
MainBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f850  080002d0  080002d0  000012d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f8  0800fb20  0800fb20  00010b20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800fc18  0800fc18  00010c18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800fc20  0800fc20  00010c20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800fc24  0800fc24  00010c24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000060  24000000  0800fc28  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000bd0  24000060  0800fc88  00011060  2**2
                  ALLOC
  8 ._user_heap_stack 00004000  24000c30  0800fc88  00011c30  2**0
                  ALLOC
  9 .RAM_D2       00000000  30000000  30000000  00011060  2**0
                  CONTENTS
 10 .ARM.attributes 0000002e  00000000  00000000  00011060  2**0
                  CONTENTS, READONLY
 11 .debug_info   0002bbf9  00000000  00000000  0001108e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 0000491c  00000000  00000000  0003cc87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002278  00000000  00000000  000415a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001ad3  00000000  00000000  00043820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003a94f  00000000  00000000  000452f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0002b194  00000000  00000000  0007fc42  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0017b77e  00000000  00000000  000aadd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  00226554  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00009d2c  00000000  00000000  00226598  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000099  00000000  00000000  002302c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	@ (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000060 	.word	0x24000060
 80002ec:	00000000 	.word	0x00000000
 80002f0:	0800fb08 	.word	0x0800fb08

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	@ (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	@ (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000064 	.word	0x24000064
 800030c:	0800fb08 	.word	0x0800fb08

08000310 <strlen>:
 8000310:	4603      	mov	r3, r0
 8000312:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000316:	2a00      	cmp	r2, #0
 8000318:	d1fb      	bne.n	8000312 <strlen+0x2>
 800031a:	1a18      	subs	r0, r3, r0
 800031c:	3801      	subs	r0, #1
 800031e:	4770      	bx	lr

08000320 <memchr>:
 8000320:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000324:	2a10      	cmp	r2, #16
 8000326:	db2b      	blt.n	8000380 <memchr+0x60>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	d008      	beq.n	8000340 <memchr+0x20>
 800032e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000332:	3a01      	subs	r2, #1
 8000334:	428b      	cmp	r3, r1
 8000336:	d02d      	beq.n	8000394 <memchr+0x74>
 8000338:	f010 0f07 	tst.w	r0, #7
 800033c:	b342      	cbz	r2, 8000390 <memchr+0x70>
 800033e:	d1f6      	bne.n	800032e <memchr+0xe>
 8000340:	b4f0      	push	{r4, r5, r6, r7}
 8000342:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000346:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800034a:	f022 0407 	bic.w	r4, r2, #7
 800034e:	f07f 0700 	mvns.w	r7, #0
 8000352:	2300      	movs	r3, #0
 8000354:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000358:	3c08      	subs	r4, #8
 800035a:	ea85 0501 	eor.w	r5, r5, r1
 800035e:	ea86 0601 	eor.w	r6, r6, r1
 8000362:	fa85 f547 	uadd8	r5, r5, r7
 8000366:	faa3 f587 	sel	r5, r3, r7
 800036a:	fa86 f647 	uadd8	r6, r6, r7
 800036e:	faa5 f687 	sel	r6, r5, r7
 8000372:	b98e      	cbnz	r6, 8000398 <memchr+0x78>
 8000374:	d1ee      	bne.n	8000354 <memchr+0x34>
 8000376:	bcf0      	pop	{r4, r5, r6, r7}
 8000378:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800037c:	f002 0207 	and.w	r2, r2, #7
 8000380:	b132      	cbz	r2, 8000390 <memchr+0x70>
 8000382:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000386:	3a01      	subs	r2, #1
 8000388:	ea83 0301 	eor.w	r3, r3, r1
 800038c:	b113      	cbz	r3, 8000394 <memchr+0x74>
 800038e:	d1f8      	bne.n	8000382 <memchr+0x62>
 8000390:	2000      	movs	r0, #0
 8000392:	4770      	bx	lr
 8000394:	3801      	subs	r0, #1
 8000396:	4770      	bx	lr
 8000398:	2d00      	cmp	r5, #0
 800039a:	bf06      	itte	eq
 800039c:	4635      	moveq	r5, r6
 800039e:	3803      	subeq	r0, #3
 80003a0:	3807      	subne	r0, #7
 80003a2:	f015 0f01 	tst.w	r5, #1
 80003a6:	d107      	bne.n	80003b8 <memchr+0x98>
 80003a8:	3001      	adds	r0, #1
 80003aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80003ae:	bf02      	ittt	eq
 80003b0:	3001      	addeq	r0, #1
 80003b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003b6:	3001      	addeq	r0, #1
 80003b8:	bcf0      	pop	{r4, r5, r6, r7}
 80003ba:	3801      	subs	r0, #1
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop

080003c0 <__aeabi_uldivmod>:
 80003c0:	b953      	cbnz	r3, 80003d8 <__aeabi_uldivmod+0x18>
 80003c2:	b94a      	cbnz	r2, 80003d8 <__aeabi_uldivmod+0x18>
 80003c4:	2900      	cmp	r1, #0
 80003c6:	bf08      	it	eq
 80003c8:	2800      	cmpeq	r0, #0
 80003ca:	bf1c      	itt	ne
 80003cc:	f04f 31ff 	movne.w	r1, #4294967295
 80003d0:	f04f 30ff 	movne.w	r0, #4294967295
 80003d4:	f000 b988 	b.w	80006e8 <__aeabi_idiv0>
 80003d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003e0:	f000 f806 	bl	80003f0 <__udivmoddi4>
 80003e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003ec:	b004      	add	sp, #16
 80003ee:	4770      	bx	lr

080003f0 <__udivmoddi4>:
 80003f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003f4:	9d08      	ldr	r5, [sp, #32]
 80003f6:	468e      	mov	lr, r1
 80003f8:	4604      	mov	r4, r0
 80003fa:	4688      	mov	r8, r1
 80003fc:	2b00      	cmp	r3, #0
 80003fe:	d14a      	bne.n	8000496 <__udivmoddi4+0xa6>
 8000400:	428a      	cmp	r2, r1
 8000402:	4617      	mov	r7, r2
 8000404:	d962      	bls.n	80004cc <__udivmoddi4+0xdc>
 8000406:	fab2 f682 	clz	r6, r2
 800040a:	b14e      	cbz	r6, 8000420 <__udivmoddi4+0x30>
 800040c:	f1c6 0320 	rsb	r3, r6, #32
 8000410:	fa01 f806 	lsl.w	r8, r1, r6
 8000414:	fa20 f303 	lsr.w	r3, r0, r3
 8000418:	40b7      	lsls	r7, r6
 800041a:	ea43 0808 	orr.w	r8, r3, r8
 800041e:	40b4      	lsls	r4, r6
 8000420:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000424:	fa1f fc87 	uxth.w	ip, r7
 8000428:	fbb8 f1fe 	udiv	r1, r8, lr
 800042c:	0c23      	lsrs	r3, r4, #16
 800042e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000432:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000436:	fb01 f20c 	mul.w	r2, r1, ip
 800043a:	429a      	cmp	r2, r3
 800043c:	d909      	bls.n	8000452 <__udivmoddi4+0x62>
 800043e:	18fb      	adds	r3, r7, r3
 8000440:	f101 30ff 	add.w	r0, r1, #4294967295
 8000444:	f080 80ea 	bcs.w	800061c <__udivmoddi4+0x22c>
 8000448:	429a      	cmp	r2, r3
 800044a:	f240 80e7 	bls.w	800061c <__udivmoddi4+0x22c>
 800044e:	3902      	subs	r1, #2
 8000450:	443b      	add	r3, r7
 8000452:	1a9a      	subs	r2, r3, r2
 8000454:	b2a3      	uxth	r3, r4
 8000456:	fbb2 f0fe 	udiv	r0, r2, lr
 800045a:	fb0e 2210 	mls	r2, lr, r0, r2
 800045e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000462:	fb00 fc0c 	mul.w	ip, r0, ip
 8000466:	459c      	cmp	ip, r3
 8000468:	d909      	bls.n	800047e <__udivmoddi4+0x8e>
 800046a:	18fb      	adds	r3, r7, r3
 800046c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000470:	f080 80d6 	bcs.w	8000620 <__udivmoddi4+0x230>
 8000474:	459c      	cmp	ip, r3
 8000476:	f240 80d3 	bls.w	8000620 <__udivmoddi4+0x230>
 800047a:	443b      	add	r3, r7
 800047c:	3802      	subs	r0, #2
 800047e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000482:	eba3 030c 	sub.w	r3, r3, ip
 8000486:	2100      	movs	r1, #0
 8000488:	b11d      	cbz	r5, 8000492 <__udivmoddi4+0xa2>
 800048a:	40f3      	lsrs	r3, r6
 800048c:	2200      	movs	r2, #0
 800048e:	e9c5 3200 	strd	r3, r2, [r5]
 8000492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000496:	428b      	cmp	r3, r1
 8000498:	d905      	bls.n	80004a6 <__udivmoddi4+0xb6>
 800049a:	b10d      	cbz	r5, 80004a0 <__udivmoddi4+0xb0>
 800049c:	e9c5 0100 	strd	r0, r1, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	4608      	mov	r0, r1
 80004a4:	e7f5      	b.n	8000492 <__udivmoddi4+0xa2>
 80004a6:	fab3 f183 	clz	r1, r3
 80004aa:	2900      	cmp	r1, #0
 80004ac:	d146      	bne.n	800053c <__udivmoddi4+0x14c>
 80004ae:	4573      	cmp	r3, lr
 80004b0:	d302      	bcc.n	80004b8 <__udivmoddi4+0xc8>
 80004b2:	4282      	cmp	r2, r0
 80004b4:	f200 8105 	bhi.w	80006c2 <__udivmoddi4+0x2d2>
 80004b8:	1a84      	subs	r4, r0, r2
 80004ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80004be:	2001      	movs	r0, #1
 80004c0:	4690      	mov	r8, r2
 80004c2:	2d00      	cmp	r5, #0
 80004c4:	d0e5      	beq.n	8000492 <__udivmoddi4+0xa2>
 80004c6:	e9c5 4800 	strd	r4, r8, [r5]
 80004ca:	e7e2      	b.n	8000492 <__udivmoddi4+0xa2>
 80004cc:	2a00      	cmp	r2, #0
 80004ce:	f000 8090 	beq.w	80005f2 <__udivmoddi4+0x202>
 80004d2:	fab2 f682 	clz	r6, r2
 80004d6:	2e00      	cmp	r6, #0
 80004d8:	f040 80a4 	bne.w	8000624 <__udivmoddi4+0x234>
 80004dc:	1a8a      	subs	r2, r1, r2
 80004de:	0c03      	lsrs	r3, r0, #16
 80004e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e4:	b280      	uxth	r0, r0
 80004e6:	b2bc      	uxth	r4, r7
 80004e8:	2101      	movs	r1, #1
 80004ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80004f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004f6:	fb04 f20c 	mul.w	r2, r4, ip
 80004fa:	429a      	cmp	r2, r3
 80004fc:	d907      	bls.n	800050e <__udivmoddi4+0x11e>
 80004fe:	18fb      	adds	r3, r7, r3
 8000500:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000504:	d202      	bcs.n	800050c <__udivmoddi4+0x11c>
 8000506:	429a      	cmp	r2, r3
 8000508:	f200 80e0 	bhi.w	80006cc <__udivmoddi4+0x2dc>
 800050c:	46c4      	mov	ip, r8
 800050e:	1a9b      	subs	r3, r3, r2
 8000510:	fbb3 f2fe 	udiv	r2, r3, lr
 8000514:	fb0e 3312 	mls	r3, lr, r2, r3
 8000518:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800051c:	fb02 f404 	mul.w	r4, r2, r4
 8000520:	429c      	cmp	r4, r3
 8000522:	d907      	bls.n	8000534 <__udivmoddi4+0x144>
 8000524:	18fb      	adds	r3, r7, r3
 8000526:	f102 30ff 	add.w	r0, r2, #4294967295
 800052a:	d202      	bcs.n	8000532 <__udivmoddi4+0x142>
 800052c:	429c      	cmp	r4, r3
 800052e:	f200 80ca 	bhi.w	80006c6 <__udivmoddi4+0x2d6>
 8000532:	4602      	mov	r2, r0
 8000534:	1b1b      	subs	r3, r3, r4
 8000536:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800053a:	e7a5      	b.n	8000488 <__udivmoddi4+0x98>
 800053c:	f1c1 0620 	rsb	r6, r1, #32
 8000540:	408b      	lsls	r3, r1
 8000542:	fa22 f706 	lsr.w	r7, r2, r6
 8000546:	431f      	orrs	r7, r3
 8000548:	fa0e f401 	lsl.w	r4, lr, r1
 800054c:	fa20 f306 	lsr.w	r3, r0, r6
 8000550:	fa2e fe06 	lsr.w	lr, lr, r6
 8000554:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000558:	4323      	orrs	r3, r4
 800055a:	fa00 f801 	lsl.w	r8, r0, r1
 800055e:	fa1f fc87 	uxth.w	ip, r7
 8000562:	fbbe f0f9 	udiv	r0, lr, r9
 8000566:	0c1c      	lsrs	r4, r3, #16
 8000568:	fb09 ee10 	mls	lr, r9, r0, lr
 800056c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000570:	fb00 fe0c 	mul.w	lr, r0, ip
 8000574:	45a6      	cmp	lr, r4
 8000576:	fa02 f201 	lsl.w	r2, r2, r1
 800057a:	d909      	bls.n	8000590 <__udivmoddi4+0x1a0>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000582:	f080 809c 	bcs.w	80006be <__udivmoddi4+0x2ce>
 8000586:	45a6      	cmp	lr, r4
 8000588:	f240 8099 	bls.w	80006be <__udivmoddi4+0x2ce>
 800058c:	3802      	subs	r0, #2
 800058e:	443c      	add	r4, r7
 8000590:	eba4 040e 	sub.w	r4, r4, lr
 8000594:	fa1f fe83 	uxth.w	lr, r3
 8000598:	fbb4 f3f9 	udiv	r3, r4, r9
 800059c:	fb09 4413 	mls	r4, r9, r3, r4
 80005a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80005a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80005a8:	45a4      	cmp	ip, r4
 80005aa:	d908      	bls.n	80005be <__udivmoddi4+0x1ce>
 80005ac:	193c      	adds	r4, r7, r4
 80005ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80005b2:	f080 8082 	bcs.w	80006ba <__udivmoddi4+0x2ca>
 80005b6:	45a4      	cmp	ip, r4
 80005b8:	d97f      	bls.n	80006ba <__udivmoddi4+0x2ca>
 80005ba:	3b02      	subs	r3, #2
 80005bc:	443c      	add	r4, r7
 80005be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005c2:	eba4 040c 	sub.w	r4, r4, ip
 80005c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005ca:	4564      	cmp	r4, ip
 80005cc:	4673      	mov	r3, lr
 80005ce:	46e1      	mov	r9, ip
 80005d0:	d362      	bcc.n	8000698 <__udivmoddi4+0x2a8>
 80005d2:	d05f      	beq.n	8000694 <__udivmoddi4+0x2a4>
 80005d4:	b15d      	cbz	r5, 80005ee <__udivmoddi4+0x1fe>
 80005d6:	ebb8 0203 	subs.w	r2, r8, r3
 80005da:	eb64 0409 	sbc.w	r4, r4, r9
 80005de:	fa04 f606 	lsl.w	r6, r4, r6
 80005e2:	fa22 f301 	lsr.w	r3, r2, r1
 80005e6:	431e      	orrs	r6, r3
 80005e8:	40cc      	lsrs	r4, r1
 80005ea:	e9c5 6400 	strd	r6, r4, [r5]
 80005ee:	2100      	movs	r1, #0
 80005f0:	e74f      	b.n	8000492 <__udivmoddi4+0xa2>
 80005f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005f6:	0c01      	lsrs	r1, r0, #16
 80005f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005fc:	b280      	uxth	r0, r0
 80005fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000602:	463b      	mov	r3, r7
 8000604:	4638      	mov	r0, r7
 8000606:	463c      	mov	r4, r7
 8000608:	46b8      	mov	r8, r7
 800060a:	46be      	mov	lr, r7
 800060c:	2620      	movs	r6, #32
 800060e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000612:	eba2 0208 	sub.w	r2, r2, r8
 8000616:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800061a:	e766      	b.n	80004ea <__udivmoddi4+0xfa>
 800061c:	4601      	mov	r1, r0
 800061e:	e718      	b.n	8000452 <__udivmoddi4+0x62>
 8000620:	4610      	mov	r0, r2
 8000622:	e72c      	b.n	800047e <__udivmoddi4+0x8e>
 8000624:	f1c6 0220 	rsb	r2, r6, #32
 8000628:	fa2e f302 	lsr.w	r3, lr, r2
 800062c:	40b7      	lsls	r7, r6
 800062e:	40b1      	lsls	r1, r6
 8000630:	fa20 f202 	lsr.w	r2, r0, r2
 8000634:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000638:	430a      	orrs	r2, r1
 800063a:	fbb3 f8fe 	udiv	r8, r3, lr
 800063e:	b2bc      	uxth	r4, r7
 8000640:	fb0e 3318 	mls	r3, lr, r8, r3
 8000644:	0c11      	lsrs	r1, r2, #16
 8000646:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800064a:	fb08 f904 	mul.w	r9, r8, r4
 800064e:	40b0      	lsls	r0, r6
 8000650:	4589      	cmp	r9, r1
 8000652:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000656:	b280      	uxth	r0, r0
 8000658:	d93e      	bls.n	80006d8 <__udivmoddi4+0x2e8>
 800065a:	1879      	adds	r1, r7, r1
 800065c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000660:	d201      	bcs.n	8000666 <__udivmoddi4+0x276>
 8000662:	4589      	cmp	r9, r1
 8000664:	d81f      	bhi.n	80006a6 <__udivmoddi4+0x2b6>
 8000666:	eba1 0109 	sub.w	r1, r1, r9
 800066a:	fbb1 f9fe 	udiv	r9, r1, lr
 800066e:	fb09 f804 	mul.w	r8, r9, r4
 8000672:	fb0e 1119 	mls	r1, lr, r9, r1
 8000676:	b292      	uxth	r2, r2
 8000678:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800067c:	4542      	cmp	r2, r8
 800067e:	d229      	bcs.n	80006d4 <__udivmoddi4+0x2e4>
 8000680:	18ba      	adds	r2, r7, r2
 8000682:	f109 31ff 	add.w	r1, r9, #4294967295
 8000686:	d2c4      	bcs.n	8000612 <__udivmoddi4+0x222>
 8000688:	4542      	cmp	r2, r8
 800068a:	d2c2      	bcs.n	8000612 <__udivmoddi4+0x222>
 800068c:	f1a9 0102 	sub.w	r1, r9, #2
 8000690:	443a      	add	r2, r7
 8000692:	e7be      	b.n	8000612 <__udivmoddi4+0x222>
 8000694:	45f0      	cmp	r8, lr
 8000696:	d29d      	bcs.n	80005d4 <__udivmoddi4+0x1e4>
 8000698:	ebbe 0302 	subs.w	r3, lr, r2
 800069c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80006a0:	3801      	subs	r0, #1
 80006a2:	46e1      	mov	r9, ip
 80006a4:	e796      	b.n	80005d4 <__udivmoddi4+0x1e4>
 80006a6:	eba7 0909 	sub.w	r9, r7, r9
 80006aa:	4449      	add	r1, r9
 80006ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80006b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b4:	fb09 f804 	mul.w	r8, r9, r4
 80006b8:	e7db      	b.n	8000672 <__udivmoddi4+0x282>
 80006ba:	4673      	mov	r3, lr
 80006bc:	e77f      	b.n	80005be <__udivmoddi4+0x1ce>
 80006be:	4650      	mov	r0, sl
 80006c0:	e766      	b.n	8000590 <__udivmoddi4+0x1a0>
 80006c2:	4608      	mov	r0, r1
 80006c4:	e6fd      	b.n	80004c2 <__udivmoddi4+0xd2>
 80006c6:	443b      	add	r3, r7
 80006c8:	3a02      	subs	r2, #2
 80006ca:	e733      	b.n	8000534 <__udivmoddi4+0x144>
 80006cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80006d0:	443b      	add	r3, r7
 80006d2:	e71c      	b.n	800050e <__udivmoddi4+0x11e>
 80006d4:	4649      	mov	r1, r9
 80006d6:	e79c      	b.n	8000612 <__udivmoddi4+0x222>
 80006d8:	eba1 0109 	sub.w	r1, r1, r9
 80006dc:	46c4      	mov	ip, r8
 80006de:	fbb1 f9fe 	udiv	r9, r1, lr
 80006e2:	fb09 f804 	mul.w	r8, r9, r4
 80006e6:	e7c4      	b.n	8000672 <__udivmoddi4+0x282>

080006e8 <__aeabi_idiv0>:
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop

080006ec <LCD_WriteCommand>:
#include <stdio.h>
#include <string.h>

extern SPI_HandleTypeDef LCD_SPI_HANDLE;

static void LCD_WriteCommand(uint8_t cmd) {
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	4603      	mov	r3, r0
 80006f4:	71fb      	strb	r3, [r7, #7]
    LCD_DC_CMD();
 80006f6:	2200      	movs	r2, #0
 80006f8:	2120      	movs	r1, #32
 80006fa:	480b      	ldr	r0, [pc, #44]	@ (8000728 <LCD_WriteCommand+0x3c>)
 80006fc:	f004 fae6 	bl	8004ccc <HAL_GPIO_WritePin>
    LCD_CS_LOW();
 8000700:	2200      	movs	r2, #0
 8000702:	2110      	movs	r1, #16
 8000704:	4808      	ldr	r0, [pc, #32]	@ (8000728 <LCD_WriteCommand+0x3c>)
 8000706:	f004 fae1 	bl	8004ccc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&LCD_SPI_HANDLE, &cmd, 1, 10);
 800070a:	1df9      	adds	r1, r7, #7
 800070c:	230a      	movs	r3, #10
 800070e:	2201      	movs	r2, #1
 8000710:	4806      	ldr	r0, [pc, #24]	@ (800072c <LCD_WriteCommand+0x40>)
 8000712:	f009 ff29 	bl	800a568 <HAL_SPI_Transmit>
    LCD_CS_HIGH();
 8000716:	2201      	movs	r2, #1
 8000718:	2110      	movs	r1, #16
 800071a:	4803      	ldr	r0, [pc, #12]	@ (8000728 <LCD_WriteCommand+0x3c>)
 800071c:	f004 fad6 	bl	8004ccc <HAL_GPIO_WritePin>
}
 8000720:	bf00      	nop
 8000722:	3708      	adds	r7, #8
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	58020c00 	.word	0x58020c00
 800072c:	240003a0 	.word	0x240003a0

08000730 <LCD_WriteData>:

static void LCD_WriteData(uint8_t data) {
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
 8000736:	4603      	mov	r3, r0
 8000738:	71fb      	strb	r3, [r7, #7]
    LCD_DC_DATA();
 800073a:	2201      	movs	r2, #1
 800073c:	2120      	movs	r1, #32
 800073e:	480b      	ldr	r0, [pc, #44]	@ (800076c <LCD_WriteData+0x3c>)
 8000740:	f004 fac4 	bl	8004ccc <HAL_GPIO_WritePin>
    LCD_CS_LOW();
 8000744:	2200      	movs	r2, #0
 8000746:	2110      	movs	r1, #16
 8000748:	4808      	ldr	r0, [pc, #32]	@ (800076c <LCD_WriteData+0x3c>)
 800074a:	f004 fabf 	bl	8004ccc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&LCD_SPI_HANDLE, &data, 1, 10);
 800074e:	1df9      	adds	r1, r7, #7
 8000750:	230a      	movs	r3, #10
 8000752:	2201      	movs	r2, #1
 8000754:	4806      	ldr	r0, [pc, #24]	@ (8000770 <LCD_WriteData+0x40>)
 8000756:	f009 ff07 	bl	800a568 <HAL_SPI_Transmit>
    LCD_CS_HIGH();
 800075a:	2201      	movs	r2, #1
 800075c:	2110      	movs	r1, #16
 800075e:	4803      	ldr	r0, [pc, #12]	@ (800076c <LCD_WriteData+0x3c>)
 8000760:	f004 fab4 	bl	8004ccc <HAL_GPIO_WritePin>
}
 8000764:	bf00      	nop
 8000766:	3708      	adds	r7, #8
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	58020c00 	.word	0x58020c00
 8000770:	240003a0 	.word	0x240003a0

08000774 <LCD_Init>:

void LCD_Init(void) {
 8000774:	b580      	push	{r7, lr}
 8000776:	af00      	add	r7, sp, #0
    LCD_RST_LOW();
 8000778:	2200      	movs	r2, #0
 800077a:	2140      	movs	r1, #64	@ 0x40
 800077c:	4815      	ldr	r0, [pc, #84]	@ (80007d4 <LCD_Init+0x60>)
 800077e:	f004 faa5 	bl	8004ccc <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8000782:	2032      	movs	r0, #50	@ 0x32
 8000784:	f002 f880 	bl	8002888 <HAL_Delay>
    LCD_RST_HIGH();
 8000788:	2201      	movs	r2, #1
 800078a:	2140      	movs	r1, #64	@ 0x40
 800078c:	4811      	ldr	r0, [pc, #68]	@ (80007d4 <LCD_Init+0x60>)
 800078e:	f004 fa9d 	bl	8004ccc <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8000792:	2032      	movs	r0, #50	@ 0x32
 8000794:	f002 f878 	bl	8002888 <HAL_Delay>

    LCD_WriteCommand(0x01); // Software Reset
 8000798:	2001      	movs	r0, #1
 800079a:	f7ff ffa7 	bl	80006ec <LCD_WriteCommand>
    HAL_Delay(100);
 800079e:	2064      	movs	r0, #100	@ 0x64
 80007a0:	f002 f872 	bl	8002888 <HAL_Delay>
    LCD_WriteCommand(0x11); // Sleep Out
 80007a4:	2011      	movs	r0, #17
 80007a6:	f7ff ffa1 	bl	80006ec <LCD_WriteCommand>
    HAL_Delay(50);
 80007aa:	2032      	movs	r0, #50	@ 0x32
 80007ac:	f002 f86c 	bl	8002888 <HAL_Delay>
    LCD_WriteCommand(0x29); // Display On
 80007b0:	2029      	movs	r0, #41	@ 0x29
 80007b2:	f7ff ff9b 	bl	80006ec <LCD_WriteCommand>
    LCD_WriteCommand(0x3A); // Pixel Format
 80007b6:	203a      	movs	r0, #58	@ 0x3a
 80007b8:	f7ff ff98 	bl	80006ec <LCD_WriteCommand>
    LCD_WriteData(0x55);    // 16-bit color
 80007bc:	2055      	movs	r0, #85	@ 0x55
 80007be:	f7ff ffb7 	bl	8000730 <LCD_WriteData>

    /* CHANGE: Orientation set to Portrait (240x320) */
    LCD_WriteCommand(0x36);
 80007c2:	2036      	movs	r0, #54	@ 0x36
 80007c4:	f7ff ff92 	bl	80006ec <LCD_WriteCommand>
    LCD_WriteData(0x08);    // Was 0x48 (Landscape). 0x08 is usually Portrait BGR.
 80007c8:	2008      	movs	r0, #8
 80007ca:	f7ff ffb1 	bl	8000730 <LCD_WriteData>
}
 80007ce:	bf00      	nop
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	58020c00 	.word	0x58020c00

080007d8 <LCD_SetAddressWindow>:

void LCD_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 80007d8:	b590      	push	{r4, r7, lr}
 80007da:	b083      	sub	sp, #12
 80007dc:	af00      	add	r7, sp, #0
 80007de:	4604      	mov	r4, r0
 80007e0:	4608      	mov	r0, r1
 80007e2:	4611      	mov	r1, r2
 80007e4:	461a      	mov	r2, r3
 80007e6:	4623      	mov	r3, r4
 80007e8:	80fb      	strh	r3, [r7, #6]
 80007ea:	4603      	mov	r3, r0
 80007ec:	80bb      	strh	r3, [r7, #4]
 80007ee:	460b      	mov	r3, r1
 80007f0:	807b      	strh	r3, [r7, #2]
 80007f2:	4613      	mov	r3, r2
 80007f4:	803b      	strh	r3, [r7, #0]
    LCD_WriteCommand(0x2A); // Column Addr
 80007f6:	202a      	movs	r0, #42	@ 0x2a
 80007f8:	f7ff ff78 	bl	80006ec <LCD_WriteCommand>
    LCD_WriteData(x0 >> 8); LCD_WriteData(x0 & 0xFF);
 80007fc:	88fb      	ldrh	r3, [r7, #6]
 80007fe:	0a1b      	lsrs	r3, r3, #8
 8000800:	b29b      	uxth	r3, r3
 8000802:	b2db      	uxtb	r3, r3
 8000804:	4618      	mov	r0, r3
 8000806:	f7ff ff93 	bl	8000730 <LCD_WriteData>
 800080a:	88fb      	ldrh	r3, [r7, #6]
 800080c:	b2db      	uxtb	r3, r3
 800080e:	4618      	mov	r0, r3
 8000810:	f7ff ff8e 	bl	8000730 <LCD_WriteData>
    LCD_WriteData(x1 >> 8); LCD_WriteData(x1 & 0xFF);
 8000814:	887b      	ldrh	r3, [r7, #2]
 8000816:	0a1b      	lsrs	r3, r3, #8
 8000818:	b29b      	uxth	r3, r3
 800081a:	b2db      	uxtb	r3, r3
 800081c:	4618      	mov	r0, r3
 800081e:	f7ff ff87 	bl	8000730 <LCD_WriteData>
 8000822:	887b      	ldrh	r3, [r7, #2]
 8000824:	b2db      	uxtb	r3, r3
 8000826:	4618      	mov	r0, r3
 8000828:	f7ff ff82 	bl	8000730 <LCD_WriteData>

    LCD_WriteCommand(0x2B); // Row Addr
 800082c:	202b      	movs	r0, #43	@ 0x2b
 800082e:	f7ff ff5d 	bl	80006ec <LCD_WriteCommand>
    LCD_WriteData(y0 >> 8); LCD_WriteData(y0 & 0xFF);
 8000832:	88bb      	ldrh	r3, [r7, #4]
 8000834:	0a1b      	lsrs	r3, r3, #8
 8000836:	b29b      	uxth	r3, r3
 8000838:	b2db      	uxtb	r3, r3
 800083a:	4618      	mov	r0, r3
 800083c:	f7ff ff78 	bl	8000730 <LCD_WriteData>
 8000840:	88bb      	ldrh	r3, [r7, #4]
 8000842:	b2db      	uxtb	r3, r3
 8000844:	4618      	mov	r0, r3
 8000846:	f7ff ff73 	bl	8000730 <LCD_WriteData>
    LCD_WriteData(y1 >> 8); LCD_WriteData(y1 & 0xFF);
 800084a:	883b      	ldrh	r3, [r7, #0]
 800084c:	0a1b      	lsrs	r3, r3, #8
 800084e:	b29b      	uxth	r3, r3
 8000850:	b2db      	uxtb	r3, r3
 8000852:	4618      	mov	r0, r3
 8000854:	f7ff ff6c 	bl	8000730 <LCD_WriteData>
 8000858:	883b      	ldrh	r3, [r7, #0]
 800085a:	b2db      	uxtb	r3, r3
 800085c:	4618      	mov	r0, r3
 800085e:	f7ff ff67 	bl	8000730 <LCD_WriteData>

    LCD_WriteCommand(0x2C); // Write RAM
 8000862:	202c      	movs	r0, #44	@ 0x2c
 8000864:	f7ff ff42 	bl	80006ec <LCD_WriteCommand>
}
 8000868:	bf00      	nop
 800086a:	370c      	adds	r7, #12
 800086c:	46bd      	mov	sp, r7
 800086e:	bd90      	pop	{r4, r7, pc}

08000870 <LCD_Clear>:

void LCD_Clear(uint16_t color) {
 8000870:	b580      	push	{r7, lr}
 8000872:	b084      	sub	sp, #16
 8000874:	af00      	add	r7, sp, #0
 8000876:	4603      	mov	r3, r0
 8000878:	80fb      	strh	r3, [r7, #6]
    /* CHANGE: Swapped limits to 240x320 */
    LCD_SetAddressWindow(0, 0, 239, 319);
 800087a:	f240 133f 	movw	r3, #319	@ 0x13f
 800087e:	22ef      	movs	r2, #239	@ 0xef
 8000880:	2100      	movs	r1, #0
 8000882:	2000      	movs	r0, #0
 8000884:	f7ff ffa8 	bl	80007d8 <LCD_SetAddressWindow>
    LCD_DC_DATA();
 8000888:	2201      	movs	r2, #1
 800088a:	2120      	movs	r1, #32
 800088c:	4814      	ldr	r0, [pc, #80]	@ (80008e0 <LCD_Clear+0x70>)
 800088e:	f004 fa1d 	bl	8004ccc <HAL_GPIO_WritePin>
    LCD_CS_LOW();
 8000892:	2200      	movs	r2, #0
 8000894:	2110      	movs	r1, #16
 8000896:	4812      	ldr	r0, [pc, #72]	@ (80008e0 <LCD_Clear+0x70>)
 8000898:	f004 fa18 	bl	8004ccc <HAL_GPIO_WritePin>

    uint8_t data[2] = {color >> 8, color & 0xFF};
 800089c:	88fb      	ldrh	r3, [r7, #6]
 800089e:	0a1b      	lsrs	r3, r3, #8
 80008a0:	b29b      	uxth	r3, r3
 80008a2:	b2db      	uxtb	r3, r3
 80008a4:	723b      	strb	r3, [r7, #8]
 80008a6:	88fb      	ldrh	r3, [r7, #6]
 80008a8:	b2db      	uxtb	r3, r3
 80008aa:	727b      	strb	r3, [r7, #9]

    /* CHANGE: Loop count for 240x320 */
    for(long i=0; i<(240*320); i++) {
 80008ac:	2300      	movs	r3, #0
 80008ae:	60fb      	str	r3, [r7, #12]
 80008b0:	e009      	b.n	80008c6 <LCD_Clear+0x56>
        HAL_SPI_Transmit(&LCD_SPI_HANDLE, data, 2, 10);
 80008b2:	f107 0108 	add.w	r1, r7, #8
 80008b6:	230a      	movs	r3, #10
 80008b8:	2202      	movs	r2, #2
 80008ba:	480a      	ldr	r0, [pc, #40]	@ (80008e4 <LCD_Clear+0x74>)
 80008bc:	f009 fe54 	bl	800a568 <HAL_SPI_Transmit>
    for(long i=0; i<(240*320); i++) {
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	3301      	adds	r3, #1
 80008c4:	60fb      	str	r3, [r7, #12]
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 80008cc:	dbf1      	blt.n	80008b2 <LCD_Clear+0x42>
    }
    LCD_CS_HIGH();
 80008ce:	2201      	movs	r2, #1
 80008d0:	2110      	movs	r1, #16
 80008d2:	4803      	ldr	r0, [pc, #12]	@ (80008e0 <LCD_Clear+0x70>)
 80008d4:	f004 f9fa 	bl	8004ccc <HAL_GPIO_WritePin>
}
 80008d8:	bf00      	nop
 80008da:	3710      	adds	r7, #16
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	58020c00 	.word	0x58020c00
 80008e4:	240003a0 	.word	0x240003a0

080008e8 <LCD_DrawChar>:
    {0x36, 0x49, 0x49, 0x49, 0x36}, // 8
    {0x06, 0x49, 0x49, 0x29, 0x1E}, // 9
    {0x00, 0x00, 0x00, 0x00, 0x00}  // Space
};

void LCD_DrawChar(uint16_t x, uint16_t y, uint8_t num, uint16_t color, uint16_t bg) {
 80008e8:	b590      	push	{r4, r7, lr}
 80008ea:	b087      	sub	sp, #28
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	4604      	mov	r4, r0
 80008f0:	4608      	mov	r0, r1
 80008f2:	4611      	mov	r1, r2
 80008f4:	461a      	mov	r2, r3
 80008f6:	4623      	mov	r3, r4
 80008f8:	80fb      	strh	r3, [r7, #6]
 80008fa:	4603      	mov	r3, r0
 80008fc:	80bb      	strh	r3, [r7, #4]
 80008fe:	460b      	mov	r3, r1
 8000900:	70fb      	strb	r3, [r7, #3]
 8000902:	4613      	mov	r3, r2
 8000904:	803b      	strh	r3, [r7, #0]
    if(num > 10) return;
 8000906:	78fb      	ldrb	r3, [r7, #3]
 8000908:	2b0a      	cmp	r3, #10
 800090a:	f200 808e 	bhi.w	8000a2a <LCD_DrawChar+0x142>
    uint8_t scale = 4;
 800090e:	2304      	movs	r3, #4
 8000910:	73fb      	strb	r3, [r7, #15]

    for (uint8_t i = 0; i < 5; i++) {
 8000912:	2300      	movs	r3, #0
 8000914:	75fb      	strb	r3, [r7, #23]
 8000916:	e083      	b.n	8000a20 <LCD_DrawChar+0x138>
        uint8_t line = SimpleFont[num][i];
 8000918:	78fa      	ldrb	r2, [r7, #3]
 800091a:	7df9      	ldrb	r1, [r7, #23]
 800091c:	4845      	ldr	r0, [pc, #276]	@ (8000a34 <LCD_DrawChar+0x14c>)
 800091e:	4613      	mov	r3, r2
 8000920:	009b      	lsls	r3, r3, #2
 8000922:	4413      	add	r3, r2
 8000924:	4403      	add	r3, r0
 8000926:	440b      	add	r3, r1
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	73bb      	strb	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++) {
 800092c:	2300      	movs	r3, #0
 800092e:	75bb      	strb	r3, [r7, #22]
 8000930:	e070      	b.n	8000a14 <LCD_DrawChar+0x12c>
            uint16_t drawColor = (line & (1 << j)) ? color : bg;
 8000932:	7bba      	ldrb	r2, [r7, #14]
 8000934:	7dbb      	ldrb	r3, [r7, #22]
 8000936:	fa42 f303 	asr.w	r3, r2, r3
 800093a:	f003 0301 	and.w	r3, r3, #1
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <LCD_DrawChar+0x5e>
 8000942:	883b      	ldrh	r3, [r7, #0]
 8000944:	e000      	b.n	8000948 <LCD_DrawChar+0x60>
 8000946:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8000948:	81bb      	strh	r3, [r7, #12]
            LCD_SetAddressWindow(x + (i*scale), y + (j*scale), x + (i*scale) + scale - 1, y + (j*scale) + scale - 1);
 800094a:	7dfb      	ldrb	r3, [r7, #23]
 800094c:	b29a      	uxth	r2, r3
 800094e:	7bfb      	ldrb	r3, [r7, #15]
 8000950:	b29b      	uxth	r3, r3
 8000952:	fb12 f303 	smulbb	r3, r2, r3
 8000956:	b29a      	uxth	r2, r3
 8000958:	88fb      	ldrh	r3, [r7, #6]
 800095a:	4413      	add	r3, r2
 800095c:	b298      	uxth	r0, r3
 800095e:	7dbb      	ldrb	r3, [r7, #22]
 8000960:	b29a      	uxth	r2, r3
 8000962:	7bfb      	ldrb	r3, [r7, #15]
 8000964:	b29b      	uxth	r3, r3
 8000966:	fb12 f303 	smulbb	r3, r2, r3
 800096a:	b29a      	uxth	r2, r3
 800096c:	88bb      	ldrh	r3, [r7, #4]
 800096e:	4413      	add	r3, r2
 8000970:	b299      	uxth	r1, r3
 8000972:	7dfb      	ldrb	r3, [r7, #23]
 8000974:	b29a      	uxth	r2, r3
 8000976:	7bfb      	ldrb	r3, [r7, #15]
 8000978:	b29b      	uxth	r3, r3
 800097a:	fb12 f303 	smulbb	r3, r2, r3
 800097e:	b29a      	uxth	r2, r3
 8000980:	88fb      	ldrh	r3, [r7, #6]
 8000982:	4413      	add	r3, r2
 8000984:	b29a      	uxth	r2, r3
 8000986:	7bfb      	ldrb	r3, [r7, #15]
 8000988:	b29b      	uxth	r3, r3
 800098a:	4413      	add	r3, r2
 800098c:	b29b      	uxth	r3, r3
 800098e:	3b01      	subs	r3, #1
 8000990:	b29c      	uxth	r4, r3
 8000992:	7dbb      	ldrb	r3, [r7, #22]
 8000994:	b29a      	uxth	r2, r3
 8000996:	7bfb      	ldrb	r3, [r7, #15]
 8000998:	b29b      	uxth	r3, r3
 800099a:	fb12 f303 	smulbb	r3, r2, r3
 800099e:	b29a      	uxth	r2, r3
 80009a0:	88bb      	ldrh	r3, [r7, #4]
 80009a2:	4413      	add	r3, r2
 80009a4:	b29a      	uxth	r2, r3
 80009a6:	7bfb      	ldrb	r3, [r7, #15]
 80009a8:	b29b      	uxth	r3, r3
 80009aa:	4413      	add	r3, r2
 80009ac:	b29b      	uxth	r3, r3
 80009ae:	3b01      	subs	r3, #1
 80009b0:	b29b      	uxth	r3, r3
 80009b2:	4622      	mov	r2, r4
 80009b4:	f7ff ff10 	bl	80007d8 <LCD_SetAddressWindow>
            LCD_DC_DATA();
 80009b8:	2201      	movs	r2, #1
 80009ba:	2120      	movs	r1, #32
 80009bc:	481e      	ldr	r0, [pc, #120]	@ (8000a38 <LCD_DrawChar+0x150>)
 80009be:	f004 f985 	bl	8004ccc <HAL_GPIO_WritePin>
            LCD_CS_LOW();
 80009c2:	2200      	movs	r2, #0
 80009c4:	2110      	movs	r1, #16
 80009c6:	481c      	ldr	r0, [pc, #112]	@ (8000a38 <LCD_DrawChar+0x150>)
 80009c8:	f004 f980 	bl	8004ccc <HAL_GPIO_WritePin>
            for(int k=0; k < (scale*scale); k++) {
 80009cc:	2300      	movs	r3, #0
 80009ce:	613b      	str	r3, [r7, #16]
 80009d0:	e011      	b.n	80009f6 <LCD_DrawChar+0x10e>
                 uint8_t cData[2] = {drawColor >> 8, drawColor & 0xFF};
 80009d2:	89bb      	ldrh	r3, [r7, #12]
 80009d4:	0a1b      	lsrs	r3, r3, #8
 80009d6:	b29b      	uxth	r3, r3
 80009d8:	b2db      	uxtb	r3, r3
 80009da:	723b      	strb	r3, [r7, #8]
 80009dc:	89bb      	ldrh	r3, [r7, #12]
 80009de:	b2db      	uxtb	r3, r3
 80009e0:	727b      	strb	r3, [r7, #9]
                 HAL_SPI_Transmit(&LCD_SPI_HANDLE, cData, 2, 10);
 80009e2:	f107 0108 	add.w	r1, r7, #8
 80009e6:	230a      	movs	r3, #10
 80009e8:	2202      	movs	r2, #2
 80009ea:	4814      	ldr	r0, [pc, #80]	@ (8000a3c <LCD_DrawChar+0x154>)
 80009ec:	f009 fdbc 	bl	800a568 <HAL_SPI_Transmit>
            for(int k=0; k < (scale*scale); k++) {
 80009f0:	693b      	ldr	r3, [r7, #16]
 80009f2:	3301      	adds	r3, #1
 80009f4:	613b      	str	r3, [r7, #16]
 80009f6:	7bfb      	ldrb	r3, [r7, #15]
 80009f8:	7bfa      	ldrb	r2, [r7, #15]
 80009fa:	fb02 f303 	mul.w	r3, r2, r3
 80009fe:	693a      	ldr	r2, [r7, #16]
 8000a00:	429a      	cmp	r2, r3
 8000a02:	dbe6      	blt.n	80009d2 <LCD_DrawChar+0xea>
            }
            LCD_CS_HIGH();
 8000a04:	2201      	movs	r2, #1
 8000a06:	2110      	movs	r1, #16
 8000a08:	480b      	ldr	r0, [pc, #44]	@ (8000a38 <LCD_DrawChar+0x150>)
 8000a0a:	f004 f95f 	bl	8004ccc <HAL_GPIO_WritePin>
        for (uint8_t j = 0; j < 8; j++) {
 8000a0e:	7dbb      	ldrb	r3, [r7, #22]
 8000a10:	3301      	adds	r3, #1
 8000a12:	75bb      	strb	r3, [r7, #22]
 8000a14:	7dbb      	ldrb	r3, [r7, #22]
 8000a16:	2b07      	cmp	r3, #7
 8000a18:	d98b      	bls.n	8000932 <LCD_DrawChar+0x4a>
    for (uint8_t i = 0; i < 5; i++) {
 8000a1a:	7dfb      	ldrb	r3, [r7, #23]
 8000a1c:	3301      	adds	r3, #1
 8000a1e:	75fb      	strb	r3, [r7, #23]
 8000a20:	7dfb      	ldrb	r3, [r7, #23]
 8000a22:	2b04      	cmp	r3, #4
 8000a24:	f67f af78 	bls.w	8000918 <LCD_DrawChar+0x30>
 8000a28:	e000      	b.n	8000a2c <LCD_DrawChar+0x144>
    if(num > 10) return;
 8000a2a:	bf00      	nop
        }
    }
}
 8000a2c:	371c      	adds	r7, #28
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd90      	pop	{r4, r7, pc}
 8000a32:	bf00      	nop
 8000a34:	0800fb74 	.word	0x0800fb74
 8000a38:	58020c00 	.word	0x58020c00
 8000a3c:	240003a0 	.word	0x240003a0

08000a40 <LCD_DrawNumber>:

void LCD_DrawNumber(uint16_t x, uint16_t y, int32_t number) {
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b088      	sub	sp, #32
 8000a44:	af02      	add	r7, sp, #8
 8000a46:	4603      	mov	r3, r0
 8000a48:	603a      	str	r2, [r7, #0]
 8000a4a:	80fb      	strh	r3, [r7, #6]
 8000a4c:	460b      	mov	r3, r1
 8000a4e:	80bb      	strh	r3, [r7, #4]
    char buf[12];
    sprintf(buf, "%ld  ", number);
 8000a50:	f107 0308 	add.w	r3, r7, #8
 8000a54:	683a      	ldr	r2, [r7, #0]
 8000a56:	492c      	ldr	r1, [pc, #176]	@ (8000b08 <LCD_DrawNumber+0xc8>)
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f00e fbb5 	bl	800f1c8 <siprintf>
    for(int i=0; i<strlen(buf); i++) {
 8000a5e:	2300      	movs	r3, #0
 8000a60:	617b      	str	r3, [r7, #20]
 8000a62:	e043      	b.n	8000aec <LCD_DrawNumber+0xac>
        if(buf[i] >= '0' && buf[i] <= '9') {
 8000a64:	f107 0208 	add.w	r2, r7, #8
 8000a68:	697b      	ldr	r3, [r7, #20]
 8000a6a:	4413      	add	r3, r2
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	2b2f      	cmp	r3, #47	@ 0x2f
 8000a70:	d923      	bls.n	8000aba <LCD_DrawNumber+0x7a>
 8000a72:	f107 0208 	add.w	r2, r7, #8
 8000a76:	697b      	ldr	r3, [r7, #20]
 8000a78:	4413      	add	r3, r2
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	2b39      	cmp	r3, #57	@ 0x39
 8000a7e:	d81c      	bhi.n	8000aba <LCD_DrawNumber+0x7a>
            LCD_DrawChar(x + (i*25), y, buf[i] - '0', WHITE, BLACK);
 8000a80:	697b      	ldr	r3, [r7, #20]
 8000a82:	b29b      	uxth	r3, r3
 8000a84:	461a      	mov	r2, r3
 8000a86:	0092      	lsls	r2, r2, #2
 8000a88:	4413      	add	r3, r2
 8000a8a:	461a      	mov	r2, r3
 8000a8c:	0091      	lsls	r1, r2, #2
 8000a8e:	461a      	mov	r2, r3
 8000a90:	460b      	mov	r3, r1
 8000a92:	4413      	add	r3, r2
 8000a94:	b29a      	uxth	r2, r3
 8000a96:	88fb      	ldrh	r3, [r7, #6]
 8000a98:	4413      	add	r3, r2
 8000a9a:	b298      	uxth	r0, r3
 8000a9c:	f107 0208 	add.w	r2, r7, #8
 8000aa0:	697b      	ldr	r3, [r7, #20]
 8000aa2:	4413      	add	r3, r2
 8000aa4:	781b      	ldrb	r3, [r3, #0]
 8000aa6:	3b30      	subs	r3, #48	@ 0x30
 8000aa8:	b2da      	uxtb	r2, r3
 8000aaa:	88b9      	ldrh	r1, [r7, #4]
 8000aac:	2300      	movs	r3, #0
 8000aae:	9300      	str	r3, [sp, #0]
 8000ab0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ab4:	f7ff ff18 	bl	80008e8 <LCD_DrawChar>
 8000ab8:	e015      	b.n	8000ae6 <LCD_DrawNumber+0xa6>
        } else {
            LCD_DrawChar(x + (i*25), y, 10, WHITE, BLACK);
 8000aba:	697b      	ldr	r3, [r7, #20]
 8000abc:	b29b      	uxth	r3, r3
 8000abe:	461a      	mov	r2, r3
 8000ac0:	0092      	lsls	r2, r2, #2
 8000ac2:	4413      	add	r3, r2
 8000ac4:	461a      	mov	r2, r3
 8000ac6:	0091      	lsls	r1, r2, #2
 8000ac8:	461a      	mov	r2, r3
 8000aca:	460b      	mov	r3, r1
 8000acc:	4413      	add	r3, r2
 8000ace:	b29a      	uxth	r2, r3
 8000ad0:	88fb      	ldrh	r3, [r7, #6]
 8000ad2:	4413      	add	r3, r2
 8000ad4:	b298      	uxth	r0, r3
 8000ad6:	88b9      	ldrh	r1, [r7, #4]
 8000ad8:	2300      	movs	r3, #0
 8000ada:	9300      	str	r3, [sp, #0]
 8000adc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ae0:	220a      	movs	r2, #10
 8000ae2:	f7ff ff01 	bl	80008e8 <LCD_DrawChar>
    for(int i=0; i<strlen(buf); i++) {
 8000ae6:	697b      	ldr	r3, [r7, #20]
 8000ae8:	3301      	adds	r3, #1
 8000aea:	617b      	str	r3, [r7, #20]
 8000aec:	f107 0308 	add.w	r3, r7, #8
 8000af0:	4618      	mov	r0, r3
 8000af2:	f7ff fc0d 	bl	8000310 <strlen>
 8000af6:	4602      	mov	r2, r0
 8000af8:	697b      	ldr	r3, [r7, #20]
 8000afa:	429a      	cmp	r2, r3
 8000afc:	d8b2      	bhi.n	8000a64 <LCD_DrawNumber+0x24>
        }
    }
}
 8000afe:	bf00      	nop
 8000b00:	bf00      	nop
 8000b02:	3718      	adds	r7, #24
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	0800fb20 	.word	0x0800fb20

08000b0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b084      	sub	sp, #16
 8000b10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000b12:	f000 fed1 	bl	80018b8 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b16:	f001 fe25 	bl	8002764 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b1a:	f000 f86d 	bl	8000bf8 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000b1e:	f000 f8d9 	bl	8000cd4 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b22:	f000 fd8f 	bl	8001644 <MX_GPIO_Init>
  MX_PSSI_Init();
 8000b26:	f000 faab 	bl	8001080 <MX_PSSI_Init>
  MX_ADC1_Init();
 8000b2a:	f000 f905 	bl	8000d38 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000b2e:	f000 f97d 	bl	8000e2c <MX_ADC2_Init>
  MX_SPI1_Init();
 8000b32:	f000 facb 	bl	80010cc <MX_SPI1_Init>
  MX_SPI2_Init();
 8000b36:	f000 fb1f 	bl	8001178 <MX_SPI2_Init>
  MX_SPI3_Init();
 8000b3a:	f000 fb73 	bl	8001224 <MX_SPI3_Init>
  MX_TIM1_Init();
 8000b3e:	f000 fbc7 	bl	80012d0 <MX_TIM1_Init>
  MX_UART8_Init();
 8000b42:	f000 fd33 	bl	80015ac <MX_UART8_Init>
  MX_FDCAN1_Init();
 8000b46:	f000 f9d9 	bl	8000efc <MX_FDCAN1_Init>
  MX_TIM15_Init();
 8000b4a:	f000 fc51 	bl	80013f0 <MX_TIM15_Init>
  MX_UART4_Init();
 8000b4e:	f000 fce1 	bl	8001514 <MX_UART4_Init>
  MX_OCTOSPI1_Init();
 8000b52:	f000 fa37 	bl	8000fc4 <MX_OCTOSPI1_Init>
  /* USER CODE BEGIN 2 */
  LCD_Init();
 8000b56:	f7ff fe0d 	bl	8000774 <LCD_Init>
  LCD_Clear(BLACK);
 8000b5a:	2000      	movs	r0, #0
 8000b5c:	f7ff fe88 	bl	8000870 <LCD_Clear>

  /* Variables for Non-Blocking Delay */
  uint32_t last_second_tick = 0;
 8000b60:	2300      	movs	r3, #0
 8000b62:	60fb      	str	r3, [r7, #12]

  /* Variables to track value changes (Optimization) */
  int32_t prev_encoder = -1;
 8000b64:	f04f 33ff 	mov.w	r3, #4294967295
 8000b68:	60bb      	str	r3, [r7, #8]
  int32_t prev_button = -1;
 8000b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8000b6e:	607b      	str	r3, [r7, #4]
  while (1)
  {
      /* --- TASK 1: High-Speed UI Updates (Runs as fast as possible) --- */

      // Check if Encoder changed to avoid flickering the screen
      if (encoder_value != prev_encoder) {
 8000b70:	4b1d      	ldr	r3, [pc, #116]	@ (8000be8 <main+0xdc>)
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	68ba      	ldr	r2, [r7, #8]
 8000b76:	429a      	cmp	r2, r3
 8000b78:	d009      	beq.n	8000b8e <main+0x82>
          LCD_DrawNumber(20, 50, encoder_value);
 8000b7a:	4b1b      	ldr	r3, [pc, #108]	@ (8000be8 <main+0xdc>)
 8000b7c:	681b      	ldr	r3, [r3, #0]
 8000b7e:	461a      	mov	r2, r3
 8000b80:	2132      	movs	r1, #50	@ 0x32
 8000b82:	2014      	movs	r0, #20
 8000b84:	f7ff ff5c 	bl	8000a40 <LCD_DrawNumber>
          prev_encoder = encoder_value; // Save new value
 8000b88:	4b17      	ldr	r3, [pc, #92]	@ (8000be8 <main+0xdc>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	60bb      	str	r3, [r7, #8]
      }

      // Check if Button count changed
      if (button_pressed) {
 8000b8e:	4b17      	ldr	r3, [pc, #92]	@ (8000bec <main+0xe0>)
 8000b90:	781b      	ldrb	r3, [r3, #0]
 8000b92:	b2db      	uxtb	r3, r3
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d007      	beq.n	8000ba8 <main+0x9c>
          button_count++;
 8000b98:	4b15      	ldr	r3, [pc, #84]	@ (8000bf0 <main+0xe4>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	3301      	adds	r3, #1
 8000b9e:	4a14      	ldr	r2, [pc, #80]	@ (8000bf0 <main+0xe4>)
 8000ba0:	6013      	str	r3, [r2, #0]
          button_pressed = 0; // Reset flag
 8000ba2:	4b12      	ldr	r3, [pc, #72]	@ (8000bec <main+0xe0>)
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	701a      	strb	r2, [r3, #0]
      }

      if (button_count != prev_button) {
 8000ba8:	4b11      	ldr	r3, [pc, #68]	@ (8000bf0 <main+0xe4>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	687a      	ldr	r2, [r7, #4]
 8000bae:	429a      	cmp	r2, r3
 8000bb0:	d009      	beq.n	8000bc6 <main+0xba>
          LCD_DrawNumber(20, 150, button_count);
 8000bb2:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf0 <main+0xe4>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	461a      	mov	r2, r3
 8000bb8:	2196      	movs	r1, #150	@ 0x96
 8000bba:	2014      	movs	r0, #20
 8000bbc:	f7ff ff40 	bl	8000a40 <LCD_DrawNumber>
          prev_button = button_count;
 8000bc0:	4b0b      	ldr	r3, [pc, #44]	@ (8000bf0 <main+0xe4>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	607b      	str	r3, [r7, #4]
      }


      /* --- TASK 2: 1-Second Slow Task (Non-Blocking) --- */
      if (HAL_GetTick() - last_second_tick >= 1000)
 8000bc6:	f001 fe53 	bl	8002870 <HAL_GetTick>
 8000bca:	4602      	mov	r2, r0
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	1ad3      	subs	r3, r2, r3
 8000bd0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000bd4:	d3cc      	bcc.n	8000b70 <main+0x64>
      {
          last_second_tick = HAL_GetTick(); // Reset timer
 8000bd6:	f001 fe4b 	bl	8002870 <HAL_GetTick>
 8000bda:	60f8      	str	r0, [r7, #12]

          // This code runs exactly once every second
          HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10); // Blink LED
 8000bdc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000be0:	4804      	ldr	r0, [pc, #16]	@ (8000bf4 <main+0xe8>)
 8000be2:	f004 f88c 	bl	8004cfe <HAL_GPIO_TogglePin>
      if (encoder_value != prev_encoder) {
 8000be6:	e7c3      	b.n	8000b70 <main+0x64>
 8000be8:	240005e8 	.word	0x240005e8
 8000bec:	240005ec 	.word	0x240005ec
 8000bf0:	240005f0 	.word	0x240005f0
 8000bf4:	58020000 	.word	0x58020000

08000bf8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b09c      	sub	sp, #112	@ 0x70
 8000bfc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bfe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c02:	224c      	movs	r2, #76	@ 0x4c
 8000c04:	2100      	movs	r1, #0
 8000c06:	4618      	mov	r0, r3
 8000c08:	f00e fb00 	bl	800f20c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c0c:	1d3b      	adds	r3, r7, #4
 8000c0e:	2220      	movs	r2, #32
 8000c10:	2100      	movs	r1, #0
 8000c12:	4618      	mov	r0, r3
 8000c14:	f00e fafa 	bl	800f20c <memset>

  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000c18:	2002      	movs	r0, #2
 8000c1a:	f005 fffb 	bl	8006c14 <HAL_PWREx_ConfigSupply>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000c1e:	2300      	movs	r3, #0
 8000c20:	603b      	str	r3, [r7, #0]
 8000c22:	4b2b      	ldr	r3, [pc, #172]	@ (8000cd0 <SystemClock_Config+0xd8>)
 8000c24:	699b      	ldr	r3, [r3, #24]
 8000c26:	4a2a      	ldr	r2, [pc, #168]	@ (8000cd0 <SystemClock_Config+0xd8>)
 8000c28:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000c2c:	6193      	str	r3, [r2, #24]
 8000c2e:	4b28      	ldr	r3, [pc, #160]	@ (8000cd0 <SystemClock_Config+0xd8>)
 8000c30:	699b      	ldr	r3, [r3, #24]
 8000c32:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c36:	603b      	str	r3, [r7, #0]
 8000c38:	683b      	ldr	r3, [r7, #0]
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000c3a:	bf00      	nop
 8000c3c:	4b24      	ldr	r3, [pc, #144]	@ (8000cd0 <SystemClock_Config+0xd8>)
 8000c3e:	699b      	ldr	r3, [r3, #24]
 8000c40:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000c44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000c48:	d1f8      	bne.n	8000c3c <SystemClock_Config+0x44>

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c4e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c52:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c54:	2302      	movs	r3, #2
 8000c56:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c58:	2302      	movs	r3, #2
 8000c5a:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* Setup for 200 MHz (Assuming HSE = 25 MHz) */
  /* Input to PLL = 25MHz / 5 = 5 MHz */
  /* VCO = 5 * 80 = 400 MHz */
  /* SysClk = 400 / 2 = 200 MHz */
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000c5c:	2305      	movs	r3, #5
 8000c5e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 80;
 8000c60:	2350      	movs	r3, #80	@ 0x50
 8000c62:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;  // 200 MHz System Clock
 8000c64:	2302      	movs	r3, #2
 8000c66:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 8;  // 50 MHz (USB/OSPI) - Safe range
 8000c68:	2308      	movs	r3, #8
 8000c6a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000c6c:	2302      	movs	r3, #2
 8000c6e:	663b      	str	r3, [r7, #96]	@ 0x60

  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8000c70:	2308      	movs	r3, #8
 8000c72:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000c74:	2300      	movs	r3, #0
 8000c76:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c80:	4618      	mov	r0, r3
 8000c82:	f006 f801 	bl	8006c88 <HAL_RCC_OscConfig>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d001      	beq.n	8000c90 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000c8c:	f000 fe41 	bl	8001912 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c90:	233f      	movs	r3, #63	@ 0x3f
 8000c92:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c94:	2303      	movs	r3, #3
 8000c96:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2; // 100 MHz Bus
 8000c9c:	2308      	movs	r3, #8
 8000c9e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000ca0:	2340      	movs	r3, #64	@ 0x40
 8000ca2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000ca4:	2340      	movs	r3, #64	@ 0x40
 8000ca6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000ca8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000cac:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000cae:	2340      	movs	r3, #64	@ 0x40
 8000cb0:	623b      	str	r3, [r7, #32]

  /* LATENCY_3 is perfectly safe for 200 MHz */
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000cb2:	1d3b      	adds	r3, r7, #4
 8000cb4:	2103      	movs	r1, #3
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f006 fbc0 	bl	800743c <HAL_RCC_ClockConfig>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <SystemClock_Config+0xce>
  {
    Error_Handler();
 8000cc2:	f000 fe26 	bl	8001912 <Error_Handler>
  }
}
 8000cc6:	bf00      	nop
 8000cc8:	3770      	adds	r7, #112	@ 0x70
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	58024800 	.word	0x58024800

08000cd4 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b0ae      	sub	sp, #184	@ 0xb8
 8000cd8:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000cda:	463b      	mov	r3, r7
 8000cdc:	22b8      	movs	r2, #184	@ 0xb8
 8000cde:	2100      	movs	r1, #0
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f00e fa93 	bl	800f20c <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_OSPI|RCC_PERIPHCLK_ADC;
 8000ce6:	f04f 7202 	mov.w	r2, #34078720	@ 0x2080000
 8000cea:	f04f 0300 	mov.w	r3, #0
 8000cee:	e9c7 2300 	strd	r2, r3, [r7]

  /* PLL2 Setup for ADC and OSPI */
  /* Ref = 12.5 MHz (Inherits HSE/M from PLL1) */
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 8000cf2:	2302      	movs	r3, #2
 8000cf4:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 32; // VCO = 400 MHz
 8000cf6:	2320      	movs	r3, #32
 8000cf8:	60fb      	str	r3, [r7, #12]

  /* ADC Clock = VCO / P = 50 MHz */
  PeriphClkInitStruct.PLL2.PLL2P = 8;
 8000cfa:	2308      	movs	r3, #8
 8000cfc:	613b      	str	r3, [r7, #16]
  /* OSPI Clock = VCO / R = 200 MHz */
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000cfe:	2302      	movs	r3, #2
 8000d00:	61bb      	str	r3, [r7, #24]
  /* Unused Q */
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000d02:	2302      	movs	r3, #2
 8000d04:	617b      	str	r3, [r7, #20]

  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000d06:	23c0      	movs	r3, #192	@ 0xc0
 8000d08:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	627b      	str	r3, [r7, #36]	@ 0x24

  PeriphClkInitStruct.OspiClockSelection = RCC_OSPICLKSOURCE_PLL2;
 8000d12:	2320      	movs	r3, #32
 8000d14:	64fb      	str	r3, [r7, #76]	@ 0x4c
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000d16:	2300      	movs	r3, #0
 8000d18:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d1c:	463b      	mov	r3, r7
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f006 ff18 	bl	8007b54 <HAL_RCCEx_PeriphCLKConfig>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <PeriphCommonClock_Config+0x5a>
  {
    Error_Handler();
 8000d2a:	f000 fdf2 	bl	8001912 <Error_Handler>
  }
}
 8000d2e:	bf00      	nop
 8000d30:	37b8      	adds	r7, #184	@ 0xb8
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
	...

08000d38 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b08c      	sub	sp, #48	@ 0x30
 8000d3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000d3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d42:	2200      	movs	r2, #0
 8000d44:	601a      	str	r2, [r3, #0]
 8000d46:	605a      	str	r2, [r3, #4]
 8000d48:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d4a:	463b      	mov	r3, r7
 8000d4c:	2224      	movs	r2, #36	@ 0x24
 8000d4e:	2100      	movs	r1, #0
 8000d50:	4618      	mov	r0, r3
 8000d52:	f00e fa5b 	bl	800f20c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000d56:	4b32      	ldr	r3, [pc, #200]	@ (8000e20 <MX_ADC1_Init+0xe8>)
 8000d58:	4a32      	ldr	r2, [pc, #200]	@ (8000e24 <MX_ADC1_Init+0xec>)
 8000d5a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000d5c:	4b30      	ldr	r3, [pc, #192]	@ (8000e20 <MX_ADC1_Init+0xe8>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8000d62:	4b2f      	ldr	r3, [pc, #188]	@ (8000e20 <MX_ADC1_Init+0xe8>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d68:	4b2d      	ldr	r3, [pc, #180]	@ (8000e20 <MX_ADC1_Init+0xe8>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d6e:	4b2c      	ldr	r3, [pc, #176]	@ (8000e20 <MX_ADC1_Init+0xe8>)
 8000d70:	2204      	movs	r2, #4
 8000d72:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000d74:	4b2a      	ldr	r3, [pc, #168]	@ (8000e20 <MX_ADC1_Init+0xe8>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d7a:	4b29      	ldr	r3, [pc, #164]	@ (8000e20 <MX_ADC1_Init+0xe8>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000d80:	4b27      	ldr	r3, [pc, #156]	@ (8000e20 <MX_ADC1_Init+0xe8>)
 8000d82:	2201      	movs	r2, #1
 8000d84:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000d86:	4b26      	ldr	r3, [pc, #152]	@ (8000e20 <MX_ADC1_Init+0xe8>)
 8000d88:	2200      	movs	r2, #0
 8000d8a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000d8e:	4b24      	ldr	r3, [pc, #144]	@ (8000e20 <MX_ADC1_Init+0xe8>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d94:	4b22      	ldr	r3, [pc, #136]	@ (8000e20 <MX_ADC1_Init+0xe8>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000d9a:	4b21      	ldr	r3, [pc, #132]	@ (8000e20 <MX_ADC1_Init+0xe8>)
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000da0:	4b1f      	ldr	r3, [pc, #124]	@ (8000e20 <MX_ADC1_Init+0xe8>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000da6:	4b1e      	ldr	r3, [pc, #120]	@ (8000e20 <MX_ADC1_Init+0xe8>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8000dac:	4b1c      	ldr	r3, [pc, #112]	@ (8000e20 <MX_ADC1_Init+0xe8>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc1.Init.Oversampling.Ratio = 1;
 8000db4:	4b1a      	ldr	r3, [pc, #104]	@ (8000e20 <MX_ADC1_Init+0xe8>)
 8000db6:	2201      	movs	r2, #1
 8000db8:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000dba:	4819      	ldr	r0, [pc, #100]	@ (8000e20 <MX_ADC1_Init+0xe8>)
 8000dbc:	f002 f808 	bl	8002dd0 <HAL_ADC_Init>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000dc6:	f000 fda4 	bl	8001912 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000dce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dd2:	4619      	mov	r1, r3
 8000dd4:	4812      	ldr	r0, [pc, #72]	@ (8000e20 <MX_ADC1_Init+0xe8>)
 8000dd6:	f002 ffeb 	bl	8003db0 <HAL_ADCEx_MultiModeConfigChannel>
 8000dda:	4603      	mov	r3, r0
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d001      	beq.n	8000de4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000de0:	f000 fd97 	bl	8001912 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000de4:	4b10      	ldr	r3, [pc, #64]	@ (8000e28 <MX_ADC1_Init+0xf0>)
 8000de6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000de8:	2306      	movs	r3, #6
 8000dea:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000dec:	2300      	movs	r3, #0
 8000dee:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000df0:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000df4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000df6:	2304      	movs	r3, #4
 8000df8:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e04:	463b      	mov	r3, r7
 8000e06:	4619      	mov	r1, r3
 8000e08:	4805      	ldr	r0, [pc, #20]	@ (8000e20 <MX_ADC1_Init+0xe8>)
 8000e0a:	f002 f9e9 	bl	80031e0 <HAL_ADC_ConfigChannel>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d001      	beq.n	8000e18 <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8000e14:	f000 fd7d 	bl	8001912 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e18:	bf00      	nop
 8000e1a:	3730      	adds	r7, #48	@ 0x30
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}
 8000e20:	2400007c 	.word	0x2400007c
 8000e24:	40022000 	.word	0x40022000
 8000e28:	10c00010 	.word	0x10c00010

08000e2c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b08a      	sub	sp, #40	@ 0x28
 8000e30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e32:	1d3b      	adds	r3, r7, #4
 8000e34:	2224      	movs	r2, #36	@ 0x24
 8000e36:	2100      	movs	r1, #0
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f00e f9e7 	bl	800f20c <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000e3e:	4b2c      	ldr	r3, [pc, #176]	@ (8000ef0 <MX_ADC2_Init+0xc4>)
 8000e40:	4a2c      	ldr	r2, [pc, #176]	@ (8000ef4 <MX_ADC2_Init+0xc8>)
 8000e42:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000e44:	4b2a      	ldr	r3, [pc, #168]	@ (8000ef0 <MX_ADC2_Init+0xc4>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_16B;
 8000e4a:	4b29      	ldr	r3, [pc, #164]	@ (8000ef0 <MX_ADC2_Init+0xc4>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e50:	4b27      	ldr	r3, [pc, #156]	@ (8000ef0 <MX_ADC2_Init+0xc4>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e56:	4b26      	ldr	r3, [pc, #152]	@ (8000ef0 <MX_ADC2_Init+0xc4>)
 8000e58:	2204      	movs	r2, #4
 8000e5a:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000e5c:	4b24      	ldr	r3, [pc, #144]	@ (8000ef0 <MX_ADC2_Init+0xc4>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000e62:	4b23      	ldr	r3, [pc, #140]	@ (8000ef0 <MX_ADC2_Init+0xc4>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 8000e68:	4b21      	ldr	r3, [pc, #132]	@ (8000ef0 <MX_ADC2_Init+0xc4>)
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000e6e:	4b20      	ldr	r3, [pc, #128]	@ (8000ef0 <MX_ADC2_Init+0xc4>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e76:	4b1e      	ldr	r3, [pc, #120]	@ (8000ef0 <MX_ADC2_Init+0xc4>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e7c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ef0 <MX_ADC2_Init+0xc4>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8000e82:	4b1b      	ldr	r3, [pc, #108]	@ (8000ef0 <MX_ADC2_Init+0xc4>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000e88:	4b19      	ldr	r3, [pc, #100]	@ (8000ef0 <MX_ADC2_Init+0xc4>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8000e8e:	4b18      	ldr	r3, [pc, #96]	@ (8000ef0 <MX_ADC2_Init+0xc4>)
 8000e90:	2200      	movs	r2, #0
 8000e92:	641a      	str	r2, [r3, #64]	@ 0x40
  hadc2.Init.OversamplingMode = DISABLE;
 8000e94:	4b16      	ldr	r3, [pc, #88]	@ (8000ef0 <MX_ADC2_Init+0xc4>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  hadc2.Init.Oversampling.Ratio = 1;
 8000e9c:	4b14      	ldr	r3, [pc, #80]	@ (8000ef0 <MX_ADC2_Init+0xc4>)
 8000e9e:	2201      	movs	r2, #1
 8000ea0:	649a      	str	r2, [r3, #72]	@ 0x48
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000ea2:	4813      	ldr	r0, [pc, #76]	@ (8000ef0 <MX_ADC2_Init+0xc4>)
 8000ea4:	f001 ff94 	bl	8002dd0 <HAL_ADC_Init>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 8000eae:	f000 fd30 	bl	8001912 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000eb2:	4b11      	ldr	r3, [pc, #68]	@ (8000ef8 <MX_ADC2_Init+0xcc>)
 8000eb4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000eb6:	2306      	movs	r3, #6
 8000eb8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ebe:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8000ec2:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000ec4:	2304      	movs	r3, #4
 8000ec6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSignedSaturation = DISABLE;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000ed2:	1d3b      	adds	r3, r7, #4
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	4806      	ldr	r0, [pc, #24]	@ (8000ef0 <MX_ADC2_Init+0xc4>)
 8000ed8:	f002 f982 	bl	80031e0 <HAL_ADC_ConfigChannel>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d001      	beq.n	8000ee6 <MX_ADC2_Init+0xba>
  {
    Error_Handler();
 8000ee2:	f000 fd16 	bl	8001912 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000ee6:	bf00      	nop
 8000ee8:	3728      	adds	r7, #40	@ 0x28
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	240000ec 	.word	0x240000ec
 8000ef4:	40022100 	.word	0x40022100
 8000ef8:	21800100 	.word	0x21800100

08000efc <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000f00:	4b2e      	ldr	r3, [pc, #184]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f02:	4a2f      	ldr	r2, [pc, #188]	@ (8000fc0 <MX_FDCAN1_Init+0xc4>)
 8000f04:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000f06:	4b2d      	ldr	r3, [pc, #180]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000f0c:	4b2b      	ldr	r3, [pc, #172]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000f12:	4b2a      	ldr	r3, [pc, #168]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000f18:	4b28      	ldr	r3, [pc, #160]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000f1e:	4b27      	ldr	r3, [pc, #156]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8000f24:	4b25      	ldr	r3, [pc, #148]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f26:	2210      	movs	r2, #16
 8000f28:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000f2a:	4b24      	ldr	r3, [pc, #144]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8000f30:	4b22      	ldr	r3, [pc, #136]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f32:	2201      	movs	r2, #1
 8000f34:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 8000f36:	4b21      	ldr	r3, [pc, #132]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f38:	2201      	movs	r2, #1
 8000f3a:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000f3c:	4b1f      	ldr	r3, [pc, #124]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f3e:	2201      	movs	r2, #1
 8000f40:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000f42:	4b1e      	ldr	r3, [pc, #120]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f44:	2201      	movs	r2, #1
 8000f46:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000f48:	4b1c      	ldr	r3, [pc, #112]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000f4e:	4b1b      	ldr	r3, [pc, #108]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f50:	2201      	movs	r2, #1
 8000f52:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000f54:	4b19      	ldr	r3, [pc, #100]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8000f5a:	4b18      	ldr	r3, [pc, #96]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000f60:	4b16      	ldr	r3, [pc, #88]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 8000f66:	4b15      	ldr	r3, [pc, #84]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000f6c:	4b13      	ldr	r3, [pc, #76]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f6e:	2204      	movs	r2, #4
 8000f70:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000f72:	4b12      	ldr	r3, [pc, #72]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000f78:	4b10      	ldr	r3, [pc, #64]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f7a:	2204      	movs	r2, #4
 8000f7c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000f7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000f84:	4b0d      	ldr	r3, [pc, #52]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f86:	2204      	movs	r2, #4
 8000f88:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000f8a:	4b0c      	ldr	r3, [pc, #48]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000f90:	4b0a      	ldr	r3, [pc, #40]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 8000f96:	4b09      	ldr	r3, [pc, #36]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000f9c:	4b07      	ldr	r3, [pc, #28]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000fa2:	4b06      	ldr	r3, [pc, #24]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000fa4:	2204      	movs	r2, #4
 8000fa6:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000fa8:	4804      	ldr	r0, [pc, #16]	@ (8000fbc <MX_FDCAN1_Init+0xc0>)
 8000faa:	f003 f96b 	bl	8004284 <HAL_FDCAN_Init>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d001      	beq.n	8000fb8 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 8000fb4:	f000 fcad 	bl	8001912 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000fb8:	bf00      	nop
 8000fba:	bd80      	pop	{r7, pc}
 8000fbc:	2400015c 	.word	0x2400015c
 8000fc0:	4000a000 	.word	0x4000a000

08000fc4 <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b086      	sub	sp, #24
 8000fc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef sOspiManagerCfg = {0};
 8000fca:	463b      	mov	r3, r7
 8000fcc:	2200      	movs	r2, #0
 8000fce:	601a      	str	r2, [r3, #0]
 8000fd0:	605a      	str	r2, [r3, #4]
 8000fd2:	609a      	str	r2, [r3, #8]
 8000fd4:	60da      	str	r2, [r3, #12]
 8000fd6:	611a      	str	r2, [r3, #16]
 8000fd8:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8000fda:	4b27      	ldr	r3, [pc, #156]	@ (8001078 <MX_OCTOSPI1_Init+0xb4>)
 8000fdc:	4a27      	ldr	r2, [pc, #156]	@ (800107c <MX_OCTOSPI1_Init+0xb8>)
 8000fde:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8000fe0:	4b25      	ldr	r3, [pc, #148]	@ (8001078 <MX_OCTOSPI1_Init+0xb4>)
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 8000fe6:	4b24      	ldr	r3, [pc, #144]	@ (8001078 <MX_OCTOSPI1_Init+0xb4>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 8000fec:	4b22      	ldr	r3, [pc, #136]	@ (8001078 <MX_OCTOSPI1_Init+0xb4>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 8000ff2:	4b21      	ldr	r3, [pc, #132]	@ (8001078 <MX_OCTOSPI1_Init+0xb4>)
 8000ff4:	2220      	movs	r2, #32
 8000ff6:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 8000ff8:	4b1f      	ldr	r3, [pc, #124]	@ (8001078 <MX_OCTOSPI1_Init+0xb4>)
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8000ffe:	4b1e      	ldr	r3, [pc, #120]	@ (8001078 <MX_OCTOSPI1_Init+0xb4>)
 8001000:	2200      	movs	r2, #0
 8001002:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 8001004:	4b1c      	ldr	r3, [pc, #112]	@ (8001078 <MX_OCTOSPI1_Init+0xb4>)
 8001006:	2200      	movs	r2, #0
 8001008:	61da      	str	r2, [r3, #28]
  hospi1.Init.WrapSize = HAL_OSPI_WRAP_NOT_SUPPORTED;
 800100a:	4b1b      	ldr	r3, [pc, #108]	@ (8001078 <MX_OCTOSPI1_Init+0xb4>)
 800100c:	2200      	movs	r2, #0
 800100e:	621a      	str	r2, [r3, #32]
  hospi1.Init.ClockPrescaler = 1;
 8001010:	4b19      	ldr	r3, [pc, #100]	@ (8001078 <MX_OCTOSPI1_Init+0xb4>)
 8001012:	2201      	movs	r2, #1
 8001014:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8001016:	4b18      	ldr	r3, [pc, #96]	@ (8001078 <MX_OCTOSPI1_Init+0xb4>)
 8001018:	2200      	movs	r2, #0
 800101a:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 800101c:	4b16      	ldr	r3, [pc, #88]	@ (8001078 <MX_OCTOSPI1_Init+0xb4>)
 800101e:	2200      	movs	r2, #0
 8001020:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.ChipSelectBoundary = 0;
 8001022:	4b15      	ldr	r3, [pc, #84]	@ (8001078 <MX_OCTOSPI1_Init+0xb4>)
 8001024:	2200      	movs	r2, #0
 8001026:	631a      	str	r2, [r3, #48]	@ 0x30
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8001028:	4b13      	ldr	r3, [pc, #76]	@ (8001078 <MX_OCTOSPI1_Init+0xb4>)
 800102a:	2208      	movs	r2, #8
 800102c:	635a      	str	r2, [r3, #52]	@ 0x34
  hospi1.Init.MaxTran = 0;
 800102e:	4b12      	ldr	r3, [pc, #72]	@ (8001078 <MX_OCTOSPI1_Init+0xb4>)
 8001030:	2200      	movs	r2, #0
 8001032:	639a      	str	r2, [r3, #56]	@ 0x38
  hospi1.Init.Refresh = 0;
 8001034:	4b10      	ldr	r3, [pc, #64]	@ (8001078 <MX_OCTOSPI1_Init+0xb4>)
 8001036:	2200      	movs	r2, #0
 8001038:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 800103a:	480f      	ldr	r0, [pc, #60]	@ (8001078 <MX_OCTOSPI1_Init+0xb4>)
 800103c:	f003 fe7a 	bl	8004d34 <HAL_OSPI_Init>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d001      	beq.n	800104a <MX_OCTOSPI1_Init+0x86>
  {
    Error_Handler();
 8001046:	f000 fc64 	bl	8001912 <Error_Handler>
  }
  sOspiManagerCfg.ClkPort = 1;
 800104a:	2301      	movs	r3, #1
 800104c:	603b      	str	r3, [r7, #0]
  sOspiManagerCfg.NCSPort = 1;
 800104e:	2301      	movs	r3, #1
 8001050:	60bb      	str	r3, [r7, #8]
  sOspiManagerCfg.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8001052:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8001056:	60fb      	str	r3, [r7, #12]
  if (HAL_OSPIM_Config(&hospi1, &sOspiManagerCfg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001058:	463b      	mov	r3, r7
 800105a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800105e:	4619      	mov	r1, r3
 8001060:	4805      	ldr	r0, [pc, #20]	@ (8001078 <MX_OCTOSPI1_Init+0xb4>)
 8001062:	f003 ff33 	bl	8004ecc <HAL_OSPIM_Config>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <MX_OCTOSPI1_Init+0xac>
  {
    Error_Handler();
 800106c:	f000 fc51 	bl	8001912 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 8001070:	bf00      	nop
 8001072:	3718      	adds	r7, #24
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	240001fc 	.word	0x240001fc
 800107c:	52005000 	.word	0x52005000

08001080 <MX_PSSI_Init>:
  * @brief PSSI Initialization Function
  * @param None
  * @retval None
  */
static void MX_PSSI_Init(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
  /* USER CODE END PSSI_Init 0 */

  /* USER CODE BEGIN PSSI_Init 1 */

  /* USER CODE END PSSI_Init 1 */
  hpssi.Instance = PSSI;
 8001084:	4b0f      	ldr	r3, [pc, #60]	@ (80010c4 <MX_PSSI_Init+0x44>)
 8001086:	4a10      	ldr	r2, [pc, #64]	@ (80010c8 <MX_PSSI_Init+0x48>)
 8001088:	601a      	str	r2, [r3, #0]
  hpssi.Init.DataWidth = HAL_PSSI_8BITS;
 800108a:	4b0e      	ldr	r3, [pc, #56]	@ (80010c4 <MX_PSSI_Init+0x44>)
 800108c:	2200      	movs	r2, #0
 800108e:	605a      	str	r2, [r3, #4]
  hpssi.Init.BusWidth = HAL_PSSI_8LINES;
 8001090:	4b0c      	ldr	r3, [pc, #48]	@ (80010c4 <MX_PSSI_Init+0x44>)
 8001092:	2200      	movs	r2, #0
 8001094:	609a      	str	r2, [r3, #8]
  hpssi.Init.ControlSignal = HAL_PSSI_DE_RDY_DISABLE;
 8001096:	4b0b      	ldr	r3, [pc, #44]	@ (80010c4 <MX_PSSI_Init+0x44>)
 8001098:	2200      	movs	r2, #0
 800109a:	60da      	str	r2, [r3, #12]
  hpssi.Init.ClockPolarity = HAL_PSSI_FALLING_EDGE;
 800109c:	4b09      	ldr	r3, [pc, #36]	@ (80010c4 <MX_PSSI_Init+0x44>)
 800109e:	2200      	movs	r2, #0
 80010a0:	611a      	str	r2, [r3, #16]
  hpssi.Init.DataEnablePolarity = HAL_PSSI_DEPOL_ACTIVE_LOW;
 80010a2:	4b08      	ldr	r3, [pc, #32]	@ (80010c4 <MX_PSSI_Init+0x44>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	615a      	str	r2, [r3, #20]
  hpssi.Init.ReadyPolarity = HAL_PSSI_RDYPOL_ACTIVE_LOW;
 80010a8:	4b06      	ldr	r3, [pc, #24]	@ (80010c4 <MX_PSSI_Init+0x44>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	619a      	str	r2, [r3, #24]
  if (HAL_PSSI_Init(&hpssi) != HAL_OK)
 80010ae:	4805      	ldr	r0, [pc, #20]	@ (80010c4 <MX_PSSI_Init+0x44>)
 80010b0:	f005 fd6c 	bl	8006b8c <HAL_PSSI_Init>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d001      	beq.n	80010be <MX_PSSI_Init+0x3e>
  {
    Error_Handler();
 80010ba:	f000 fc2a 	bl	8001912 <Error_Handler>
  }
  /* USER CODE BEGIN PSSI_Init 2 */

  /* USER CODE END PSSI_Init 2 */

}
 80010be:	bf00      	nop
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	24000258 	.word	0x24000258
 80010c8:	48020400 	.word	0x48020400

080010cc <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80010d0:	4b27      	ldr	r3, [pc, #156]	@ (8001170 <MX_SPI1_Init+0xa4>)
 80010d2:	4a28      	ldr	r2, [pc, #160]	@ (8001174 <MX_SPI1_Init+0xa8>)
 80010d4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80010d6:	4b26      	ldr	r3, [pc, #152]	@ (8001170 <MX_SPI1_Init+0xa4>)
 80010d8:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80010dc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 80010de:	4b24      	ldr	r3, [pc, #144]	@ (8001170 <MX_SPI1_Init+0xa4>)
 80010e0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80010e4:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80010e6:	4b22      	ldr	r3, [pc, #136]	@ (8001170 <MX_SPI1_Init+0xa4>)
 80010e8:	2203      	movs	r2, #3
 80010ea:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010ec:	4b20      	ldr	r3, [pc, #128]	@ (8001170 <MX_SPI1_Init+0xa4>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010f2:	4b1f      	ldr	r3, [pc, #124]	@ (8001170 <MX_SPI1_Init+0xa4>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80010f8:	4b1d      	ldr	r3, [pc, #116]	@ (8001170 <MX_SPI1_Init+0xa4>)
 80010fa:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80010fe:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001100:	4b1b      	ldr	r3, [pc, #108]	@ (8001170 <MX_SPI1_Init+0xa4>)
 8001102:	2200      	movs	r2, #0
 8001104:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001106:	4b1a      	ldr	r3, [pc, #104]	@ (8001170 <MX_SPI1_Init+0xa4>)
 8001108:	2200      	movs	r2, #0
 800110a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800110c:	4b18      	ldr	r3, [pc, #96]	@ (8001170 <MX_SPI1_Init+0xa4>)
 800110e:	2200      	movs	r2, #0
 8001110:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001112:	4b17      	ldr	r3, [pc, #92]	@ (8001170 <MX_SPI1_Init+0xa4>)
 8001114:	2200      	movs	r2, #0
 8001116:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8001118:	4b15      	ldr	r3, [pc, #84]	@ (8001170 <MX_SPI1_Init+0xa4>)
 800111a:	2200      	movs	r2, #0
 800111c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800111e:	4b14      	ldr	r3, [pc, #80]	@ (8001170 <MX_SPI1_Init+0xa4>)
 8001120:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001124:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001126:	4b12      	ldr	r3, [pc, #72]	@ (8001170 <MX_SPI1_Init+0xa4>)
 8001128:	2200      	movs	r2, #0
 800112a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800112c:	4b10      	ldr	r3, [pc, #64]	@ (8001170 <MX_SPI1_Init+0xa4>)
 800112e:	2200      	movs	r2, #0
 8001130:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001132:	4b0f      	ldr	r3, [pc, #60]	@ (8001170 <MX_SPI1_Init+0xa4>)
 8001134:	2200      	movs	r2, #0
 8001136:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001138:	4b0d      	ldr	r3, [pc, #52]	@ (8001170 <MX_SPI1_Init+0xa4>)
 800113a:	2200      	movs	r2, #0
 800113c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800113e:	4b0c      	ldr	r3, [pc, #48]	@ (8001170 <MX_SPI1_Init+0xa4>)
 8001140:	2200      	movs	r2, #0
 8001142:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001144:	4b0a      	ldr	r3, [pc, #40]	@ (8001170 <MX_SPI1_Init+0xa4>)
 8001146:	2200      	movs	r2, #0
 8001148:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800114a:	4b09      	ldr	r3, [pc, #36]	@ (8001170 <MX_SPI1_Init+0xa4>)
 800114c:	2200      	movs	r2, #0
 800114e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001150:	4b07      	ldr	r3, [pc, #28]	@ (8001170 <MX_SPI1_Init+0xa4>)
 8001152:	2200      	movs	r2, #0
 8001154:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001156:	4b06      	ldr	r3, [pc, #24]	@ (8001170 <MX_SPI1_Init+0xa4>)
 8001158:	2200      	movs	r2, #0
 800115a:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800115c:	4804      	ldr	r0, [pc, #16]	@ (8001170 <MX_SPI1_Init+0xa4>)
 800115e:	f009 f8df 	bl	800a320 <HAL_SPI_Init>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8001168:	f000 fbd3 	bl	8001912 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800116c:	bf00      	nop
 800116e:	bd80      	pop	{r7, pc}
 8001170:	24000290 	.word	0x24000290
 8001174:	40013000 	.word	0x40013000

08001178 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800117c:	4b27      	ldr	r3, [pc, #156]	@ (800121c <MX_SPI2_Init+0xa4>)
 800117e:	4a28      	ldr	r2, [pc, #160]	@ (8001220 <MX_SPI2_Init+0xa8>)
 8001180:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001182:	4b26      	ldr	r3, [pc, #152]	@ (800121c <MX_SPI2_Init+0xa4>)
 8001184:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001188:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800118a:	4b24      	ldr	r3, [pc, #144]	@ (800121c <MX_SPI2_Init+0xa4>)
 800118c:	2200      	movs	r2, #0
 800118e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001190:	4b22      	ldr	r3, [pc, #136]	@ (800121c <MX_SPI2_Init+0xa4>)
 8001192:	2203      	movs	r2, #3
 8001194:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001196:	4b21      	ldr	r3, [pc, #132]	@ (800121c <MX_SPI2_Init+0xa4>)
 8001198:	2200      	movs	r2, #0
 800119a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800119c:	4b1f      	ldr	r3, [pc, #124]	@ (800121c <MX_SPI2_Init+0xa4>)
 800119e:	2200      	movs	r2, #0
 80011a0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80011a2:	4b1e      	ldr	r3, [pc, #120]	@ (800121c <MX_SPI2_Init+0xa4>)
 80011a4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80011a8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80011aa:	4b1c      	ldr	r3, [pc, #112]	@ (800121c <MX_SPI2_Init+0xa4>)
 80011ac:	2200      	movs	r2, #0
 80011ae:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011b0:	4b1a      	ldr	r3, [pc, #104]	@ (800121c <MX_SPI2_Init+0xa4>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80011b6:	4b19      	ldr	r3, [pc, #100]	@ (800121c <MX_SPI2_Init+0xa4>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011bc:	4b17      	ldr	r3, [pc, #92]	@ (800121c <MX_SPI2_Init+0xa4>)
 80011be:	2200      	movs	r2, #0
 80011c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 80011c2:	4b16      	ldr	r3, [pc, #88]	@ (800121c <MX_SPI2_Init+0xa4>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80011c8:	4b14      	ldr	r3, [pc, #80]	@ (800121c <MX_SPI2_Init+0xa4>)
 80011ca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011ce:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80011d0:	4b12      	ldr	r3, [pc, #72]	@ (800121c <MX_SPI2_Init+0xa4>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80011d6:	4b11      	ldr	r3, [pc, #68]	@ (800121c <MX_SPI2_Init+0xa4>)
 80011d8:	2200      	movs	r2, #0
 80011da:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80011dc:	4b0f      	ldr	r3, [pc, #60]	@ (800121c <MX_SPI2_Init+0xa4>)
 80011de:	2200      	movs	r2, #0
 80011e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80011e2:	4b0e      	ldr	r3, [pc, #56]	@ (800121c <MX_SPI2_Init+0xa4>)
 80011e4:	2200      	movs	r2, #0
 80011e6:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80011e8:	4b0c      	ldr	r3, [pc, #48]	@ (800121c <MX_SPI2_Init+0xa4>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80011ee:	4b0b      	ldr	r3, [pc, #44]	@ (800121c <MX_SPI2_Init+0xa4>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80011f4:	4b09      	ldr	r3, [pc, #36]	@ (800121c <MX_SPI2_Init+0xa4>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80011fa:	4b08      	ldr	r3, [pc, #32]	@ (800121c <MX_SPI2_Init+0xa4>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001200:	4b06      	ldr	r3, [pc, #24]	@ (800121c <MX_SPI2_Init+0xa4>)
 8001202:	2200      	movs	r2, #0
 8001204:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001206:	4805      	ldr	r0, [pc, #20]	@ (800121c <MX_SPI2_Init+0xa4>)
 8001208:	f009 f88a 	bl	800a320 <HAL_SPI_Init>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <MX_SPI2_Init+0x9e>
  {
    Error_Handler();
 8001212:	f000 fb7e 	bl	8001912 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001216:	bf00      	nop
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	24000318 	.word	0x24000318
 8001220:	40003800 	.word	0x40003800

08001224 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001228:	4b27      	ldr	r3, [pc, #156]	@ (80012c8 <MX_SPI3_Init+0xa4>)
 800122a:	4a28      	ldr	r2, [pc, #160]	@ (80012cc <MX_SPI3_Init+0xa8>)
 800122c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800122e:	4b26      	ldr	r3, [pc, #152]	@ (80012c8 <MX_SPI3_Init+0xa4>)
 8001230:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001234:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8001236:	4b24      	ldr	r3, [pc, #144]	@ (80012c8 <MX_SPI3_Init+0xa4>)
 8001238:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800123c:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800123e:	4b22      	ldr	r3, [pc, #136]	@ (80012c8 <MX_SPI3_Init+0xa4>)
 8001240:	2207      	movs	r2, #7
 8001242:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001244:	4b20      	ldr	r3, [pc, #128]	@ (80012c8 <MX_SPI3_Init+0xa4>)
 8001246:	2200      	movs	r2, #0
 8001248:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800124a:	4b1f      	ldr	r3, [pc, #124]	@ (80012c8 <MX_SPI3_Init+0xa4>)
 800124c:	2200      	movs	r2, #0
 800124e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001250:	4b1d      	ldr	r3, [pc, #116]	@ (80012c8 <MX_SPI3_Init+0xa4>)
 8001252:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001256:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001258:	4b1b      	ldr	r3, [pc, #108]	@ (80012c8 <MX_SPI3_Init+0xa4>)
 800125a:	2200      	movs	r2, #0
 800125c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800125e:	4b1a      	ldr	r3, [pc, #104]	@ (80012c8 <MX_SPI3_Init+0xa4>)
 8001260:	2200      	movs	r2, #0
 8001262:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001264:	4b18      	ldr	r3, [pc, #96]	@ (80012c8 <MX_SPI3_Init+0xa4>)
 8001266:	2200      	movs	r2, #0
 8001268:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800126a:	4b17      	ldr	r3, [pc, #92]	@ (80012c8 <MX_SPI3_Init+0xa4>)
 800126c:	2200      	movs	r2, #0
 800126e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 8001270:	4b15      	ldr	r3, [pc, #84]	@ (80012c8 <MX_SPI3_Init+0xa4>)
 8001272:	2200      	movs	r2, #0
 8001274:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001276:	4b14      	ldr	r3, [pc, #80]	@ (80012c8 <MX_SPI3_Init+0xa4>)
 8001278:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800127c:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800127e:	4b12      	ldr	r3, [pc, #72]	@ (80012c8 <MX_SPI3_Init+0xa4>)
 8001280:	2200      	movs	r2, #0
 8001282:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001284:	4b10      	ldr	r3, [pc, #64]	@ (80012c8 <MX_SPI3_Init+0xa4>)
 8001286:	2200      	movs	r2, #0
 8001288:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800128a:	4b0f      	ldr	r3, [pc, #60]	@ (80012c8 <MX_SPI3_Init+0xa4>)
 800128c:	2200      	movs	r2, #0
 800128e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001290:	4b0d      	ldr	r3, [pc, #52]	@ (80012c8 <MX_SPI3_Init+0xa4>)
 8001292:	2200      	movs	r2, #0
 8001294:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001296:	4b0c      	ldr	r3, [pc, #48]	@ (80012c8 <MX_SPI3_Init+0xa4>)
 8001298:	2200      	movs	r2, #0
 800129a:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800129c:	4b0a      	ldr	r3, [pc, #40]	@ (80012c8 <MX_SPI3_Init+0xa4>)
 800129e:	2200      	movs	r2, #0
 80012a0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80012a2:	4b09      	ldr	r3, [pc, #36]	@ (80012c8 <MX_SPI3_Init+0xa4>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80012a8:	4b07      	ldr	r3, [pc, #28]	@ (80012c8 <MX_SPI3_Init+0xa4>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80012ae:	4b06      	ldr	r3, [pc, #24]	@ (80012c8 <MX_SPI3_Init+0xa4>)
 80012b0:	2200      	movs	r2, #0
 80012b2:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80012b4:	4804      	ldr	r0, [pc, #16]	@ (80012c8 <MX_SPI3_Init+0xa4>)
 80012b6:	f009 f833 	bl	800a320 <HAL_SPI_Init>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d001      	beq.n	80012c4 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 80012c0:	f000 fb27 	bl	8001912 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80012c4:	bf00      	nop
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	240003a0 	.word	0x240003a0
 80012cc:	40003c00 	.word	0x40003c00

080012d0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b098      	sub	sp, #96	@ 0x60
 80012d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012d6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80012da:	2200      	movs	r2, #0
 80012dc:	601a      	str	r2, [r3, #0]
 80012de:	605a      	str	r2, [r3, #4]
 80012e0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012e2:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	605a      	str	r2, [r3, #4]
 80012ec:	609a      	str	r2, [r3, #8]
 80012ee:	60da      	str	r2, [r3, #12]
 80012f0:	611a      	str	r2, [r3, #16]
 80012f2:	615a      	str	r2, [r3, #20]
 80012f4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80012f6:	1d3b      	adds	r3, r7, #4
 80012f8:	2234      	movs	r2, #52	@ 0x34
 80012fa:	2100      	movs	r1, #0
 80012fc:	4618      	mov	r0, r3
 80012fe:	f00d ff85 	bl	800f20c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001302:	4b39      	ldr	r3, [pc, #228]	@ (80013e8 <MX_TIM1_Init+0x118>)
 8001304:	4a39      	ldr	r2, [pc, #228]	@ (80013ec <MX_TIM1_Init+0x11c>)
 8001306:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001308:	4b37      	ldr	r3, [pc, #220]	@ (80013e8 <MX_TIM1_Init+0x118>)
 800130a:	2200      	movs	r2, #0
 800130c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800130e:	4b36      	ldr	r3, [pc, #216]	@ (80013e8 <MX_TIM1_Init+0x118>)
 8001310:	2200      	movs	r2, #0
 8001312:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001314:	4b34      	ldr	r3, [pc, #208]	@ (80013e8 <MX_TIM1_Init+0x118>)
 8001316:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800131a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800131c:	4b32      	ldr	r3, [pc, #200]	@ (80013e8 <MX_TIM1_Init+0x118>)
 800131e:	2200      	movs	r2, #0
 8001320:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001322:	4b31      	ldr	r3, [pc, #196]	@ (80013e8 <MX_TIM1_Init+0x118>)
 8001324:	2200      	movs	r2, #0
 8001326:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001328:	4b2f      	ldr	r3, [pc, #188]	@ (80013e8 <MX_TIM1_Init+0x118>)
 800132a:	2200      	movs	r2, #0
 800132c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800132e:	482e      	ldr	r0, [pc, #184]	@ (80013e8 <MX_TIM1_Init+0x118>)
 8001330:	f009 fbf1 	bl	800ab16 <HAL_TIM_PWM_Init>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800133a:	f000 faea 	bl	8001912 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800133e:	2300      	movs	r3, #0
 8001340:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001342:	2300      	movs	r3, #0
 8001344:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001346:	2300      	movs	r3, #0
 8001348:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800134a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800134e:	4619      	mov	r1, r3
 8001350:	4825      	ldr	r0, [pc, #148]	@ (80013e8 <MX_TIM1_Init+0x118>)
 8001352:	f00a f8cd 	bl	800b4f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001356:	4603      	mov	r3, r0
 8001358:	2b00      	cmp	r3, #0
 800135a:	d001      	beq.n	8001360 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800135c:	f000 fad9 	bl	8001912 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001360:	2360      	movs	r3, #96	@ 0x60
 8001362:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001364:	2300      	movs	r3, #0
 8001366:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001368:	2300      	movs	r3, #0
 800136a:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800136c:	2300      	movs	r3, #0
 800136e:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001370:	2300      	movs	r3, #0
 8001372:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001374:	2300      	movs	r3, #0
 8001376:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001378:	2300      	movs	r3, #0
 800137a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800137c:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001380:	2208      	movs	r2, #8
 8001382:	4619      	mov	r1, r3
 8001384:	4818      	ldr	r0, [pc, #96]	@ (80013e8 <MX_TIM1_Init+0x118>)
 8001386:	f009 fc1d 	bl	800abc4 <HAL_TIM_PWM_ConfigChannel>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001390:	f000 fabf 	bl	8001912 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001394:	2300      	movs	r3, #0
 8001396:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001398:	2300      	movs	r3, #0
 800139a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800139c:	2300      	movs	r3, #0
 800139e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80013a0:	2300      	movs	r3, #0
 80013a2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80013a4:	2300      	movs	r3, #0
 80013a6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013a8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80013ac:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80013ae:	2300      	movs	r3, #0
 80013b0:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80013b2:	2300      	movs	r3, #0
 80013b4:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80013b6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80013ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80013bc:	2300      	movs	r3, #0
 80013be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80013c0:	2300      	movs	r3, #0
 80013c2:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80013c4:	1d3b      	adds	r3, r7, #4
 80013c6:	4619      	mov	r1, r3
 80013c8:	4807      	ldr	r0, [pc, #28]	@ (80013e8 <MX_TIM1_Init+0x118>)
 80013ca:	f00a f92d 	bl	800b628 <HAL_TIMEx_ConfigBreakDeadTime>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 80013d4:	f000 fa9d 	bl	8001912 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80013d8:	4803      	ldr	r0, [pc, #12]	@ (80013e8 <MX_TIM1_Init+0x118>)
 80013da:	f000 feeb 	bl	80021b4 <HAL_TIM_MspPostInit>

}
 80013de:	bf00      	nop
 80013e0:	3760      	adds	r7, #96	@ 0x60
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	24000428 	.word	0x24000428
 80013ec:	40010000 	.word	0x40010000

080013f0 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b098      	sub	sp, #96	@ 0x60
 80013f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013f6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80013fa:	2200      	movs	r2, #0
 80013fc:	601a      	str	r2, [r3, #0]
 80013fe:	605a      	str	r2, [r3, #4]
 8001400:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001402:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001406:	2200      	movs	r2, #0
 8001408:	601a      	str	r2, [r3, #0]
 800140a:	605a      	str	r2, [r3, #4]
 800140c:	609a      	str	r2, [r3, #8]
 800140e:	60da      	str	r2, [r3, #12]
 8001410:	611a      	str	r2, [r3, #16]
 8001412:	615a      	str	r2, [r3, #20]
 8001414:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001416:	1d3b      	adds	r3, r7, #4
 8001418:	2234      	movs	r2, #52	@ 0x34
 800141a:	2100      	movs	r1, #0
 800141c:	4618      	mov	r0, r3
 800141e:	f00d fef5 	bl	800f20c <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8001422:	4b3a      	ldr	r3, [pc, #232]	@ (800150c <MX_TIM15_Init+0x11c>)
 8001424:	4a3a      	ldr	r2, [pc, #232]	@ (8001510 <MX_TIM15_Init+0x120>)
 8001426:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 8001428:	4b38      	ldr	r3, [pc, #224]	@ (800150c <MX_TIM15_Init+0x11c>)
 800142a:	2200      	movs	r2, #0
 800142c:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800142e:	4b37      	ldr	r3, [pc, #220]	@ (800150c <MX_TIM15_Init+0x11c>)
 8001430:	2200      	movs	r2, #0
 8001432:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8001434:	4b35      	ldr	r3, [pc, #212]	@ (800150c <MX_TIM15_Init+0x11c>)
 8001436:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800143a:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800143c:	4b33      	ldr	r3, [pc, #204]	@ (800150c <MX_TIM15_Init+0x11c>)
 800143e:	2200      	movs	r2, #0
 8001440:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8001442:	4b32      	ldr	r3, [pc, #200]	@ (800150c <MX_TIM15_Init+0x11c>)
 8001444:	2200      	movs	r2, #0
 8001446:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001448:	4b30      	ldr	r3, [pc, #192]	@ (800150c <MX_TIM15_Init+0x11c>)
 800144a:	2200      	movs	r2, #0
 800144c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 800144e:	482f      	ldr	r0, [pc, #188]	@ (800150c <MX_TIM15_Init+0x11c>)
 8001450:	f009 fb61 	bl	800ab16 <HAL_TIM_PWM_Init>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 800145a:	f000 fa5a 	bl	8001912 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800145e:	2300      	movs	r3, #0
 8001460:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001462:	2300      	movs	r3, #0
 8001464:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8001466:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800146a:	4619      	mov	r1, r3
 800146c:	4827      	ldr	r0, [pc, #156]	@ (800150c <MX_TIM15_Init+0x11c>)
 800146e:	f00a f83f 	bl	800b4f0 <HAL_TIMEx_MasterConfigSynchronization>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 8001478:	f000 fa4b 	bl	8001912 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800147c:	2360      	movs	r3, #96	@ 0x60
 800147e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8001480:	2300      	movs	r3, #0
 8001482:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001484:	2300      	movs	r3, #0
 8001486:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001488:	2300      	movs	r3, #0
 800148a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800148c:	2300      	movs	r3, #0
 800148e:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001490:	2300      	movs	r3, #0
 8001492:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001494:	2300      	movs	r3, #0
 8001496:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001498:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800149c:	2200      	movs	r2, #0
 800149e:	4619      	mov	r1, r3
 80014a0:	481a      	ldr	r0, [pc, #104]	@ (800150c <MX_TIM15_Init+0x11c>)
 80014a2:	f009 fb8f 	bl	800abc4 <HAL_TIM_PWM_ConfigChannel>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 80014ac:	f000 fa31 	bl	8001912 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80014b0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80014b4:	2204      	movs	r2, #4
 80014b6:	4619      	mov	r1, r3
 80014b8:	4814      	ldr	r0, [pc, #80]	@ (800150c <MX_TIM15_Init+0x11c>)
 80014ba:	f009 fb83 	bl	800abc4 <HAL_TIM_PWM_ConfigChannel>
 80014be:	4603      	mov	r3, r0
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d001      	beq.n	80014c8 <MX_TIM15_Init+0xd8>
  {
    Error_Handler();
 80014c4:	f000 fa25 	bl	8001912 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80014c8:	2300      	movs	r3, #0
 80014ca:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80014cc:	2300      	movs	r3, #0
 80014ce:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80014d0:	2300      	movs	r3, #0
 80014d2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80014d4:	2300      	movs	r3, #0
 80014d6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80014d8:	2300      	movs	r3, #0
 80014da:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80014dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80014e0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80014e2:	2300      	movs	r3, #0
 80014e4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80014e6:	2300      	movs	r3, #0
 80014e8:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80014ea:	1d3b      	adds	r3, r7, #4
 80014ec:	4619      	mov	r1, r3
 80014ee:	4807      	ldr	r0, [pc, #28]	@ (800150c <MX_TIM15_Init+0x11c>)
 80014f0:	f00a f89a 	bl	800b628 <HAL_TIMEx_ConfigBreakDeadTime>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_TIM15_Init+0x10e>
  {
    Error_Handler();
 80014fa:	f000 fa0a 	bl	8001912 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 80014fe:	4803      	ldr	r0, [pc, #12]	@ (800150c <MX_TIM15_Init+0x11c>)
 8001500:	f000 fe58 	bl	80021b4 <HAL_TIM_MspPostInit>

}
 8001504:	bf00      	nop
 8001506:	3760      	adds	r7, #96	@ 0x60
 8001508:	46bd      	mov	sp, r7
 800150a:	bd80      	pop	{r7, pc}
 800150c:	24000474 	.word	0x24000474
 8001510:	40014000 	.word	0x40014000

08001514 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001518:	4b22      	ldr	r3, [pc, #136]	@ (80015a4 <MX_UART4_Init+0x90>)
 800151a:	4a23      	ldr	r2, [pc, #140]	@ (80015a8 <MX_UART4_Init+0x94>)
 800151c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800151e:	4b21      	ldr	r3, [pc, #132]	@ (80015a4 <MX_UART4_Init+0x90>)
 8001520:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001524:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001526:	4b1f      	ldr	r3, [pc, #124]	@ (80015a4 <MX_UART4_Init+0x90>)
 8001528:	2200      	movs	r2, #0
 800152a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800152c:	4b1d      	ldr	r3, [pc, #116]	@ (80015a4 <MX_UART4_Init+0x90>)
 800152e:	2200      	movs	r2, #0
 8001530:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001532:	4b1c      	ldr	r3, [pc, #112]	@ (80015a4 <MX_UART4_Init+0x90>)
 8001534:	2200      	movs	r2, #0
 8001536:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001538:	4b1a      	ldr	r3, [pc, #104]	@ (80015a4 <MX_UART4_Init+0x90>)
 800153a:	220c      	movs	r2, #12
 800153c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800153e:	4b19      	ldr	r3, [pc, #100]	@ (80015a4 <MX_UART4_Init+0x90>)
 8001540:	2200      	movs	r2, #0
 8001542:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001544:	4b17      	ldr	r3, [pc, #92]	@ (80015a4 <MX_UART4_Init+0x90>)
 8001546:	2200      	movs	r2, #0
 8001548:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800154a:	4b16      	ldr	r3, [pc, #88]	@ (80015a4 <MX_UART4_Init+0x90>)
 800154c:	2200      	movs	r2, #0
 800154e:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001550:	4b14      	ldr	r3, [pc, #80]	@ (80015a4 <MX_UART4_Init+0x90>)
 8001552:	2200      	movs	r2, #0
 8001554:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001556:	4b13      	ldr	r3, [pc, #76]	@ (80015a4 <MX_UART4_Init+0x90>)
 8001558:	2200      	movs	r2, #0
 800155a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800155c:	4811      	ldr	r0, [pc, #68]	@ (80015a4 <MX_UART4_Init+0x90>)
 800155e:	f00a f8ef 	bl	800b740 <HAL_UART_Init>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8001568:	f000 f9d3 	bl	8001912 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800156c:	2100      	movs	r1, #0
 800156e:	480d      	ldr	r0, [pc, #52]	@ (80015a4 <MX_UART4_Init+0x90>)
 8001570:	f00b f9fb 	bl	800c96a <HAL_UARTEx_SetTxFifoThreshold>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 800157a:	f000 f9ca 	bl	8001912 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800157e:	2100      	movs	r1, #0
 8001580:	4808      	ldr	r0, [pc, #32]	@ (80015a4 <MX_UART4_Init+0x90>)
 8001582:	f00b fa30 	bl	800c9e6 <HAL_UARTEx_SetRxFifoThreshold>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 800158c:	f000 f9c1 	bl	8001912 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001590:	4804      	ldr	r0, [pc, #16]	@ (80015a4 <MX_UART4_Init+0x90>)
 8001592:	f00b f9b1 	bl	800c8f8 <HAL_UARTEx_DisableFifoMode>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d001      	beq.n	80015a0 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 800159c:	f000 f9b9 	bl	8001912 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80015a0:	bf00      	nop
 80015a2:	bd80      	pop	{r7, pc}
 80015a4:	240004c0 	.word	0x240004c0
 80015a8:	40004c00 	.word	0x40004c00

080015ac <MX_UART8_Init>:
  * @brief UART8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART8_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 80015b0:	4b22      	ldr	r3, [pc, #136]	@ (800163c <MX_UART8_Init+0x90>)
 80015b2:	4a23      	ldr	r2, [pc, #140]	@ (8001640 <MX_UART8_Init+0x94>)
 80015b4:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 80015b6:	4b21      	ldr	r3, [pc, #132]	@ (800163c <MX_UART8_Init+0x90>)
 80015b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015bc:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 80015be:	4b1f      	ldr	r3, [pc, #124]	@ (800163c <MX_UART8_Init+0x90>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 80015c4:	4b1d      	ldr	r3, [pc, #116]	@ (800163c <MX_UART8_Init+0x90>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 80015ca:	4b1c      	ldr	r3, [pc, #112]	@ (800163c <MX_UART8_Init+0x90>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 80015d0:	4b1a      	ldr	r3, [pc, #104]	@ (800163c <MX_UART8_Init+0x90>)
 80015d2:	220c      	movs	r2, #12
 80015d4:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015d6:	4b19      	ldr	r3, [pc, #100]	@ (800163c <MX_UART8_Init+0x90>)
 80015d8:	2200      	movs	r2, #0
 80015da:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 80015dc:	4b17      	ldr	r3, [pc, #92]	@ (800163c <MX_UART8_Init+0x90>)
 80015de:	2200      	movs	r2, #0
 80015e0:	61da      	str	r2, [r3, #28]
  huart8.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015e2:	4b16      	ldr	r3, [pc, #88]	@ (800163c <MX_UART8_Init+0x90>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	621a      	str	r2, [r3, #32]
  huart8.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80015e8:	4b14      	ldr	r3, [pc, #80]	@ (800163c <MX_UART8_Init+0x90>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	625a      	str	r2, [r3, #36]	@ 0x24
  huart8.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015ee:	4b13      	ldr	r3, [pc, #76]	@ (800163c <MX_UART8_Init+0x90>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart8) != HAL_OK)
 80015f4:	4811      	ldr	r0, [pc, #68]	@ (800163c <MX_UART8_Init+0x90>)
 80015f6:	f00a f8a3 	bl	800b740 <HAL_UART_Init>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_UART8_Init+0x58>
  {
    Error_Handler();
 8001600:	f000 f987 	bl	8001912 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart8, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001604:	2100      	movs	r1, #0
 8001606:	480d      	ldr	r0, [pc, #52]	@ (800163c <MX_UART8_Init+0x90>)
 8001608:	f00b f9af 	bl	800c96a <HAL_UARTEx_SetTxFifoThreshold>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <MX_UART8_Init+0x6a>
  {
    Error_Handler();
 8001612:	f000 f97e 	bl	8001912 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart8, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001616:	2100      	movs	r1, #0
 8001618:	4808      	ldr	r0, [pc, #32]	@ (800163c <MX_UART8_Init+0x90>)
 800161a:	f00b f9e4 	bl	800c9e6 <HAL_UARTEx_SetRxFifoThreshold>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <MX_UART8_Init+0x7c>
  {
    Error_Handler();
 8001624:	f000 f975 	bl	8001912 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart8) != HAL_OK)
 8001628:	4804      	ldr	r0, [pc, #16]	@ (800163c <MX_UART8_Init+0x90>)
 800162a:	f00b f965 	bl	800c8f8 <HAL_UARTEx_DisableFifoMode>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d001      	beq.n	8001638 <MX_UART8_Init+0x8c>
  {
    Error_Handler();
 8001634:	f000 f96d 	bl	8001912 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 8001638:	bf00      	nop
 800163a:	bd80      	pop	{r7, pc}
 800163c:	24000554 	.word	0x24000554
 8001640:	40007c00 	.word	0x40007c00

08001644 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b08c      	sub	sp, #48	@ 0x30
 8001648:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800164a:	f107 031c 	add.w	r3, r7, #28
 800164e:	2200      	movs	r2, #0
 8001650:	601a      	str	r2, [r3, #0]
 8001652:	605a      	str	r2, [r3, #4]
 8001654:	609a      	str	r2, [r3, #8]
 8001656:	60da      	str	r2, [r3, #12]
 8001658:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800165a:	4b91      	ldr	r3, [pc, #580]	@ (80018a0 <MX_GPIO_Init+0x25c>)
 800165c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001660:	4a8f      	ldr	r2, [pc, #572]	@ (80018a0 <MX_GPIO_Init+0x25c>)
 8001662:	f043 0310 	orr.w	r3, r3, #16
 8001666:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800166a:	4b8d      	ldr	r3, [pc, #564]	@ (80018a0 <MX_GPIO_Init+0x25c>)
 800166c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001670:	f003 0310 	and.w	r3, r3, #16
 8001674:	61bb      	str	r3, [r7, #24]
 8001676:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001678:	4b89      	ldr	r3, [pc, #548]	@ (80018a0 <MX_GPIO_Init+0x25c>)
 800167a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800167e:	4a88      	ldr	r2, [pc, #544]	@ (80018a0 <MX_GPIO_Init+0x25c>)
 8001680:	f043 0304 	orr.w	r3, r3, #4
 8001684:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001688:	4b85      	ldr	r3, [pc, #532]	@ (80018a0 <MX_GPIO_Init+0x25c>)
 800168a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800168e:	f003 0304 	and.w	r3, r3, #4
 8001692:	617b      	str	r3, [r7, #20]
 8001694:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001696:	4b82      	ldr	r3, [pc, #520]	@ (80018a0 <MX_GPIO_Init+0x25c>)
 8001698:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800169c:	4a80      	ldr	r2, [pc, #512]	@ (80018a0 <MX_GPIO_Init+0x25c>)
 800169e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016a2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016a6:	4b7e      	ldr	r3, [pc, #504]	@ (80018a0 <MX_GPIO_Init+0x25c>)
 80016a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016b0:	613b      	str	r3, [r7, #16]
 80016b2:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016b4:	4b7a      	ldr	r3, [pc, #488]	@ (80018a0 <MX_GPIO_Init+0x25c>)
 80016b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016ba:	4a79      	ldr	r2, [pc, #484]	@ (80018a0 <MX_GPIO_Init+0x25c>)
 80016bc:	f043 0301 	orr.w	r3, r3, #1
 80016c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016c4:	4b76      	ldr	r3, [pc, #472]	@ (80018a0 <MX_GPIO_Init+0x25c>)
 80016c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016ca:	f003 0301 	and.w	r3, r3, #1
 80016ce:	60fb      	str	r3, [r7, #12]
 80016d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016d2:	4b73      	ldr	r3, [pc, #460]	@ (80018a0 <MX_GPIO_Init+0x25c>)
 80016d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016d8:	4a71      	ldr	r2, [pc, #452]	@ (80018a0 <MX_GPIO_Init+0x25c>)
 80016da:	f043 0302 	orr.w	r3, r3, #2
 80016de:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80016e2:	4b6f      	ldr	r3, [pc, #444]	@ (80018a0 <MX_GPIO_Init+0x25c>)
 80016e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016e8:	f003 0302 	and.w	r3, r3, #2
 80016ec:	60bb      	str	r3, [r7, #8]
 80016ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016f0:	4b6b      	ldr	r3, [pc, #428]	@ (80018a0 <MX_GPIO_Init+0x25c>)
 80016f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80016f6:	4a6a      	ldr	r2, [pc, #424]	@ (80018a0 <MX_GPIO_Init+0x25c>)
 80016f8:	f043 0308 	orr.w	r3, r3, #8
 80016fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001700:	4b67      	ldr	r3, [pc, #412]	@ (80018a0 <MX_GPIO_Init+0x25c>)
 8001702:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001706:	f003 0308 	and.w	r3, r3, #8
 800170a:	607b      	str	r3, [r7, #4]
 800170c:	687b      	ldr	r3, [r7, #4]

  /* --- Configure Initial Output Levels --- */

  /* GPIOE: Reset all outputs (Low) */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_8
 800170e:	2200      	movs	r2, #0
 8001710:	f24c 7198 	movw	r1, #51096	@ 0xc798
 8001714:	4863      	ldr	r0, [pc, #396]	@ (80018a4 <MX_GPIO_Init+0x260>)
 8001716:	f003 fad9 	bl	8004ccc <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /* GPIOD: */
  /* LCD Control Pins (PD4, PD5, PD6) -> Set HIGH (Inactive/Not-Reset) */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_SET);
 800171a:	2201      	movs	r2, #1
 800171c:	2170      	movs	r1, #112	@ 0x70
 800171e:	4862      	ldr	r0, [pc, #392]	@ (80018a8 <MX_GPIO_Init+0x264>)
 8001720:	f003 fad4 	bl	8004ccc <HAL_GPIO_WritePin>
  /* Generic Output (PD8) -> Set LOW */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_RESET);
 8001724:	2200      	movs	r2, #0
 8001726:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800172a:	485f      	ldr	r0, [pc, #380]	@ (80018a8 <MX_GPIO_Init+0x264>)
 800172c:	f003 face 	bl	8004ccc <HAL_GPIO_WritePin>

  /* GPIOA: PA10 -> Set LOW */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001730:	2200      	movs	r2, #0
 8001732:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001736:	485d      	ldr	r0, [pc, #372]	@ (80018ac <MX_GPIO_Init+0x268>)
 8001738:	f003 fac8 	bl	8004ccc <HAL_GPIO_WritePin>

  /* --- GPIOE Configuration --- */
  /* Inputs */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12;
 800173c:	f241 0304 	movw	r3, #4100	@ 0x1004
 8001740:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001742:	2300      	movs	r3, #0
 8001744:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001746:	2300      	movs	r3, #0
 8001748:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800174a:	f107 031c 	add.w	r3, r7, #28
 800174e:	4619      	mov	r1, r3
 8001750:	4854      	ldr	r0, [pc, #336]	@ (80018a4 <MX_GPIO_Init+0x260>)
 8001752:	f003 f8fb 	bl	800494c <HAL_GPIO_Init>

  /* Outputs */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_8
 8001756:	f24c 7398 	movw	r3, #51096	@ 0xc798
 800175a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800175c:	2301      	movs	r3, #1
 800175e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001760:	2300      	movs	r3, #0
 8001762:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001764:	2300      	movs	r3, #0
 8001766:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001768:	f107 031c 	add.w	r3, r7, #28
 800176c:	4619      	mov	r1, r3
 800176e:	484d      	ldr	r0, [pc, #308]	@ (80018a4 <MX_GPIO_Init+0x260>)
 8001770:	f003 f8ec 	bl	800494c <HAL_GPIO_Init>

  /* --- GPIOC Configuration --- */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001774:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8001778:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800177a:	2300      	movs	r3, #0
 800177c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800177e:	2300      	movs	r3, #0
 8001780:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001782:	f107 031c 	add.w	r3, r7, #28
 8001786:	4619      	mov	r1, r3
 8001788:	4849      	ldr	r0, [pc, #292]	@ (80018b0 <MX_GPIO_Init+0x26c>)
 800178a:	f003 f8df 	bl	800494c <HAL_GPIO_Init>

  /* --- GPIOD Configuration --- */

  /* 1. LCD Control Pins (PD4=CS, PD5=DC, PD6=RST) */
  /* Using High Speed for sharp edges on SPI control signals */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 800178e:	2370      	movs	r3, #112	@ 0x70
 8001790:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001792:	2301      	movs	r3, #1
 8001794:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001796:	2300      	movs	r3, #0
 8001798:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800179a:	2302      	movs	r3, #2
 800179c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800179e:	f107 031c 	add.w	r3, r7, #28
 80017a2:	4619      	mov	r1, r3
 80017a4:	4840      	ldr	r0, [pc, #256]	@ (80018a8 <MX_GPIO_Init+0x264>)
 80017a6:	f003 f8d1 	bl	800494c <HAL_GPIO_Init>

  /* 2. Generic Output (PD8) */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80017aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017b0:	2301      	movs	r3, #1
 80017b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b4:	2300      	movs	r3, #0
 80017b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017b8:	2300      	movs	r3, #0
 80017ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017bc:	f107 031c 	add.w	r3, r7, #28
 80017c0:	4619      	mov	r1, r3
 80017c2:	4839      	ldr	r0, [pc, #228]	@ (80018a8 <MX_GPIO_Init+0x264>)
 80017c4:	f003 f8c2 	bl	800494c <HAL_GPIO_Init>

  /* 3. Generic Inputs (PD2, PD9, PD10) */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_9|GPIO_PIN_10;
 80017c8:	f240 6304 	movw	r3, #1540	@ 0x604
 80017cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017ce:	2300      	movs	r3, #0
 80017d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d2:	2300      	movs	r3, #0
 80017d4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017d6:	f107 031c 	add.w	r3, r7, #28
 80017da:	4619      	mov	r1, r3
 80017dc:	4832      	ldr	r0, [pc, #200]	@ (80018a8 <MX_GPIO_Init+0x264>)
 80017de:	f003 f8b5 	bl	800494c <HAL_GPIO_Init>

  /* 4. Rotary Encoder Pins (PD11, PD13) */
  /* Interrupt on Both Edges + Pull Up */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 80017e2:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80017e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80017e8:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 80017ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017ee:	2301      	movs	r3, #1
 80017f0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017f2:	f107 031c 	add.w	r3, r7, #28
 80017f6:	4619      	mov	r1, r3
 80017f8:	482b      	ldr	r0, [pc, #172]	@ (80018a8 <MX_GPIO_Init+0x264>)
 80017fa:	f003 f8a7 	bl	800494c <HAL_GPIO_Init>

  /* 5. Encoder Button (PD14) */
  /* Interrupt on Falling Edge + Pull Up */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80017fe:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001802:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001804:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001808:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800180a:	2301      	movs	r3, #1
 800180c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800180e:	f107 031c 	add.w	r3, r7, #28
 8001812:	4619      	mov	r1, r3
 8001814:	4824      	ldr	r0, [pc, #144]	@ (80018a8 <MX_GPIO_Init+0x264>)
 8001816:	f003 f899 	bl	800494c <HAL_GPIO_Init>

  /* 6. Other Interrupt Pin (PD15) - Preserved from your original code */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800181a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800181e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001820:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001824:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001826:	2300      	movs	r3, #0
 8001828:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800182a:	f107 031c 	add.w	r3, r7, #28
 800182e:	4619      	mov	r1, r3
 8001830:	481d      	ldr	r0, [pc, #116]	@ (80018a8 <MX_GPIO_Init+0x264>)
 8001832:	f003 f88b 	bl	800494c <HAL_GPIO_Init>

  /* --- GPIOA Configuration --- */
  /* PA10 Output */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001836:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800183a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800183c:	2301      	movs	r3, #1
 800183e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001840:	2300      	movs	r3, #0
 8001842:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001844:	2300      	movs	r3, #0
 8001846:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001848:	f107 031c 	add.w	r3, r7, #28
 800184c:	4619      	mov	r1, r3
 800184e:	4817      	ldr	r0, [pc, #92]	@ (80018ac <MX_GPIO_Init+0x268>)
 8001850:	f003 f87c 	bl	800494c <HAL_GPIO_Init>

  /* PA15 Input */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001854:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001858:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800185a:	2300      	movs	r3, #0
 800185c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185e:	2300      	movs	r3, #0
 8001860:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001862:	f107 031c 	add.w	r3, r7, #28
 8001866:	4619      	mov	r1, r3
 8001868:	4810      	ldr	r0, [pc, #64]	@ (80018ac <MX_GPIO_Init+0x268>)
 800186a:	f003 f86f 	bl	800494c <HAL_GPIO_Init>

  /* --- GPIOB Configuration --- */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 800186e:	2350      	movs	r3, #80	@ 0x50
 8001870:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001872:	2303      	movs	r3, #3
 8001874:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001876:	2300      	movs	r3, #0
 8001878:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800187a:	f107 031c 	add.w	r3, r7, #28
 800187e:	4619      	mov	r1, r3
 8001880:	480c      	ldr	r0, [pc, #48]	@ (80018b4 <MX_GPIO_Init+0x270>)
 8001882:	f003 f863 	bl	800494c <HAL_GPIO_Init>

  /* --- EXTI Interrupt Init --- */
  /* PD11, PD13, PD14, PD15 all share EXTI lines 15:10 */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001886:	2200      	movs	r2, #0
 8001888:	2105      	movs	r1, #5
 800188a:	2028      	movs	r0, #40	@ 0x28
 800188c:	f002 fc4d 	bl	800412a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001890:	2028      	movs	r0, #40	@ 0x28
 8001892:	f002 fc64 	bl	800415e <HAL_NVIC_EnableIRQ>
}
 8001896:	bf00      	nop
 8001898:	3730      	adds	r7, #48	@ 0x30
 800189a:	46bd      	mov	sp, r7
 800189c:	bd80      	pop	{r7, pc}
 800189e:	bf00      	nop
 80018a0:	58024400 	.word	0x58024400
 80018a4:	58021000 	.word	0x58021000
 80018a8:	58020c00 	.word	0x58020c00
 80018ac:	58020000 	.word	0x58020000
 80018b0:	58020800 	.word	0x58020800
 80018b4:	58020400 	.word	0x58020400

080018b8 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80018be:	463b      	mov	r3, r7
 80018c0:	2200      	movs	r2, #0
 80018c2:	601a      	str	r2, [r3, #0]
 80018c4:	605a      	str	r2, [r3, #4]
 80018c6:	609a      	str	r2, [r3, #8]
 80018c8:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80018ca:	f002 fc63 	bl	8004194 <HAL_MPU_Disable>

  /* Configure RAM_D2 (0x30000000) as NON-CACHEABLE for USB buffers */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80018ce:	2301      	movs	r3, #1
 80018d0:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0; // Use Region 0 for this specific rule
 80018d2:	2300      	movs	r3, #0
 80018d4:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30000000;
 80018d6:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 80018da:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 80018dc:	230e      	movs	r3, #14
 80018de:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 80018e0:	2300      	movs	r3, #0
 80018e2:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80018e4:	2300      	movs	r3, #0
 80018e6:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80018e8:	2303      	movs	r3, #3
 80018ea:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80018ec:	2301      	movs	r3, #1
 80018ee:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80018f0:	2301      	movs	r3, #1
 80018f2:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE; // Critical for USB
 80018f4:	2300      	movs	r3, #0
 80018f6:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 80018f8:	2301      	movs	r3, #1
 80018fa:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80018fc:	463b      	mov	r3, r7
 80018fe:	4618      	mov	r0, r3
 8001900:	f002 fc80 	bl	8004204 <HAL_MPU_ConfigRegion>

  /* Enable MPU with PRIVILEGED_DEFAULT to allow access to everything else */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001904:	2004      	movs	r0, #4
 8001906:	f002 fc5d 	bl	80041c4 <HAL_MPU_Enable>
}
 800190a:	bf00      	nop
 800190c:	3710      	adds	r7, #16
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}

08001912 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001912:	b480      	push	{r7}
 8001914:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001916:	b672      	cpsid	i
}
 8001918:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800191a:	bf00      	nop
 800191c:	e7fd      	b.n	800191a <Error_Handler+0x8>
	...

08001920 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001926:	4b0a      	ldr	r3, [pc, #40]	@ (8001950 <HAL_MspInit+0x30>)
 8001928:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800192c:	4a08      	ldr	r2, [pc, #32]	@ (8001950 <HAL_MspInit+0x30>)
 800192e:	f043 0302 	orr.w	r3, r3, #2
 8001932:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001936:	4b06      	ldr	r3, [pc, #24]	@ (8001950 <HAL_MspInit+0x30>)
 8001938:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800193c:	f003 0302 	and.w	r3, r3, #2
 8001940:	607b      	str	r3, [r7, #4]
 8001942:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001944:	bf00      	nop
 8001946:	370c      	adds	r7, #12
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr
 8001950:	58024400 	.word	0x58024400

08001954 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001954:	b580      	push	{r7, lr}
 8001956:	b08c      	sub	sp, #48	@ 0x30
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800195c:	f107 031c 	add.w	r3, r7, #28
 8001960:	2200      	movs	r2, #0
 8001962:	601a      	str	r2, [r3, #0]
 8001964:	605a      	str	r2, [r3, #4]
 8001966:	609a      	str	r2, [r3, #8]
 8001968:	60da      	str	r2, [r3, #12]
 800196a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4a46      	ldr	r2, [pc, #280]	@ (8001a8c <HAL_ADC_MspInit+0x138>)
 8001972:	4293      	cmp	r3, r2
 8001974:	d14e      	bne.n	8001a14 <HAL_ADC_MspInit+0xc0>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001976:	4b46      	ldr	r3, [pc, #280]	@ (8001a90 <HAL_ADC_MspInit+0x13c>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	3301      	adds	r3, #1
 800197c:	4a44      	ldr	r2, [pc, #272]	@ (8001a90 <HAL_ADC_MspInit+0x13c>)
 800197e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001980:	4b43      	ldr	r3, [pc, #268]	@ (8001a90 <HAL_ADC_MspInit+0x13c>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	2b01      	cmp	r3, #1
 8001986:	d10e      	bne.n	80019a6 <HAL_ADC_MspInit+0x52>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001988:	4b42      	ldr	r3, [pc, #264]	@ (8001a94 <HAL_ADC_MspInit+0x140>)
 800198a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800198e:	4a41      	ldr	r2, [pc, #260]	@ (8001a94 <HAL_ADC_MspInit+0x140>)
 8001990:	f043 0320 	orr.w	r3, r3, #32
 8001994:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001998:	4b3e      	ldr	r3, [pc, #248]	@ (8001a94 <HAL_ADC_MspInit+0x140>)
 800199a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800199e:	f003 0320 	and.w	r3, r3, #32
 80019a2:	61bb      	str	r3, [r7, #24]
 80019a4:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019a6:	4b3b      	ldr	r3, [pc, #236]	@ (8001a94 <HAL_ADC_MspInit+0x140>)
 80019a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019ac:	4a39      	ldr	r2, [pc, #228]	@ (8001a94 <HAL_ADC_MspInit+0x140>)
 80019ae:	f043 0304 	orr.w	r3, r3, #4
 80019b2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80019b6:	4b37      	ldr	r3, [pc, #220]	@ (8001a94 <HAL_ADC_MspInit+0x140>)
 80019b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019bc:	f003 0304 	and.w	r3, r3, #4
 80019c0:	617b      	str	r3, [r7, #20]
 80019c2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c4:	4b33      	ldr	r3, [pc, #204]	@ (8001a94 <HAL_ADC_MspInit+0x140>)
 80019c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019ca:	4a32      	ldr	r2, [pc, #200]	@ (8001a94 <HAL_ADC_MspInit+0x140>)
 80019cc:	f043 0301 	orr.w	r3, r3, #1
 80019d0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80019d4:	4b2f      	ldr	r3, [pc, #188]	@ (8001a94 <HAL_ADC_MspInit+0x140>)
 80019d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80019da:	f003 0301 	and.w	r3, r3, #1
 80019de:	613b      	str	r3, [r7, #16]
 80019e0:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_INP11
    PA0     ------> ADC1_INP16
    PC4     ------> ADC1_INP4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 80019e2:	2312      	movs	r3, #18
 80019e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019e6:	2303      	movs	r3, #3
 80019e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ea:	2300      	movs	r3, #0
 80019ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019ee:	f107 031c 	add.w	r3, r7, #28
 80019f2:	4619      	mov	r1, r3
 80019f4:	4828      	ldr	r0, [pc, #160]	@ (8001a98 <HAL_ADC_MspInit+0x144>)
 80019f6:	f002 ffa9 	bl	800494c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80019fa:	2301      	movs	r3, #1
 80019fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019fe:	2303      	movs	r3, #3
 8001a00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a02:	2300      	movs	r3, #0
 8001a04:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a06:	f107 031c 	add.w	r3, r7, #28
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4823      	ldr	r0, [pc, #140]	@ (8001a9c <HAL_ADC_MspInit+0x148>)
 8001a0e:	f002 ff9d 	bl	800494c <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001a12:	e037      	b.n	8001a84 <HAL_ADC_MspInit+0x130>
  else if(hadc->Instance==ADC2)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a21      	ldr	r2, [pc, #132]	@ (8001aa0 <HAL_ADC_MspInit+0x14c>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d132      	bne.n	8001a84 <HAL_ADC_MspInit+0x130>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001a1e:	4b1c      	ldr	r3, [pc, #112]	@ (8001a90 <HAL_ADC_MspInit+0x13c>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	3301      	adds	r3, #1
 8001a24:	4a1a      	ldr	r2, [pc, #104]	@ (8001a90 <HAL_ADC_MspInit+0x13c>)
 8001a26:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001a28:	4b19      	ldr	r3, [pc, #100]	@ (8001a90 <HAL_ADC_MspInit+0x13c>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	2b01      	cmp	r3, #1
 8001a2e:	d10e      	bne.n	8001a4e <HAL_ADC_MspInit+0xfa>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001a30:	4b18      	ldr	r3, [pc, #96]	@ (8001a94 <HAL_ADC_MspInit+0x140>)
 8001a32:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001a36:	4a17      	ldr	r2, [pc, #92]	@ (8001a94 <HAL_ADC_MspInit+0x140>)
 8001a38:	f043 0320 	orr.w	r3, r3, #32
 8001a3c:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8001a40:	4b14      	ldr	r3, [pc, #80]	@ (8001a94 <HAL_ADC_MspInit+0x140>)
 8001a42:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8001a46:	f003 0320 	and.w	r3, r3, #32
 8001a4a:	60fb      	str	r3, [r7, #12]
 8001a4c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a4e:	4b11      	ldr	r3, [pc, #68]	@ (8001a94 <HAL_ADC_MspInit+0x140>)
 8001a50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a54:	4a0f      	ldr	r2, [pc, #60]	@ (8001a94 <HAL_ADC_MspInit+0x140>)
 8001a56:	f043 0304 	orr.w	r3, r3, #4
 8001a5a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8001a94 <HAL_ADC_MspInit+0x140>)
 8001a60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001a64:	f003 0304 	and.w	r3, r3, #4
 8001a68:	60bb      	str	r3, [r7, #8]
 8001a6a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001a6c:	2320      	movs	r3, #32
 8001a6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a70:	2303      	movs	r3, #3
 8001a72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a74:	2300      	movs	r3, #0
 8001a76:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a78:	f107 031c 	add.w	r3, r7, #28
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	4806      	ldr	r0, [pc, #24]	@ (8001a98 <HAL_ADC_MspInit+0x144>)
 8001a80:	f002 ff64 	bl	800494c <HAL_GPIO_Init>
}
 8001a84:	bf00      	nop
 8001a86:	3730      	adds	r7, #48	@ 0x30
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	40022000 	.word	0x40022000
 8001a90:	240005f4 	.word	0x240005f4
 8001a94:	58024400 	.word	0x58024400
 8001a98:	58020800 	.word	0x58020800
 8001a9c:	58020000 	.word	0x58020000
 8001aa0:	40022100 	.word	0x40022100

08001aa4 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b0b8      	sub	sp, #224	@ 0xe0
 8001aa8:	af00      	add	r7, sp, #0
 8001aaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aac:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	601a      	str	r2, [r3, #0]
 8001ab4:	605a      	str	r2, [r3, #4]
 8001ab6:	609a      	str	r2, [r3, #8]
 8001ab8:	60da      	str	r2, [r3, #12]
 8001aba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001abc:	f107 0310 	add.w	r3, r7, #16
 8001ac0:	22b8      	movs	r2, #184	@ 0xb8
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f00d fba1 	bl	800f20c <memset>
  if(hfdcan->Instance==FDCAN1)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4a27      	ldr	r2, [pc, #156]	@ (8001b6c <HAL_FDCAN_MspInit+0xc8>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d146      	bne.n	8001b62 <HAL_FDCAN_MspInit+0xbe>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001ad4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001ad8:	f04f 0300 	mov.w	r3, #0
 8001adc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001ae0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001ae4:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ae6:	f107 0310 	add.w	r3, r7, #16
 8001aea:	4618      	mov	r0, r3
 8001aec:	f006 f832 	bl	8007b54 <HAL_RCCEx_PeriphCLKConfig>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8001af6:	f7ff ff0c 	bl	8001912 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001afa:	4b1d      	ldr	r3, [pc, #116]	@ (8001b70 <HAL_FDCAN_MspInit+0xcc>)
 8001afc:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001b00:	4a1b      	ldr	r2, [pc, #108]	@ (8001b70 <HAL_FDCAN_MspInit+0xcc>)
 8001b02:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b06:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001b0a:	4b19      	ldr	r3, [pc, #100]	@ (8001b70 <HAL_FDCAN_MspInit+0xcc>)
 8001b0c:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001b10:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b14:	60fb      	str	r3, [r7, #12]
 8001b16:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b18:	4b15      	ldr	r3, [pc, #84]	@ (8001b70 <HAL_FDCAN_MspInit+0xcc>)
 8001b1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b1e:	4a14      	ldr	r2, [pc, #80]	@ (8001b70 <HAL_FDCAN_MspInit+0xcc>)
 8001b20:	f043 0301 	orr.w	r3, r3, #1
 8001b24:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001b28:	4b11      	ldr	r3, [pc, #68]	@ (8001b70 <HAL_FDCAN_MspInit+0xcc>)
 8001b2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001b2e:	f003 0301 	and.w	r3, r3, #1
 8001b32:	60bb      	str	r3, [r7, #8]
 8001b34:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001b36:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001b3a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b3e:	2302      	movs	r3, #2
 8001b40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b44:	2300      	movs	r3, #0
 8001b46:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001b50:	2309      	movs	r3, #9
 8001b52:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b56:	f107 03cc 	add.w	r3, r7, #204	@ 0xcc
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4805      	ldr	r0, [pc, #20]	@ (8001b74 <HAL_FDCAN_MspInit+0xd0>)
 8001b5e:	f002 fef5 	bl	800494c <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001b62:	bf00      	nop
 8001b64:	37e0      	adds	r7, #224	@ 0xe0
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	4000a000 	.word	0x4000a000
 8001b70:	58024400 	.word	0x58024400
 8001b74:	58020000 	.word	0x58020000

08001b78 <HAL_OSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b08e      	sub	sp, #56	@ 0x38
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
 8001b88:	605a      	str	r2, [r3, #4]
 8001b8a:	609a      	str	r2, [r3, #8]
 8001b8c:	60da      	str	r2, [r3, #12]
 8001b8e:	611a      	str	r2, [r3, #16]
  if(hospi->Instance==OCTOSPI1)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a61      	ldr	r2, [pc, #388]	@ (8001d1c <HAL_OSPI_MspInit+0x1a4>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	f040 80bc 	bne.w	8001d14 <HAL_OSPI_MspInit+0x19c>
  {
    /* USER CODE BEGIN OCTOSPI1_MspInit 0 */

    /* USER CODE END OCTOSPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_OCTOSPIM_CLK_ENABLE();
 8001b9c:	4b60      	ldr	r3, [pc, #384]	@ (8001d20 <HAL_OSPI_MspInit+0x1a8>)
 8001b9e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001ba2:	4a5f      	ldr	r2, [pc, #380]	@ (8001d20 <HAL_OSPI_MspInit+0x1a8>)
 8001ba4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001ba8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8001bac:	4b5c      	ldr	r3, [pc, #368]	@ (8001d20 <HAL_OSPI_MspInit+0x1a8>)
 8001bae:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001bb2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bb6:	623b      	str	r3, [r7, #32]
 8001bb8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8001bba:	4b59      	ldr	r3, [pc, #356]	@ (8001d20 <HAL_OSPI_MspInit+0x1a8>)
 8001bbc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001bc0:	4a57      	ldr	r2, [pc, #348]	@ (8001d20 <HAL_OSPI_MspInit+0x1a8>)
 8001bc2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bc6:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8001bca:	4b55      	ldr	r3, [pc, #340]	@ (8001d20 <HAL_OSPI_MspInit+0x1a8>)
 8001bcc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001bd0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bd4:	61fb      	str	r3, [r7, #28]
 8001bd6:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bd8:	4b51      	ldr	r3, [pc, #324]	@ (8001d20 <HAL_OSPI_MspInit+0x1a8>)
 8001bda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bde:	4a50      	ldr	r2, [pc, #320]	@ (8001d20 <HAL_OSPI_MspInit+0x1a8>)
 8001be0:	f043 0301 	orr.w	r3, r3, #1
 8001be4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001be8:	4b4d      	ldr	r3, [pc, #308]	@ (8001d20 <HAL_OSPI_MspInit+0x1a8>)
 8001bea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bee:	f003 0301 	and.w	r3, r3, #1
 8001bf2:	61bb      	str	r3, [r7, #24]
 8001bf4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bf6:	4b4a      	ldr	r3, [pc, #296]	@ (8001d20 <HAL_OSPI_MspInit+0x1a8>)
 8001bf8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bfc:	4a48      	ldr	r2, [pc, #288]	@ (8001d20 <HAL_OSPI_MspInit+0x1a8>)
 8001bfe:	f043 0302 	orr.w	r3, r3, #2
 8001c02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c06:	4b46      	ldr	r3, [pc, #280]	@ (8001d20 <HAL_OSPI_MspInit+0x1a8>)
 8001c08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c0c:	f003 0302 	and.w	r3, r3, #2
 8001c10:	617b      	str	r3, [r7, #20]
 8001c12:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c14:	4b42      	ldr	r3, [pc, #264]	@ (8001d20 <HAL_OSPI_MspInit+0x1a8>)
 8001c16:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c1a:	4a41      	ldr	r2, [pc, #260]	@ (8001d20 <HAL_OSPI_MspInit+0x1a8>)
 8001c1c:	f043 0310 	orr.w	r3, r3, #16
 8001c20:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c24:	4b3e      	ldr	r3, [pc, #248]	@ (8001d20 <HAL_OSPI_MspInit+0x1a8>)
 8001c26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c2a:	f003 0310 	and.w	r3, r3, #16
 8001c2e:	613b      	str	r3, [r7, #16]
 8001c30:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c32:	4b3b      	ldr	r3, [pc, #236]	@ (8001d20 <HAL_OSPI_MspInit+0x1a8>)
 8001c34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c38:	4a39      	ldr	r2, [pc, #228]	@ (8001d20 <HAL_OSPI_MspInit+0x1a8>)
 8001c3a:	f043 0308 	orr.w	r3, r3, #8
 8001c3e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001c42:	4b37      	ldr	r3, [pc, #220]	@ (8001d20 <HAL_OSPI_MspInit+0x1a8>)
 8001c44:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c48:	f003 0308 	and.w	r3, r3, #8
 8001c4c:	60fb      	str	r3, [r7, #12]
 8001c4e:	68fb      	ldr	r3, [r7, #12]
    PA7     ------> OCTOSPIM_P1_IO2
    PB2     ------> OCTOSPIM_P1_CLK
    PE11     ------> OCTOSPIM_P1_NCS
    PD12     ------> OCTOSPIM_P1_IO1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001c50:	2302      	movs	r3, #2
 8001c52:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c54:	2302      	movs	r3, #2
 8001c56:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c5c:	2303      	movs	r3, #3
 8001c5e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 8001c60:	2309      	movs	r3, #9
 8001c62:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c68:	4619      	mov	r1, r3
 8001c6a:	482e      	ldr	r0, [pc, #184]	@ (8001d24 <HAL_OSPI_MspInit+0x1ac>)
 8001c6c:	f002 fe6e 	bl	800494c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001c70:	2304      	movs	r3, #4
 8001c72:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c74:	2302      	movs	r3, #2
 8001c76:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c7c:	2303      	movs	r3, #3
 8001c7e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_OCTOSPIM_P1;
 8001c80:	2306      	movs	r3, #6
 8001c82:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c84:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c88:	4619      	mov	r1, r3
 8001c8a:	4826      	ldr	r0, [pc, #152]	@ (8001d24 <HAL_OSPI_MspInit+0x1ac>)
 8001c8c:	f002 fe5e 	bl	800494c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001c90:	2380      	movs	r3, #128	@ 0x80
 8001c92:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c94:	2302      	movs	r3, #2
 8001c96:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001ca0:	230a      	movs	r3, #10
 8001ca2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ca4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ca8:	4619      	mov	r1, r3
 8001caa:	481e      	ldr	r0, [pc, #120]	@ (8001d24 <HAL_OSPI_MspInit+0x1ac>)
 8001cac:	f002 fe4e 	bl	800494c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001cb0:	2304      	movs	r3, #4
 8001cb2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cb4:	2302      	movs	r3, #2
 8001cb6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cbc:	2303      	movs	r3, #3
 8001cbe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 8001cc0:	2309      	movs	r3, #9
 8001cc2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cc8:	4619      	mov	r1, r3
 8001cca:	4817      	ldr	r0, [pc, #92]	@ (8001d28 <HAL_OSPI_MspInit+0x1b0>)
 8001ccc:	f002 fe3e 	bl	800494c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001cd0:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001cd4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_OCTOSPIM_P1;
 8001ce2:	230b      	movs	r3, #11
 8001ce4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001ce6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cea:	4619      	mov	r1, r3
 8001cec:	480f      	ldr	r0, [pc, #60]	@ (8001d2c <HAL_OSPI_MspInit+0x1b4>)
 8001cee:	f002 fe2d 	bl	800494c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001cf2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cf6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d00:	2303      	movs	r3, #3
 8001d02:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 8001d04:	2309      	movs	r3, #9
 8001d06:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	4808      	ldr	r0, [pc, #32]	@ (8001d30 <HAL_OSPI_MspInit+0x1b8>)
 8001d10:	f002 fe1c 	bl	800494c <HAL_GPIO_Init>

    /* USER CODE END OCTOSPI1_MspInit 1 */

  }

}
 8001d14:	bf00      	nop
 8001d16:	3738      	adds	r7, #56	@ 0x38
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bd80      	pop	{r7, pc}
 8001d1c:	52005000 	.word	0x52005000
 8001d20:	58024400 	.word	0x58024400
 8001d24:	58020000 	.word	0x58020000
 8001d28:	58020400 	.word	0x58020400
 8001d2c:	58021000 	.word	0x58021000
 8001d30:	58020c00 	.word	0x58020c00

08001d34 <HAL_PSSI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpssi: PSSI handle pointer
  * @retval None
  */
void HAL_PSSI_MspInit(PSSI_HandleTypeDef* hpssi)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b08c      	sub	sp, #48	@ 0x30
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d3c:	f107 031c 	add.w	r3, r7, #28
 8001d40:	2200      	movs	r2, #0
 8001d42:	601a      	str	r2, [r3, #0]
 8001d44:	605a      	str	r2, [r3, #4]
 8001d46:	609a      	str	r2, [r3, #8]
 8001d48:	60da      	str	r2, [r3, #12]
 8001d4a:	611a      	str	r2, [r3, #16]
  if(hpssi->Instance==PSSI)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a4a      	ldr	r2, [pc, #296]	@ (8001e7c <HAL_PSSI_MspInit+0x148>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	f040 808d 	bne.w	8001e72 <HAL_PSSI_MspInit+0x13e>
  {
    /* USER CODE BEGIN PSSI_MspInit 0 */

    /* USER CODE END PSSI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_PSSI_CLK_ENABLE();
 8001d58:	4b49      	ldr	r3, [pc, #292]	@ (8001e80 <HAL_PSSI_MspInit+0x14c>)
 8001d5a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001d5e:	4a48      	ldr	r2, [pc, #288]	@ (8001e80 <HAL_PSSI_MspInit+0x14c>)
 8001d60:	f043 0301 	orr.w	r3, r3, #1
 8001d64:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8001d68:	4b45      	ldr	r3, [pc, #276]	@ (8001e80 <HAL_PSSI_MspInit+0x14c>)
 8001d6a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8001d6e:	f003 0301 	and.w	r3, r3, #1
 8001d72:	61bb      	str	r3, [r7, #24]
 8001d74:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d76:	4b42      	ldr	r3, [pc, #264]	@ (8001e80 <HAL_PSSI_MspInit+0x14c>)
 8001d78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d7c:	4a40      	ldr	r2, [pc, #256]	@ (8001e80 <HAL_PSSI_MspInit+0x14c>)
 8001d7e:	f043 0301 	orr.w	r3, r3, #1
 8001d82:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d86:	4b3e      	ldr	r3, [pc, #248]	@ (8001e80 <HAL_PSSI_MspInit+0x14c>)
 8001d88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d8c:	f003 0301 	and.w	r3, r3, #1
 8001d90:	617b      	str	r3, [r7, #20]
 8001d92:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d94:	4b3a      	ldr	r3, [pc, #232]	@ (8001e80 <HAL_PSSI_MspInit+0x14c>)
 8001d96:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d9a:	4a39      	ldr	r2, [pc, #228]	@ (8001e80 <HAL_PSSI_MspInit+0x14c>)
 8001d9c:	f043 0304 	orr.w	r3, r3, #4
 8001da0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001da4:	4b36      	ldr	r3, [pc, #216]	@ (8001e80 <HAL_PSSI_MspInit+0x14c>)
 8001da6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001daa:	f003 0304 	and.w	r3, r3, #4
 8001dae:	613b      	str	r3, [r7, #16]
 8001db0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001db2:	4b33      	ldr	r3, [pc, #204]	@ (8001e80 <HAL_PSSI_MspInit+0x14c>)
 8001db4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001db8:	4a31      	ldr	r2, [pc, #196]	@ (8001e80 <HAL_PSSI_MspInit+0x14c>)
 8001dba:	f043 0308 	orr.w	r3, r3, #8
 8001dbe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001dc2:	4b2f      	ldr	r3, [pc, #188]	@ (8001e80 <HAL_PSSI_MspInit+0x14c>)
 8001dc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001dc8:	f003 0308 	and.w	r3, r3, #8
 8001dcc:	60fb      	str	r3, [r7, #12]
 8001dce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dd0:	4b2b      	ldr	r3, [pc, #172]	@ (8001e80 <HAL_PSSI_MspInit+0x14c>)
 8001dd2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001dd6:	4a2a      	ldr	r2, [pc, #168]	@ (8001e80 <HAL_PSSI_MspInit+0x14c>)
 8001dd8:	f043 0302 	orr.w	r3, r3, #2
 8001ddc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001de0:	4b27      	ldr	r3, [pc, #156]	@ (8001e80 <HAL_PSSI_MspInit+0x14c>)
 8001de2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001de6:	f003 0302 	and.w	r3, r3, #2
 8001dea:	60bb      	str	r3, [r7, #8]
 8001dec:	68bb      	ldr	r3, [r7, #8]
    PD3     ------> PSSI_D5
    PB7     ------> PSSI_RDY
    PB8     ------> PSSI_D6
    PB9     ------> PSSI_D7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8001dee:	2350      	movs	r3, #80	@ 0x50
 8001df0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001df2:	2302      	movs	r3, #2
 8001df4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df6:	2300      	movs	r3, #0
 8001df8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_PSSI;
 8001dfe:	230d      	movs	r3, #13
 8001e00:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e02:	f107 031c 	add.w	r3, r7, #28
 8001e06:	4619      	mov	r1, r3
 8001e08:	481e      	ldr	r0, [pc, #120]	@ (8001e84 <HAL_PSSI_MspInit+0x150>)
 8001e0a:	f002 fd9f 	bl	800494c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8001e0e:	f44f 633c 	mov.w	r3, #3008	@ 0xbc0
 8001e12:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e14:	2302      	movs	r3, #2
 8001e16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_PSSI;
 8001e20:	230d      	movs	r3, #13
 8001e22:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e24:	f107 031c 	add.w	r3, r7, #28
 8001e28:	4619      	mov	r1, r3
 8001e2a:	4817      	ldr	r0, [pc, #92]	@ (8001e88 <HAL_PSSI_MspInit+0x154>)
 8001e2c:	f002 fd8e 	bl	800494c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001e30:	2308      	movs	r3, #8
 8001e32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e34:	2302      	movs	r3, #2
 8001e36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_PSSI;
 8001e40:	230d      	movs	r3, #13
 8001e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e44:	f107 031c 	add.w	r3, r7, #28
 8001e48:	4619      	mov	r1, r3
 8001e4a:	4810      	ldr	r0, [pc, #64]	@ (8001e8c <HAL_PSSI_MspInit+0x158>)
 8001e4c:	f002 fd7e 	bl	800494c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001e50:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001e54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e56:	2302      	movs	r3, #2
 8001e58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF13_PSSI;
 8001e62:	230d      	movs	r3, #13
 8001e64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e66:	f107 031c 	add.w	r3, r7, #28
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	4808      	ldr	r0, [pc, #32]	@ (8001e90 <HAL_PSSI_MspInit+0x15c>)
 8001e6e:	f002 fd6d 	bl	800494c <HAL_GPIO_Init>

    /* USER CODE END PSSI_MspInit 1 */

  }

}
 8001e72:	bf00      	nop
 8001e74:	3730      	adds	r7, #48	@ 0x30
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	48020400 	.word	0x48020400
 8001e80:	58024400 	.word	0x58024400
 8001e84:	58020000 	.word	0x58020000
 8001e88:	58020800 	.word	0x58020800
 8001e8c:	58020c00 	.word	0x58020c00
 8001e90:	58020400 	.word	0x58020400

08001e94 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b0be      	sub	sp, #248	@ 0xf8
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e9c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	601a      	str	r2, [r3, #0]
 8001ea4:	605a      	str	r2, [r3, #4]
 8001ea6:	609a      	str	r2, [r3, #8]
 8001ea8:	60da      	str	r2, [r3, #12]
 8001eaa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001eac:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001eb0:	22b8      	movs	r2, #184	@ 0xb8
 8001eb2:	2100      	movs	r1, #0
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f00d f9a9 	bl	800f20c <memset>
  if(hspi->Instance==SPI1)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a98      	ldr	r2, [pc, #608]	@ (8002120 <HAL_SPI_MspInit+0x28c>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d16a      	bne.n	8001f9a <HAL_SPI_MspInit+0x106>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8001ec4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001ec8:	f04f 0300 	mov.w	r3, #0
 8001ecc:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ed6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001eda:	4618      	mov	r0, r3
 8001edc:	f005 fe3a 	bl	8007b54 <HAL_RCCEx_PeriphCLKConfig>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 8001ee6:	f7ff fd14 	bl	8001912 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001eea:	4b8e      	ldr	r3, [pc, #568]	@ (8002124 <HAL_SPI_MspInit+0x290>)
 8001eec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ef0:	4a8c      	ldr	r2, [pc, #560]	@ (8002124 <HAL_SPI_MspInit+0x290>)
 8001ef2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001ef6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001efa:	4b8a      	ldr	r3, [pc, #552]	@ (8002124 <HAL_SPI_MspInit+0x290>)
 8001efc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f00:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f04:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f08:	4b86      	ldr	r3, [pc, #536]	@ (8002124 <HAL_SPI_MspInit+0x290>)
 8001f0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f0e:	4a85      	ldr	r2, [pc, #532]	@ (8002124 <HAL_SPI_MspInit+0x290>)
 8001f10:	f043 0308 	orr.w	r3, r3, #8
 8001f14:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f18:	4b82      	ldr	r3, [pc, #520]	@ (8002124 <HAL_SPI_MspInit+0x290>)
 8001f1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f1e:	f003 0308 	and.w	r3, r3, #8
 8001f22:	623b      	str	r3, [r7, #32]
 8001f24:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f26:	4b7f      	ldr	r3, [pc, #508]	@ (8002124 <HAL_SPI_MspInit+0x290>)
 8001f28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f2c:	4a7d      	ldr	r2, [pc, #500]	@ (8002124 <HAL_SPI_MspInit+0x290>)
 8001f2e:	f043 0302 	orr.w	r3, r3, #2
 8001f32:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001f36:	4b7b      	ldr	r3, [pc, #492]	@ (8002124 <HAL_SPI_MspInit+0x290>)
 8001f38:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001f3c:	f003 0302 	and.w	r3, r3, #2
 8001f40:	61fb      	str	r3, [r7, #28]
 8001f42:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PD7     ------> SPI1_MOSI
    PB3(JTDO/TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001f44:	2380      	movs	r3, #128	@ 0x80
 8001f46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f50:	2300      	movs	r3, #0
 8001f52:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f56:	2300      	movs	r3, #0
 8001f58:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001f5c:	2305      	movs	r3, #5
 8001f5e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f62:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001f66:	4619      	mov	r1, r3
 8001f68:	486f      	ldr	r0, [pc, #444]	@ (8002128 <HAL_SPI_MspInit+0x294>)
 8001f6a:	f002 fcef 	bl	800494c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001f6e:	2308      	movs	r3, #8
 8001f70:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f74:	2302      	movs	r3, #2
 8001f76:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f80:	2300      	movs	r3, #0
 8001f82:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001f86:	2305      	movs	r3, #5
 8001f88:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f8c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8001f90:	4619      	mov	r1, r3
 8001f92:	4866      	ldr	r0, [pc, #408]	@ (800212c <HAL_SPI_MspInit+0x298>)
 8001f94:	f002 fcda 	bl	800494c <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001f98:	e0bd      	b.n	8002116 <HAL_SPI_MspInit+0x282>
  else if(hspi->Instance==SPI2)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a64      	ldr	r2, [pc, #400]	@ (8002130 <HAL_SPI_MspInit+0x29c>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d16c      	bne.n	800207e <HAL_SPI_MspInit+0x1ea>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001fa4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001fa8:	f04f 0300 	mov.w	r3, #0
 8001fac:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fb6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f005 fdca 	bl	8007b54 <HAL_RCCEx_PeriphCLKConfig>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <HAL_SPI_MspInit+0x136>
      Error_Handler();
 8001fc6:	f7ff fca4 	bl	8001912 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001fca:	4b56      	ldr	r3, [pc, #344]	@ (8002124 <HAL_SPI_MspInit+0x290>)
 8001fcc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001fd0:	4a54      	ldr	r2, [pc, #336]	@ (8002124 <HAL_SPI_MspInit+0x290>)
 8001fd2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001fd6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8001fda:	4b52      	ldr	r3, [pc, #328]	@ (8002124 <HAL_SPI_MspInit+0x290>)
 8001fdc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8001fe0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001fe4:	61bb      	str	r3, [r7, #24]
 8001fe6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fe8:	4b4e      	ldr	r3, [pc, #312]	@ (8002124 <HAL_SPI_MspInit+0x290>)
 8001fea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001fee:	4a4d      	ldr	r2, [pc, #308]	@ (8002124 <HAL_SPI_MspInit+0x290>)
 8001ff0:	f043 0302 	orr.w	r3, r3, #2
 8001ff4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ff8:	4b4a      	ldr	r3, [pc, #296]	@ (8002124 <HAL_SPI_MspInit+0x290>)
 8001ffa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ffe:	f003 0302 	and.w	r3, r3, #2
 8002002:	617b      	str	r3, [r7, #20]
 8002004:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002006:	4b47      	ldr	r3, [pc, #284]	@ (8002124 <HAL_SPI_MspInit+0x290>)
 8002008:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800200c:	4a45      	ldr	r2, [pc, #276]	@ (8002124 <HAL_SPI_MspInit+0x290>)
 800200e:	f043 0301 	orr.w	r3, r3, #1
 8002012:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002016:	4b43      	ldr	r3, [pc, #268]	@ (8002124 <HAL_SPI_MspInit+0x290>)
 8002018:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800201c:	f003 0301 	and.w	r3, r3, #1
 8002020:	613b      	str	r3, [r7, #16]
 8002022:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002024:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002028:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800202c:	2302      	movs	r3, #2
 800202e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002032:	2300      	movs	r3, #0
 8002034:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002038:	2300      	movs	r3, #0
 800203a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800203e:	2305      	movs	r3, #5
 8002040:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002044:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002048:	4619      	mov	r1, r3
 800204a:	4838      	ldr	r0, [pc, #224]	@ (800212c <HAL_SPI_MspInit+0x298>)
 800204c:	f002 fc7e 	bl	800494c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002050:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002054:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002058:	2302      	movs	r3, #2
 800205a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205e:	2300      	movs	r3, #0
 8002060:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002064:	2300      	movs	r3, #0
 8002066:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800206a:	2305      	movs	r3, #5
 800206c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002070:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8002074:	4619      	mov	r1, r3
 8002076:	482f      	ldr	r0, [pc, #188]	@ (8002134 <HAL_SPI_MspInit+0x2a0>)
 8002078:	f002 fc68 	bl	800494c <HAL_GPIO_Init>
}
 800207c:	e04b      	b.n	8002116 <HAL_SPI_MspInit+0x282>
  else if(hspi->Instance==SPI3)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a2d      	ldr	r2, [pc, #180]	@ (8002138 <HAL_SPI_MspInit+0x2a4>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d146      	bne.n	8002116 <HAL_SPI_MspInit+0x282>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8002088:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800208c:	f04f 0300 	mov.w	r3, #0
 8002090:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8002094:	2300      	movs	r3, #0
 8002096:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800209a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800209e:	4618      	mov	r0, r3
 80020a0:	f005 fd58 	bl	8007b54 <HAL_RCCEx_PeriphCLKConfig>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <HAL_SPI_MspInit+0x21a>
      Error_Handler();
 80020aa:	f7ff fc32 	bl	8001912 <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80020ae:	4b1d      	ldr	r3, [pc, #116]	@ (8002124 <HAL_SPI_MspInit+0x290>)
 80020b0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80020b4:	4a1b      	ldr	r2, [pc, #108]	@ (8002124 <HAL_SPI_MspInit+0x290>)
 80020b6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80020ba:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80020be:	4b19      	ldr	r3, [pc, #100]	@ (8002124 <HAL_SPI_MspInit+0x290>)
 80020c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80020c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80020c8:	60fb      	str	r3, [r7, #12]
 80020ca:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80020cc:	4b15      	ldr	r3, [pc, #84]	@ (8002124 <HAL_SPI_MspInit+0x290>)
 80020ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020d2:	4a14      	ldr	r2, [pc, #80]	@ (8002124 <HAL_SPI_MspInit+0x290>)
 80020d4:	f043 0304 	orr.w	r3, r3, #4
 80020d8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80020dc:	4b11      	ldr	r3, [pc, #68]	@ (8002124 <HAL_SPI_MspInit+0x290>)
 80020de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020e2:	f003 0304 	and.w	r3, r3, #4
 80020e6:	60bb      	str	r3, [r7, #8]
 80020e8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 80020ea:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80020ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f2:	2302      	movs	r3, #2
 80020f4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f8:	2300      	movs	r3, #0
 80020fa:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020fe:	2300      	movs	r3, #0
 8002100:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002104:	2306      	movs	r3, #6
 8002106:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800210a:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800210e:	4619      	mov	r1, r3
 8002110:	480a      	ldr	r0, [pc, #40]	@ (800213c <HAL_SPI_MspInit+0x2a8>)
 8002112:	f002 fc1b 	bl	800494c <HAL_GPIO_Init>
}
 8002116:	bf00      	nop
 8002118:	37f8      	adds	r7, #248	@ 0xf8
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	40013000 	.word	0x40013000
 8002124:	58024400 	.word	0x58024400
 8002128:	58020c00 	.word	0x58020c00
 800212c:	58020400 	.word	0x58020400
 8002130:	40003800 	.word	0x40003800
 8002134:	58020000 	.word	0x58020000
 8002138:	40003c00 	.word	0x40003c00
 800213c:	58020800 	.word	0x58020800

08002140 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002140:	b480      	push	{r7}
 8002142:	b085      	sub	sp, #20
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a16      	ldr	r2, [pc, #88]	@ (80021a8 <HAL_TIM_PWM_MspInit+0x68>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d10f      	bne.n	8002172 <HAL_TIM_PWM_MspInit+0x32>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002152:	4b16      	ldr	r3, [pc, #88]	@ (80021ac <HAL_TIM_PWM_MspInit+0x6c>)
 8002154:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002158:	4a14      	ldr	r2, [pc, #80]	@ (80021ac <HAL_TIM_PWM_MspInit+0x6c>)
 800215a:	f043 0301 	orr.w	r3, r3, #1
 800215e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002162:	4b12      	ldr	r3, [pc, #72]	@ (80021ac <HAL_TIM_PWM_MspInit+0x6c>)
 8002164:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002168:	f003 0301 	and.w	r3, r3, #1
 800216c:	60fb      	str	r3, [r7, #12]
 800216e:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM15_MspInit 1 */

    /* USER CODE END TIM15_MspInit 1 */
  }

}
 8002170:	e013      	b.n	800219a <HAL_TIM_PWM_MspInit+0x5a>
  else if(htim_pwm->Instance==TIM15)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4a0e      	ldr	r2, [pc, #56]	@ (80021b0 <HAL_TIM_PWM_MspInit+0x70>)
 8002178:	4293      	cmp	r3, r2
 800217a:	d10e      	bne.n	800219a <HAL_TIM_PWM_MspInit+0x5a>
    __HAL_RCC_TIM15_CLK_ENABLE();
 800217c:	4b0b      	ldr	r3, [pc, #44]	@ (80021ac <HAL_TIM_PWM_MspInit+0x6c>)
 800217e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002182:	4a0a      	ldr	r2, [pc, #40]	@ (80021ac <HAL_TIM_PWM_MspInit+0x6c>)
 8002184:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002188:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800218c:	4b07      	ldr	r3, [pc, #28]	@ (80021ac <HAL_TIM_PWM_MspInit+0x6c>)
 800218e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002192:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002196:	60bb      	str	r3, [r7, #8]
 8002198:	68bb      	ldr	r3, [r7, #8]
}
 800219a:	bf00      	nop
 800219c:	3714      	adds	r7, #20
 800219e:	46bd      	mov	sp, r7
 80021a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a4:	4770      	bx	lr
 80021a6:	bf00      	nop
 80021a8:	40010000 	.word	0x40010000
 80021ac:	58024400 	.word	0x58024400
 80021b0:	40014000 	.word	0x40014000

080021b4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b08a      	sub	sp, #40	@ 0x28
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021bc:	f107 0314 	add.w	r3, r7, #20
 80021c0:	2200      	movs	r2, #0
 80021c2:	601a      	str	r2, [r3, #0]
 80021c4:	605a      	str	r2, [r3, #4]
 80021c6:	609a      	str	r2, [r3, #8]
 80021c8:	60da      	str	r2, [r3, #12]
 80021ca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	4a25      	ldr	r2, [pc, #148]	@ (8002268 <HAL_TIM_MspPostInit+0xb4>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d120      	bne.n	8002218 <HAL_TIM_MspPostInit+0x64>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80021d6:	4b25      	ldr	r3, [pc, #148]	@ (800226c <HAL_TIM_MspPostInit+0xb8>)
 80021d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021dc:	4a23      	ldr	r2, [pc, #140]	@ (800226c <HAL_TIM_MspPostInit+0xb8>)
 80021de:	f043 0310 	orr.w	r3, r3, #16
 80021e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80021e6:	4b21      	ldr	r3, [pc, #132]	@ (800226c <HAL_TIM_MspPostInit+0xb8>)
 80021e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80021ec:	f003 0310 	and.w	r3, r3, #16
 80021f0:	613b      	str	r3, [r7, #16]
 80021f2:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80021f4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021fa:	2302      	movs	r3, #2
 80021fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fe:	2300      	movs	r3, #0
 8002200:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002202:	2300      	movs	r3, #0
 8002204:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002206:	2301      	movs	r3, #1
 8002208:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800220a:	f107 0314 	add.w	r3, r7, #20
 800220e:	4619      	mov	r1, r3
 8002210:	4817      	ldr	r0, [pc, #92]	@ (8002270 <HAL_TIM_MspPostInit+0xbc>)
 8002212:	f002 fb9b 	bl	800494c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM15_MspPostInit 1 */

    /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8002216:	e023      	b.n	8002260 <HAL_TIM_MspPostInit+0xac>
  else if(htim->Instance==TIM15)
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	4a15      	ldr	r2, [pc, #84]	@ (8002274 <HAL_TIM_MspPostInit+0xc0>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d11e      	bne.n	8002260 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002222:	4b12      	ldr	r3, [pc, #72]	@ (800226c <HAL_TIM_MspPostInit+0xb8>)
 8002224:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002228:	4a10      	ldr	r2, [pc, #64]	@ (800226c <HAL_TIM_MspPostInit+0xb8>)
 800222a:	f043 0310 	orr.w	r3, r3, #16
 800222e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002232:	4b0e      	ldr	r3, [pc, #56]	@ (800226c <HAL_TIM_MspPostInit+0xb8>)
 8002234:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002238:	f003 0310 	and.w	r3, r3, #16
 800223c:	60fb      	str	r3, [r7, #12]
 800223e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002240:	2360      	movs	r3, #96	@ 0x60
 8002242:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002244:	2302      	movs	r3, #2
 8002246:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002248:	2300      	movs	r3, #0
 800224a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800224c:	2300      	movs	r3, #0
 800224e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 8002250:	2304      	movs	r3, #4
 8002252:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002254:	f107 0314 	add.w	r3, r7, #20
 8002258:	4619      	mov	r1, r3
 800225a:	4805      	ldr	r0, [pc, #20]	@ (8002270 <HAL_TIM_MspPostInit+0xbc>)
 800225c:	f002 fb76 	bl	800494c <HAL_GPIO_Init>
}
 8002260:	bf00      	nop
 8002262:	3728      	adds	r7, #40	@ 0x28
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	40010000 	.word	0x40010000
 800226c:	58024400 	.word	0x58024400
 8002270:	58021000 	.word	0x58021000
 8002274:	40014000 	.word	0x40014000

08002278 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b0ba      	sub	sp, #232	@ 0xe8
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002280:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8002284:	2200      	movs	r2, #0
 8002286:	601a      	str	r2, [r3, #0]
 8002288:	605a      	str	r2, [r3, #4]
 800228a:	609a      	str	r2, [r3, #8]
 800228c:	60da      	str	r2, [r3, #12]
 800228e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002290:	f107 0318 	add.w	r3, r7, #24
 8002294:	22b8      	movs	r2, #184	@ 0xb8
 8002296:	2100      	movs	r1, #0
 8002298:	4618      	mov	r0, r3
 800229a:	f00c ffb7 	bl	800f20c <memset>
  if(huart->Instance==UART4)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a4c      	ldr	r2, [pc, #304]	@ (80023d4 <HAL_UART_MspInit+0x15c>)
 80022a4:	4293      	cmp	r3, r2
 80022a6:	d146      	bne.n	8002336 <HAL_UART_MspInit+0xbe>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80022a8:	f04f 0202 	mov.w	r2, #2
 80022ac:	f04f 0300 	mov.w	r3, #0
 80022b0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80022b4:	2300      	movs	r3, #0
 80022b6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022ba:	f107 0318 	add.w	r3, r7, #24
 80022be:	4618      	mov	r0, r3
 80022c0:	f005 fc48 	bl	8007b54 <HAL_RCCEx_PeriphCLKConfig>
 80022c4:	4603      	mov	r3, r0
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d001      	beq.n	80022ce <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80022ca:	f7ff fb22 	bl	8001912 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80022ce:	4b42      	ldr	r3, [pc, #264]	@ (80023d8 <HAL_UART_MspInit+0x160>)
 80022d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80022d4:	4a40      	ldr	r2, [pc, #256]	@ (80023d8 <HAL_UART_MspInit+0x160>)
 80022d6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80022da:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80022de:	4b3e      	ldr	r3, [pc, #248]	@ (80023d8 <HAL_UART_MspInit+0x160>)
 80022e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80022e4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80022e8:	617b      	str	r3, [r7, #20]
 80022ea:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022ec:	4b3a      	ldr	r3, [pc, #232]	@ (80023d8 <HAL_UART_MspInit+0x160>)
 80022ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80022f2:	4a39      	ldr	r2, [pc, #228]	@ (80023d8 <HAL_UART_MspInit+0x160>)
 80022f4:	f043 0308 	orr.w	r3, r3, #8
 80022f8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80022fc:	4b36      	ldr	r3, [pc, #216]	@ (80023d8 <HAL_UART_MspInit+0x160>)
 80022fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002302:	f003 0308 	and.w	r3, r3, #8
 8002306:	613b      	str	r3, [r7, #16]
 8002308:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PD0     ------> UART4_RX
    PD1     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800230a:	2303      	movs	r3, #3
 800230c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002310:	2302      	movs	r3, #2
 8002312:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002316:	2300      	movs	r3, #0
 8002318:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800231c:	2300      	movs	r3, #0
 800231e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002322:	2308      	movs	r3, #8
 8002324:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002328:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 800232c:	4619      	mov	r1, r3
 800232e:	482b      	ldr	r0, [pc, #172]	@ (80023dc <HAL_UART_MspInit+0x164>)
 8002330:	f002 fb0c 	bl	800494c <HAL_GPIO_Init>
    /* USER CODE BEGIN UART8_MspInit 1 */

    /* USER CODE END UART8_MspInit 1 */
  }

}
 8002334:	e04a      	b.n	80023cc <HAL_UART_MspInit+0x154>
  else if(huart->Instance==UART8)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a29      	ldr	r2, [pc, #164]	@ (80023e0 <HAL_UART_MspInit+0x168>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d145      	bne.n	80023cc <HAL_UART_MspInit+0x154>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART8;
 8002340:	f04f 0202 	mov.w	r2, #2
 8002344:	f04f 0300 	mov.w	r3, #0
 8002348:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 800234c:	2300      	movs	r3, #0
 800234e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002352:	f107 0318 	add.w	r3, r7, #24
 8002356:	4618      	mov	r0, r3
 8002358:	f005 fbfc 	bl	8007b54 <HAL_RCCEx_PeriphCLKConfig>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <HAL_UART_MspInit+0xee>
      Error_Handler();
 8002362:	f7ff fad6 	bl	8001912 <Error_Handler>
    __HAL_RCC_UART8_CLK_ENABLE();
 8002366:	4b1c      	ldr	r3, [pc, #112]	@ (80023d8 <HAL_UART_MspInit+0x160>)
 8002368:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800236c:	4a1a      	ldr	r2, [pc, #104]	@ (80023d8 <HAL_UART_MspInit+0x160>)
 800236e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002372:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8002376:	4b18      	ldr	r3, [pc, #96]	@ (80023d8 <HAL_UART_MspInit+0x160>)
 8002378:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800237c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002380:	60fb      	str	r3, [r7, #12]
 8002382:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002384:	4b14      	ldr	r3, [pc, #80]	@ (80023d8 <HAL_UART_MspInit+0x160>)
 8002386:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800238a:	4a13      	ldr	r2, [pc, #76]	@ (80023d8 <HAL_UART_MspInit+0x160>)
 800238c:	f043 0310 	orr.w	r3, r3, #16
 8002390:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002394:	4b10      	ldr	r3, [pc, #64]	@ (80023d8 <HAL_UART_MspInit+0x160>)
 8002396:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800239a:	f003 0310 	and.w	r3, r3, #16
 800239e:	60bb      	str	r3, [r7, #8]
 80023a0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80023a2:	2303      	movs	r3, #3
 80023a4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023a8:	2302      	movs	r3, #2
 80023aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ae:	2300      	movs	r3, #0
 80023b0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023b4:	2300      	movs	r3, #0
 80023b6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 80023ba:	2308      	movs	r3, #8
 80023bc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023c0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 80023c4:	4619      	mov	r1, r3
 80023c6:	4807      	ldr	r0, [pc, #28]	@ (80023e4 <HAL_UART_MspInit+0x16c>)
 80023c8:	f002 fac0 	bl	800494c <HAL_GPIO_Init>
}
 80023cc:	bf00      	nop
 80023ce:	37e8      	adds	r7, #232	@ 0xe8
 80023d0:	46bd      	mov	sp, r7
 80023d2:	bd80      	pop	{r7, pc}
 80023d4:	40004c00 	.word	0x40004c00
 80023d8:	58024400 	.word	0x58024400
 80023dc:	58020c00 	.word	0x58020c00
 80023e0:	40007c00 	.word	0x40007c00
 80023e4:	58021000 	.word	0x58021000

080023e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023e8:	b480      	push	{r7}
 80023ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023ec:	bf00      	nop
 80023ee:	e7fd      	b.n	80023ec <NMI_Handler+0x4>

080023f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023f0:	b480      	push	{r7}
 80023f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023f4:	bf00      	nop
 80023f6:	e7fd      	b.n	80023f4 <HardFault_Handler+0x4>

080023f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023fc:	bf00      	nop
 80023fe:	e7fd      	b.n	80023fc <MemManage_Handler+0x4>

08002400 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002404:	bf00      	nop
 8002406:	e7fd      	b.n	8002404 <BusFault_Handler+0x4>

08002408 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800240c:	bf00      	nop
 800240e:	e7fd      	b.n	800240c <UsageFault_Handler+0x4>

08002410 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002414:	bf00      	nop
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr

0800241e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800241e:	b480      	push	{r7}
 8002420:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002422:	bf00      	nop
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002430:	bf00      	nop
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr

0800243a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800243a:	b580      	push	{r7, lr}
 800243c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800243e:	f000 fa03 	bl	8002848 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002442:	bf00      	nop
 8002444:	bd80      	pop	{r7, pc}
	...

08002448 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 800244c:	4802      	ldr	r0, [pc, #8]	@ (8002458 <OTG_HS_IRQHandler+0x10>)
 800244e:	f003 fb1b 	bl	8005a88 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8002452:	bf00      	nop
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	24000604 	.word	0x24000604

0800245c <EXTI15_10_IRQHandler>:

/* USER CODE BEGIN 1 */
void EXTI15_10_IRQHandler(void)
{
 800245c:	b598      	push	{r3, r4, r7, lr}
 800245e:	af00      	add	r7, sp, #0
  /* 1. Handle Encoder A (PD11) */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_11) != RESET)
 8002460:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002464:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002468:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800246c:	2b00      	cmp	r3, #0
 800246e:	d01f      	beq.n	80024b0 <EXTI15_10_IRQHandler+0x54>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_11);
 8002470:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002474:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002478:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    // Encoder logic here...
    if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_11) != HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_13)) {
 800247c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002480:	4830      	ldr	r0, [pc, #192]	@ (8002544 <EXTI15_10_IRQHandler+0xe8>)
 8002482:	f002 fc0b 	bl	8004c9c <HAL_GPIO_ReadPin>
 8002486:	4603      	mov	r3, r0
 8002488:	461c      	mov	r4, r3
 800248a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800248e:	482d      	ldr	r0, [pc, #180]	@ (8002544 <EXTI15_10_IRQHandler+0xe8>)
 8002490:	f002 fc04 	bl	8004c9c <HAL_GPIO_ReadPin>
 8002494:	4603      	mov	r3, r0
 8002496:	429c      	cmp	r4, r3
 8002498:	d005      	beq.n	80024a6 <EXTI15_10_IRQHandler+0x4a>
      encoder_value++;
 800249a:	4b2b      	ldr	r3, [pc, #172]	@ (8002548 <EXTI15_10_IRQHandler+0xec>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	3301      	adds	r3, #1
 80024a0:	4a29      	ldr	r2, [pc, #164]	@ (8002548 <EXTI15_10_IRQHandler+0xec>)
 80024a2:	6013      	str	r3, [r2, #0]
 80024a4:	e004      	b.n	80024b0 <EXTI15_10_IRQHandler+0x54>
    } else {
      encoder_value--;
 80024a6:	4b28      	ldr	r3, [pc, #160]	@ (8002548 <EXTI15_10_IRQHandler+0xec>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	3b01      	subs	r3, #1
 80024ac:	4a26      	ldr	r2, [pc, #152]	@ (8002548 <EXTI15_10_IRQHandler+0xec>)
 80024ae:	6013      	str	r3, [r2, #0]
    }
  }

  /* 2. Handle Encoder B (PD13) */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_13) != RESET)
 80024b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024b8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d01f      	beq.n	8002500 <EXTI15_10_IRQHandler+0xa4>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_13);
 80024c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80024c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    // Encoder logic here...
    if (HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_11) == HAL_GPIO_ReadPin(GPIOD, GPIO_PIN_13)) {
 80024cc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80024d0:	481c      	ldr	r0, [pc, #112]	@ (8002544 <EXTI15_10_IRQHandler+0xe8>)
 80024d2:	f002 fbe3 	bl	8004c9c <HAL_GPIO_ReadPin>
 80024d6:	4603      	mov	r3, r0
 80024d8:	461c      	mov	r4, r3
 80024da:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80024de:	4819      	ldr	r0, [pc, #100]	@ (8002544 <EXTI15_10_IRQHandler+0xe8>)
 80024e0:	f002 fbdc 	bl	8004c9c <HAL_GPIO_ReadPin>
 80024e4:	4603      	mov	r3, r0
 80024e6:	429c      	cmp	r4, r3
 80024e8:	d105      	bne.n	80024f6 <EXTI15_10_IRQHandler+0x9a>
      encoder_value++;
 80024ea:	4b17      	ldr	r3, [pc, #92]	@ (8002548 <EXTI15_10_IRQHandler+0xec>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	3301      	adds	r3, #1
 80024f0:	4a15      	ldr	r2, [pc, #84]	@ (8002548 <EXTI15_10_IRQHandler+0xec>)
 80024f2:	6013      	str	r3, [r2, #0]
 80024f4:	e004      	b.n	8002500 <EXTI15_10_IRQHandler+0xa4>
    } else {
      encoder_value--;
 80024f6:	4b14      	ldr	r3, [pc, #80]	@ (8002548 <EXTI15_10_IRQHandler+0xec>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	3b01      	subs	r3, #1
 80024fc:	4a12      	ldr	r2, [pc, #72]	@ (8002548 <EXTI15_10_IRQHandler+0xec>)
 80024fe:	6013      	str	r3, [r2, #0]
    }
  }

  /* 3. Handle Button (PD14) */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_14) != RESET)
 8002500:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002504:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002508:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800250c:	2b00      	cmp	r3, #0
 800250e:	d008      	beq.n	8002522 <EXTI15_10_IRQHandler+0xc6>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_14);
 8002510:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002514:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002518:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    button_pressed = 1;
 800251c:	4b0b      	ldr	r3, [pc, #44]	@ (800254c <EXTI15_10_IRQHandler+0xf0>)
 800251e:	2201      	movs	r2, #1
 8002520:	701a      	strb	r2, [r3, #0]
  }

  /* 4. CRITICAL FIX: Handle the "Phantom" Pin (PD15) */
  /* This pin is enabled in main.c, so we MUST clear it to prevent the infinite loop */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_15) != RESET)
 8002522:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002526:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800252a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800252e:	2b00      	cmp	r3, #0
 8002530:	d005      	beq.n	800253e <EXTI15_10_IRQHandler+0xe2>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_15);
 8002532:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002536:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800253a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    // PD15 logic (if any), or just leave empty to simply clear the flag
  }
}
 800253e:	bf00      	nop
 8002540:	bd98      	pop	{r3, r4, r7, pc}
 8002542:	bf00      	nop
 8002544:	58020c00 	.word	0x58020c00
 8002548:	240005e8 	.word	0x240005e8
 800254c:	240005ec 	.word	0x240005ec

08002550 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b086      	sub	sp, #24
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002558:	4a14      	ldr	r2, [pc, #80]	@ (80025ac <_sbrk+0x5c>)
 800255a:	4b15      	ldr	r3, [pc, #84]	@ (80025b0 <_sbrk+0x60>)
 800255c:	1ad3      	subs	r3, r2, r3
 800255e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002564:	4b13      	ldr	r3, [pc, #76]	@ (80025b4 <_sbrk+0x64>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d102      	bne.n	8002572 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800256c:	4b11      	ldr	r3, [pc, #68]	@ (80025b4 <_sbrk+0x64>)
 800256e:	4a12      	ldr	r2, [pc, #72]	@ (80025b8 <_sbrk+0x68>)
 8002570:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002572:	4b10      	ldr	r3, [pc, #64]	@ (80025b4 <_sbrk+0x64>)
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	4413      	add	r3, r2
 800257a:	693a      	ldr	r2, [r7, #16]
 800257c:	429a      	cmp	r2, r3
 800257e:	d207      	bcs.n	8002590 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002580:	f00c fe4c 	bl	800f21c <__errno>
 8002584:	4603      	mov	r3, r0
 8002586:	220c      	movs	r2, #12
 8002588:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800258a:	f04f 33ff 	mov.w	r3, #4294967295
 800258e:	e009      	b.n	80025a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002590:	4b08      	ldr	r3, [pc, #32]	@ (80025b4 <_sbrk+0x64>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002596:	4b07      	ldr	r3, [pc, #28]	@ (80025b4 <_sbrk+0x64>)
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4413      	add	r3, r2
 800259e:	4a05      	ldr	r2, [pc, #20]	@ (80025b4 <_sbrk+0x64>)
 80025a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025a2:	68fb      	ldr	r3, [r7, #12]
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3718      	adds	r7, #24
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	24050000 	.word	0x24050000
 80025b0:	00002000 	.word	0x00002000
 80025b4:	240005f8 	.word	0x240005f8
 80025b8:	24000c30 	.word	0x24000c30

080025bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80025c0:	4b3e      	ldr	r3, [pc, #248]	@ (80026bc <SystemInit+0x100>)
 80025c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025c6:	4a3d      	ldr	r2, [pc, #244]	@ (80026bc <SystemInit+0x100>)
 80025c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80025cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80025d0:	4b3b      	ldr	r3, [pc, #236]	@ (80026c0 <SystemInit+0x104>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f003 030f 	and.w	r3, r3, #15
 80025d8:	2b06      	cmp	r3, #6
 80025da:	d807      	bhi.n	80025ec <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80025dc:	4b38      	ldr	r3, [pc, #224]	@ (80026c0 <SystemInit+0x104>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f023 030f 	bic.w	r3, r3, #15
 80025e4:	4a36      	ldr	r2, [pc, #216]	@ (80026c0 <SystemInit+0x104>)
 80025e6:	f043 0307 	orr.w	r3, r3, #7
 80025ea:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80025ec:	4b35      	ldr	r3, [pc, #212]	@ (80026c4 <SystemInit+0x108>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	4a34      	ldr	r2, [pc, #208]	@ (80026c4 <SystemInit+0x108>)
 80025f2:	f043 0301 	orr.w	r3, r3, #1
 80025f6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80025f8:	4b32      	ldr	r3, [pc, #200]	@ (80026c4 <SystemInit+0x108>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80025fe:	4b31      	ldr	r3, [pc, #196]	@ (80026c4 <SystemInit+0x108>)
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	4930      	ldr	r1, [pc, #192]	@ (80026c4 <SystemInit+0x108>)
 8002604:	4b30      	ldr	r3, [pc, #192]	@ (80026c8 <SystemInit+0x10c>)
 8002606:	4013      	ands	r3, r2
 8002608:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800260a:	4b2d      	ldr	r3, [pc, #180]	@ (80026c0 <SystemInit+0x104>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f003 0308 	and.w	r3, r3, #8
 8002612:	2b00      	cmp	r3, #0
 8002614:	d007      	beq.n	8002626 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8002616:	4b2a      	ldr	r3, [pc, #168]	@ (80026c0 <SystemInit+0x104>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f023 030f 	bic.w	r3, r3, #15
 800261e:	4a28      	ldr	r2, [pc, #160]	@ (80026c0 <SystemInit+0x104>)
 8002620:	f043 0307 	orr.w	r3, r3, #7
 8002624:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8002626:	4b27      	ldr	r3, [pc, #156]	@ (80026c4 <SystemInit+0x108>)
 8002628:	2200      	movs	r2, #0
 800262a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800262c:	4b25      	ldr	r3, [pc, #148]	@ (80026c4 <SystemInit+0x108>)
 800262e:	2200      	movs	r2, #0
 8002630:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8002632:	4b24      	ldr	r3, [pc, #144]	@ (80026c4 <SystemInit+0x108>)
 8002634:	2200      	movs	r2, #0
 8002636:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8002638:	4b22      	ldr	r3, [pc, #136]	@ (80026c4 <SystemInit+0x108>)
 800263a:	4a24      	ldr	r2, [pc, #144]	@ (80026cc <SystemInit+0x110>)
 800263c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800263e:	4b21      	ldr	r3, [pc, #132]	@ (80026c4 <SystemInit+0x108>)
 8002640:	4a23      	ldr	r2, [pc, #140]	@ (80026d0 <SystemInit+0x114>)
 8002642:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8002644:	4b1f      	ldr	r3, [pc, #124]	@ (80026c4 <SystemInit+0x108>)
 8002646:	4a23      	ldr	r2, [pc, #140]	@ (80026d4 <SystemInit+0x118>)
 8002648:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800264a:	4b1e      	ldr	r3, [pc, #120]	@ (80026c4 <SystemInit+0x108>)
 800264c:	2200      	movs	r2, #0
 800264e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8002650:	4b1c      	ldr	r3, [pc, #112]	@ (80026c4 <SystemInit+0x108>)
 8002652:	4a20      	ldr	r2, [pc, #128]	@ (80026d4 <SystemInit+0x118>)
 8002654:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8002656:	4b1b      	ldr	r3, [pc, #108]	@ (80026c4 <SystemInit+0x108>)
 8002658:	2200      	movs	r2, #0
 800265a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800265c:	4b19      	ldr	r3, [pc, #100]	@ (80026c4 <SystemInit+0x108>)
 800265e:	4a1d      	ldr	r2, [pc, #116]	@ (80026d4 <SystemInit+0x118>)
 8002660:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8002662:	4b18      	ldr	r3, [pc, #96]	@ (80026c4 <SystemInit+0x108>)
 8002664:	2200      	movs	r2, #0
 8002666:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002668:	4b16      	ldr	r3, [pc, #88]	@ (80026c4 <SystemInit+0x108>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a15      	ldr	r2, [pc, #84]	@ (80026c4 <SystemInit+0x108>)
 800266e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002672:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8002674:	4b13      	ldr	r3, [pc, #76]	@ (80026c4 <SystemInit+0x108>)
 8002676:	2200      	movs	r2, #0
 8002678:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800267a:	4b12      	ldr	r3, [pc, #72]	@ (80026c4 <SystemInit+0x108>)
 800267c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002680:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002684:	2b00      	cmp	r3, #0
 8002686:	d113      	bne.n	80026b0 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8002688:	4b0e      	ldr	r3, [pc, #56]	@ (80026c4 <SystemInit+0x108>)
 800268a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800268e:	4a0d      	ldr	r2, [pc, #52]	@ (80026c4 <SystemInit+0x108>)
 8002690:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002694:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8002698:	4b0f      	ldr	r3, [pc, #60]	@ (80026d8 <SystemInit+0x11c>)
 800269a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800269e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80026a0:	4b08      	ldr	r3, [pc, #32]	@ (80026c4 <SystemInit+0x108>)
 80026a2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80026a6:	4a07      	ldr	r2, [pc, #28]	@ (80026c4 <SystemInit+0x108>)
 80026a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80026ac:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80026b0:	bf00      	nop
 80026b2:	46bd      	mov	sp, r7
 80026b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b8:	4770      	bx	lr
 80026ba:	bf00      	nop
 80026bc:	e000ed00 	.word	0xe000ed00
 80026c0:	52002000 	.word	0x52002000
 80026c4:	58024400 	.word	0x58024400
 80026c8:	eaf6ed7f 	.word	0xeaf6ed7f
 80026cc:	02020200 	.word	0x02020200
 80026d0:	01ff0000 	.word	0x01ff0000
 80026d4:	01010280 	.word	0x01010280
 80026d8:	52004000 	.word	0x52004000

080026dc <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80026dc:	b480      	push	{r7}
 80026de:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80026e0:	4b09      	ldr	r3, [pc, #36]	@ (8002708 <ExitRun0Mode+0x2c>)
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	4a08      	ldr	r2, [pc, #32]	@ (8002708 <ExitRun0Mode+0x2c>)
 80026e6:	f043 0302 	orr.w	r3, r3, #2
 80026ea:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80026ec:	bf00      	nop
 80026ee:	4b06      	ldr	r3, [pc, #24]	@ (8002708 <ExitRun0Mode+0x2c>)
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d0f9      	beq.n	80026ee <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80026fa:	bf00      	nop
 80026fc:	bf00      	nop
 80026fe:	46bd      	mov	sp, r7
 8002700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002704:	4770      	bx	lr
 8002706:	bf00      	nop
 8002708:	58024800 	.word	0x58024800

0800270c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800270c:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8002748 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002710:	f7ff ffe4 	bl	80026dc <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002714:	f7ff ff52 	bl	80025bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002718:	480c      	ldr	r0, [pc, #48]	@ (800274c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800271a:	490d      	ldr	r1, [pc, #52]	@ (8002750 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800271c:	4a0d      	ldr	r2, [pc, #52]	@ (8002754 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800271e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002720:	e002      	b.n	8002728 <LoopCopyDataInit>

08002722 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002722:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002724:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002726:	3304      	adds	r3, #4

08002728 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002728:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800272a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800272c:	d3f9      	bcc.n	8002722 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800272e:	4a0a      	ldr	r2, [pc, #40]	@ (8002758 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002730:	4c0a      	ldr	r4, [pc, #40]	@ (800275c <LoopFillZerobss+0x22>)
  movs r3, #0
 8002732:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002734:	e001      	b.n	800273a <LoopFillZerobss>

08002736 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002736:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002738:	3204      	adds	r2, #4

0800273a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800273a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800273c:	d3fb      	bcc.n	8002736 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800273e:	f00c fd73 	bl	800f228 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002742:	f7fe f9e3 	bl	8000b0c <main>
  bx  lr
 8002746:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002748:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 800274c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8002750:	24000060 	.word	0x24000060
  ldr r2, =_sidata
 8002754:	0800fc28 	.word	0x0800fc28
  ldr r2, =_sbss
 8002758:	24000060 	.word	0x24000060
  ldr r4, =_ebss
 800275c:	24000c30 	.word	0x24000c30

08002760 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002760:	e7fe      	b.n	8002760 <ADC3_IRQHandler>
	...

08002764 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800276a:	2003      	movs	r0, #3
 800276c:	f001 fcd2 	bl	8004114 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002770:	f005 f81a 	bl	80077a8 <HAL_RCC_GetSysClockFreq>
 8002774:	4602      	mov	r2, r0
 8002776:	4b15      	ldr	r3, [pc, #84]	@ (80027cc <HAL_Init+0x68>)
 8002778:	699b      	ldr	r3, [r3, #24]
 800277a:	0a1b      	lsrs	r3, r3, #8
 800277c:	f003 030f 	and.w	r3, r3, #15
 8002780:	4913      	ldr	r1, [pc, #76]	@ (80027d0 <HAL_Init+0x6c>)
 8002782:	5ccb      	ldrb	r3, [r1, r3]
 8002784:	f003 031f 	and.w	r3, r3, #31
 8002788:	fa22 f303 	lsr.w	r3, r2, r3
 800278c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800278e:	4b0f      	ldr	r3, [pc, #60]	@ (80027cc <HAL_Init+0x68>)
 8002790:	699b      	ldr	r3, [r3, #24]
 8002792:	f003 030f 	and.w	r3, r3, #15
 8002796:	4a0e      	ldr	r2, [pc, #56]	@ (80027d0 <HAL_Init+0x6c>)
 8002798:	5cd3      	ldrb	r3, [r2, r3]
 800279a:	f003 031f 	and.w	r3, r3, #31
 800279e:	687a      	ldr	r2, [r7, #4]
 80027a0:	fa22 f303 	lsr.w	r3, r2, r3
 80027a4:	4a0b      	ldr	r2, [pc, #44]	@ (80027d4 <HAL_Init+0x70>)
 80027a6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80027a8:	4a0b      	ldr	r2, [pc, #44]	@ (80027d8 <HAL_Init+0x74>)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80027ae:	200f      	movs	r0, #15
 80027b0:	f000 f814 	bl	80027dc <HAL_InitTick>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d001      	beq.n	80027be <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e002      	b.n	80027c4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80027be:	f7ff f8af 	bl	8001920 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80027c2:	2300      	movs	r3, #0
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	3708      	adds	r7, #8
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	58024400 	.word	0x58024400
 80027d0:	0800fbac 	.word	0x0800fbac
 80027d4:	24000004 	.word	0x24000004
 80027d8:	24000000 	.word	0x24000000

080027dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80027e4:	4b15      	ldr	r3, [pc, #84]	@ (800283c <HAL_InitTick+0x60>)
 80027e6:	781b      	ldrb	r3, [r3, #0]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d101      	bne.n	80027f0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80027ec:	2301      	movs	r3, #1
 80027ee:	e021      	b.n	8002834 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80027f0:	4b13      	ldr	r3, [pc, #76]	@ (8002840 <HAL_InitTick+0x64>)
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	4b11      	ldr	r3, [pc, #68]	@ (800283c <HAL_InitTick+0x60>)
 80027f6:	781b      	ldrb	r3, [r3, #0]
 80027f8:	4619      	mov	r1, r3
 80027fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80027fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002802:	fbb2 f3f3 	udiv	r3, r2, r3
 8002806:	4618      	mov	r0, r3
 8002808:	f001 fcb7 	bl	800417a <HAL_SYSTICK_Config>
 800280c:	4603      	mov	r3, r0
 800280e:	2b00      	cmp	r3, #0
 8002810:	d001      	beq.n	8002816 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e00e      	b.n	8002834 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2b0f      	cmp	r3, #15
 800281a:	d80a      	bhi.n	8002832 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800281c:	2200      	movs	r2, #0
 800281e:	6879      	ldr	r1, [r7, #4]
 8002820:	f04f 30ff 	mov.w	r0, #4294967295
 8002824:	f001 fc81 	bl	800412a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002828:	4a06      	ldr	r2, [pc, #24]	@ (8002844 <HAL_InitTick+0x68>)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800282e:	2300      	movs	r3, #0
 8002830:	e000      	b.n	8002834 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
}
 8002834:	4618      	mov	r0, r3
 8002836:	3708      	adds	r7, #8
 8002838:	46bd      	mov	sp, r7
 800283a:	bd80      	pop	{r7, pc}
 800283c:	2400000c 	.word	0x2400000c
 8002840:	24000000 	.word	0x24000000
 8002844:	24000008 	.word	0x24000008

08002848 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002848:	b480      	push	{r7}
 800284a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800284c:	4b06      	ldr	r3, [pc, #24]	@ (8002868 <HAL_IncTick+0x20>)
 800284e:	781b      	ldrb	r3, [r3, #0]
 8002850:	461a      	mov	r2, r3
 8002852:	4b06      	ldr	r3, [pc, #24]	@ (800286c <HAL_IncTick+0x24>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	4413      	add	r3, r2
 8002858:	4a04      	ldr	r2, [pc, #16]	@ (800286c <HAL_IncTick+0x24>)
 800285a:	6013      	str	r3, [r2, #0]
}
 800285c:	bf00      	nop
 800285e:	46bd      	mov	sp, r7
 8002860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002864:	4770      	bx	lr
 8002866:	bf00      	nop
 8002868:	2400000c 	.word	0x2400000c
 800286c:	240005fc 	.word	0x240005fc

08002870 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0
  return uwTick;
 8002874:	4b03      	ldr	r3, [pc, #12]	@ (8002884 <HAL_GetTick+0x14>)
 8002876:	681b      	ldr	r3, [r3, #0]
}
 8002878:	4618      	mov	r0, r3
 800287a:	46bd      	mov	sp, r7
 800287c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002880:	4770      	bx	lr
 8002882:	bf00      	nop
 8002884:	240005fc 	.word	0x240005fc

08002888 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002890:	f7ff ffee 	bl	8002870 <HAL_GetTick>
 8002894:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028a0:	d005      	beq.n	80028ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028a2:	4b0a      	ldr	r3, [pc, #40]	@ (80028cc <HAL_Delay+0x44>)
 80028a4:	781b      	ldrb	r3, [r3, #0]
 80028a6:	461a      	mov	r2, r3
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	4413      	add	r3, r2
 80028ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028ae:	bf00      	nop
 80028b0:	f7ff ffde 	bl	8002870 <HAL_GetTick>
 80028b4:	4602      	mov	r2, r0
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	1ad3      	subs	r3, r2, r3
 80028ba:	68fa      	ldr	r2, [r7, #12]
 80028bc:	429a      	cmp	r2, r3
 80028be:	d8f7      	bhi.n	80028b0 <HAL_Delay+0x28>
  {
  }
}
 80028c0:	bf00      	nop
 80028c2:	bf00      	nop
 80028c4:	3710      	adds	r7, #16
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	2400000c 	.word	0x2400000c

080028d0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b083      	sub	sp, #12
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	431a      	orrs	r2, r3
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	609a      	str	r2, [r3, #8]
}
 80028ea:	bf00      	nop
 80028ec:	370c      	adds	r7, #12
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr

080028f6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80028f6:	b480      	push	{r7}
 80028f8:	b083      	sub	sp, #12
 80028fa:	af00      	add	r7, sp, #0
 80028fc:	6078      	str	r0, [r7, #4]
 80028fe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	689b      	ldr	r3, [r3, #8]
 8002904:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	431a      	orrs	r2, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	609a      	str	r2, [r3, #8]
}
 8002910:	bf00      	nop
 8002912:	370c      	adds	r7, #12
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800291c:	b480      	push	{r7}
 800291e:	b083      	sub	sp, #12
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800292c:	4618      	mov	r0, r3
 800292e:	370c      	adds	r7, #12
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr

08002938 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002938:	b480      	push	{r7}
 800293a:	b087      	sub	sp, #28
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
 8002940:	6039      	str	r1, [r7, #0]
#if defined(ADC_VER_V5_V90)
    if (ADCx != ADC3)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4a18      	ldr	r2, [pc, #96]	@ (80029a8 <LL_ADC_SetChannelPreselection+0x70>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d027      	beq.n	800299a <LL_ADC_SetChannelPreselection+0x62>
    {
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002950:	2b00      	cmp	r3, #0
 8002952:	d107      	bne.n	8002964 <LL_ADC_SetChannelPreselection+0x2c>
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	0e9b      	lsrs	r3, r3, #26
 8002958:	f003 031f 	and.w	r3, r3, #31
 800295c:	2201      	movs	r2, #1
 800295e:	fa02 f303 	lsl.w	r3, r2, r3
 8002962:	e015      	b.n	8002990 <LL_ADC_SetChannelPreselection+0x58>
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	fa93 f3a3 	rbit	r3, r3
 800296e:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	2b00      	cmp	r3, #0
 8002978:	d101      	bne.n	800297e <LL_ADC_SetChannelPreselection+0x46>
  {
    return 32U;
 800297a:	2320      	movs	r3, #32
 800297c:	e003      	b.n	8002986 <LL_ADC_SetChannelPreselection+0x4e>
  }
  return __builtin_clz(value);
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	fab3 f383 	clz	r3, r3
 8002984:	b2db      	uxtb	r3, r3
 8002986:	f003 031f 	and.w	r3, r3, #31
 800298a:	2201      	movs	r2, #1
 800298c:	fa02 f303 	lsl.w	r3, r2, r3
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	69d2      	ldr	r2, [r2, #28]
 8002994:	431a      	orrs	r2, r3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	61da      	str	r2, [r3, #28]
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
}
 800299a:	bf00      	nop
 800299c:	371c      	adds	r7, #28
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr
 80029a6:	bf00      	nop
 80029a8:	58026000 	.word	0x58026000

080029ac <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b087      	sub	sp, #28
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	60f8      	str	r0, [r7, #12]
 80029b4:	60b9      	str	r1, [r7, #8]
 80029b6:	607a      	str	r2, [r7, #4]
 80029b8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	3360      	adds	r3, #96	@ 0x60
 80029be:	461a      	mov	r2, r3
 80029c0:	68bb      	ldr	r3, [r7, #8]
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	4413      	add	r3, r2
 80029c6:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	4a10      	ldr	r2, [pc, #64]	@ (8002a0c <LL_ADC_SetOffset+0x60>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d10b      	bne.n	80029e8 <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	4313      	orrs	r3, r2
 80029de:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 80029e6:	e00b      	b.n	8002a00 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	f003 41f8 	and.w	r1, r3, #2080374784	@ 0x7c000000
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	430b      	orrs	r3, r1
 80029fa:	431a      	orrs	r2, r3
 80029fc:	697b      	ldr	r3, [r7, #20]
 80029fe:	601a      	str	r2, [r3, #0]
}
 8002a00:	bf00      	nop
 8002a02:	371c      	adds	r7, #28
 8002a04:	46bd      	mov	sp, r7
 8002a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0a:	4770      	bx	lr
 8002a0c:	58026000 	.word	0x58026000

08002a10 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b085      	sub	sp, #20
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	3360      	adds	r3, #96	@ 0x60
 8002a1e:	461a      	mov	r2, r3
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	4413      	add	r3, r2
 8002a26:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	3714      	adds	r7, #20
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr

08002a3c <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b085      	sub	sp, #20
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	60f8      	str	r0, [r7, #12]
 8002a44:	60b9      	str	r1, [r7, #8]
 8002a46:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	691b      	ldr	r3, [r3, #16]
 8002a4c:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	f003 031f 	and.w	r3, r3, #31
 8002a56:	6879      	ldr	r1, [r7, #4]
 8002a58:	fa01 f303 	lsl.w	r3, r1, r3
 8002a5c:	431a      	orrs	r2, r3
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	611a      	str	r2, [r3, #16]
}
 8002a62:	bf00      	nop
 8002a64:	3714      	adds	r7, #20
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr
	...

08002a70 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8002a70:	b480      	push	{r7}
 8002a72:	b087      	sub	sp, #28
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	60f8      	str	r0, [r7, #12]
 8002a78:	60b9      	str	r1, [r7, #8]
 8002a7a:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	4a0c      	ldr	r2, [pc, #48]	@ (8002ab0 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d00e      	beq.n	8002aa2 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	3360      	adds	r3, #96	@ 0x60
 8002a88:	461a      	mov	r2, r3
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	009b      	lsls	r3, r3, #2
 8002a8e:	4413      	add	r3, r2
 8002a90:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	431a      	orrs	r2, r3
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	601a      	str	r2, [r3, #0]
  }
}
 8002aa2:	bf00      	nop
 8002aa4:	371c      	adds	r7, #28
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aac:	4770      	bx	lr
 8002aae:	bf00      	nop
 8002ab0:	58026000 	.word	0x58026000

08002ab4 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002ab4:	b480      	push	{r7}
 8002ab6:	b087      	sub	sp, #28
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	60b9      	str	r1, [r7, #8]
 8002abe:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	4a0c      	ldr	r2, [pc, #48]	@ (8002af4 <LL_ADC_SetOffsetSaturation+0x40>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d10e      	bne.n	8002ae6 <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	3360      	adds	r3, #96	@ 0x60
 8002acc:	461a      	mov	r2, r3
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	4413      	add	r3, r2
 8002ad4:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	431a      	orrs	r2, r3
 8002ae2:	697b      	ldr	r3, [r7, #20]
 8002ae4:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8002ae6:	bf00      	nop
 8002ae8:	371c      	adds	r7, #28
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop
 8002af4:	58026000 	.word	0x58026000

08002af8 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b087      	sub	sp, #28
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	60f8      	str	r0, [r7, #12]
 8002b00:	60b9      	str	r1, [r7, #8]
 8002b02:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	4a0c      	ldr	r2, [pc, #48]	@ (8002b38 <LL_ADC_SetOffsetSign+0x40>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	d10e      	bne.n	8002b2a <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	3360      	adds	r3, #96	@ 0x60
 8002b10:	461a      	mov	r2, r3
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	4413      	add	r3, r2
 8002b18:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	431a      	orrs	r2, r3
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8002b2a:	bf00      	nop
 8002b2c:	371c      	adds	r7, #28
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr
 8002b36:	bf00      	nop
 8002b38:	58026000 	.word	0x58026000

08002b3c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	b087      	sub	sp, #28
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	60f8      	str	r0, [r7, #12]
 8002b44:	60b9      	str	r1, [r7, #8]
 8002b46:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	3360      	adds	r3, #96	@ 0x60
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	4413      	add	r3, r2
 8002b54:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	4a0c      	ldr	r2, [pc, #48]	@ (8002b8c <LL_ADC_SetOffsetState+0x50>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d108      	bne.n	8002b70 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	431a      	orrs	r2, r3
 8002b6a:	697b      	ldr	r3, [r7, #20]
 8002b6c:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8002b6e:	e007      	b.n	8002b80 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	431a      	orrs	r2, r3
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	601a      	str	r2, [r3, #0]
}
 8002b80:	bf00      	nop
 8002b82:	371c      	adds	r7, #28
 8002b84:	46bd      	mov	sp, r7
 8002b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8a:	4770      	bx	lr
 8002b8c:	58026000 	.word	0x58026000

08002b90 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b087      	sub	sp, #28
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	60f8      	str	r0, [r7, #12]
 8002b98:	60b9      	str	r1, [r7, #8]
 8002b9a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	3330      	adds	r3, #48	@ 0x30
 8002ba0:	461a      	mov	r2, r3
 8002ba2:	68bb      	ldr	r3, [r7, #8]
 8002ba4:	0a1b      	lsrs	r3, r3, #8
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	f003 030c 	and.w	r3, r3, #12
 8002bac:	4413      	add	r3, r2
 8002bae:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002bb0:	697b      	ldr	r3, [r7, #20]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	f003 031f 	and.w	r3, r3, #31
 8002bba:	211f      	movs	r1, #31
 8002bbc:	fa01 f303 	lsl.w	r3, r1, r3
 8002bc0:	43db      	mvns	r3, r3
 8002bc2:	401a      	ands	r2, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	0e9b      	lsrs	r3, r3, #26
 8002bc8:	f003 011f 	and.w	r1, r3, #31
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	f003 031f 	and.w	r3, r3, #31
 8002bd2:	fa01 f303 	lsl.w	r3, r1, r3
 8002bd6:	431a      	orrs	r2, r3
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002bdc:	bf00      	nop
 8002bde:	371c      	adds	r7, #28
 8002be0:	46bd      	mov	sp, r7
 8002be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be6:	4770      	bx	lr

08002be8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b087      	sub	sp, #28
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	60f8      	str	r0, [r7, #12]
 8002bf0:	60b9      	str	r1, [r7, #8]
 8002bf2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	3314      	adds	r3, #20
 8002bf8:	461a      	mov	r2, r3
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	0e5b      	lsrs	r3, r3, #25
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	f003 0304 	and.w	r3, r3, #4
 8002c04:	4413      	add	r3, r2
 8002c06:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002c08:	697b      	ldr	r3, [r7, #20]
 8002c0a:	681a      	ldr	r2, [r3, #0]
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	0d1b      	lsrs	r3, r3, #20
 8002c10:	f003 031f 	and.w	r3, r3, #31
 8002c14:	2107      	movs	r1, #7
 8002c16:	fa01 f303 	lsl.w	r3, r1, r3
 8002c1a:	43db      	mvns	r3, r3
 8002c1c:	401a      	ands	r2, r3
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	0d1b      	lsrs	r3, r3, #20
 8002c22:	f003 031f 	and.w	r3, r3, #31
 8002c26:	6879      	ldr	r1, [r7, #4]
 8002c28:	fa01 f303 	lsl.w	r3, r1, r3
 8002c2c:	431a      	orrs	r2, r3
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002c32:	bf00      	nop
 8002c34:	371c      	adds	r7, #28
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr
	...

08002c40 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b085      	sub	sp, #20
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	60f8      	str	r0, [r7, #12]
 8002c48:	60b9      	str	r1, [r7, #8]
 8002c4a:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	4a1a      	ldr	r2, [pc, #104]	@ (8002cb8 <LL_ADC_SetChannelSingleDiff+0x78>)
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d115      	bne.n	8002c80 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c60:	43db      	mvns	r3, r3
 8002c62:	401a      	ands	r2, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	f003 0318 	and.w	r3, r3, #24
 8002c6a:	4914      	ldr	r1, [pc, #80]	@ (8002cbc <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002c6c:	40d9      	lsrs	r1, r3
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	400b      	ands	r3, r1
 8002c72:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c76:	431a      	orrs	r2, r3
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8002c7e:	e014      	b.n	8002caa <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8002c86:	68bb      	ldr	r3, [r7, #8]
 8002c88:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002c8c:	43db      	mvns	r3, r3
 8002c8e:	401a      	ands	r2, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	f003 0318 	and.w	r3, r3, #24
 8002c96:	4909      	ldr	r1, [pc, #36]	@ (8002cbc <LL_ADC_SetChannelSingleDiff+0x7c>)
 8002c98:	40d9      	lsrs	r1, r3
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	400b      	ands	r3, r1
 8002c9e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002ca2:	431a      	orrs	r2, r3
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
}
 8002caa:	bf00      	nop
 8002cac:	3714      	adds	r7, #20
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop
 8002cb8:	58026000 	.word	0x58026000
 8002cbc:	000fffff 	.word	0x000fffff

08002cc0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b083      	sub	sp, #12
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	689a      	ldr	r2, [r3, #8]
 8002ccc:	4b04      	ldr	r3, [pc, #16]	@ (8002ce0 <LL_ADC_DisableDeepPowerDown+0x20>)
 8002cce:	4013      	ands	r3, r2
 8002cd0:	687a      	ldr	r2, [r7, #4]
 8002cd2:	6093      	str	r3, [r2, #8]
}
 8002cd4:	bf00      	nop
 8002cd6:	370c      	adds	r7, #12
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr
 8002ce0:	5fffffc0 	.word	0x5fffffc0

08002ce4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002ce4:	b480      	push	{r7}
 8002ce6:	b083      	sub	sp, #12
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002cf4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002cf8:	d101      	bne.n	8002cfe <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e000      	b.n	8002d00 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002cfe:	2300      	movs	r3, #0
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	370c      	adds	r7, #12
 8002d04:	46bd      	mov	sp, r7
 8002d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0a:	4770      	bx	lr

08002d0c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	b083      	sub	sp, #12
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	689a      	ldr	r2, [r3, #8]
 8002d18:	4b05      	ldr	r3, [pc, #20]	@ (8002d30 <LL_ADC_EnableInternalRegulator+0x24>)
 8002d1a:	4013      	ands	r3, r2
 8002d1c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002d24:	bf00      	nop
 8002d26:	370c      	adds	r7, #12
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr
 8002d30:	6fffffc0 	.word	0x6fffffc0

08002d34 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002d34:	b480      	push	{r7}
 8002d36:	b083      	sub	sp, #12
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002d48:	d101      	bne.n	8002d4e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	e000      	b.n	8002d50 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002d4e:	2300      	movs	r3, #0
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	370c      	adds	r7, #12
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr

08002d5c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	689b      	ldr	r3, [r3, #8]
 8002d68:	f003 0301 	and.w	r3, r3, #1
 8002d6c:	2b01      	cmp	r3, #1
 8002d6e:	d101      	bne.n	8002d74 <LL_ADC_IsEnabled+0x18>
 8002d70:	2301      	movs	r3, #1
 8002d72:	e000      	b.n	8002d76 <LL_ADC_IsEnabled+0x1a>
 8002d74:	2300      	movs	r3, #0
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	370c      	adds	r7, #12
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr

08002d82 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002d82:	b480      	push	{r7}
 8002d84:	b083      	sub	sp, #12
 8002d86:	af00      	add	r7, sp, #0
 8002d88:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	689b      	ldr	r3, [r3, #8]
 8002d8e:	f003 0304 	and.w	r3, r3, #4
 8002d92:	2b04      	cmp	r3, #4
 8002d94:	d101      	bne.n	8002d9a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002d96:	2301      	movs	r3, #1
 8002d98:	e000      	b.n	8002d9c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002d9a:	2300      	movs	r3, #0
}
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	370c      	adds	r7, #12
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr

08002da8 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b083      	sub	sp, #12
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	f003 0308 	and.w	r3, r3, #8
 8002db8:	2b08      	cmp	r3, #8
 8002dba:	d101      	bne.n	8002dc0 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e000      	b.n	8002dc2 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002dc0:	2300      	movs	r3, #0
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	370c      	adds	r7, #12
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr
	...

08002dd0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002dd0:	b590      	push	{r4, r7, lr}
 8002dd2:	b089      	sub	sp, #36	@ 0x24
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d101      	bne.n	8002dea <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002de6:	2301      	movs	r3, #1
 8002de8:	e1ee      	b.n	80031c8 <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	691b      	ldr	r3, [r3, #16]
 8002dee:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d109      	bne.n	8002e0c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002df8:	6878      	ldr	r0, [r7, #4]
 8002dfa:	f7fe fdab 	bl	8001954 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2200      	movs	r2, #0
 8002e02:	665a      	str	r2, [r3, #100]	@ 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	2200      	movs	r2, #0
 8002e08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4618      	mov	r0, r3
 8002e12:	f7ff ff67 	bl	8002ce4 <LL_ADC_IsDeepPowerDownEnabled>
 8002e16:	4603      	mov	r3, r0
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d004      	beq.n	8002e26 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4618      	mov	r0, r3
 8002e22:	f7ff ff4d 	bl	8002cc0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	f7ff ff82 	bl	8002d34 <LL_ADC_IsInternalRegulatorEnabled>
 8002e30:	4603      	mov	r3, r0
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d114      	bne.n	8002e60 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f7ff ff66 	bl	8002d0c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002e40:	4b8e      	ldr	r3, [pc, #568]	@ (800307c <HAL_ADC_Init+0x2ac>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	099b      	lsrs	r3, r3, #6
 8002e46:	4a8e      	ldr	r2, [pc, #568]	@ (8003080 <HAL_ADC_Init+0x2b0>)
 8002e48:	fba2 2303 	umull	r2, r3, r2, r3
 8002e4c:	099b      	lsrs	r3, r3, #6
 8002e4e:	3301      	adds	r3, #1
 8002e50:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002e52:	e002      	b.n	8002e5a <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	3b01      	subs	r3, #1
 8002e58:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002e5a:	68bb      	ldr	r3, [r7, #8]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d1f9      	bne.n	8002e54 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4618      	mov	r0, r3
 8002e66:	f7ff ff65 	bl	8002d34 <LL_ADC_IsInternalRegulatorEnabled>
 8002e6a:	4603      	mov	r3, r0
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d10d      	bne.n	8002e8c <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e74:	f043 0210 	orr.w	r2, r3, #16
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002e80:	f043 0201 	orr.w	r2, r3, #1
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	665a      	str	r2, [r3, #100]	@ 0x64

    tmp_hal_status = HAL_ERROR;
 8002e88:	2301      	movs	r3, #1
 8002e8a:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4618      	mov	r0, r3
 8002e92:	f7ff ff76 	bl	8002d82 <LL_ADC_REG_IsConversionOngoing>
 8002e96:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e9c:	f003 0310 	and.w	r3, r3, #16
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	f040 8188 	bne.w	80031b6 <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	f040 8184 	bne.w	80031b6 <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002eb2:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002eb6:	f043 0202 	orr.w	r2, r3, #2
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f7ff ff4a 	bl	8002d5c <LL_ADC_IsEnabled>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d136      	bne.n	8002f3c <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4a6c      	ldr	r2, [pc, #432]	@ (8003084 <HAL_ADC_Init+0x2b4>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d004      	beq.n	8002ee2 <HAL_ADC_Init+0x112>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	4a6a      	ldr	r2, [pc, #424]	@ (8003088 <HAL_ADC_Init+0x2b8>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d10e      	bne.n	8002f00 <HAL_ADC_Init+0x130>
 8002ee2:	4868      	ldr	r0, [pc, #416]	@ (8003084 <HAL_ADC_Init+0x2b4>)
 8002ee4:	f7ff ff3a 	bl	8002d5c <LL_ADC_IsEnabled>
 8002ee8:	4604      	mov	r4, r0
 8002eea:	4867      	ldr	r0, [pc, #412]	@ (8003088 <HAL_ADC_Init+0x2b8>)
 8002eec:	f7ff ff36 	bl	8002d5c <LL_ADC_IsEnabled>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	4323      	orrs	r3, r4
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	bf0c      	ite	eq
 8002ef8:	2301      	moveq	r3, #1
 8002efa:	2300      	movne	r3, #0
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	e008      	b.n	8002f12 <HAL_ADC_Init+0x142>
 8002f00:	4862      	ldr	r0, [pc, #392]	@ (800308c <HAL_ADC_Init+0x2bc>)
 8002f02:	f7ff ff2b 	bl	8002d5c <LL_ADC_IsEnabled>
 8002f06:	4603      	mov	r3, r0
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	bf0c      	ite	eq
 8002f0c:	2301      	moveq	r3, #1
 8002f0e:	2300      	movne	r3, #0
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d012      	beq.n	8002f3c <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a5a      	ldr	r2, [pc, #360]	@ (8003084 <HAL_ADC_Init+0x2b4>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d004      	beq.n	8002f2a <HAL_ADC_Init+0x15a>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a58      	ldr	r2, [pc, #352]	@ (8003088 <HAL_ADC_Init+0x2b8>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d101      	bne.n	8002f2e <HAL_ADC_Init+0x15e>
 8002f2a:	4a59      	ldr	r2, [pc, #356]	@ (8003090 <HAL_ADC_Init+0x2c0>)
 8002f2c:	e000      	b.n	8002f30 <HAL_ADC_Init+0x160>
 8002f2e:	4a59      	ldr	r2, [pc, #356]	@ (8003094 <HAL_ADC_Init+0x2c4>)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	4619      	mov	r1, r3
 8002f36:	4610      	mov	r0, r2
 8002f38:	f7ff fcca 	bl	80028d0 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a52      	ldr	r2, [pc, #328]	@ (800308c <HAL_ADC_Init+0x2bc>)
 8002f42:	4293      	cmp	r3, r2
 8002f44:	d129      	bne.n	8002f9a <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	7e5b      	ldrb	r3, [r3, #25]
 8002f4a:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002f50:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 8002f56:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	2b08      	cmp	r3, #8
 8002f5e:	d013      	beq.n	8002f88 <HAL_ADC_Init+0x1b8>
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	689b      	ldr	r3, [r3, #8]
 8002f64:	2b0c      	cmp	r3, #12
 8002f66:	d00d      	beq.n	8002f84 <HAL_ADC_Init+0x1b4>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	2b1c      	cmp	r3, #28
 8002f6e:	d007      	beq.n	8002f80 <HAL_ADC_Init+0x1b0>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	689b      	ldr	r3, [r3, #8]
 8002f74:	2b18      	cmp	r3, #24
 8002f76:	d101      	bne.n	8002f7c <HAL_ADC_Init+0x1ac>
 8002f78:	2318      	movs	r3, #24
 8002f7a:	e006      	b.n	8002f8a <HAL_ADC_Init+0x1ba>
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	e004      	b.n	8002f8a <HAL_ADC_Init+0x1ba>
 8002f80:	2310      	movs	r3, #16
 8002f82:	e002      	b.n	8002f8a <HAL_ADC_Init+0x1ba>
 8002f84:	2308      	movs	r3, #8
 8002f86:	e000      	b.n	8002f8a <HAL_ADC_Init+0x1ba>
 8002f88:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 8002f8a:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f92:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8002f94:	4313      	orrs	r3, r2
 8002f96:	61bb      	str	r3, [r7, #24]
 8002f98:	e00e      	b.n	8002fb8 <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	7e5b      	ldrb	r3, [r3, #25]
 8002f9e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002fa4:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 8002faa:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fb2:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d106      	bne.n	8002fd0 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc6:	3b01      	subs	r3, #1
 8002fc8:	045b      	lsls	r3, r3, #17
 8002fca:	69ba      	ldr	r2, [r7, #24]
 8002fcc:	4313      	orrs	r3, r2
 8002fce:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d009      	beq.n	8002fec <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fdc:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fe4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002fe6:	69ba      	ldr	r2, [r7, #24]
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4a26      	ldr	r2, [pc, #152]	@ (800308c <HAL_ADC_Init+0x2bc>)
 8002ff2:	4293      	cmp	r3, r2
 8002ff4:	d115      	bne.n	8003022 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	68da      	ldr	r2, [r3, #12]
 8002ffc:	4b26      	ldr	r3, [pc, #152]	@ (8003098 <HAL_ADC_Init+0x2c8>)
 8002ffe:	4013      	ands	r3, r2
 8003000:	687a      	ldr	r2, [r7, #4]
 8003002:	6812      	ldr	r2, [r2, #0]
 8003004:	69b9      	ldr	r1, [r7, #24]
 8003006:	430b      	orrs	r3, r1
 8003008:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	691b      	ldr	r3, [r3, #16]
 8003010:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	430a      	orrs	r2, r1
 800301e:	611a      	str	r2, [r3, #16]
 8003020:	e009      	b.n	8003036 <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	68da      	ldr	r2, [r3, #12]
 8003028:	4b1c      	ldr	r3, [pc, #112]	@ (800309c <HAL_ADC_Init+0x2cc>)
 800302a:	4013      	ands	r3, r2
 800302c:	687a      	ldr	r2, [r7, #4]
 800302e:	6812      	ldr	r2, [r2, #0]
 8003030:	69b9      	ldr	r1, [r7, #24]
 8003032:	430b      	orrs	r3, r1
 8003034:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	4618      	mov	r0, r3
 800303c:	f7ff fea1 	bl	8002d82 <LL_ADC_REG_IsConversionOngoing>
 8003040:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4618      	mov	r0, r3
 8003048:	f7ff feae 	bl	8002da8 <LL_ADC_INJ_IsConversionOngoing>
 800304c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	2b00      	cmp	r3, #0
 8003052:	f040 808e 	bne.w	8003172 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2b00      	cmp	r3, #0
 800305a:	f040 808a 	bne.w	8003172 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a0a      	ldr	r2, [pc, #40]	@ (800308c <HAL_ADC_Init+0x2bc>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d11b      	bne.n	80030a0 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	7e1b      	ldrb	r3, [r3, #24]
 800306c:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003074:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 8003076:	4313      	orrs	r3, r2
 8003078:	61bb      	str	r3, [r7, #24]
 800307a:	e018      	b.n	80030ae <HAL_ADC_Init+0x2de>
 800307c:	24000000 	.word	0x24000000
 8003080:	053e2d63 	.word	0x053e2d63
 8003084:	40022000 	.word	0x40022000
 8003088:	40022100 	.word	0x40022100
 800308c:	58026000 	.word	0x58026000
 8003090:	40022300 	.word	0x40022300
 8003094:	58026300 	.word	0x58026300
 8003098:	fff04007 	.word	0xfff04007
 800309c:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	7e1b      	ldrb	r3, [r3, #24]
 80030a4:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        tmpCFGR = (
 80030aa:	4313      	orrs	r3, r2
 80030ac:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	68da      	ldr	r2, [r3, #12]
 80030b4:	4b46      	ldr	r3, [pc, #280]	@ (80031d0 <HAL_ADC_Init+0x400>)
 80030b6:	4013      	ands	r3, r2
 80030b8:	687a      	ldr	r2, [r7, #4]
 80030ba:	6812      	ldr	r2, [r2, #0]
 80030bc:	69b9      	ldr	r1, [r7, #24]
 80030be:	430b      	orrs	r3, r1
 80030c0:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d137      	bne.n	800313c <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030d0:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a3f      	ldr	r2, [pc, #252]	@ (80031d4 <HAL_ADC_Init+0x404>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d116      	bne.n	800310a <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	691a      	ldr	r2, [r3, #16]
 80030e2:	4b3d      	ldr	r3, [pc, #244]	@ (80031d8 <HAL_ADC_Init+0x408>)
 80030e4:	4013      	ands	r3, r2
 80030e6:	687a      	ldr	r2, [r7, #4]
 80030e8:	6c91      	ldr	r1, [r2, #72]	@ 0x48
 80030ea:	687a      	ldr	r2, [r7, #4]
 80030ec:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80030ee:	4311      	orrs	r1, r2
 80030f0:	687a      	ldr	r2, [r7, #4]
 80030f2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80030f4:	4311      	orrs	r1, r2
 80030f6:	687a      	ldr	r2, [r7, #4]
 80030f8:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80030fa:	430a      	orrs	r2, r1
 80030fc:	431a      	orrs	r2, r3
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f042 0201 	orr.w	r2, r2, #1
 8003106:	611a      	str	r2, [r3, #16]
 8003108:	e020      	b.n	800314c <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	691a      	ldr	r2, [r3, #16]
 8003110:	4b32      	ldr	r3, [pc, #200]	@ (80031dc <HAL_ADC_Init+0x40c>)
 8003112:	4013      	ands	r3, r2
 8003114:	687a      	ldr	r2, [r7, #4]
 8003116:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003118:	3a01      	subs	r2, #1
 800311a:	0411      	lsls	r1, r2, #16
 800311c:	687a      	ldr	r2, [r7, #4]
 800311e:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003120:	4311      	orrs	r1, r2
 8003122:	687a      	ldr	r2, [r7, #4]
 8003124:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003126:	4311      	orrs	r1, r2
 8003128:	687a      	ldr	r2, [r7, #4]
 800312a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800312c:	430a      	orrs	r2, r1
 800312e:	431a      	orrs	r2, r3
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f042 0201 	orr.w	r2, r2, #1
 8003138:	611a      	str	r2, [r3, #16]
 800313a:	e007      	b.n	800314c <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	691a      	ldr	r2, [r3, #16]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f022 0201 	bic.w	r2, r2, #1
 800314a:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	691b      	ldr	r3, [r3, #16]
 8003152:	f023 4170 	bic.w	r1, r3, #4026531840	@ 0xf0000000
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	430a      	orrs	r2, r1
 8003160:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a1b      	ldr	r2, [pc, #108]	@ (80031d4 <HAL_ADC_Init+0x404>)
 8003168:	4293      	cmp	r3, r2
 800316a:	d002      	beq.n	8003172 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 800316c:	6878      	ldr	r0, [r7, #4]
 800316e:	f000 fd0b 	bl	8003b88 <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	691b      	ldr	r3, [r3, #16]
 8003176:	2b01      	cmp	r3, #1
 8003178:	d10c      	bne.n	8003194 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003180:	f023 010f 	bic.w	r1, r3, #15
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	69db      	ldr	r3, [r3, #28]
 8003188:	1e5a      	subs	r2, r3, #1
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	430a      	orrs	r2, r1
 8003190:	631a      	str	r2, [r3, #48]	@ 0x30
 8003192:	e007      	b.n	80031a4 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f022 020f 	bic.w	r2, r2, #15
 80031a2:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031a8:	f023 0303 	bic.w	r3, r3, #3
 80031ac:	f043 0201 	orr.w	r2, r3, #1
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	661a      	str	r2, [r3, #96]	@ 0x60
 80031b4:	e007      	b.n	80031c6 <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80031ba:	f043 0210 	orr.w	r2, r3, #16
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80031c6:	7ffb      	ldrb	r3, [r7, #31]
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3724      	adds	r7, #36	@ 0x24
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd90      	pop	{r4, r7, pc}
 80031d0:	ffffbffc 	.word	0xffffbffc
 80031d4:	58026000 	.word	0x58026000
 80031d8:	fc00f81f 	.word	0xfc00f81f
 80031dc:	fc00f81e 	.word	0xfc00f81e

080031e0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80031e0:	b590      	push	{r4, r7, lr}
 80031e2:	b0a5      	sub	sp, #148	@ 0x94
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80031ea:	2300      	movs	r3, #0
 80031ec:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80031f0:	2300      	movs	r3, #0
 80031f2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80031fa:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	68db      	ldr	r3, [r3, #12]
 8003200:	4aa4      	ldr	r2, [pc, #656]	@ (8003494 <HAL_ADC_ConfigChannel+0x2b4>)
 8003202:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800320a:	2b01      	cmp	r3, #1
 800320c:	d102      	bne.n	8003214 <HAL_ADC_ConfigChannel+0x34>
 800320e:	2302      	movs	r3, #2
 8003210:	f000 bca2 	b.w	8003b58 <HAL_ADC_ConfigChannel+0x978>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2201      	movs	r2, #1
 8003218:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4618      	mov	r0, r3
 8003222:	f7ff fdae 	bl	8002d82 <LL_ADC_REG_IsConversionOngoing>
 8003226:	4603      	mov	r3, r0
 8003228:	2b00      	cmp	r3, #0
 800322a:	f040 8486 	bne.w	8003b3a <HAL_ADC_ConfigChannel+0x95a>
  {
    if (!(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel)))
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	2b00      	cmp	r3, #0
 8003234:	db31      	blt.n	800329a <HAL_ADC_ConfigChannel+0xba>
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a97      	ldr	r2, [pc, #604]	@ (8003498 <HAL_ADC_ConfigChannel+0x2b8>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d02c      	beq.n	800329a <HAL_ADC_ConfigChannel+0xba>
      {
        /* ADC channels preselection */
        hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003248:	2b00      	cmp	r3, #0
 800324a:	d108      	bne.n	800325e <HAL_ADC_ConfigChannel+0x7e>
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	0e9b      	lsrs	r3, r3, #26
 8003252:	f003 031f 	and.w	r3, r3, #31
 8003256:	2201      	movs	r2, #1
 8003258:	fa02 f303 	lsl.w	r3, r2, r3
 800325c:	e016      	b.n	800328c <HAL_ADC_ConfigChannel+0xac>
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003264:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003266:	fa93 f3a3 	rbit	r3, r3
 800326a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800326c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800326e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8003270:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003272:	2b00      	cmp	r3, #0
 8003274:	d101      	bne.n	800327a <HAL_ADC_ConfigChannel+0x9a>
    return 32U;
 8003276:	2320      	movs	r3, #32
 8003278:	e003      	b.n	8003282 <HAL_ADC_ConfigChannel+0xa2>
  return __builtin_clz(value);
 800327a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800327c:	fab3 f383 	clz	r3, r3
 8003280:	b2db      	uxtb	r3, r3
 8003282:	f003 031f 	and.w	r3, r3, #31
 8003286:	2201      	movs	r2, #1
 8003288:	fa02 f303 	lsl.w	r3, r2, r3
 800328c:	687a      	ldr	r2, [r7, #4]
 800328e:	6812      	ldr	r2, [r2, #0]
 8003290:	69d1      	ldr	r1, [r2, #28]
 8003292:	687a      	ldr	r2, [r7, #4]
 8003294:	6812      	ldr	r2, [r2, #0]
 8003296:	430b      	orrs	r3, r1
 8003298:	61d3      	str	r3, [r2, #28]
      hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */
    }

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6818      	ldr	r0, [r3, #0]
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	6859      	ldr	r1, [r3, #4]
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	461a      	mov	r2, r3
 80032a8:	f7ff fc72 	bl	8002b90 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4618      	mov	r0, r3
 80032b2:	f7ff fd66 	bl	8002d82 <LL_ADC_REG_IsConversionOngoing>
 80032b6:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4618      	mov	r0, r3
 80032c0:	f7ff fd72 	bl	8002da8 <LL_ADC_INJ_IsConversionOngoing>
 80032c4:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80032c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	f040 824a 	bne.w	8003766 <HAL_ADC_ConfigChannel+0x586>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80032d2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	f040 8245 	bne.w	8003766 <HAL_ADC_ConfigChannel+0x586>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6818      	ldr	r0, [r3, #0]
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	6819      	ldr	r1, [r3, #0]
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	689b      	ldr	r3, [r3, #8]
 80032e8:	461a      	mov	r2, r3
 80032ea:	f7ff fc7d 	bl	8002be8 <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	4a69      	ldr	r2, [pc, #420]	@ (8003498 <HAL_ADC_ConfigChannel+0x2b8>)
 80032f4:	4293      	cmp	r3, r2
 80032f6:	d10d      	bne.n	8003314 <HAL_ADC_ConfigChannel+0x134>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	695a      	ldr	r2, [r3, #20]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	68db      	ldr	r3, [r3, #12]
 8003302:	08db      	lsrs	r3, r3, #3
 8003304:	f003 0303 	and.w	r3, r3, #3
 8003308:	005b      	lsls	r3, r3, #1
 800330a:	fa02 f303 	lsl.w	r3, r2, r3
 800330e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003312:	e032      	b.n	800337a <HAL_ADC_ConfigChannel+0x19a>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003314:	4b61      	ldr	r3, [pc, #388]	@ (800349c <HAL_ADC_ConfigChannel+0x2bc>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800331c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003320:	d10b      	bne.n	800333a <HAL_ADC_ConfigChannel+0x15a>
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	695a      	ldr	r2, [r3, #20]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	089b      	lsrs	r3, r3, #2
 800332e:	f003 0307 	and.w	r3, r3, #7
 8003332:	005b      	lsls	r3, r3, #1
 8003334:	fa02 f303 	lsl.w	r3, r2, r3
 8003338:	e01d      	b.n	8003376 <HAL_ADC_ConfigChannel+0x196>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	68db      	ldr	r3, [r3, #12]
 8003340:	f003 0310 	and.w	r3, r3, #16
 8003344:	2b00      	cmp	r3, #0
 8003346:	d10b      	bne.n	8003360 <HAL_ADC_ConfigChannel+0x180>
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	695a      	ldr	r2, [r3, #20]
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	089b      	lsrs	r3, r3, #2
 8003354:	f003 0307 	and.w	r3, r3, #7
 8003358:	005b      	lsls	r3, r3, #1
 800335a:	fa02 f303 	lsl.w	r3, r2, r3
 800335e:	e00a      	b.n	8003376 <HAL_ADC_ConfigChannel+0x196>
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	695a      	ldr	r2, [r3, #20]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	68db      	ldr	r3, [r3, #12]
 800336a:	089b      	lsrs	r3, r3, #2
 800336c:	f003 0304 	and.w	r3, r3, #4
 8003370:	005b      	lsls	r3, r3, #1
 8003372:	fa02 f303 	lsl.w	r3, r2, r3
 8003376:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
      }

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	691b      	ldr	r3, [r3, #16]
 800337e:	2b04      	cmp	r3, #4
 8003380:	d048      	beq.n	8003414 <HAL_ADC_ConfigChannel+0x234>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6818      	ldr	r0, [r3, #0]
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	6919      	ldr	r1, [r3, #16]
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003392:	f7ff fb0b 	bl	80029ac <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	4a3f      	ldr	r2, [pc, #252]	@ (8003498 <HAL_ADC_ConfigChannel+0x2b8>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d119      	bne.n	80033d4 <HAL_ADC_ConfigChannel+0x1f4>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6818      	ldr	r0, [r3, #0]
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	6919      	ldr	r1, [r3, #16]
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	69db      	ldr	r3, [r3, #28]
 80033ac:	461a      	mov	r2, r3
 80033ae:	f7ff fba3 	bl	8002af8 <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6818      	ldr	r0, [r3, #0]
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	6919      	ldr	r1, [r3, #16]
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033c0:	2b01      	cmp	r3, #1
 80033c2:	d102      	bne.n	80033ca <HAL_ADC_ConfigChannel+0x1ea>
 80033c4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80033c8:	e000      	b.n	80033cc <HAL_ADC_ConfigChannel+0x1ec>
 80033ca:	2300      	movs	r3, #0
 80033cc:	461a      	mov	r2, r3
 80033ce:	f7ff fb71 	bl	8002ab4 <LL_ADC_SetOffsetSaturation>
 80033d2:	e1c8      	b.n	8003766 <HAL_ADC_ConfigChannel+0x586>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6818      	ldr	r0, [r3, #0]
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	6919      	ldr	r1, [r3, #16]
 80033dc:	683b      	ldr	r3, [r7, #0]
 80033de:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80033e2:	2b01      	cmp	r3, #1
 80033e4:	d102      	bne.n	80033ec <HAL_ADC_ConfigChannel+0x20c>
 80033e6:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80033ea:	e000      	b.n	80033ee <HAL_ADC_ConfigChannel+0x20e>
 80033ec:	2300      	movs	r3, #0
 80033ee:	461a      	mov	r2, r3
 80033f0:	f7ff fb3e 	bl	8002a70 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6818      	ldr	r0, [r3, #0]
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	6919      	ldr	r1, [r3, #16]
 80033fc:	683b      	ldr	r3, [r7, #0]
 80033fe:	7e1b      	ldrb	r3, [r3, #24]
 8003400:	2b01      	cmp	r3, #1
 8003402:	d102      	bne.n	800340a <HAL_ADC_ConfigChannel+0x22a>
 8003404:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003408:	e000      	b.n	800340c <HAL_ADC_ConfigChannel+0x22c>
 800340a:	2300      	movs	r3, #0
 800340c:	461a      	mov	r2, r3
 800340e:	f7ff fb15 	bl	8002a3c <LL_ADC_SetDataRightShift>
 8003412:	e1a8      	b.n	8003766 <HAL_ADC_ConfigChannel+0x586>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a1f      	ldr	r2, [pc, #124]	@ (8003498 <HAL_ADC_ConfigChannel+0x2b8>)
 800341a:	4293      	cmp	r3, r2
 800341c:	f040 815b 	bne.w	80036d6 <HAL_ADC_ConfigChannel+0x4f6>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	2100      	movs	r1, #0
 8003426:	4618      	mov	r0, r3
 8003428:	f7ff faf2 	bl	8002a10 <LL_ADC_GetOffsetChannel>
 800342c:	4603      	mov	r3, r0
 800342e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003432:	2b00      	cmp	r3, #0
 8003434:	d10a      	bne.n	800344c <HAL_ADC_ConfigChannel+0x26c>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	2100      	movs	r1, #0
 800343c:	4618      	mov	r0, r3
 800343e:	f7ff fae7 	bl	8002a10 <LL_ADC_GetOffsetChannel>
 8003442:	4603      	mov	r3, r0
 8003444:	0e9b      	lsrs	r3, r3, #26
 8003446:	f003 021f 	and.w	r2, r3, #31
 800344a:	e017      	b.n	800347c <HAL_ADC_ConfigChannel+0x29c>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	2100      	movs	r1, #0
 8003452:	4618      	mov	r0, r3
 8003454:	f7ff fadc 	bl	8002a10 <LL_ADC_GetOffsetChannel>
 8003458:	4603      	mov	r3, r0
 800345a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800345c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800345e:	fa93 f3a3 	rbit	r3, r3
 8003462:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003464:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003466:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8003468:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800346a:	2b00      	cmp	r3, #0
 800346c:	d101      	bne.n	8003472 <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800346e:	2320      	movs	r3, #32
 8003470:	e003      	b.n	800347a <HAL_ADC_ConfigChannel+0x29a>
  return __builtin_clz(value);
 8003472:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003474:	fab3 f383 	clz	r3, r3
 8003478:	b2db      	uxtb	r3, r3
 800347a:	461a      	mov	r2, r3
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003484:	2b00      	cmp	r3, #0
 8003486:	d10b      	bne.n	80034a0 <HAL_ADC_ConfigChannel+0x2c0>
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	0e9b      	lsrs	r3, r3, #26
 800348e:	f003 031f 	and.w	r3, r3, #31
 8003492:	e017      	b.n	80034c4 <HAL_ADC_ConfigChannel+0x2e4>
 8003494:	47ff0000 	.word	0x47ff0000
 8003498:	58026000 	.word	0x58026000
 800349c:	5c001000 	.word	0x5c001000
 80034a0:	683b      	ldr	r3, [r7, #0]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80034a8:	fa93 f3a3 	rbit	r3, r3
 80034ac:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80034ae:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80034b0:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80034b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d101      	bne.n	80034bc <HAL_ADC_ConfigChannel+0x2dc>
    return 32U;
 80034b8:	2320      	movs	r3, #32
 80034ba:	e003      	b.n	80034c4 <HAL_ADC_ConfigChannel+0x2e4>
  return __builtin_clz(value);
 80034bc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80034be:	fab3 f383 	clz	r3, r3
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	429a      	cmp	r2, r3
 80034c6:	d106      	bne.n	80034d6 <HAL_ADC_ConfigChannel+0x2f6>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	2200      	movs	r2, #0
 80034ce:	2100      	movs	r1, #0
 80034d0:	4618      	mov	r0, r3
 80034d2:	f7ff fb33 	bl	8002b3c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	2101      	movs	r1, #1
 80034dc:	4618      	mov	r0, r3
 80034de:	f7ff fa97 	bl	8002a10 <LL_ADC_GetOffsetChannel>
 80034e2:	4603      	mov	r3, r0
 80034e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d10a      	bne.n	8003502 <HAL_ADC_ConfigChannel+0x322>
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	2101      	movs	r1, #1
 80034f2:	4618      	mov	r0, r3
 80034f4:	f7ff fa8c 	bl	8002a10 <LL_ADC_GetOffsetChannel>
 80034f8:	4603      	mov	r3, r0
 80034fa:	0e9b      	lsrs	r3, r3, #26
 80034fc:	f003 021f 	and.w	r2, r3, #31
 8003500:	e017      	b.n	8003532 <HAL_ADC_ConfigChannel+0x352>
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	2101      	movs	r1, #1
 8003508:	4618      	mov	r0, r3
 800350a:	f7ff fa81 	bl	8002a10 <LL_ADC_GetOffsetChannel>
 800350e:	4603      	mov	r3, r0
 8003510:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003512:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003514:	fa93 f3a3 	rbit	r3, r3
 8003518:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800351a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800351c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800351e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003520:	2b00      	cmp	r3, #0
 8003522:	d101      	bne.n	8003528 <HAL_ADC_ConfigChannel+0x348>
    return 32U;
 8003524:	2320      	movs	r3, #32
 8003526:	e003      	b.n	8003530 <HAL_ADC_ConfigChannel+0x350>
  return __builtin_clz(value);
 8003528:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800352a:	fab3 f383 	clz	r3, r3
 800352e:	b2db      	uxtb	r3, r3
 8003530:	461a      	mov	r2, r3
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800353a:	2b00      	cmp	r3, #0
 800353c:	d105      	bne.n	800354a <HAL_ADC_ConfigChannel+0x36a>
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	0e9b      	lsrs	r3, r3, #26
 8003544:	f003 031f 	and.w	r3, r3, #31
 8003548:	e011      	b.n	800356e <HAL_ADC_ConfigChannel+0x38e>
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003550:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003552:	fa93 f3a3 	rbit	r3, r3
 8003556:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8003558:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800355a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800355c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800355e:	2b00      	cmp	r3, #0
 8003560:	d101      	bne.n	8003566 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8003562:	2320      	movs	r3, #32
 8003564:	e003      	b.n	800356e <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8003566:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003568:	fab3 f383 	clz	r3, r3
 800356c:	b2db      	uxtb	r3, r3
 800356e:	429a      	cmp	r2, r3
 8003570:	d106      	bne.n	8003580 <HAL_ADC_ConfigChannel+0x3a0>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	2200      	movs	r2, #0
 8003578:	2101      	movs	r1, #1
 800357a:	4618      	mov	r0, r3
 800357c:	f7ff fade 	bl	8002b3c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	2102      	movs	r1, #2
 8003586:	4618      	mov	r0, r3
 8003588:	f7ff fa42 	bl	8002a10 <LL_ADC_GetOffsetChannel>
 800358c:	4603      	mov	r3, r0
 800358e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003592:	2b00      	cmp	r3, #0
 8003594:	d10a      	bne.n	80035ac <HAL_ADC_ConfigChannel+0x3cc>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	2102      	movs	r1, #2
 800359c:	4618      	mov	r0, r3
 800359e:	f7ff fa37 	bl	8002a10 <LL_ADC_GetOffsetChannel>
 80035a2:	4603      	mov	r3, r0
 80035a4:	0e9b      	lsrs	r3, r3, #26
 80035a6:	f003 021f 	and.w	r2, r3, #31
 80035aa:	e017      	b.n	80035dc <HAL_ADC_ConfigChannel+0x3fc>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	2102      	movs	r1, #2
 80035b2:	4618      	mov	r0, r3
 80035b4:	f7ff fa2c 	bl	8002a10 <LL_ADC_GetOffsetChannel>
 80035b8:	4603      	mov	r3, r0
 80035ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035be:	fa93 f3a3 	rbit	r3, r3
 80035c2:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80035c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80035c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d101      	bne.n	80035d2 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 80035ce:	2320      	movs	r3, #32
 80035d0:	e003      	b.n	80035da <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 80035d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035d4:	fab3 f383 	clz	r3, r3
 80035d8:	b2db      	uxtb	r3, r3
 80035da:	461a      	mov	r2, r3
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d105      	bne.n	80035f4 <HAL_ADC_ConfigChannel+0x414>
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	0e9b      	lsrs	r3, r3, #26
 80035ee:	f003 031f 	and.w	r3, r3, #31
 80035f2:	e011      	b.n	8003618 <HAL_ADC_ConfigChannel+0x438>
 80035f4:	683b      	ldr	r3, [r7, #0]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035fc:	fa93 f3a3 	rbit	r3, r3
 8003600:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8003602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003604:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003608:	2b00      	cmp	r3, #0
 800360a:	d101      	bne.n	8003610 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 800360c:	2320      	movs	r3, #32
 800360e:	e003      	b.n	8003618 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8003610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003612:	fab3 f383 	clz	r3, r3
 8003616:	b2db      	uxtb	r3, r3
 8003618:	429a      	cmp	r2, r3
 800361a:	d106      	bne.n	800362a <HAL_ADC_ConfigChannel+0x44a>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	2200      	movs	r2, #0
 8003622:	2102      	movs	r1, #2
 8003624:	4618      	mov	r0, r3
 8003626:	f7ff fa89 	bl	8002b3c <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	2103      	movs	r1, #3
 8003630:	4618      	mov	r0, r3
 8003632:	f7ff f9ed 	bl	8002a10 <LL_ADC_GetOffsetChannel>
 8003636:	4603      	mov	r3, r0
 8003638:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800363c:	2b00      	cmp	r3, #0
 800363e:	d10a      	bne.n	8003656 <HAL_ADC_ConfigChannel+0x476>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	2103      	movs	r1, #3
 8003646:	4618      	mov	r0, r3
 8003648:	f7ff f9e2 	bl	8002a10 <LL_ADC_GetOffsetChannel>
 800364c:	4603      	mov	r3, r0
 800364e:	0e9b      	lsrs	r3, r3, #26
 8003650:	f003 021f 	and.w	r2, r3, #31
 8003654:	e017      	b.n	8003686 <HAL_ADC_ConfigChannel+0x4a6>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	2103      	movs	r1, #3
 800365c:	4618      	mov	r0, r3
 800365e:	f7ff f9d7 	bl	8002a10 <LL_ADC_GetOffsetChannel>
 8003662:	4603      	mov	r3, r0
 8003664:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003666:	6a3b      	ldr	r3, [r7, #32]
 8003668:	fa93 f3a3 	rbit	r3, r3
 800366c:	61fb      	str	r3, [r7, #28]
  return result;
 800366e:	69fb      	ldr	r3, [r7, #28]
 8003670:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8003672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003674:	2b00      	cmp	r3, #0
 8003676:	d101      	bne.n	800367c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003678:	2320      	movs	r3, #32
 800367a:	e003      	b.n	8003684 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800367c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800367e:	fab3 f383 	clz	r3, r3
 8003682:	b2db      	uxtb	r3, r3
 8003684:	461a      	mov	r2, r3
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800368e:	2b00      	cmp	r3, #0
 8003690:	d105      	bne.n	800369e <HAL_ADC_ConfigChannel+0x4be>
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	0e9b      	lsrs	r3, r3, #26
 8003698:	f003 031f 	and.w	r3, r3, #31
 800369c:	e011      	b.n	80036c2 <HAL_ADC_ConfigChannel+0x4e2>
 800369e:	683b      	ldr	r3, [r7, #0]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036a4:	697b      	ldr	r3, [r7, #20]
 80036a6:	fa93 f3a3 	rbit	r3, r3
 80036aa:	613b      	str	r3, [r7, #16]
  return result;
 80036ac:	693b      	ldr	r3, [r7, #16]
 80036ae:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80036b0:	69bb      	ldr	r3, [r7, #24]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d101      	bne.n	80036ba <HAL_ADC_ConfigChannel+0x4da>
    return 32U;
 80036b6:	2320      	movs	r3, #32
 80036b8:	e003      	b.n	80036c2 <HAL_ADC_ConfigChannel+0x4e2>
  return __builtin_clz(value);
 80036ba:	69bb      	ldr	r3, [r7, #24]
 80036bc:	fab3 f383 	clz	r3, r3
 80036c0:	b2db      	uxtb	r3, r3
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d14f      	bne.n	8003766 <HAL_ADC_ConfigChannel+0x586>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	2200      	movs	r2, #0
 80036cc:	2103      	movs	r1, #3
 80036ce:	4618      	mov	r0, r3
 80036d0:	f7ff fa34 	bl	8002b3c <LL_ADC_SetOffsetState>
 80036d4:	e047      	b.n	8003766 <HAL_ADC_ConfigChannel+0x586>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036dc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	069b      	lsls	r3, r3, #26
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d107      	bne.n	80036fa <HAL_ADC_ConfigChannel+0x51a>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80036f8:	661a      	str	r2, [r3, #96]	@ 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003700:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003704:	683b      	ldr	r3, [r7, #0]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	069b      	lsls	r3, r3, #26
 800370a:	429a      	cmp	r2, r3
 800370c:	d107      	bne.n	800371e <HAL_ADC_ConfigChannel+0x53e>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800371c:	665a      	str	r2, [r3, #100]	@ 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003724:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	069b      	lsls	r3, r3, #26
 800372e:	429a      	cmp	r2, r3
 8003730:	d107      	bne.n	8003742 <HAL_ADC_ConfigChannel+0x562>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003740:	669a      	str	r2, [r3, #104]	@ 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003748:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	069b      	lsls	r3, r3, #26
 8003752:	429a      	cmp	r2, r3
 8003754:	d107      	bne.n	8003766 <HAL_ADC_ConfigChannel+0x586>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8003764:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4618      	mov	r0, r3
 800376c:	f7ff faf6 	bl	8002d5c <LL_ADC_IsEnabled>
 8003770:	4603      	mov	r3, r0
 8003772:	2b00      	cmp	r3, #0
 8003774:	f040 81ea 	bne.w	8003b4c <HAL_ADC_ConfigChannel+0x96c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6818      	ldr	r0, [r3, #0]
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	6819      	ldr	r1, [r3, #0]
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	461a      	mov	r2, r3
 8003786:	f7ff fa5b 	bl	8002c40 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	68db      	ldr	r3, [r3, #12]
 800378e:	4a7a      	ldr	r2, [pc, #488]	@ (8003978 <HAL_ADC_ConfigChannel+0x798>)
 8003790:	4293      	cmp	r3, r2
 8003792:	f040 80e0 	bne.w	8003956 <HAL_ADC_ConfigChannel+0x776>
      {
        /* Set ADC channel preselection of corresponding negative channel */
        LL_ADC_SetChannelPreselection(hadc->Instance, ADC_CHANNEL_DIFF_NEG_INPUT(hadc, sConfig->Channel));
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4977      	ldr	r1, [pc, #476]	@ (800397c <HAL_ADC_ConfigChannel+0x79c>)
 80037a0:	428b      	cmp	r3, r1
 80037a2:	d147      	bne.n	8003834 <HAL_ADC_ConfigChannel+0x654>
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	4975      	ldr	r1, [pc, #468]	@ (8003980 <HAL_ADC_ConfigChannel+0x7a0>)
 80037aa:	428b      	cmp	r3, r1
 80037ac:	d040      	beq.n	8003830 <HAL_ADC_ConfigChannel+0x650>
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4974      	ldr	r1, [pc, #464]	@ (8003984 <HAL_ADC_ConfigChannel+0x7a4>)
 80037b4:	428b      	cmp	r3, r1
 80037b6:	d039      	beq.n	800382c <HAL_ADC_ConfigChannel+0x64c>
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4972      	ldr	r1, [pc, #456]	@ (8003988 <HAL_ADC_ConfigChannel+0x7a8>)
 80037be:	428b      	cmp	r3, r1
 80037c0:	d032      	beq.n	8003828 <HAL_ADC_ConfigChannel+0x648>
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4971      	ldr	r1, [pc, #452]	@ (800398c <HAL_ADC_ConfigChannel+0x7ac>)
 80037c8:	428b      	cmp	r3, r1
 80037ca:	d02b      	beq.n	8003824 <HAL_ADC_ConfigChannel+0x644>
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	496f      	ldr	r1, [pc, #444]	@ (8003990 <HAL_ADC_ConfigChannel+0x7b0>)
 80037d2:	428b      	cmp	r3, r1
 80037d4:	d024      	beq.n	8003820 <HAL_ADC_ConfigChannel+0x640>
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	496e      	ldr	r1, [pc, #440]	@ (8003994 <HAL_ADC_ConfigChannel+0x7b4>)
 80037dc:	428b      	cmp	r3, r1
 80037de:	d01d      	beq.n	800381c <HAL_ADC_ConfigChannel+0x63c>
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	496c      	ldr	r1, [pc, #432]	@ (8003998 <HAL_ADC_ConfigChannel+0x7b8>)
 80037e6:	428b      	cmp	r3, r1
 80037e8:	d016      	beq.n	8003818 <HAL_ADC_ConfigChannel+0x638>
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	496b      	ldr	r1, [pc, #428]	@ (800399c <HAL_ADC_ConfigChannel+0x7bc>)
 80037f0:	428b      	cmp	r3, r1
 80037f2:	d00f      	beq.n	8003814 <HAL_ADC_ConfigChannel+0x634>
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4969      	ldr	r1, [pc, #420]	@ (80039a0 <HAL_ADC_ConfigChannel+0x7c0>)
 80037fa:	428b      	cmp	r3, r1
 80037fc:	d008      	beq.n	8003810 <HAL_ADC_ConfigChannel+0x630>
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4968      	ldr	r1, [pc, #416]	@ (80039a4 <HAL_ADC_ConfigChannel+0x7c4>)
 8003804:	428b      	cmp	r3, r1
 8003806:	d101      	bne.n	800380c <HAL_ADC_ConfigChannel+0x62c>
 8003808:	4b67      	ldr	r3, [pc, #412]	@ (80039a8 <HAL_ADC_ConfigChannel+0x7c8>)
 800380a:	e0a0      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 800380c:	2300      	movs	r3, #0
 800380e:	e09e      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 8003810:	4b66      	ldr	r3, [pc, #408]	@ (80039ac <HAL_ADC_ConfigChannel+0x7cc>)
 8003812:	e09c      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 8003814:	4b66      	ldr	r3, [pc, #408]	@ (80039b0 <HAL_ADC_ConfigChannel+0x7d0>)
 8003816:	e09a      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 8003818:	4b60      	ldr	r3, [pc, #384]	@ (800399c <HAL_ADC_ConfigChannel+0x7bc>)
 800381a:	e098      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 800381c:	4b5e      	ldr	r3, [pc, #376]	@ (8003998 <HAL_ADC_ConfigChannel+0x7b8>)
 800381e:	e096      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 8003820:	4b64      	ldr	r3, [pc, #400]	@ (80039b4 <HAL_ADC_ConfigChannel+0x7d4>)
 8003822:	e094      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 8003824:	4b64      	ldr	r3, [pc, #400]	@ (80039b8 <HAL_ADC_ConfigChannel+0x7d8>)
 8003826:	e092      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 8003828:	4b64      	ldr	r3, [pc, #400]	@ (80039bc <HAL_ADC_ConfigChannel+0x7dc>)
 800382a:	e090      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 800382c:	4b64      	ldr	r3, [pc, #400]	@ (80039c0 <HAL_ADC_ConfigChannel+0x7e0>)
 800382e:	e08e      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 8003830:	2301      	movs	r3, #1
 8003832:	e08c      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4962      	ldr	r1, [pc, #392]	@ (80039c4 <HAL_ADC_ConfigChannel+0x7e4>)
 800383a:	428b      	cmp	r3, r1
 800383c:	d140      	bne.n	80038c0 <HAL_ADC_ConfigChannel+0x6e0>
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	494f      	ldr	r1, [pc, #316]	@ (8003980 <HAL_ADC_ConfigChannel+0x7a0>)
 8003844:	428b      	cmp	r3, r1
 8003846:	d039      	beq.n	80038bc <HAL_ADC_ConfigChannel+0x6dc>
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	494d      	ldr	r1, [pc, #308]	@ (8003984 <HAL_ADC_ConfigChannel+0x7a4>)
 800384e:	428b      	cmp	r3, r1
 8003850:	d032      	beq.n	80038b8 <HAL_ADC_ConfigChannel+0x6d8>
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	494c      	ldr	r1, [pc, #304]	@ (8003988 <HAL_ADC_ConfigChannel+0x7a8>)
 8003858:	428b      	cmp	r3, r1
 800385a:	d02b      	beq.n	80038b4 <HAL_ADC_ConfigChannel+0x6d4>
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	494a      	ldr	r1, [pc, #296]	@ (800398c <HAL_ADC_ConfigChannel+0x7ac>)
 8003862:	428b      	cmp	r3, r1
 8003864:	d024      	beq.n	80038b0 <HAL_ADC_ConfigChannel+0x6d0>
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4949      	ldr	r1, [pc, #292]	@ (8003990 <HAL_ADC_ConfigChannel+0x7b0>)
 800386c:	428b      	cmp	r3, r1
 800386e:	d01d      	beq.n	80038ac <HAL_ADC_ConfigChannel+0x6cc>
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4947      	ldr	r1, [pc, #284]	@ (8003994 <HAL_ADC_ConfigChannel+0x7b4>)
 8003876:	428b      	cmp	r3, r1
 8003878:	d016      	beq.n	80038a8 <HAL_ADC_ConfigChannel+0x6c8>
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4946      	ldr	r1, [pc, #280]	@ (8003998 <HAL_ADC_ConfigChannel+0x7b8>)
 8003880:	428b      	cmp	r3, r1
 8003882:	d00f      	beq.n	80038a4 <HAL_ADC_ConfigChannel+0x6c4>
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4944      	ldr	r1, [pc, #272]	@ (800399c <HAL_ADC_ConfigChannel+0x7bc>)
 800388a:	428b      	cmp	r3, r1
 800388c:	d008      	beq.n	80038a0 <HAL_ADC_ConfigChannel+0x6c0>
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4944      	ldr	r1, [pc, #272]	@ (80039a4 <HAL_ADC_ConfigChannel+0x7c4>)
 8003894:	428b      	cmp	r3, r1
 8003896:	d101      	bne.n	800389c <HAL_ADC_ConfigChannel+0x6bc>
 8003898:	4b43      	ldr	r3, [pc, #268]	@ (80039a8 <HAL_ADC_ConfigChannel+0x7c8>)
 800389a:	e058      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 800389c:	2300      	movs	r3, #0
 800389e:	e056      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 80038a0:	4b43      	ldr	r3, [pc, #268]	@ (80039b0 <HAL_ADC_ConfigChannel+0x7d0>)
 80038a2:	e054      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 80038a4:	4b3d      	ldr	r3, [pc, #244]	@ (800399c <HAL_ADC_ConfigChannel+0x7bc>)
 80038a6:	e052      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 80038a8:	4b3b      	ldr	r3, [pc, #236]	@ (8003998 <HAL_ADC_ConfigChannel+0x7b8>)
 80038aa:	e050      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 80038ac:	4b41      	ldr	r3, [pc, #260]	@ (80039b4 <HAL_ADC_ConfigChannel+0x7d4>)
 80038ae:	e04e      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 80038b0:	4b41      	ldr	r3, [pc, #260]	@ (80039b8 <HAL_ADC_ConfigChannel+0x7d8>)
 80038b2:	e04c      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 80038b4:	4b41      	ldr	r3, [pc, #260]	@ (80039bc <HAL_ADC_ConfigChannel+0x7dc>)
 80038b6:	e04a      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 80038b8:	4b41      	ldr	r3, [pc, #260]	@ (80039c0 <HAL_ADC_ConfigChannel+0x7e0>)
 80038ba:	e048      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 80038bc:	2301      	movs	r3, #1
 80038be:	e046      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4940      	ldr	r1, [pc, #256]	@ (80039c8 <HAL_ADC_ConfigChannel+0x7e8>)
 80038c6:	428b      	cmp	r3, r1
 80038c8:	d140      	bne.n	800394c <HAL_ADC_ConfigChannel+0x76c>
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	492c      	ldr	r1, [pc, #176]	@ (8003980 <HAL_ADC_ConfigChannel+0x7a0>)
 80038d0:	428b      	cmp	r3, r1
 80038d2:	d039      	beq.n	8003948 <HAL_ADC_ConfigChannel+0x768>
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	492a      	ldr	r1, [pc, #168]	@ (8003984 <HAL_ADC_ConfigChannel+0x7a4>)
 80038da:	428b      	cmp	r3, r1
 80038dc:	d032      	beq.n	8003944 <HAL_ADC_ConfigChannel+0x764>
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4929      	ldr	r1, [pc, #164]	@ (8003988 <HAL_ADC_ConfigChannel+0x7a8>)
 80038e4:	428b      	cmp	r3, r1
 80038e6:	d02b      	beq.n	8003940 <HAL_ADC_ConfigChannel+0x760>
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4927      	ldr	r1, [pc, #156]	@ (800398c <HAL_ADC_ConfigChannel+0x7ac>)
 80038ee:	428b      	cmp	r3, r1
 80038f0:	d024      	beq.n	800393c <HAL_ADC_ConfigChannel+0x75c>
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4926      	ldr	r1, [pc, #152]	@ (8003990 <HAL_ADC_ConfigChannel+0x7b0>)
 80038f8:	428b      	cmp	r3, r1
 80038fa:	d01d      	beq.n	8003938 <HAL_ADC_ConfigChannel+0x758>
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4924      	ldr	r1, [pc, #144]	@ (8003994 <HAL_ADC_ConfigChannel+0x7b4>)
 8003902:	428b      	cmp	r3, r1
 8003904:	d016      	beq.n	8003934 <HAL_ADC_ConfigChannel+0x754>
 8003906:	683b      	ldr	r3, [r7, #0]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4923      	ldr	r1, [pc, #140]	@ (8003998 <HAL_ADC_ConfigChannel+0x7b8>)
 800390c:	428b      	cmp	r3, r1
 800390e:	d00f      	beq.n	8003930 <HAL_ADC_ConfigChannel+0x750>
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4926      	ldr	r1, [pc, #152]	@ (80039b0 <HAL_ADC_ConfigChannel+0x7d0>)
 8003916:	428b      	cmp	r3, r1
 8003918:	d008      	beq.n	800392c <HAL_ADC_ConfigChannel+0x74c>
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	492b      	ldr	r1, [pc, #172]	@ (80039cc <HAL_ADC_ConfigChannel+0x7ec>)
 8003920:	428b      	cmp	r3, r1
 8003922:	d101      	bne.n	8003928 <HAL_ADC_ConfigChannel+0x748>
 8003924:	4b2a      	ldr	r3, [pc, #168]	@ (80039d0 <HAL_ADC_ConfigChannel+0x7f0>)
 8003926:	e012      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 8003928:	2300      	movs	r3, #0
 800392a:	e010      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 800392c:	4b27      	ldr	r3, [pc, #156]	@ (80039cc <HAL_ADC_ConfigChannel+0x7ec>)
 800392e:	e00e      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 8003930:	4b1a      	ldr	r3, [pc, #104]	@ (800399c <HAL_ADC_ConfigChannel+0x7bc>)
 8003932:	e00c      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 8003934:	4b18      	ldr	r3, [pc, #96]	@ (8003998 <HAL_ADC_ConfigChannel+0x7b8>)
 8003936:	e00a      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 8003938:	4b1e      	ldr	r3, [pc, #120]	@ (80039b4 <HAL_ADC_ConfigChannel+0x7d4>)
 800393a:	e008      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 800393c:	4b1e      	ldr	r3, [pc, #120]	@ (80039b8 <HAL_ADC_ConfigChannel+0x7d8>)
 800393e:	e006      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 8003940:	4b1e      	ldr	r3, [pc, #120]	@ (80039bc <HAL_ADC_ConfigChannel+0x7dc>)
 8003942:	e004      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 8003944:	4b1e      	ldr	r3, [pc, #120]	@ (80039c0 <HAL_ADC_ConfigChannel+0x7e0>)
 8003946:	e002      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 8003948:	2301      	movs	r3, #1
 800394a:	e000      	b.n	800394e <HAL_ADC_ConfigChannel+0x76e>
 800394c:	2300      	movs	r3, #0
 800394e:	4619      	mov	r1, r3
 8003950:	4610      	mov	r0, r2
 8003952:	f7fe fff1 	bl	8002938 <LL_ADC_SetChannelPreselection>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003956:	683b      	ldr	r3, [r7, #0]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	2b00      	cmp	r3, #0
 800395c:	f280 80f6 	bge.w	8003b4c <HAL_ADC_ConfigChannel+0x96c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a05      	ldr	r2, [pc, #20]	@ (800397c <HAL_ADC_ConfigChannel+0x79c>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d004      	beq.n	8003974 <HAL_ADC_ConfigChannel+0x794>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a15      	ldr	r2, [pc, #84]	@ (80039c4 <HAL_ADC_ConfigChannel+0x7e4>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d131      	bne.n	80039d8 <HAL_ADC_ConfigChannel+0x7f8>
 8003974:	4b17      	ldr	r3, [pc, #92]	@ (80039d4 <HAL_ADC_ConfigChannel+0x7f4>)
 8003976:	e030      	b.n	80039da <HAL_ADC_ConfigChannel+0x7fa>
 8003978:	47ff0000 	.word	0x47ff0000
 800397c:	40022000 	.word	0x40022000
 8003980:	04300002 	.word	0x04300002
 8003984:	08600004 	.word	0x08600004
 8003988:	0c900008 	.word	0x0c900008
 800398c:	10c00010 	.word	0x10c00010
 8003990:	14f00020 	.word	0x14f00020
 8003994:	2a000400 	.word	0x2a000400
 8003998:	2e300800 	.word	0x2e300800
 800399c:	32601000 	.word	0x32601000
 80039a0:	43210000 	.word	0x43210000
 80039a4:	4b840000 	.word	0x4b840000
 80039a8:	4fb80000 	.word	0x4fb80000
 80039ac:	47520000 	.word	0x47520000
 80039b0:	36902000 	.word	0x36902000
 80039b4:	25b00200 	.word	0x25b00200
 80039b8:	21800100 	.word	0x21800100
 80039bc:	1d500080 	.word	0x1d500080
 80039c0:	19200040 	.word	0x19200040
 80039c4:	40022100 	.word	0x40022100
 80039c8:	58026000 	.word	0x58026000
 80039cc:	3ac04000 	.word	0x3ac04000
 80039d0:	3ef08000 	.word	0x3ef08000
 80039d4:	40022300 	.word	0x40022300
 80039d8:	4b61      	ldr	r3, [pc, #388]	@ (8003b60 <HAL_ADC_ConfigChannel+0x980>)
 80039da:	4618      	mov	r0, r3
 80039dc:	f7fe ff9e 	bl	800291c <LL_ADC_GetCommonPathInternalCh>
 80039e0:	67f8      	str	r0, [r7, #124]	@ 0x7c

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4a5f      	ldr	r2, [pc, #380]	@ (8003b64 <HAL_ADC_ConfigChannel+0x984>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d004      	beq.n	80039f6 <HAL_ADC_ConfigChannel+0x816>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a5d      	ldr	r2, [pc, #372]	@ (8003b68 <HAL_ADC_ConfigChannel+0x988>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d10e      	bne.n	8003a14 <HAL_ADC_ConfigChannel+0x834>
 80039f6:	485b      	ldr	r0, [pc, #364]	@ (8003b64 <HAL_ADC_ConfigChannel+0x984>)
 80039f8:	f7ff f9b0 	bl	8002d5c <LL_ADC_IsEnabled>
 80039fc:	4604      	mov	r4, r0
 80039fe:	485a      	ldr	r0, [pc, #360]	@ (8003b68 <HAL_ADC_ConfigChannel+0x988>)
 8003a00:	f7ff f9ac 	bl	8002d5c <LL_ADC_IsEnabled>
 8003a04:	4603      	mov	r3, r0
 8003a06:	4323      	orrs	r3, r4
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	bf0c      	ite	eq
 8003a0c:	2301      	moveq	r3, #1
 8003a0e:	2300      	movne	r3, #0
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	e008      	b.n	8003a26 <HAL_ADC_ConfigChannel+0x846>
 8003a14:	4855      	ldr	r0, [pc, #340]	@ (8003b6c <HAL_ADC_ConfigChannel+0x98c>)
 8003a16:	f7ff f9a1 	bl	8002d5c <LL_ADC_IsEnabled>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	bf0c      	ite	eq
 8003a20:	2301      	moveq	r3, #1
 8003a22:	2300      	movne	r3, #0
 8003a24:	b2db      	uxtb	r3, r3
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d07d      	beq.n	8003b26 <HAL_ADC_ConfigChannel+0x946>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003a2a:	683b      	ldr	r3, [r7, #0]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a50      	ldr	r2, [pc, #320]	@ (8003b70 <HAL_ADC_ConfigChannel+0x990>)
 8003a30:	4293      	cmp	r3, r2
 8003a32:	d130      	bne.n	8003a96 <HAL_ADC_ConfigChannel+0x8b6>
 8003a34:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003a36:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d12b      	bne.n	8003a96 <HAL_ADC_ConfigChannel+0x8b6>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a4a      	ldr	r2, [pc, #296]	@ (8003b6c <HAL_ADC_ConfigChannel+0x98c>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	f040 8081 	bne.w	8003b4c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a45      	ldr	r2, [pc, #276]	@ (8003b64 <HAL_ADC_ConfigChannel+0x984>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d004      	beq.n	8003a5e <HAL_ADC_ConfigChannel+0x87e>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a43      	ldr	r2, [pc, #268]	@ (8003b68 <HAL_ADC_ConfigChannel+0x988>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d101      	bne.n	8003a62 <HAL_ADC_ConfigChannel+0x882>
 8003a5e:	4a45      	ldr	r2, [pc, #276]	@ (8003b74 <HAL_ADC_ConfigChannel+0x994>)
 8003a60:	e000      	b.n	8003a64 <HAL_ADC_ConfigChannel+0x884>
 8003a62:	4a3f      	ldr	r2, [pc, #252]	@ (8003b60 <HAL_ADC_ConfigChannel+0x980>)
 8003a64:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003a66:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003a6a:	4619      	mov	r1, r3
 8003a6c:	4610      	mov	r0, r2
 8003a6e:	f7fe ff42 	bl	80028f6 <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a72:	4b41      	ldr	r3, [pc, #260]	@ (8003b78 <HAL_ADC_ConfigChannel+0x998>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	099b      	lsrs	r3, r3, #6
 8003a78:	4a40      	ldr	r2, [pc, #256]	@ (8003b7c <HAL_ADC_ConfigChannel+0x99c>)
 8003a7a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a7e:	099b      	lsrs	r3, r3, #6
 8003a80:	3301      	adds	r3, #1
 8003a82:	005b      	lsls	r3, r3, #1
 8003a84:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8003a86:	e002      	b.n	8003a8e <HAL_ADC_ConfigChannel+0x8ae>
              {
                wait_loop_index--;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	3b01      	subs	r3, #1
 8003a8c:	60fb      	str	r3, [r7, #12]
              while (wait_loop_index != 0UL)
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d1f9      	bne.n	8003a88 <HAL_ADC_ConfigChannel+0x8a8>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003a94:	e05a      	b.n	8003b4c <HAL_ADC_ConfigChannel+0x96c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a39      	ldr	r2, [pc, #228]	@ (8003b80 <HAL_ADC_ConfigChannel+0x9a0>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d11e      	bne.n	8003ade <HAL_ADC_ConfigChannel+0x8fe>
 8003aa0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003aa2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d119      	bne.n	8003ade <HAL_ADC_ConfigChannel+0x8fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a2f      	ldr	r2, [pc, #188]	@ (8003b6c <HAL_ADC_ConfigChannel+0x98c>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d14b      	bne.n	8003b4c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a2a      	ldr	r2, [pc, #168]	@ (8003b64 <HAL_ADC_ConfigChannel+0x984>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d004      	beq.n	8003ac8 <HAL_ADC_ConfigChannel+0x8e8>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a29      	ldr	r2, [pc, #164]	@ (8003b68 <HAL_ADC_ConfigChannel+0x988>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d101      	bne.n	8003acc <HAL_ADC_ConfigChannel+0x8ec>
 8003ac8:	4a2a      	ldr	r2, [pc, #168]	@ (8003b74 <HAL_ADC_ConfigChannel+0x994>)
 8003aca:	e000      	b.n	8003ace <HAL_ADC_ConfigChannel+0x8ee>
 8003acc:	4a24      	ldr	r2, [pc, #144]	@ (8003b60 <HAL_ADC_ConfigChannel+0x980>)
 8003ace:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003ad0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ad4:	4619      	mov	r1, r3
 8003ad6:	4610      	mov	r0, r2
 8003ad8:	f7fe ff0d 	bl	80028f6 <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003adc:	e036      	b.n	8003b4c <HAL_ADC_ConfigChannel+0x96c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a28      	ldr	r2, [pc, #160]	@ (8003b84 <HAL_ADC_ConfigChannel+0x9a4>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d131      	bne.n	8003b4c <HAL_ADC_ConfigChannel+0x96c>
 8003ae8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003aea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d12c      	bne.n	8003b4c <HAL_ADC_ConfigChannel+0x96c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a1d      	ldr	r2, [pc, #116]	@ (8003b6c <HAL_ADC_ConfigChannel+0x98c>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d127      	bne.n	8003b4c <HAL_ADC_ConfigChannel+0x96c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a18      	ldr	r2, [pc, #96]	@ (8003b64 <HAL_ADC_ConfigChannel+0x984>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d004      	beq.n	8003b10 <HAL_ADC_ConfigChannel+0x930>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a17      	ldr	r2, [pc, #92]	@ (8003b68 <HAL_ADC_ConfigChannel+0x988>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d101      	bne.n	8003b14 <HAL_ADC_ConfigChannel+0x934>
 8003b10:	4a18      	ldr	r2, [pc, #96]	@ (8003b74 <HAL_ADC_ConfigChannel+0x994>)
 8003b12:	e000      	b.n	8003b16 <HAL_ADC_ConfigChannel+0x936>
 8003b14:	4a12      	ldr	r2, [pc, #72]	@ (8003b60 <HAL_ADC_ConfigChannel+0x980>)
 8003b16:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003b18:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003b1c:	4619      	mov	r1, r3
 8003b1e:	4610      	mov	r0, r2
 8003b20:	f7fe fee9 	bl	80028f6 <LL_ADC_SetCommonPathInternalCh>
 8003b24:	e012      	b.n	8003b4c <HAL_ADC_ConfigChannel+0x96c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b2a:	f043 0220 	orr.w	r2, r3, #32
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	661a      	str	r2, [r3, #96]	@ 0x60

          tmp_hal_status = HAL_ERROR;
 8003b32:	2301      	movs	r3, #1
 8003b34:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
 8003b38:	e008      	b.n	8003b4c <HAL_ADC_ConfigChannel+0x96c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b3e:	f043 0220 	orr.w	r2, r3, #32
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2200      	movs	r2, #0
 8003b50:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8003b54:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3794      	adds	r7, #148	@ 0x94
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd90      	pop	{r4, r7, pc}
 8003b60:	58026300 	.word	0x58026300
 8003b64:	40022000 	.word	0x40022000
 8003b68:	40022100 	.word	0x40022100
 8003b6c:	58026000 	.word	0x58026000
 8003b70:	c7520000 	.word	0xc7520000
 8003b74:	40022300 	.word	0x40022300
 8003b78:	24000000 	.word	0x24000000
 8003b7c:	053e2d63 	.word	0x053e2d63
 8003b80:	c3210000 	.word	0xc3210000
 8003b84:	cb840000 	.word	0xcb840000

08003b88 <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b084      	sub	sp, #16
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	4a6c      	ldr	r2, [pc, #432]	@ (8003d48 <ADC_ConfigureBoostMode+0x1c0>)
 8003b96:	4293      	cmp	r3, r2
 8003b98:	d004      	beq.n	8003ba4 <ADC_ConfigureBoostMode+0x1c>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a6b      	ldr	r2, [pc, #428]	@ (8003d4c <ADC_ConfigureBoostMode+0x1c4>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d109      	bne.n	8003bb8 <ADC_ConfigureBoostMode+0x30>
 8003ba4:	4b6a      	ldr	r3, [pc, #424]	@ (8003d50 <ADC_ConfigureBoostMode+0x1c8>)
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	bf14      	ite	ne
 8003bb0:	2301      	movne	r3, #1
 8003bb2:	2300      	moveq	r3, #0
 8003bb4:	b2db      	uxtb	r3, r3
 8003bb6:	e008      	b.n	8003bca <ADC_ConfigureBoostMode+0x42>
 8003bb8:	4b66      	ldr	r3, [pc, #408]	@ (8003d54 <ADC_ConfigureBoostMode+0x1cc>)
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	bf14      	ite	ne
 8003bc4:	2301      	movne	r3, #1
 8003bc6:	2300      	moveq	r3, #0
 8003bc8:	b2db      	uxtb	r3, r3
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d01c      	beq.n	8003c08 <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8003bce:	f003 ff65 	bl	8007a9c <HAL_RCC_GetHCLKFreq>
 8003bd2:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003bdc:	d010      	beq.n	8003c00 <ADC_ConfigureBoostMode+0x78>
 8003bde:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003be2:	d873      	bhi.n	8003ccc <ADC_ConfigureBoostMode+0x144>
 8003be4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003be8:	d002      	beq.n	8003bf0 <ADC_ConfigureBoostMode+0x68>
 8003bea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003bee:	d16d      	bne.n	8003ccc <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	0c1b      	lsrs	r3, r3, #16
 8003bf6:	68fa      	ldr	r2, [r7, #12]
 8003bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bfc:	60fb      	str	r3, [r7, #12]
        break;
 8003bfe:	e068      	b.n	8003cd2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	089b      	lsrs	r3, r3, #2
 8003c04:	60fb      	str	r3, [r7, #12]
        break;
 8003c06:	e064      	b.n	8003cd2 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8003c08:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003c0c:	f04f 0100 	mov.w	r1, #0
 8003c10:	f005 f940 	bl	8008e94 <HAL_RCCEx_GetPeriphCLKFreq>
 8003c14:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003c1e:	d051      	beq.n	8003cc4 <ADC_ConfigureBoostMode+0x13c>
 8003c20:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8003c24:	d854      	bhi.n	8003cd0 <ADC_ConfigureBoostMode+0x148>
 8003c26:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003c2a:	d047      	beq.n	8003cbc <ADC_ConfigureBoostMode+0x134>
 8003c2c:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8003c30:	d84e      	bhi.n	8003cd0 <ADC_ConfigureBoostMode+0x148>
 8003c32:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003c36:	d03d      	beq.n	8003cb4 <ADC_ConfigureBoostMode+0x12c>
 8003c38:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 8003c3c:	d848      	bhi.n	8003cd0 <ADC_ConfigureBoostMode+0x148>
 8003c3e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c42:	d033      	beq.n	8003cac <ADC_ConfigureBoostMode+0x124>
 8003c44:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c48:	d842      	bhi.n	8003cd0 <ADC_ConfigureBoostMode+0x148>
 8003c4a:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003c4e:	d029      	beq.n	8003ca4 <ADC_ConfigureBoostMode+0x11c>
 8003c50:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 8003c54:	d83c      	bhi.n	8003cd0 <ADC_ConfigureBoostMode+0x148>
 8003c56:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003c5a:	d01a      	beq.n	8003c92 <ADC_ConfigureBoostMode+0x10a>
 8003c5c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8003c60:	d836      	bhi.n	8003cd0 <ADC_ConfigureBoostMode+0x148>
 8003c62:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003c66:	d014      	beq.n	8003c92 <ADC_ConfigureBoostMode+0x10a>
 8003c68:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8003c6c:	d830      	bhi.n	8003cd0 <ADC_ConfigureBoostMode+0x148>
 8003c6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c72:	d00e      	beq.n	8003c92 <ADC_ConfigureBoostMode+0x10a>
 8003c74:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c78:	d82a      	bhi.n	8003cd0 <ADC_ConfigureBoostMode+0x148>
 8003c7a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003c7e:	d008      	beq.n	8003c92 <ADC_ConfigureBoostMode+0x10a>
 8003c80:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003c84:	d824      	bhi.n	8003cd0 <ADC_ConfigureBoostMode+0x148>
 8003c86:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003c8a:	d002      	beq.n	8003c92 <ADC_ConfigureBoostMode+0x10a>
 8003c8c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003c90:	d11e      	bne.n	8003cd0 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	0c9b      	lsrs	r3, r3, #18
 8003c98:	005b      	lsls	r3, r3, #1
 8003c9a:	68fa      	ldr	r2, [r7, #12]
 8003c9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ca0:	60fb      	str	r3, [r7, #12]
        break;
 8003ca2:	e016      	b.n	8003cd2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	091b      	lsrs	r3, r3, #4
 8003ca8:	60fb      	str	r3, [r7, #12]
        break;
 8003caa:	e012      	b.n	8003cd2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	095b      	lsrs	r3, r3, #5
 8003cb0:	60fb      	str	r3, [r7, #12]
        break;
 8003cb2:	e00e      	b.n	8003cd2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	099b      	lsrs	r3, r3, #6
 8003cb8:	60fb      	str	r3, [r7, #12]
        break;
 8003cba:	e00a      	b.n	8003cd2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	09db      	lsrs	r3, r3, #7
 8003cc0:	60fb      	str	r3, [r7, #12]
        break;
 8003cc2:	e006      	b.n	8003cd2 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	0a1b      	lsrs	r3, r3, #8
 8003cc8:	60fb      	str	r3, [r7, #12]
        break;
 8003cca:	e002      	b.n	8003cd2 <ADC_ConfigureBoostMode+0x14a>
        break;
 8003ccc:	bf00      	nop
 8003cce:	e000      	b.n	8003cd2 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8003cd0:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	085b      	lsrs	r3, r3, #1
 8003cd6:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	4a1f      	ldr	r2, [pc, #124]	@ (8003d58 <ADC_ConfigureBoostMode+0x1d0>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	d808      	bhi.n	8003cf2 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	689a      	ldr	r2, [r3, #8]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8003cee:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8003cf0:	e025      	b.n	8003d3e <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	4a19      	ldr	r2, [pc, #100]	@ (8003d5c <ADC_ConfigureBoostMode+0x1d4>)
 8003cf6:	4293      	cmp	r3, r2
 8003cf8:	d80a      	bhi.n	8003d10 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	689b      	ldr	r3, [r3, #8]
 8003d00:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d0c:	609a      	str	r2, [r3, #8]
}
 8003d0e:	e016      	b.n	8003d3e <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	4a13      	ldr	r2, [pc, #76]	@ (8003d60 <ADC_ConfigureBoostMode+0x1d8>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d80a      	bhi.n	8003d2e <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	689b      	ldr	r3, [r3, #8]
 8003d1e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d2a:	609a      	str	r2, [r3, #8]
}
 8003d2c:	e007      	b.n	8003d3e <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	689a      	ldr	r2, [r3, #8]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003d3c:	609a      	str	r2, [r3, #8]
}
 8003d3e:	bf00      	nop
 8003d40:	3710      	adds	r7, #16
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}
 8003d46:	bf00      	nop
 8003d48:	40022000 	.word	0x40022000
 8003d4c:	40022100 	.word	0x40022100
 8003d50:	40022300 	.word	0x40022300
 8003d54:	58026300 	.word	0x58026300
 8003d58:	005f5e10 	.word	0x005f5e10
 8003d5c:	00bebc20 	.word	0x00bebc20
 8003d60:	017d7840 	.word	0x017d7840

08003d64 <LL_ADC_IsEnabled>:
{
 8003d64:	b480      	push	{r7}
 8003d66:	b083      	sub	sp, #12
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	f003 0301 	and.w	r3, r3, #1
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d101      	bne.n	8003d7c <LL_ADC_IsEnabled+0x18>
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e000      	b.n	8003d7e <LL_ADC_IsEnabled+0x1a>
 8003d7c:	2300      	movs	r3, #0
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	370c      	adds	r7, #12
 8003d82:	46bd      	mov	sp, r7
 8003d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d88:	4770      	bx	lr

08003d8a <LL_ADC_REG_IsConversionOngoing>:
{
 8003d8a:	b480      	push	{r7}
 8003d8c:	b083      	sub	sp, #12
 8003d8e:	af00      	add	r7, sp, #0
 8003d90:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	f003 0304 	and.w	r3, r3, #4
 8003d9a:	2b04      	cmp	r3, #4
 8003d9c:	d101      	bne.n	8003da2 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003d9e:	2301      	movs	r3, #1
 8003da0:	e000      	b.n	8003da4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003da2:	2300      	movs	r3, #0
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	370c      	adds	r7, #12
 8003da8:	46bd      	mov	sp, r7
 8003daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dae:	4770      	bx	lr

08003db0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003db0:	b590      	push	{r4, r7, lr}
 8003db2:	b0a3      	sub	sp, #140	@ 0x8c
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
 8003db8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003dba:	2300      	movs	r3, #0
 8003dbc:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d101      	bne.n	8003dce <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003dca:	2302      	movs	r3, #2
 8003dcc:	e0c1      	b.n	8003f52 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 8003dda:	2300      	movs	r3, #0
 8003ddc:	673b      	str	r3, [r7, #112]	@ 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a5e      	ldr	r2, [pc, #376]	@ (8003f5c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d102      	bne.n	8003dee <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003de8:	4b5d      	ldr	r3, [pc, #372]	@ (8003f60 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003dea:	60fb      	str	r3, [r7, #12]
 8003dec:	e001      	b.n	8003df2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003dee:	2300      	movs	r3, #0
 8003df0:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d10b      	bne.n	8003e10 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dfc:	f043 0220 	orr.w	r2, r3, #32
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2200      	movs	r2, #0
 8003e08:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e0a0      	b.n	8003f52 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	4618      	mov	r0, r3
 8003e14:	f7ff ffb9 	bl	8003d8a <LL_ADC_REG_IsConversionOngoing>
 8003e18:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4618      	mov	r0, r3
 8003e22:	f7ff ffb2 	bl	8003d8a <LL_ADC_REG_IsConversionOngoing>
 8003e26:	4603      	mov	r3, r0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	f040 8081 	bne.w	8003f30 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003e2e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d17c      	bne.n	8003f30 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a48      	ldr	r2, [pc, #288]	@ (8003f5c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003e3c:	4293      	cmp	r3, r2
 8003e3e:	d004      	beq.n	8003e4a <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	4a46      	ldr	r2, [pc, #280]	@ (8003f60 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d101      	bne.n	8003e4e <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 8003e4a:	4b46      	ldr	r3, [pc, #280]	@ (8003f64 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 8003e4c:	e000      	b.n	8003e50 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 8003e4e:	4b46      	ldr	r3, [pc, #280]	@ (8003f68 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8003e50:	67fb      	str	r3, [r7, #124]	@ 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d039      	beq.n	8003ece <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 8003e5a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	431a      	orrs	r2, r3
 8003e68:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003e6a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a3a      	ldr	r2, [pc, #232]	@ (8003f5c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d004      	beq.n	8003e80 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a39      	ldr	r2, [pc, #228]	@ (8003f60 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d10e      	bne.n	8003e9e <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8003e80:	4836      	ldr	r0, [pc, #216]	@ (8003f5c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003e82:	f7ff ff6f 	bl	8003d64 <LL_ADC_IsEnabled>
 8003e86:	4604      	mov	r4, r0
 8003e88:	4835      	ldr	r0, [pc, #212]	@ (8003f60 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003e8a:	f7ff ff6b 	bl	8003d64 <LL_ADC_IsEnabled>
 8003e8e:	4603      	mov	r3, r0
 8003e90:	4323      	orrs	r3, r4
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	bf0c      	ite	eq
 8003e96:	2301      	moveq	r3, #1
 8003e98:	2300      	movne	r3, #0
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	e008      	b.n	8003eb0 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8003e9e:	4833      	ldr	r0, [pc, #204]	@ (8003f6c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8003ea0:	f7ff ff60 	bl	8003d64 <LL_ADC_IsEnabled>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	bf0c      	ite	eq
 8003eaa:	2301      	moveq	r3, #1
 8003eac:	2300      	movne	r3, #0
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d047      	beq.n	8003f44 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003eb4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003eb6:	689a      	ldr	r2, [r3, #8]
 8003eb8:	4b2d      	ldr	r3, [pc, #180]	@ (8003f70 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003eba:	4013      	ands	r3, r2
 8003ebc:	683a      	ldr	r2, [r7, #0]
 8003ebe:	6811      	ldr	r1, [r2, #0]
 8003ec0:	683a      	ldr	r2, [r7, #0]
 8003ec2:	6892      	ldr	r2, [r2, #8]
 8003ec4:	430a      	orrs	r2, r1
 8003ec6:	431a      	orrs	r2, r3
 8003ec8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003eca:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003ecc:	e03a      	b.n	8003f44 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8003ece:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003ed0:	689b      	ldr	r3, [r3, #8]
 8003ed2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003ed6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003ed8:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a1f      	ldr	r2, [pc, #124]	@ (8003f5c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d004      	beq.n	8003eee <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a1d      	ldr	r2, [pc, #116]	@ (8003f60 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d10e      	bne.n	8003f0c <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8003eee:	481b      	ldr	r0, [pc, #108]	@ (8003f5c <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8003ef0:	f7ff ff38 	bl	8003d64 <LL_ADC_IsEnabled>
 8003ef4:	4604      	mov	r4, r0
 8003ef6:	481a      	ldr	r0, [pc, #104]	@ (8003f60 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8003ef8:	f7ff ff34 	bl	8003d64 <LL_ADC_IsEnabled>
 8003efc:	4603      	mov	r3, r0
 8003efe:	4323      	orrs	r3, r4
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	bf0c      	ite	eq
 8003f04:	2301      	moveq	r3, #1
 8003f06:	2300      	movne	r3, #0
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	e008      	b.n	8003f1e <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 8003f0c:	4817      	ldr	r0, [pc, #92]	@ (8003f6c <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8003f0e:	f7ff ff29 	bl	8003d64 <LL_ADC_IsEnabled>
 8003f12:	4603      	mov	r3, r0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	bf0c      	ite	eq
 8003f18:	2301      	moveq	r3, #1
 8003f1a:	2300      	movne	r3, #0
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d010      	beq.n	8003f44 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003f22:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003f24:	689a      	ldr	r2, [r3, #8]
 8003f26:	4b12      	ldr	r3, [pc, #72]	@ (8003f70 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8003f28:	4013      	ands	r3, r2
 8003f2a:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003f2c:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003f2e:	e009      	b.n	8003f44 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f34:	f043 0220 	orr.w	r2, r3, #32
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8003f42:	e000      	b.n	8003f46 <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003f44:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return tmp_hal_status;
 8003f4e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	378c      	adds	r7, #140	@ 0x8c
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd90      	pop	{r4, r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	40022000 	.word	0x40022000
 8003f60:	40022100 	.word	0x40022100
 8003f64:	40022300 	.word	0x40022300
 8003f68:	58026300 	.word	0x58026300
 8003f6c:	58026000 	.word	0x58026000
 8003f70:	fffff0e0 	.word	0xfffff0e0

08003f74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f74:	b480      	push	{r7}
 8003f76:	b085      	sub	sp, #20
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	f003 0307 	and.w	r3, r3, #7
 8003f82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f84:	4b0b      	ldr	r3, [pc, #44]	@ (8003fb4 <__NVIC_SetPriorityGrouping+0x40>)
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f8a:	68ba      	ldr	r2, [r7, #8]
 8003f8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003f90:	4013      	ands	r3, r2
 8003f92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003f9c:	4b06      	ldr	r3, [pc, #24]	@ (8003fb8 <__NVIC_SetPriorityGrouping+0x44>)
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003fa2:	4a04      	ldr	r2, [pc, #16]	@ (8003fb4 <__NVIC_SetPriorityGrouping+0x40>)
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	60d3      	str	r3, [r2, #12]
}
 8003fa8:	bf00      	nop
 8003faa:	3714      	adds	r7, #20
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr
 8003fb4:	e000ed00 	.word	0xe000ed00
 8003fb8:	05fa0000 	.word	0x05fa0000

08003fbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003fc0:	4b04      	ldr	r3, [pc, #16]	@ (8003fd4 <__NVIC_GetPriorityGrouping+0x18>)
 8003fc2:	68db      	ldr	r3, [r3, #12]
 8003fc4:	0a1b      	lsrs	r3, r3, #8
 8003fc6:	f003 0307 	and.w	r3, r3, #7
}
 8003fca:	4618      	mov	r0, r3
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd2:	4770      	bx	lr
 8003fd4:	e000ed00 	.word	0xe000ed00

08003fd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	b083      	sub	sp, #12
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	4603      	mov	r3, r0
 8003fe0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8003fe2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	db0b      	blt.n	8004002 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fea:	88fb      	ldrh	r3, [r7, #6]
 8003fec:	f003 021f 	and.w	r2, r3, #31
 8003ff0:	4907      	ldr	r1, [pc, #28]	@ (8004010 <__NVIC_EnableIRQ+0x38>)
 8003ff2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ff6:	095b      	lsrs	r3, r3, #5
 8003ff8:	2001      	movs	r0, #1
 8003ffa:	fa00 f202 	lsl.w	r2, r0, r2
 8003ffe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004002:	bf00      	nop
 8004004:	370c      	adds	r7, #12
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop
 8004010:	e000e100 	.word	0xe000e100

08004014 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004014:	b480      	push	{r7}
 8004016:	b083      	sub	sp, #12
 8004018:	af00      	add	r7, sp, #0
 800401a:	4603      	mov	r3, r0
 800401c:	6039      	str	r1, [r7, #0]
 800401e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8004020:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004024:	2b00      	cmp	r3, #0
 8004026:	db0a      	blt.n	800403e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	b2da      	uxtb	r2, r3
 800402c:	490c      	ldr	r1, [pc, #48]	@ (8004060 <__NVIC_SetPriority+0x4c>)
 800402e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004032:	0112      	lsls	r2, r2, #4
 8004034:	b2d2      	uxtb	r2, r2
 8004036:	440b      	add	r3, r1
 8004038:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800403c:	e00a      	b.n	8004054 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	b2da      	uxtb	r2, r3
 8004042:	4908      	ldr	r1, [pc, #32]	@ (8004064 <__NVIC_SetPriority+0x50>)
 8004044:	88fb      	ldrh	r3, [r7, #6]
 8004046:	f003 030f 	and.w	r3, r3, #15
 800404a:	3b04      	subs	r3, #4
 800404c:	0112      	lsls	r2, r2, #4
 800404e:	b2d2      	uxtb	r2, r2
 8004050:	440b      	add	r3, r1
 8004052:	761a      	strb	r2, [r3, #24]
}
 8004054:	bf00      	nop
 8004056:	370c      	adds	r7, #12
 8004058:	46bd      	mov	sp, r7
 800405a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405e:	4770      	bx	lr
 8004060:	e000e100 	.word	0xe000e100
 8004064:	e000ed00 	.word	0xe000ed00

08004068 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004068:	b480      	push	{r7}
 800406a:	b089      	sub	sp, #36	@ 0x24
 800406c:	af00      	add	r7, sp, #0
 800406e:	60f8      	str	r0, [r7, #12]
 8004070:	60b9      	str	r1, [r7, #8]
 8004072:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	f003 0307 	and.w	r3, r3, #7
 800407a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800407c:	69fb      	ldr	r3, [r7, #28]
 800407e:	f1c3 0307 	rsb	r3, r3, #7
 8004082:	2b04      	cmp	r3, #4
 8004084:	bf28      	it	cs
 8004086:	2304      	movcs	r3, #4
 8004088:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800408a:	69fb      	ldr	r3, [r7, #28]
 800408c:	3304      	adds	r3, #4
 800408e:	2b06      	cmp	r3, #6
 8004090:	d902      	bls.n	8004098 <NVIC_EncodePriority+0x30>
 8004092:	69fb      	ldr	r3, [r7, #28]
 8004094:	3b03      	subs	r3, #3
 8004096:	e000      	b.n	800409a <NVIC_EncodePriority+0x32>
 8004098:	2300      	movs	r3, #0
 800409a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800409c:	f04f 32ff 	mov.w	r2, #4294967295
 80040a0:	69bb      	ldr	r3, [r7, #24]
 80040a2:	fa02 f303 	lsl.w	r3, r2, r3
 80040a6:	43da      	mvns	r2, r3
 80040a8:	68bb      	ldr	r3, [r7, #8]
 80040aa:	401a      	ands	r2, r3
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80040b0:	f04f 31ff 	mov.w	r1, #4294967295
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	fa01 f303 	lsl.w	r3, r1, r3
 80040ba:	43d9      	mvns	r1, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040c0:	4313      	orrs	r3, r2
         );
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3724      	adds	r7, #36	@ 0x24
 80040c6:	46bd      	mov	sp, r7
 80040c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040cc:	4770      	bx	lr
	...

080040d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b082      	sub	sp, #8
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	3b01      	subs	r3, #1
 80040dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80040e0:	d301      	bcc.n	80040e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80040e2:	2301      	movs	r3, #1
 80040e4:	e00f      	b.n	8004106 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80040e6:	4a0a      	ldr	r2, [pc, #40]	@ (8004110 <SysTick_Config+0x40>)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	3b01      	subs	r3, #1
 80040ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80040ee:	210f      	movs	r1, #15
 80040f0:	f04f 30ff 	mov.w	r0, #4294967295
 80040f4:	f7ff ff8e 	bl	8004014 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040f8:	4b05      	ldr	r3, [pc, #20]	@ (8004110 <SysTick_Config+0x40>)
 80040fa:	2200      	movs	r2, #0
 80040fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040fe:	4b04      	ldr	r3, [pc, #16]	@ (8004110 <SysTick_Config+0x40>)
 8004100:	2207      	movs	r2, #7
 8004102:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004104:	2300      	movs	r3, #0
}
 8004106:	4618      	mov	r0, r3
 8004108:	3708      	adds	r7, #8
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}
 800410e:	bf00      	nop
 8004110:	e000e010 	.word	0xe000e010

08004114 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b082      	sub	sp, #8
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	f7ff ff29 	bl	8003f74 <__NVIC_SetPriorityGrouping>
}
 8004122:	bf00      	nop
 8004124:	3708      	adds	r7, #8
 8004126:	46bd      	mov	sp, r7
 8004128:	bd80      	pop	{r7, pc}

0800412a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800412a:	b580      	push	{r7, lr}
 800412c:	b086      	sub	sp, #24
 800412e:	af00      	add	r7, sp, #0
 8004130:	4603      	mov	r3, r0
 8004132:	60b9      	str	r1, [r7, #8]
 8004134:	607a      	str	r2, [r7, #4]
 8004136:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004138:	f7ff ff40 	bl	8003fbc <__NVIC_GetPriorityGrouping>
 800413c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800413e:	687a      	ldr	r2, [r7, #4]
 8004140:	68b9      	ldr	r1, [r7, #8]
 8004142:	6978      	ldr	r0, [r7, #20]
 8004144:	f7ff ff90 	bl	8004068 <NVIC_EncodePriority>
 8004148:	4602      	mov	r2, r0
 800414a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800414e:	4611      	mov	r1, r2
 8004150:	4618      	mov	r0, r3
 8004152:	f7ff ff5f 	bl	8004014 <__NVIC_SetPriority>
}
 8004156:	bf00      	nop
 8004158:	3718      	adds	r7, #24
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}

0800415e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800415e:	b580      	push	{r7, lr}
 8004160:	b082      	sub	sp, #8
 8004162:	af00      	add	r7, sp, #0
 8004164:	4603      	mov	r3, r0
 8004166:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004168:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800416c:	4618      	mov	r0, r3
 800416e:	f7ff ff33 	bl	8003fd8 <__NVIC_EnableIRQ>
}
 8004172:	bf00      	nop
 8004174:	3708      	adds	r7, #8
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}

0800417a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800417a:	b580      	push	{r7, lr}
 800417c:	b082      	sub	sp, #8
 800417e:	af00      	add	r7, sp, #0
 8004180:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004182:	6878      	ldr	r0, [r7, #4]
 8004184:	f7ff ffa4 	bl	80040d0 <SysTick_Config>
 8004188:	4603      	mov	r3, r0
}
 800418a:	4618      	mov	r0, r3
 800418c:	3708      	adds	r7, #8
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
	...

08004194 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8004194:	b480      	push	{r7}
 8004196:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8004198:	f3bf 8f5f 	dmb	sy
}
 800419c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800419e:	4b07      	ldr	r3, [pc, #28]	@ (80041bc <HAL_MPU_Disable+0x28>)
 80041a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a2:	4a06      	ldr	r2, [pc, #24]	@ (80041bc <HAL_MPU_Disable+0x28>)
 80041a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041a8:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80041aa:	4b05      	ldr	r3, [pc, #20]	@ (80041c0 <HAL_MPU_Disable+0x2c>)
 80041ac:	2200      	movs	r2, #0
 80041ae:	605a      	str	r2, [r3, #4]
}
 80041b0:	bf00      	nop
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr
 80041ba:	bf00      	nop
 80041bc:	e000ed00 	.word	0xe000ed00
 80041c0:	e000ed90 	.word	0xe000ed90

080041c4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80041c4:	b480      	push	{r7}
 80041c6:	b083      	sub	sp, #12
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80041cc:	4a0b      	ldr	r2, [pc, #44]	@ (80041fc <HAL_MPU_Enable+0x38>)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	f043 0301 	orr.w	r3, r3, #1
 80041d4:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80041d6:	4b0a      	ldr	r3, [pc, #40]	@ (8004200 <HAL_MPU_Enable+0x3c>)
 80041d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041da:	4a09      	ldr	r2, [pc, #36]	@ (8004200 <HAL_MPU_Enable+0x3c>)
 80041dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041e0:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80041e2:	f3bf 8f4f 	dsb	sy
}
 80041e6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80041e8:	f3bf 8f6f 	isb	sy
}
 80041ec:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80041ee:	bf00      	nop
 80041f0:	370c      	adds	r7, #12
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr
 80041fa:	bf00      	nop
 80041fc:	e000ed90 	.word	0xe000ed90
 8004200:	e000ed00 	.word	0xe000ed00

08004204 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	785a      	ldrb	r2, [r3, #1]
 8004210:	4b1b      	ldr	r3, [pc, #108]	@ (8004280 <HAL_MPU_ConfigRegion+0x7c>)
 8004212:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8004214:	4b1a      	ldr	r3, [pc, #104]	@ (8004280 <HAL_MPU_ConfigRegion+0x7c>)
 8004216:	691b      	ldr	r3, [r3, #16]
 8004218:	4a19      	ldr	r2, [pc, #100]	@ (8004280 <HAL_MPU_ConfigRegion+0x7c>)
 800421a:	f023 0301 	bic.w	r3, r3, #1
 800421e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8004220:	4a17      	ldr	r2, [pc, #92]	@ (8004280 <HAL_MPU_ConfigRegion+0x7c>)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	7b1b      	ldrb	r3, [r3, #12]
 800422c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	7adb      	ldrb	r3, [r3, #11]
 8004232:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004234:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	7a9b      	ldrb	r3, [r3, #10]
 800423a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800423c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	7b5b      	ldrb	r3, [r3, #13]
 8004242:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8004244:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	7b9b      	ldrb	r3, [r3, #14]
 800424a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800424c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	7bdb      	ldrb	r3, [r3, #15]
 8004252:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8004254:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	7a5b      	ldrb	r3, [r3, #9]
 800425a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800425c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	7a1b      	ldrb	r3, [r3, #8]
 8004262:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8004264:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8004266:	687a      	ldr	r2, [r7, #4]
 8004268:	7812      	ldrb	r2, [r2, #0]
 800426a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800426c:	4a04      	ldr	r2, [pc, #16]	@ (8004280 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800426e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8004270:	6113      	str	r3, [r2, #16]
}
 8004272:	bf00      	nop
 8004274:	370c      	adds	r7, #12
 8004276:	46bd      	mov	sp, r7
 8004278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427c:	4770      	bx	lr
 800427e:	bf00      	nop
 8004280:	e000ed90 	.word	0xe000ed90

08004284 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b098      	sub	sp, #96	@ 0x60
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 800428c:	4a84      	ldr	r2, [pc, #528]	@ (80044a0 <HAL_FDCAN_Init+0x21c>)
 800428e:	f107 030c 	add.w	r3, r7, #12
 8004292:	4611      	mov	r1, r2
 8004294:	224c      	movs	r2, #76	@ 0x4c
 8004296:	4618      	mov	r0, r3
 8004298:	f00a ffec 	bl	800f274 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d101      	bne.n	80042a6 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80042a2:	2301      	movs	r3, #1
 80042a4:	e1c6      	b.n	8004634 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a7e      	ldr	r2, [pc, #504]	@ (80044a4 <HAL_FDCAN_Init+0x220>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d106      	bne.n	80042be <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80042b8:	461a      	mov	r2, r3
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d106      	bne.n	80042d8 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f7fd fbe6 	bl	8001aa4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	699a      	ldr	r2, [r3, #24]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f022 0210 	bic.w	r2, r2, #16
 80042e6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80042e8:	f7fe fac2 	bl	8002870 <HAL_GetTick>
 80042ec:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80042ee:	e014      	b.n	800431a <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80042f0:	f7fe fabe 	bl	8002870 <HAL_GetTick>
 80042f4:	4602      	mov	r2, r0
 80042f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	2b0a      	cmp	r3, #10
 80042fc:	d90d      	bls.n	800431a <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004304:	f043 0201 	orr.w	r2, r3, #1
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2203      	movs	r2, #3
 8004312:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e18c      	b.n	8004634 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	699b      	ldr	r3, [r3, #24]
 8004320:	f003 0308 	and.w	r3, r3, #8
 8004324:	2b08      	cmp	r3, #8
 8004326:	d0e3      	beq.n	80042f0 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	699a      	ldr	r2, [r3, #24]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f042 0201 	orr.w	r2, r2, #1
 8004336:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004338:	f7fe fa9a 	bl	8002870 <HAL_GetTick>
 800433c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800433e:	e014      	b.n	800436a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004340:	f7fe fa96 	bl	8002870 <HAL_GetTick>
 8004344:	4602      	mov	r2, r0
 8004346:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004348:	1ad3      	subs	r3, r2, r3
 800434a:	2b0a      	cmp	r3, #10
 800434c:	d90d      	bls.n	800436a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004354:	f043 0201 	orr.w	r2, r3, #1
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2203      	movs	r2, #3
 8004362:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 8004366:	2301      	movs	r3, #1
 8004368:	e164      	b.n	8004634 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	699b      	ldr	r3, [r3, #24]
 8004370:	f003 0301 	and.w	r3, r3, #1
 8004374:	2b00      	cmp	r3, #0
 8004376:	d0e3      	beq.n	8004340 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	699a      	ldr	r2, [r3, #24]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f042 0202 	orr.w	r2, r2, #2
 8004386:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	7c1b      	ldrb	r3, [r3, #16]
 800438c:	2b01      	cmp	r3, #1
 800438e:	d108      	bne.n	80043a2 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	699a      	ldr	r2, [r3, #24]
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800439e:	619a      	str	r2, [r3, #24]
 80043a0:	e007      	b.n	80043b2 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	699a      	ldr	r2, [r3, #24]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80043b0:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	7c5b      	ldrb	r3, [r3, #17]
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d108      	bne.n	80043cc <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	699a      	ldr	r2, [r3, #24]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80043c8:	619a      	str	r2, [r3, #24]
 80043ca:	e007      	b.n	80043dc <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	699a      	ldr	r2, [r3, #24]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80043da:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	7c9b      	ldrb	r3, [r3, #18]
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d108      	bne.n	80043f6 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	699a      	ldr	r2, [r3, #24]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80043f2:	619a      	str	r2, [r3, #24]
 80043f4:	e007      	b.n	8004406 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	699a      	ldr	r2, [r3, #24]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004404:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	699b      	ldr	r3, [r3, #24]
 800440c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	689a      	ldr	r2, [r3, #8]
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	430a      	orrs	r2, r1
 800441a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	699a      	ldr	r2, [r3, #24]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800442a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	691a      	ldr	r2, [r3, #16]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f022 0210 	bic.w	r2, r2, #16
 800443a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	68db      	ldr	r3, [r3, #12]
 8004440:	2b01      	cmp	r3, #1
 8004442:	d108      	bne.n	8004456 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	699a      	ldr	r2, [r3, #24]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f042 0204 	orr.w	r2, r2, #4
 8004452:	619a      	str	r2, [r3, #24]
 8004454:	e030      	b.n	80044b8 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	68db      	ldr	r3, [r3, #12]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d02c      	beq.n	80044b8 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	68db      	ldr	r3, [r3, #12]
 8004462:	2b02      	cmp	r3, #2
 8004464:	d020      	beq.n	80044a8 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	699a      	ldr	r2, [r3, #24]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004474:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	691a      	ldr	r2, [r3, #16]
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	f042 0210 	orr.w	r2, r2, #16
 8004484:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	68db      	ldr	r3, [r3, #12]
 800448a:	2b03      	cmp	r3, #3
 800448c:	d114      	bne.n	80044b8 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	699a      	ldr	r2, [r3, #24]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f042 0220 	orr.w	r2, r2, #32
 800449c:	619a      	str	r2, [r3, #24]
 800449e:	e00b      	b.n	80044b8 <HAL_FDCAN_Init+0x234>
 80044a0:	0800fb28 	.word	0x0800fb28
 80044a4:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	699a      	ldr	r2, [r3, #24]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f042 0220 	orr.w	r2, r2, #32
 80044b6:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	699b      	ldr	r3, [r3, #24]
 80044bc:	3b01      	subs	r3, #1
 80044be:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	69db      	ldr	r3, [r3, #28]
 80044c4:	3b01      	subs	r3, #1
 80044c6:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80044c8:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6a1b      	ldr	r3, [r3, #32]
 80044ce:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80044d0:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	695b      	ldr	r3, [r3, #20]
 80044d8:	3b01      	subs	r3, #1
 80044da:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80044e0:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80044e2:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044ec:	d115      	bne.n	800451a <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044f2:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044f8:	3b01      	subs	r3, #1
 80044fa:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80044fc:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004502:	3b01      	subs	r3, #1
 8004504:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004506:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800450e:	3b01      	subs	r3, #1
 8004510:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004516:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004518:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800451e:	2b00      	cmp	r3, #0
 8004520:	d00a      	beq.n	8004538 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	430a      	orrs	r2, r1
 8004534:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004540:	4413      	add	r3, r2
 8004542:	2b00      	cmp	r3, #0
 8004544:	d011      	beq.n	800456a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 800454e:	f023 0107 	bic.w	r1, r3, #7
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004556:	009b      	lsls	r3, r3, #2
 8004558:	3360      	adds	r3, #96	@ 0x60
 800455a:	443b      	add	r3, r7
 800455c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	430a      	orrs	r2, r1
 8004566:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800456e:	2b00      	cmp	r3, #0
 8004570:	d011      	beq.n	8004596 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800457a:	f023 0107 	bic.w	r1, r3, #7
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004582:	009b      	lsls	r3, r3, #2
 8004584:	3360      	adds	r3, #96	@ 0x60
 8004586:	443b      	add	r3, r7
 8004588:	f853 2c54 	ldr.w	r2, [r3, #-84]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	430a      	orrs	r2, r1
 8004592:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800459a:	2b00      	cmp	r3, #0
 800459c:	d012      	beq.n	80045c4 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80045a6:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	3360      	adds	r3, #96	@ 0x60
 80045b2:	443b      	add	r3, r7
 80045b4:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80045b8:	011a      	lsls	r2, r3, #4
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	430a      	orrs	r2, r1
 80045c0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d012      	beq.n	80045f2 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80045d4:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045dc:	009b      	lsls	r3, r3, #2
 80045de:	3360      	adds	r3, #96	@ 0x60
 80045e0:	443b      	add	r3, r7
 80045e2:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80045e6:	021a      	lsls	r2, r3, #8
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	430a      	orrs	r2, r1
 80045ee:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a11      	ldr	r2, [pc, #68]	@ (800463c <HAL_FDCAN_Init+0x3b8>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d107      	bne.n	800460c <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	689a      	ldr	r2, [r3, #8]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	685b      	ldr	r3, [r3, #4]
 8004606:	f022 0203 	bic.w	r2, r2, #3
 800460a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2200      	movs	r2, #0
 8004618:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2201      	movs	r2, #1
 8004620:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004624:	6878      	ldr	r0, [r7, #4]
 8004626:	f000 f80b 	bl	8004640 <FDCAN_CalcultateRamBlockAddresses>
 800462a:	4603      	mov	r3, r0
 800462c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8004630:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8004634:	4618      	mov	r0, r3
 8004636:	3760      	adds	r7, #96	@ 0x60
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}
 800463c:	4000a000 	.word	0x4000a000

08004640 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8004640:	b480      	push	{r7}
 8004642:	b085      	sub	sp, #20
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800464c:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8004656:	4ba7      	ldr	r3, [pc, #668]	@ (80048f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004658:	4013      	ands	r3, r2
 800465a:	68ba      	ldr	r2, [r7, #8]
 800465c:	0091      	lsls	r1, r2, #2
 800465e:	687a      	ldr	r2, [r7, #4]
 8004660:	6812      	ldr	r2, [r2, #0]
 8004662:	430b      	orrs	r3, r1
 8004664:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004670:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004678:	041a      	lsls	r2, r3, #16
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	430a      	orrs	r2, r1
 8004680:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004688:	68ba      	ldr	r2, [r7, #8]
 800468a:	4413      	add	r3, r2
 800468c:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004696:	4b97      	ldr	r3, [pc, #604]	@ (80048f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004698:	4013      	ands	r3, r2
 800469a:	68ba      	ldr	r2, [r7, #8]
 800469c:	0091      	lsls	r1, r2, #2
 800469e:	687a      	ldr	r2, [r7, #4]
 80046a0:	6812      	ldr	r2, [r2, #0]
 80046a2:	430b      	orrs	r3, r1
 80046a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046b0:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046b8:	041a      	lsls	r2, r3, #16
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	430a      	orrs	r2, r1
 80046c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046c8:	005b      	lsls	r3, r3, #1
 80046ca:	68ba      	ldr	r2, [r7, #8]
 80046cc:	4413      	add	r3, r2
 80046ce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 80046d8:	4b86      	ldr	r3, [pc, #536]	@ (80048f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80046da:	4013      	ands	r3, r2
 80046dc:	68ba      	ldr	r2, [r7, #8]
 80046de:	0091      	lsls	r1, r2, #2
 80046e0:	687a      	ldr	r2, [r7, #4]
 80046e2:	6812      	ldr	r2, [r2, #0]
 80046e4:	430b      	orrs	r3, r1
 80046e6:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80046f2:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046fa:	041a      	lsls	r2, r3, #16
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	430a      	orrs	r2, r1
 8004702:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800470a:	687a      	ldr	r2, [r7, #4]
 800470c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800470e:	fb02 f303 	mul.w	r3, r2, r3
 8004712:	68ba      	ldr	r2, [r7, #8]
 8004714:	4413      	add	r3, r2
 8004716:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004720:	4b74      	ldr	r3, [pc, #464]	@ (80048f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004722:	4013      	ands	r3, r2
 8004724:	68ba      	ldr	r2, [r7, #8]
 8004726:	0091      	lsls	r1, r2, #2
 8004728:	687a      	ldr	r2, [r7, #4]
 800472a:	6812      	ldr	r2, [r2, #0]
 800472c:	430b      	orrs	r3, r1
 800472e:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800473a:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004742:	041a      	lsls	r2, r3, #16
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	430a      	orrs	r2, r1
 800474a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004752:	687a      	ldr	r2, [r7, #4]
 8004754:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004756:	fb02 f303 	mul.w	r3, r2, r3
 800475a:	68ba      	ldr	r2, [r7, #8]
 800475c:	4413      	add	r3, r2
 800475e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8004768:	4b62      	ldr	r3, [pc, #392]	@ (80048f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 800476a:	4013      	ands	r3, r2
 800476c:	68ba      	ldr	r2, [r7, #8]
 800476e:	0091      	lsls	r1, r2, #2
 8004770:	687a      	ldr	r2, [r7, #4]
 8004772:	6812      	ldr	r2, [r2, #0]
 8004774:	430b      	orrs	r3, r1
 8004776:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800477e:	687a      	ldr	r2, [r7, #4]
 8004780:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8004782:	fb02 f303 	mul.w	r3, r2, r3
 8004786:	68ba      	ldr	r2, [r7, #8]
 8004788:	4413      	add	r3, r2
 800478a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8004794:	4b57      	ldr	r3, [pc, #348]	@ (80048f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8004796:	4013      	ands	r3, r2
 8004798:	68ba      	ldr	r2, [r7, #8]
 800479a:	0091      	lsls	r1, r2, #2
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	6812      	ldr	r2, [r2, #0]
 80047a0:	430b      	orrs	r3, r1
 80047a2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80047ae:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047b6:	041a      	lsls	r2, r3, #16
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	430a      	orrs	r2, r1
 80047be:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047c6:	005b      	lsls	r3, r3, #1
 80047c8:	68ba      	ldr	r2, [r7, #8]
 80047ca:	4413      	add	r3, r2
 80047cc:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80047d6:	4b47      	ldr	r3, [pc, #284]	@ (80048f4 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80047d8:	4013      	ands	r3, r2
 80047da:	68ba      	ldr	r2, [r7, #8]
 80047dc:	0091      	lsls	r1, r2, #2
 80047de:	687a      	ldr	r2, [r7, #4]
 80047e0:	6812      	ldr	r2, [r2, #0]
 80047e2:	430b      	orrs	r3, r1
 80047e4:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80047f0:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047f8:	041a      	lsls	r2, r3, #16
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	430a      	orrs	r2, r1
 8004800:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800480c:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004814:	061a      	lsls	r2, r3, #24
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	430a      	orrs	r2, r1
 800481c:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004824:	4b34      	ldr	r3, [pc, #208]	@ (80048f8 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8004826:	4413      	add	r3, r2
 8004828:	009a      	lsls	r2, r3, #2
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004836:	009b      	lsls	r3, r3, #2
 8004838:	441a      	add	r2, r3
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004846:	00db      	lsls	r3, r3, #3
 8004848:	441a      	add	r2, r3
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004856:	6879      	ldr	r1, [r7, #4]
 8004858:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 800485a:	fb01 f303 	mul.w	r3, r1, r3
 800485e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8004860:	441a      	add	r2, r3
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800486e:	6879      	ldr	r1, [r7, #4]
 8004870:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8004872:	fb01 f303 	mul.w	r3, r1, r3
 8004876:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8004878:	441a      	add	r2, r3
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004886:	6879      	ldr	r1, [r7, #4]
 8004888:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 800488a:	fb01 f303 	mul.w	r3, r1, r3
 800488e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8004890:	441a      	add	r2, r3
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048a2:	00db      	lsls	r3, r3, #3
 80048a4:	441a      	add	r2, r3
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048b6:	6879      	ldr	r1, [r7, #4]
 80048b8:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80048ba:	fb01 f303 	mul.w	r3, r1, r3
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	441a      	add	r2, r3
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048d2:	6879      	ldr	r1, [r7, #4]
 80048d4:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80048d6:	fb01 f303 	mul.w	r3, r1, r3
 80048da:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80048dc:	441a      	add	r2, r3
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048ea:	4a04      	ldr	r2, [pc, #16]	@ (80048fc <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d915      	bls.n	800491c <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80048f0:	e006      	b.n	8004900 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80048f2:	bf00      	nop
 80048f4:	ffff0003 	.word	0xffff0003
 80048f8:	10002b00 	.word	0x10002b00
 80048fc:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004906:	f043 0220 	orr.w	r2, r3, #32
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2203      	movs	r2, #3
 8004914:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8004918:	2301      	movs	r3, #1
 800491a:	e010      	b.n	800493e <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004920:	60fb      	str	r3, [r7, #12]
 8004922:	e005      	b.n	8004930 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2200      	movs	r2, #0
 8004928:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	3304      	adds	r3, #4
 800492e:	60fb      	str	r3, [r7, #12]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004936:	68fa      	ldr	r2, [r7, #12]
 8004938:	429a      	cmp	r2, r3
 800493a:	d3f3      	bcc.n	8004924 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 800493c:	2300      	movs	r3, #0
}
 800493e:	4618      	mov	r0, r3
 8004940:	3714      	adds	r7, #20
 8004942:	46bd      	mov	sp, r7
 8004944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004948:	4770      	bx	lr
 800494a:	bf00      	nop

0800494c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 800494c:	b480      	push	{r7}
 800494e:	b089      	sub	sp, #36	@ 0x24
 8004950:	af00      	add	r7, sp, #0
 8004952:	6078      	str	r0, [r7, #4]
 8004954:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004956:	2300      	movs	r3, #0
 8004958:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800495a:	4b86      	ldr	r3, [pc, #536]	@ (8004b74 <HAL_GPIO_Init+0x228>)
 800495c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800495e:	e18c      	b.n	8004c7a <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	2101      	movs	r1, #1
 8004966:	69fb      	ldr	r3, [r7, #28]
 8004968:	fa01 f303 	lsl.w	r3, r1, r3
 800496c:	4013      	ands	r3, r2
 800496e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004970:	693b      	ldr	r3, [r7, #16]
 8004972:	2b00      	cmp	r3, #0
 8004974:	f000 817e 	beq.w	8004c74 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	f003 0303 	and.w	r3, r3, #3
 8004980:	2b01      	cmp	r3, #1
 8004982:	d005      	beq.n	8004990 <HAL_GPIO_Init+0x44>
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	f003 0303 	and.w	r3, r3, #3
 800498c:	2b02      	cmp	r3, #2
 800498e:	d130      	bne.n	80049f2 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004996:	69fb      	ldr	r3, [r7, #28]
 8004998:	005b      	lsls	r3, r3, #1
 800499a:	2203      	movs	r2, #3
 800499c:	fa02 f303 	lsl.w	r3, r2, r3
 80049a0:	43db      	mvns	r3, r3
 80049a2:	69ba      	ldr	r2, [r7, #24]
 80049a4:	4013      	ands	r3, r2
 80049a6:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	68da      	ldr	r2, [r3, #12]
 80049ac:	69fb      	ldr	r3, [r7, #28]
 80049ae:	005b      	lsls	r3, r3, #1
 80049b0:	fa02 f303 	lsl.w	r3, r2, r3
 80049b4:	69ba      	ldr	r2, [r7, #24]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	69ba      	ldr	r2, [r7, #24]
 80049be:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80049c6:	2201      	movs	r2, #1
 80049c8:	69fb      	ldr	r3, [r7, #28]
 80049ca:	fa02 f303 	lsl.w	r3, r2, r3
 80049ce:	43db      	mvns	r3, r3
 80049d0:	69ba      	ldr	r2, [r7, #24]
 80049d2:	4013      	ands	r3, r2
 80049d4:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	685b      	ldr	r3, [r3, #4]
 80049da:	091b      	lsrs	r3, r3, #4
 80049dc:	f003 0201 	and.w	r2, r3, #1
 80049e0:	69fb      	ldr	r3, [r7, #28]
 80049e2:	fa02 f303 	lsl.w	r3, r2, r3
 80049e6:	69ba      	ldr	r2, [r7, #24]
 80049e8:	4313      	orrs	r3, r2
 80049ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	69ba      	ldr	r2, [r7, #24]
 80049f0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	f003 0303 	and.w	r3, r3, #3
 80049fa:	2b03      	cmp	r3, #3
 80049fc:	d017      	beq.n	8004a2e <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	68db      	ldr	r3, [r3, #12]
 8004a02:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004a04:	69fb      	ldr	r3, [r7, #28]
 8004a06:	005b      	lsls	r3, r3, #1
 8004a08:	2203      	movs	r2, #3
 8004a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a0e:	43db      	mvns	r3, r3
 8004a10:	69ba      	ldr	r2, [r7, #24]
 8004a12:	4013      	ands	r3, r2
 8004a14:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	689a      	ldr	r2, [r3, #8]
 8004a1a:	69fb      	ldr	r3, [r7, #28]
 8004a1c:	005b      	lsls	r3, r3, #1
 8004a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a22:	69ba      	ldr	r2, [r7, #24]
 8004a24:	4313      	orrs	r3, r2
 8004a26:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	69ba      	ldr	r2, [r7, #24]
 8004a2c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	f003 0303 	and.w	r3, r3, #3
 8004a36:	2b02      	cmp	r3, #2
 8004a38:	d123      	bne.n	8004a82 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004a3a:	69fb      	ldr	r3, [r7, #28]
 8004a3c:	08da      	lsrs	r2, r3, #3
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	3208      	adds	r2, #8
 8004a42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004a46:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004a48:	69fb      	ldr	r3, [r7, #28]
 8004a4a:	f003 0307 	and.w	r3, r3, #7
 8004a4e:	009b      	lsls	r3, r3, #2
 8004a50:	220f      	movs	r2, #15
 8004a52:	fa02 f303 	lsl.w	r3, r2, r3
 8004a56:	43db      	mvns	r3, r3
 8004a58:	69ba      	ldr	r2, [r7, #24]
 8004a5a:	4013      	ands	r3, r2
 8004a5c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	691a      	ldr	r2, [r3, #16]
 8004a62:	69fb      	ldr	r3, [r7, #28]
 8004a64:	f003 0307 	and.w	r3, r3, #7
 8004a68:	009b      	lsls	r3, r3, #2
 8004a6a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a6e:	69ba      	ldr	r2, [r7, #24]
 8004a70:	4313      	orrs	r3, r2
 8004a72:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004a74:	69fb      	ldr	r3, [r7, #28]
 8004a76:	08da      	lsrs	r2, r3, #3
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	3208      	adds	r2, #8
 8004a7c:	69b9      	ldr	r1, [r7, #24]
 8004a7e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004a88:	69fb      	ldr	r3, [r7, #28]
 8004a8a:	005b      	lsls	r3, r3, #1
 8004a8c:	2203      	movs	r2, #3
 8004a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a92:	43db      	mvns	r3, r3
 8004a94:	69ba      	ldr	r2, [r7, #24]
 8004a96:	4013      	ands	r3, r2
 8004a98:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	f003 0203 	and.w	r2, r3, #3
 8004aa2:	69fb      	ldr	r3, [r7, #28]
 8004aa4:	005b      	lsls	r3, r3, #1
 8004aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8004aaa:	69ba      	ldr	r2, [r7, #24]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	69ba      	ldr	r2, [r7, #24]
 8004ab4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	f000 80d8 	beq.w	8004c74 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ac4:	4b2c      	ldr	r3, [pc, #176]	@ (8004b78 <HAL_GPIO_Init+0x22c>)
 8004ac6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004aca:	4a2b      	ldr	r2, [pc, #172]	@ (8004b78 <HAL_GPIO_Init+0x22c>)
 8004acc:	f043 0302 	orr.w	r3, r3, #2
 8004ad0:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004ad4:	4b28      	ldr	r3, [pc, #160]	@ (8004b78 <HAL_GPIO_Init+0x22c>)
 8004ad6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004ada:	f003 0302 	and.w	r3, r3, #2
 8004ade:	60fb      	str	r3, [r7, #12]
 8004ae0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004ae2:	4a26      	ldr	r2, [pc, #152]	@ (8004b7c <HAL_GPIO_Init+0x230>)
 8004ae4:	69fb      	ldr	r3, [r7, #28]
 8004ae6:	089b      	lsrs	r3, r3, #2
 8004ae8:	3302      	adds	r3, #2
 8004aea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004aee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004af0:	69fb      	ldr	r3, [r7, #28]
 8004af2:	f003 0303 	and.w	r3, r3, #3
 8004af6:	009b      	lsls	r3, r3, #2
 8004af8:	220f      	movs	r2, #15
 8004afa:	fa02 f303 	lsl.w	r3, r2, r3
 8004afe:	43db      	mvns	r3, r3
 8004b00:	69ba      	ldr	r2, [r7, #24]
 8004b02:	4013      	ands	r3, r2
 8004b04:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	4a1d      	ldr	r2, [pc, #116]	@ (8004b80 <HAL_GPIO_Init+0x234>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d04a      	beq.n	8004ba4 <HAL_GPIO_Init+0x258>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	4a1c      	ldr	r2, [pc, #112]	@ (8004b84 <HAL_GPIO_Init+0x238>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d02b      	beq.n	8004b6e <HAL_GPIO_Init+0x222>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	4a1b      	ldr	r2, [pc, #108]	@ (8004b88 <HAL_GPIO_Init+0x23c>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d025      	beq.n	8004b6a <HAL_GPIO_Init+0x21e>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	4a1a      	ldr	r2, [pc, #104]	@ (8004b8c <HAL_GPIO_Init+0x240>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d01f      	beq.n	8004b66 <HAL_GPIO_Init+0x21a>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	4a19      	ldr	r2, [pc, #100]	@ (8004b90 <HAL_GPIO_Init+0x244>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d019      	beq.n	8004b62 <HAL_GPIO_Init+0x216>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	4a18      	ldr	r2, [pc, #96]	@ (8004b94 <HAL_GPIO_Init+0x248>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d013      	beq.n	8004b5e <HAL_GPIO_Init+0x212>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	4a17      	ldr	r2, [pc, #92]	@ (8004b98 <HAL_GPIO_Init+0x24c>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d00d      	beq.n	8004b5a <HAL_GPIO_Init+0x20e>
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	4a16      	ldr	r2, [pc, #88]	@ (8004b9c <HAL_GPIO_Init+0x250>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d007      	beq.n	8004b56 <HAL_GPIO_Init+0x20a>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	4a15      	ldr	r2, [pc, #84]	@ (8004ba0 <HAL_GPIO_Init+0x254>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d101      	bne.n	8004b52 <HAL_GPIO_Init+0x206>
 8004b4e:	2309      	movs	r3, #9
 8004b50:	e029      	b.n	8004ba6 <HAL_GPIO_Init+0x25a>
 8004b52:	230a      	movs	r3, #10
 8004b54:	e027      	b.n	8004ba6 <HAL_GPIO_Init+0x25a>
 8004b56:	2307      	movs	r3, #7
 8004b58:	e025      	b.n	8004ba6 <HAL_GPIO_Init+0x25a>
 8004b5a:	2306      	movs	r3, #6
 8004b5c:	e023      	b.n	8004ba6 <HAL_GPIO_Init+0x25a>
 8004b5e:	2305      	movs	r3, #5
 8004b60:	e021      	b.n	8004ba6 <HAL_GPIO_Init+0x25a>
 8004b62:	2304      	movs	r3, #4
 8004b64:	e01f      	b.n	8004ba6 <HAL_GPIO_Init+0x25a>
 8004b66:	2303      	movs	r3, #3
 8004b68:	e01d      	b.n	8004ba6 <HAL_GPIO_Init+0x25a>
 8004b6a:	2302      	movs	r3, #2
 8004b6c:	e01b      	b.n	8004ba6 <HAL_GPIO_Init+0x25a>
 8004b6e:	2301      	movs	r3, #1
 8004b70:	e019      	b.n	8004ba6 <HAL_GPIO_Init+0x25a>
 8004b72:	bf00      	nop
 8004b74:	58000080 	.word	0x58000080
 8004b78:	58024400 	.word	0x58024400
 8004b7c:	58000400 	.word	0x58000400
 8004b80:	58020000 	.word	0x58020000
 8004b84:	58020400 	.word	0x58020400
 8004b88:	58020800 	.word	0x58020800
 8004b8c:	58020c00 	.word	0x58020c00
 8004b90:	58021000 	.word	0x58021000
 8004b94:	58021400 	.word	0x58021400
 8004b98:	58021800 	.word	0x58021800
 8004b9c:	58021c00 	.word	0x58021c00
 8004ba0:	58022400 	.word	0x58022400
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	69fa      	ldr	r2, [r7, #28]
 8004ba8:	f002 0203 	and.w	r2, r2, #3
 8004bac:	0092      	lsls	r2, r2, #2
 8004bae:	4093      	lsls	r3, r2
 8004bb0:	69ba      	ldr	r2, [r7, #24]
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004bb6:	4938      	ldr	r1, [pc, #224]	@ (8004c98 <HAL_GPIO_Init+0x34c>)
 8004bb8:	69fb      	ldr	r3, [r7, #28]
 8004bba:	089b      	lsrs	r3, r3, #2
 8004bbc:	3302      	adds	r3, #2
 8004bbe:	69ba      	ldr	r2, [r7, #24]
 8004bc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004bc4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	43db      	mvns	r3, r3
 8004bd0:	69ba      	ldr	r2, [r7, #24]
 8004bd2:	4013      	ands	r3, r2
 8004bd4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d003      	beq.n	8004bea <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8004be2:	69ba      	ldr	r2, [r7, #24]
 8004be4:	693b      	ldr	r3, [r7, #16]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004bea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004bee:	69bb      	ldr	r3, [r7, #24]
 8004bf0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004bf2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	43db      	mvns	r3, r3
 8004bfe:	69ba      	ldr	r2, [r7, #24]
 8004c00:	4013      	ands	r3, r2
 8004c02:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d003      	beq.n	8004c18 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8004c10:	69ba      	ldr	r2, [r7, #24]
 8004c12:	693b      	ldr	r3, [r7, #16]
 8004c14:	4313      	orrs	r3, r2
 8004c16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004c18:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004c1c:	69bb      	ldr	r3, [r7, #24]
 8004c1e:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	43db      	mvns	r3, r3
 8004c2a:	69ba      	ldr	r2, [r7, #24]
 8004c2c:	4013      	ands	r3, r2
 8004c2e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d003      	beq.n	8004c44 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8004c3c:	69ba      	ldr	r2, [r7, #24]
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	4313      	orrs	r3, r2
 8004c42:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	69ba      	ldr	r2, [r7, #24]
 8004c48:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	43db      	mvns	r3, r3
 8004c54:	69ba      	ldr	r2, [r7, #24]
 8004c56:	4013      	ands	r3, r2
 8004c58:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d003      	beq.n	8004c6e <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8004c66:	69ba      	ldr	r2, [r7, #24]
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	4313      	orrs	r3, r2
 8004c6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	69ba      	ldr	r2, [r7, #24]
 8004c72:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004c74:	69fb      	ldr	r3, [r7, #28]
 8004c76:	3301      	adds	r3, #1
 8004c78:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	681a      	ldr	r2, [r3, #0]
 8004c7e:	69fb      	ldr	r3, [r7, #28]
 8004c80:	fa22 f303 	lsr.w	r3, r2, r3
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	f47f ae6b 	bne.w	8004960 <HAL_GPIO_Init+0x14>
  }
}
 8004c8a:	bf00      	nop
 8004c8c:	bf00      	nop
 8004c8e:	3724      	adds	r7, #36	@ 0x24
 8004c90:	46bd      	mov	sp, r7
 8004c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c96:	4770      	bx	lr
 8004c98:	58000400 	.word	0x58000400

08004c9c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b085      	sub	sp, #20
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	6078      	str	r0, [r7, #4]
 8004ca4:	460b      	mov	r3, r1
 8004ca6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	691a      	ldr	r2, [r3, #16]
 8004cac:	887b      	ldrh	r3, [r7, #2]
 8004cae:	4013      	ands	r3, r2
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d002      	beq.n	8004cba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	73fb      	strb	r3, [r7, #15]
 8004cb8:	e001      	b.n	8004cbe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004cbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	3714      	adds	r7, #20
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cca:	4770      	bx	lr

08004ccc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b083      	sub	sp, #12
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
 8004cd4:	460b      	mov	r3, r1
 8004cd6:	807b      	strh	r3, [r7, #2]
 8004cd8:	4613      	mov	r3, r2
 8004cda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004cdc:	787b      	ldrb	r3, [r7, #1]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d003      	beq.n	8004cea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ce2:	887a      	ldrh	r2, [r7, #2]
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004ce8:	e003      	b.n	8004cf2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004cea:	887b      	ldrh	r3, [r7, #2]
 8004cec:	041a      	lsls	r2, r3, #16
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	619a      	str	r2, [r3, #24]
}
 8004cf2:	bf00      	nop
 8004cf4:	370c      	adds	r7, #12
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr

08004cfe <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004cfe:	b480      	push	{r7}
 8004d00:	b085      	sub	sp, #20
 8004d02:	af00      	add	r7, sp, #0
 8004d04:	6078      	str	r0, [r7, #4]
 8004d06:	460b      	mov	r3, r1
 8004d08:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	695b      	ldr	r3, [r3, #20]
 8004d0e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004d10:	887a      	ldrh	r2, [r7, #2]
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	4013      	ands	r3, r2
 8004d16:	041a      	lsls	r2, r3, #16
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	43d9      	mvns	r1, r3
 8004d1c:	887b      	ldrh	r3, [r7, #2]
 8004d1e:	400b      	ands	r3, r1
 8004d20:	431a      	orrs	r2, r3
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	619a      	str	r2, [r3, #24]
}
 8004d26:	bf00      	nop
 8004d28:	3714      	adds	r7, #20
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d30:	4770      	bx	lr
	...

08004d34 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b086      	sub	sp, #24
 8004d38:	af02      	add	r7, sp, #8
 8004d3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d3c:	2300      	movs	r3, #0
 8004d3e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8004d40:	f7fd fd96 	bl	8002870 <HAL_GetTick>
 8004d44:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d102      	bne.n	8004d52 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	73fb      	strb	r3, [r7, #15]
 8004d50:	e0a5      	b.n	8004e9e <HAL_OSPI_Init+0x16a>
    assert_param(IS_OSPI_CS_BOUNDARY(hospi->Init.ChipSelectBoundary));
    assert_param(IS_OSPI_DLYBYP(hospi->Init.DelayBlockBypass));
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2200      	movs	r2, #0
 8004d56:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	f040 809e 	bne.w	8004e9e <HAL_OSPI_Init+0x16a>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	f7fc ff08 	bl	8001b78 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8004d68:	f241 3188 	movw	r1, #5000	@ 0x1388
 8004d6c:	6878      	ldr	r0, [r7, #4]
 8004d6e:	f000 f89d 	bl	8004eac <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	689a      	ldr	r2, [r3, #8]
 8004d78:	4b4b      	ldr	r3, [pc, #300]	@ (8004ea8 <HAL_OSPI_Init+0x174>)
 8004d7a:	4013      	ands	r3, r2
 8004d7c:	687a      	ldr	r2, [r7, #4]
 8004d7e:	68d1      	ldr	r1, [r2, #12]
 8004d80:	687a      	ldr	r2, [r7, #4]
 8004d82:	6912      	ldr	r2, [r2, #16]
 8004d84:	3a01      	subs	r2, #1
 8004d86:	0412      	lsls	r2, r2, #16
 8004d88:	4311      	orrs	r1, r2
 8004d8a:	687a      	ldr	r2, [r7, #4]
 8004d8c:	6952      	ldr	r2, [r2, #20]
 8004d8e:	3a01      	subs	r2, #1
 8004d90:	0212      	lsls	r2, r2, #8
 8004d92:	4311      	orrs	r1, r2
 8004d94:	687a      	ldr	r2, [r7, #4]
 8004d96:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004d98:	4311      	orrs	r1, r2
 8004d9a:	687a      	ldr	r2, [r7, #4]
 8004d9c:	69d2      	ldr	r2, [r2, #28]
 8004d9e:	4311      	orrs	r1, r2
 8004da0:	687a      	ldr	r2, [r7, #4]
 8004da2:	6812      	ldr	r2, [r2, #0]
 8004da4:	430b      	orrs	r3, r1
 8004da6:	6093      	str	r3, [r2, #8]
                 (hospi->Init.MemoryType | ((hospi->Init.DeviceSize - 1U) << OCTOSPI_DCR1_DEVSIZE_Pos) |
                  ((hospi->Init.ChipSelectHighTime - 1U) << OCTOSPI_DCR1_CSHT_Pos) |
                  hospi->Init.DelayBlockBypass | hospi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_WRAPSIZE, hospi->Init.WrapSize);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	68db      	ldr	r3, [r3, #12]
 8004dae:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	6a1a      	ldr	r2, [r3, #32]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	430a      	orrs	r2, r1
 8004dbc:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dc2:	0419      	lsls	r1, r3, #16
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	430a      	orrs	r2, r1
 8004dce:	611a      	str	r2, [r3, #16]

      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	687a      	ldr	r2, [r7, #4]
 8004dd6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004dd8:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	3b01      	subs	r3, #1
 8004dea:	021a      	lsls	r2, r3, #8
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	430a      	orrs	r2, r1
 8004df2:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004df8:	9300      	str	r3, [sp, #0]
 8004dfa:	68bb      	ldr	r3, [r7, #8]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	2120      	movs	r1, #32
 8004e00:	6878      	ldr	r0, [r7, #4]
 8004e02:	f000 fd4f 	bl	80058a4 <OSPI_WaitFlagStateUntilTimeout>
 8004e06:	4603      	mov	r3, r0
 8004e08:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004e0a:	7bfb      	ldrb	r3, [r7, #15]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d146      	bne.n	8004e9e <HAL_OSPI_Init+0x16a>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	68db      	ldr	r3, [r3, #12]
 8004e16:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e1e:	1e5a      	subs	r2, r3, #1
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	430a      	orrs	r2, r1
 8004e26:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	689a      	ldr	r2, [r3, #8]
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	430a      	orrs	r2, r1
 8004e3c:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8004e46:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e52:	431a      	orrs	r2, r3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	430a      	orrs	r2, r1
 8004e5a:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f042 0201 	orr.w	r2, r2, #1
 8004e6c:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	699b      	ldr	r3, [r3, #24]
 8004e72:	2b02      	cmp	r3, #2
 8004e74:	d107      	bne.n	8004e86 <HAL_OSPI_Init+0x152>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	689a      	ldr	r2, [r3, #8]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f042 0202 	orr.w	r2, r2, #2
 8004e84:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	68db      	ldr	r3, [r3, #12]
 8004e8a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004e8e:	d103      	bne.n	8004e98 <HAL_OSPI_Init+0x164>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2201      	movs	r2, #1
 8004e94:	651a      	str	r2, [r3, #80]	@ 0x50
 8004e96:	e002      	b.n	8004e9e <HAL_OSPI_Init+0x16a>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2202      	movs	r2, #2
 8004e9c:	651a      	str	r2, [r3, #80]	@ 0x50
      }
    }
  }

  /* Return function status */
  return status;
 8004e9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	3710      	adds	r7, #16
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bd80      	pop	{r7, pc}
 8004ea8:	f8e0f8f4 	.word	0xf8e0f8f4

08004eac <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8004eac:	b480      	push	{r7}
 8004eae:	b083      	sub	sp, #12
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
 8004eb4:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	683a      	ldr	r2, [r7, #0]
 8004eba:	659a      	str	r2, [r3, #88]	@ 0x58
  return HAL_OK;
 8004ebc:	2300      	movs	r3, #0
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	370c      	adds	r7, #12
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec8:	4770      	bx	lr
	...

08004ecc <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b094      	sub	sp, #80	@ 0x50
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	60f8      	str	r0, [r7, #12]
 8004ed4:	60b9      	str	r1, [r7, #8]
 8004ed6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ed8:	2300      	movs	r3, #0
 8004eda:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 8004ede:	2300      	movs	r3, #0
 8004ee0:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
  assert_param(IS_OSPIM_PORT(cfg->NCSPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOLowPort));
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));

  if (hospi->Instance == OCTOSPI1)
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4a9d      	ldr	r2, [pc, #628]	@ (8005160 <HAL_OSPIM_Config+0x294>)
 8004eea:	4293      	cmp	r3, r2
 8004eec:	d105      	bne.n	8004efa <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 8004eee:	2300      	movs	r3, #0
 8004ef0:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 1U;
 8004ef2:	2301      	movs	r3, #1
 8004ef4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8004ef8:	e004      	b.n	8004f04 <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 8004efa:	2301      	movs	r3, #1
 8004efc:	64bb      	str	r3, [r7, #72]	@ 0x48
    other_instance = 0U;
 8004efe:	2300      	movs	r3, #0
 8004f00:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8004f04:	2300      	movs	r3, #0
 8004f06:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8004f0a:	e01d      	b.n	8004f48 <HAL_OSPIM_Config+0x7c>
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 8004f0c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004f10:	3301      	adds	r3, #1
 8004f12:	b2d8      	uxtb	r0, r3
 8004f14:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8004f18:	f107 0114 	add.w	r1, r7, #20
 8004f1c:	4613      	mov	r3, r2
 8004f1e:	005b      	lsls	r3, r3, #1
 8004f20:	4413      	add	r3, r2
 8004f22:	00db      	lsls	r3, r3, #3
 8004f24:	440b      	add	r3, r1
 8004f26:	4619      	mov	r1, r3
 8004f28:	f000 fcf4 	bl	8005914 <OSPIM_GetConfig>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d005      	beq.n	8004f3e <HAL_OSPIM_Config+0x72>
    {
      status = HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2208      	movs	r2, #8
 8004f3c:	655a      	str	r2, [r3, #84]	@ 0x54
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 8004f3e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004f42:	3301      	adds	r3, #1
 8004f44:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8004f48:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	d9dd      	bls.n	8004f0c <HAL_OSPIM_Config+0x40>
    }
  }

  if (status == HAL_OK)
 8004f50:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	f040 8499 	bne.w	800588c <HAL_OSPIM_Config+0x9c0>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 8004f5a:	4b81      	ldr	r3, [pc, #516]	@ (8005160 <HAL_OSPIM_Config+0x294>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f003 0301 	and.w	r3, r3, #1
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d00b      	beq.n	8004f7e <HAL_OSPIM_Config+0xb2>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8004f66:	4b7e      	ldr	r3, [pc, #504]	@ (8005160 <HAL_OSPIM_Config+0x294>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a7d      	ldr	r2, [pc, #500]	@ (8005160 <HAL_OSPIM_Config+0x294>)
 8004f6c:	f023 0301 	bic.w	r3, r3, #1
 8004f70:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 8004f72:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8004f76:	f043 0301 	orr.w	r3, r3, #1
 8004f7a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 8004f7e:	4b79      	ldr	r3, [pc, #484]	@ (8005164 <HAL_OSPIM_Config+0x298>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 0301 	and.w	r3, r3, #1
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d00b      	beq.n	8004fa2 <HAL_OSPIM_Config+0xd6>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8004f8a:	4b76      	ldr	r3, [pc, #472]	@ (8005164 <HAL_OSPIM_Config+0x298>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a75      	ldr	r2, [pc, #468]	@ (8005164 <HAL_OSPIM_Config+0x298>)
 8004f90:	f023 0301 	bic.w	r3, r3, #1
 8004f94:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 8004f96:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8004f9a:	f043 0302 	orr.w	r3, r3, #2
 8004f9e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8004fa2:	4971      	ldr	r1, [pc, #452]	@ (8005168 <HAL_OSPIM_Config+0x29c>)
 8004fa4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004fa6:	4613      	mov	r3, r2
 8004fa8:	005b      	lsls	r3, r3, #1
 8004faa:	4413      	add	r3, r2
 8004fac:	00db      	lsls	r3, r3, #3
 8004fae:	3350      	adds	r3, #80	@ 0x50
 8004fb0:	443b      	add	r3, r7
 8004fb2:	3b34      	subs	r3, #52	@ 0x34
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	3b01      	subs	r3, #1
 8004fb8:	009b      	lsls	r3, r3, #2
 8004fba:	440b      	add	r3, r1
 8004fbc:	6859      	ldr	r1, [r3, #4]
 8004fbe:	486a      	ldr	r0, [pc, #424]	@ (8005168 <HAL_OSPIM_Config+0x29c>)
 8004fc0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004fc2:	4613      	mov	r3, r2
 8004fc4:	005b      	lsls	r3, r3, #1
 8004fc6:	4413      	add	r3, r2
 8004fc8:	00db      	lsls	r3, r3, #3
 8004fca:	3350      	adds	r3, #80	@ 0x50
 8004fcc:	443b      	add	r3, r7
 8004fce:	3b34      	subs	r3, #52	@ 0x34
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	3b01      	subs	r3, #1
 8004fd4:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8004fd8:	009b      	lsls	r3, r3, #2
 8004fda:	4403      	add	r3, r0
 8004fdc:	605a      	str	r2, [r3, #4]
    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 8004fde:	4b62      	ldr	r3, [pc, #392]	@ (8005168 <HAL_OSPIM_Config+0x29c>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f003 0301 	and.w	r3, r3, #1
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	f000 80c0 	beq.w	800516c <HAL_OSPIM_Config+0x2a0>
    {
      /* De-multiplexing should be performed */
      CLEAR_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 8004fec:	4b5e      	ldr	r3, [pc, #376]	@ (8005168 <HAL_OSPIM_Config+0x29c>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a5d      	ldr	r2, [pc, #372]	@ (8005168 <HAL_OSPIM_Config+0x29c>)
 8004ff2:	f023 0301 	bic.w	r3, r3, #1
 8004ff6:	6013      	str	r3, [r2, #0]

      if (other_instance == 1U)
 8004ff8:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8004ffc:	2b01      	cmp	r3, #1
 8004ffe:	f040 8162 	bne.w	80052c6 <HAL_OSPIM_Config+0x3fa>
      {
        SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKSRC);
 8005002:	4959      	ldr	r1, [pc, #356]	@ (8005168 <HAL_OSPIM_Config+0x29c>)
 8005004:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005008:	4613      	mov	r3, r2
 800500a:	005b      	lsls	r3, r3, #1
 800500c:	4413      	add	r3, r2
 800500e:	00db      	lsls	r3, r3, #3
 8005010:	3350      	adds	r3, #80	@ 0x50
 8005012:	443b      	add	r3, r7
 8005014:	3b3c      	subs	r3, #60	@ 0x3c
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	3b01      	subs	r3, #1
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	440b      	add	r3, r1
 800501e:	6859      	ldr	r1, [r3, #4]
 8005020:	4851      	ldr	r0, [pc, #324]	@ (8005168 <HAL_OSPIM_Config+0x29c>)
 8005022:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005026:	4613      	mov	r3, r2
 8005028:	005b      	lsls	r3, r3, #1
 800502a:	4413      	add	r3, r2
 800502c:	00db      	lsls	r3, r3, #3
 800502e:	3350      	adds	r3, #80	@ 0x50
 8005030:	443b      	add	r3, r7
 8005032:	3b3c      	subs	r3, #60	@ 0x3c
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	3b01      	subs	r3, #1
 8005038:	f041 0202 	orr.w	r2, r1, #2
 800503c:	009b      	lsls	r3, r3, #2
 800503e:	4403      	add	r3, r0
 8005040:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8005042:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005046:	4613      	mov	r3, r2
 8005048:	005b      	lsls	r3, r3, #1
 800504a:	4413      	add	r3, r2
 800504c:	00db      	lsls	r3, r3, #3
 800504e:	3350      	adds	r3, #80	@ 0x50
 8005050:	443b      	add	r3, r7
 8005052:	3b38      	subs	r3, #56	@ 0x38
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d01f      	beq.n	800509a <HAL_OSPIM_Config+0x1ce>
        {
          SET_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSSRC);
 800505a:	4943      	ldr	r1, [pc, #268]	@ (8005168 <HAL_OSPIM_Config+0x29c>)
 800505c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005060:	4613      	mov	r3, r2
 8005062:	005b      	lsls	r3, r3, #1
 8005064:	4413      	add	r3, r2
 8005066:	00db      	lsls	r3, r3, #3
 8005068:	3350      	adds	r3, #80	@ 0x50
 800506a:	443b      	add	r3, r7
 800506c:	3b38      	subs	r3, #56	@ 0x38
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	3b01      	subs	r3, #1
 8005072:	009b      	lsls	r3, r3, #2
 8005074:	440b      	add	r3, r1
 8005076:	6859      	ldr	r1, [r3, #4]
 8005078:	483b      	ldr	r0, [pc, #236]	@ (8005168 <HAL_OSPIM_Config+0x29c>)
 800507a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800507e:	4613      	mov	r3, r2
 8005080:	005b      	lsls	r3, r3, #1
 8005082:	4413      	add	r3, r2
 8005084:	00db      	lsls	r3, r3, #3
 8005086:	3350      	adds	r3, #80	@ 0x50
 8005088:	443b      	add	r3, r7
 800508a:	3b38      	subs	r3, #56	@ 0x38
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	3b01      	subs	r3, #1
 8005090:	f041 0220 	orr.w	r2, r1, #32
 8005094:	009b      	lsls	r3, r3, #2
 8005096:	4403      	add	r3, r0
 8005098:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 800509a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800509e:	4613      	mov	r3, r2
 80050a0:	005b      	lsls	r3, r3, #1
 80050a2:	4413      	add	r3, r2
 80050a4:	00db      	lsls	r3, r3, #3
 80050a6:	3350      	adds	r3, #80	@ 0x50
 80050a8:	443b      	add	r3, r7
 80050aa:	3b30      	subs	r3, #48	@ 0x30
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d023      	beq.n	80050fa <HAL_OSPIM_Config+0x22e>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], \
 80050b2:	492d      	ldr	r1, [pc, #180]	@ (8005168 <HAL_OSPIM_Config+0x29c>)
 80050b4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80050b8:	4613      	mov	r3, r2
 80050ba:	005b      	lsls	r3, r3, #1
 80050bc:	4413      	add	r3, r2
 80050be:	00db      	lsls	r3, r3, #3
 80050c0:	3350      	adds	r3, #80	@ 0x50
 80050c2:	443b      	add	r3, r7
 80050c4:	3b30      	subs	r3, #48	@ 0x30
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	3b01      	subs	r3, #1
 80050ca:	f003 0301 	and.w	r3, r3, #1
 80050ce:	009b      	lsls	r3, r3, #2
 80050d0:	440b      	add	r3, r1
 80050d2:	6859      	ldr	r1, [r3, #4]
 80050d4:	4824      	ldr	r0, [pc, #144]	@ (8005168 <HAL_OSPIM_Config+0x29c>)
 80050d6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80050da:	4613      	mov	r3, r2
 80050dc:	005b      	lsls	r3, r3, #1
 80050de:	4413      	add	r3, r2
 80050e0:	00db      	lsls	r3, r3, #3
 80050e2:	3350      	adds	r3, #80	@ 0x50
 80050e4:	443b      	add	r3, r7
 80050e6:	3b30      	subs	r3, #48	@ 0x30
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	3b01      	subs	r3, #1
 80050ec:	f003 0301 	and.w	r3, r3, #1
 80050f0:	f441 2280 	orr.w	r2, r1, #262144	@ 0x40000
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	4403      	add	r3, r0
 80050f8:	605a      	str	r2, [r3, #4]
                  OCTOSPIM_PCR_IOLSRC_1);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80050fa:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80050fe:	4613      	mov	r3, r2
 8005100:	005b      	lsls	r3, r3, #1
 8005102:	4413      	add	r3, r2
 8005104:	00db      	lsls	r3, r3, #3
 8005106:	3350      	adds	r3, #80	@ 0x50
 8005108:	443b      	add	r3, r7
 800510a:	3b2c      	subs	r3, #44	@ 0x2c
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	2b00      	cmp	r3, #0
 8005110:	f000 80d9 	beq.w	80052c6 <HAL_OSPIM_Config+0x3fa>
        {
          SET_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], \
 8005114:	4914      	ldr	r1, [pc, #80]	@ (8005168 <HAL_OSPIM_Config+0x29c>)
 8005116:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800511a:	4613      	mov	r3, r2
 800511c:	005b      	lsls	r3, r3, #1
 800511e:	4413      	add	r3, r2
 8005120:	00db      	lsls	r3, r3, #3
 8005122:	3350      	adds	r3, #80	@ 0x50
 8005124:	443b      	add	r3, r7
 8005126:	3b2c      	subs	r3, #44	@ 0x2c
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	3b01      	subs	r3, #1
 800512c:	f003 0301 	and.w	r3, r3, #1
 8005130:	009b      	lsls	r3, r3, #2
 8005132:	440b      	add	r3, r1
 8005134:	6859      	ldr	r1, [r3, #4]
 8005136:	480c      	ldr	r0, [pc, #48]	@ (8005168 <HAL_OSPIM_Config+0x29c>)
 8005138:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800513c:	4613      	mov	r3, r2
 800513e:	005b      	lsls	r3, r3, #1
 8005140:	4413      	add	r3, r2
 8005142:	00db      	lsls	r3, r3, #3
 8005144:	3350      	adds	r3, #80	@ 0x50
 8005146:	443b      	add	r3, r7
 8005148:	3b2c      	subs	r3, #44	@ 0x2c
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	3b01      	subs	r3, #1
 800514e:	f003 0301 	and.w	r3, r3, #1
 8005152:	f041 6280 	orr.w	r2, r1, #67108864	@ 0x4000000
 8005156:	009b      	lsls	r3, r3, #2
 8005158:	4403      	add	r3, r0
 800515a:	605a      	str	r2, [r3, #4]
 800515c:	e0b3      	b.n	80052c6 <HAL_OSPIM_Config+0x3fa>
 800515e:	bf00      	nop
 8005160:	52005000 	.word	0x52005000
 8005164:	5200a000 	.word	0x5200a000
 8005168:	5200b400 	.word	0x5200b400
        }
      }
    }
    else
    {
      if (IOM_cfg[instance].ClkPort != 0U)
 800516c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800516e:	4613      	mov	r3, r2
 8005170:	005b      	lsls	r3, r3, #1
 8005172:	4413      	add	r3, r2
 8005174:	00db      	lsls	r3, r3, #3
 8005176:	3350      	adds	r3, #80	@ 0x50
 8005178:	443b      	add	r3, r7
 800517a:	3b3c      	subs	r3, #60	@ 0x3c
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	2b00      	cmp	r3, #0
 8005180:	f000 80a1 	beq.w	80052c6 <HAL_OSPIM_Config+0x3fa>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8005184:	4995      	ldr	r1, [pc, #596]	@ (80053dc <HAL_OSPIM_Config+0x510>)
 8005186:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005188:	4613      	mov	r3, r2
 800518a:	005b      	lsls	r3, r3, #1
 800518c:	4413      	add	r3, r2
 800518e:	00db      	lsls	r3, r3, #3
 8005190:	3350      	adds	r3, #80	@ 0x50
 8005192:	443b      	add	r3, r7
 8005194:	3b3c      	subs	r3, #60	@ 0x3c
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	3b01      	subs	r3, #1
 800519a:	009b      	lsls	r3, r3, #2
 800519c:	440b      	add	r3, r1
 800519e:	6859      	ldr	r1, [r3, #4]
 80051a0:	488e      	ldr	r0, [pc, #568]	@ (80053dc <HAL_OSPIM_Config+0x510>)
 80051a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80051a4:	4613      	mov	r3, r2
 80051a6:	005b      	lsls	r3, r3, #1
 80051a8:	4413      	add	r3, r2
 80051aa:	00db      	lsls	r3, r3, #3
 80051ac:	3350      	adds	r3, #80	@ 0x50
 80051ae:	443b      	add	r3, r7
 80051b0:	3b3c      	subs	r3, #60	@ 0x3c
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	3b01      	subs	r3, #1
 80051b6:	f021 0201 	bic.w	r2, r1, #1
 80051ba:	009b      	lsls	r3, r3, #2
 80051bc:	4403      	add	r3, r0
 80051be:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 80051c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80051c2:	4613      	mov	r3, r2
 80051c4:	005b      	lsls	r3, r3, #1
 80051c6:	4413      	add	r3, r2
 80051c8:	00db      	lsls	r3, r3, #3
 80051ca:	3350      	adds	r3, #80	@ 0x50
 80051cc:	443b      	add	r3, r7
 80051ce:	3b38      	subs	r3, #56	@ 0x38
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d01d      	beq.n	8005212 <HAL_OSPIM_Config+0x346>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 80051d6:	4981      	ldr	r1, [pc, #516]	@ (80053dc <HAL_OSPIM_Config+0x510>)
 80051d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80051da:	4613      	mov	r3, r2
 80051dc:	005b      	lsls	r3, r3, #1
 80051de:	4413      	add	r3, r2
 80051e0:	00db      	lsls	r3, r3, #3
 80051e2:	3350      	adds	r3, #80	@ 0x50
 80051e4:	443b      	add	r3, r7
 80051e6:	3b38      	subs	r3, #56	@ 0x38
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	3b01      	subs	r3, #1
 80051ec:	009b      	lsls	r3, r3, #2
 80051ee:	440b      	add	r3, r1
 80051f0:	6859      	ldr	r1, [r3, #4]
 80051f2:	487a      	ldr	r0, [pc, #488]	@ (80053dc <HAL_OSPIM_Config+0x510>)
 80051f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80051f6:	4613      	mov	r3, r2
 80051f8:	005b      	lsls	r3, r3, #1
 80051fa:	4413      	add	r3, r2
 80051fc:	00db      	lsls	r3, r3, #3
 80051fe:	3350      	adds	r3, #80	@ 0x50
 8005200:	443b      	add	r3, r7
 8005202:	3b38      	subs	r3, #56	@ 0x38
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	3b01      	subs	r3, #1
 8005208:	f021 0210 	bic.w	r2, r1, #16
 800520c:	009b      	lsls	r3, r3, #2
 800520e:	4403      	add	r3, r0
 8005210:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8005212:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005214:	4613      	mov	r3, r2
 8005216:	005b      	lsls	r3, r3, #1
 8005218:	4413      	add	r3, r2
 800521a:	00db      	lsls	r3, r3, #3
 800521c:	3350      	adds	r3, #80	@ 0x50
 800521e:	443b      	add	r3, r7
 8005220:	3b30      	subs	r3, #48	@ 0x30
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d021      	beq.n	800526c <HAL_OSPIM_Config+0x3a0>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 8005228:	496c      	ldr	r1, [pc, #432]	@ (80053dc <HAL_OSPIM_Config+0x510>)
 800522a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800522c:	4613      	mov	r3, r2
 800522e:	005b      	lsls	r3, r3, #1
 8005230:	4413      	add	r3, r2
 8005232:	00db      	lsls	r3, r3, #3
 8005234:	3350      	adds	r3, #80	@ 0x50
 8005236:	443b      	add	r3, r7
 8005238:	3b30      	subs	r3, #48	@ 0x30
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	3b01      	subs	r3, #1
 800523e:	f003 0301 	and.w	r3, r3, #1
 8005242:	009b      	lsls	r3, r3, #2
 8005244:	440b      	add	r3, r1
 8005246:	6859      	ldr	r1, [r3, #4]
 8005248:	4864      	ldr	r0, [pc, #400]	@ (80053dc <HAL_OSPIM_Config+0x510>)
 800524a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800524c:	4613      	mov	r3, r2
 800524e:	005b      	lsls	r3, r3, #1
 8005250:	4413      	add	r3, r2
 8005252:	00db      	lsls	r3, r3, #3
 8005254:	3350      	adds	r3, #80	@ 0x50
 8005256:	443b      	add	r3, r7
 8005258:	3b30      	subs	r3, #48	@ 0x30
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	3b01      	subs	r3, #1
 800525e:	f003 0301 	and.w	r3, r3, #1
 8005262:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	4403      	add	r3, r0
 800526a:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800526c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800526e:	4613      	mov	r3, r2
 8005270:	005b      	lsls	r3, r3, #1
 8005272:	4413      	add	r3, r2
 8005274:	00db      	lsls	r3, r3, #3
 8005276:	3350      	adds	r3, #80	@ 0x50
 8005278:	443b      	add	r3, r7
 800527a:	3b2c      	subs	r3, #44	@ 0x2c
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d021      	beq.n	80052c6 <HAL_OSPIM_Config+0x3fa>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 8005282:	4956      	ldr	r1, [pc, #344]	@ (80053dc <HAL_OSPIM_Config+0x510>)
 8005284:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005286:	4613      	mov	r3, r2
 8005288:	005b      	lsls	r3, r3, #1
 800528a:	4413      	add	r3, r2
 800528c:	00db      	lsls	r3, r3, #3
 800528e:	3350      	adds	r3, #80	@ 0x50
 8005290:	443b      	add	r3, r7
 8005292:	3b2c      	subs	r3, #44	@ 0x2c
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	3b01      	subs	r3, #1
 8005298:	f003 0301 	and.w	r3, r3, #1
 800529c:	009b      	lsls	r3, r3, #2
 800529e:	440b      	add	r3, r1
 80052a0:	6859      	ldr	r1, [r3, #4]
 80052a2:	484e      	ldr	r0, [pc, #312]	@ (80053dc <HAL_OSPIM_Config+0x510>)
 80052a4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80052a6:	4613      	mov	r3, r2
 80052a8:	005b      	lsls	r3, r3, #1
 80052aa:	4413      	add	r3, r2
 80052ac:	00db      	lsls	r3, r3, #3
 80052ae:	3350      	adds	r3, #80	@ 0x50
 80052b0:	443b      	add	r3, r7
 80052b2:	3b2c      	subs	r3, #44	@ 0x2c
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	3b01      	subs	r3, #1
 80052b8:	f003 0301 	and.w	r3, r3, #1
 80052bc:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 80052c0:	009b      	lsls	r3, r3, #2
 80052c2:	4403      	add	r3, r0
 80052c4:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	6819      	ldr	r1, [r3, #0]
 80052ca:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80052ce:	4613      	mov	r3, r2
 80052d0:	005b      	lsls	r3, r3, #1
 80052d2:	4413      	add	r3, r2
 80052d4:	00db      	lsls	r3, r3, #3
 80052d6:	3350      	adds	r3, #80	@ 0x50
 80052d8:	443b      	add	r3, r7
 80052da:	3b3c      	subs	r3, #60	@ 0x3c
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4299      	cmp	r1, r3
 80052e0:	d03c      	beq.n	800535c <HAL_OSPIM_Config+0x490>
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	6899      	ldr	r1, [r3, #8]
 80052e6:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80052ea:	4613      	mov	r3, r2
 80052ec:	005b      	lsls	r3, r3, #1
 80052ee:	4413      	add	r3, r2
 80052f0:	00db      	lsls	r3, r3, #3
 80052f2:	3350      	adds	r3, #80	@ 0x50
 80052f4:	443b      	add	r3, r7
 80052f6:	3b34      	subs	r3, #52	@ 0x34
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4299      	cmp	r1, r3
 80052fc:	d02e      	beq.n	800535c <HAL_OSPIM_Config+0x490>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	6859      	ldr	r1, [r3, #4]
 8005302:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005306:	4613      	mov	r3, r2
 8005308:	005b      	lsls	r3, r3, #1
 800530a:	4413      	add	r3, r2
 800530c:	00db      	lsls	r3, r3, #3
 800530e:	3350      	adds	r3, #80	@ 0x50
 8005310:	443b      	add	r3, r7
 8005312:	3b38      	subs	r3, #56	@ 0x38
 8005314:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 8005316:	4299      	cmp	r1, r3
 8005318:	d103      	bne.n	8005322 <HAL_OSPIM_Config+0x456>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d11c      	bne.n	800535c <HAL_OSPIM_Config+0x490>
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8005322:	68bb      	ldr	r3, [r7, #8]
 8005324:	68d9      	ldr	r1, [r3, #12]
 8005326:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800532a:	4613      	mov	r3, r2
 800532c:	005b      	lsls	r3, r3, #1
 800532e:	4413      	add	r3, r2
 8005330:	00db      	lsls	r3, r3, #3
 8005332:	3350      	adds	r3, #80	@ 0x50
 8005334:	443b      	add	r3, r7
 8005336:	3b30      	subs	r3, #48	@ 0x30
 8005338:	681b      	ldr	r3, [r3, #0]
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 800533a:	4299      	cmp	r1, r3
 800533c:	d00e      	beq.n	800535c <HAL_OSPIM_Config+0x490>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	6919      	ldr	r1, [r3, #16]
 8005342:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005346:	4613      	mov	r3, r2
 8005348:	005b      	lsls	r3, r3, #1
 800534a:	4413      	add	r3, r2
 800534c:	00db      	lsls	r3, r3, #3
 800534e:	3350      	adds	r3, #80	@ 0x50
 8005350:	443b      	add	r3, r7
 8005352:	3b2c      	subs	r3, #44	@ 0x2c
 8005354:	681b      	ldr	r3, [r3, #0]
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8005356:	4299      	cmp	r1, r3
 8005358:	f040 810e 	bne.w	8005578 <HAL_OSPIM_Config+0x6ac>
    {
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	6819      	ldr	r1, [r3, #0]
 8005360:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005364:	4613      	mov	r3, r2
 8005366:	005b      	lsls	r3, r3, #1
 8005368:	4413      	add	r3, r2
 800536a:	00db      	lsls	r3, r3, #3
 800536c:	3350      	adds	r3, #80	@ 0x50
 800536e:	443b      	add	r3, r7
 8005370:	3b3c      	subs	r3, #60	@ 0x3c
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4299      	cmp	r1, r3
 8005376:	d133      	bne.n	80053e0 <HAL_OSPIM_Config+0x514>
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	6859      	ldr	r1, [r3, #4]
 800537c:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005380:	4613      	mov	r3, r2
 8005382:	005b      	lsls	r3, r3, #1
 8005384:	4413      	add	r3, r2
 8005386:	00db      	lsls	r3, r3, #3
 8005388:	3350      	adds	r3, #80	@ 0x50
 800538a:	443b      	add	r3, r7
 800538c:	3b38      	subs	r3, #56	@ 0x38
 800538e:	681b      	ldr	r3, [r3, #0]
      if ((cfg->ClkPort   == IOM_cfg[other_instance].ClkPort)   &&
 8005390:	4299      	cmp	r1, r3
 8005392:	d125      	bne.n	80053e0 <HAL_OSPIM_Config+0x514>
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	68d9      	ldr	r1, [r3, #12]
 8005398:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800539c:	4613      	mov	r3, r2
 800539e:	005b      	lsls	r3, r3, #1
 80053a0:	4413      	add	r3, r2
 80053a2:	00db      	lsls	r3, r3, #3
 80053a4:	3350      	adds	r3, #80	@ 0x50
 80053a6:	443b      	add	r3, r7
 80053a8:	3b30      	subs	r3, #48	@ 0x30
 80053aa:	681b      	ldr	r3, [r3, #0]
          (cfg->DQSPort    == IOM_cfg[other_instance].DQSPort)  &&
 80053ac:	4299      	cmp	r1, r3
 80053ae:	d117      	bne.n	80053e0 <HAL_OSPIM_Config+0x514>
          (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	6919      	ldr	r1, [r3, #16]
 80053b4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80053b8:	4613      	mov	r3, r2
 80053ba:	005b      	lsls	r3, r3, #1
 80053bc:	4413      	add	r3, r2
 80053be:	00db      	lsls	r3, r3, #3
 80053c0:	3350      	adds	r3, #80	@ 0x50
 80053c2:	443b      	add	r3, r7
 80053c4:	3b2c      	subs	r3, #44	@ 0x2c
 80053c6:	681b      	ldr	r3, [r3, #0]
          (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) &&
 80053c8:	4299      	cmp	r1, r3
 80053ca:	d109      	bne.n	80053e0 <HAL_OSPIM_Config+0x514>
      {
        /* Multiplexing should be performed */
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
 80053cc:	4b03      	ldr	r3, [pc, #12]	@ (80053dc <HAL_OSPIM_Config+0x510>)
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a02      	ldr	r2, [pc, #8]	@ (80053dc <HAL_OSPIM_Config+0x510>)
 80053d2:	f043 0301 	orr.w	r3, r3, #1
 80053d6:	6013      	str	r3, [r2, #0]
 80053d8:	e0ce      	b.n	8005578 <HAL_OSPIM_Config+0x6ac>
 80053da:	bf00      	nop
 80053dc:	5200b400 	.word	0x5200b400
      }
      else
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 80053e0:	49bb      	ldr	r1, [pc, #748]	@ (80056d0 <HAL_OSPIM_Config+0x804>)
 80053e2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80053e6:	4613      	mov	r3, r2
 80053e8:	005b      	lsls	r3, r3, #1
 80053ea:	4413      	add	r3, r2
 80053ec:	00db      	lsls	r3, r3, #3
 80053ee:	3350      	adds	r3, #80	@ 0x50
 80053f0:	443b      	add	r3, r7
 80053f2:	3b3c      	subs	r3, #60	@ 0x3c
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	3b01      	subs	r3, #1
 80053f8:	009b      	lsls	r3, r3, #2
 80053fa:	440b      	add	r3, r1
 80053fc:	6859      	ldr	r1, [r3, #4]
 80053fe:	48b4      	ldr	r0, [pc, #720]	@ (80056d0 <HAL_OSPIM_Config+0x804>)
 8005400:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005404:	4613      	mov	r3, r2
 8005406:	005b      	lsls	r3, r3, #1
 8005408:	4413      	add	r3, r2
 800540a:	00db      	lsls	r3, r3, #3
 800540c:	3350      	adds	r3, #80	@ 0x50
 800540e:	443b      	add	r3, r7
 8005410:	3b3c      	subs	r3, #60	@ 0x3c
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	3b01      	subs	r3, #1
 8005416:	f021 0201 	bic.w	r2, r1, #1
 800541a:	009b      	lsls	r3, r3, #2
 800541c:	4403      	add	r3, r0
 800541e:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8005420:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005424:	4613      	mov	r3, r2
 8005426:	005b      	lsls	r3, r3, #1
 8005428:	4413      	add	r3, r2
 800542a:	00db      	lsls	r3, r3, #3
 800542c:	3350      	adds	r3, #80	@ 0x50
 800542e:	443b      	add	r3, r7
 8005430:	3b38      	subs	r3, #56	@ 0x38
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	2b00      	cmp	r3, #0
 8005436:	d01f      	beq.n	8005478 <HAL_OSPIM_Config+0x5ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8005438:	49a5      	ldr	r1, [pc, #660]	@ (80056d0 <HAL_OSPIM_Config+0x804>)
 800543a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800543e:	4613      	mov	r3, r2
 8005440:	005b      	lsls	r3, r3, #1
 8005442:	4413      	add	r3, r2
 8005444:	00db      	lsls	r3, r3, #3
 8005446:	3350      	adds	r3, #80	@ 0x50
 8005448:	443b      	add	r3, r7
 800544a:	3b38      	subs	r3, #56	@ 0x38
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	3b01      	subs	r3, #1
 8005450:	009b      	lsls	r3, r3, #2
 8005452:	440b      	add	r3, r1
 8005454:	6859      	ldr	r1, [r3, #4]
 8005456:	489e      	ldr	r0, [pc, #632]	@ (80056d0 <HAL_OSPIM_Config+0x804>)
 8005458:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800545c:	4613      	mov	r3, r2
 800545e:	005b      	lsls	r3, r3, #1
 8005460:	4413      	add	r3, r2
 8005462:	00db      	lsls	r3, r3, #3
 8005464:	3350      	adds	r3, #80	@ 0x50
 8005466:	443b      	add	r3, r7
 8005468:	3b38      	subs	r3, #56	@ 0x38
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	3b01      	subs	r3, #1
 800546e:	f021 0210 	bic.w	r2, r1, #16
 8005472:	009b      	lsls	r3, r3, #2
 8005474:	4403      	add	r3, r0
 8005476:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8005478:	4995      	ldr	r1, [pc, #596]	@ (80056d0 <HAL_OSPIM_Config+0x804>)
 800547a:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800547e:	4613      	mov	r3, r2
 8005480:	005b      	lsls	r3, r3, #1
 8005482:	4413      	add	r3, r2
 8005484:	00db      	lsls	r3, r3, #3
 8005486:	3350      	adds	r3, #80	@ 0x50
 8005488:	443b      	add	r3, r7
 800548a:	3b34      	subs	r3, #52	@ 0x34
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	3b01      	subs	r3, #1
 8005490:	009b      	lsls	r3, r3, #2
 8005492:	440b      	add	r3, r1
 8005494:	6859      	ldr	r1, [r3, #4]
 8005496:	488e      	ldr	r0, [pc, #568]	@ (80056d0 <HAL_OSPIM_Config+0x804>)
 8005498:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800549c:	4613      	mov	r3, r2
 800549e:	005b      	lsls	r3, r3, #1
 80054a0:	4413      	add	r3, r2
 80054a2:	00db      	lsls	r3, r3, #3
 80054a4:	3350      	adds	r3, #80	@ 0x50
 80054a6:	443b      	add	r3, r7
 80054a8:	3b34      	subs	r3, #52	@ 0x34
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	3b01      	subs	r3, #1
 80054ae:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 80054b2:	009b      	lsls	r3, r3, #2
 80054b4:	4403      	add	r3, r0
 80054b6:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80054b8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80054bc:	4613      	mov	r3, r2
 80054be:	005b      	lsls	r3, r3, #1
 80054c0:	4413      	add	r3, r2
 80054c2:	00db      	lsls	r3, r3, #3
 80054c4:	3350      	adds	r3, #80	@ 0x50
 80054c6:	443b      	add	r3, r7
 80054c8:	3b30      	subs	r3, #48	@ 0x30
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d023      	beq.n	8005518 <HAL_OSPIM_Config+0x64c>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80054d0:	497f      	ldr	r1, [pc, #508]	@ (80056d0 <HAL_OSPIM_Config+0x804>)
 80054d2:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80054d6:	4613      	mov	r3, r2
 80054d8:	005b      	lsls	r3, r3, #1
 80054da:	4413      	add	r3, r2
 80054dc:	00db      	lsls	r3, r3, #3
 80054de:	3350      	adds	r3, #80	@ 0x50
 80054e0:	443b      	add	r3, r7
 80054e2:	3b30      	subs	r3, #48	@ 0x30
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	3b01      	subs	r3, #1
 80054e8:	f003 0301 	and.w	r3, r3, #1
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	440b      	add	r3, r1
 80054f0:	6859      	ldr	r1, [r3, #4]
 80054f2:	4877      	ldr	r0, [pc, #476]	@ (80056d0 <HAL_OSPIM_Config+0x804>)
 80054f4:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80054f8:	4613      	mov	r3, r2
 80054fa:	005b      	lsls	r3, r3, #1
 80054fc:	4413      	add	r3, r2
 80054fe:	00db      	lsls	r3, r3, #3
 8005500:	3350      	adds	r3, #80	@ 0x50
 8005502:	443b      	add	r3, r7
 8005504:	3b30      	subs	r3, #48	@ 0x30
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	3b01      	subs	r3, #1
 800550a:	f003 0301 	and.w	r3, r3, #1
 800550e:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 8005512:	009b      	lsls	r3, r3, #2
 8005514:	4403      	add	r3, r0
 8005516:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8005518:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 800551c:	4613      	mov	r3, r2
 800551e:	005b      	lsls	r3, r3, #1
 8005520:	4413      	add	r3, r2
 8005522:	00db      	lsls	r3, r3, #3
 8005524:	3350      	adds	r3, #80	@ 0x50
 8005526:	443b      	add	r3, r7
 8005528:	3b2c      	subs	r3, #44	@ 0x2c
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d023      	beq.n	8005578 <HAL_OSPIM_Config+0x6ac>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8005530:	4967      	ldr	r1, [pc, #412]	@ (80056d0 <HAL_OSPIM_Config+0x804>)
 8005532:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005536:	4613      	mov	r3, r2
 8005538:	005b      	lsls	r3, r3, #1
 800553a:	4413      	add	r3, r2
 800553c:	00db      	lsls	r3, r3, #3
 800553e:	3350      	adds	r3, #80	@ 0x50
 8005540:	443b      	add	r3, r7
 8005542:	3b2c      	subs	r3, #44	@ 0x2c
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	3b01      	subs	r3, #1
 8005548:	f003 0301 	and.w	r3, r3, #1
 800554c:	009b      	lsls	r3, r3, #2
 800554e:	440b      	add	r3, r1
 8005550:	6859      	ldr	r1, [r3, #4]
 8005552:	485f      	ldr	r0, [pc, #380]	@ (80056d0 <HAL_OSPIM_Config+0x804>)
 8005554:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8005558:	4613      	mov	r3, r2
 800555a:	005b      	lsls	r3, r3, #1
 800555c:	4413      	add	r3, r2
 800555e:	00db      	lsls	r3, r3, #3
 8005560:	3350      	adds	r3, #80	@ 0x50
 8005562:	443b      	add	r3, r7
 8005564:	3b2c      	subs	r3, #44	@ 0x2c
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	3b01      	subs	r3, #1
 800556a:	f003 0301 	and.w	r3, r3, #1
 800556e:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 8005572:	009b      	lsls	r3, r3, #2
 8005574:	4403      	add	r3, r0
 8005576:	605a      	str	r2, [r3, #4]
        }
      }
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 8005578:	4a55      	ldr	r2, [pc, #340]	@ (80056d0 <HAL_OSPIM_Config+0x804>)
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	3b01      	subs	r3, #1
 8005580:	009b      	lsls	r3, r3, #2
 8005582:	4413      	add	r3, r2
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800558a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800558c:	025b      	lsls	r3, r3, #9
 800558e:	431a      	orrs	r2, r3
 8005590:	494f      	ldr	r1, [pc, #316]	@ (80056d0 <HAL_OSPIM_Config+0x804>)
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	689b      	ldr	r3, [r3, #8]
 8005596:	3b01      	subs	r3, #1
 8005598:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800559c:	009b      	lsls	r3, r3, #2
 800559e:	440b      	add	r3, r1
 80055a0:	605a      	str	r2, [r3, #4]
               (OCTOSPIM_PCR_NCSEN | (instance << OCTOSPIM_PCR_NCSSRC_Pos)));

    if ((cfg->Req2AckTime - 1U) > ((OCTOSPIM->CR & OCTOSPIM_CR_REQ2ACK_TIME) >> OCTOSPIM_CR_REQ2ACK_TIME_Pos))
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	695b      	ldr	r3, [r3, #20]
 80055a6:	1e5a      	subs	r2, r3, #1
 80055a8:	4b49      	ldr	r3, [pc, #292]	@ (80056d0 <HAL_OSPIM_Config+0x804>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	0c1b      	lsrs	r3, r3, #16
 80055ae:	b2db      	uxtb	r3, r3
 80055b0:	429a      	cmp	r2, r3
 80055b2:	d90a      	bls.n	80055ca <HAL_OSPIM_Config+0x6fe>
    {
      MODIFY_REG(OCTOSPIM->CR, OCTOSPIM_CR_REQ2ACK_TIME, ((cfg->Req2AckTime - 1U) << OCTOSPIM_CR_REQ2ACK_TIME_Pos));
 80055b4:	4b46      	ldr	r3, [pc, #280]	@ (80056d0 <HAL_OSPIM_Config+0x804>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	695b      	ldr	r3, [r3, #20]
 80055c0:	3b01      	subs	r3, #1
 80055c2:	041b      	lsls	r3, r3, #16
 80055c4:	4942      	ldr	r1, [pc, #264]	@ (80056d0 <HAL_OSPIM_Config+0x804>)
 80055c6:	4313      	orrs	r3, r2
 80055c8:	600b      	str	r3, [r1, #0]
    }

    if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) != 0U)
 80055ca:	4b41      	ldr	r3, [pc, #260]	@ (80056d0 <HAL_OSPIM_Config+0x804>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f003 0301 	and.w	r3, r3, #1
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	f000 809a 	beq.w	800570c <HAL_OSPIM_Config+0x840>
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC), OCTOSPIM_PCR_CLKEN);
 80055d8:	4a3d      	ldr	r2, [pc, #244]	@ (80056d0 <HAL_OSPIM_Config+0x804>)
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	3b01      	subs	r3, #1
 80055e0:	009b      	lsls	r3, r3, #2
 80055e2:	4413      	add	r3, r2
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	f023 0203 	bic.w	r2, r3, #3
 80055ea:	4939      	ldr	r1, [pc, #228]	@ (80056d0 <HAL_OSPIM_Config+0x804>)
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	3b01      	subs	r3, #1
 80055f2:	f042 0201 	orr.w	r2, r2, #1
 80055f6:	009b      	lsls	r3, r3, #2
 80055f8:	440b      	add	r3, r1
 80055fa:	605a      	str	r2, [r3, #4]
      if (cfg->DQSPort != 0U)
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d011      	beq.n	8005628 <HAL_OSPIM_Config+0x75c>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC), OCTOSPIM_PCR_DQSEN);
 8005604:	4a32      	ldr	r2, [pc, #200]	@ (80056d0 <HAL_OSPIM_Config+0x804>)
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	685b      	ldr	r3, [r3, #4]
 800560a:	3b01      	subs	r3, #1
 800560c:	009b      	lsls	r3, r3, #2
 800560e:	4413      	add	r3, r2
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005616:	492e      	ldr	r1, [pc, #184]	@ (80056d0 <HAL_OSPIM_Config+0x804>)
 8005618:	68bb      	ldr	r3, [r7, #8]
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	3b01      	subs	r3, #1
 800561e:	f042 0210 	orr.w	r2, r2, #16
 8005622:	009b      	lsls	r3, r3, #2
 8005624:	440b      	add	r3, r1
 8005626:	605a      	str	r2, [r3, #4]
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8005628:	68bb      	ldr	r3, [r7, #8]
 800562a:	68db      	ldr	r3, [r3, #12]
 800562c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005630:	2b00      	cmp	r3, #0
 8005632:	d016      	beq.n	8005662 <HAL_OSPIM_Config+0x796>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8005634:	4a26      	ldr	r2, [pc, #152]	@ (80056d0 <HAL_OSPIM_Config+0x804>)
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	68db      	ldr	r3, [r3, #12]
 800563a:	3b01      	subs	r3, #1
 800563c:	f003 0301 	and.w	r3, r3, #1
 8005640:	009b      	lsls	r3, r3, #2
 8005642:	4413      	add	r3, r2
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800564a:	4921      	ldr	r1, [pc, #132]	@ (80056d0 <HAL_OSPIM_Config+0x804>)
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	68db      	ldr	r3, [r3, #12]
 8005650:	3b01      	subs	r3, #1
 8005652:	f003 0301 	and.w	r3, r3, #1
 8005656:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800565a:	009b      	lsls	r3, r3, #2
 800565c:	440b      	add	r3, r1
 800565e:	605a      	str	r2, [r3, #4]
 8005660:	e019      	b.n	8005696 <HAL_OSPIM_Config+0x7ca>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), OCTOSPIM_PCR_IOLEN);
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	68db      	ldr	r3, [r3, #12]
 8005666:	2b00      	cmp	r3, #0
 8005668:	d015      	beq.n	8005696 <HAL_OSPIM_Config+0x7ca>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 800566a:	4a19      	ldr	r2, [pc, #100]	@ (80056d0 <HAL_OSPIM_Config+0x804>)
 800566c:	68bb      	ldr	r3, [r7, #8]
 800566e:	68db      	ldr	r3, [r3, #12]
 8005670:	3b01      	subs	r3, #1
 8005672:	f003 0301 	and.w	r3, r3, #1
 8005676:	009b      	lsls	r3, r3, #2
 8005678:	4413      	add	r3, r2
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8005680:	4913      	ldr	r1, [pc, #76]	@ (80056d0 <HAL_OSPIM_Config+0x804>)
 8005682:	68bb      	ldr	r3, [r7, #8]
 8005684:	68db      	ldr	r3, [r3, #12]
 8005686:	3b01      	subs	r3, #1
 8005688:	f003 0301 	and.w	r3, r3, #1
 800568c:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8005690:	009b      	lsls	r3, r3, #2
 8005692:	440b      	add	r3, r1
 8005694:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	691b      	ldr	r3, [r3, #16]
 800569a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d018      	beq.n	80056d4 <HAL_OSPIM_Config+0x808>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80056a2:	4a0b      	ldr	r2, [pc, #44]	@ (80056d0 <HAL_OSPIM_Config+0x804>)
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	691b      	ldr	r3, [r3, #16]
 80056a8:	3b01      	subs	r3, #1
 80056aa:	f003 0301 	and.w	r3, r3, #1
 80056ae:	009b      	lsls	r3, r3, #2
 80056b0:	4413      	add	r3, r2
 80056b2:	685b      	ldr	r3, [r3, #4]
 80056b4:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80056b8:	4905      	ldr	r1, [pc, #20]	@ (80056d0 <HAL_OSPIM_Config+0x804>)
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	691b      	ldr	r3, [r3, #16]
 80056be:	3b01      	subs	r3, #1
 80056c0:	f003 0301 	and.w	r3, r3, #1
 80056c4:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 80056c8:	009b      	lsls	r3, r3, #2
 80056ca:	440b      	add	r3, r1
 80056cc:	605a      	str	r2, [r3, #4]
 80056ce:	e0c5      	b.n	800585c <HAL_OSPIM_Config+0x990>
 80056d0:	5200b400 	.word	0x5200b400
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC), (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	691b      	ldr	r3, [r3, #16]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	f000 80bf 	beq.w	800585c <HAL_OSPIM_Config+0x990>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80056de:	4a6e      	ldr	r2, [pc, #440]	@ (8005898 <HAL_OSPIM_Config+0x9cc>)
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	691b      	ldr	r3, [r3, #16]
 80056e4:	3b01      	subs	r3, #1
 80056e6:	f003 0301 	and.w	r3, r3, #1
 80056ea:	009b      	lsls	r3, r3, #2
 80056ec:	4413      	add	r3, r2
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 80056f4:	4968      	ldr	r1, [pc, #416]	@ (8005898 <HAL_OSPIM_Config+0x9cc>)
 80056f6:	68bb      	ldr	r3, [r7, #8]
 80056f8:	691b      	ldr	r3, [r3, #16]
 80056fa:	3b01      	subs	r3, #1
 80056fc:	f003 0301 	and.w	r3, r3, #1
 8005700:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 8005704:	009b      	lsls	r3, r3, #2
 8005706:	440b      	add	r3, r1
 8005708:	605a      	str	r2, [r3, #4]
 800570a:	e0a7      	b.n	800585c <HAL_OSPIM_Config+0x990>
        /* Nothing to do */
      }
    }
    else
    {
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 800570c:	4a62      	ldr	r2, [pc, #392]	@ (8005898 <HAL_OSPIM_Config+0x9cc>)
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	3b01      	subs	r3, #1
 8005714:	009b      	lsls	r3, r3, #2
 8005716:	4413      	add	r3, r2
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	f023 0203 	bic.w	r2, r3, #3
 800571e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005720:	005b      	lsls	r3, r3, #1
 8005722:	431a      	orrs	r2, r3
 8005724:	495c      	ldr	r1, [pc, #368]	@ (8005898 <HAL_OSPIM_Config+0x9cc>)
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	3b01      	subs	r3, #1
 800572c:	f042 0201 	orr.w	r2, r2, #1
 8005730:	009b      	lsls	r3, r3, #2
 8005732:	440b      	add	r3, r1
 8005734:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 8005736:	68bb      	ldr	r3, [r7, #8]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d014      	beq.n	8005768 <HAL_OSPIM_Config+0x89c>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 800573e:	4a56      	ldr	r2, [pc, #344]	@ (8005898 <HAL_OSPIM_Config+0x9cc>)
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	685b      	ldr	r3, [r3, #4]
 8005744:	3b01      	subs	r3, #1
 8005746:	009b      	lsls	r3, r3, #2
 8005748:	4413      	add	r3, r2
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005750:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005752:	015b      	lsls	r3, r3, #5
 8005754:	431a      	orrs	r2, r3
 8005756:	4950      	ldr	r1, [pc, #320]	@ (8005898 <HAL_OSPIM_Config+0x9cc>)
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	685b      	ldr	r3, [r3, #4]
 800575c:	3b01      	subs	r3, #1
 800575e:	f042 0210 	orr.w	r2, r2, #16
 8005762:	009b      	lsls	r3, r3, #2
 8005764:	440b      	add	r3, r1
 8005766:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8005768:	68bb      	ldr	r3, [r7, #8]
 800576a:	68db      	ldr	r3, [r3, #12]
 800576c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005770:	2b00      	cmp	r3, #0
 8005772:	d019      	beq.n	80057a8 <HAL_OSPIM_Config+0x8dc>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8005774:	4a48      	ldr	r2, [pc, #288]	@ (8005898 <HAL_OSPIM_Config+0x9cc>)
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	68db      	ldr	r3, [r3, #12]
 800577a:	3b01      	subs	r3, #1
 800577c:	f003 0301 	and.w	r3, r3, #1
 8005780:	009b      	lsls	r3, r3, #2
 8005782:	4413      	add	r3, r2
 8005784:	685b      	ldr	r3, [r3, #4]
 8005786:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800578a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800578c:	049b      	lsls	r3, r3, #18
 800578e:	431a      	orrs	r2, r3
 8005790:	4941      	ldr	r1, [pc, #260]	@ (8005898 <HAL_OSPIM_Config+0x9cc>)
 8005792:	68bb      	ldr	r3, [r7, #8]
 8005794:	68db      	ldr	r3, [r3, #12]
 8005796:	3b01      	subs	r3, #1
 8005798:	f003 0301 	and.w	r3, r3, #1
 800579c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80057a0:	009b      	lsls	r3, r3, #2
 80057a2:	440b      	add	r3, r1
 80057a4:	605a      	str	r2, [r3, #4]
 80057a6:	e01c      	b.n	80057e2 <HAL_OSPIM_Config+0x916>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	68db      	ldr	r3, [r3, #12]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d018      	beq.n	80057e2 <HAL_OSPIM_Config+0x916>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 80057b0:	4a39      	ldr	r2, [pc, #228]	@ (8005898 <HAL_OSPIM_Config+0x9cc>)
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	68db      	ldr	r3, [r3, #12]
 80057b6:	3b01      	subs	r3, #1
 80057b8:	f003 0301 	and.w	r3, r3, #1
 80057bc:	009b      	lsls	r3, r3, #2
 80057be:	4413      	add	r3, r2
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 80057c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80057c8:	069b      	lsls	r3, r3, #26
 80057ca:	431a      	orrs	r2, r3
 80057cc:	4932      	ldr	r1, [pc, #200]	@ (8005898 <HAL_OSPIM_Config+0x9cc>)
 80057ce:	68bb      	ldr	r3, [r7, #8]
 80057d0:	68db      	ldr	r3, [r3, #12]
 80057d2:	3b01      	subs	r3, #1
 80057d4:	f003 0301 	and.w	r3, r3, #1
 80057d8:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 80057dc:	009b      	lsls	r3, r3, #2
 80057de:	440b      	add	r3, r1
 80057e0:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	691b      	ldr	r3, [r3, #16]
 80057e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d019      	beq.n	8005822 <HAL_OSPIM_Config+0x956>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 80057ee:	4a2a      	ldr	r2, [pc, #168]	@ (8005898 <HAL_OSPIM_Config+0x9cc>)
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	691b      	ldr	r3, [r3, #16]
 80057f4:	3b01      	subs	r3, #1
 80057f6:	f003 0301 	and.w	r3, r3, #1
 80057fa:	009b      	lsls	r3, r3, #2
 80057fc:	4413      	add	r3, r2
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8005804:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005806:	049b      	lsls	r3, r3, #18
 8005808:	431a      	orrs	r2, r3
 800580a:	4923      	ldr	r1, [pc, #140]	@ (8005898 <HAL_OSPIM_Config+0x9cc>)
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	691b      	ldr	r3, [r3, #16]
 8005810:	3b01      	subs	r3, #1
 8005812:	f003 0301 	and.w	r3, r3, #1
 8005816:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 800581a:	009b      	lsls	r3, r3, #2
 800581c:	440b      	add	r3, r1
 800581e:	605a      	str	r2, [r3, #4]
 8005820:	e01c      	b.n	800585c <HAL_OSPIM_Config+0x990>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	691b      	ldr	r3, [r3, #16]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d018      	beq.n	800585c <HAL_OSPIM_Config+0x990>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 800582a:	4a1b      	ldr	r2, [pc, #108]	@ (8005898 <HAL_OSPIM_Config+0x9cc>)
 800582c:	68bb      	ldr	r3, [r7, #8]
 800582e:	691b      	ldr	r3, [r3, #16]
 8005830:	3b01      	subs	r3, #1
 8005832:	f003 0301 	and.w	r3, r3, #1
 8005836:	009b      	lsls	r3, r3, #2
 8005838:	4413      	add	r3, r2
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8005840:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005842:	069b      	lsls	r3, r3, #26
 8005844:	431a      	orrs	r2, r3
 8005846:	4914      	ldr	r1, [pc, #80]	@ (8005898 <HAL_OSPIM_Config+0x9cc>)
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	691b      	ldr	r3, [r3, #16]
 800584c:	3b01      	subs	r3, #1
 800584e:	f003 0301 	and.w	r3, r3, #1
 8005852:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 8005856:	009b      	lsls	r3, r3, #2
 8005858:	440b      	add	r3, r1
 800585a:	605a      	str	r2, [r3, #4]
        /* Nothing to do */
      }
    }

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 800585c:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8005860:	f003 0301 	and.w	r3, r3, #1
 8005864:	2b00      	cmp	r3, #0
 8005866:	d005      	beq.n	8005874 <HAL_OSPIM_Config+0x9a8>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8005868:	4b0c      	ldr	r3, [pc, #48]	@ (800589c <HAL_OSPIM_Config+0x9d0>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a0b      	ldr	r2, [pc, #44]	@ (800589c <HAL_OSPIM_Config+0x9d0>)
 800586e:	f043 0301 	orr.w	r3, r3, #1
 8005872:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 8005874:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8005878:	f003 0302 	and.w	r3, r3, #2
 800587c:	2b00      	cmp	r3, #0
 800587e:	d005      	beq.n	800588c <HAL_OSPIM_Config+0x9c0>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8005880:	4b07      	ldr	r3, [pc, #28]	@ (80058a0 <HAL_OSPIM_Config+0x9d4>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a06      	ldr	r2, [pc, #24]	@ (80058a0 <HAL_OSPIM_Config+0x9d4>)
 8005886:	f043 0301 	orr.w	r3, r3, #1
 800588a:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 800588c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
}
 8005890:	4618      	mov	r0, r3
 8005892:	3750      	adds	r7, #80	@ 0x50
 8005894:	46bd      	mov	sp, r7
 8005896:	bd80      	pop	{r7, pc}
 8005898:	5200b400 	.word	0x5200b400
 800589c:	52005000 	.word	0x52005000
 80058a0:	5200a000 	.word	0x5200a000

080058a4 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80058a4:	b580      	push	{r7, lr}
 80058a6:	b084      	sub	sp, #16
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	60f8      	str	r0, [r7, #12]
 80058ac:	60b9      	str	r1, [r7, #8]
 80058ae:	603b      	str	r3, [r7, #0]
 80058b0:	4613      	mov	r3, r2
 80058b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80058b4:	e01a      	b.n	80058ec <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058b6:	69bb      	ldr	r3, [r7, #24]
 80058b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058bc:	d016      	beq.n	80058ec <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058be:	f7fc ffd7 	bl	8002870 <HAL_GetTick>
 80058c2:	4602      	mov	r2, r0
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	1ad3      	subs	r3, r2, r3
 80058c8:	69ba      	ldr	r2, [r7, #24]
 80058ca:	429a      	cmp	r2, r3
 80058cc:	d302      	bcc.n	80058d4 <OSPI_WaitFlagStateUntilTimeout+0x30>
 80058ce:	69bb      	ldr	r3, [r7, #24]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d10b      	bne.n	80058ec <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80058da:	651a      	str	r2, [r3, #80]	@ 0x50
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058e0:	f043 0201 	orr.w	r2, r3, #1
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	655a      	str	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 80058e8:	2301      	movs	r3, #1
 80058ea:	e00e      	b.n	800590a <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	6a1a      	ldr	r2, [r3, #32]
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	4013      	ands	r3, r2
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	bf14      	ite	ne
 80058fa:	2301      	movne	r3, #1
 80058fc:	2300      	moveq	r3, #0
 80058fe:	b2db      	uxtb	r3, r3
 8005900:	461a      	mov	r2, r3
 8005902:	79fb      	ldrb	r3, [r7, #7]
 8005904:	429a      	cmp	r2, r3
 8005906:	d1d6      	bne.n	80058b6 <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005908:	2300      	movs	r3, #0
}
 800590a:	4618      	mov	r0, r3
 800590c:	3710      	adds	r7, #16
 800590e:	46bd      	mov	sp, r7
 8005910:	bd80      	pop	{r7, pc}
	...

08005914 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 8005914:	b480      	push	{r7}
 8005916:	b087      	sub	sp, #28
 8005918:	af00      	add	r7, sp, #0
 800591a:	4603      	mov	r3, r0
 800591c:	6039      	str	r1, [r7, #0]
 800591e:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8005920:	2300      	movs	r3, #0
 8005922:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 8005924:	2300      	movs	r3, #0
 8005926:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 8005928:	79fb      	ldrb	r3, [r7, #7]
 800592a:	2b00      	cmp	r3, #0
 800592c:	d005      	beq.n	800593a <OSPIM_GetConfig+0x26>
 800592e:	79fb      	ldrb	r3, [r7, #7]
 8005930:	2b02      	cmp	r3, #2
 8005932:	d802      	bhi.n	800593a <OSPIM_GetConfig+0x26>
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	2b00      	cmp	r3, #0
 8005938:	d102      	bne.n	8005940 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	75fb      	strb	r3, [r7, #23]
 800593e:	e098      	b.n	8005a72 <OSPIM_GetConfig+0x15e>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	2200      	movs	r2, #0
 8005944:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	2200      	movs	r2, #0
 800594a:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	2200      	movs	r2, #0
 8005950:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	2200      	movs	r2, #0
 8005956:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	2200      	movs	r2, #0
 800595c:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 800595e:	79fb      	ldrb	r3, [r7, #7]
 8005960:	2b02      	cmp	r3, #2
 8005962:	d10b      	bne.n	800597c <OSPIM_GetConfig+0x68>
    {
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
 8005964:	4b46      	ldr	r3, [pc, #280]	@ (8005a80 <OSPIM_GetConfig+0x16c>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f003 0301 	and.w	r3, r3, #1
 800596c:	2b00      	cmp	r3, #0
 800596e:	d102      	bne.n	8005976 <OSPIM_GetConfig+0x62>
      {
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 8005970:	4b44      	ldr	r3, [pc, #272]	@ (8005a84 <OSPIM_GetConfig+0x170>)
 8005972:	613b      	str	r3, [r7, #16]
 8005974:	e002      	b.n	800597c <OSPIM_GetConfig+0x68>
                 | OCTOSPIM_PCR_IOLSRC_1 | OCTOSPIM_PCR_IOHSRC_1);
      }
      else
      {
        value = OCTOSPIM_PCR_NCSSRC;
 8005976:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800597a:	613b      	str	r3, [r7, #16]
      }
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800597c:	2300      	movs	r3, #0
 800597e:	60fb      	str	r3, [r7, #12]
 8005980:	e074      	b.n	8005a6c <OSPIM_GetConfig+0x158>
    {
      reg = OCTOSPIM->PCR[index];
 8005982:	4a3f      	ldr	r2, [pc, #252]	@ (8005a80 <OSPIM_GetConfig+0x16c>)
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	009b      	lsls	r3, r3, #2
 8005988:	4413      	add	r3, r2
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 800598e:	68bb      	ldr	r3, [r7, #8]
 8005990:	f003 0301 	and.w	r3, r3, #1
 8005994:	2b00      	cmp	r3, #0
 8005996:	d00a      	beq.n	80059ae <OSPIM_GetConfig+0x9a>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 8005998:	68ba      	ldr	r2, [r7, #8]
 800599a:	693b      	ldr	r3, [r7, #16]
 800599c:	4053      	eors	r3, r2
 800599e:	f003 0302 	and.w	r3, r3, #2
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d103      	bne.n	80059ae <OSPIM_GetConfig+0x9a>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	1c5a      	adds	r2, r3, #1
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	f003 0310 	and.w	r3, r3, #16
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d00a      	beq.n	80059ce <OSPIM_GetConfig+0xba>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 80059b8:	68ba      	ldr	r2, [r7, #8]
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	4053      	eors	r3, r2
 80059be:	f003 0320 	and.w	r3, r3, #32
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d103      	bne.n	80059ce <OSPIM_GetConfig+0xba>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	1c5a      	adds	r2, r3, #1
 80059ca:	683b      	ldr	r3, [r7, #0]
 80059cc:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d00a      	beq.n	80059ee <OSPIM_GetConfig+0xda>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 80059d8:	68ba      	ldr	r2, [r7, #8]
 80059da:	693b      	ldr	r3, [r7, #16]
 80059dc:	4053      	eors	r3, r2
 80059de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d103      	bne.n	80059ee <OSPIM_GetConfig+0xda>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	1c5a      	adds	r2, r3, #1
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 80059ee:	68bb      	ldr	r3, [r7, #8]
 80059f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d018      	beq.n	8005a2a <OSPIM_GetConfig+0x116>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 80059f8:	68ba      	ldr	r2, [r7, #8]
 80059fa:	693b      	ldr	r3, [r7, #16]
 80059fc:	4053      	eors	r3, r2
 80059fe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d111      	bne.n	8005a2a <OSPIM_GetConfig+0x116>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d106      	bne.n	8005a1e <OSPIM_GetConfig+0x10a>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	3301      	adds	r3, #1
 8005a14:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	60da      	str	r2, [r3, #12]
 8005a1c:	e005      	b.n	8005a2a <OSPIM_GetConfig+0x116>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	3301      	adds	r3, #1
 8005a22:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8005a26:	683b      	ldr	r3, [r7, #0]
 8005a28:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 8005a2a:	68bb      	ldr	r3, [r7, #8]
 8005a2c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d018      	beq.n	8005a66 <OSPIM_GetConfig+0x152>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 8005a34:	68ba      	ldr	r2, [r7, #8]
 8005a36:	693b      	ldr	r3, [r7, #16]
 8005a38:	4053      	eors	r3, r2
 8005a3a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d111      	bne.n	8005a66 <OSPIM_GetConfig+0x152>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 8005a42:	68bb      	ldr	r3, [r7, #8]
 8005a44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d106      	bne.n	8005a5a <OSPIM_GetConfig+0x146>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	3301      	adds	r3, #1
 8005a50:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	611a      	str	r2, [r3, #16]
 8005a58:	e005      	b.n	8005a66 <OSPIM_GetConfig+0x152>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	3301      	adds	r3, #1
 8005a5e:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	3301      	adds	r3, #1
 8005a6a:	60fb      	str	r3, [r7, #12]
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	2b01      	cmp	r3, #1
 8005a70:	d987      	bls.n	8005982 <OSPIM_GetConfig+0x6e>
      }
    }
  }

  /* Return function status */
  return status;
 8005a72:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a74:	4618      	mov	r0, r3
 8005a76:	371c      	adds	r7, #28
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7e:	4770      	bx	lr
 8005a80:	5200b400 	.word	0x5200b400
 8005a84:	04040222 	.word	0x04040222

08005a88 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005a88:	b590      	push	{r4, r7, lr}
 8005a8a:	b08d      	sub	sp, #52	@ 0x34
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a96:	6a3b      	ldr	r3, [r7, #32]
 8005a98:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	f007 ff21 	bl	800d8e6 <USB_GetMode>
 8005aa4:	4603      	mov	r3, r0
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	f040 84b9 	bne.w	800641e <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	f007 fe85 	bl	800d7c0 <USB_ReadInterrupts>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	f000 84af 	beq.w	800641c <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005abe:	69fb      	ldr	r3, [r7, #28]
 8005ac0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ac4:	689b      	ldr	r3, [r3, #8]
 8005ac6:	0a1b      	lsrs	r3, r3, #8
 8005ac8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4618      	mov	r0, r3
 8005ad8:	f007 fe72 	bl	800d7c0 <USB_ReadInterrupts>
 8005adc:	4603      	mov	r3, r0
 8005ade:	f003 0302 	and.w	r3, r3, #2
 8005ae2:	2b02      	cmp	r3, #2
 8005ae4:	d107      	bne.n	8005af6 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	695a      	ldr	r2, [r3, #20]
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f002 0202 	and.w	r2, r2, #2
 8005af4:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4618      	mov	r0, r3
 8005afc:	f007 fe60 	bl	800d7c0 <USB_ReadInterrupts>
 8005b00:	4603      	mov	r3, r0
 8005b02:	f003 0310 	and.w	r3, r3, #16
 8005b06:	2b10      	cmp	r3, #16
 8005b08:	d161      	bne.n	8005bce <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	699a      	ldr	r2, [r3, #24]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f022 0210 	bic.w	r2, r2, #16
 8005b18:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005b1a:	6a3b      	ldr	r3, [r7, #32]
 8005b1c:	6a1b      	ldr	r3, [r3, #32]
 8005b1e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005b20:	69bb      	ldr	r3, [r7, #24]
 8005b22:	f003 020f 	and.w	r2, r3, #15
 8005b26:	4613      	mov	r3, r2
 8005b28:	00db      	lsls	r3, r3, #3
 8005b2a:	4413      	add	r3, r2
 8005b2c:	009b      	lsls	r3, r3, #2
 8005b2e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005b32:	687a      	ldr	r2, [r7, #4]
 8005b34:	4413      	add	r3, r2
 8005b36:	3304      	adds	r3, #4
 8005b38:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005b3a:	69bb      	ldr	r3, [r7, #24]
 8005b3c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005b40:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005b44:	d124      	bne.n	8005b90 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005b46:	69ba      	ldr	r2, [r7, #24]
 8005b48:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8005b4c:	4013      	ands	r3, r2
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d035      	beq.n	8005bbe <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005b56:	69bb      	ldr	r3, [r7, #24]
 8005b58:	091b      	lsrs	r3, r3, #4
 8005b5a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005b5c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b60:	b29b      	uxth	r3, r3
 8005b62:	461a      	mov	r2, r3
 8005b64:	6a38      	ldr	r0, [r7, #32]
 8005b66:	f007 fcd9 	bl	800d51c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005b6a:	697b      	ldr	r3, [r7, #20]
 8005b6c:	68da      	ldr	r2, [r3, #12]
 8005b6e:	69bb      	ldr	r3, [r7, #24]
 8005b70:	091b      	lsrs	r3, r3, #4
 8005b72:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b76:	441a      	add	r2, r3
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005b7c:	697b      	ldr	r3, [r7, #20]
 8005b7e:	695a      	ldr	r2, [r3, #20]
 8005b80:	69bb      	ldr	r3, [r7, #24]
 8005b82:	091b      	lsrs	r3, r3, #4
 8005b84:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b88:	441a      	add	r2, r3
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	615a      	str	r2, [r3, #20]
 8005b8e:	e016      	b.n	8005bbe <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8005b90:	69bb      	ldr	r3, [r7, #24]
 8005b92:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005b96:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005b9a:	d110      	bne.n	8005bbe <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005ba2:	2208      	movs	r2, #8
 8005ba4:	4619      	mov	r1, r3
 8005ba6:	6a38      	ldr	r0, [r7, #32]
 8005ba8:	f007 fcb8 	bl	800d51c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	695a      	ldr	r2, [r3, #20]
 8005bb0:	69bb      	ldr	r3, [r7, #24]
 8005bb2:	091b      	lsrs	r3, r3, #4
 8005bb4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005bb8:	441a      	add	r2, r3
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	699a      	ldr	r2, [r3, #24]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f042 0210 	orr.w	r2, r2, #16
 8005bcc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	f007 fdf4 	bl	800d7c0 <USB_ReadInterrupts>
 8005bd8:	4603      	mov	r3, r0
 8005bda:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005bde:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005be2:	f040 80a7 	bne.w	8005d34 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005be6:	2300      	movs	r3, #0
 8005be8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4618      	mov	r0, r3
 8005bf0:	f007 fdf9 	bl	800d7e6 <USB_ReadDevAllOutEpInterrupt>
 8005bf4:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8005bf6:	e099      	b.n	8005d2c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bfa:	f003 0301 	and.w	r3, r3, #1
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	f000 808e 	beq.w	8005d20 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c0a:	b2d2      	uxtb	r2, r2
 8005c0c:	4611      	mov	r1, r2
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f007 fe1d 	bl	800d84e <USB_ReadDevOutEPInterrupt>
 8005c14:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	f003 0301 	and.w	r3, r3, #1
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d00c      	beq.n	8005c3a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c22:	015a      	lsls	r2, r3, #5
 8005c24:	69fb      	ldr	r3, [r7, #28]
 8005c26:	4413      	add	r3, r2
 8005c28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c2c:	461a      	mov	r2, r3
 8005c2e:	2301      	movs	r3, #1
 8005c30:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005c32:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c34:	6878      	ldr	r0, [r7, #4]
 8005c36:	f000 fe6f 	bl	8006918 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	f003 0308 	and.w	r3, r3, #8
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d00c      	beq.n	8005c5e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c46:	015a      	lsls	r2, r3, #5
 8005c48:	69fb      	ldr	r3, [r7, #28]
 8005c4a:	4413      	add	r3, r2
 8005c4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c50:	461a      	mov	r2, r3
 8005c52:	2308      	movs	r3, #8
 8005c54:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005c56:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f000 ff45 	bl	8006ae8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005c5e:	693b      	ldr	r3, [r7, #16]
 8005c60:	f003 0310 	and.w	r3, r3, #16
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d008      	beq.n	8005c7a <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c6a:	015a      	lsls	r2, r3, #5
 8005c6c:	69fb      	ldr	r3, [r7, #28]
 8005c6e:	4413      	add	r3, r2
 8005c70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c74:	461a      	mov	r2, r3
 8005c76:	2310      	movs	r3, #16
 8005c78:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	f003 0302 	and.w	r3, r3, #2
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d030      	beq.n	8005ce6 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8005c84:	6a3b      	ldr	r3, [r7, #32]
 8005c86:	695b      	ldr	r3, [r3, #20]
 8005c88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c8c:	2b80      	cmp	r3, #128	@ 0x80
 8005c8e:	d109      	bne.n	8005ca4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8005c90:	69fb      	ldr	r3, [r7, #28]
 8005c92:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	69fa      	ldr	r2, [r7, #28]
 8005c9a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c9e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005ca2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8005ca4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ca6:	4613      	mov	r3, r2
 8005ca8:	00db      	lsls	r3, r3, #3
 8005caa:	4413      	add	r3, r2
 8005cac:	009b      	lsls	r3, r3, #2
 8005cae:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005cb2:	687a      	ldr	r2, [r7, #4]
 8005cb4:	4413      	add	r3, r2
 8005cb6:	3304      	adds	r3, #4
 8005cb8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	78db      	ldrb	r3, [r3, #3]
 8005cbe:	2b01      	cmp	r3, #1
 8005cc0:	d108      	bne.n	8005cd4 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005cc2:	697b      	ldr	r3, [r7, #20]
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cca:	b2db      	uxtb	r3, r3
 8005ccc:	4619      	mov	r1, r3
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f009 f91c 	bl	800ef0c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005cd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd6:	015a      	lsls	r2, r3, #5
 8005cd8:	69fb      	ldr	r3, [r7, #28]
 8005cda:	4413      	add	r3, r2
 8005cdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ce0:	461a      	mov	r2, r3
 8005ce2:	2302      	movs	r3, #2
 8005ce4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005ce6:	693b      	ldr	r3, [r7, #16]
 8005ce8:	f003 0320 	and.w	r3, r3, #32
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d008      	beq.n	8005d02 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cf2:	015a      	lsls	r2, r3, #5
 8005cf4:	69fb      	ldr	r3, [r7, #28]
 8005cf6:	4413      	add	r3, r2
 8005cf8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cfc:	461a      	mov	r2, r3
 8005cfe:	2320      	movs	r3, #32
 8005d00:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005d02:	693b      	ldr	r3, [r7, #16]
 8005d04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d009      	beq.n	8005d20 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005d0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d0e:	015a      	lsls	r2, r3, #5
 8005d10:	69fb      	ldr	r3, [r7, #28]
 8005d12:	4413      	add	r3, r2
 8005d14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d18:	461a      	mov	r2, r3
 8005d1a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8005d1e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005d20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d22:	3301      	adds	r3, #1
 8005d24:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005d26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d28:	085b      	lsrs	r3, r3, #1
 8005d2a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	f47f af62 	bne.w	8005bf8 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4618      	mov	r0, r3
 8005d3a:	f007 fd41 	bl	800d7c0 <USB_ReadInterrupts>
 8005d3e:	4603      	mov	r3, r0
 8005d40:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d44:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005d48:	f040 80db 	bne.w	8005f02 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4618      	mov	r0, r3
 8005d52:	f007 fd62 	bl	800d81a <USB_ReadDevAllInEpInterrupt>
 8005d56:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005d5c:	e0cd      	b.n	8005efa <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d60:	f003 0301 	and.w	r3, r3, #1
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	f000 80c2 	beq.w	8005eee <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d70:	b2d2      	uxtb	r2, r2
 8005d72:	4611      	mov	r1, r2
 8005d74:	4618      	mov	r0, r3
 8005d76:	f007 fd88 	bl	800d88a <USB_ReadDevInEPInterrupt>
 8005d7a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005d7c:	693b      	ldr	r3, [r7, #16]
 8005d7e:	f003 0301 	and.w	r3, r3, #1
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d057      	beq.n	8005e36 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d88:	f003 030f 	and.w	r3, r3, #15
 8005d8c:	2201      	movs	r2, #1
 8005d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d92:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005d94:	69fb      	ldr	r3, [r7, #28]
 8005d96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d9a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	43db      	mvns	r3, r3
 8005da0:	69f9      	ldr	r1, [r7, #28]
 8005da2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005da6:	4013      	ands	r3, r2
 8005da8:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dac:	015a      	lsls	r2, r3, #5
 8005dae:	69fb      	ldr	r3, [r7, #28]
 8005db0:	4413      	add	r3, r2
 8005db2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005db6:	461a      	mov	r2, r3
 8005db8:	2301      	movs	r3, #1
 8005dba:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	799b      	ldrb	r3, [r3, #6]
 8005dc0:	2b01      	cmp	r3, #1
 8005dc2:	d132      	bne.n	8005e2a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8005dc4:	6879      	ldr	r1, [r7, #4]
 8005dc6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dc8:	4613      	mov	r3, r2
 8005dca:	00db      	lsls	r3, r3, #3
 8005dcc:	4413      	add	r3, r2
 8005dce:	009b      	lsls	r3, r3, #2
 8005dd0:	440b      	add	r3, r1
 8005dd2:	3320      	adds	r3, #32
 8005dd4:	6819      	ldr	r1, [r3, #0]
 8005dd6:	6878      	ldr	r0, [r7, #4]
 8005dd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dda:	4613      	mov	r3, r2
 8005ddc:	00db      	lsls	r3, r3, #3
 8005dde:	4413      	add	r3, r2
 8005de0:	009b      	lsls	r3, r3, #2
 8005de2:	4403      	add	r3, r0
 8005de4:	331c      	adds	r3, #28
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4419      	add	r1, r3
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005dee:	4613      	mov	r3, r2
 8005df0:	00db      	lsls	r3, r3, #3
 8005df2:	4413      	add	r3, r2
 8005df4:	009b      	lsls	r3, r3, #2
 8005df6:	4403      	add	r3, r0
 8005df8:	3320      	adds	r3, #32
 8005dfa:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005dfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d113      	bne.n	8005e2a <HAL_PCD_IRQHandler+0x3a2>
 8005e02:	6879      	ldr	r1, [r7, #4]
 8005e04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e06:	4613      	mov	r3, r2
 8005e08:	00db      	lsls	r3, r3, #3
 8005e0a:	4413      	add	r3, r2
 8005e0c:	009b      	lsls	r3, r3, #2
 8005e0e:	440b      	add	r3, r1
 8005e10:	3324      	adds	r3, #36	@ 0x24
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d108      	bne.n	8005e2a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	6818      	ldr	r0, [r3, #0]
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005e22:	461a      	mov	r2, r3
 8005e24:	2101      	movs	r1, #1
 8005e26:	f007 fd91 	bl	800d94c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e2c:	b2db      	uxtb	r3, r3
 8005e2e:	4619      	mov	r1, r3
 8005e30:	6878      	ldr	r0, [r7, #4]
 8005e32:	f008 fff3 	bl	800ee1c <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005e36:	693b      	ldr	r3, [r7, #16]
 8005e38:	f003 0308 	and.w	r3, r3, #8
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d008      	beq.n	8005e52 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e42:	015a      	lsls	r2, r3, #5
 8005e44:	69fb      	ldr	r3, [r7, #28]
 8005e46:	4413      	add	r3, r2
 8005e48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e4c:	461a      	mov	r2, r3
 8005e4e:	2308      	movs	r3, #8
 8005e50:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005e52:	693b      	ldr	r3, [r7, #16]
 8005e54:	f003 0310 	and.w	r3, r3, #16
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d008      	beq.n	8005e6e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005e5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e5e:	015a      	lsls	r2, r3, #5
 8005e60:	69fb      	ldr	r3, [r7, #28]
 8005e62:	4413      	add	r3, r2
 8005e64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e68:	461a      	mov	r2, r3
 8005e6a:	2310      	movs	r3, #16
 8005e6c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005e6e:	693b      	ldr	r3, [r7, #16]
 8005e70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d008      	beq.n	8005e8a <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e7a:	015a      	lsls	r2, r3, #5
 8005e7c:	69fb      	ldr	r3, [r7, #28]
 8005e7e:	4413      	add	r3, r2
 8005e80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e84:	461a      	mov	r2, r3
 8005e86:	2340      	movs	r3, #64	@ 0x40
 8005e88:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005e8a:	693b      	ldr	r3, [r7, #16]
 8005e8c:	f003 0302 	and.w	r3, r3, #2
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d023      	beq.n	8005edc <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8005e94:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005e96:	6a38      	ldr	r0, [r7, #32]
 8005e98:	f006 fed4 	bl	800cc44 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005e9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e9e:	4613      	mov	r3, r2
 8005ea0:	00db      	lsls	r3, r3, #3
 8005ea2:	4413      	add	r3, r2
 8005ea4:	009b      	lsls	r3, r3, #2
 8005ea6:	3310      	adds	r3, #16
 8005ea8:	687a      	ldr	r2, [r7, #4]
 8005eaa:	4413      	add	r3, r2
 8005eac:	3304      	adds	r3, #4
 8005eae:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	78db      	ldrb	r3, [r3, #3]
 8005eb4:	2b01      	cmp	r3, #1
 8005eb6:	d108      	bne.n	8005eca <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ec0:	b2db      	uxtb	r3, r3
 8005ec2:	4619      	mov	r1, r3
 8005ec4:	6878      	ldr	r0, [r7, #4]
 8005ec6:	f009 f833 	bl	800ef30 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005eca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ecc:	015a      	lsls	r2, r3, #5
 8005ece:	69fb      	ldr	r3, [r7, #28]
 8005ed0:	4413      	add	r3, r2
 8005ed2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ed6:	461a      	mov	r2, r3
 8005ed8:	2302      	movs	r3, #2
 8005eda:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005edc:	693b      	ldr	r3, [r7, #16]
 8005ede:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d003      	beq.n	8005eee <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005ee6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005ee8:	6878      	ldr	r0, [r7, #4]
 8005eea:	f000 fc88 	bl	80067fe <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005eee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef0:	3301      	adds	r3, #1
 8005ef2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005ef4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ef6:	085b      	lsrs	r3, r3, #1
 8005ef8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	f47f af2e 	bne.w	8005d5e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	4618      	mov	r0, r3
 8005f08:	f007 fc5a 	bl	800d7c0 <USB_ReadInterrupts>
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005f12:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005f16:	d122      	bne.n	8005f5e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005f18:	69fb      	ldr	r3, [r7, #28]
 8005f1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	69fa      	ldr	r2, [r7, #28]
 8005f22:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005f26:	f023 0301 	bic.w	r3, r3, #1
 8005f2a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005f32:	2b01      	cmp	r3, #1
 8005f34:	d108      	bne.n	8005f48 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005f3e:	2100      	movs	r1, #0
 8005f40:	6878      	ldr	r0, [r7, #4]
 8005f42:	f000 fe17 	bl	8006b74 <HAL_PCDEx_LPM_Callback>
 8005f46:	e002      	b.n	8005f4e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005f48:	6878      	ldr	r0, [r7, #4]
 8005f4a:	f008 ffd1 	bl	800eef0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	695a      	ldr	r2, [r3, #20]
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005f5c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4618      	mov	r0, r3
 8005f64:	f007 fc2c 	bl	800d7c0 <USB_ReadInterrupts>
 8005f68:	4603      	mov	r3, r0
 8005f6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f6e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005f72:	d112      	bne.n	8005f9a <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8005f74:	69fb      	ldr	r3, [r7, #28]
 8005f76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f7a:	689b      	ldr	r3, [r3, #8]
 8005f7c:	f003 0301 	and.w	r3, r3, #1
 8005f80:	2b01      	cmp	r3, #1
 8005f82:	d102      	bne.n	8005f8a <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005f84:	6878      	ldr	r0, [r7, #4]
 8005f86:	f008 ff99 	bl	800eebc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	695a      	ldr	r2, [r3, #20]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8005f98:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	f007 fc0e 	bl	800d7c0 <USB_ReadInterrupts>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005faa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005fae:	d121      	bne.n	8005ff4 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	695a      	ldr	r2, [r3, #20]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8005fbe:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d111      	bne.n	8005fee <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2201      	movs	r2, #1
 8005fce:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005fd8:	089b      	lsrs	r3, r3, #2
 8005fda:	f003 020f 	and.w	r2, r3, #15
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8005fe4:	2101      	movs	r1, #1
 8005fe6:	6878      	ldr	r0, [r7, #4]
 8005fe8:	f000 fdc4 	bl	8006b74 <HAL_PCDEx_LPM_Callback>
 8005fec:	e002      	b.n	8005ff4 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f008 ff64 	bl	800eebc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	f007 fbe1 	bl	800d7c0 <USB_ReadInterrupts>
 8005ffe:	4603      	mov	r3, r0
 8006000:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006004:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006008:	f040 80b7 	bne.w	800617a <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800600c:	69fb      	ldr	r3, [r7, #28]
 800600e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	69fa      	ldr	r2, [r7, #28]
 8006016:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800601a:	f023 0301 	bic.w	r3, r3, #1
 800601e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	681b      	ldr	r3, [r3, #0]
 8006024:	2110      	movs	r1, #16
 8006026:	4618      	mov	r0, r3
 8006028:	f006 fe0c 	bl	800cc44 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800602c:	2300      	movs	r3, #0
 800602e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006030:	e046      	b.n	80060c0 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006032:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006034:	015a      	lsls	r2, r3, #5
 8006036:	69fb      	ldr	r3, [r7, #28]
 8006038:	4413      	add	r3, r2
 800603a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800603e:	461a      	mov	r2, r3
 8006040:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006044:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006046:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006048:	015a      	lsls	r2, r3, #5
 800604a:	69fb      	ldr	r3, [r7, #28]
 800604c:	4413      	add	r3, r2
 800604e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006056:	0151      	lsls	r1, r2, #5
 8006058:	69fa      	ldr	r2, [r7, #28]
 800605a:	440a      	add	r2, r1
 800605c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006060:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006064:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8006066:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006068:	015a      	lsls	r2, r3, #5
 800606a:	69fb      	ldr	r3, [r7, #28]
 800606c:	4413      	add	r3, r2
 800606e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006072:	461a      	mov	r2, r3
 8006074:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006078:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800607a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800607c:	015a      	lsls	r2, r3, #5
 800607e:	69fb      	ldr	r3, [r7, #28]
 8006080:	4413      	add	r3, r2
 8006082:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800608a:	0151      	lsls	r1, r2, #5
 800608c:	69fa      	ldr	r2, [r7, #28]
 800608e:	440a      	add	r2, r1
 8006090:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006094:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006098:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800609a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800609c:	015a      	lsls	r2, r3, #5
 800609e:	69fb      	ldr	r3, [r7, #28]
 80060a0:	4413      	add	r3, r2
 80060a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060aa:	0151      	lsls	r1, r2, #5
 80060ac:	69fa      	ldr	r2, [r7, #28]
 80060ae:	440a      	add	r2, r1
 80060b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80060b4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80060b8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80060ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060bc:	3301      	adds	r3, #1
 80060be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	791b      	ldrb	r3, [r3, #4]
 80060c4:	461a      	mov	r2, r3
 80060c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d3b2      	bcc.n	8006032 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80060cc:	69fb      	ldr	r3, [r7, #28]
 80060ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060d2:	69db      	ldr	r3, [r3, #28]
 80060d4:	69fa      	ldr	r2, [r7, #28]
 80060d6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80060da:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80060de:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	7bdb      	ldrb	r3, [r3, #15]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d016      	beq.n	8006116 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80060e8:	69fb      	ldr	r3, [r7, #28]
 80060ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80060f2:	69fa      	ldr	r2, [r7, #28]
 80060f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80060f8:	f043 030b 	orr.w	r3, r3, #11
 80060fc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006100:	69fb      	ldr	r3, [r7, #28]
 8006102:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006106:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006108:	69fa      	ldr	r2, [r7, #28]
 800610a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800610e:	f043 030b 	orr.w	r3, r3, #11
 8006112:	6453      	str	r3, [r2, #68]	@ 0x44
 8006114:	e015      	b.n	8006142 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006116:	69fb      	ldr	r3, [r7, #28]
 8006118:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800611c:	695a      	ldr	r2, [r3, #20]
 800611e:	69fb      	ldr	r3, [r7, #28]
 8006120:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006124:	4619      	mov	r1, r3
 8006126:	f242 032b 	movw	r3, #8235	@ 0x202b
 800612a:	4313      	orrs	r3, r2
 800612c:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800612e:	69fb      	ldr	r3, [r7, #28]
 8006130:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006134:	691b      	ldr	r3, [r3, #16]
 8006136:	69fa      	ldr	r2, [r7, #28]
 8006138:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800613c:	f043 030b 	orr.w	r3, r3, #11
 8006140:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006142:	69fb      	ldr	r3, [r7, #28]
 8006144:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	69fa      	ldr	r2, [r7, #28]
 800614c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006150:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006154:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6818      	ldr	r0, [r3, #0]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006164:	461a      	mov	r2, r3
 8006166:	f007 fbf1 	bl	800d94c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	695a      	ldr	r2, [r3, #20]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8006178:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	4618      	mov	r0, r3
 8006180:	f007 fb1e 	bl	800d7c0 <USB_ReadInterrupts>
 8006184:	4603      	mov	r3, r0
 8006186:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800618a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800618e:	d123      	bne.n	80061d8 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4618      	mov	r0, r3
 8006196:	f007 fbb5 	bl	800d904 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	4618      	mov	r0, r3
 80061a0:	f006 fd82 	bl	800cca8 <USB_GetDevSpeed>
 80061a4:	4603      	mov	r3, r0
 80061a6:	461a      	mov	r2, r3
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681c      	ldr	r4, [r3, #0]
 80061b0:	f001 fc74 	bl	8007a9c <HAL_RCC_GetHCLKFreq>
 80061b4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80061ba:	461a      	mov	r2, r3
 80061bc:	4620      	mov	r0, r4
 80061be:	f006 fc9f 	bl	800cb00 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f008 fe52 	bl	800ee6c <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	695a      	ldr	r2, [r3, #20]
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80061d6:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4618      	mov	r0, r3
 80061de:	f007 faef 	bl	800d7c0 <USB_ReadInterrupts>
 80061e2:	4603      	mov	r3, r0
 80061e4:	f003 0308 	and.w	r3, r3, #8
 80061e8:	2b08      	cmp	r3, #8
 80061ea:	d10a      	bne.n	8006202 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f008 fe2f 	bl	800ee50 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	695a      	ldr	r2, [r3, #20]
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f002 0208 	and.w	r2, r2, #8
 8006200:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4618      	mov	r0, r3
 8006208:	f007 fada 	bl	800d7c0 <USB_ReadInterrupts>
 800620c:	4603      	mov	r3, r0
 800620e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006212:	2b80      	cmp	r3, #128	@ 0x80
 8006214:	d123      	bne.n	800625e <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8006216:	6a3b      	ldr	r3, [r7, #32]
 8006218:	699b      	ldr	r3, [r3, #24]
 800621a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800621e:	6a3b      	ldr	r3, [r7, #32]
 8006220:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006222:	2301      	movs	r3, #1
 8006224:	627b      	str	r3, [r7, #36]	@ 0x24
 8006226:	e014      	b.n	8006252 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8006228:	6879      	ldr	r1, [r7, #4]
 800622a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800622c:	4613      	mov	r3, r2
 800622e:	00db      	lsls	r3, r3, #3
 8006230:	4413      	add	r3, r2
 8006232:	009b      	lsls	r3, r3, #2
 8006234:	440b      	add	r3, r1
 8006236:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800623a:	781b      	ldrb	r3, [r3, #0]
 800623c:	2b01      	cmp	r3, #1
 800623e:	d105      	bne.n	800624c <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8006240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006242:	b2db      	uxtb	r3, r3
 8006244:	4619      	mov	r1, r3
 8006246:	6878      	ldr	r0, [r7, #4]
 8006248:	f000 faa8 	bl	800679c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800624c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800624e:	3301      	adds	r3, #1
 8006250:	627b      	str	r3, [r7, #36]	@ 0x24
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	791b      	ldrb	r3, [r3, #4]
 8006256:	461a      	mov	r2, r3
 8006258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800625a:	4293      	cmp	r3, r2
 800625c:	d3e4      	bcc.n	8006228 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	4618      	mov	r0, r3
 8006264:	f007 faac 	bl	800d7c0 <USB_ReadInterrupts>
 8006268:	4603      	mov	r3, r0
 800626a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800626e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006272:	d13c      	bne.n	80062ee <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006274:	2301      	movs	r3, #1
 8006276:	627b      	str	r3, [r7, #36]	@ 0x24
 8006278:	e02b      	b.n	80062d2 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800627a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800627c:	015a      	lsls	r2, r3, #5
 800627e:	69fb      	ldr	r3, [r7, #28]
 8006280:	4413      	add	r3, r2
 8006282:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800628a:	6879      	ldr	r1, [r7, #4]
 800628c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800628e:	4613      	mov	r3, r2
 8006290:	00db      	lsls	r3, r3, #3
 8006292:	4413      	add	r3, r2
 8006294:	009b      	lsls	r3, r3, #2
 8006296:	440b      	add	r3, r1
 8006298:	3318      	adds	r3, #24
 800629a:	781b      	ldrb	r3, [r3, #0]
 800629c:	2b01      	cmp	r3, #1
 800629e:	d115      	bne.n	80062cc <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80062a0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	da12      	bge.n	80062cc <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80062a6:	6879      	ldr	r1, [r7, #4]
 80062a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80062aa:	4613      	mov	r3, r2
 80062ac:	00db      	lsls	r3, r3, #3
 80062ae:	4413      	add	r3, r2
 80062b0:	009b      	lsls	r3, r3, #2
 80062b2:	440b      	add	r3, r1
 80062b4:	3317      	adds	r3, #23
 80062b6:	2201      	movs	r2, #1
 80062b8:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80062ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062bc:	b2db      	uxtb	r3, r3
 80062be:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80062c2:	b2db      	uxtb	r3, r3
 80062c4:	4619      	mov	r1, r3
 80062c6:	6878      	ldr	r0, [r7, #4]
 80062c8:	f000 fa68 	bl	800679c <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80062cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ce:	3301      	adds	r3, #1
 80062d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	791b      	ldrb	r3, [r3, #4]
 80062d6:	461a      	mov	r2, r3
 80062d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062da:	4293      	cmp	r3, r2
 80062dc:	d3cd      	bcc.n	800627a <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	695a      	ldr	r2, [r3, #20]
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80062ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4618      	mov	r0, r3
 80062f4:	f007 fa64 	bl	800d7c0 <USB_ReadInterrupts>
 80062f8:	4603      	mov	r3, r0
 80062fa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80062fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006302:	d156      	bne.n	80063b2 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006304:	2301      	movs	r3, #1
 8006306:	627b      	str	r3, [r7, #36]	@ 0x24
 8006308:	e045      	b.n	8006396 <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800630a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800630c:	015a      	lsls	r2, r3, #5
 800630e:	69fb      	ldr	r3, [r7, #28]
 8006310:	4413      	add	r3, r2
 8006312:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800631a:	6879      	ldr	r1, [r7, #4]
 800631c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800631e:	4613      	mov	r3, r2
 8006320:	00db      	lsls	r3, r3, #3
 8006322:	4413      	add	r3, r2
 8006324:	009b      	lsls	r3, r3, #2
 8006326:	440b      	add	r3, r1
 8006328:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800632c:	781b      	ldrb	r3, [r3, #0]
 800632e:	2b01      	cmp	r3, #1
 8006330:	d12e      	bne.n	8006390 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006332:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006334:	2b00      	cmp	r3, #0
 8006336:	da2b      	bge.n	8006390 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8006338:	69bb      	ldr	r3, [r7, #24]
 800633a:	0c1a      	lsrs	r2, r3, #16
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8006342:	4053      	eors	r3, r2
 8006344:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006348:	2b00      	cmp	r3, #0
 800634a:	d121      	bne.n	8006390 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800634c:	6879      	ldr	r1, [r7, #4]
 800634e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006350:	4613      	mov	r3, r2
 8006352:	00db      	lsls	r3, r3, #3
 8006354:	4413      	add	r3, r2
 8006356:	009b      	lsls	r3, r3, #2
 8006358:	440b      	add	r3, r1
 800635a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800635e:	2201      	movs	r2, #1
 8006360:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8006362:	6a3b      	ldr	r3, [r7, #32]
 8006364:	699b      	ldr	r3, [r3, #24]
 8006366:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800636a:	6a3b      	ldr	r3, [r7, #32]
 800636c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800636e:	6a3b      	ldr	r3, [r7, #32]
 8006370:	695b      	ldr	r3, [r3, #20]
 8006372:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006376:	2b00      	cmp	r3, #0
 8006378:	d10a      	bne.n	8006390 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800637a:	69fb      	ldr	r3, [r7, #28]
 800637c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006380:	685b      	ldr	r3, [r3, #4]
 8006382:	69fa      	ldr	r2, [r7, #28]
 8006384:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006388:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800638c:	6053      	str	r3, [r2, #4]
            break;
 800638e:	e008      	b.n	80063a2 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006392:	3301      	adds	r3, #1
 8006394:	627b      	str	r3, [r7, #36]	@ 0x24
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	791b      	ldrb	r3, [r3, #4]
 800639a:	461a      	mov	r2, r3
 800639c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800639e:	4293      	cmp	r3, r2
 80063a0:	d3b3      	bcc.n	800630a <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	695a      	ldr	r2, [r3, #20]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80063b0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	4618      	mov	r0, r3
 80063b8:	f007 fa02 	bl	800d7c0 <USB_ReadInterrupts>
 80063bc:	4603      	mov	r3, r0
 80063be:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80063c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063c6:	d10a      	bne.n	80063de <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f008 fdc3 	bl	800ef54 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	695a      	ldr	r2, [r3, #20]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80063dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4618      	mov	r0, r3
 80063e4:	f007 f9ec 	bl	800d7c0 <USB_ReadInterrupts>
 80063e8:	4603      	mov	r3, r0
 80063ea:	f003 0304 	and.w	r3, r3, #4
 80063ee:	2b04      	cmp	r3, #4
 80063f0:	d115      	bne.n	800641e <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80063fa:	69bb      	ldr	r3, [r7, #24]
 80063fc:	f003 0304 	and.w	r3, r3, #4
 8006400:	2b00      	cmp	r3, #0
 8006402:	d002      	beq.n	800640a <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f008 fdb3 	bl	800ef70 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	6859      	ldr	r1, [r3, #4]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	69ba      	ldr	r2, [r7, #24]
 8006416:	430a      	orrs	r2, r1
 8006418:	605a      	str	r2, [r3, #4]
 800641a:	e000      	b.n	800641e <HAL_PCD_IRQHandler+0x996>
      return;
 800641c:	bf00      	nop
    }
  }
}
 800641e:	3734      	adds	r7, #52	@ 0x34
 8006420:	46bd      	mov	sp, r7
 8006422:	bd90      	pop	{r4, r7, pc}

08006424 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b082      	sub	sp, #8
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
 800642c:	460b      	mov	r3, r1
 800642e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006436:	2b01      	cmp	r3, #1
 8006438:	d101      	bne.n	800643e <HAL_PCD_SetAddress+0x1a>
 800643a:	2302      	movs	r3, #2
 800643c:	e012      	b.n	8006464 <HAL_PCD_SetAddress+0x40>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2201      	movs	r2, #1
 8006442:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	78fa      	ldrb	r2, [r7, #3]
 800644a:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	78fa      	ldrb	r2, [r7, #3]
 8006452:	4611      	mov	r1, r2
 8006454:	4618      	mov	r0, r3
 8006456:	f007 f98d 	bl	800d774 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	2200      	movs	r2, #0
 800645e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006462:	2300      	movs	r3, #0
}
 8006464:	4618      	mov	r0, r3
 8006466:	3708      	adds	r7, #8
 8006468:	46bd      	mov	sp, r7
 800646a:	bd80      	pop	{r7, pc}

0800646c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800646c:	b580      	push	{r7, lr}
 800646e:	b084      	sub	sp, #16
 8006470:	af00      	add	r7, sp, #0
 8006472:	6078      	str	r0, [r7, #4]
 8006474:	4608      	mov	r0, r1
 8006476:	4611      	mov	r1, r2
 8006478:	461a      	mov	r2, r3
 800647a:	4603      	mov	r3, r0
 800647c:	70fb      	strb	r3, [r7, #3]
 800647e:	460b      	mov	r3, r1
 8006480:	803b      	strh	r3, [r7, #0]
 8006482:	4613      	mov	r3, r2
 8006484:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8006486:	2300      	movs	r3, #0
 8006488:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800648a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800648e:	2b00      	cmp	r3, #0
 8006490:	da0f      	bge.n	80064b2 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006492:	78fb      	ldrb	r3, [r7, #3]
 8006494:	f003 020f 	and.w	r2, r3, #15
 8006498:	4613      	mov	r3, r2
 800649a:	00db      	lsls	r3, r3, #3
 800649c:	4413      	add	r3, r2
 800649e:	009b      	lsls	r3, r3, #2
 80064a0:	3310      	adds	r3, #16
 80064a2:	687a      	ldr	r2, [r7, #4]
 80064a4:	4413      	add	r3, r2
 80064a6:	3304      	adds	r3, #4
 80064a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	2201      	movs	r2, #1
 80064ae:	705a      	strb	r2, [r3, #1]
 80064b0:	e00f      	b.n	80064d2 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80064b2:	78fb      	ldrb	r3, [r7, #3]
 80064b4:	f003 020f 	and.w	r2, r3, #15
 80064b8:	4613      	mov	r3, r2
 80064ba:	00db      	lsls	r3, r3, #3
 80064bc:	4413      	add	r3, r2
 80064be:	009b      	lsls	r3, r3, #2
 80064c0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80064c4:	687a      	ldr	r2, [r7, #4]
 80064c6:	4413      	add	r3, r2
 80064c8:	3304      	adds	r3, #4
 80064ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	2200      	movs	r2, #0
 80064d0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80064d2:	78fb      	ldrb	r3, [r7, #3]
 80064d4:	f003 030f 	and.w	r3, r3, #15
 80064d8:	b2da      	uxtb	r2, r3
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80064de:	883b      	ldrh	r3, [r7, #0]
 80064e0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	78ba      	ldrb	r2, [r7, #2]
 80064ec:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	785b      	ldrb	r3, [r3, #1]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d004      	beq.n	8006500 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	781b      	ldrb	r3, [r3, #0]
 80064fa:	461a      	mov	r2, r3
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006500:	78bb      	ldrb	r3, [r7, #2]
 8006502:	2b02      	cmp	r3, #2
 8006504:	d102      	bne.n	800650c <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	2200      	movs	r2, #0
 800650a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006512:	2b01      	cmp	r3, #1
 8006514:	d101      	bne.n	800651a <HAL_PCD_EP_Open+0xae>
 8006516:	2302      	movs	r3, #2
 8006518:	e00e      	b.n	8006538 <HAL_PCD_EP_Open+0xcc>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2201      	movs	r2, #1
 800651e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	68f9      	ldr	r1, [r7, #12]
 8006528:	4618      	mov	r0, r3
 800652a:	f006 fbe3 	bl	800ccf4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2200      	movs	r2, #0
 8006532:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8006536:	7afb      	ldrb	r3, [r7, #11]
}
 8006538:	4618      	mov	r0, r3
 800653a:	3710      	adds	r7, #16
 800653c:	46bd      	mov	sp, r7
 800653e:	bd80      	pop	{r7, pc}

08006540 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	b086      	sub	sp, #24
 8006544:	af00      	add	r7, sp, #0
 8006546:	60f8      	str	r0, [r7, #12]
 8006548:	607a      	str	r2, [r7, #4]
 800654a:	603b      	str	r3, [r7, #0]
 800654c:	460b      	mov	r3, r1
 800654e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006550:	7afb      	ldrb	r3, [r7, #11]
 8006552:	f003 020f 	and.w	r2, r3, #15
 8006556:	4613      	mov	r3, r2
 8006558:	00db      	lsls	r3, r3, #3
 800655a:	4413      	add	r3, r2
 800655c:	009b      	lsls	r3, r3, #2
 800655e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006562:	68fa      	ldr	r2, [r7, #12]
 8006564:	4413      	add	r3, r2
 8006566:	3304      	adds	r3, #4
 8006568:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	687a      	ldr	r2, [r7, #4]
 800656e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8006570:	697b      	ldr	r3, [r7, #20]
 8006572:	683a      	ldr	r2, [r7, #0]
 8006574:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8006576:	697b      	ldr	r3, [r7, #20]
 8006578:	2200      	movs	r2, #0
 800657a:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	2200      	movs	r2, #0
 8006580:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006582:	7afb      	ldrb	r3, [r7, #11]
 8006584:	f003 030f 	and.w	r3, r3, #15
 8006588:	b2da      	uxtb	r2, r3
 800658a:	697b      	ldr	r3, [r7, #20]
 800658c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	799b      	ldrb	r3, [r3, #6]
 8006592:	2b01      	cmp	r3, #1
 8006594:	d102      	bne.n	800659c <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8006596:	687a      	ldr	r2, [r7, #4]
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	6818      	ldr	r0, [r3, #0]
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	799b      	ldrb	r3, [r3, #6]
 80065a4:	461a      	mov	r2, r3
 80065a6:	6979      	ldr	r1, [r7, #20]
 80065a8:	f006 fc2c 	bl	800ce04 <USB_EPStartXfer>

  return HAL_OK;
 80065ac:	2300      	movs	r3, #0
}
 80065ae:	4618      	mov	r0, r3
 80065b0:	3718      	adds	r7, #24
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bd80      	pop	{r7, pc}

080065b6 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80065b6:	b580      	push	{r7, lr}
 80065b8:	b086      	sub	sp, #24
 80065ba:	af00      	add	r7, sp, #0
 80065bc:	60f8      	str	r0, [r7, #12]
 80065be:	607a      	str	r2, [r7, #4]
 80065c0:	603b      	str	r3, [r7, #0]
 80065c2:	460b      	mov	r3, r1
 80065c4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80065c6:	7afb      	ldrb	r3, [r7, #11]
 80065c8:	f003 020f 	and.w	r2, r3, #15
 80065cc:	4613      	mov	r3, r2
 80065ce:	00db      	lsls	r3, r3, #3
 80065d0:	4413      	add	r3, r2
 80065d2:	009b      	lsls	r3, r3, #2
 80065d4:	3310      	adds	r3, #16
 80065d6:	68fa      	ldr	r2, [r7, #12]
 80065d8:	4413      	add	r3, r2
 80065da:	3304      	adds	r3, #4
 80065dc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	687a      	ldr	r2, [r7, #4]
 80065e2:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80065e4:	697b      	ldr	r3, [r7, #20]
 80065e6:	683a      	ldr	r2, [r7, #0]
 80065e8:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	2200      	movs	r2, #0
 80065ee:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80065f0:	697b      	ldr	r3, [r7, #20]
 80065f2:	2201      	movs	r2, #1
 80065f4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80065f6:	7afb      	ldrb	r3, [r7, #11]
 80065f8:	f003 030f 	and.w	r3, r3, #15
 80065fc:	b2da      	uxtb	r2, r3
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	799b      	ldrb	r3, [r3, #6]
 8006606:	2b01      	cmp	r3, #1
 8006608:	d102      	bne.n	8006610 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800660a:	687a      	ldr	r2, [r7, #4]
 800660c:	697b      	ldr	r3, [r7, #20]
 800660e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	6818      	ldr	r0, [r3, #0]
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	799b      	ldrb	r3, [r3, #6]
 8006618:	461a      	mov	r2, r3
 800661a:	6979      	ldr	r1, [r7, #20]
 800661c:	f006 fbf2 	bl	800ce04 <USB_EPStartXfer>

  return HAL_OK;
 8006620:	2300      	movs	r3, #0
}
 8006622:	4618      	mov	r0, r3
 8006624:	3718      	adds	r7, #24
 8006626:	46bd      	mov	sp, r7
 8006628:	bd80      	pop	{r7, pc}

0800662a <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800662a:	b580      	push	{r7, lr}
 800662c:	b084      	sub	sp, #16
 800662e:	af00      	add	r7, sp, #0
 8006630:	6078      	str	r0, [r7, #4]
 8006632:	460b      	mov	r3, r1
 8006634:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006636:	78fb      	ldrb	r3, [r7, #3]
 8006638:	f003 030f 	and.w	r3, r3, #15
 800663c:	687a      	ldr	r2, [r7, #4]
 800663e:	7912      	ldrb	r2, [r2, #4]
 8006640:	4293      	cmp	r3, r2
 8006642:	d901      	bls.n	8006648 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006644:	2301      	movs	r3, #1
 8006646:	e04f      	b.n	80066e8 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006648:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800664c:	2b00      	cmp	r3, #0
 800664e:	da0f      	bge.n	8006670 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006650:	78fb      	ldrb	r3, [r7, #3]
 8006652:	f003 020f 	and.w	r2, r3, #15
 8006656:	4613      	mov	r3, r2
 8006658:	00db      	lsls	r3, r3, #3
 800665a:	4413      	add	r3, r2
 800665c:	009b      	lsls	r3, r3, #2
 800665e:	3310      	adds	r3, #16
 8006660:	687a      	ldr	r2, [r7, #4]
 8006662:	4413      	add	r3, r2
 8006664:	3304      	adds	r3, #4
 8006666:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2201      	movs	r2, #1
 800666c:	705a      	strb	r2, [r3, #1]
 800666e:	e00d      	b.n	800668c <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006670:	78fa      	ldrb	r2, [r7, #3]
 8006672:	4613      	mov	r3, r2
 8006674:	00db      	lsls	r3, r3, #3
 8006676:	4413      	add	r3, r2
 8006678:	009b      	lsls	r3, r3, #2
 800667a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800667e:	687a      	ldr	r2, [r7, #4]
 8006680:	4413      	add	r3, r2
 8006682:	3304      	adds	r3, #4
 8006684:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2200      	movs	r2, #0
 800668a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	2201      	movs	r2, #1
 8006690:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006692:	78fb      	ldrb	r3, [r7, #3]
 8006694:	f003 030f 	and.w	r3, r3, #15
 8006698:	b2da      	uxtb	r2, r3
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	d101      	bne.n	80066ac <HAL_PCD_EP_SetStall+0x82>
 80066a8:	2302      	movs	r3, #2
 80066aa:	e01d      	b.n	80066e8 <HAL_PCD_EP_SetStall+0xbe>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2201      	movs	r2, #1
 80066b0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	68f9      	ldr	r1, [r7, #12]
 80066ba:	4618      	mov	r0, r3
 80066bc:	f006 ff86 	bl	800d5cc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80066c0:	78fb      	ldrb	r3, [r7, #3]
 80066c2:	f003 030f 	and.w	r3, r3, #15
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d109      	bne.n	80066de <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6818      	ldr	r0, [r3, #0]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	7999      	ldrb	r1, [r3, #6]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80066d8:	461a      	mov	r2, r3
 80066da:	f007 f937 	bl	800d94c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2200      	movs	r2, #0
 80066e2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80066e6:	2300      	movs	r3, #0
}
 80066e8:	4618      	mov	r0, r3
 80066ea:	3710      	adds	r7, #16
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}

080066f0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b084      	sub	sp, #16
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
 80066f8:	460b      	mov	r3, r1
 80066fa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80066fc:	78fb      	ldrb	r3, [r7, #3]
 80066fe:	f003 030f 	and.w	r3, r3, #15
 8006702:	687a      	ldr	r2, [r7, #4]
 8006704:	7912      	ldrb	r2, [r2, #4]
 8006706:	4293      	cmp	r3, r2
 8006708:	d901      	bls.n	800670e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800670a:	2301      	movs	r3, #1
 800670c:	e042      	b.n	8006794 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800670e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006712:	2b00      	cmp	r3, #0
 8006714:	da0f      	bge.n	8006736 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006716:	78fb      	ldrb	r3, [r7, #3]
 8006718:	f003 020f 	and.w	r2, r3, #15
 800671c:	4613      	mov	r3, r2
 800671e:	00db      	lsls	r3, r3, #3
 8006720:	4413      	add	r3, r2
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	3310      	adds	r3, #16
 8006726:	687a      	ldr	r2, [r7, #4]
 8006728:	4413      	add	r3, r2
 800672a:	3304      	adds	r3, #4
 800672c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	2201      	movs	r2, #1
 8006732:	705a      	strb	r2, [r3, #1]
 8006734:	e00f      	b.n	8006756 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006736:	78fb      	ldrb	r3, [r7, #3]
 8006738:	f003 020f 	and.w	r2, r3, #15
 800673c:	4613      	mov	r3, r2
 800673e:	00db      	lsls	r3, r3, #3
 8006740:	4413      	add	r3, r2
 8006742:	009b      	lsls	r3, r3, #2
 8006744:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006748:	687a      	ldr	r2, [r7, #4]
 800674a:	4413      	add	r3, r2
 800674c:	3304      	adds	r3, #4
 800674e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	2200      	movs	r2, #0
 8006754:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	2200      	movs	r2, #0
 800675a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800675c:	78fb      	ldrb	r3, [r7, #3]
 800675e:	f003 030f 	and.w	r3, r3, #15
 8006762:	b2da      	uxtb	r2, r3
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800676e:	2b01      	cmp	r3, #1
 8006770:	d101      	bne.n	8006776 <HAL_PCD_EP_ClrStall+0x86>
 8006772:	2302      	movs	r3, #2
 8006774:	e00e      	b.n	8006794 <HAL_PCD_EP_ClrStall+0xa4>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2201      	movs	r2, #1
 800677a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	68f9      	ldr	r1, [r7, #12]
 8006784:	4618      	mov	r0, r3
 8006786:	f006 ff8f 	bl	800d6a8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2200      	movs	r2, #0
 800678e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006792:	2300      	movs	r3, #0
}
 8006794:	4618      	mov	r0, r3
 8006796:	3710      	adds	r7, #16
 8006798:	46bd      	mov	sp, r7
 800679a:	bd80      	pop	{r7, pc}

0800679c <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800679c:	b580      	push	{r7, lr}
 800679e:	b084      	sub	sp, #16
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
 80067a4:	460b      	mov	r3, r1
 80067a6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80067a8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	da0c      	bge.n	80067ca <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80067b0:	78fb      	ldrb	r3, [r7, #3]
 80067b2:	f003 020f 	and.w	r2, r3, #15
 80067b6:	4613      	mov	r3, r2
 80067b8:	00db      	lsls	r3, r3, #3
 80067ba:	4413      	add	r3, r2
 80067bc:	009b      	lsls	r3, r3, #2
 80067be:	3310      	adds	r3, #16
 80067c0:	687a      	ldr	r2, [r7, #4]
 80067c2:	4413      	add	r3, r2
 80067c4:	3304      	adds	r3, #4
 80067c6:	60fb      	str	r3, [r7, #12]
 80067c8:	e00c      	b.n	80067e4 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80067ca:	78fb      	ldrb	r3, [r7, #3]
 80067cc:	f003 020f 	and.w	r2, r3, #15
 80067d0:	4613      	mov	r3, r2
 80067d2:	00db      	lsls	r3, r3, #3
 80067d4:	4413      	add	r3, r2
 80067d6:	009b      	lsls	r3, r3, #2
 80067d8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80067dc:	687a      	ldr	r2, [r7, #4]
 80067de:	4413      	add	r3, r2
 80067e0:	3304      	adds	r3, #4
 80067e2:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	68f9      	ldr	r1, [r7, #12]
 80067ea:	4618      	mov	r0, r3
 80067ec:	f006 fdae 	bl	800d34c <USB_EPStopXfer>
 80067f0:	4603      	mov	r3, r0
 80067f2:	72fb      	strb	r3, [r7, #11]

  return ret;
 80067f4:	7afb      	ldrb	r3, [r7, #11]
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	3710      	adds	r7, #16
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd80      	pop	{r7, pc}

080067fe <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80067fe:	b580      	push	{r7, lr}
 8006800:	b08a      	sub	sp, #40	@ 0x28
 8006802:	af02      	add	r7, sp, #8
 8006804:	6078      	str	r0, [r7, #4]
 8006806:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800680e:	697b      	ldr	r3, [r7, #20]
 8006810:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006812:	683a      	ldr	r2, [r7, #0]
 8006814:	4613      	mov	r3, r2
 8006816:	00db      	lsls	r3, r3, #3
 8006818:	4413      	add	r3, r2
 800681a:	009b      	lsls	r3, r3, #2
 800681c:	3310      	adds	r3, #16
 800681e:	687a      	ldr	r2, [r7, #4]
 8006820:	4413      	add	r3, r2
 8006822:	3304      	adds	r3, #4
 8006824:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	695a      	ldr	r2, [r3, #20]
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	691b      	ldr	r3, [r3, #16]
 800682e:	429a      	cmp	r2, r3
 8006830:	d901      	bls.n	8006836 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006832:	2301      	movs	r3, #1
 8006834:	e06b      	b.n	800690e <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	691a      	ldr	r2, [r3, #16]
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	695b      	ldr	r3, [r3, #20]
 800683e:	1ad3      	subs	r3, r2, r3
 8006840:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	689b      	ldr	r3, [r3, #8]
 8006846:	69fa      	ldr	r2, [r7, #28]
 8006848:	429a      	cmp	r2, r3
 800684a:	d902      	bls.n	8006852 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	689b      	ldr	r3, [r3, #8]
 8006850:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8006852:	69fb      	ldr	r3, [r7, #28]
 8006854:	3303      	adds	r3, #3
 8006856:	089b      	lsrs	r3, r3, #2
 8006858:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800685a:	e02a      	b.n	80068b2 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	691a      	ldr	r2, [r3, #16]
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	695b      	ldr	r3, [r3, #20]
 8006864:	1ad3      	subs	r3, r2, r3
 8006866:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	689b      	ldr	r3, [r3, #8]
 800686c:	69fa      	ldr	r2, [r7, #28]
 800686e:	429a      	cmp	r2, r3
 8006870:	d902      	bls.n	8006878 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	689b      	ldr	r3, [r3, #8]
 8006876:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006878:	69fb      	ldr	r3, [r7, #28]
 800687a:	3303      	adds	r3, #3
 800687c:	089b      	lsrs	r3, r3, #2
 800687e:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	68d9      	ldr	r1, [r3, #12]
 8006884:	683b      	ldr	r3, [r7, #0]
 8006886:	b2da      	uxtb	r2, r3
 8006888:	69fb      	ldr	r3, [r7, #28]
 800688a:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006890:	9300      	str	r3, [sp, #0]
 8006892:	4603      	mov	r3, r0
 8006894:	6978      	ldr	r0, [r7, #20]
 8006896:	f006 fe03 	bl	800d4a0 <USB_WritePacket>

    ep->xfer_buff  += len;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	68da      	ldr	r2, [r3, #12]
 800689e:	69fb      	ldr	r3, [r7, #28]
 80068a0:	441a      	add	r2, r3
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	695a      	ldr	r2, [r3, #20]
 80068aa:	69fb      	ldr	r3, [r7, #28]
 80068ac:	441a      	add	r2, r3
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	015a      	lsls	r2, r3, #5
 80068b6:	693b      	ldr	r3, [r7, #16]
 80068b8:	4413      	add	r3, r2
 80068ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80068be:	699b      	ldr	r3, [r3, #24]
 80068c0:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80068c2:	69ba      	ldr	r2, [r7, #24]
 80068c4:	429a      	cmp	r2, r3
 80068c6:	d809      	bhi.n	80068dc <PCD_WriteEmptyTxFifo+0xde>
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	695a      	ldr	r2, [r3, #20]
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80068d0:	429a      	cmp	r2, r3
 80068d2:	d203      	bcs.n	80068dc <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	691b      	ldr	r3, [r3, #16]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d1bf      	bne.n	800685c <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	691a      	ldr	r2, [r3, #16]
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	695b      	ldr	r3, [r3, #20]
 80068e4:	429a      	cmp	r2, r3
 80068e6:	d811      	bhi.n	800690c <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	f003 030f 	and.w	r3, r3, #15
 80068ee:	2201      	movs	r2, #1
 80068f0:	fa02 f303 	lsl.w	r3, r2, r3
 80068f4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80068f6:	693b      	ldr	r3, [r7, #16]
 80068f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80068fe:	68bb      	ldr	r3, [r7, #8]
 8006900:	43db      	mvns	r3, r3
 8006902:	6939      	ldr	r1, [r7, #16]
 8006904:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006908:	4013      	ands	r3, r2
 800690a:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800690c:	2300      	movs	r3, #0
}
 800690e:	4618      	mov	r0, r3
 8006910:	3720      	adds	r7, #32
 8006912:	46bd      	mov	sp, r7
 8006914:	bd80      	pop	{r7, pc}
	...

08006918 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006918:	b580      	push	{r7, lr}
 800691a:	b088      	sub	sp, #32
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
 8006920:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006928:	69fb      	ldr	r3, [r7, #28]
 800692a:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800692c:	69fb      	ldr	r3, [r7, #28]
 800692e:	333c      	adds	r3, #60	@ 0x3c
 8006930:	3304      	adds	r3, #4
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	015a      	lsls	r2, r3, #5
 800693a:	69bb      	ldr	r3, [r7, #24]
 800693c:	4413      	add	r3, r2
 800693e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006942:	689b      	ldr	r3, [r3, #8]
 8006944:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	799b      	ldrb	r3, [r3, #6]
 800694a:	2b01      	cmp	r3, #1
 800694c:	d17b      	bne.n	8006a46 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	f003 0308 	and.w	r3, r3, #8
 8006954:	2b00      	cmp	r3, #0
 8006956:	d015      	beq.n	8006984 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	4a61      	ldr	r2, [pc, #388]	@ (8006ae0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800695c:	4293      	cmp	r3, r2
 800695e:	f240 80b9 	bls.w	8006ad4 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006962:	693b      	ldr	r3, [r7, #16]
 8006964:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006968:	2b00      	cmp	r3, #0
 800696a:	f000 80b3 	beq.w	8006ad4 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	015a      	lsls	r2, r3, #5
 8006972:	69bb      	ldr	r3, [r7, #24]
 8006974:	4413      	add	r3, r2
 8006976:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800697a:	461a      	mov	r2, r3
 800697c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006980:	6093      	str	r3, [r2, #8]
 8006982:	e0a7      	b.n	8006ad4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	f003 0320 	and.w	r3, r3, #32
 800698a:	2b00      	cmp	r3, #0
 800698c:	d009      	beq.n	80069a2 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	015a      	lsls	r2, r3, #5
 8006992:	69bb      	ldr	r3, [r7, #24]
 8006994:	4413      	add	r3, r2
 8006996:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800699a:	461a      	mov	r2, r3
 800699c:	2320      	movs	r3, #32
 800699e:	6093      	str	r3, [r2, #8]
 80069a0:	e098      	b.n	8006ad4 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80069a2:	693b      	ldr	r3, [r7, #16]
 80069a4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	f040 8093 	bne.w	8006ad4 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80069ae:	697b      	ldr	r3, [r7, #20]
 80069b0:	4a4b      	ldr	r2, [pc, #300]	@ (8006ae0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d90f      	bls.n	80069d6 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d00a      	beq.n	80069d6 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	015a      	lsls	r2, r3, #5
 80069c4:	69bb      	ldr	r3, [r7, #24]
 80069c6:	4413      	add	r3, r2
 80069c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069cc:	461a      	mov	r2, r3
 80069ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80069d2:	6093      	str	r3, [r2, #8]
 80069d4:	e07e      	b.n	8006ad4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 80069d6:	683a      	ldr	r2, [r7, #0]
 80069d8:	4613      	mov	r3, r2
 80069da:	00db      	lsls	r3, r3, #3
 80069dc:	4413      	add	r3, r2
 80069de:	009b      	lsls	r3, r3, #2
 80069e0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80069e4:	687a      	ldr	r2, [r7, #4]
 80069e6:	4413      	add	r3, r2
 80069e8:	3304      	adds	r3, #4
 80069ea:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	6a1a      	ldr	r2, [r3, #32]
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	0159      	lsls	r1, r3, #5
 80069f4:	69bb      	ldr	r3, [r7, #24]
 80069f6:	440b      	add	r3, r1
 80069f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069fc:	691b      	ldr	r3, [r3, #16]
 80069fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006a02:	1ad2      	subs	r2, r2, r3
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d114      	bne.n	8006a38 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	691b      	ldr	r3, [r3, #16]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d109      	bne.n	8006a2a <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6818      	ldr	r0, [r3, #0]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006a20:	461a      	mov	r2, r3
 8006a22:	2101      	movs	r1, #1
 8006a24:	f006 ff92 	bl	800d94c <USB_EP0_OutStart>
 8006a28:	e006      	b.n	8006a38 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	68da      	ldr	r2, [r3, #12]
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	695b      	ldr	r3, [r3, #20]
 8006a32:	441a      	add	r2, r3
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	b2db      	uxtb	r3, r3
 8006a3c:	4619      	mov	r1, r3
 8006a3e:	6878      	ldr	r0, [r7, #4]
 8006a40:	f008 f9d1 	bl	800ede6 <HAL_PCD_DataOutStageCallback>
 8006a44:	e046      	b.n	8006ad4 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8006a46:	697b      	ldr	r3, [r7, #20]
 8006a48:	4a26      	ldr	r2, [pc, #152]	@ (8006ae4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8006a4a:	4293      	cmp	r3, r2
 8006a4c:	d124      	bne.n	8006a98 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d00a      	beq.n	8006a6e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	015a      	lsls	r2, r3, #5
 8006a5c:	69bb      	ldr	r3, [r7, #24]
 8006a5e:	4413      	add	r3, r2
 8006a60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a64:	461a      	mov	r2, r3
 8006a66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006a6a:	6093      	str	r3, [r2, #8]
 8006a6c:	e032      	b.n	8006ad4 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006a6e:	693b      	ldr	r3, [r7, #16]
 8006a70:	f003 0320 	and.w	r3, r3, #32
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d008      	beq.n	8006a8a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	015a      	lsls	r2, r3, #5
 8006a7c:	69bb      	ldr	r3, [r7, #24]
 8006a7e:	4413      	add	r3, r2
 8006a80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a84:	461a      	mov	r2, r3
 8006a86:	2320      	movs	r3, #32
 8006a88:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	b2db      	uxtb	r3, r3
 8006a8e:	4619      	mov	r1, r3
 8006a90:	6878      	ldr	r0, [r7, #4]
 8006a92:	f008 f9a8 	bl	800ede6 <HAL_PCD_DataOutStageCallback>
 8006a96:	e01d      	b.n	8006ad4 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d114      	bne.n	8006ac8 <PCD_EP_OutXfrComplete_int+0x1b0>
 8006a9e:	6879      	ldr	r1, [r7, #4]
 8006aa0:	683a      	ldr	r2, [r7, #0]
 8006aa2:	4613      	mov	r3, r2
 8006aa4:	00db      	lsls	r3, r3, #3
 8006aa6:	4413      	add	r3, r2
 8006aa8:	009b      	lsls	r3, r3, #2
 8006aaa:	440b      	add	r3, r1
 8006aac:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d108      	bne.n	8006ac8 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6818      	ldr	r0, [r3, #0]
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006ac0:	461a      	mov	r2, r3
 8006ac2:	2100      	movs	r1, #0
 8006ac4:	f006 ff42 	bl	800d94c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	b2db      	uxtb	r3, r3
 8006acc:	4619      	mov	r1, r3
 8006ace:	6878      	ldr	r0, [r7, #4]
 8006ad0:	f008 f989 	bl	800ede6 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006ad4:	2300      	movs	r3, #0
}
 8006ad6:	4618      	mov	r0, r3
 8006ad8:	3720      	adds	r7, #32
 8006ada:	46bd      	mov	sp, r7
 8006adc:	bd80      	pop	{r7, pc}
 8006ade:	bf00      	nop
 8006ae0:	4f54300a 	.word	0x4f54300a
 8006ae4:	4f54310a 	.word	0x4f54310a

08006ae8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006ae8:	b580      	push	{r7, lr}
 8006aea:	b086      	sub	sp, #24
 8006aec:	af00      	add	r7, sp, #0
 8006aee:	6078      	str	r0, [r7, #4]
 8006af0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006afc:	697b      	ldr	r3, [r7, #20]
 8006afe:	333c      	adds	r3, #60	@ 0x3c
 8006b00:	3304      	adds	r3, #4
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	015a      	lsls	r2, r3, #5
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	4413      	add	r3, r2
 8006b0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b12:	689b      	ldr	r3, [r3, #8]
 8006b14:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	4a15      	ldr	r2, [pc, #84]	@ (8006b70 <PCD_EP_OutSetupPacket_int+0x88>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d90e      	bls.n	8006b3c <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006b1e:	68bb      	ldr	r3, [r7, #8]
 8006b20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d009      	beq.n	8006b3c <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	015a      	lsls	r2, r3, #5
 8006b2c:	693b      	ldr	r3, [r7, #16]
 8006b2e:	4413      	add	r3, r2
 8006b30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006b34:	461a      	mov	r2, r3
 8006b36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006b3a:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006b3c:	6878      	ldr	r0, [r7, #4]
 8006b3e:	f008 f940 	bl	800edc2 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	4a0a      	ldr	r2, [pc, #40]	@ (8006b70 <PCD_EP_OutSetupPacket_int+0x88>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d90c      	bls.n	8006b64 <PCD_EP_OutSetupPacket_int+0x7c>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	799b      	ldrb	r3, [r3, #6]
 8006b4e:	2b01      	cmp	r3, #1
 8006b50:	d108      	bne.n	8006b64 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6818      	ldr	r0, [r3, #0]
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006b5c:	461a      	mov	r2, r3
 8006b5e:	2101      	movs	r1, #1
 8006b60:	f006 fef4 	bl	800d94c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006b64:	2300      	movs	r3, #0
}
 8006b66:	4618      	mov	r0, r3
 8006b68:	3718      	adds	r7, #24
 8006b6a:	46bd      	mov	sp, r7
 8006b6c:	bd80      	pop	{r7, pc}
 8006b6e:	bf00      	nop
 8006b70:	4f54300a 	.word	0x4f54300a

08006b74 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006b74:	b480      	push	{r7}
 8006b76:	b083      	sub	sp, #12
 8006b78:	af00      	add	r7, sp, #0
 8006b7a:	6078      	str	r0, [r7, #4]
 8006b7c:	460b      	mov	r3, r1
 8006b7e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006b80:	bf00      	nop
 8006b82:	370c      	adds	r7, #12
 8006b84:	46bd      	mov	sp, r7
 8006b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8a:	4770      	bx	lr

08006b8c <HAL_PSSI_Init>:
  * @param  hpssi Pointer to a PSSI_HandleTypeDef structure that contains
  *                the configuration information for the specified PSSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PSSI_Init(PSSI_HandleTypeDef *hpssi)
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b082      	sub	sp, #8
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
  /* Check the PSSI handle allocation */
  if (hpssi == NULL)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d101      	bne.n	8006b9e <HAL_PSSI_Init+0x12>
  {
    return HAL_ERROR;
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	e034      	b.n	8006c08 <HAL_PSSI_Init+0x7c>
  assert_param(IS_PSSI_BUSWIDTH(hpssi->Init.BusWidth));
  assert_param(IS_PSSI_CLOCK_POLARITY(hpssi->Init.ClockPolarity));
  assert_param(IS_PSSI_DE_POLARITY(hpssi->Init.DataEnablePolarity));
  assert_param(IS_PSSI_RDY_POLARITY(hpssi->Init.ReadyPolarity));

  if (hpssi->State == HAL_PSSI_STATE_RESET)
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006ba4:	b2db      	uxtb	r3, r3
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d106      	bne.n	8006bb8 <HAL_PSSI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpssi->Lock = HAL_UNLOCKED;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2200      	movs	r2, #0
 8006bae:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hpssi->MspInitCallback(hpssi);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_PSSI_MspInit(hpssi);
 8006bb2:	6878      	ldr	r0, [r7, #4]
 8006bb4:	f7fb f8be 	bl	8001d34 <HAL_PSSI_MspInit>
#endif /*USE_HAL_PSSI_REGISTER_CALLBACKS*/
  }

  hpssi->State = HAL_PSSI_STATE_BUSY;
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	2202      	movs	r2, #2
 8006bbc:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  /* Disable the selected PSSI peripheral */
  HAL_PSSI_DISABLE(hpssi);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	681a      	ldr	r2, [r3, #0]
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006bce:	601a      	str	r2, [r3, #0]

  /*---------------------------- PSSIx CR Configuration ----------------------*/
  /* Configure PSSIx: Control Signal and Bus Width*/

  MODIFY_REG(hpssi->Instance->CR, PSSI_CR_DERDYCFG | PSSI_CR_EDM | PSSI_CR_DEPOL | PSSI_CR_RDYPOL,
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	681a      	ldr	r2, [r3, #0]
 8006bd6:	4b0e      	ldr	r3, [pc, #56]	@ (8006c10 <HAL_PSSI_Init+0x84>)
 8006bd8:	4013      	ands	r3, r2
 8006bda:	687a      	ldr	r2, [r7, #4]
 8006bdc:	68d1      	ldr	r1, [r2, #12]
 8006bde:	687a      	ldr	r2, [r7, #4]
 8006be0:	6952      	ldr	r2, [r2, #20]
 8006be2:	4311      	orrs	r1, r2
 8006be4:	687a      	ldr	r2, [r7, #4]
 8006be6:	6992      	ldr	r2, [r2, #24]
 8006be8:	4311      	orrs	r1, r2
 8006bea:	687a      	ldr	r2, [r7, #4]
 8006bec:	6892      	ldr	r2, [r2, #8]
 8006bee:	4311      	orrs	r1, r2
 8006bf0:	687a      	ldr	r2, [r7, #4]
 8006bf2:	6812      	ldr	r2, [r2, #0]
 8006bf4:	430b      	orrs	r3, r1
 8006bf6:	6013      	str	r3, [r2, #0]
             hpssi->Init.ControlSignal | hpssi->Init.DataEnablePolarity |
             hpssi->Init.ReadyPolarity | hpssi->Init.BusWidth);

  hpssi->ErrorCode = HAL_PSSI_ERROR_NONE;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2200      	movs	r2, #0
 8006bfc:	635a      	str	r2, [r3, #52]	@ 0x34
  hpssi->State = HAL_PSSI_STATE_READY;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	2201      	movs	r2, #1
 8006c02:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return HAL_OK;
 8006c06:	2300      	movs	r3, #0
}
 8006c08:	4618      	mov	r0, r3
 8006c0a:	3708      	adds	r7, #8
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bd80      	pop	{r7, pc}
 8006c10:	ffe3f2bf 	.word	0xffe3f2bf

08006c14 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b084      	sub	sp, #16
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8006c1c:	4b19      	ldr	r3, [pc, #100]	@ (8006c84 <HAL_PWREx_ConfigSupply+0x70>)
 8006c1e:	68db      	ldr	r3, [r3, #12]
 8006c20:	f003 0304 	and.w	r3, r3, #4
 8006c24:	2b04      	cmp	r3, #4
 8006c26:	d00a      	beq.n	8006c3e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8006c28:	4b16      	ldr	r3, [pc, #88]	@ (8006c84 <HAL_PWREx_ConfigSupply+0x70>)
 8006c2a:	68db      	ldr	r3, [r3, #12]
 8006c2c:	f003 0307 	and.w	r3, r3, #7
 8006c30:	687a      	ldr	r2, [r7, #4]
 8006c32:	429a      	cmp	r2, r3
 8006c34:	d001      	beq.n	8006c3a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8006c36:	2301      	movs	r3, #1
 8006c38:	e01f      	b.n	8006c7a <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	e01d      	b.n	8006c7a <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8006c3e:	4b11      	ldr	r3, [pc, #68]	@ (8006c84 <HAL_PWREx_ConfigSupply+0x70>)
 8006c40:	68db      	ldr	r3, [r3, #12]
 8006c42:	f023 0207 	bic.w	r2, r3, #7
 8006c46:	490f      	ldr	r1, [pc, #60]	@ (8006c84 <HAL_PWREx_ConfigSupply+0x70>)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	4313      	orrs	r3, r2
 8006c4c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8006c4e:	f7fb fe0f 	bl	8002870 <HAL_GetTick>
 8006c52:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006c54:	e009      	b.n	8006c6a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8006c56:	f7fb fe0b 	bl	8002870 <HAL_GetTick>
 8006c5a:	4602      	mov	r2, r0
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	1ad3      	subs	r3, r2, r3
 8006c60:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006c64:	d901      	bls.n	8006c6a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	e007      	b.n	8006c7a <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8006c6a:	4b06      	ldr	r3, [pc, #24]	@ (8006c84 <HAL_PWREx_ConfigSupply+0x70>)
 8006c6c:	685b      	ldr	r3, [r3, #4]
 8006c6e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006c72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c76:	d1ee      	bne.n	8006c56 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8006c78:	2300      	movs	r3, #0
}
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	3710      	adds	r7, #16
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bd80      	pop	{r7, pc}
 8006c82:	bf00      	nop
 8006c84:	58024800 	.word	0x58024800

08006c88 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b08c      	sub	sp, #48	@ 0x30
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d101      	bne.n	8006c9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006c96:	2301      	movs	r3, #1
 8006c98:	e3c8      	b.n	800742c <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f003 0301 	and.w	r3, r3, #1
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	f000 8087 	beq.w	8006db6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006ca8:	4b88      	ldr	r3, [pc, #544]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006caa:	691b      	ldr	r3, [r3, #16]
 8006cac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006cb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006cb2:	4b86      	ldr	r3, [pc, #536]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006cb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cb6:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8006cb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cba:	2b10      	cmp	r3, #16
 8006cbc:	d007      	beq.n	8006cce <HAL_RCC_OscConfig+0x46>
 8006cbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cc0:	2b18      	cmp	r3, #24
 8006cc2:	d110      	bne.n	8006ce6 <HAL_RCC_OscConfig+0x5e>
 8006cc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cc6:	f003 0303 	and.w	r3, r3, #3
 8006cca:	2b02      	cmp	r3, #2
 8006ccc:	d10b      	bne.n	8006ce6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006cce:	4b7f      	ldr	r3, [pc, #508]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d06c      	beq.n	8006db4 <HAL_RCC_OscConfig+0x12c>
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	685b      	ldr	r3, [r3, #4]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d168      	bne.n	8006db4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006ce2:	2301      	movs	r3, #1
 8006ce4:	e3a2      	b.n	800742c <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	685b      	ldr	r3, [r3, #4]
 8006cea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006cee:	d106      	bne.n	8006cfe <HAL_RCC_OscConfig+0x76>
 8006cf0:	4b76      	ldr	r3, [pc, #472]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	4a75      	ldr	r2, [pc, #468]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006cf6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006cfa:	6013      	str	r3, [r2, #0]
 8006cfc:	e02e      	b.n	8006d5c <HAL_RCC_OscConfig+0xd4>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	685b      	ldr	r3, [r3, #4]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d10c      	bne.n	8006d20 <HAL_RCC_OscConfig+0x98>
 8006d06:	4b71      	ldr	r3, [pc, #452]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4a70      	ldr	r2, [pc, #448]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006d0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d10:	6013      	str	r3, [r2, #0]
 8006d12:	4b6e      	ldr	r3, [pc, #440]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a6d      	ldr	r2, [pc, #436]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006d18:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006d1c:	6013      	str	r3, [r2, #0]
 8006d1e:	e01d      	b.n	8006d5c <HAL_RCC_OscConfig+0xd4>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006d28:	d10c      	bne.n	8006d44 <HAL_RCC_OscConfig+0xbc>
 8006d2a:	4b68      	ldr	r3, [pc, #416]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a67      	ldr	r2, [pc, #412]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006d30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006d34:	6013      	str	r3, [r2, #0]
 8006d36:	4b65      	ldr	r3, [pc, #404]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4a64      	ldr	r2, [pc, #400]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006d3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d40:	6013      	str	r3, [r2, #0]
 8006d42:	e00b      	b.n	8006d5c <HAL_RCC_OscConfig+0xd4>
 8006d44:	4b61      	ldr	r3, [pc, #388]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	4a60      	ldr	r2, [pc, #384]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006d4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d4e:	6013      	str	r3, [r2, #0]
 8006d50:	4b5e      	ldr	r3, [pc, #376]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4a5d      	ldr	r2, [pc, #372]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006d56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006d5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	685b      	ldr	r3, [r3, #4]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d013      	beq.n	8006d8c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d64:	f7fb fd84 	bl	8002870 <HAL_GetTick>
 8006d68:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006d6a:	e008      	b.n	8006d7e <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006d6c:	f7fb fd80 	bl	8002870 <HAL_GetTick>
 8006d70:	4602      	mov	r2, r0
 8006d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d74:	1ad3      	subs	r3, r2, r3
 8006d76:	2b64      	cmp	r3, #100	@ 0x64
 8006d78:	d901      	bls.n	8006d7e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006d7a:	2303      	movs	r3, #3
 8006d7c:	e356      	b.n	800742c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006d7e:	4b53      	ldr	r3, [pc, #332]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d0f0      	beq.n	8006d6c <HAL_RCC_OscConfig+0xe4>
 8006d8a:	e014      	b.n	8006db6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d8c:	f7fb fd70 	bl	8002870 <HAL_GetTick>
 8006d90:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006d92:	e008      	b.n	8006da6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006d94:	f7fb fd6c 	bl	8002870 <HAL_GetTick>
 8006d98:	4602      	mov	r2, r0
 8006d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d9c:	1ad3      	subs	r3, r2, r3
 8006d9e:	2b64      	cmp	r3, #100	@ 0x64
 8006da0:	d901      	bls.n	8006da6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006da2:	2303      	movs	r3, #3
 8006da4:	e342      	b.n	800742c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006da6:	4b49      	ldr	r3, [pc, #292]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d1f0      	bne.n	8006d94 <HAL_RCC_OscConfig+0x10c>
 8006db2:	e000      	b.n	8006db6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006db4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f003 0302 	and.w	r3, r3, #2
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	f000 808c 	beq.w	8006edc <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006dc4:	4b41      	ldr	r3, [pc, #260]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006dc6:	691b      	ldr	r3, [r3, #16]
 8006dc8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006dcc:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006dce:	4b3f      	ldr	r3, [pc, #252]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006dd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dd2:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8006dd4:	6a3b      	ldr	r3, [r7, #32]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d007      	beq.n	8006dea <HAL_RCC_OscConfig+0x162>
 8006dda:	6a3b      	ldr	r3, [r7, #32]
 8006ddc:	2b18      	cmp	r3, #24
 8006dde:	d137      	bne.n	8006e50 <HAL_RCC_OscConfig+0x1c8>
 8006de0:	69fb      	ldr	r3, [r7, #28]
 8006de2:	f003 0303 	and.w	r3, r3, #3
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d132      	bne.n	8006e50 <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006dea:	4b38      	ldr	r3, [pc, #224]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f003 0304 	and.w	r3, r3, #4
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d005      	beq.n	8006e02 <HAL_RCC_OscConfig+0x17a>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	68db      	ldr	r3, [r3, #12]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d101      	bne.n	8006e02 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006dfe:	2301      	movs	r3, #1
 8006e00:	e314      	b.n	800742c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006e02:	4b32      	ldr	r3, [pc, #200]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f023 0219 	bic.w	r2, r3, #25
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	68db      	ldr	r3, [r3, #12]
 8006e0e:	492f      	ldr	r1, [pc, #188]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006e10:	4313      	orrs	r3, r2
 8006e12:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e14:	f7fb fd2c 	bl	8002870 <HAL_GetTick>
 8006e18:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006e1a:	e008      	b.n	8006e2e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e1c:	f7fb fd28 	bl	8002870 <HAL_GetTick>
 8006e20:	4602      	mov	r2, r0
 8006e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e24:	1ad3      	subs	r3, r2, r3
 8006e26:	2b02      	cmp	r3, #2
 8006e28:	d901      	bls.n	8006e2e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8006e2a:	2303      	movs	r3, #3
 8006e2c:	e2fe      	b.n	800742c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006e2e:	4b27      	ldr	r3, [pc, #156]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f003 0304 	and.w	r3, r3, #4
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d0f0      	beq.n	8006e1c <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e3a:	4b24      	ldr	r3, [pc, #144]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006e3c:	685b      	ldr	r3, [r3, #4]
 8006e3e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	691b      	ldr	r3, [r3, #16]
 8006e46:	061b      	lsls	r3, r3, #24
 8006e48:	4920      	ldr	r1, [pc, #128]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006e4a:	4313      	orrs	r3, r2
 8006e4c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006e4e:	e045      	b.n	8006edc <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	68db      	ldr	r3, [r3, #12]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d026      	beq.n	8006ea6 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8006e58:	4b1c      	ldr	r3, [pc, #112]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	f023 0219 	bic.w	r2, r3, #25
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	68db      	ldr	r3, [r3, #12]
 8006e64:	4919      	ldr	r1, [pc, #100]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006e66:	4313      	orrs	r3, r2
 8006e68:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e6a:	f7fb fd01 	bl	8002870 <HAL_GetTick>
 8006e6e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006e70:	e008      	b.n	8006e84 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e72:	f7fb fcfd 	bl	8002870 <HAL_GetTick>
 8006e76:	4602      	mov	r2, r0
 8006e78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e7a:	1ad3      	subs	r3, r2, r3
 8006e7c:	2b02      	cmp	r3, #2
 8006e7e:	d901      	bls.n	8006e84 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8006e80:	2303      	movs	r3, #3
 8006e82:	e2d3      	b.n	800742c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006e84:	4b11      	ldr	r3, [pc, #68]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f003 0304 	and.w	r3, r3, #4
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d0f0      	beq.n	8006e72 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e90:	4b0e      	ldr	r3, [pc, #56]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006e92:	685b      	ldr	r3, [r3, #4]
 8006e94:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	691b      	ldr	r3, [r3, #16]
 8006e9c:	061b      	lsls	r3, r3, #24
 8006e9e:	490b      	ldr	r1, [pc, #44]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006ea0:	4313      	orrs	r3, r2
 8006ea2:	604b      	str	r3, [r1, #4]
 8006ea4:	e01a      	b.n	8006edc <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006ea6:	4b09      	ldr	r3, [pc, #36]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	4a08      	ldr	r2, [pc, #32]	@ (8006ecc <HAL_RCC_OscConfig+0x244>)
 8006eac:	f023 0301 	bic.w	r3, r3, #1
 8006eb0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006eb2:	f7fb fcdd 	bl	8002870 <HAL_GetTick>
 8006eb6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006eb8:	e00a      	b.n	8006ed0 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006eba:	f7fb fcd9 	bl	8002870 <HAL_GetTick>
 8006ebe:	4602      	mov	r2, r0
 8006ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ec2:	1ad3      	subs	r3, r2, r3
 8006ec4:	2b02      	cmp	r3, #2
 8006ec6:	d903      	bls.n	8006ed0 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8006ec8:	2303      	movs	r3, #3
 8006eca:	e2af      	b.n	800742c <HAL_RCC_OscConfig+0x7a4>
 8006ecc:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006ed0:	4b96      	ldr	r3, [pc, #600]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	f003 0304 	and.w	r3, r3, #4
 8006ed8:	2b00      	cmp	r3, #0
 8006eda:	d1ee      	bne.n	8006eba <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f003 0310 	and.w	r3, r3, #16
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d06a      	beq.n	8006fbe <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006ee8:	4b90      	ldr	r3, [pc, #576]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 8006eea:	691b      	ldr	r3, [r3, #16]
 8006eec:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006ef0:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8006ef2:	4b8e      	ldr	r3, [pc, #568]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 8006ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ef6:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8006ef8:	69bb      	ldr	r3, [r7, #24]
 8006efa:	2b08      	cmp	r3, #8
 8006efc:	d007      	beq.n	8006f0e <HAL_RCC_OscConfig+0x286>
 8006efe:	69bb      	ldr	r3, [r7, #24]
 8006f00:	2b18      	cmp	r3, #24
 8006f02:	d11b      	bne.n	8006f3c <HAL_RCC_OscConfig+0x2b4>
 8006f04:	697b      	ldr	r3, [r7, #20]
 8006f06:	f003 0303 	and.w	r3, r3, #3
 8006f0a:	2b01      	cmp	r3, #1
 8006f0c:	d116      	bne.n	8006f3c <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006f0e:	4b87      	ldr	r3, [pc, #540]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d005      	beq.n	8006f26 <HAL_RCC_OscConfig+0x29e>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	69db      	ldr	r3, [r3, #28]
 8006f1e:	2b80      	cmp	r3, #128	@ 0x80
 8006f20:	d001      	beq.n	8006f26 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8006f22:	2301      	movs	r3, #1
 8006f24:	e282      	b.n	800742c <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006f26:	4b81      	ldr	r3, [pc, #516]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 8006f28:	68db      	ldr	r3, [r3, #12]
 8006f2a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6a1b      	ldr	r3, [r3, #32]
 8006f32:	061b      	lsls	r3, r3, #24
 8006f34:	497d      	ldr	r1, [pc, #500]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 8006f36:	4313      	orrs	r3, r2
 8006f38:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8006f3a:	e040      	b.n	8006fbe <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	69db      	ldr	r3, [r3, #28]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d023      	beq.n	8006f8c <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8006f44:	4b79      	ldr	r3, [pc, #484]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	4a78      	ldr	r2, [pc, #480]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 8006f4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f50:	f7fb fc8e 	bl	8002870 <HAL_GetTick>
 8006f54:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006f56:	e008      	b.n	8006f6a <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006f58:	f7fb fc8a 	bl	8002870 <HAL_GetTick>
 8006f5c:	4602      	mov	r2, r0
 8006f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f60:	1ad3      	subs	r3, r2, r3
 8006f62:	2b02      	cmp	r3, #2
 8006f64:	d901      	bls.n	8006f6a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006f66:	2303      	movs	r3, #3
 8006f68:	e260      	b.n	800742c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8006f6a:	4b70      	ldr	r3, [pc, #448]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d0f0      	beq.n	8006f58 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8006f76:	4b6d      	ldr	r3, [pc, #436]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 8006f78:	68db      	ldr	r3, [r3, #12]
 8006f7a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	6a1b      	ldr	r3, [r3, #32]
 8006f82:	061b      	lsls	r3, r3, #24
 8006f84:	4969      	ldr	r1, [pc, #420]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 8006f86:	4313      	orrs	r3, r2
 8006f88:	60cb      	str	r3, [r1, #12]
 8006f8a:	e018      	b.n	8006fbe <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8006f8c:	4b67      	ldr	r3, [pc, #412]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	4a66      	ldr	r2, [pc, #408]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 8006f92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006f96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f98:	f7fb fc6a 	bl	8002870 <HAL_GetTick>
 8006f9c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006f9e:	e008      	b.n	8006fb2 <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8006fa0:	f7fb fc66 	bl	8002870 <HAL_GetTick>
 8006fa4:	4602      	mov	r2, r0
 8006fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fa8:	1ad3      	subs	r3, r2, r3
 8006faa:	2b02      	cmp	r3, #2
 8006fac:	d901      	bls.n	8006fb2 <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8006fae:	2303      	movs	r3, #3
 8006fb0:	e23c      	b.n	800742c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8006fb2:	4b5e      	ldr	r3, [pc, #376]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d1f0      	bne.n	8006fa0 <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f003 0308 	and.w	r3, r3, #8
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d036      	beq.n	8007038 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	695b      	ldr	r3, [r3, #20]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d019      	beq.n	8007006 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006fd2:	4b56      	ldr	r3, [pc, #344]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 8006fd4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006fd6:	4a55      	ldr	r2, [pc, #340]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 8006fd8:	f043 0301 	orr.w	r3, r3, #1
 8006fdc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fde:	f7fb fc47 	bl	8002870 <HAL_GetTick>
 8006fe2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006fe4:	e008      	b.n	8006ff8 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006fe6:	f7fb fc43 	bl	8002870 <HAL_GetTick>
 8006fea:	4602      	mov	r2, r0
 8006fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fee:	1ad3      	subs	r3, r2, r3
 8006ff0:	2b02      	cmp	r3, #2
 8006ff2:	d901      	bls.n	8006ff8 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8006ff4:	2303      	movs	r3, #3
 8006ff6:	e219      	b.n	800742c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006ff8:	4b4c      	ldr	r3, [pc, #304]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 8006ffa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006ffc:	f003 0302 	and.w	r3, r3, #2
 8007000:	2b00      	cmp	r3, #0
 8007002:	d0f0      	beq.n	8006fe6 <HAL_RCC_OscConfig+0x35e>
 8007004:	e018      	b.n	8007038 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007006:	4b49      	ldr	r3, [pc, #292]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 8007008:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800700a:	4a48      	ldr	r2, [pc, #288]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 800700c:	f023 0301 	bic.w	r3, r3, #1
 8007010:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007012:	f7fb fc2d 	bl	8002870 <HAL_GetTick>
 8007016:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8007018:	e008      	b.n	800702c <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800701a:	f7fb fc29 	bl	8002870 <HAL_GetTick>
 800701e:	4602      	mov	r2, r0
 8007020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007022:	1ad3      	subs	r3, r2, r3
 8007024:	2b02      	cmp	r3, #2
 8007026:	d901      	bls.n	800702c <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8007028:	2303      	movs	r3, #3
 800702a:	e1ff      	b.n	800742c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800702c:	4b3f      	ldr	r3, [pc, #252]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 800702e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007030:	f003 0302 	and.w	r3, r3, #2
 8007034:	2b00      	cmp	r3, #0
 8007036:	d1f0      	bne.n	800701a <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	f003 0320 	and.w	r3, r3, #32
 8007040:	2b00      	cmp	r3, #0
 8007042:	d036      	beq.n	80070b2 <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	699b      	ldr	r3, [r3, #24]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d019      	beq.n	8007080 <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800704c:	4b37      	ldr	r3, [pc, #220]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	4a36      	ldr	r2, [pc, #216]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 8007052:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8007056:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8007058:	f7fb fc0a 	bl	8002870 <HAL_GetTick>
 800705c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800705e:	e008      	b.n	8007072 <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007060:	f7fb fc06 	bl	8002870 <HAL_GetTick>
 8007064:	4602      	mov	r2, r0
 8007066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007068:	1ad3      	subs	r3, r2, r3
 800706a:	2b02      	cmp	r3, #2
 800706c:	d901      	bls.n	8007072 <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800706e:	2303      	movs	r3, #3
 8007070:	e1dc      	b.n	800742c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007072:	4b2e      	ldr	r3, [pc, #184]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800707a:	2b00      	cmp	r3, #0
 800707c:	d0f0      	beq.n	8007060 <HAL_RCC_OscConfig+0x3d8>
 800707e:	e018      	b.n	80070b2 <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8007080:	4b2a      	ldr	r3, [pc, #168]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	4a29      	ldr	r2, [pc, #164]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 8007086:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800708a:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800708c:	f7fb fbf0 	bl	8002870 <HAL_GetTick>
 8007090:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007092:	e008      	b.n	80070a6 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007094:	f7fb fbec 	bl	8002870 <HAL_GetTick>
 8007098:	4602      	mov	r2, r0
 800709a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800709c:	1ad3      	subs	r3, r2, r3
 800709e:	2b02      	cmp	r3, #2
 80070a0:	d901      	bls.n	80070a6 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 80070a2:	2303      	movs	r3, #3
 80070a4:	e1c2      	b.n	800742c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80070a6:	4b21      	ldr	r3, [pc, #132]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d1f0      	bne.n	8007094 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f003 0304 	and.w	r3, r3, #4
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	f000 8086 	beq.w	80071cc <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80070c0:	4b1b      	ldr	r3, [pc, #108]	@ (8007130 <HAL_RCC_OscConfig+0x4a8>)
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	4a1a      	ldr	r2, [pc, #104]	@ (8007130 <HAL_RCC_OscConfig+0x4a8>)
 80070c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80070ca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80070cc:	f7fb fbd0 	bl	8002870 <HAL_GetTick>
 80070d0:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80070d2:	e008      	b.n	80070e6 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80070d4:	f7fb fbcc 	bl	8002870 <HAL_GetTick>
 80070d8:	4602      	mov	r2, r0
 80070da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070dc:	1ad3      	subs	r3, r2, r3
 80070de:	2b64      	cmp	r3, #100	@ 0x64
 80070e0:	d901      	bls.n	80070e6 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 80070e2:	2303      	movs	r3, #3
 80070e4:	e1a2      	b.n	800742c <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80070e6:	4b12      	ldr	r3, [pc, #72]	@ (8007130 <HAL_RCC_OscConfig+0x4a8>)
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d0f0      	beq.n	80070d4 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	689b      	ldr	r3, [r3, #8]
 80070f6:	2b01      	cmp	r3, #1
 80070f8:	d106      	bne.n	8007108 <HAL_RCC_OscConfig+0x480>
 80070fa:	4b0c      	ldr	r3, [pc, #48]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 80070fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070fe:	4a0b      	ldr	r2, [pc, #44]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 8007100:	f043 0301 	orr.w	r3, r3, #1
 8007104:	6713      	str	r3, [r2, #112]	@ 0x70
 8007106:	e032      	b.n	800716e <HAL_RCC_OscConfig+0x4e6>
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	689b      	ldr	r3, [r3, #8]
 800710c:	2b00      	cmp	r3, #0
 800710e:	d111      	bne.n	8007134 <HAL_RCC_OscConfig+0x4ac>
 8007110:	4b06      	ldr	r3, [pc, #24]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 8007112:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007114:	4a05      	ldr	r2, [pc, #20]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 8007116:	f023 0301 	bic.w	r3, r3, #1
 800711a:	6713      	str	r3, [r2, #112]	@ 0x70
 800711c:	4b03      	ldr	r3, [pc, #12]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 800711e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007120:	4a02      	ldr	r2, [pc, #8]	@ (800712c <HAL_RCC_OscConfig+0x4a4>)
 8007122:	f023 0304 	bic.w	r3, r3, #4
 8007126:	6713      	str	r3, [r2, #112]	@ 0x70
 8007128:	e021      	b.n	800716e <HAL_RCC_OscConfig+0x4e6>
 800712a:	bf00      	nop
 800712c:	58024400 	.word	0x58024400
 8007130:	58024800 	.word	0x58024800
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	689b      	ldr	r3, [r3, #8]
 8007138:	2b05      	cmp	r3, #5
 800713a:	d10c      	bne.n	8007156 <HAL_RCC_OscConfig+0x4ce>
 800713c:	4b83      	ldr	r3, [pc, #524]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 800713e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007140:	4a82      	ldr	r2, [pc, #520]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 8007142:	f043 0304 	orr.w	r3, r3, #4
 8007146:	6713      	str	r3, [r2, #112]	@ 0x70
 8007148:	4b80      	ldr	r3, [pc, #512]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 800714a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800714c:	4a7f      	ldr	r2, [pc, #508]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 800714e:	f043 0301 	orr.w	r3, r3, #1
 8007152:	6713      	str	r3, [r2, #112]	@ 0x70
 8007154:	e00b      	b.n	800716e <HAL_RCC_OscConfig+0x4e6>
 8007156:	4b7d      	ldr	r3, [pc, #500]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 8007158:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800715a:	4a7c      	ldr	r2, [pc, #496]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 800715c:	f023 0301 	bic.w	r3, r3, #1
 8007160:	6713      	str	r3, [r2, #112]	@ 0x70
 8007162:	4b7a      	ldr	r3, [pc, #488]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 8007164:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007166:	4a79      	ldr	r2, [pc, #484]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 8007168:	f023 0304 	bic.w	r3, r3, #4
 800716c:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	689b      	ldr	r3, [r3, #8]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d015      	beq.n	80071a2 <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007176:	f7fb fb7b 	bl	8002870 <HAL_GetTick>
 800717a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800717c:	e00a      	b.n	8007194 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800717e:	f7fb fb77 	bl	8002870 <HAL_GetTick>
 8007182:	4602      	mov	r2, r0
 8007184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007186:	1ad3      	subs	r3, r2, r3
 8007188:	f241 3288 	movw	r2, #5000	@ 0x1388
 800718c:	4293      	cmp	r3, r2
 800718e:	d901      	bls.n	8007194 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8007190:	2303      	movs	r3, #3
 8007192:	e14b      	b.n	800742c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007194:	4b6d      	ldr	r3, [pc, #436]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 8007196:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007198:	f003 0302 	and.w	r3, r3, #2
 800719c:	2b00      	cmp	r3, #0
 800719e:	d0ee      	beq.n	800717e <HAL_RCC_OscConfig+0x4f6>
 80071a0:	e014      	b.n	80071cc <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071a2:	f7fb fb65 	bl	8002870 <HAL_GetTick>
 80071a6:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80071a8:	e00a      	b.n	80071c0 <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071aa:	f7fb fb61 	bl	8002870 <HAL_GetTick>
 80071ae:	4602      	mov	r2, r0
 80071b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071b2:	1ad3      	subs	r3, r2, r3
 80071b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80071b8:	4293      	cmp	r3, r2
 80071ba:	d901      	bls.n	80071c0 <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 80071bc:	2303      	movs	r3, #3
 80071be:	e135      	b.n	800742c <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80071c0:	4b62      	ldr	r3, [pc, #392]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 80071c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80071c4:	f003 0302 	and.w	r3, r3, #2
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d1ee      	bne.n	80071aa <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	f000 812a 	beq.w	800742a <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80071d6:	4b5d      	ldr	r3, [pc, #372]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 80071d8:	691b      	ldr	r3, [r3, #16]
 80071da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80071de:	2b18      	cmp	r3, #24
 80071e0:	f000 80ba 	beq.w	8007358 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071e8:	2b02      	cmp	r3, #2
 80071ea:	f040 8095 	bne.w	8007318 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80071ee:	4b57      	ldr	r3, [pc, #348]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4a56      	ldr	r2, [pc, #344]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 80071f4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80071f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80071fa:	f7fb fb39 	bl	8002870 <HAL_GetTick>
 80071fe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007200:	e008      	b.n	8007214 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007202:	f7fb fb35 	bl	8002870 <HAL_GetTick>
 8007206:	4602      	mov	r2, r0
 8007208:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800720a:	1ad3      	subs	r3, r2, r3
 800720c:	2b02      	cmp	r3, #2
 800720e:	d901      	bls.n	8007214 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8007210:	2303      	movs	r3, #3
 8007212:	e10b      	b.n	800742c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8007214:	4b4d      	ldr	r3, [pc, #308]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800721c:	2b00      	cmp	r3, #0
 800721e:	d1f0      	bne.n	8007202 <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007220:	4b4a      	ldr	r3, [pc, #296]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 8007222:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007224:	4b4a      	ldr	r3, [pc, #296]	@ (8007350 <HAL_RCC_OscConfig+0x6c8>)
 8007226:	4013      	ands	r3, r2
 8007228:	687a      	ldr	r2, [r7, #4]
 800722a:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800722c:	687a      	ldr	r2, [r7, #4]
 800722e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007230:	0112      	lsls	r2, r2, #4
 8007232:	430a      	orrs	r2, r1
 8007234:	4945      	ldr	r1, [pc, #276]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 8007236:	4313      	orrs	r3, r2
 8007238:	628b      	str	r3, [r1, #40]	@ 0x28
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800723e:	3b01      	subs	r3, #1
 8007240:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007248:	3b01      	subs	r3, #1
 800724a:	025b      	lsls	r3, r3, #9
 800724c:	b29b      	uxth	r3, r3
 800724e:	431a      	orrs	r2, r3
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007254:	3b01      	subs	r3, #1
 8007256:	041b      	lsls	r3, r3, #16
 8007258:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800725c:	431a      	orrs	r2, r3
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007262:	3b01      	subs	r3, #1
 8007264:	061b      	lsls	r3, r3, #24
 8007266:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800726a:	4938      	ldr	r1, [pc, #224]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 800726c:	4313      	orrs	r3, r2
 800726e:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8007270:	4b36      	ldr	r3, [pc, #216]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 8007272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007274:	4a35      	ldr	r2, [pc, #212]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 8007276:	f023 0301 	bic.w	r3, r3, #1
 800727a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800727c:	4b33      	ldr	r3, [pc, #204]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 800727e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007280:	4b34      	ldr	r3, [pc, #208]	@ (8007354 <HAL_RCC_OscConfig+0x6cc>)
 8007282:	4013      	ands	r3, r2
 8007284:	687a      	ldr	r2, [r7, #4]
 8007286:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007288:	00d2      	lsls	r2, r2, #3
 800728a:	4930      	ldr	r1, [pc, #192]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 800728c:	4313      	orrs	r3, r2
 800728e:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8007290:	4b2e      	ldr	r3, [pc, #184]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 8007292:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007294:	f023 020c 	bic.w	r2, r3, #12
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800729c:	492b      	ldr	r1, [pc, #172]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 800729e:	4313      	orrs	r3, r2
 80072a0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80072a2:	4b2a      	ldr	r3, [pc, #168]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 80072a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072a6:	f023 0202 	bic.w	r2, r3, #2
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80072ae:	4927      	ldr	r1, [pc, #156]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 80072b0:	4313      	orrs	r3, r2
 80072b2:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80072b4:	4b25      	ldr	r3, [pc, #148]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 80072b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072b8:	4a24      	ldr	r2, [pc, #144]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 80072ba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80072be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80072c0:	4b22      	ldr	r3, [pc, #136]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 80072c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072c4:	4a21      	ldr	r2, [pc, #132]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 80072c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80072ca:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80072cc:	4b1f      	ldr	r3, [pc, #124]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 80072ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072d0:	4a1e      	ldr	r2, [pc, #120]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 80072d2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80072d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80072d8:	4b1c      	ldr	r3, [pc, #112]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 80072da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072dc:	4a1b      	ldr	r2, [pc, #108]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 80072de:	f043 0301 	orr.w	r3, r3, #1
 80072e2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80072e4:	4b19      	ldr	r3, [pc, #100]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	4a18      	ldr	r2, [pc, #96]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 80072ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80072ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80072f0:	f7fb fabe 	bl	8002870 <HAL_GetTick>
 80072f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80072f6:	e008      	b.n	800730a <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80072f8:	f7fb faba 	bl	8002870 <HAL_GetTick>
 80072fc:	4602      	mov	r2, r0
 80072fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007300:	1ad3      	subs	r3, r2, r3
 8007302:	2b02      	cmp	r3, #2
 8007304:	d901      	bls.n	800730a <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8007306:	2303      	movs	r3, #3
 8007308:	e090      	b.n	800742c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800730a:	4b10      	ldr	r3, [pc, #64]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007312:	2b00      	cmp	r3, #0
 8007314:	d0f0      	beq.n	80072f8 <HAL_RCC_OscConfig+0x670>
 8007316:	e088      	b.n	800742a <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007318:	4b0c      	ldr	r3, [pc, #48]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	4a0b      	ldr	r2, [pc, #44]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 800731e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007322:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007324:	f7fb faa4 	bl	8002870 <HAL_GetTick>
 8007328:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800732a:	e008      	b.n	800733e <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800732c:	f7fb faa0 	bl	8002870 <HAL_GetTick>
 8007330:	4602      	mov	r2, r0
 8007332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007334:	1ad3      	subs	r3, r2, r3
 8007336:	2b02      	cmp	r3, #2
 8007338:	d901      	bls.n	800733e <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 800733a:	2303      	movs	r3, #3
 800733c:	e076      	b.n	800742c <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800733e:	4b03      	ldr	r3, [pc, #12]	@ (800734c <HAL_RCC_OscConfig+0x6c4>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007346:	2b00      	cmp	r3, #0
 8007348:	d1f0      	bne.n	800732c <HAL_RCC_OscConfig+0x6a4>
 800734a:	e06e      	b.n	800742a <HAL_RCC_OscConfig+0x7a2>
 800734c:	58024400 	.word	0x58024400
 8007350:	fffffc0c 	.word	0xfffffc0c
 8007354:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8007358:	4b36      	ldr	r3, [pc, #216]	@ (8007434 <HAL_RCC_OscConfig+0x7ac>)
 800735a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800735c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800735e:	4b35      	ldr	r3, [pc, #212]	@ (8007434 <HAL_RCC_OscConfig+0x7ac>)
 8007360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007362:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007368:	2b01      	cmp	r3, #1
 800736a:	d031      	beq.n	80073d0 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800736c:	693b      	ldr	r3, [r7, #16]
 800736e:	f003 0203 	and.w	r2, r3, #3
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007376:	429a      	cmp	r2, r3
 8007378:	d12a      	bne.n	80073d0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800737a:	693b      	ldr	r3, [r7, #16]
 800737c:	091b      	lsrs	r3, r3, #4
 800737e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007386:	429a      	cmp	r2, r3
 8007388:	d122      	bne.n	80073d0 <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007394:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8007396:	429a      	cmp	r2, r3
 8007398:	d11a      	bne.n	80073d0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	0a5b      	lsrs	r3, r3, #9
 800739e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073a6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80073a8:	429a      	cmp	r2, r3
 80073aa:	d111      	bne.n	80073d0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	0c1b      	lsrs	r3, r3, #16
 80073b0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073b8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80073ba:	429a      	cmp	r2, r3
 80073bc:	d108      	bne.n	80073d0 <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	0e1b      	lsrs	r3, r3, #24
 80073c2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073ca:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80073cc:	429a      	cmp	r2, r3
 80073ce:	d001      	beq.n	80073d4 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 80073d0:	2301      	movs	r3, #1
 80073d2:	e02b      	b.n	800742c <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80073d4:	4b17      	ldr	r3, [pc, #92]	@ (8007434 <HAL_RCC_OscConfig+0x7ac>)
 80073d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073d8:	08db      	lsrs	r3, r3, #3
 80073da:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80073de:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80073e4:	693a      	ldr	r2, [r7, #16]
 80073e6:	429a      	cmp	r2, r3
 80073e8:	d01f      	beq.n	800742a <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80073ea:	4b12      	ldr	r3, [pc, #72]	@ (8007434 <HAL_RCC_OscConfig+0x7ac>)
 80073ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073ee:	4a11      	ldr	r2, [pc, #68]	@ (8007434 <HAL_RCC_OscConfig+0x7ac>)
 80073f0:	f023 0301 	bic.w	r3, r3, #1
 80073f4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80073f6:	f7fb fa3b 	bl	8002870 <HAL_GetTick>
 80073fa:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80073fc:	bf00      	nop
 80073fe:	f7fb fa37 	bl	8002870 <HAL_GetTick>
 8007402:	4602      	mov	r2, r0
 8007404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007406:	4293      	cmp	r3, r2
 8007408:	d0f9      	beq.n	80073fe <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800740a:	4b0a      	ldr	r3, [pc, #40]	@ (8007434 <HAL_RCC_OscConfig+0x7ac>)
 800740c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800740e:	4b0a      	ldr	r3, [pc, #40]	@ (8007438 <HAL_RCC_OscConfig+0x7b0>)
 8007410:	4013      	ands	r3, r2
 8007412:	687a      	ldr	r2, [r7, #4]
 8007414:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8007416:	00d2      	lsls	r2, r2, #3
 8007418:	4906      	ldr	r1, [pc, #24]	@ (8007434 <HAL_RCC_OscConfig+0x7ac>)
 800741a:	4313      	orrs	r3, r2
 800741c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800741e:	4b05      	ldr	r3, [pc, #20]	@ (8007434 <HAL_RCC_OscConfig+0x7ac>)
 8007420:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007422:	4a04      	ldr	r2, [pc, #16]	@ (8007434 <HAL_RCC_OscConfig+0x7ac>)
 8007424:	f043 0301 	orr.w	r3, r3, #1
 8007428:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800742a:	2300      	movs	r3, #0
}
 800742c:	4618      	mov	r0, r3
 800742e:	3730      	adds	r7, #48	@ 0x30
 8007430:	46bd      	mov	sp, r7
 8007432:	bd80      	pop	{r7, pc}
 8007434:	58024400 	.word	0x58024400
 8007438:	ffff0007 	.word	0xffff0007

0800743c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	b086      	sub	sp, #24
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
 8007444:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d101      	bne.n	8007450 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800744c:	2301      	movs	r3, #1
 800744e:	e19c      	b.n	800778a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007450:	4b8a      	ldr	r3, [pc, #552]	@ (800767c <HAL_RCC_ClockConfig+0x240>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f003 030f 	and.w	r3, r3, #15
 8007458:	683a      	ldr	r2, [r7, #0]
 800745a:	429a      	cmp	r2, r3
 800745c:	d910      	bls.n	8007480 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800745e:	4b87      	ldr	r3, [pc, #540]	@ (800767c <HAL_RCC_ClockConfig+0x240>)
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f023 020f 	bic.w	r2, r3, #15
 8007466:	4985      	ldr	r1, [pc, #532]	@ (800767c <HAL_RCC_ClockConfig+0x240>)
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	4313      	orrs	r3, r2
 800746c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800746e:	4b83      	ldr	r3, [pc, #524]	@ (800767c <HAL_RCC_ClockConfig+0x240>)
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f003 030f 	and.w	r3, r3, #15
 8007476:	683a      	ldr	r2, [r7, #0]
 8007478:	429a      	cmp	r2, r3
 800747a:	d001      	beq.n	8007480 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800747c:	2301      	movs	r3, #1
 800747e:	e184      	b.n	800778a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f003 0304 	and.w	r3, r3, #4
 8007488:	2b00      	cmp	r3, #0
 800748a:	d010      	beq.n	80074ae <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	691a      	ldr	r2, [r3, #16]
 8007490:	4b7b      	ldr	r3, [pc, #492]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 8007492:	699b      	ldr	r3, [r3, #24]
 8007494:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007498:	429a      	cmp	r2, r3
 800749a:	d908      	bls.n	80074ae <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800749c:	4b78      	ldr	r3, [pc, #480]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 800749e:	699b      	ldr	r3, [r3, #24]
 80074a0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	691b      	ldr	r3, [r3, #16]
 80074a8:	4975      	ldr	r1, [pc, #468]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 80074aa:	4313      	orrs	r3, r2
 80074ac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f003 0308 	and.w	r3, r3, #8
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	d010      	beq.n	80074dc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	695a      	ldr	r2, [r3, #20]
 80074be:	4b70      	ldr	r3, [pc, #448]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 80074c0:	69db      	ldr	r3, [r3, #28]
 80074c2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80074c6:	429a      	cmp	r2, r3
 80074c8:	d908      	bls.n	80074dc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80074ca:	4b6d      	ldr	r3, [pc, #436]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 80074cc:	69db      	ldr	r3, [r3, #28]
 80074ce:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	695b      	ldr	r3, [r3, #20]
 80074d6:	496a      	ldr	r1, [pc, #424]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 80074d8:	4313      	orrs	r3, r2
 80074da:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f003 0310 	and.w	r3, r3, #16
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d010      	beq.n	800750a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	699a      	ldr	r2, [r3, #24]
 80074ec:	4b64      	ldr	r3, [pc, #400]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 80074ee:	69db      	ldr	r3, [r3, #28]
 80074f0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80074f4:	429a      	cmp	r2, r3
 80074f6:	d908      	bls.n	800750a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80074f8:	4b61      	ldr	r3, [pc, #388]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 80074fa:	69db      	ldr	r3, [r3, #28]
 80074fc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	699b      	ldr	r3, [r3, #24]
 8007504:	495e      	ldr	r1, [pc, #376]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 8007506:	4313      	orrs	r3, r2
 8007508:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f003 0320 	and.w	r3, r3, #32
 8007512:	2b00      	cmp	r3, #0
 8007514:	d010      	beq.n	8007538 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	69da      	ldr	r2, [r3, #28]
 800751a:	4b59      	ldr	r3, [pc, #356]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 800751c:	6a1b      	ldr	r3, [r3, #32]
 800751e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007522:	429a      	cmp	r2, r3
 8007524:	d908      	bls.n	8007538 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8007526:	4b56      	ldr	r3, [pc, #344]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 8007528:	6a1b      	ldr	r3, [r3, #32]
 800752a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	69db      	ldr	r3, [r3, #28]
 8007532:	4953      	ldr	r1, [pc, #332]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 8007534:	4313      	orrs	r3, r2
 8007536:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f003 0302 	and.w	r3, r3, #2
 8007540:	2b00      	cmp	r3, #0
 8007542:	d010      	beq.n	8007566 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	68da      	ldr	r2, [r3, #12]
 8007548:	4b4d      	ldr	r3, [pc, #308]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 800754a:	699b      	ldr	r3, [r3, #24]
 800754c:	f003 030f 	and.w	r3, r3, #15
 8007550:	429a      	cmp	r2, r3
 8007552:	d908      	bls.n	8007566 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007554:	4b4a      	ldr	r3, [pc, #296]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 8007556:	699b      	ldr	r3, [r3, #24]
 8007558:	f023 020f 	bic.w	r2, r3, #15
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	68db      	ldr	r3, [r3, #12]
 8007560:	4947      	ldr	r1, [pc, #284]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 8007562:	4313      	orrs	r3, r2
 8007564:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	f003 0301 	and.w	r3, r3, #1
 800756e:	2b00      	cmp	r3, #0
 8007570:	d055      	beq.n	800761e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8007572:	4b43      	ldr	r3, [pc, #268]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 8007574:	699b      	ldr	r3, [r3, #24]
 8007576:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	689b      	ldr	r3, [r3, #8]
 800757e:	4940      	ldr	r1, [pc, #256]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 8007580:	4313      	orrs	r3, r2
 8007582:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	685b      	ldr	r3, [r3, #4]
 8007588:	2b02      	cmp	r3, #2
 800758a:	d107      	bne.n	800759c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800758c:	4b3c      	ldr	r3, [pc, #240]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007594:	2b00      	cmp	r3, #0
 8007596:	d121      	bne.n	80075dc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8007598:	2301      	movs	r3, #1
 800759a:	e0f6      	b.n	800778a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	685b      	ldr	r3, [r3, #4]
 80075a0:	2b03      	cmp	r3, #3
 80075a2:	d107      	bne.n	80075b4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80075a4:	4b36      	ldr	r3, [pc, #216]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d115      	bne.n	80075dc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80075b0:	2301      	movs	r3, #1
 80075b2:	e0ea      	b.n	800778a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	2b01      	cmp	r3, #1
 80075ba:	d107      	bne.n	80075cc <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80075bc:	4b30      	ldr	r3, [pc, #192]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d109      	bne.n	80075dc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80075c8:	2301      	movs	r3, #1
 80075ca:	e0de      	b.n	800778a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80075cc:	4b2c      	ldr	r3, [pc, #176]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f003 0304 	and.w	r3, r3, #4
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d101      	bne.n	80075dc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80075d8:	2301      	movs	r3, #1
 80075da:	e0d6      	b.n	800778a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80075dc:	4b28      	ldr	r3, [pc, #160]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 80075de:	691b      	ldr	r3, [r3, #16]
 80075e0:	f023 0207 	bic.w	r2, r3, #7
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	685b      	ldr	r3, [r3, #4]
 80075e8:	4925      	ldr	r1, [pc, #148]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 80075ea:	4313      	orrs	r3, r2
 80075ec:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80075ee:	f7fb f93f 	bl	8002870 <HAL_GetTick>
 80075f2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80075f4:	e00a      	b.n	800760c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80075f6:	f7fb f93b 	bl	8002870 <HAL_GetTick>
 80075fa:	4602      	mov	r2, r0
 80075fc:	697b      	ldr	r3, [r7, #20]
 80075fe:	1ad3      	subs	r3, r2, r3
 8007600:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007604:	4293      	cmp	r3, r2
 8007606:	d901      	bls.n	800760c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8007608:	2303      	movs	r3, #3
 800760a:	e0be      	b.n	800778a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800760c:	4b1c      	ldr	r3, [pc, #112]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 800760e:	691b      	ldr	r3, [r3, #16]
 8007610:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	685b      	ldr	r3, [r3, #4]
 8007618:	00db      	lsls	r3, r3, #3
 800761a:	429a      	cmp	r2, r3
 800761c:	d1eb      	bne.n	80075f6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f003 0302 	and.w	r3, r3, #2
 8007626:	2b00      	cmp	r3, #0
 8007628:	d010      	beq.n	800764c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	68da      	ldr	r2, [r3, #12]
 800762e:	4b14      	ldr	r3, [pc, #80]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 8007630:	699b      	ldr	r3, [r3, #24]
 8007632:	f003 030f 	and.w	r3, r3, #15
 8007636:	429a      	cmp	r2, r3
 8007638:	d208      	bcs.n	800764c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800763a:	4b11      	ldr	r3, [pc, #68]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 800763c:	699b      	ldr	r3, [r3, #24]
 800763e:	f023 020f 	bic.w	r2, r3, #15
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	68db      	ldr	r3, [r3, #12]
 8007646:	490e      	ldr	r1, [pc, #56]	@ (8007680 <HAL_RCC_ClockConfig+0x244>)
 8007648:	4313      	orrs	r3, r2
 800764a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800764c:	4b0b      	ldr	r3, [pc, #44]	@ (800767c <HAL_RCC_ClockConfig+0x240>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	f003 030f 	and.w	r3, r3, #15
 8007654:	683a      	ldr	r2, [r7, #0]
 8007656:	429a      	cmp	r2, r3
 8007658:	d214      	bcs.n	8007684 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800765a:	4b08      	ldr	r3, [pc, #32]	@ (800767c <HAL_RCC_ClockConfig+0x240>)
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	f023 020f 	bic.w	r2, r3, #15
 8007662:	4906      	ldr	r1, [pc, #24]	@ (800767c <HAL_RCC_ClockConfig+0x240>)
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	4313      	orrs	r3, r2
 8007668:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800766a:	4b04      	ldr	r3, [pc, #16]	@ (800767c <HAL_RCC_ClockConfig+0x240>)
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f003 030f 	and.w	r3, r3, #15
 8007672:	683a      	ldr	r2, [r7, #0]
 8007674:	429a      	cmp	r2, r3
 8007676:	d005      	beq.n	8007684 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8007678:	2301      	movs	r3, #1
 800767a:	e086      	b.n	800778a <HAL_RCC_ClockConfig+0x34e>
 800767c:	52002000 	.word	0x52002000
 8007680:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f003 0304 	and.w	r3, r3, #4
 800768c:	2b00      	cmp	r3, #0
 800768e:	d010      	beq.n	80076b2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	691a      	ldr	r2, [r3, #16]
 8007694:	4b3f      	ldr	r3, [pc, #252]	@ (8007794 <HAL_RCC_ClockConfig+0x358>)
 8007696:	699b      	ldr	r3, [r3, #24]
 8007698:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800769c:	429a      	cmp	r2, r3
 800769e:	d208      	bcs.n	80076b2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80076a0:	4b3c      	ldr	r3, [pc, #240]	@ (8007794 <HAL_RCC_ClockConfig+0x358>)
 80076a2:	699b      	ldr	r3, [r3, #24]
 80076a4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	691b      	ldr	r3, [r3, #16]
 80076ac:	4939      	ldr	r1, [pc, #228]	@ (8007794 <HAL_RCC_ClockConfig+0x358>)
 80076ae:	4313      	orrs	r3, r2
 80076b0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f003 0308 	and.w	r3, r3, #8
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d010      	beq.n	80076e0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	695a      	ldr	r2, [r3, #20]
 80076c2:	4b34      	ldr	r3, [pc, #208]	@ (8007794 <HAL_RCC_ClockConfig+0x358>)
 80076c4:	69db      	ldr	r3, [r3, #28]
 80076c6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80076ca:	429a      	cmp	r2, r3
 80076cc:	d208      	bcs.n	80076e0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80076ce:	4b31      	ldr	r3, [pc, #196]	@ (8007794 <HAL_RCC_ClockConfig+0x358>)
 80076d0:	69db      	ldr	r3, [r3, #28]
 80076d2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	695b      	ldr	r3, [r3, #20]
 80076da:	492e      	ldr	r1, [pc, #184]	@ (8007794 <HAL_RCC_ClockConfig+0x358>)
 80076dc:	4313      	orrs	r3, r2
 80076de:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f003 0310 	and.w	r3, r3, #16
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d010      	beq.n	800770e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	699a      	ldr	r2, [r3, #24]
 80076f0:	4b28      	ldr	r3, [pc, #160]	@ (8007794 <HAL_RCC_ClockConfig+0x358>)
 80076f2:	69db      	ldr	r3, [r3, #28]
 80076f4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80076f8:	429a      	cmp	r2, r3
 80076fa:	d208      	bcs.n	800770e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80076fc:	4b25      	ldr	r3, [pc, #148]	@ (8007794 <HAL_RCC_ClockConfig+0x358>)
 80076fe:	69db      	ldr	r3, [r3, #28]
 8007700:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	699b      	ldr	r3, [r3, #24]
 8007708:	4922      	ldr	r1, [pc, #136]	@ (8007794 <HAL_RCC_ClockConfig+0x358>)
 800770a:	4313      	orrs	r3, r2
 800770c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f003 0320 	and.w	r3, r3, #32
 8007716:	2b00      	cmp	r3, #0
 8007718:	d010      	beq.n	800773c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	69da      	ldr	r2, [r3, #28]
 800771e:	4b1d      	ldr	r3, [pc, #116]	@ (8007794 <HAL_RCC_ClockConfig+0x358>)
 8007720:	6a1b      	ldr	r3, [r3, #32]
 8007722:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8007726:	429a      	cmp	r2, r3
 8007728:	d208      	bcs.n	800773c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800772a:	4b1a      	ldr	r3, [pc, #104]	@ (8007794 <HAL_RCC_ClockConfig+0x358>)
 800772c:	6a1b      	ldr	r3, [r3, #32]
 800772e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	69db      	ldr	r3, [r3, #28]
 8007736:	4917      	ldr	r1, [pc, #92]	@ (8007794 <HAL_RCC_ClockConfig+0x358>)
 8007738:	4313      	orrs	r3, r2
 800773a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800773c:	f000 f834 	bl	80077a8 <HAL_RCC_GetSysClockFreq>
 8007740:	4602      	mov	r2, r0
 8007742:	4b14      	ldr	r3, [pc, #80]	@ (8007794 <HAL_RCC_ClockConfig+0x358>)
 8007744:	699b      	ldr	r3, [r3, #24]
 8007746:	0a1b      	lsrs	r3, r3, #8
 8007748:	f003 030f 	and.w	r3, r3, #15
 800774c:	4912      	ldr	r1, [pc, #72]	@ (8007798 <HAL_RCC_ClockConfig+0x35c>)
 800774e:	5ccb      	ldrb	r3, [r1, r3]
 8007750:	f003 031f 	and.w	r3, r3, #31
 8007754:	fa22 f303 	lsr.w	r3, r2, r3
 8007758:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800775a:	4b0e      	ldr	r3, [pc, #56]	@ (8007794 <HAL_RCC_ClockConfig+0x358>)
 800775c:	699b      	ldr	r3, [r3, #24]
 800775e:	f003 030f 	and.w	r3, r3, #15
 8007762:	4a0d      	ldr	r2, [pc, #52]	@ (8007798 <HAL_RCC_ClockConfig+0x35c>)
 8007764:	5cd3      	ldrb	r3, [r2, r3]
 8007766:	f003 031f 	and.w	r3, r3, #31
 800776a:	693a      	ldr	r2, [r7, #16]
 800776c:	fa22 f303 	lsr.w	r3, r2, r3
 8007770:	4a0a      	ldr	r2, [pc, #40]	@ (800779c <HAL_RCC_ClockConfig+0x360>)
 8007772:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007774:	4a0a      	ldr	r2, [pc, #40]	@ (80077a0 <HAL_RCC_ClockConfig+0x364>)
 8007776:	693b      	ldr	r3, [r7, #16]
 8007778:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800777a:	4b0a      	ldr	r3, [pc, #40]	@ (80077a4 <HAL_RCC_ClockConfig+0x368>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	4618      	mov	r0, r3
 8007780:	f7fb f82c 	bl	80027dc <HAL_InitTick>
 8007784:	4603      	mov	r3, r0
 8007786:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8007788:	7bfb      	ldrb	r3, [r7, #15]
}
 800778a:	4618      	mov	r0, r3
 800778c:	3718      	adds	r7, #24
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}
 8007792:	bf00      	nop
 8007794:	58024400 	.word	0x58024400
 8007798:	0800fbac 	.word	0x0800fbac
 800779c:	24000004 	.word	0x24000004
 80077a0:	24000000 	.word	0x24000000
 80077a4:	24000008 	.word	0x24000008

080077a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80077a8:	b480      	push	{r7}
 80077aa:	b089      	sub	sp, #36	@ 0x24
 80077ac:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80077ae:	4bb3      	ldr	r3, [pc, #716]	@ (8007a7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80077b0:	691b      	ldr	r3, [r3, #16]
 80077b2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80077b6:	2b18      	cmp	r3, #24
 80077b8:	f200 8155 	bhi.w	8007a66 <HAL_RCC_GetSysClockFreq+0x2be>
 80077bc:	a201      	add	r2, pc, #4	@ (adr r2, 80077c4 <HAL_RCC_GetSysClockFreq+0x1c>)
 80077be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077c2:	bf00      	nop
 80077c4:	08007829 	.word	0x08007829
 80077c8:	08007a67 	.word	0x08007a67
 80077cc:	08007a67 	.word	0x08007a67
 80077d0:	08007a67 	.word	0x08007a67
 80077d4:	08007a67 	.word	0x08007a67
 80077d8:	08007a67 	.word	0x08007a67
 80077dc:	08007a67 	.word	0x08007a67
 80077e0:	08007a67 	.word	0x08007a67
 80077e4:	0800784f 	.word	0x0800784f
 80077e8:	08007a67 	.word	0x08007a67
 80077ec:	08007a67 	.word	0x08007a67
 80077f0:	08007a67 	.word	0x08007a67
 80077f4:	08007a67 	.word	0x08007a67
 80077f8:	08007a67 	.word	0x08007a67
 80077fc:	08007a67 	.word	0x08007a67
 8007800:	08007a67 	.word	0x08007a67
 8007804:	08007855 	.word	0x08007855
 8007808:	08007a67 	.word	0x08007a67
 800780c:	08007a67 	.word	0x08007a67
 8007810:	08007a67 	.word	0x08007a67
 8007814:	08007a67 	.word	0x08007a67
 8007818:	08007a67 	.word	0x08007a67
 800781c:	08007a67 	.word	0x08007a67
 8007820:	08007a67 	.word	0x08007a67
 8007824:	0800785b 	.word	0x0800785b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007828:	4b94      	ldr	r3, [pc, #592]	@ (8007a7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f003 0320 	and.w	r3, r3, #32
 8007830:	2b00      	cmp	r3, #0
 8007832:	d009      	beq.n	8007848 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8007834:	4b91      	ldr	r3, [pc, #580]	@ (8007a7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	08db      	lsrs	r3, r3, #3
 800783a:	f003 0303 	and.w	r3, r3, #3
 800783e:	4a90      	ldr	r2, [pc, #576]	@ (8007a80 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8007840:	fa22 f303 	lsr.w	r3, r2, r3
 8007844:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8007846:	e111      	b.n	8007a6c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8007848:	4b8d      	ldr	r3, [pc, #564]	@ (8007a80 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800784a:	61bb      	str	r3, [r7, #24]
      break;
 800784c:	e10e      	b.n	8007a6c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800784e:	4b8d      	ldr	r3, [pc, #564]	@ (8007a84 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007850:	61bb      	str	r3, [r7, #24]
      break;
 8007852:	e10b      	b.n	8007a6c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8007854:	4b8c      	ldr	r3, [pc, #560]	@ (8007a88 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8007856:	61bb      	str	r3, [r7, #24]
      break;
 8007858:	e108      	b.n	8007a6c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800785a:	4b88      	ldr	r3, [pc, #544]	@ (8007a7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800785c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800785e:	f003 0303 	and.w	r3, r3, #3
 8007862:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8007864:	4b85      	ldr	r3, [pc, #532]	@ (8007a7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007868:	091b      	lsrs	r3, r3, #4
 800786a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800786e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8007870:	4b82      	ldr	r3, [pc, #520]	@ (8007a7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007874:	f003 0301 	and.w	r3, r3, #1
 8007878:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800787a:	4b80      	ldr	r3, [pc, #512]	@ (8007a7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800787c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800787e:	08db      	lsrs	r3, r3, #3
 8007880:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007884:	68fa      	ldr	r2, [r7, #12]
 8007886:	fb02 f303 	mul.w	r3, r2, r3
 800788a:	ee07 3a90 	vmov	s15, r3
 800788e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007892:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8007896:	693b      	ldr	r3, [r7, #16]
 8007898:	2b00      	cmp	r3, #0
 800789a:	f000 80e1 	beq.w	8007a60 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800789e:	697b      	ldr	r3, [r7, #20]
 80078a0:	2b02      	cmp	r3, #2
 80078a2:	f000 8083 	beq.w	80079ac <HAL_RCC_GetSysClockFreq+0x204>
 80078a6:	697b      	ldr	r3, [r7, #20]
 80078a8:	2b02      	cmp	r3, #2
 80078aa:	f200 80a1 	bhi.w	80079f0 <HAL_RCC_GetSysClockFreq+0x248>
 80078ae:	697b      	ldr	r3, [r7, #20]
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d003      	beq.n	80078bc <HAL_RCC_GetSysClockFreq+0x114>
 80078b4:	697b      	ldr	r3, [r7, #20]
 80078b6:	2b01      	cmp	r3, #1
 80078b8:	d056      	beq.n	8007968 <HAL_RCC_GetSysClockFreq+0x1c0>
 80078ba:	e099      	b.n	80079f0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80078bc:	4b6f      	ldr	r3, [pc, #444]	@ (8007a7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	f003 0320 	and.w	r3, r3, #32
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d02d      	beq.n	8007924 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80078c8:	4b6c      	ldr	r3, [pc, #432]	@ (8007a7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	08db      	lsrs	r3, r3, #3
 80078ce:	f003 0303 	and.w	r3, r3, #3
 80078d2:	4a6b      	ldr	r2, [pc, #428]	@ (8007a80 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80078d4:	fa22 f303 	lsr.w	r3, r2, r3
 80078d8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	ee07 3a90 	vmov	s15, r3
 80078e0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078e4:	693b      	ldr	r3, [r7, #16]
 80078e6:	ee07 3a90 	vmov	s15, r3
 80078ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078f2:	4b62      	ldr	r3, [pc, #392]	@ (8007a7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80078f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078fa:	ee07 3a90 	vmov	s15, r3
 80078fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007902:	ed97 6a02 	vldr	s12, [r7, #8]
 8007906:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8007a8c <HAL_RCC_GetSysClockFreq+0x2e4>
 800790a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800790e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007912:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007916:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800791a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800791e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8007922:	e087      	b.n	8007a34 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007924:	693b      	ldr	r3, [r7, #16]
 8007926:	ee07 3a90 	vmov	s15, r3
 800792a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800792e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8007a90 <HAL_RCC_GetSysClockFreq+0x2e8>
 8007932:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007936:	4b51      	ldr	r3, [pc, #324]	@ (8007a7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800793a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800793e:	ee07 3a90 	vmov	s15, r3
 8007942:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007946:	ed97 6a02 	vldr	s12, [r7, #8]
 800794a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8007a8c <HAL_RCC_GetSysClockFreq+0x2e4>
 800794e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007952:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007956:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800795a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800795e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007962:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007966:	e065      	b.n	8007a34 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8007968:	693b      	ldr	r3, [r7, #16]
 800796a:	ee07 3a90 	vmov	s15, r3
 800796e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007972:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8007a94 <HAL_RCC_GetSysClockFreq+0x2ec>
 8007976:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800797a:	4b40      	ldr	r3, [pc, #256]	@ (8007a7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800797c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800797e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007982:	ee07 3a90 	vmov	s15, r3
 8007986:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800798a:	ed97 6a02 	vldr	s12, [r7, #8]
 800798e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8007a8c <HAL_RCC_GetSysClockFreq+0x2e4>
 8007992:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007996:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800799a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800799e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80079a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079a6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80079aa:	e043      	b.n	8007a34 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80079ac:	693b      	ldr	r3, [r7, #16]
 80079ae:	ee07 3a90 	vmov	s15, r3
 80079b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079b6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8007a98 <HAL_RCC_GetSysClockFreq+0x2f0>
 80079ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80079be:	4b2f      	ldr	r3, [pc, #188]	@ (8007a7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 80079c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80079c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079c6:	ee07 3a90 	vmov	s15, r3
 80079ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80079ce:	ed97 6a02 	vldr	s12, [r7, #8]
 80079d2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8007a8c <HAL_RCC_GetSysClockFreq+0x2e4>
 80079d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80079da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80079de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80079e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80079e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80079ea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80079ee:	e021      	b.n	8007a34 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80079f0:	693b      	ldr	r3, [r7, #16]
 80079f2:	ee07 3a90 	vmov	s15, r3
 80079f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80079fa:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8007a94 <HAL_RCC_GetSysClockFreq+0x2ec>
 80079fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007a02:	4b1e      	ldr	r3, [pc, #120]	@ (8007a7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a0a:	ee07 3a90 	vmov	s15, r3
 8007a0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007a12:	ed97 6a02 	vldr	s12, [r7, #8]
 8007a16:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8007a8c <HAL_RCC_GetSysClockFreq+0x2e4>
 8007a1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007a1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007a22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007a26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007a2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a2e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8007a32:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8007a34:	4b11      	ldr	r3, [pc, #68]	@ (8007a7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8007a36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a38:	0a5b      	lsrs	r3, r3, #9
 8007a3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a3e:	3301      	adds	r3, #1
 8007a40:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8007a42:	683b      	ldr	r3, [r7, #0]
 8007a44:	ee07 3a90 	vmov	s15, r3
 8007a48:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007a4c:	edd7 6a07 	vldr	s13, [r7, #28]
 8007a50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007a54:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007a58:	ee17 3a90 	vmov	r3, s15
 8007a5c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8007a5e:	e005      	b.n	8007a6c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8007a60:	2300      	movs	r3, #0
 8007a62:	61bb      	str	r3, [r7, #24]
      break;
 8007a64:	e002      	b.n	8007a6c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8007a66:	4b07      	ldr	r3, [pc, #28]	@ (8007a84 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8007a68:	61bb      	str	r3, [r7, #24]
      break;
 8007a6a:	bf00      	nop
  }

  return sysclockfreq;
 8007a6c:	69bb      	ldr	r3, [r7, #24]
}
 8007a6e:	4618      	mov	r0, r3
 8007a70:	3724      	adds	r7, #36	@ 0x24
 8007a72:	46bd      	mov	sp, r7
 8007a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a78:	4770      	bx	lr
 8007a7a:	bf00      	nop
 8007a7c:	58024400 	.word	0x58024400
 8007a80:	03d09000 	.word	0x03d09000
 8007a84:	003d0900 	.word	0x003d0900
 8007a88:	017d7840 	.word	0x017d7840
 8007a8c:	46000000 	.word	0x46000000
 8007a90:	4c742400 	.word	0x4c742400
 8007a94:	4a742400 	.word	0x4a742400
 8007a98:	4bbebc20 	.word	0x4bbebc20

08007a9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b082      	sub	sp, #8
 8007aa0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8007aa2:	f7ff fe81 	bl	80077a8 <HAL_RCC_GetSysClockFreq>
 8007aa6:	4602      	mov	r2, r0
 8007aa8:	4b10      	ldr	r3, [pc, #64]	@ (8007aec <HAL_RCC_GetHCLKFreq+0x50>)
 8007aaa:	699b      	ldr	r3, [r3, #24]
 8007aac:	0a1b      	lsrs	r3, r3, #8
 8007aae:	f003 030f 	and.w	r3, r3, #15
 8007ab2:	490f      	ldr	r1, [pc, #60]	@ (8007af0 <HAL_RCC_GetHCLKFreq+0x54>)
 8007ab4:	5ccb      	ldrb	r3, [r1, r3]
 8007ab6:	f003 031f 	and.w	r3, r3, #31
 8007aba:	fa22 f303 	lsr.w	r3, r2, r3
 8007abe:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8007ac0:	4b0a      	ldr	r3, [pc, #40]	@ (8007aec <HAL_RCC_GetHCLKFreq+0x50>)
 8007ac2:	699b      	ldr	r3, [r3, #24]
 8007ac4:	f003 030f 	and.w	r3, r3, #15
 8007ac8:	4a09      	ldr	r2, [pc, #36]	@ (8007af0 <HAL_RCC_GetHCLKFreq+0x54>)
 8007aca:	5cd3      	ldrb	r3, [r2, r3]
 8007acc:	f003 031f 	and.w	r3, r3, #31
 8007ad0:	687a      	ldr	r2, [r7, #4]
 8007ad2:	fa22 f303 	lsr.w	r3, r2, r3
 8007ad6:	4a07      	ldr	r2, [pc, #28]	@ (8007af4 <HAL_RCC_GetHCLKFreq+0x58>)
 8007ad8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8007ada:	4a07      	ldr	r2, [pc, #28]	@ (8007af8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8007ae0:	4b04      	ldr	r3, [pc, #16]	@ (8007af4 <HAL_RCC_GetHCLKFreq+0x58>)
 8007ae2:	681b      	ldr	r3, [r3, #0]
}
 8007ae4:	4618      	mov	r0, r3
 8007ae6:	3708      	adds	r7, #8
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	bd80      	pop	{r7, pc}
 8007aec:	58024400 	.word	0x58024400
 8007af0:	0800fbac 	.word	0x0800fbac
 8007af4:	24000004 	.word	0x24000004
 8007af8:	24000000 	.word	0x24000000

08007afc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8007b00:	f7ff ffcc 	bl	8007a9c <HAL_RCC_GetHCLKFreq>
 8007b04:	4602      	mov	r2, r0
 8007b06:	4b06      	ldr	r3, [pc, #24]	@ (8007b20 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007b08:	69db      	ldr	r3, [r3, #28]
 8007b0a:	091b      	lsrs	r3, r3, #4
 8007b0c:	f003 0307 	and.w	r3, r3, #7
 8007b10:	4904      	ldr	r1, [pc, #16]	@ (8007b24 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007b12:	5ccb      	ldrb	r3, [r1, r3]
 8007b14:	f003 031f 	and.w	r3, r3, #31
 8007b18:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	bd80      	pop	{r7, pc}
 8007b20:	58024400 	.word	0x58024400
 8007b24:	0800fbac 	.word	0x0800fbac

08007b28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8007b2c:	f7ff ffb6 	bl	8007a9c <HAL_RCC_GetHCLKFreq>
 8007b30:	4602      	mov	r2, r0
 8007b32:	4b06      	ldr	r3, [pc, #24]	@ (8007b4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007b34:	69db      	ldr	r3, [r3, #28]
 8007b36:	0a1b      	lsrs	r3, r3, #8
 8007b38:	f003 0307 	and.w	r3, r3, #7
 8007b3c:	4904      	ldr	r1, [pc, #16]	@ (8007b50 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007b3e:	5ccb      	ldrb	r3, [r1, r3]
 8007b40:	f003 031f 	and.w	r3, r3, #31
 8007b44:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8007b48:	4618      	mov	r0, r3
 8007b4a:	bd80      	pop	{r7, pc}
 8007b4c:	58024400 	.word	0x58024400
 8007b50:	0800fbac 	.word	0x0800fbac

08007b54 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007b54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007b58:	b0c6      	sub	sp, #280	@ 0x118
 8007b5a:	af00      	add	r7, sp, #0
 8007b5c:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007b60:	2300      	movs	r3, #0
 8007b62:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007b66:	2300      	movs	r3, #0
 8007b68:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007b6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b74:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8007b78:	2500      	movs	r5, #0
 8007b7a:	ea54 0305 	orrs.w	r3, r4, r5
 8007b7e:	d049      	beq.n	8007c14 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8007b80:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b84:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007b86:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007b8a:	d02f      	beq.n	8007bec <HAL_RCCEx_PeriphCLKConfig+0x98>
 8007b8c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8007b90:	d828      	bhi.n	8007be4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007b92:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007b96:	d01a      	beq.n	8007bce <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8007b98:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007b9c:	d822      	bhi.n	8007be4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d003      	beq.n	8007baa <HAL_RCCEx_PeriphCLKConfig+0x56>
 8007ba2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007ba6:	d007      	beq.n	8007bb8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007ba8:	e01c      	b.n	8007be4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007baa:	4bab      	ldr	r3, [pc, #684]	@ (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007bac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bae:	4aaa      	ldr	r2, [pc, #680]	@ (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007bb0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007bb4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007bb6:	e01a      	b.n	8007bee <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007bb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bbc:	3308      	adds	r3, #8
 8007bbe:	2102      	movs	r1, #2
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	f002 fa49 	bl	800a058 <RCCEx_PLL2_Config>
 8007bc6:	4603      	mov	r3, r0
 8007bc8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007bcc:	e00f      	b.n	8007bee <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007bce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bd2:	3328      	adds	r3, #40	@ 0x28
 8007bd4:	2102      	movs	r1, #2
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	f002 faf0 	bl	800a1bc <RCCEx_PLL3_Config>
 8007bdc:	4603      	mov	r3, r0
 8007bde:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8007be2:	e004      	b.n	8007bee <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007be4:	2301      	movs	r3, #1
 8007be6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007bea:	e000      	b.n	8007bee <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8007bec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007bee:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d10a      	bne.n	8007c0c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8007bf6:	4b98      	ldr	r3, [pc, #608]	@ (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007bf8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007bfa:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8007bfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c02:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007c04:	4a94      	ldr	r2, [pc, #592]	@ (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007c06:	430b      	orrs	r3, r1
 8007c08:	6513      	str	r3, [r2, #80]	@ 0x50
 8007c0a:	e003      	b.n	8007c14 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007c0c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c10:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007c14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c1c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8007c20:	f04f 0900 	mov.w	r9, #0
 8007c24:	ea58 0309 	orrs.w	r3, r8, r9
 8007c28:	d047      	beq.n	8007cba <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8007c2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007c30:	2b04      	cmp	r3, #4
 8007c32:	d82a      	bhi.n	8007c8a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8007c34:	a201      	add	r2, pc, #4	@ (adr r2, 8007c3c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8007c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c3a:	bf00      	nop
 8007c3c:	08007c51 	.word	0x08007c51
 8007c40:	08007c5f 	.word	0x08007c5f
 8007c44:	08007c75 	.word	0x08007c75
 8007c48:	08007c93 	.word	0x08007c93
 8007c4c:	08007c93 	.word	0x08007c93
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007c50:	4b81      	ldr	r3, [pc, #516]	@ (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007c52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c54:	4a80      	ldr	r2, [pc, #512]	@ (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007c56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007c5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007c5c:	e01a      	b.n	8007c94 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007c5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c62:	3308      	adds	r3, #8
 8007c64:	2100      	movs	r1, #0
 8007c66:	4618      	mov	r0, r3
 8007c68:	f002 f9f6 	bl	800a058 <RCCEx_PLL2_Config>
 8007c6c:	4603      	mov	r3, r0
 8007c6e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007c72:	e00f      	b.n	8007c94 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007c74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c78:	3328      	adds	r3, #40	@ 0x28
 8007c7a:	2100      	movs	r1, #0
 8007c7c:	4618      	mov	r0, r3
 8007c7e:	f002 fa9d 	bl	800a1bc <RCCEx_PLL3_Config>
 8007c82:	4603      	mov	r3, r0
 8007c84:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007c88:	e004      	b.n	8007c94 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007c90:	e000      	b.n	8007c94 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8007c92:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007c94:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d10a      	bne.n	8007cb2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007c9c:	4b6e      	ldr	r3, [pc, #440]	@ (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007c9e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ca0:	f023 0107 	bic.w	r1, r3, #7
 8007ca4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007caa:	4a6b      	ldr	r2, [pc, #428]	@ (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007cac:	430b      	orrs	r3, r1
 8007cae:	6513      	str	r3, [r2, #80]	@ 0x50
 8007cb0:	e003      	b.n	8007cba <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007cb2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007cb6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8007cba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cc2:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8007cc6:	f04f 0b00 	mov.w	fp, #0
 8007cca:	ea5a 030b 	orrs.w	r3, sl, fp
 8007cce:	d05b      	beq.n	8007d88 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8007cd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007cd4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007cd8:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007cdc:	d03b      	beq.n	8007d56 <HAL_RCCEx_PeriphCLKConfig+0x202>
 8007cde:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8007ce2:	d834      	bhi.n	8007d4e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007ce4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007ce8:	d037      	beq.n	8007d5a <HAL_RCCEx_PeriphCLKConfig+0x206>
 8007cea:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007cee:	d82e      	bhi.n	8007d4e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007cf0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007cf4:	d033      	beq.n	8007d5e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8007cf6:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8007cfa:	d828      	bhi.n	8007d4e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007cfc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007d00:	d01a      	beq.n	8007d38 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8007d02:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007d06:	d822      	bhi.n	8007d4e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d003      	beq.n	8007d14 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8007d0c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007d10:	d007      	beq.n	8007d22 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8007d12:	e01c      	b.n	8007d4e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007d14:	4b50      	ldr	r3, [pc, #320]	@ (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d18:	4a4f      	ldr	r2, [pc, #316]	@ (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007d1a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007d1e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007d20:	e01e      	b.n	8007d60 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007d22:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d26:	3308      	adds	r3, #8
 8007d28:	2100      	movs	r1, #0
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	f002 f994 	bl	800a058 <RCCEx_PLL2_Config>
 8007d30:	4603      	mov	r3, r0
 8007d32:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007d36:	e013      	b.n	8007d60 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007d38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d3c:	3328      	adds	r3, #40	@ 0x28
 8007d3e:	2100      	movs	r1, #0
 8007d40:	4618      	mov	r0, r3
 8007d42:	f002 fa3b 	bl	800a1bc <RCCEx_PLL3_Config>
 8007d46:	4603      	mov	r3, r0
 8007d48:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007d4c:	e008      	b.n	8007d60 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007d4e:	2301      	movs	r3, #1
 8007d50:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007d54:	e004      	b.n	8007d60 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8007d56:	bf00      	nop
 8007d58:	e002      	b.n	8007d60 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8007d5a:	bf00      	nop
 8007d5c:	e000      	b.n	8007d60 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8007d5e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007d60:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d10b      	bne.n	8007d80 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8007d68:	4b3b      	ldr	r3, [pc, #236]	@ (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007d6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007d6c:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8007d70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d74:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007d78:	4a37      	ldr	r2, [pc, #220]	@ (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007d7a:	430b      	orrs	r3, r1
 8007d7c:	6593      	str	r3, [r2, #88]	@ 0x58
 8007d7e:	e003      	b.n	8007d88 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007d80:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007d84:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8007d88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d90:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8007d94:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007d98:	2300      	movs	r3, #0
 8007d9a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007d9e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8007da2:	460b      	mov	r3, r1
 8007da4:	4313      	orrs	r3, r2
 8007da6:	d05d      	beq.n	8007e64 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8007da8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dac:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007db0:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007db4:	d03b      	beq.n	8007e2e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8007db6:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8007dba:	d834      	bhi.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007dbc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007dc0:	d037      	beq.n	8007e32 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8007dc2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007dc6:	d82e      	bhi.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007dc8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007dcc:	d033      	beq.n	8007e36 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8007dce:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8007dd2:	d828      	bhi.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007dd4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007dd8:	d01a      	beq.n	8007e10 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8007dda:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007dde:	d822      	bhi.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d003      	beq.n	8007dec <HAL_RCCEx_PeriphCLKConfig+0x298>
 8007de4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007de8:	d007      	beq.n	8007dfa <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8007dea:	e01c      	b.n	8007e26 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007dec:	4b1a      	ldr	r3, [pc, #104]	@ (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007dee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007df0:	4a19      	ldr	r2, [pc, #100]	@ (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007df2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007df6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007df8:	e01e      	b.n	8007e38 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007dfa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007dfe:	3308      	adds	r3, #8
 8007e00:	2100      	movs	r1, #0
 8007e02:	4618      	mov	r0, r3
 8007e04:	f002 f928 	bl	800a058 <RCCEx_PLL2_Config>
 8007e08:	4603      	mov	r3, r0
 8007e0a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8007e0e:	e013      	b.n	8007e38 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007e10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e14:	3328      	adds	r3, #40	@ 0x28
 8007e16:	2100      	movs	r1, #0
 8007e18:	4618      	mov	r0, r3
 8007e1a:	f002 f9cf 	bl	800a1bc <RCCEx_PLL3_Config>
 8007e1e:	4603      	mov	r3, r0
 8007e20:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8007e24:	e008      	b.n	8007e38 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8007e26:	2301      	movs	r3, #1
 8007e28:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007e2c:	e004      	b.n	8007e38 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8007e2e:	bf00      	nop
 8007e30:	e002      	b.n	8007e38 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8007e32:	bf00      	nop
 8007e34:	e000      	b.n	8007e38 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8007e36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007e38:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d10d      	bne.n	8007e5c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8007e40:	4b05      	ldr	r3, [pc, #20]	@ (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007e42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007e44:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8007e48:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e4c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8007e50:	4a01      	ldr	r2, [pc, #4]	@ (8007e58 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8007e52:	430b      	orrs	r3, r1
 8007e54:	6593      	str	r3, [r2, #88]	@ 0x58
 8007e56:	e005      	b.n	8007e64 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8007e58:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007e5c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007e60:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8007e64:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e6c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8007e70:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007e74:	2300      	movs	r3, #0
 8007e76:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007e7a:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8007e7e:	460b      	mov	r3, r1
 8007e80:	4313      	orrs	r3, r2
 8007e82:	d03a      	beq.n	8007efa <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8007e84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007e8a:	2b30      	cmp	r3, #48	@ 0x30
 8007e8c:	d01f      	beq.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8007e8e:	2b30      	cmp	r3, #48	@ 0x30
 8007e90:	d819      	bhi.n	8007ec6 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8007e92:	2b20      	cmp	r3, #32
 8007e94:	d00c      	beq.n	8007eb0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8007e96:	2b20      	cmp	r3, #32
 8007e98:	d815      	bhi.n	8007ec6 <HAL_RCCEx_PeriphCLKConfig+0x372>
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d019      	beq.n	8007ed2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8007e9e:	2b10      	cmp	r3, #16
 8007ea0:	d111      	bne.n	8007ec6 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007ea2:	4baa      	ldr	r3, [pc, #680]	@ (800814c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007ea4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ea6:	4aa9      	ldr	r2, [pc, #676]	@ (800814c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007ea8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007eac:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8007eae:	e011      	b.n	8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007eb0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007eb4:	3308      	adds	r3, #8
 8007eb6:	2102      	movs	r1, #2
 8007eb8:	4618      	mov	r0, r3
 8007eba:	f002 f8cd 	bl	800a058 <RCCEx_PLL2_Config>
 8007ebe:	4603      	mov	r3, r0
 8007ec0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8007ec4:	e006      	b.n	8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8007ec6:	2301      	movs	r3, #1
 8007ec8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007ecc:	e002      	b.n	8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8007ece:	bf00      	nop
 8007ed0:	e000      	b.n	8007ed4 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8007ed2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007ed4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d10a      	bne.n	8007ef2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8007edc:	4b9b      	ldr	r3, [pc, #620]	@ (800814c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007ede:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007ee0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8007ee4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007eea:	4a98      	ldr	r2, [pc, #608]	@ (800814c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007eec:	430b      	orrs	r3, r1
 8007eee:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007ef0:	e003      	b.n	8007efa <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007ef2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007ef6:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8007efa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f02:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8007f06:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007f0a:	2300      	movs	r3, #0
 8007f0c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007f10:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8007f14:	460b      	mov	r3, r1
 8007f16:	4313      	orrs	r3, r2
 8007f18:	d051      	beq.n	8007fbe <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8007f1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f20:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007f24:	d035      	beq.n	8007f92 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8007f26:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007f2a:	d82e      	bhi.n	8007f8a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8007f2c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007f30:	d031      	beq.n	8007f96 <HAL_RCCEx_PeriphCLKConfig+0x442>
 8007f32:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007f36:	d828      	bhi.n	8007f8a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8007f38:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f3c:	d01a      	beq.n	8007f74 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8007f3e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f42:	d822      	bhi.n	8007f8a <HAL_RCCEx_PeriphCLKConfig+0x436>
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d003      	beq.n	8007f50 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8007f48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f4c:	d007      	beq.n	8007f5e <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8007f4e:	e01c      	b.n	8007f8a <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007f50:	4b7e      	ldr	r3, [pc, #504]	@ (800814c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f54:	4a7d      	ldr	r2, [pc, #500]	@ (800814c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007f56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007f5a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007f5c:	e01c      	b.n	8007f98 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8007f5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f62:	3308      	adds	r3, #8
 8007f64:	2100      	movs	r1, #0
 8007f66:	4618      	mov	r0, r3
 8007f68:	f002 f876 	bl	800a058 <RCCEx_PLL2_Config>
 8007f6c:	4603      	mov	r3, r0
 8007f6e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007f72:	e011      	b.n	8007f98 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8007f74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f78:	3328      	adds	r3, #40	@ 0x28
 8007f7a:	2100      	movs	r1, #0
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	f002 f91d 	bl	800a1bc <RCCEx_PLL3_Config>
 8007f82:	4603      	mov	r3, r0
 8007f84:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8007f88:	e006      	b.n	8007f98 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007f8a:	2301      	movs	r3, #1
 8007f8c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8007f90:	e002      	b.n	8007f98 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8007f92:	bf00      	nop
 8007f94:	e000      	b.n	8007f98 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8007f96:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007f98:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d10a      	bne.n	8007fb6 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8007fa0:	4b6a      	ldr	r3, [pc, #424]	@ (800814c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007fa2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fa4:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8007fa8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007fae:	4a67      	ldr	r2, [pc, #412]	@ (800814c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8007fb0:	430b      	orrs	r3, r1
 8007fb2:	6513      	str	r3, [r2, #80]	@ 0x50
 8007fb4:	e003      	b.n	8007fbe <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007fb6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8007fba:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8007fbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fc6:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8007fca:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007fce:	2300      	movs	r3, #0
 8007fd0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007fd4:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8007fd8:	460b      	mov	r3, r1
 8007fda:	4313      	orrs	r3, r2
 8007fdc:	d053      	beq.n	8008086 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8007fde:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007fe2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007fe4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007fe8:	d033      	beq.n	8008052 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 8007fea:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007fee:	d82c      	bhi.n	800804a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007ff0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007ff4:	d02f      	beq.n	8008056 <HAL_RCCEx_PeriphCLKConfig+0x502>
 8007ff6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8007ffa:	d826      	bhi.n	800804a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8007ffc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008000:	d02b      	beq.n	800805a <HAL_RCCEx_PeriphCLKConfig+0x506>
 8008002:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8008006:	d820      	bhi.n	800804a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008008:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800800c:	d012      	beq.n	8008034 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800800e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008012:	d81a      	bhi.n	800804a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8008014:	2b00      	cmp	r3, #0
 8008016:	d022      	beq.n	800805e <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8008018:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800801c:	d115      	bne.n	800804a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800801e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008022:	3308      	adds	r3, #8
 8008024:	2101      	movs	r1, #1
 8008026:	4618      	mov	r0, r3
 8008028:	f002 f816 	bl	800a058 <RCCEx_PLL2_Config>
 800802c:	4603      	mov	r3, r0
 800802e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8008032:	e015      	b.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008034:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008038:	3328      	adds	r3, #40	@ 0x28
 800803a:	2101      	movs	r1, #1
 800803c:	4618      	mov	r0, r3
 800803e:	f002 f8bd 	bl	800a1bc <RCCEx_PLL3_Config>
 8008042:	4603      	mov	r3, r0
 8008044:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8008048:	e00a      	b.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800804a:	2301      	movs	r3, #1
 800804c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008050:	e006      	b.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8008052:	bf00      	nop
 8008054:	e004      	b.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8008056:	bf00      	nop
 8008058:	e002      	b.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800805a:	bf00      	nop
 800805c:	e000      	b.n	8008060 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800805e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008060:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008064:	2b00      	cmp	r3, #0
 8008066:	d10a      	bne.n	800807e <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8008068:	4b38      	ldr	r3, [pc, #224]	@ (800814c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800806a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800806c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8008070:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008074:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008076:	4a35      	ldr	r2, [pc, #212]	@ (800814c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008078:	430b      	orrs	r3, r1
 800807a:	6513      	str	r3, [r2, #80]	@ 0x50
 800807c:	e003      	b.n	8008086 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800807e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008082:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8008086:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800808a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800808e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8008092:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008096:	2300      	movs	r3, #0
 8008098:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800809c:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80080a0:	460b      	mov	r3, r1
 80080a2:	4313      	orrs	r3, r2
 80080a4:	d058      	beq.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80080a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080aa:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80080ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80080b2:	d033      	beq.n	800811c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 80080b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80080b8:	d82c      	bhi.n	8008114 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80080ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080be:	d02f      	beq.n	8008120 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 80080c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080c4:	d826      	bhi.n	8008114 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80080c6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80080ca:	d02b      	beq.n	8008124 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 80080cc:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80080d0:	d820      	bhi.n	8008114 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80080d2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80080d6:	d012      	beq.n	80080fe <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 80080d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80080dc:	d81a      	bhi.n	8008114 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d022      	beq.n	8008128 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80080e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80080e6:	d115      	bne.n	8008114 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80080e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80080ec:	3308      	adds	r3, #8
 80080ee:	2101      	movs	r1, #1
 80080f0:	4618      	mov	r0, r3
 80080f2:	f001 ffb1 	bl	800a058 <RCCEx_PLL2_Config>
 80080f6:	4603      	mov	r3, r0
 80080f8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80080fc:	e015      	b.n	800812a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80080fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008102:	3328      	adds	r3, #40	@ 0x28
 8008104:	2101      	movs	r1, #1
 8008106:	4618      	mov	r0, r3
 8008108:	f002 f858 	bl	800a1bc <RCCEx_PLL3_Config>
 800810c:	4603      	mov	r3, r0
 800810e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8008112:	e00a      	b.n	800812a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8008114:	2301      	movs	r3, #1
 8008116:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800811a:	e006      	b.n	800812a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800811c:	bf00      	nop
 800811e:	e004      	b.n	800812a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008120:	bf00      	nop
 8008122:	e002      	b.n	800812a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008124:	bf00      	nop
 8008126:	e000      	b.n	800812a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 8008128:	bf00      	nop
    }

    if (ret == HAL_OK)
 800812a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800812e:	2b00      	cmp	r3, #0
 8008130:	d10e      	bne.n	8008150 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8008132:	4b06      	ldr	r3, [pc, #24]	@ (800814c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008134:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008136:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800813a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800813e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8008142:	4a02      	ldr	r2, [pc, #8]	@ (800814c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8008144:	430b      	orrs	r3, r1
 8008146:	6593      	str	r3, [r2, #88]	@ 0x58
 8008148:	e006      	b.n	8008158 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800814a:	bf00      	nop
 800814c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008150:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008154:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008158:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800815c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008160:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8008164:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008168:	2300      	movs	r3, #0
 800816a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800816e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8008172:	460b      	mov	r3, r1
 8008174:	4313      	orrs	r3, r2
 8008176:	d037      	beq.n	80081e8 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8008178:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800817c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800817e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008182:	d00e      	beq.n	80081a2 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8008184:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008188:	d816      	bhi.n	80081b8 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800818a:	2b00      	cmp	r3, #0
 800818c:	d018      	beq.n	80081c0 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800818e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008192:	d111      	bne.n	80081b8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008194:	4bc4      	ldr	r3, [pc, #784]	@ (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008198:	4ac3      	ldr	r2, [pc, #780]	@ (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800819a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800819e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80081a0:	e00f      	b.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80081a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081a6:	3308      	adds	r3, #8
 80081a8:	2101      	movs	r1, #1
 80081aa:	4618      	mov	r0, r3
 80081ac:	f001 ff54 	bl	800a058 <RCCEx_PLL2_Config>
 80081b0:	4603      	mov	r3, r0
 80081b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80081b6:	e004      	b.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80081b8:	2301      	movs	r3, #1
 80081ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80081be:	e000      	b.n	80081c2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 80081c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80081c2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d10a      	bne.n	80081e0 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80081ca:	4bb7      	ldr	r3, [pc, #732]	@ (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80081cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081ce:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80081d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80081d8:	4ab3      	ldr	r2, [pc, #716]	@ (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80081da:	430b      	orrs	r3, r1
 80081dc:	6513      	str	r3, [r2, #80]	@ 0x50
 80081de:	e003      	b.n	80081e8 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80081e0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80081e4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80081e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80081ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081f0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80081f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80081f8:	2300      	movs	r3, #0
 80081fa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80081fe:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8008202:	460b      	mov	r3, r1
 8008204:	4313      	orrs	r3, r2
 8008206:	d039      	beq.n	800827c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8008208:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800820c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800820e:	2b03      	cmp	r3, #3
 8008210:	d81c      	bhi.n	800824c <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8008212:	a201      	add	r2, pc, #4	@ (adr r2, 8008218 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8008214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008218:	08008255 	.word	0x08008255
 800821c:	08008229 	.word	0x08008229
 8008220:	08008237 	.word	0x08008237
 8008224:	08008255 	.word	0x08008255
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008228:	4b9f      	ldr	r3, [pc, #636]	@ (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800822a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800822c:	4a9e      	ldr	r2, [pc, #632]	@ (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800822e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008232:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8008234:	e00f      	b.n	8008256 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008236:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800823a:	3308      	adds	r3, #8
 800823c:	2102      	movs	r1, #2
 800823e:	4618      	mov	r0, r3
 8008240:	f001 ff0a 	bl	800a058 <RCCEx_PLL2_Config>
 8008244:	4603      	mov	r3, r0
 8008246:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800824a:	e004      	b.n	8008256 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800824c:	2301      	movs	r3, #1
 800824e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008252:	e000      	b.n	8008256 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 8008254:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008256:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800825a:	2b00      	cmp	r3, #0
 800825c:	d10a      	bne.n	8008274 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800825e:	4b92      	ldr	r3, [pc, #584]	@ (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008260:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008262:	f023 0103 	bic.w	r1, r3, #3
 8008266:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800826a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800826c:	4a8e      	ldr	r2, [pc, #568]	@ (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800826e:	430b      	orrs	r3, r1
 8008270:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008272:	e003      	b.n	800827c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008274:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008278:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800827c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008280:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008284:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8008288:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800828c:	2300      	movs	r3, #0
 800828e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008292:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008296:	460b      	mov	r3, r1
 8008298:	4313      	orrs	r3, r2
 800829a:	f000 8099 	beq.w	80083d0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800829e:	4b83      	ldr	r3, [pc, #524]	@ (80084ac <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	4a82      	ldr	r2, [pc, #520]	@ (80084ac <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80082a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80082a8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80082aa:	f7fa fae1 	bl	8002870 <HAL_GetTick>
 80082ae:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80082b2:	e00b      	b.n	80082cc <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80082b4:	f7fa fadc 	bl	8002870 <HAL_GetTick>
 80082b8:	4602      	mov	r2, r0
 80082ba:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80082be:	1ad3      	subs	r3, r2, r3
 80082c0:	2b64      	cmp	r3, #100	@ 0x64
 80082c2:	d903      	bls.n	80082cc <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 80082c4:	2303      	movs	r3, #3
 80082c6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80082ca:	e005      	b.n	80082d8 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80082cc:	4b77      	ldr	r3, [pc, #476]	@ (80084ac <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d0ed      	beq.n	80082b4 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 80082d8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d173      	bne.n	80083c8 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80082e0:	4b71      	ldr	r3, [pc, #452]	@ (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80082e2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80082e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082e8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80082ec:	4053      	eors	r3, r2
 80082ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d015      	beq.n	8008322 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80082f6:	4b6c      	ldr	r3, [pc, #432]	@ (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80082f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80082fe:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008302:	4b69      	ldr	r3, [pc, #420]	@ (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008304:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008306:	4a68      	ldr	r2, [pc, #416]	@ (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008308:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800830c:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800830e:	4b66      	ldr	r3, [pc, #408]	@ (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008310:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008312:	4a65      	ldr	r2, [pc, #404]	@ (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008314:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008318:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800831a:	4a63      	ldr	r2, [pc, #396]	@ (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800831c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8008320:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8008322:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008326:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800832a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800832e:	d118      	bne.n	8008362 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008330:	f7fa fa9e 	bl	8002870 <HAL_GetTick>
 8008334:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008338:	e00d      	b.n	8008356 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800833a:	f7fa fa99 	bl	8002870 <HAL_GetTick>
 800833e:	4602      	mov	r2, r0
 8008340:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8008344:	1ad2      	subs	r2, r2, r3
 8008346:	f241 3388 	movw	r3, #5000	@ 0x1388
 800834a:	429a      	cmp	r2, r3
 800834c:	d903      	bls.n	8008356 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800834e:	2303      	movs	r3, #3
 8008350:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 8008354:	e005      	b.n	8008362 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008356:	4b54      	ldr	r3, [pc, #336]	@ (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008358:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800835a:	f003 0302 	and.w	r3, r3, #2
 800835e:	2b00      	cmp	r3, #0
 8008360:	d0eb      	beq.n	800833a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 8008362:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008366:	2b00      	cmp	r3, #0
 8008368:	d129      	bne.n	80083be <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800836a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800836e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8008372:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008376:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800837a:	d10e      	bne.n	800839a <HAL_RCCEx_PeriphCLKConfig+0x846>
 800837c:	4b4a      	ldr	r3, [pc, #296]	@ (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800837e:	691b      	ldr	r3, [r3, #16]
 8008380:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8008384:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008388:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800838c:	091a      	lsrs	r2, r3, #4
 800838e:	4b48      	ldr	r3, [pc, #288]	@ (80084b0 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8008390:	4013      	ands	r3, r2
 8008392:	4a45      	ldr	r2, [pc, #276]	@ (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8008394:	430b      	orrs	r3, r1
 8008396:	6113      	str	r3, [r2, #16]
 8008398:	e005      	b.n	80083a6 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800839a:	4b43      	ldr	r3, [pc, #268]	@ (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800839c:	691b      	ldr	r3, [r3, #16]
 800839e:	4a42      	ldr	r2, [pc, #264]	@ (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80083a0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80083a4:	6113      	str	r3, [r2, #16]
 80083a6:	4b40      	ldr	r3, [pc, #256]	@ (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80083a8:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80083aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083ae:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80083b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80083b6:	4a3c      	ldr	r2, [pc, #240]	@ (80084a8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80083b8:	430b      	orrs	r3, r1
 80083ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80083bc:	e008      	b.n	80083d0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80083be:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083c2:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 80083c6:	e003      	b.n	80083d0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80083c8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80083cc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80083d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083d8:	f002 0301 	and.w	r3, r2, #1
 80083dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80083e0:	2300      	movs	r3, #0
 80083e2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80083e6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80083ea:	460b      	mov	r3, r1
 80083ec:	4313      	orrs	r3, r2
 80083ee:	f000 808f 	beq.w	8008510 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80083f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80083f8:	2b28      	cmp	r3, #40	@ 0x28
 80083fa:	d871      	bhi.n	80084e0 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 80083fc:	a201      	add	r2, pc, #4	@ (adr r2, 8008404 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 80083fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008402:	bf00      	nop
 8008404:	080084e9 	.word	0x080084e9
 8008408:	080084e1 	.word	0x080084e1
 800840c:	080084e1 	.word	0x080084e1
 8008410:	080084e1 	.word	0x080084e1
 8008414:	080084e1 	.word	0x080084e1
 8008418:	080084e1 	.word	0x080084e1
 800841c:	080084e1 	.word	0x080084e1
 8008420:	080084e1 	.word	0x080084e1
 8008424:	080084b5 	.word	0x080084b5
 8008428:	080084e1 	.word	0x080084e1
 800842c:	080084e1 	.word	0x080084e1
 8008430:	080084e1 	.word	0x080084e1
 8008434:	080084e1 	.word	0x080084e1
 8008438:	080084e1 	.word	0x080084e1
 800843c:	080084e1 	.word	0x080084e1
 8008440:	080084e1 	.word	0x080084e1
 8008444:	080084cb 	.word	0x080084cb
 8008448:	080084e1 	.word	0x080084e1
 800844c:	080084e1 	.word	0x080084e1
 8008450:	080084e1 	.word	0x080084e1
 8008454:	080084e1 	.word	0x080084e1
 8008458:	080084e1 	.word	0x080084e1
 800845c:	080084e1 	.word	0x080084e1
 8008460:	080084e1 	.word	0x080084e1
 8008464:	080084e9 	.word	0x080084e9
 8008468:	080084e1 	.word	0x080084e1
 800846c:	080084e1 	.word	0x080084e1
 8008470:	080084e1 	.word	0x080084e1
 8008474:	080084e1 	.word	0x080084e1
 8008478:	080084e1 	.word	0x080084e1
 800847c:	080084e1 	.word	0x080084e1
 8008480:	080084e1 	.word	0x080084e1
 8008484:	080084e9 	.word	0x080084e9
 8008488:	080084e1 	.word	0x080084e1
 800848c:	080084e1 	.word	0x080084e1
 8008490:	080084e1 	.word	0x080084e1
 8008494:	080084e1 	.word	0x080084e1
 8008498:	080084e1 	.word	0x080084e1
 800849c:	080084e1 	.word	0x080084e1
 80084a0:	080084e1 	.word	0x080084e1
 80084a4:	080084e9 	.word	0x080084e9
 80084a8:	58024400 	.word	0x58024400
 80084ac:	58024800 	.word	0x58024800
 80084b0:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80084b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084b8:	3308      	adds	r3, #8
 80084ba:	2101      	movs	r1, #1
 80084bc:	4618      	mov	r0, r3
 80084be:	f001 fdcb 	bl	800a058 <RCCEx_PLL2_Config>
 80084c2:	4603      	mov	r3, r0
 80084c4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80084c8:	e00f      	b.n	80084ea <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80084ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084ce:	3328      	adds	r3, #40	@ 0x28
 80084d0:	2101      	movs	r1, #1
 80084d2:	4618      	mov	r0, r3
 80084d4:	f001 fe72 	bl	800a1bc <RCCEx_PLL3_Config>
 80084d8:	4603      	mov	r3, r0
 80084da:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80084de:	e004      	b.n	80084ea <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80084e0:	2301      	movs	r3, #1
 80084e2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80084e6:	e000      	b.n	80084ea <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 80084e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80084ea:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d10a      	bne.n	8008508 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 80084f2:	4bbf      	ldr	r3, [pc, #764]	@ (80087f0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80084f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80084f6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 80084fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084fe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008500:	4abb      	ldr	r2, [pc, #748]	@ (80087f0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008502:	430b      	orrs	r3, r1
 8008504:	6553      	str	r3, [r2, #84]	@ 0x54
 8008506:	e003      	b.n	8008510 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008508:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800850c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8008510:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008518:	f002 0302 	and.w	r3, r2, #2
 800851c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008520:	2300      	movs	r3, #0
 8008522:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008526:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800852a:	460b      	mov	r3, r1
 800852c:	4313      	orrs	r3, r2
 800852e:	d041      	beq.n	80085b4 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8008530:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008534:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008536:	2b05      	cmp	r3, #5
 8008538:	d824      	bhi.n	8008584 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800853a:	a201      	add	r2, pc, #4	@ (adr r2, 8008540 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800853c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008540:	0800858d 	.word	0x0800858d
 8008544:	08008559 	.word	0x08008559
 8008548:	0800856f 	.word	0x0800856f
 800854c:	0800858d 	.word	0x0800858d
 8008550:	0800858d 	.word	0x0800858d
 8008554:	0800858d 	.word	0x0800858d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008558:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800855c:	3308      	adds	r3, #8
 800855e:	2101      	movs	r1, #1
 8008560:	4618      	mov	r0, r3
 8008562:	f001 fd79 	bl	800a058 <RCCEx_PLL2_Config>
 8008566:	4603      	mov	r3, r0
 8008568:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800856c:	e00f      	b.n	800858e <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800856e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008572:	3328      	adds	r3, #40	@ 0x28
 8008574:	2101      	movs	r1, #1
 8008576:	4618      	mov	r0, r3
 8008578:	f001 fe20 	bl	800a1bc <RCCEx_PLL3_Config>
 800857c:	4603      	mov	r3, r0
 800857e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8008582:	e004      	b.n	800858e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008584:	2301      	movs	r3, #1
 8008586:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800858a:	e000      	b.n	800858e <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800858c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800858e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008592:	2b00      	cmp	r3, #0
 8008594:	d10a      	bne.n	80085ac <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8008596:	4b96      	ldr	r3, [pc, #600]	@ (80087f0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008598:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800859a:	f023 0107 	bic.w	r1, r3, #7
 800859e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085a4:	4a92      	ldr	r2, [pc, #584]	@ (80087f0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80085a6:	430b      	orrs	r3, r1
 80085a8:	6553      	str	r3, [r2, #84]	@ 0x54
 80085aa:	e003      	b.n	80085b4 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80085ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80085b0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80085b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085bc:	f002 0304 	and.w	r3, r2, #4
 80085c0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80085c4:	2300      	movs	r3, #0
 80085c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80085ca:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80085ce:	460b      	mov	r3, r1
 80085d0:	4313      	orrs	r3, r2
 80085d2:	d044      	beq.n	800865e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80085d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80085d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085dc:	2b05      	cmp	r3, #5
 80085de:	d825      	bhi.n	800862c <HAL_RCCEx_PeriphCLKConfig+0xad8>
 80085e0:	a201      	add	r2, pc, #4	@ (adr r2, 80085e8 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 80085e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80085e6:	bf00      	nop
 80085e8:	08008635 	.word	0x08008635
 80085ec:	08008601 	.word	0x08008601
 80085f0:	08008617 	.word	0x08008617
 80085f4:	08008635 	.word	0x08008635
 80085f8:	08008635 	.word	0x08008635
 80085fc:	08008635 	.word	0x08008635
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008600:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008604:	3308      	adds	r3, #8
 8008606:	2101      	movs	r1, #1
 8008608:	4618      	mov	r0, r3
 800860a:	f001 fd25 	bl	800a058 <RCCEx_PLL2_Config>
 800860e:	4603      	mov	r3, r0
 8008610:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8008614:	e00f      	b.n	8008636 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008616:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800861a:	3328      	adds	r3, #40	@ 0x28
 800861c:	2101      	movs	r1, #1
 800861e:	4618      	mov	r0, r3
 8008620:	f001 fdcc 	bl	800a1bc <RCCEx_PLL3_Config>
 8008624:	4603      	mov	r3, r0
 8008626:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800862a:	e004      	b.n	8008636 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800862c:	2301      	movs	r3, #1
 800862e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008632:	e000      	b.n	8008636 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 8008634:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008636:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800863a:	2b00      	cmp	r3, #0
 800863c:	d10b      	bne.n	8008656 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800863e:	4b6c      	ldr	r3, [pc, #432]	@ (80087f0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008640:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008642:	f023 0107 	bic.w	r1, r3, #7
 8008646:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800864a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800864e:	4a68      	ldr	r2, [pc, #416]	@ (80087f0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8008650:	430b      	orrs	r3, r1
 8008652:	6593      	str	r3, [r2, #88]	@ 0x58
 8008654:	e003      	b.n	800865e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008656:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800865a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800865e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008666:	f002 0320 	and.w	r3, r2, #32
 800866a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800866e:	2300      	movs	r3, #0
 8008670:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008674:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8008678:	460b      	mov	r3, r1
 800867a:	4313      	orrs	r3, r2
 800867c:	d055      	beq.n	800872a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800867e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008682:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008686:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800868a:	d033      	beq.n	80086f4 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800868c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008690:	d82c      	bhi.n	80086ec <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8008692:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008696:	d02f      	beq.n	80086f8 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 8008698:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800869c:	d826      	bhi.n	80086ec <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800869e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80086a2:	d02b      	beq.n	80086fc <HAL_RCCEx_PeriphCLKConfig+0xba8>
 80086a4:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80086a8:	d820      	bhi.n	80086ec <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80086aa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086ae:	d012      	beq.n	80086d6 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 80086b0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80086b4:	d81a      	bhi.n	80086ec <HAL_RCCEx_PeriphCLKConfig+0xb98>
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d022      	beq.n	8008700 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 80086ba:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80086be:	d115      	bne.n	80086ec <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80086c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086c4:	3308      	adds	r3, #8
 80086c6:	2100      	movs	r1, #0
 80086c8:	4618      	mov	r0, r3
 80086ca:	f001 fcc5 	bl	800a058 <RCCEx_PLL2_Config>
 80086ce:	4603      	mov	r3, r0
 80086d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80086d4:	e015      	b.n	8008702 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80086d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80086da:	3328      	adds	r3, #40	@ 0x28
 80086dc:	2102      	movs	r1, #2
 80086de:	4618      	mov	r0, r3
 80086e0:	f001 fd6c 	bl	800a1bc <RCCEx_PLL3_Config>
 80086e4:	4603      	mov	r3, r0
 80086e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80086ea:	e00a      	b.n	8008702 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80086ec:	2301      	movs	r3, #1
 80086ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80086f2:	e006      	b.n	8008702 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80086f4:	bf00      	nop
 80086f6:	e004      	b.n	8008702 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80086f8:	bf00      	nop
 80086fa:	e002      	b.n	8008702 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 80086fc:	bf00      	nop
 80086fe:	e000      	b.n	8008702 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8008700:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008702:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008706:	2b00      	cmp	r3, #0
 8008708:	d10b      	bne.n	8008722 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800870a:	4b39      	ldr	r3, [pc, #228]	@ (80087f0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800870c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800870e:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8008712:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008716:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800871a:	4a35      	ldr	r2, [pc, #212]	@ (80087f0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800871c:	430b      	orrs	r3, r1
 800871e:	6553      	str	r3, [r2, #84]	@ 0x54
 8008720:	e003      	b.n	800872a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008722:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008726:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800872a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800872e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008732:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8008736:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800873a:	2300      	movs	r3, #0
 800873c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008740:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8008744:	460b      	mov	r3, r1
 8008746:	4313      	orrs	r3, r2
 8008748:	d058      	beq.n	80087fc <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800874a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800874e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008752:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8008756:	d033      	beq.n	80087c0 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 8008758:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800875c:	d82c      	bhi.n	80087b8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800875e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008762:	d02f      	beq.n	80087c4 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8008764:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008768:	d826      	bhi.n	80087b8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800876a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800876e:	d02b      	beq.n	80087c8 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8008770:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008774:	d820      	bhi.n	80087b8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8008776:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800877a:	d012      	beq.n	80087a2 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800877c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008780:	d81a      	bhi.n	80087b8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8008782:	2b00      	cmp	r3, #0
 8008784:	d022      	beq.n	80087cc <HAL_RCCEx_PeriphCLKConfig+0xc78>
 8008786:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800878a:	d115      	bne.n	80087b8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800878c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008790:	3308      	adds	r3, #8
 8008792:	2100      	movs	r1, #0
 8008794:	4618      	mov	r0, r3
 8008796:	f001 fc5f 	bl	800a058 <RCCEx_PLL2_Config>
 800879a:	4603      	mov	r3, r0
 800879c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80087a0:	e015      	b.n	80087ce <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80087a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087a6:	3328      	adds	r3, #40	@ 0x28
 80087a8:	2102      	movs	r1, #2
 80087aa:	4618      	mov	r0, r3
 80087ac:	f001 fd06 	bl	800a1bc <RCCEx_PLL3_Config>
 80087b0:	4603      	mov	r3, r0
 80087b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80087b6:	e00a      	b.n	80087ce <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80087b8:	2301      	movs	r3, #1
 80087ba:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80087be:	e006      	b.n	80087ce <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80087c0:	bf00      	nop
 80087c2:	e004      	b.n	80087ce <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80087c4:	bf00      	nop
 80087c6:	e002      	b.n	80087ce <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80087c8:	bf00      	nop
 80087ca:	e000      	b.n	80087ce <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 80087cc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80087ce:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d10e      	bne.n	80087f4 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80087d6:	4b06      	ldr	r3, [pc, #24]	@ (80087f0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80087d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80087da:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 80087de:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80087e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80087e6:	4a02      	ldr	r2, [pc, #8]	@ (80087f0 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80087e8:	430b      	orrs	r3, r1
 80087ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80087ec:	e006      	b.n	80087fc <HAL_RCCEx_PeriphCLKConfig+0xca8>
 80087ee:	bf00      	nop
 80087f0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80087f4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80087f8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80087fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008804:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8008808:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800880c:	2300      	movs	r3, #0
 800880e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008812:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8008816:	460b      	mov	r3, r1
 8008818:	4313      	orrs	r3, r2
 800881a:	d055      	beq.n	80088c8 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800881c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008820:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008824:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8008828:	d033      	beq.n	8008892 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800882a:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800882e:	d82c      	bhi.n	800888a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8008830:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008834:	d02f      	beq.n	8008896 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 8008836:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800883a:	d826      	bhi.n	800888a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800883c:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008840:	d02b      	beq.n	800889a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 8008842:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8008846:	d820      	bhi.n	800888a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8008848:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800884c:	d012      	beq.n	8008874 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800884e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008852:	d81a      	bhi.n	800888a <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8008854:	2b00      	cmp	r3, #0
 8008856:	d022      	beq.n	800889e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 8008858:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800885c:	d115      	bne.n	800888a <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800885e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008862:	3308      	adds	r3, #8
 8008864:	2100      	movs	r1, #0
 8008866:	4618      	mov	r0, r3
 8008868:	f001 fbf6 	bl	800a058 <RCCEx_PLL2_Config>
 800886c:	4603      	mov	r3, r0
 800886e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008872:	e015      	b.n	80088a0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008874:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008878:	3328      	adds	r3, #40	@ 0x28
 800887a:	2102      	movs	r1, #2
 800887c:	4618      	mov	r0, r3
 800887e:	f001 fc9d 	bl	800a1bc <RCCEx_PLL3_Config>
 8008882:	4603      	mov	r3, r0
 8008884:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8008888:	e00a      	b.n	80088a0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800888a:	2301      	movs	r3, #1
 800888c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008890:	e006      	b.n	80088a0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8008892:	bf00      	nop
 8008894:	e004      	b.n	80088a0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8008896:	bf00      	nop
 8008898:	e002      	b.n	80088a0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800889a:	bf00      	nop
 800889c:	e000      	b.n	80088a0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800889e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80088a0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d10b      	bne.n	80088c0 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80088a8:	4ba0      	ldr	r3, [pc, #640]	@ (8008b2c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80088aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088ac:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 80088b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088b4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80088b8:	4a9c      	ldr	r2, [pc, #624]	@ (8008b2c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80088ba:	430b      	orrs	r3, r1
 80088bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80088be:	e003      	b.n	80088c8 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80088c0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80088c4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 80088c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088d0:	f002 0308 	and.w	r3, r2, #8
 80088d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80088d8:	2300      	movs	r3, #0
 80088da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80088de:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80088e2:	460b      	mov	r3, r1
 80088e4:	4313      	orrs	r3, r2
 80088e6:	d01e      	beq.n	8008926 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 80088e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088f4:	d10c      	bne.n	8008910 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80088f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80088fa:	3328      	adds	r3, #40	@ 0x28
 80088fc:	2102      	movs	r1, #2
 80088fe:	4618      	mov	r0, r3
 8008900:	f001 fc5c 	bl	800a1bc <RCCEx_PLL3_Config>
 8008904:	4603      	mov	r3, r0
 8008906:	2b00      	cmp	r3, #0
 8008908:	d002      	beq.n	8008910 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800890a:	2301      	movs	r3, #1
 800890c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8008910:	4b86      	ldr	r3, [pc, #536]	@ (8008b2c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008912:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008914:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008918:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800891c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008920:	4a82      	ldr	r2, [pc, #520]	@ (8008b2c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008922:	430b      	orrs	r3, r1
 8008924:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008926:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800892a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800892e:	f002 0310 	and.w	r3, r2, #16
 8008932:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008936:	2300      	movs	r3, #0
 8008938:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800893c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8008940:	460b      	mov	r3, r1
 8008942:	4313      	orrs	r3, r2
 8008944:	d01e      	beq.n	8008984 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8008946:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800894a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800894e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008952:	d10c      	bne.n	800896e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008954:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008958:	3328      	adds	r3, #40	@ 0x28
 800895a:	2102      	movs	r1, #2
 800895c:	4618      	mov	r0, r3
 800895e:	f001 fc2d 	bl	800a1bc <RCCEx_PLL3_Config>
 8008962:	4603      	mov	r3, r0
 8008964:	2b00      	cmp	r3, #0
 8008966:	d002      	beq.n	800896e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 8008968:	2301      	movs	r3, #1
 800896a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800896e:	4b6f      	ldr	r3, [pc, #444]	@ (8008b2c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008972:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008976:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800897a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800897e:	4a6b      	ldr	r2, [pc, #428]	@ (8008b2c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008980:	430b      	orrs	r3, r1
 8008982:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008984:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800898c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8008990:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008992:	2300      	movs	r3, #0
 8008994:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008996:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800899a:	460b      	mov	r3, r1
 800899c:	4313      	orrs	r3, r2
 800899e:	d03e      	beq.n	8008a1e <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 80089a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089a4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80089a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089ac:	d022      	beq.n	80089f4 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 80089ae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80089b2:	d81b      	bhi.n	80089ec <HAL_RCCEx_PeriphCLKConfig+0xe98>
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d003      	beq.n	80089c0 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 80089b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80089bc:	d00b      	beq.n	80089d6 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 80089be:	e015      	b.n	80089ec <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80089c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089c4:	3308      	adds	r3, #8
 80089c6:	2100      	movs	r1, #0
 80089c8:	4618      	mov	r0, r3
 80089ca:	f001 fb45 	bl	800a058 <RCCEx_PLL2_Config>
 80089ce:	4603      	mov	r3, r0
 80089d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80089d4:	e00f      	b.n	80089f6 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80089d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80089da:	3328      	adds	r3, #40	@ 0x28
 80089dc:	2102      	movs	r1, #2
 80089de:	4618      	mov	r0, r3
 80089e0:	f001 fbec 	bl	800a1bc <RCCEx_PLL3_Config>
 80089e4:	4603      	mov	r3, r0
 80089e6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 80089ea:	e004      	b.n	80089f6 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80089ec:	2301      	movs	r3, #1
 80089ee:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80089f2:	e000      	b.n	80089f6 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 80089f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80089f6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d10b      	bne.n	8008a16 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80089fe:	4b4b      	ldr	r3, [pc, #300]	@ (8008b2c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008a00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a02:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8008a06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a0a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8008a0e:	4a47      	ldr	r2, [pc, #284]	@ (8008b2c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008a10:	430b      	orrs	r3, r1
 8008a12:	6593      	str	r3, [r2, #88]	@ 0x58
 8008a14:	e003      	b.n	8008a1e <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008a16:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008a1a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008a1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a26:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8008a2a:	673b      	str	r3, [r7, #112]	@ 0x70
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	677b      	str	r3, [r7, #116]	@ 0x74
 8008a30:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8008a34:	460b      	mov	r3, r1
 8008a36:	4313      	orrs	r3, r2
 8008a38:	d03b      	beq.n	8008ab2 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8008a3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a3e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008a42:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008a46:	d01f      	beq.n	8008a88 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8008a48:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008a4c:	d818      	bhi.n	8008a80 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8008a4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008a52:	d003      	beq.n	8008a5c <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8008a54:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008a58:	d007      	beq.n	8008a6a <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8008a5a:	e011      	b.n	8008a80 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008a5c:	4b33      	ldr	r3, [pc, #204]	@ (8008b2c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008a60:	4a32      	ldr	r2, [pc, #200]	@ (8008b2c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008a62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008a66:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8008a68:	e00f      	b.n	8008a8a <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008a6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a6e:	3328      	adds	r3, #40	@ 0x28
 8008a70:	2101      	movs	r1, #1
 8008a72:	4618      	mov	r0, r3
 8008a74:	f001 fba2 	bl	800a1bc <RCCEx_PLL3_Config>
 8008a78:	4603      	mov	r3, r0
 8008a7a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8008a7e:	e004      	b.n	8008a8a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008a80:	2301      	movs	r3, #1
 8008a82:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008a86:	e000      	b.n	8008a8a <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8008a88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008a8a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d10b      	bne.n	8008aaa <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008a92:	4b26      	ldr	r3, [pc, #152]	@ (8008b2c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008a94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a96:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008a9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008a9e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008aa2:	4a22      	ldr	r2, [pc, #136]	@ (8008b2c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008aa4:	430b      	orrs	r3, r1
 8008aa6:	6553      	str	r3, [r2, #84]	@ 0x54
 8008aa8:	e003      	b.n	8008ab2 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008aaa:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008aae:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8008ab2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aba:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8008abe:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008ac4:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8008ac8:	460b      	mov	r3, r1
 8008aca:	4313      	orrs	r3, r2
 8008acc:	d034      	beq.n	8008b38 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8008ace:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008ad2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d003      	beq.n	8008ae0 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8008ad8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008adc:	d007      	beq.n	8008aee <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8008ade:	e011      	b.n	8008b04 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008ae0:	4b12      	ldr	r3, [pc, #72]	@ (8008b2c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ae4:	4a11      	ldr	r2, [pc, #68]	@ (8008b2c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008ae6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008aea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008aec:	e00e      	b.n	8008b0c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008aee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008af2:	3308      	adds	r3, #8
 8008af4:	2102      	movs	r1, #2
 8008af6:	4618      	mov	r0, r3
 8008af8:	f001 faae 	bl	800a058 <RCCEx_PLL2_Config>
 8008afc:	4603      	mov	r3, r0
 8008afe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8008b02:	e003      	b.n	8008b0c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8008b04:	2301      	movs	r3, #1
 8008b06:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008b0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008b0c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d10d      	bne.n	8008b30 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8008b14:	4b05      	ldr	r3, [pc, #20]	@ (8008b2c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008b16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008b18:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008b1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008b22:	4a02      	ldr	r2, [pc, #8]	@ (8008b2c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8008b24:	430b      	orrs	r3, r1
 8008b26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008b28:	e006      	b.n	8008b38 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8008b2a:	bf00      	nop
 8008b2c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008b30:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008b34:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8008b38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b40:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8008b44:	663b      	str	r3, [r7, #96]	@ 0x60
 8008b46:	2300      	movs	r3, #0
 8008b48:	667b      	str	r3, [r7, #100]	@ 0x64
 8008b4a:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8008b4e:	460b      	mov	r3, r1
 8008b50:	4313      	orrs	r3, r2
 8008b52:	d00c      	beq.n	8008b6e <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8008b54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b58:	3328      	adds	r3, #40	@ 0x28
 8008b5a:	2102      	movs	r1, #2
 8008b5c:	4618      	mov	r0, r3
 8008b5e:	f001 fb2d 	bl	800a1bc <RCCEx_PLL3_Config>
 8008b62:	4603      	mov	r3, r0
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d002      	beq.n	8008b6e <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8008b68:	2301      	movs	r3, #1
 8008b6a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8008b6e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b76:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8008b7a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b80:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8008b84:	460b      	mov	r3, r1
 8008b86:	4313      	orrs	r3, r2
 8008b88:	d036      	beq.n	8008bf8 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8008b8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008b8e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008b90:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008b94:	d018      	beq.n	8008bc8 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8008b96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008b9a:	d811      	bhi.n	8008bc0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8008b9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ba0:	d014      	beq.n	8008bcc <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8008ba2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008ba6:	d80b      	bhi.n	8008bc0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8008ba8:	2b00      	cmp	r3, #0
 8008baa:	d011      	beq.n	8008bd0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8008bac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008bb0:	d106      	bne.n	8008bc0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008bb2:	4bb7      	ldr	r3, [pc, #732]	@ (8008e90 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008bb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bb6:	4ab6      	ldr	r2, [pc, #728]	@ (8008e90 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008bb8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008bbc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8008bbe:	e008      	b.n	8008bd2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8008bc6:	e004      	b.n	8008bd2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008bc8:	bf00      	nop
 8008bca:	e002      	b.n	8008bd2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008bcc:	bf00      	nop
 8008bce:	e000      	b.n	8008bd2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8008bd0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008bd2:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d10a      	bne.n	8008bf0 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008bda:	4bad      	ldr	r3, [pc, #692]	@ (8008e90 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008bdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008bde:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8008be2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008be6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8008be8:	4aa9      	ldr	r2, [pc, #676]	@ (8008e90 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008bea:	430b      	orrs	r3, r1
 8008bec:	6553      	str	r3, [r2, #84]	@ 0x54
 8008bee:	e003      	b.n	8008bf8 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008bf0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008bf4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8008bf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008bfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c00:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8008c04:	653b      	str	r3, [r7, #80]	@ 0x50
 8008c06:	2300      	movs	r3, #0
 8008c08:	657b      	str	r3, [r7, #84]	@ 0x54
 8008c0a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8008c0e:	460b      	mov	r3, r1
 8008c10:	4313      	orrs	r3, r2
 8008c12:	d009      	beq.n	8008c28 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8008c14:	4b9e      	ldr	r3, [pc, #632]	@ (8008e90 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008c16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c18:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8008c1c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c22:	4a9b      	ldr	r2, [pc, #620]	@ (8008e90 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008c24:	430b      	orrs	r3, r1
 8008c26:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8008c28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c30:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8008c34:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008c36:	2300      	movs	r3, #0
 8008c38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008c3a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8008c3e:	460b      	mov	r3, r1
 8008c40:	4313      	orrs	r3, r2
 8008c42:	d009      	beq.n	8008c58 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8008c44:	4b92      	ldr	r3, [pc, #584]	@ (8008e90 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008c46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008c48:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8008c4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c50:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008c52:	4a8f      	ldr	r2, [pc, #572]	@ (8008e90 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008c54:	430b      	orrs	r3, r1
 8008c56:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8008c58:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c60:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8008c64:	643b      	str	r3, [r7, #64]	@ 0x40
 8008c66:	2300      	movs	r3, #0
 8008c68:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c6a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8008c6e:	460b      	mov	r3, r1
 8008c70:	4313      	orrs	r3, r2
 8008c72:	d00e      	beq.n	8008c92 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008c74:	4b86      	ldr	r3, [pc, #536]	@ (8008e90 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008c76:	691b      	ldr	r3, [r3, #16]
 8008c78:	4a85      	ldr	r2, [pc, #532]	@ (8008e90 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008c7a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008c7e:	6113      	str	r3, [r2, #16]
 8008c80:	4b83      	ldr	r3, [pc, #524]	@ (8008e90 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008c82:	6919      	ldr	r1, [r3, #16]
 8008c84:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c88:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8008c8c:	4a80      	ldr	r2, [pc, #512]	@ (8008e90 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008c8e:	430b      	orrs	r3, r1
 8008c90:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8008c92:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c9a:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8008c9e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008ca0:	2300      	movs	r3, #0
 8008ca2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008ca4:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8008ca8:	460b      	mov	r3, r1
 8008caa:	4313      	orrs	r3, r2
 8008cac:	d009      	beq.n	8008cc2 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8008cae:	4b78      	ldr	r3, [pc, #480]	@ (8008e90 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008cb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008cb2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8008cb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008cba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cbc:	4a74      	ldr	r2, [pc, #464]	@ (8008e90 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008cbe:	430b      	orrs	r3, r1
 8008cc0:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8008cc2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cca:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8008cce:	633b      	str	r3, [r7, #48]	@ 0x30
 8008cd0:	2300      	movs	r3, #0
 8008cd2:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cd4:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8008cd8:	460b      	mov	r3, r1
 8008cda:	4313      	orrs	r3, r2
 8008cdc:	d00a      	beq.n	8008cf4 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8008cde:	4b6c      	ldr	r3, [pc, #432]	@ (8008e90 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008ce0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008ce2:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8008ce6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008cea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cee:	4a68      	ldr	r2, [pc, #416]	@ (8008e90 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8008cf0:	430b      	orrs	r3, r1
 8008cf2:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8008cf4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cfc:	2100      	movs	r1, #0
 8008cfe:	62b9      	str	r1, [r7, #40]	@ 0x28
 8008d00:	f003 0301 	and.w	r3, r3, #1
 8008d04:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008d06:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8008d0a:	460b      	mov	r3, r1
 8008d0c:	4313      	orrs	r3, r2
 8008d0e:	d011      	beq.n	8008d34 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8008d10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d14:	3308      	adds	r3, #8
 8008d16:	2100      	movs	r1, #0
 8008d18:	4618      	mov	r0, r3
 8008d1a:	f001 f99d 	bl	800a058 <RCCEx_PLL2_Config>
 8008d1e:	4603      	mov	r3, r0
 8008d20:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008d24:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d003      	beq.n	8008d34 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008d30:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8008d34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d3c:	2100      	movs	r1, #0
 8008d3e:	6239      	str	r1, [r7, #32]
 8008d40:	f003 0302 	and.w	r3, r3, #2
 8008d44:	627b      	str	r3, [r7, #36]	@ 0x24
 8008d46:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8008d4a:	460b      	mov	r3, r1
 8008d4c:	4313      	orrs	r3, r2
 8008d4e:	d011      	beq.n	8008d74 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8008d50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d54:	3308      	adds	r3, #8
 8008d56:	2101      	movs	r1, #1
 8008d58:	4618      	mov	r0, r3
 8008d5a:	f001 f97d 	bl	800a058 <RCCEx_PLL2_Config>
 8008d5e:	4603      	mov	r3, r0
 8008d60:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008d64:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d003      	beq.n	8008d74 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d6c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008d70:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8008d74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d7c:	2100      	movs	r1, #0
 8008d7e:	61b9      	str	r1, [r7, #24]
 8008d80:	f003 0304 	and.w	r3, r3, #4
 8008d84:	61fb      	str	r3, [r7, #28]
 8008d86:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8008d8a:	460b      	mov	r3, r1
 8008d8c:	4313      	orrs	r3, r2
 8008d8e:	d011      	beq.n	8008db4 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008d90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008d94:	3308      	adds	r3, #8
 8008d96:	2102      	movs	r1, #2
 8008d98:	4618      	mov	r0, r3
 8008d9a:	f001 f95d 	bl	800a058 <RCCEx_PLL2_Config>
 8008d9e:	4603      	mov	r3, r0
 8008da0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008da4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d003      	beq.n	8008db4 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008dac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008db0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8008db4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dbc:	2100      	movs	r1, #0
 8008dbe:	6139      	str	r1, [r7, #16]
 8008dc0:	f003 0308 	and.w	r3, r3, #8
 8008dc4:	617b      	str	r3, [r7, #20]
 8008dc6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8008dca:	460b      	mov	r3, r1
 8008dcc:	4313      	orrs	r3, r2
 8008dce:	d011      	beq.n	8008df4 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8008dd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008dd4:	3328      	adds	r3, #40	@ 0x28
 8008dd6:	2100      	movs	r1, #0
 8008dd8:	4618      	mov	r0, r3
 8008dda:	f001 f9ef 	bl	800a1bc <RCCEx_PLL3_Config>
 8008dde:	4603      	mov	r3, r0
 8008de0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8008de4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d003      	beq.n	8008df4 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008dec:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008df0:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8008df4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dfc:	2100      	movs	r1, #0
 8008dfe:	60b9      	str	r1, [r7, #8]
 8008e00:	f003 0310 	and.w	r3, r3, #16
 8008e04:	60fb      	str	r3, [r7, #12]
 8008e06:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8008e0a:	460b      	mov	r3, r1
 8008e0c:	4313      	orrs	r3, r2
 8008e0e:	d011      	beq.n	8008e34 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8008e10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e14:	3328      	adds	r3, #40	@ 0x28
 8008e16:	2101      	movs	r1, #1
 8008e18:	4618      	mov	r0, r3
 8008e1a:	f001 f9cf 	bl	800a1bc <RCCEx_PLL3_Config>
 8008e1e:	4603      	mov	r3, r0
 8008e20:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008e24:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d003      	beq.n	8008e34 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e2c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008e30:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8008e34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e3c:	2100      	movs	r1, #0
 8008e3e:	6039      	str	r1, [r7, #0]
 8008e40:	f003 0320 	and.w	r3, r3, #32
 8008e44:	607b      	str	r3, [r7, #4]
 8008e46:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008e4a:	460b      	mov	r3, r1
 8008e4c:	4313      	orrs	r3, r2
 8008e4e:	d011      	beq.n	8008e74 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008e50:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008e54:	3328      	adds	r3, #40	@ 0x28
 8008e56:	2102      	movs	r1, #2
 8008e58:	4618      	mov	r0, r3
 8008e5a:	f001 f9af 	bl	800a1bc <RCCEx_PLL3_Config>
 8008e5e:	4603      	mov	r3, r0
 8008e60:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8008e64:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d003      	beq.n	8008e74 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008e6c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8008e70:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8008e74:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d101      	bne.n	8008e80 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	e000      	b.n	8008e82 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8008e80:	2301      	movs	r3, #1
}
 8008e82:	4618      	mov	r0, r3
 8008e84:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8008e88:	46bd      	mov	sp, r7
 8008e8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008e8e:	bf00      	nop
 8008e90:	58024400 	.word	0x58024400

08008e94 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8008e94:	b580      	push	{r7, lr}
 8008e96:	b090      	sub	sp, #64	@ 0x40
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8008e9e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008ea2:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8008ea6:	430b      	orrs	r3, r1
 8008ea8:	f040 8094 	bne.w	8008fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8008eac:	4b9b      	ldr	r3, [pc, #620]	@ (800911c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008eae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008eb0:	f003 0307 	and.w	r3, r3, #7
 8008eb4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008eb8:	2b04      	cmp	r3, #4
 8008eba:	f200 8087 	bhi.w	8008fcc <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8008ebe:	a201      	add	r2, pc, #4	@ (adr r2, 8008ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8008ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ec4:	08008ed9 	.word	0x08008ed9
 8008ec8:	08008f01 	.word	0x08008f01
 8008ecc:	08008f29 	.word	0x08008f29
 8008ed0:	08008fc5 	.word	0x08008fc5
 8008ed4:	08008f51 	.word	0x08008f51
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8008ed8:	4b90      	ldr	r3, [pc, #576]	@ (800911c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008ee0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8008ee4:	d108      	bne.n	8008ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8008ee6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008eea:	4618      	mov	r0, r3
 8008eec:	f000 ff62 	bl	8009db4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8008ef0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ef2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008ef4:	f000 bc93 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008ef8:	2300      	movs	r3, #0
 8008efa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008efc:	f000 bc8f 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8008f00:	4b86      	ldr	r3, [pc, #536]	@ (800911c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008f08:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008f0c:	d108      	bne.n	8008f20 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008f0e:	f107 0318 	add.w	r3, r7, #24
 8008f12:	4618      	mov	r0, r3
 8008f14:	f000 fca6 	bl	8009864 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8008f18:	69bb      	ldr	r3, [r7, #24]
 8008f1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008f1c:	f000 bc7f 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008f20:	2300      	movs	r3, #0
 8008f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f24:	f000 bc7b 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8008f28:	4b7c      	ldr	r3, [pc, #496]	@ (800911c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008f30:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008f34:	d108      	bne.n	8008f48 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008f36:	f107 030c 	add.w	r3, r7, #12
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	f000 fde6 	bl	8009b0c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8008f44:	f000 bc6b 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8008f48:	2300      	movs	r3, #0
 8008f4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f4c:	f000 bc67 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8008f50:	4b72      	ldr	r3, [pc, #456]	@ (800911c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008f52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008f54:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8008f58:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8008f5a:	4b70      	ldr	r3, [pc, #448]	@ (800911c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	f003 0304 	and.w	r3, r3, #4
 8008f62:	2b04      	cmp	r3, #4
 8008f64:	d10c      	bne.n	8008f80 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8008f66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d109      	bne.n	8008f80 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008f6c:	4b6b      	ldr	r3, [pc, #428]	@ (800911c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	08db      	lsrs	r3, r3, #3
 8008f72:	f003 0303 	and.w	r3, r3, #3
 8008f76:	4a6a      	ldr	r2, [pc, #424]	@ (8009120 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 8008f78:	fa22 f303 	lsr.w	r3, r2, r3
 8008f7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008f7e:	e01f      	b.n	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8008f80:	4b66      	ldr	r3, [pc, #408]	@ (800911c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f88:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008f8c:	d106      	bne.n	8008f9c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8008f8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008f90:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008f94:	d102      	bne.n	8008f9c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8008f96:	4b63      	ldr	r3, [pc, #396]	@ (8009124 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 8008f98:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008f9a:	e011      	b.n	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8008f9c:	4b5f      	ldr	r3, [pc, #380]	@ (800911c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008fa4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8008fa8:	d106      	bne.n	8008fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8008faa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008fac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008fb0:	d102      	bne.n	8008fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8008fb2:	4b5d      	ldr	r3, [pc, #372]	@ (8009128 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8008fb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008fb6:	e003      	b.n	8008fc0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8008fb8:	2300      	movs	r3, #0
 8008fba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8008fbc:	f000 bc2f 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8008fc0:	f000 bc2d 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8008fc4:	4b59      	ldr	r3, [pc, #356]	@ (800912c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8008fc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fc8:	f000 bc29 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8008fcc:	2300      	movs	r3, #0
 8008fce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008fd0:	f000 bc25 	b.w	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8008fd4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008fd8:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8008fdc:	430b      	orrs	r3, r1
 8008fde:	f040 80a7 	bne.w	8009130 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8008fe2:	4b4e      	ldr	r3, [pc, #312]	@ (800911c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8008fe4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fe6:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8008fea:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8008fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fee:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008ff2:	d054      	beq.n	800909e <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 8008ff4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ff6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8008ffa:	f200 808b 	bhi.w	8009114 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8008ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009000:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009004:	f000 8083 	beq.w	800910e <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8009008:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800900a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800900e:	f200 8081 	bhi.w	8009114 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8009012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009014:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009018:	d02f      	beq.n	800907a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800901a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800901c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009020:	d878      	bhi.n	8009114 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 8009022:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009024:	2b00      	cmp	r3, #0
 8009026:	d004      	beq.n	8009032 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 8009028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800902a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800902e:	d012      	beq.n	8009056 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 8009030:	e070      	b.n	8009114 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009032:	4b3a      	ldr	r3, [pc, #232]	@ (800911c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800903a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800903e:	d107      	bne.n	8009050 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009040:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009044:	4618      	mov	r0, r3
 8009046:	f000 feb5 	bl	8009db4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800904a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800904c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800904e:	e3e6      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009050:	2300      	movs	r3, #0
 8009052:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009054:	e3e3      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009056:	4b31      	ldr	r3, [pc, #196]	@ (800911c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800905e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009062:	d107      	bne.n	8009074 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009064:	f107 0318 	add.w	r3, r7, #24
 8009068:	4618      	mov	r0, r3
 800906a:	f000 fbfb 	bl	8009864 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800906e:	69bb      	ldr	r3, [r7, #24]
 8009070:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009072:	e3d4      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009074:	2300      	movs	r3, #0
 8009076:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009078:	e3d1      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800907a:	4b28      	ldr	r3, [pc, #160]	@ (800911c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009082:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009086:	d107      	bne.n	8009098 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009088:	f107 030c 	add.w	r3, r7, #12
 800908c:	4618      	mov	r0, r3
 800908e:	f000 fd3d 	bl	8009b0c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009096:	e3c2      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009098:	2300      	movs	r3, #0
 800909a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800909c:	e3bf      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800909e:	4b1f      	ldr	r3, [pc, #124]	@ (800911c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80090a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80090a2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80090a6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80090a8:	4b1c      	ldr	r3, [pc, #112]	@ (800911c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	f003 0304 	and.w	r3, r3, #4
 80090b0:	2b04      	cmp	r3, #4
 80090b2:	d10c      	bne.n	80090ce <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 80090b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d109      	bne.n	80090ce <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80090ba:	4b18      	ldr	r3, [pc, #96]	@ (800911c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	08db      	lsrs	r3, r3, #3
 80090c0:	f003 0303 	and.w	r3, r3, #3
 80090c4:	4a16      	ldr	r2, [pc, #88]	@ (8009120 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80090c6:	fa22 f303 	lsr.w	r3, r2, r3
 80090ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80090cc:	e01e      	b.n	800910c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80090ce:	4b13      	ldr	r3, [pc, #76]	@ (800911c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80090d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80090da:	d106      	bne.n	80090ea <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 80090dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090de:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80090e2:	d102      	bne.n	80090ea <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80090e4:	4b0f      	ldr	r3, [pc, #60]	@ (8009124 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80090e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80090e8:	e010      	b.n	800910c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80090ea:	4b0c      	ldr	r3, [pc, #48]	@ (800911c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80090f2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80090f6:	d106      	bne.n	8009106 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 80090f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80090fe:	d102      	bne.n	8009106 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8009100:	4b09      	ldr	r3, [pc, #36]	@ (8009128 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8009102:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009104:	e002      	b.n	800910c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009106:	2300      	movs	r3, #0
 8009108:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 800910a:	e388      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800910c:	e387      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800910e:	4b07      	ldr	r3, [pc, #28]	@ (800912c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8009110:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009112:	e384      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8009114:	2300      	movs	r3, #0
 8009116:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009118:	e381      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800911a:	bf00      	nop
 800911c:	58024400 	.word	0x58024400
 8009120:	03d09000 	.word	0x03d09000
 8009124:	003d0900 	.word	0x003d0900
 8009128:	017d7840 	.word	0x017d7840
 800912c:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8009130:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009134:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8009138:	430b      	orrs	r3, r1
 800913a:	f040 809c 	bne.w	8009276 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800913e:	4b9e      	ldr	r3, [pc, #632]	@ (80093b8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009142:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8009146:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8009148:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800914a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800914e:	d054      	beq.n	80091fa <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 8009150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009152:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009156:	f200 808b 	bhi.w	8009270 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800915a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800915c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009160:	f000 8083 	beq.w	800926a <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 8009164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009166:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800916a:	f200 8081 	bhi.w	8009270 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800916e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009170:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009174:	d02f      	beq.n	80091d6 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 8009176:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009178:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800917c:	d878      	bhi.n	8009270 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800917e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009180:	2b00      	cmp	r3, #0
 8009182:	d004      	beq.n	800918e <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 8009184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009186:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800918a:	d012      	beq.n	80091b2 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800918c:	e070      	b.n	8009270 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800918e:	4b8a      	ldr	r3, [pc, #552]	@ (80093b8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009196:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800919a:	d107      	bne.n	80091ac <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800919c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80091a0:	4618      	mov	r0, r3
 80091a2:	f000 fe07 	bl	8009db4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80091a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80091aa:	e338      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80091ac:	2300      	movs	r3, #0
 80091ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80091b0:	e335      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80091b2:	4b81      	ldr	r3, [pc, #516]	@ (80093b8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80091ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80091be:	d107      	bne.n	80091d0 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80091c0:	f107 0318 	add.w	r3, r7, #24
 80091c4:	4618      	mov	r0, r3
 80091c6:	f000 fb4d 	bl	8009864 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80091ca:	69bb      	ldr	r3, [r7, #24]
 80091cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80091ce:	e326      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80091d0:	2300      	movs	r3, #0
 80091d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80091d4:	e323      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80091d6:	4b78      	ldr	r3, [pc, #480]	@ (80093b8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80091de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80091e2:	d107      	bne.n	80091f4 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80091e4:	f107 030c 	add.w	r3, r7, #12
 80091e8:	4618      	mov	r0, r3
 80091ea:	f000 fc8f 	bl	8009b0c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80091f2:	e314      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80091f4:	2300      	movs	r3, #0
 80091f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80091f8:	e311      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80091fa:	4b6f      	ldr	r3, [pc, #444]	@ (80093b8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80091fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80091fe:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009202:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009204:	4b6c      	ldr	r3, [pc, #432]	@ (80093b8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	f003 0304 	and.w	r3, r3, #4
 800920c:	2b04      	cmp	r3, #4
 800920e:	d10c      	bne.n	800922a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 8009210:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009212:	2b00      	cmp	r3, #0
 8009214:	d109      	bne.n	800922a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009216:	4b68      	ldr	r3, [pc, #416]	@ (80093b8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	08db      	lsrs	r3, r3, #3
 800921c:	f003 0303 	and.w	r3, r3, #3
 8009220:	4a66      	ldr	r2, [pc, #408]	@ (80093bc <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8009222:	fa22 f303 	lsr.w	r3, r2, r3
 8009226:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009228:	e01e      	b.n	8009268 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800922a:	4b63      	ldr	r3, [pc, #396]	@ (80093b8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009232:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009236:	d106      	bne.n	8009246 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 8009238:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800923a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800923e:	d102      	bne.n	8009246 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009240:	4b5f      	ldr	r3, [pc, #380]	@ (80093c0 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 8009242:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009244:	e010      	b.n	8009268 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8009246:	4b5c      	ldr	r3, [pc, #368]	@ (80093b8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800924e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009252:	d106      	bne.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 8009254:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009256:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800925a:	d102      	bne.n	8009262 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800925c:	4b59      	ldr	r3, [pc, #356]	@ (80093c4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800925e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009260:	e002      	b.n	8009268 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8009262:	2300      	movs	r3, #0
 8009264:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8009266:	e2da      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009268:	e2d9      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800926a:	4b57      	ldr	r3, [pc, #348]	@ (80093c8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800926c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800926e:	e2d6      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 8009270:	2300      	movs	r3, #0
 8009272:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009274:	e2d3      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8009276:	e9d7 2300 	ldrd	r2, r3, [r7]
 800927a:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800927e:	430b      	orrs	r3, r1
 8009280:	f040 80a7 	bne.w	80093d2 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8009284:	4b4c      	ldr	r3, [pc, #304]	@ (80093b8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009286:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009288:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800928c:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800928e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009290:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009294:	d055      	beq.n	8009342 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 8009296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009298:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800929c:	f200 8096 	bhi.w	80093cc <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80092a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092a2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80092a6:	f000 8084 	beq.w	80093b2 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 80092aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092ac:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80092b0:	f200 808c 	bhi.w	80093cc <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80092b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80092ba:	d030      	beq.n	800931e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 80092bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092be:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80092c2:	f200 8083 	bhi.w	80093cc <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 80092c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d004      	beq.n	80092d6 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 80092cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092d2:	d012      	beq.n	80092fa <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 80092d4:	e07a      	b.n	80093cc <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80092d6:	4b38      	ldr	r3, [pc, #224]	@ (80093b8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80092de:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80092e2:	d107      	bne.n	80092f4 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80092e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80092e8:	4618      	mov	r0, r3
 80092ea:	f000 fd63 	bl	8009db4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80092ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80092f2:	e294      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80092f4:	2300      	movs	r3, #0
 80092f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80092f8:	e291      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80092fa:	4b2f      	ldr	r3, [pc, #188]	@ (80093b8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009302:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009306:	d107      	bne.n	8009318 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009308:	f107 0318 	add.w	r3, r7, #24
 800930c:	4618      	mov	r0, r3
 800930e:	f000 faa9 	bl	8009864 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009312:	69bb      	ldr	r3, [r7, #24]
 8009314:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009316:	e282      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009318:	2300      	movs	r3, #0
 800931a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800931c:	e27f      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800931e:	4b26      	ldr	r3, [pc, #152]	@ (80093b8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009326:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800932a:	d107      	bne.n	800933c <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800932c:	f107 030c 	add.w	r3, r7, #12
 8009330:	4618      	mov	r0, r3
 8009332:	f000 fbeb 	bl	8009b0c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800933a:	e270      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800933c:	2300      	movs	r3, #0
 800933e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009340:	e26d      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009342:	4b1d      	ldr	r3, [pc, #116]	@ (80093b8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009346:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800934a:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800934c:	4b1a      	ldr	r3, [pc, #104]	@ (80093b8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	f003 0304 	and.w	r3, r3, #4
 8009354:	2b04      	cmp	r3, #4
 8009356:	d10c      	bne.n	8009372 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 8009358:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800935a:	2b00      	cmp	r3, #0
 800935c:	d109      	bne.n	8009372 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800935e:	4b16      	ldr	r3, [pc, #88]	@ (80093b8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	08db      	lsrs	r3, r3, #3
 8009364:	f003 0303 	and.w	r3, r3, #3
 8009368:	4a14      	ldr	r2, [pc, #80]	@ (80093bc <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800936a:	fa22 f303 	lsr.w	r3, r2, r3
 800936e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009370:	e01e      	b.n	80093b0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009372:	4b11      	ldr	r3, [pc, #68]	@ (80093b8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800937a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800937e:	d106      	bne.n	800938e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 8009380:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009382:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009386:	d102      	bne.n	800938e <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8009388:	4b0d      	ldr	r3, [pc, #52]	@ (80093c0 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800938a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800938c:	e010      	b.n	80093b0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800938e:	4b0a      	ldr	r3, [pc, #40]	@ (80093b8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009396:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800939a:	d106      	bne.n	80093aa <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800939c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800939e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80093a2:	d102      	bne.n	80093aa <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80093a4:	4b07      	ldr	r3, [pc, #28]	@ (80093c4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80093a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80093a8:	e002      	b.n	80093b0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80093aa:	2300      	movs	r3, #0
 80093ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80093ae:	e236      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80093b0:	e235      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80093b2:	4b05      	ldr	r3, [pc, #20]	@ (80093c8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 80093b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80093b6:	e232      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80093b8:	58024400 	.word	0x58024400
 80093bc:	03d09000 	.word	0x03d09000
 80093c0:	003d0900 	.word	0x003d0900
 80093c4:	017d7840 	.word	0x017d7840
 80093c8:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 80093cc:	2300      	movs	r3, #0
 80093ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80093d0:	e225      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 80093d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80093d6:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80093da:	430b      	orrs	r3, r1
 80093dc:	f040 8085 	bne.w	80094ea <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 80093e0:	4b9c      	ldr	r3, [pc, #624]	@ (8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80093e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093e4:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 80093e8:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 80093ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093ec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80093f0:	d06b      	beq.n	80094ca <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 80093f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80093f8:	d874      	bhi.n	80094e4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 80093fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093fc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009400:	d056      	beq.n	80094b0 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 8009402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009404:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009408:	d86c      	bhi.n	80094e4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800940a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800940c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009410:	d03b      	beq.n	800948a <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8009412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009414:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009418:	d864      	bhi.n	80094e4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800941a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800941c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009420:	d021      	beq.n	8009466 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8009422:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009424:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009428:	d85c      	bhi.n	80094e4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800942a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800942c:	2b00      	cmp	r3, #0
 800942e:	d004      	beq.n	800943a <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 8009430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009432:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009436:	d004      	beq.n	8009442 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 8009438:	e054      	b.n	80094e4 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800943a:	f7fe fb5f 	bl	8007afc <HAL_RCC_GetPCLK1Freq>
 800943e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8009440:	e1ed      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009442:	4b84      	ldr	r3, [pc, #528]	@ (8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800944a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800944e:	d107      	bne.n	8009460 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009450:	f107 0318 	add.w	r3, r7, #24
 8009454:	4618      	mov	r0, r3
 8009456:	f000 fa05 	bl	8009864 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800945a:	69fb      	ldr	r3, [r7, #28]
 800945c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800945e:	e1de      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009460:	2300      	movs	r3, #0
 8009462:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009464:	e1db      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009466:	4b7b      	ldr	r3, [pc, #492]	@ (8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800946e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009472:	d107      	bne.n	8009484 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009474:	f107 030c 	add.w	r3, r7, #12
 8009478:	4618      	mov	r0, r3
 800947a:	f000 fb47 	bl	8009b0c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800947e:	693b      	ldr	r3, [r7, #16]
 8009480:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009482:	e1cc      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009484:	2300      	movs	r3, #0
 8009486:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009488:	e1c9      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800948a:	4b72      	ldr	r3, [pc, #456]	@ (8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	f003 0304 	and.w	r3, r3, #4
 8009492:	2b04      	cmp	r3, #4
 8009494:	d109      	bne.n	80094aa <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009496:	4b6f      	ldr	r3, [pc, #444]	@ (8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	08db      	lsrs	r3, r3, #3
 800949c:	f003 0303 	and.w	r3, r3, #3
 80094a0:	4a6d      	ldr	r2, [pc, #436]	@ (8009658 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 80094a2:	fa22 f303 	lsr.w	r3, r2, r3
 80094a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80094a8:	e1b9      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80094aa:	2300      	movs	r3, #0
 80094ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094ae:	e1b6      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 80094b0:	4b68      	ldr	r3, [pc, #416]	@ (8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80094b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80094bc:	d102      	bne.n	80094c4 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 80094be:	4b67      	ldr	r3, [pc, #412]	@ (800965c <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 80094c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80094c2:	e1ac      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80094c4:	2300      	movs	r3, #0
 80094c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094c8:	e1a9      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80094ca:	4b62      	ldr	r3, [pc, #392]	@ (8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80094d2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80094d6:	d102      	bne.n	80094de <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 80094d8:	4b61      	ldr	r3, [pc, #388]	@ (8009660 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 80094da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80094dc:	e19f      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80094de:	2300      	movs	r3, #0
 80094e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094e2:	e19c      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 80094e4:	2300      	movs	r3, #0
 80094e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80094e8:	e199      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 80094ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80094ee:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 80094f2:	430b      	orrs	r3, r1
 80094f4:	d173      	bne.n	80095de <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80094f6:	4b57      	ldr	r3, [pc, #348]	@ (8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80094f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80094fa:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80094fe:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009502:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009506:	d02f      	beq.n	8009568 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 8009508:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800950a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800950e:	d863      	bhi.n	80095d8 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 8009510:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009512:	2b00      	cmp	r3, #0
 8009514:	d004      	beq.n	8009520 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 8009516:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009518:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800951c:	d012      	beq.n	8009544 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800951e:	e05b      	b.n	80095d8 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009520:	4b4c      	ldr	r3, [pc, #304]	@ (8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009528:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800952c:	d107      	bne.n	800953e <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800952e:	f107 0318 	add.w	r3, r7, #24
 8009532:	4618      	mov	r0, r3
 8009534:	f000 f996 	bl	8009864 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8009538:	69bb      	ldr	r3, [r7, #24]
 800953a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800953c:	e16f      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800953e:	2300      	movs	r3, #0
 8009540:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009542:	e16c      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8009544:	4b43      	ldr	r3, [pc, #268]	@ (8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800954c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009550:	d107      	bne.n	8009562 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009552:	f107 030c 	add.w	r3, r7, #12
 8009556:	4618      	mov	r0, r3
 8009558:	f000 fad8 	bl	8009b0c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800955c:	697b      	ldr	r3, [r7, #20]
 800955e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009560:	e15d      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009562:	2300      	movs	r3, #0
 8009564:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009566:	e15a      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8009568:	4b3a      	ldr	r3, [pc, #232]	@ (8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800956a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800956c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009570:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8009572:	4b38      	ldr	r3, [pc, #224]	@ (8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	f003 0304 	and.w	r3, r3, #4
 800957a:	2b04      	cmp	r3, #4
 800957c:	d10c      	bne.n	8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800957e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009580:	2b00      	cmp	r3, #0
 8009582:	d109      	bne.n	8009598 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009584:	4b33      	ldr	r3, [pc, #204]	@ (8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	08db      	lsrs	r3, r3, #3
 800958a:	f003 0303 	and.w	r3, r3, #3
 800958e:	4a32      	ldr	r2, [pc, #200]	@ (8009658 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 8009590:	fa22 f303 	lsr.w	r3, r2, r3
 8009594:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009596:	e01e      	b.n	80095d6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8009598:	4b2e      	ldr	r3, [pc, #184]	@ (8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80095a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80095a4:	d106      	bne.n	80095b4 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 80095a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095a8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80095ac:	d102      	bne.n	80095b4 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80095ae:	4b2b      	ldr	r3, [pc, #172]	@ (800965c <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 80095b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80095b2:	e010      	b.n	80095d6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80095b4:	4b27      	ldr	r3, [pc, #156]	@ (8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80095bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80095c0:	d106      	bne.n	80095d0 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 80095c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80095c8:	d102      	bne.n	80095d0 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80095ca:	4b25      	ldr	r3, [pc, #148]	@ (8009660 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 80095cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80095ce:	e002      	b.n	80095d6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80095d0:	2300      	movs	r3, #0
 80095d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80095d4:	e123      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 80095d6:	e122      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 80095d8:	2300      	movs	r3, #0
 80095da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80095dc:	e11f      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80095de:	e9d7 2300 	ldrd	r2, r3, [r7]
 80095e2:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80095e6:	430b      	orrs	r3, r1
 80095e8:	d13c      	bne.n	8009664 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80095ea:	4b1a      	ldr	r3, [pc, #104]	@ (8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 80095ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80095ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80095f2:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 80095f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d004      	beq.n	8009604 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 80095fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009600:	d012      	beq.n	8009628 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 8009602:	e023      	b.n	800964c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8009604:	4b13      	ldr	r3, [pc, #76]	@ (8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800960c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009610:	d107      	bne.n	8009622 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8009612:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8009616:	4618      	mov	r0, r3
 8009618:	f000 fbcc 	bl	8009db4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800961c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800961e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009620:	e0fd      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009622:	2300      	movs	r3, #0
 8009624:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009626:	e0fa      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8009628:	4b0a      	ldr	r3, [pc, #40]	@ (8009654 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8009630:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009634:	d107      	bne.n	8009646 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8009636:	f107 0318 	add.w	r3, r7, #24
 800963a:	4618      	mov	r0, r3
 800963c:	f000 f912 	bl	8009864 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8009640:	6a3b      	ldr	r3, [r7, #32]
 8009642:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009644:	e0eb      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009646:	2300      	movs	r3, #0
 8009648:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800964a:	e0e8      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800964c:	2300      	movs	r3, #0
 800964e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009650:	e0e5      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 8009652:	bf00      	nop
 8009654:	58024400 	.word	0x58024400
 8009658:	03d09000 	.word	0x03d09000
 800965c:	003d0900 	.word	0x003d0900
 8009660:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8009664:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009668:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 800966c:	430b      	orrs	r3, r1
 800966e:	f040 8085 	bne.w	800977c <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8009672:	4b6d      	ldr	r3, [pc, #436]	@ (8009828 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009674:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009676:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 800967a:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 800967c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800967e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009682:	d06b      	beq.n	800975c <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 8009684:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009686:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800968a:	d874      	bhi.n	8009776 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800968c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800968e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009692:	d056      	beq.n	8009742 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 8009694:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009696:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800969a:	d86c      	bhi.n	8009776 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800969c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800969e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80096a2:	d03b      	beq.n	800971c <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 80096a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096a6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80096aa:	d864      	bhi.n	8009776 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80096ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096ae:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80096b2:	d021      	beq.n	80096f8 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 80096b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096b6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80096ba:	d85c      	bhi.n	8009776 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 80096bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d004      	beq.n	80096cc <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 80096c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80096c8:	d004      	beq.n	80096d4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 80096ca:	e054      	b.n	8009776 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 80096cc:	f000 f8b4 	bl	8009838 <HAL_RCCEx_GetD3PCLK1Freq>
 80096d0:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80096d2:	e0a4      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80096d4:	4b54      	ldr	r3, [pc, #336]	@ (8009828 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80096dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80096e0:	d107      	bne.n	80096f2 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80096e2:	f107 0318 	add.w	r3, r7, #24
 80096e6:	4618      	mov	r0, r3
 80096e8:	f000 f8bc 	bl	8009864 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80096ec:	69fb      	ldr	r3, [r7, #28]
 80096ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80096f0:	e095      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80096f2:	2300      	movs	r3, #0
 80096f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80096f6:	e092      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80096f8:	4b4b      	ldr	r3, [pc, #300]	@ (8009828 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8009700:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009704:	d107      	bne.n	8009716 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8009706:	f107 030c 	add.w	r3, r7, #12
 800970a:	4618      	mov	r0, r3
 800970c:	f000 f9fe 	bl	8009b0c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8009710:	693b      	ldr	r3, [r7, #16]
 8009712:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009714:	e083      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009716:	2300      	movs	r3, #0
 8009718:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800971a:	e080      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800971c:	4b42      	ldr	r3, [pc, #264]	@ (8009828 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	f003 0304 	and.w	r3, r3, #4
 8009724:	2b04      	cmp	r3, #4
 8009726:	d109      	bne.n	800973c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009728:	4b3f      	ldr	r3, [pc, #252]	@ (8009828 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	08db      	lsrs	r3, r3, #3
 800972e:	f003 0303 	and.w	r3, r3, #3
 8009732:	4a3e      	ldr	r2, [pc, #248]	@ (800982c <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 8009734:	fa22 f303 	lsr.w	r3, r2, r3
 8009738:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800973a:	e070      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800973c:	2300      	movs	r3, #0
 800973e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009740:	e06d      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8009742:	4b39      	ldr	r3, [pc, #228]	@ (8009828 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800974a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800974e:	d102      	bne.n	8009756 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 8009750:	4b37      	ldr	r3, [pc, #220]	@ (8009830 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 8009752:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8009754:	e063      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009756:	2300      	movs	r3, #0
 8009758:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800975a:	e060      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800975c:	4b32      	ldr	r3, [pc, #200]	@ (8009828 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009764:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009768:	d102      	bne.n	8009770 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800976a:	4b32      	ldr	r3, [pc, #200]	@ (8009834 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800976c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800976e:	e056      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 8009770:	2300      	movs	r3, #0
 8009772:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009774:	e053      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8009776:	2300      	movs	r3, #0
 8009778:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800977a:	e050      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800977c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009780:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8009784:	430b      	orrs	r3, r1
 8009786:	d148      	bne.n	800981a <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8009788:	4b27      	ldr	r3, [pc, #156]	@ (8009828 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800978a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800978c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8009790:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8009792:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009794:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009798:	d02a      	beq.n	80097f0 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800979a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800979c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80097a0:	d838      	bhi.n	8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 80097a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d004      	beq.n	80097b2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 80097a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097aa:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80097ae:	d00d      	beq.n	80097cc <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 80097b0:	e030      	b.n	8009814 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80097b2:	4b1d      	ldr	r3, [pc, #116]	@ (8009828 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80097ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80097be:	d102      	bne.n	80097c6 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 80097c0:	4b1c      	ldr	r3, [pc, #112]	@ (8009834 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 80097c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80097c4:	e02b      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80097c6:	2300      	movs	r3, #0
 80097c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80097ca:	e028      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80097cc:	4b16      	ldr	r3, [pc, #88]	@ (8009828 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80097d4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80097d8:	d107      	bne.n	80097ea <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80097da:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80097de:	4618      	mov	r0, r3
 80097e0:	f000 fae8 	bl	8009db4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80097e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80097e8:	e019      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 80097ea:	2300      	movs	r3, #0
 80097ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80097ee:	e016      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80097f0:	4b0d      	ldr	r3, [pc, #52]	@ (8009828 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80097f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80097fc:	d107      	bne.n	800980e <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80097fe:	f107 0318 	add.w	r3, r7, #24
 8009802:	4618      	mov	r0, r3
 8009804:	f000 f82e 	bl	8009864 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8009808:	69fb      	ldr	r3, [r7, #28]
 800980a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800980c:	e007      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800980e:	2300      	movs	r3, #0
 8009810:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009812:	e004      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 8009814:	2300      	movs	r3, #0
 8009816:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009818:	e001      	b.n	800981e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800981a:	2300      	movs	r3, #0
 800981c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 800981e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009820:	4618      	mov	r0, r3
 8009822:	3740      	adds	r7, #64	@ 0x40
 8009824:	46bd      	mov	sp, r7
 8009826:	bd80      	pop	{r7, pc}
 8009828:	58024400 	.word	0x58024400
 800982c:	03d09000 	.word	0x03d09000
 8009830:	003d0900 	.word	0x003d0900
 8009834:	017d7840 	.word	0x017d7840

08009838 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800983c:	f7fe f92e 	bl	8007a9c <HAL_RCC_GetHCLKFreq>
 8009840:	4602      	mov	r2, r0
 8009842:	4b06      	ldr	r3, [pc, #24]	@ (800985c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8009844:	6a1b      	ldr	r3, [r3, #32]
 8009846:	091b      	lsrs	r3, r3, #4
 8009848:	f003 0307 	and.w	r3, r3, #7
 800984c:	4904      	ldr	r1, [pc, #16]	@ (8009860 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800984e:	5ccb      	ldrb	r3, [r1, r3]
 8009850:	f003 031f 	and.w	r3, r3, #31
 8009854:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8009858:	4618      	mov	r0, r3
 800985a:	bd80      	pop	{r7, pc}
 800985c:	58024400 	.word	0x58024400
 8009860:	0800fbac 	.word	0x0800fbac

08009864 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8009864:	b480      	push	{r7}
 8009866:	b089      	sub	sp, #36	@ 0x24
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800986c:	4ba1      	ldr	r3, [pc, #644]	@ (8009af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800986e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009870:	f003 0303 	and.w	r3, r3, #3
 8009874:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8009876:	4b9f      	ldr	r3, [pc, #636]	@ (8009af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009878:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800987a:	0b1b      	lsrs	r3, r3, #12
 800987c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009880:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8009882:	4b9c      	ldr	r3, [pc, #624]	@ (8009af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009886:	091b      	lsrs	r3, r3, #4
 8009888:	f003 0301 	and.w	r3, r3, #1
 800988c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800988e:	4b99      	ldr	r3, [pc, #612]	@ (8009af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009890:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009892:	08db      	lsrs	r3, r3, #3
 8009894:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009898:	693a      	ldr	r2, [r7, #16]
 800989a:	fb02 f303 	mul.w	r3, r2, r3
 800989e:	ee07 3a90 	vmov	s15, r3
 80098a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80098a6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80098aa:	697b      	ldr	r3, [r7, #20]
 80098ac:	2b00      	cmp	r3, #0
 80098ae:	f000 8111 	beq.w	8009ad4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80098b2:	69bb      	ldr	r3, [r7, #24]
 80098b4:	2b02      	cmp	r3, #2
 80098b6:	f000 8083 	beq.w	80099c0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80098ba:	69bb      	ldr	r3, [r7, #24]
 80098bc:	2b02      	cmp	r3, #2
 80098be:	f200 80a1 	bhi.w	8009a04 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80098c2:	69bb      	ldr	r3, [r7, #24]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d003      	beq.n	80098d0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80098c8:	69bb      	ldr	r3, [r7, #24]
 80098ca:	2b01      	cmp	r3, #1
 80098cc:	d056      	beq.n	800997c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80098ce:	e099      	b.n	8009a04 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80098d0:	4b88      	ldr	r3, [pc, #544]	@ (8009af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	f003 0320 	and.w	r3, r3, #32
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d02d      	beq.n	8009938 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80098dc:	4b85      	ldr	r3, [pc, #532]	@ (8009af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	08db      	lsrs	r3, r3, #3
 80098e2:	f003 0303 	and.w	r3, r3, #3
 80098e6:	4a84      	ldr	r2, [pc, #528]	@ (8009af8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 80098e8:	fa22 f303 	lsr.w	r3, r2, r3
 80098ec:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80098ee:	68bb      	ldr	r3, [r7, #8]
 80098f0:	ee07 3a90 	vmov	s15, r3
 80098f4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80098f8:	697b      	ldr	r3, [r7, #20]
 80098fa:	ee07 3a90 	vmov	s15, r3
 80098fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009902:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009906:	4b7b      	ldr	r3, [pc, #492]	@ (8009af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009908:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800990a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800990e:	ee07 3a90 	vmov	s15, r3
 8009912:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009916:	ed97 6a03 	vldr	s12, [r7, #12]
 800991a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009afc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800991e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009922:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009926:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800992a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800992e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009932:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009936:	e087      	b.n	8009a48 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009938:	697b      	ldr	r3, [r7, #20]
 800993a:	ee07 3a90 	vmov	s15, r3
 800993e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009942:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009b00 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8009946:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800994a:	4b6a      	ldr	r3, [pc, #424]	@ (8009af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800994c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800994e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009952:	ee07 3a90 	vmov	s15, r3
 8009956:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800995a:	ed97 6a03 	vldr	s12, [r7, #12]
 800995e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009afc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009962:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009966:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800996a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800996e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009972:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009976:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800997a:	e065      	b.n	8009a48 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800997c:	697b      	ldr	r3, [r7, #20]
 800997e:	ee07 3a90 	vmov	s15, r3
 8009982:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009986:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009b04 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800998a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800998e:	4b59      	ldr	r3, [pc, #356]	@ (8009af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009990:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009992:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009996:	ee07 3a90 	vmov	s15, r3
 800999a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800999e:	ed97 6a03 	vldr	s12, [r7, #12]
 80099a2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009afc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80099a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80099aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80099ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80099b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80099b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80099ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80099be:	e043      	b.n	8009a48 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80099c0:	697b      	ldr	r3, [r7, #20]
 80099c2:	ee07 3a90 	vmov	s15, r3
 80099c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80099ca:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009b08 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80099ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80099d2:	4b48      	ldr	r3, [pc, #288]	@ (8009af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80099d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80099da:	ee07 3a90 	vmov	s15, r3
 80099de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80099e2:	ed97 6a03 	vldr	s12, [r7, #12]
 80099e6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009afc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80099ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80099ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80099f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80099f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80099fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80099fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009a02:	e021      	b.n	8009a48 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8009a04:	697b      	ldr	r3, [r7, #20]
 8009a06:	ee07 3a90 	vmov	s15, r3
 8009a0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a0e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009b04 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8009a12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009a16:	4b37      	ldr	r3, [pc, #220]	@ (8009af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009a18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a1a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009a1e:	ee07 3a90 	vmov	s15, r3
 8009a22:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009a26:	ed97 6a03 	vldr	s12, [r7, #12]
 8009a2a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009afc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8009a2e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009a32:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009a36:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009a3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009a3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009a42:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009a46:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8009a48:	4b2a      	ldr	r3, [pc, #168]	@ (8009af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009a4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a4c:	0a5b      	lsrs	r3, r3, #9
 8009a4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a52:	ee07 3a90 	vmov	s15, r3
 8009a56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a5a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009a5e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009a62:	edd7 6a07 	vldr	s13, [r7, #28]
 8009a66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009a6a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009a6e:	ee17 2a90 	vmov	r2, s15
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8009a76:	4b1f      	ldr	r3, [pc, #124]	@ (8009af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009a78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a7a:	0c1b      	lsrs	r3, r3, #16
 8009a7c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009a80:	ee07 3a90 	vmov	s15, r3
 8009a84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009a88:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009a8c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009a90:	edd7 6a07 	vldr	s13, [r7, #28]
 8009a94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009a98:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009a9c:	ee17 2a90 	vmov	r2, s15
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8009aa4:	4b13      	ldr	r3, [pc, #76]	@ (8009af4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8009aa6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009aa8:	0e1b      	lsrs	r3, r3, #24
 8009aaa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009aae:	ee07 3a90 	vmov	s15, r3
 8009ab2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ab6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009aba:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009abe:	edd7 6a07 	vldr	s13, [r7, #28]
 8009ac2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009ac6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009aca:	ee17 2a90 	vmov	r2, s15
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8009ad2:	e008      	b.n	8009ae6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	2200      	movs	r2, #0
 8009ade:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	2200      	movs	r2, #0
 8009ae4:	609a      	str	r2, [r3, #8]
}
 8009ae6:	bf00      	nop
 8009ae8:	3724      	adds	r7, #36	@ 0x24
 8009aea:	46bd      	mov	sp, r7
 8009aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009af0:	4770      	bx	lr
 8009af2:	bf00      	nop
 8009af4:	58024400 	.word	0x58024400
 8009af8:	03d09000 	.word	0x03d09000
 8009afc:	46000000 	.word	0x46000000
 8009b00:	4c742400 	.word	0x4c742400
 8009b04:	4a742400 	.word	0x4a742400
 8009b08:	4bbebc20 	.word	0x4bbebc20

08009b0c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8009b0c:	b480      	push	{r7}
 8009b0e:	b089      	sub	sp, #36	@ 0x24
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009b14:	4ba1      	ldr	r3, [pc, #644]	@ (8009d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b18:	f003 0303 	and.w	r3, r3, #3
 8009b1c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8009b1e:	4b9f      	ldr	r3, [pc, #636]	@ (8009d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009b20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b22:	0d1b      	lsrs	r3, r3, #20
 8009b24:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009b28:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8009b2a:	4b9c      	ldr	r3, [pc, #624]	@ (8009d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b2e:	0a1b      	lsrs	r3, r3, #8
 8009b30:	f003 0301 	and.w	r3, r3, #1
 8009b34:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8009b36:	4b99      	ldr	r3, [pc, #612]	@ (8009d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009b38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b3a:	08db      	lsrs	r3, r3, #3
 8009b3c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009b40:	693a      	ldr	r2, [r7, #16]
 8009b42:	fb02 f303 	mul.w	r3, r2, r3
 8009b46:	ee07 3a90 	vmov	s15, r3
 8009b4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009b4e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8009b52:	697b      	ldr	r3, [r7, #20]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	f000 8111 	beq.w	8009d7c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8009b5a:	69bb      	ldr	r3, [r7, #24]
 8009b5c:	2b02      	cmp	r3, #2
 8009b5e:	f000 8083 	beq.w	8009c68 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8009b62:	69bb      	ldr	r3, [r7, #24]
 8009b64:	2b02      	cmp	r3, #2
 8009b66:	f200 80a1 	bhi.w	8009cac <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8009b6a:	69bb      	ldr	r3, [r7, #24]
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d003      	beq.n	8009b78 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8009b70:	69bb      	ldr	r3, [r7, #24]
 8009b72:	2b01      	cmp	r3, #1
 8009b74:	d056      	beq.n	8009c24 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8009b76:	e099      	b.n	8009cac <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009b78:	4b88      	ldr	r3, [pc, #544]	@ (8009d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	f003 0320 	and.w	r3, r3, #32
 8009b80:	2b00      	cmp	r3, #0
 8009b82:	d02d      	beq.n	8009be0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009b84:	4b85      	ldr	r3, [pc, #532]	@ (8009d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	08db      	lsrs	r3, r3, #3
 8009b8a:	f003 0303 	and.w	r3, r3, #3
 8009b8e:	4a84      	ldr	r2, [pc, #528]	@ (8009da0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8009b90:	fa22 f303 	lsr.w	r3, r2, r3
 8009b94:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009b96:	68bb      	ldr	r3, [r7, #8]
 8009b98:	ee07 3a90 	vmov	s15, r3
 8009b9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ba0:	697b      	ldr	r3, [r7, #20]
 8009ba2:	ee07 3a90 	vmov	s15, r3
 8009ba6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009baa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009bae:	4b7b      	ldr	r3, [pc, #492]	@ (8009d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bb6:	ee07 3a90 	vmov	s15, r3
 8009bba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009bbe:	ed97 6a03 	vldr	s12, [r7, #12]
 8009bc2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8009da4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009bc6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009bca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009bce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009bd2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009bd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009bda:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009bde:	e087      	b.n	8009cf0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009be0:	697b      	ldr	r3, [r7, #20]
 8009be2:	ee07 3a90 	vmov	s15, r3
 8009be6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009bea:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8009da8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8009bee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009bf2:	4b6a      	ldr	r3, [pc, #424]	@ (8009d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bf6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bfa:	ee07 3a90 	vmov	s15, r3
 8009bfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c02:	ed97 6a03 	vldr	s12, [r7, #12]
 8009c06:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8009da4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009c0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009c0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009c12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009c16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009c1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009c22:	e065      	b.n	8009cf0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009c24:	697b      	ldr	r3, [r7, #20]
 8009c26:	ee07 3a90 	vmov	s15, r3
 8009c2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c2e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8009dac <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009c32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009c36:	4b59      	ldr	r3, [pc, #356]	@ (8009d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c3e:	ee07 3a90 	vmov	s15, r3
 8009c42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c46:	ed97 6a03 	vldr	s12, [r7, #12]
 8009c4a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8009da4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009c4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009c52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009c56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009c5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009c5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009c66:	e043      	b.n	8009cf0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009c68:	697b      	ldr	r3, [r7, #20]
 8009c6a:	ee07 3a90 	vmov	s15, r3
 8009c6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009c72:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8009db0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8009c76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009c7a:	4b48      	ldr	r3, [pc, #288]	@ (8009d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009c82:	ee07 3a90 	vmov	s15, r3
 8009c86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009c8a:	ed97 6a03 	vldr	s12, [r7, #12]
 8009c8e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8009da4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009c92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009c96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009c9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009c9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009ca2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ca6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009caa:	e021      	b.n	8009cf0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8009cac:	697b      	ldr	r3, [r7, #20]
 8009cae:	ee07 3a90 	vmov	s15, r3
 8009cb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009cb6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009dac <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8009cba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009cbe:	4b37      	ldr	r3, [pc, #220]	@ (8009d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009cc6:	ee07 3a90 	vmov	s15, r3
 8009cca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009cce:	ed97 6a03 	vldr	s12, [r7, #12]
 8009cd2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8009da4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8009cd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009cda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009cde:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009ce2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009ce6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009cea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009cee:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8009cf0:	4b2a      	ldr	r3, [pc, #168]	@ (8009d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cf4:	0a5b      	lsrs	r3, r3, #9
 8009cf6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009cfa:	ee07 3a90 	vmov	s15, r3
 8009cfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d02:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009d06:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009d0a:	edd7 6a07 	vldr	s13, [r7, #28]
 8009d0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009d12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009d16:	ee17 2a90 	vmov	r2, s15
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8009d1e:	4b1f      	ldr	r3, [pc, #124]	@ (8009d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d22:	0c1b      	lsrs	r3, r3, #16
 8009d24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009d28:	ee07 3a90 	vmov	s15, r3
 8009d2c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d30:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009d34:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009d38:	edd7 6a07 	vldr	s13, [r7, #28]
 8009d3c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009d40:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009d44:	ee17 2a90 	vmov	r2, s15
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8009d4c:	4b13      	ldr	r3, [pc, #76]	@ (8009d9c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8009d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009d50:	0e1b      	lsrs	r3, r3, #24
 8009d52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009d56:	ee07 3a90 	vmov	s15, r3
 8009d5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009d5e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009d62:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009d66:	edd7 6a07 	vldr	s13, [r7, #28]
 8009d6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009d6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009d72:	ee17 2a90 	vmov	r2, s15
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8009d7a:	e008      	b.n	8009d8e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8009d7c:	687b      	ldr	r3, [r7, #4]
 8009d7e:	2200      	movs	r2, #0
 8009d80:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	2200      	movs	r2, #0
 8009d86:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	609a      	str	r2, [r3, #8]
}
 8009d8e:	bf00      	nop
 8009d90:	3724      	adds	r7, #36	@ 0x24
 8009d92:	46bd      	mov	sp, r7
 8009d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d98:	4770      	bx	lr
 8009d9a:	bf00      	nop
 8009d9c:	58024400 	.word	0x58024400
 8009da0:	03d09000 	.word	0x03d09000
 8009da4:	46000000 	.word	0x46000000
 8009da8:	4c742400 	.word	0x4c742400
 8009dac:	4a742400 	.word	0x4a742400
 8009db0:	4bbebc20 	.word	0x4bbebc20

08009db4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8009db4:	b480      	push	{r7}
 8009db6:	b089      	sub	sp, #36	@ 0x24
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8009dbc:	4ba0      	ldr	r3, [pc, #640]	@ (800a040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dc0:	f003 0303 	and.w	r3, r3, #3
 8009dc4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8009dc6:	4b9e      	ldr	r3, [pc, #632]	@ (800a040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009dc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009dca:	091b      	lsrs	r3, r3, #4
 8009dcc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009dd0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8009dd2:	4b9b      	ldr	r3, [pc, #620]	@ (800a040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009dd6:	f003 0301 	and.w	r3, r3, #1
 8009dda:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8009ddc:	4b98      	ldr	r3, [pc, #608]	@ (800a040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009dde:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009de0:	08db      	lsrs	r3, r3, #3
 8009de2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8009de6:	693a      	ldr	r2, [r7, #16]
 8009de8:	fb02 f303 	mul.w	r3, r2, r3
 8009dec:	ee07 3a90 	vmov	s15, r3
 8009df0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009df4:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8009df8:	697b      	ldr	r3, [r7, #20]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	f000 8111 	beq.w	800a022 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8009e00:	69bb      	ldr	r3, [r7, #24]
 8009e02:	2b02      	cmp	r3, #2
 8009e04:	f000 8083 	beq.w	8009f0e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8009e08:	69bb      	ldr	r3, [r7, #24]
 8009e0a:	2b02      	cmp	r3, #2
 8009e0c:	f200 80a1 	bhi.w	8009f52 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8009e10:	69bb      	ldr	r3, [r7, #24]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d003      	beq.n	8009e1e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8009e16:	69bb      	ldr	r3, [r7, #24]
 8009e18:	2b01      	cmp	r3, #1
 8009e1a:	d056      	beq.n	8009eca <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8009e1c:	e099      	b.n	8009f52 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8009e1e:	4b88      	ldr	r3, [pc, #544]	@ (800a040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	f003 0320 	and.w	r3, r3, #32
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d02d      	beq.n	8009e86 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8009e2a:	4b85      	ldr	r3, [pc, #532]	@ (800a040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	08db      	lsrs	r3, r3, #3
 8009e30:	f003 0303 	and.w	r3, r3, #3
 8009e34:	4a83      	ldr	r2, [pc, #524]	@ (800a044 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8009e36:	fa22 f303 	lsr.w	r3, r2, r3
 8009e3a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009e3c:	68bb      	ldr	r3, [r7, #8]
 8009e3e:	ee07 3a90 	vmov	s15, r3
 8009e42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e46:	697b      	ldr	r3, [r7, #20]
 8009e48:	ee07 3a90 	vmov	s15, r3
 8009e4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e50:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e54:	4b7a      	ldr	r3, [pc, #488]	@ (800a040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009e56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009e5c:	ee07 3a90 	vmov	s15, r3
 8009e60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009e64:	ed97 6a03 	vldr	s12, [r7, #12]
 8009e68:	eddf 5a77 	vldr	s11, [pc, #476]	@ 800a048 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009e6c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009e70:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009e74:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009e78:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009e7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009e80:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8009e84:	e087      	b.n	8009f96 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009e86:	697b      	ldr	r3, [r7, #20]
 8009e88:	ee07 3a90 	vmov	s15, r3
 8009e8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009e90:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 800a04c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009e94:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009e98:	4b69      	ldr	r3, [pc, #420]	@ (800a040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009e9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ea0:	ee07 3a90 	vmov	s15, r3
 8009ea4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009ea8:	ed97 6a03 	vldr	s12, [r7, #12]
 8009eac:	eddf 5a66 	vldr	s11, [pc, #408]	@ 800a048 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009eb0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009eb4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009eb8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009ebc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009ec0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009ec4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009ec8:	e065      	b.n	8009f96 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009eca:	697b      	ldr	r3, [r7, #20]
 8009ecc:	ee07 3a90 	vmov	s15, r3
 8009ed0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009ed4:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 800a050 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8009ed8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009edc:	4b58      	ldr	r3, [pc, #352]	@ (800a040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ee0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ee4:	ee07 3a90 	vmov	s15, r3
 8009ee8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009eec:	ed97 6a03 	vldr	s12, [r7, #12]
 8009ef0:	eddf 5a55 	vldr	s11, [pc, #340]	@ 800a048 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009ef4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009ef8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009efc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009f00:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009f04:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f08:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009f0c:	e043      	b.n	8009f96 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009f0e:	697b      	ldr	r3, [r7, #20]
 8009f10:	ee07 3a90 	vmov	s15, r3
 8009f14:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f18:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800a054 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8009f1c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009f20:	4b47      	ldr	r3, [pc, #284]	@ (800a040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009f22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f28:	ee07 3a90 	vmov	s15, r3
 8009f2c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009f30:	ed97 6a03 	vldr	s12, [r7, #12]
 8009f34:	eddf 5a44 	vldr	s11, [pc, #272]	@ 800a048 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009f38:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009f3c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009f40:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009f44:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009f48:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f4c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009f50:	e021      	b.n	8009f96 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8009f52:	697b      	ldr	r3, [r7, #20]
 8009f54:	ee07 3a90 	vmov	s15, r3
 8009f58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f5c:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800a04c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8009f60:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009f64:	4b36      	ldr	r3, [pc, #216]	@ (800a040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009f66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009f6c:	ee07 3a90 	vmov	s15, r3
 8009f70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009f74:	ed97 6a03 	vldr	s12, [r7, #12]
 8009f78:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800a048 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8009f7c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8009f80:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8009f84:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8009f88:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8009f8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009f90:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8009f94:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8009f96:	4b2a      	ldr	r3, [pc, #168]	@ (800a040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f9a:	0a5b      	lsrs	r3, r3, #9
 8009f9c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009fa0:	ee07 3a90 	vmov	s15, r3
 8009fa4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009fa8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009fac:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009fb0:	edd7 6a07 	vldr	s13, [r7, #28]
 8009fb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009fb8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009fbc:	ee17 2a90 	vmov	r2, s15
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8009fc4:	4b1e      	ldr	r3, [pc, #120]	@ (800a040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009fc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fc8:	0c1b      	lsrs	r3, r3, #16
 8009fca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009fce:	ee07 3a90 	vmov	s15, r3
 8009fd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009fd6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8009fda:	ee37 7a87 	vadd.f32	s14, s15, s14
 8009fde:	edd7 6a07 	vldr	s13, [r7, #28]
 8009fe2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009fe6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8009fea:	ee17 2a90 	vmov	r2, s15
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8009ff2:	4b13      	ldr	r3, [pc, #76]	@ (800a040 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8009ff4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ff6:	0e1b      	lsrs	r3, r3, #24
 8009ff8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009ffc:	ee07 3a90 	vmov	s15, r3
 800a000:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a004:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a008:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a00c:	edd7 6a07 	vldr	s13, [r7, #28]
 800a010:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a014:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a018:	ee17 2a90 	vmov	r2, s15
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800a020:	e008      	b.n	800a034 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	2200      	movs	r2, #0
 800a026:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	2200      	movs	r2, #0
 800a02c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	2200      	movs	r2, #0
 800a032:	609a      	str	r2, [r3, #8]
}
 800a034:	bf00      	nop
 800a036:	3724      	adds	r7, #36	@ 0x24
 800a038:	46bd      	mov	sp, r7
 800a03a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a03e:	4770      	bx	lr
 800a040:	58024400 	.word	0x58024400
 800a044:	03d09000 	.word	0x03d09000
 800a048:	46000000 	.word	0x46000000
 800a04c:	4c742400 	.word	0x4c742400
 800a050:	4a742400 	.word	0x4a742400
 800a054:	4bbebc20 	.word	0x4bbebc20

0800a058 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800a058:	b580      	push	{r7, lr}
 800a05a:	b084      	sub	sp, #16
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	6078      	str	r0, [r7, #4]
 800a060:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a062:	2300      	movs	r3, #0
 800a064:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a066:	4b53      	ldr	r3, [pc, #332]	@ (800a1b4 <RCCEx_PLL2_Config+0x15c>)
 800a068:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a06a:	f003 0303 	and.w	r3, r3, #3
 800a06e:	2b03      	cmp	r3, #3
 800a070:	d101      	bne.n	800a076 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800a072:	2301      	movs	r3, #1
 800a074:	e099      	b.n	800a1aa <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800a076:	4b4f      	ldr	r3, [pc, #316]	@ (800a1b4 <RCCEx_PLL2_Config+0x15c>)
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	4a4e      	ldr	r2, [pc, #312]	@ (800a1b4 <RCCEx_PLL2_Config+0x15c>)
 800a07c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a080:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a082:	f7f8 fbf5 	bl	8002870 <HAL_GetTick>
 800a086:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a088:	e008      	b.n	800a09c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a08a:	f7f8 fbf1 	bl	8002870 <HAL_GetTick>
 800a08e:	4602      	mov	r2, r0
 800a090:	68bb      	ldr	r3, [r7, #8]
 800a092:	1ad3      	subs	r3, r2, r3
 800a094:	2b02      	cmp	r3, #2
 800a096:	d901      	bls.n	800a09c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a098:	2303      	movs	r3, #3
 800a09a:	e086      	b.n	800a1aa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a09c:	4b45      	ldr	r3, [pc, #276]	@ (800a1b4 <RCCEx_PLL2_Config+0x15c>)
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d1f0      	bne.n	800a08a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800a0a8:	4b42      	ldr	r3, [pc, #264]	@ (800a1b4 <RCCEx_PLL2_Config+0x15c>)
 800a0aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0ac:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	031b      	lsls	r3, r3, #12
 800a0b6:	493f      	ldr	r1, [pc, #252]	@ (800a1b4 <RCCEx_PLL2_Config+0x15c>)
 800a0b8:	4313      	orrs	r3, r2
 800a0ba:	628b      	str	r3, [r1, #40]	@ 0x28
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	685b      	ldr	r3, [r3, #4]
 800a0c0:	3b01      	subs	r3, #1
 800a0c2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	689b      	ldr	r3, [r3, #8]
 800a0ca:	3b01      	subs	r3, #1
 800a0cc:	025b      	lsls	r3, r3, #9
 800a0ce:	b29b      	uxth	r3, r3
 800a0d0:	431a      	orrs	r2, r3
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	68db      	ldr	r3, [r3, #12]
 800a0d6:	3b01      	subs	r3, #1
 800a0d8:	041b      	lsls	r3, r3, #16
 800a0da:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a0de:	431a      	orrs	r2, r3
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	691b      	ldr	r3, [r3, #16]
 800a0e4:	3b01      	subs	r3, #1
 800a0e6:	061b      	lsls	r3, r3, #24
 800a0e8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a0ec:	4931      	ldr	r1, [pc, #196]	@ (800a1b4 <RCCEx_PLL2_Config+0x15c>)
 800a0ee:	4313      	orrs	r3, r2
 800a0f0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800a0f2:	4b30      	ldr	r3, [pc, #192]	@ (800a1b4 <RCCEx_PLL2_Config+0x15c>)
 800a0f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0f6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	695b      	ldr	r3, [r3, #20]
 800a0fe:	492d      	ldr	r1, [pc, #180]	@ (800a1b4 <RCCEx_PLL2_Config+0x15c>)
 800a100:	4313      	orrs	r3, r2
 800a102:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800a104:	4b2b      	ldr	r3, [pc, #172]	@ (800a1b4 <RCCEx_PLL2_Config+0x15c>)
 800a106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a108:	f023 0220 	bic.w	r2, r3, #32
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	699b      	ldr	r3, [r3, #24]
 800a110:	4928      	ldr	r1, [pc, #160]	@ (800a1b4 <RCCEx_PLL2_Config+0x15c>)
 800a112:	4313      	orrs	r3, r2
 800a114:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800a116:	4b27      	ldr	r3, [pc, #156]	@ (800a1b4 <RCCEx_PLL2_Config+0x15c>)
 800a118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a11a:	4a26      	ldr	r2, [pc, #152]	@ (800a1b4 <RCCEx_PLL2_Config+0x15c>)
 800a11c:	f023 0310 	bic.w	r3, r3, #16
 800a120:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a122:	4b24      	ldr	r3, [pc, #144]	@ (800a1b4 <RCCEx_PLL2_Config+0x15c>)
 800a124:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a126:	4b24      	ldr	r3, [pc, #144]	@ (800a1b8 <RCCEx_PLL2_Config+0x160>)
 800a128:	4013      	ands	r3, r2
 800a12a:	687a      	ldr	r2, [r7, #4]
 800a12c:	69d2      	ldr	r2, [r2, #28]
 800a12e:	00d2      	lsls	r2, r2, #3
 800a130:	4920      	ldr	r1, [pc, #128]	@ (800a1b4 <RCCEx_PLL2_Config+0x15c>)
 800a132:	4313      	orrs	r3, r2
 800a134:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800a136:	4b1f      	ldr	r3, [pc, #124]	@ (800a1b4 <RCCEx_PLL2_Config+0x15c>)
 800a138:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a13a:	4a1e      	ldr	r2, [pc, #120]	@ (800a1b4 <RCCEx_PLL2_Config+0x15c>)
 800a13c:	f043 0310 	orr.w	r3, r3, #16
 800a140:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a142:	683b      	ldr	r3, [r7, #0]
 800a144:	2b00      	cmp	r3, #0
 800a146:	d106      	bne.n	800a156 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800a148:	4b1a      	ldr	r3, [pc, #104]	@ (800a1b4 <RCCEx_PLL2_Config+0x15c>)
 800a14a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a14c:	4a19      	ldr	r2, [pc, #100]	@ (800a1b4 <RCCEx_PLL2_Config+0x15c>)
 800a14e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a152:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a154:	e00f      	b.n	800a176 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a156:	683b      	ldr	r3, [r7, #0]
 800a158:	2b01      	cmp	r3, #1
 800a15a:	d106      	bne.n	800a16a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800a15c:	4b15      	ldr	r3, [pc, #84]	@ (800a1b4 <RCCEx_PLL2_Config+0x15c>)
 800a15e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a160:	4a14      	ldr	r2, [pc, #80]	@ (800a1b4 <RCCEx_PLL2_Config+0x15c>)
 800a162:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a166:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a168:	e005      	b.n	800a176 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800a16a:	4b12      	ldr	r3, [pc, #72]	@ (800a1b4 <RCCEx_PLL2_Config+0x15c>)
 800a16c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a16e:	4a11      	ldr	r2, [pc, #68]	@ (800a1b4 <RCCEx_PLL2_Config+0x15c>)
 800a170:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a174:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800a176:	4b0f      	ldr	r3, [pc, #60]	@ (800a1b4 <RCCEx_PLL2_Config+0x15c>)
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	4a0e      	ldr	r2, [pc, #56]	@ (800a1b4 <RCCEx_PLL2_Config+0x15c>)
 800a17c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a180:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a182:	f7f8 fb75 	bl	8002870 <HAL_GetTick>
 800a186:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a188:	e008      	b.n	800a19c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a18a:	f7f8 fb71 	bl	8002870 <HAL_GetTick>
 800a18e:	4602      	mov	r2, r0
 800a190:	68bb      	ldr	r3, [r7, #8]
 800a192:	1ad3      	subs	r3, r2, r3
 800a194:	2b02      	cmp	r3, #2
 800a196:	d901      	bls.n	800a19c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a198:	2303      	movs	r3, #3
 800a19a:	e006      	b.n	800a1aa <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a19c:	4b05      	ldr	r3, [pc, #20]	@ (800a1b4 <RCCEx_PLL2_Config+0x15c>)
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d0f0      	beq.n	800a18a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800a1a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1aa:	4618      	mov	r0, r3
 800a1ac:	3710      	adds	r7, #16
 800a1ae:	46bd      	mov	sp, r7
 800a1b0:	bd80      	pop	{r7, pc}
 800a1b2:	bf00      	nop
 800a1b4:	58024400 	.word	0x58024400
 800a1b8:	ffff0007 	.word	0xffff0007

0800a1bc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800a1bc:	b580      	push	{r7, lr}
 800a1be:	b084      	sub	sp, #16
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	6078      	str	r0, [r7, #4]
 800a1c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a1ca:	4b53      	ldr	r3, [pc, #332]	@ (800a318 <RCCEx_PLL3_Config+0x15c>)
 800a1cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a1ce:	f003 0303 	and.w	r3, r3, #3
 800a1d2:	2b03      	cmp	r3, #3
 800a1d4:	d101      	bne.n	800a1da <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800a1d6:	2301      	movs	r3, #1
 800a1d8:	e099      	b.n	800a30e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800a1da:	4b4f      	ldr	r3, [pc, #316]	@ (800a318 <RCCEx_PLL3_Config+0x15c>)
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	4a4e      	ldr	r2, [pc, #312]	@ (800a318 <RCCEx_PLL3_Config+0x15c>)
 800a1e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a1e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a1e6:	f7f8 fb43 	bl	8002870 <HAL_GetTick>
 800a1ea:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a1ec:	e008      	b.n	800a200 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a1ee:	f7f8 fb3f 	bl	8002870 <HAL_GetTick>
 800a1f2:	4602      	mov	r2, r0
 800a1f4:	68bb      	ldr	r3, [r7, #8]
 800a1f6:	1ad3      	subs	r3, r2, r3
 800a1f8:	2b02      	cmp	r3, #2
 800a1fa:	d901      	bls.n	800a200 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a1fc:	2303      	movs	r3, #3
 800a1fe:	e086      	b.n	800a30e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800a200:	4b45      	ldr	r3, [pc, #276]	@ (800a318 <RCCEx_PLL3_Config+0x15c>)
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d1f0      	bne.n	800a1ee <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800a20c:	4b42      	ldr	r3, [pc, #264]	@ (800a318 <RCCEx_PLL3_Config+0x15c>)
 800a20e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a210:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	051b      	lsls	r3, r3, #20
 800a21a:	493f      	ldr	r1, [pc, #252]	@ (800a318 <RCCEx_PLL3_Config+0x15c>)
 800a21c:	4313      	orrs	r3, r2
 800a21e:	628b      	str	r3, [r1, #40]	@ 0x28
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	685b      	ldr	r3, [r3, #4]
 800a224:	3b01      	subs	r3, #1
 800a226:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	689b      	ldr	r3, [r3, #8]
 800a22e:	3b01      	subs	r3, #1
 800a230:	025b      	lsls	r3, r3, #9
 800a232:	b29b      	uxth	r3, r3
 800a234:	431a      	orrs	r2, r3
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	68db      	ldr	r3, [r3, #12]
 800a23a:	3b01      	subs	r3, #1
 800a23c:	041b      	lsls	r3, r3, #16
 800a23e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a242:	431a      	orrs	r2, r3
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	691b      	ldr	r3, [r3, #16]
 800a248:	3b01      	subs	r3, #1
 800a24a:	061b      	lsls	r3, r3, #24
 800a24c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a250:	4931      	ldr	r1, [pc, #196]	@ (800a318 <RCCEx_PLL3_Config+0x15c>)
 800a252:	4313      	orrs	r3, r2
 800a254:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800a256:	4b30      	ldr	r3, [pc, #192]	@ (800a318 <RCCEx_PLL3_Config+0x15c>)
 800a258:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a25a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	695b      	ldr	r3, [r3, #20]
 800a262:	492d      	ldr	r1, [pc, #180]	@ (800a318 <RCCEx_PLL3_Config+0x15c>)
 800a264:	4313      	orrs	r3, r2
 800a266:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800a268:	4b2b      	ldr	r3, [pc, #172]	@ (800a318 <RCCEx_PLL3_Config+0x15c>)
 800a26a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a26c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	699b      	ldr	r3, [r3, #24]
 800a274:	4928      	ldr	r1, [pc, #160]	@ (800a318 <RCCEx_PLL3_Config+0x15c>)
 800a276:	4313      	orrs	r3, r2
 800a278:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800a27a:	4b27      	ldr	r3, [pc, #156]	@ (800a318 <RCCEx_PLL3_Config+0x15c>)
 800a27c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a27e:	4a26      	ldr	r2, [pc, #152]	@ (800a318 <RCCEx_PLL3_Config+0x15c>)
 800a280:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a284:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800a286:	4b24      	ldr	r3, [pc, #144]	@ (800a318 <RCCEx_PLL3_Config+0x15c>)
 800a288:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a28a:	4b24      	ldr	r3, [pc, #144]	@ (800a31c <RCCEx_PLL3_Config+0x160>)
 800a28c:	4013      	ands	r3, r2
 800a28e:	687a      	ldr	r2, [r7, #4]
 800a290:	69d2      	ldr	r2, [r2, #28]
 800a292:	00d2      	lsls	r2, r2, #3
 800a294:	4920      	ldr	r1, [pc, #128]	@ (800a318 <RCCEx_PLL3_Config+0x15c>)
 800a296:	4313      	orrs	r3, r2
 800a298:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800a29a:	4b1f      	ldr	r3, [pc, #124]	@ (800a318 <RCCEx_PLL3_Config+0x15c>)
 800a29c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a29e:	4a1e      	ldr	r2, [pc, #120]	@ (800a318 <RCCEx_PLL3_Config+0x15c>)
 800a2a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a2a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a2a6:	683b      	ldr	r3, [r7, #0]
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d106      	bne.n	800a2ba <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800a2ac:	4b1a      	ldr	r3, [pc, #104]	@ (800a318 <RCCEx_PLL3_Config+0x15c>)
 800a2ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2b0:	4a19      	ldr	r2, [pc, #100]	@ (800a318 <RCCEx_PLL3_Config+0x15c>)
 800a2b2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800a2b6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a2b8:	e00f      	b.n	800a2da <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a2ba:	683b      	ldr	r3, [r7, #0]
 800a2bc:	2b01      	cmp	r3, #1
 800a2be:	d106      	bne.n	800a2ce <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800a2c0:	4b15      	ldr	r3, [pc, #84]	@ (800a318 <RCCEx_PLL3_Config+0x15c>)
 800a2c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2c4:	4a14      	ldr	r2, [pc, #80]	@ (800a318 <RCCEx_PLL3_Config+0x15c>)
 800a2c6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a2ca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a2cc:	e005      	b.n	800a2da <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800a2ce:	4b12      	ldr	r3, [pc, #72]	@ (800a318 <RCCEx_PLL3_Config+0x15c>)
 800a2d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2d2:	4a11      	ldr	r2, [pc, #68]	@ (800a318 <RCCEx_PLL3_Config+0x15c>)
 800a2d4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a2d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800a2da:	4b0f      	ldr	r3, [pc, #60]	@ (800a318 <RCCEx_PLL3_Config+0x15c>)
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	4a0e      	ldr	r2, [pc, #56]	@ (800a318 <RCCEx_PLL3_Config+0x15c>)
 800a2e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a2e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a2e6:	f7f8 fac3 	bl	8002870 <HAL_GetTick>
 800a2ea:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a2ec:	e008      	b.n	800a300 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800a2ee:	f7f8 fabf 	bl	8002870 <HAL_GetTick>
 800a2f2:	4602      	mov	r2, r0
 800a2f4:	68bb      	ldr	r3, [r7, #8]
 800a2f6:	1ad3      	subs	r3, r2, r3
 800a2f8:	2b02      	cmp	r3, #2
 800a2fa:	d901      	bls.n	800a300 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a2fc:	2303      	movs	r3, #3
 800a2fe:	e006      	b.n	800a30e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800a300:	4b05      	ldr	r3, [pc, #20]	@ (800a318 <RCCEx_PLL3_Config+0x15c>)
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d0f0      	beq.n	800a2ee <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800a30c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a30e:	4618      	mov	r0, r3
 800a310:	3710      	adds	r7, #16
 800a312:	46bd      	mov	sp, r7
 800a314:	bd80      	pop	{r7, pc}
 800a316:	bf00      	nop
 800a318:	58024400 	.word	0x58024400
 800a31c:	ffff0007 	.word	0xffff0007

0800a320 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a320:	b580      	push	{r7, lr}
 800a322:	b084      	sub	sp, #16
 800a324:	af00      	add	r7, sp, #0
 800a326:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d101      	bne.n	800a332 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a32e:	2301      	movs	r3, #1
 800a330:	e10f      	b.n	800a552 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	2200      	movs	r2, #0
 800a336:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	4a87      	ldr	r2, [pc, #540]	@ (800a55c <HAL_SPI_Init+0x23c>)
 800a33e:	4293      	cmp	r3, r2
 800a340:	d00f      	beq.n	800a362 <HAL_SPI_Init+0x42>
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	4a86      	ldr	r2, [pc, #536]	@ (800a560 <HAL_SPI_Init+0x240>)
 800a348:	4293      	cmp	r3, r2
 800a34a:	d00a      	beq.n	800a362 <HAL_SPI_Init+0x42>
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	4a84      	ldr	r2, [pc, #528]	@ (800a564 <HAL_SPI_Init+0x244>)
 800a352:	4293      	cmp	r3, r2
 800a354:	d005      	beq.n	800a362 <HAL_SPI_Init+0x42>
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	68db      	ldr	r3, [r3, #12]
 800a35a:	2b0f      	cmp	r3, #15
 800a35c:	d901      	bls.n	800a362 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800a35e:	2301      	movs	r3, #1
 800a360:	e0f7      	b.n	800a552 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800a362:	6878      	ldr	r0, [r7, #4]
 800a364:	f000 fbbc 	bl	800aae0 <SPI_GetPacketSize>
 800a368:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	4a7b      	ldr	r2, [pc, #492]	@ (800a55c <HAL_SPI_Init+0x23c>)
 800a370:	4293      	cmp	r3, r2
 800a372:	d00c      	beq.n	800a38e <HAL_SPI_Init+0x6e>
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	4a79      	ldr	r2, [pc, #484]	@ (800a560 <HAL_SPI_Init+0x240>)
 800a37a:	4293      	cmp	r3, r2
 800a37c:	d007      	beq.n	800a38e <HAL_SPI_Init+0x6e>
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	4a78      	ldr	r2, [pc, #480]	@ (800a564 <HAL_SPI_Init+0x244>)
 800a384:	4293      	cmp	r3, r2
 800a386:	d002      	beq.n	800a38e <HAL_SPI_Init+0x6e>
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	2b08      	cmp	r3, #8
 800a38c:	d811      	bhi.n	800a3b2 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800a392:	4a72      	ldr	r2, [pc, #456]	@ (800a55c <HAL_SPI_Init+0x23c>)
 800a394:	4293      	cmp	r3, r2
 800a396:	d009      	beq.n	800a3ac <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	4a70      	ldr	r2, [pc, #448]	@ (800a560 <HAL_SPI_Init+0x240>)
 800a39e:	4293      	cmp	r3, r2
 800a3a0:	d004      	beq.n	800a3ac <HAL_SPI_Init+0x8c>
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	4a6f      	ldr	r2, [pc, #444]	@ (800a564 <HAL_SPI_Init+0x244>)
 800a3a8:	4293      	cmp	r3, r2
 800a3aa:	d104      	bne.n	800a3b6 <HAL_SPI_Init+0x96>
 800a3ac:	68fb      	ldr	r3, [r7, #12]
 800a3ae:	2b10      	cmp	r3, #16
 800a3b0:	d901      	bls.n	800a3b6 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800a3b2:	2301      	movs	r3, #1
 800a3b4:	e0cd      	b.n	800a552 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a3bc:	b2db      	uxtb	r3, r3
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d106      	bne.n	800a3d0 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	2200      	movs	r2, #0
 800a3c6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a3ca:	6878      	ldr	r0, [r7, #4]
 800a3cc:	f7f7 fd62 	bl	8001e94 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	2202      	movs	r2, #2
 800a3d4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	681a      	ldr	r2, [r3, #0]
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	f022 0201 	bic.w	r2, r2, #1
 800a3e6:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	689b      	ldr	r3, [r3, #8]
 800a3ee:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800a3f2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	699b      	ldr	r3, [r3, #24]
 800a3f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800a3fc:	d119      	bne.n	800a432 <HAL_SPI_Init+0x112>
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	685b      	ldr	r3, [r3, #4]
 800a402:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a406:	d103      	bne.n	800a410 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800a40c:	2b00      	cmp	r3, #0
 800a40e:	d008      	beq.n	800a422 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800a414:	2b00      	cmp	r3, #0
 800a416:	d10c      	bne.n	800a432 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800a41c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a420:	d107      	bne.n	800a432 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	681a      	ldr	r2, [r3, #0]
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800a430:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	685b      	ldr	r3, [r3, #4]
 800a436:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a43a:	2b00      	cmp	r3, #0
 800a43c:	d00f      	beq.n	800a45e <HAL_SPI_Init+0x13e>
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	68db      	ldr	r3, [r3, #12]
 800a442:	2b06      	cmp	r3, #6
 800a444:	d90b      	bls.n	800a45e <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	430a      	orrs	r2, r1
 800a45a:	601a      	str	r2, [r3, #0]
 800a45c:	e007      	b.n	800a46e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	681a      	ldr	r2, [r3, #0]
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a46c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	69da      	ldr	r2, [r3, #28]
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a476:	431a      	orrs	r2, r3
 800a478:	68bb      	ldr	r3, [r7, #8]
 800a47a:	431a      	orrs	r2, r3
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a480:	ea42 0103 	orr.w	r1, r2, r3
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	68da      	ldr	r2, [r3, #12]
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	430a      	orrs	r2, r1
 800a48e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a498:	431a      	orrs	r2, r3
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a49e:	431a      	orrs	r2, r3
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	699b      	ldr	r3, [r3, #24]
 800a4a4:	431a      	orrs	r2, r3
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	691b      	ldr	r3, [r3, #16]
 800a4aa:	431a      	orrs	r2, r3
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	695b      	ldr	r3, [r3, #20]
 800a4b0:	431a      	orrs	r2, r3
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	6a1b      	ldr	r3, [r3, #32]
 800a4b6:	431a      	orrs	r2, r3
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	685b      	ldr	r3, [r3, #4]
 800a4bc:	431a      	orrs	r2, r3
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a4c2:	431a      	orrs	r2, r3
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	689b      	ldr	r3, [r3, #8]
 800a4c8:	431a      	orrs	r2, r3
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a4ce:	ea42 0103 	orr.w	r1, r2, r3
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800a4d6:	687b      	ldr	r3, [r7, #4]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	430a      	orrs	r2, r1
 800a4dc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	685b      	ldr	r3, [r3, #4]
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d113      	bne.n	800a50e <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	689b      	ldr	r3, [r3, #8]
 800a4ec:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a4f8:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	689b      	ldr	r3, [r3, #8]
 800a500:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800a50c:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	f022 0201 	bic.w	r2, r2, #1
 800a51c:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	685b      	ldr	r3, [r3, #4]
 800a522:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a526:	2b00      	cmp	r3, #0
 800a528:	d00a      	beq.n	800a540 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	68db      	ldr	r3, [r3, #12]
 800a530:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	430a      	orrs	r2, r1
 800a53e:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	2200      	movs	r2, #0
 800a544:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	2201      	movs	r2, #1
 800a54c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800a550:	2300      	movs	r3, #0
}
 800a552:	4618      	mov	r0, r3
 800a554:	3710      	adds	r7, #16
 800a556:	46bd      	mov	sp, r7
 800a558:	bd80      	pop	{r7, pc}
 800a55a:	bf00      	nop
 800a55c:	40013000 	.word	0x40013000
 800a560:	40003800 	.word	0x40003800
 800a564:	40003c00 	.word	0x40003c00

0800a568 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a568:	b580      	push	{r7, lr}
 800a56a:	b088      	sub	sp, #32
 800a56c:	af02      	add	r7, sp, #8
 800a56e:	60f8      	str	r0, [r7, #12]
 800a570:	60b9      	str	r1, [r7, #8]
 800a572:	603b      	str	r3, [r7, #0]
 800a574:	4613      	mov	r3, r2
 800a576:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	3320      	adds	r3, #32
 800a57e:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a580:	f7f8 f976 	bl	8002870 <HAL_GetTick>
 800a584:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a58c:	b2db      	uxtb	r3, r3
 800a58e:	2b01      	cmp	r3, #1
 800a590:	d001      	beq.n	800a596 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800a592:	2302      	movs	r3, #2
 800a594:	e1d1      	b.n	800a93a <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800a596:	68bb      	ldr	r3, [r7, #8]
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d002      	beq.n	800a5a2 <HAL_SPI_Transmit+0x3a>
 800a59c:	88fb      	ldrh	r3, [r7, #6]
 800a59e:	2b00      	cmp	r3, #0
 800a5a0:	d101      	bne.n	800a5a6 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800a5a2:	2301      	movs	r3, #1
 800a5a4:	e1c9      	b.n	800a93a <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800a5ac:	2b01      	cmp	r3, #1
 800a5ae:	d101      	bne.n	800a5b4 <HAL_SPI_Transmit+0x4c>
 800a5b0:	2302      	movs	r3, #2
 800a5b2:	e1c2      	b.n	800a93a <HAL_SPI_Transmit+0x3d2>
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	2201      	movs	r2, #1
 800a5b8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	2203      	movs	r2, #3
 800a5c0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	68ba      	ldr	r2, [r7, #8]
 800a5d0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	88fa      	ldrh	r2, [r7, #6]
 800a5d6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	88fa      	ldrh	r2, [r7, #6]
 800a5de:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	2200      	movs	r2, #0
 800a5ec:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	2200      	movs	r2, #0
 800a5fc:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	2200      	movs	r2, #0
 800a602:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	689b      	ldr	r3, [r3, #8]
 800a608:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 800a60c:	d108      	bne.n	800a620 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	681a      	ldr	r2, [r3, #0]
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a61c:	601a      	str	r2, [r3, #0]
 800a61e:	e009      	b.n	800a634 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	68db      	ldr	r3, [r3, #12]
 800a626:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800a632:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	685a      	ldr	r2, [r3, #4]
 800a63a:	4b96      	ldr	r3, [pc, #600]	@ (800a894 <HAL_SPI_Transmit+0x32c>)
 800a63c:	4013      	ands	r3, r2
 800a63e:	88f9      	ldrh	r1, [r7, #6]
 800a640:	68fa      	ldr	r2, [r7, #12]
 800a642:	6812      	ldr	r2, [r2, #0]
 800a644:	430b      	orrs	r3, r1
 800a646:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	681a      	ldr	r2, [r3, #0]
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	f042 0201 	orr.w	r2, r2, #1
 800a656:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	685b      	ldr	r3, [r3, #4]
 800a65c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800a660:	d107      	bne.n	800a672 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800a662:	68fb      	ldr	r3, [r7, #12]
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	681a      	ldr	r2, [r3, #0]
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a670:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	68db      	ldr	r3, [r3, #12]
 800a676:	2b0f      	cmp	r3, #15
 800a678:	d947      	bls.n	800a70a <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800a67a:	e03f      	b.n	800a6fc <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	695b      	ldr	r3, [r3, #20]
 800a682:	f003 0302 	and.w	r3, r3, #2
 800a686:	2b02      	cmp	r3, #2
 800a688:	d114      	bne.n	800a6b4 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	6812      	ldr	r2, [r2, #0]
 800a694:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a69a:	1d1a      	adds	r2, r3, #4
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a6a6:	b29b      	uxth	r3, r3
 800a6a8:	3b01      	subs	r3, #1
 800a6aa:	b29a      	uxth	r2, r3
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800a6b2:	e023      	b.n	800a6fc <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a6b4:	f7f8 f8dc 	bl	8002870 <HAL_GetTick>
 800a6b8:	4602      	mov	r2, r0
 800a6ba:	693b      	ldr	r3, [r7, #16]
 800a6bc:	1ad3      	subs	r3, r2, r3
 800a6be:	683a      	ldr	r2, [r7, #0]
 800a6c0:	429a      	cmp	r2, r3
 800a6c2:	d803      	bhi.n	800a6cc <HAL_SPI_Transmit+0x164>
 800a6c4:	683b      	ldr	r3, [r7, #0]
 800a6c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6ca:	d102      	bne.n	800a6d2 <HAL_SPI_Transmit+0x16a>
 800a6cc:	683b      	ldr	r3, [r7, #0]
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d114      	bne.n	800a6fc <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a6d2:	68f8      	ldr	r0, [r7, #12]
 800a6d4:	f000 f936 	bl	800a944 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a6de:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	2201      	movs	r2, #1
 800a6ec:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800a6f8:	2303      	movs	r3, #3
 800a6fa:	e11e      	b.n	800a93a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a702:	b29b      	uxth	r3, r3
 800a704:	2b00      	cmp	r3, #0
 800a706:	d1b9      	bne.n	800a67c <HAL_SPI_Transmit+0x114>
 800a708:	e0f1      	b.n	800a8ee <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	68db      	ldr	r3, [r3, #12]
 800a70e:	2b07      	cmp	r3, #7
 800a710:	f240 80e6 	bls.w	800a8e0 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800a714:	e05d      	b.n	800a7d2 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	695b      	ldr	r3, [r3, #20]
 800a71c:	f003 0302 	and.w	r3, r3, #2
 800a720:	2b02      	cmp	r3, #2
 800a722:	d132      	bne.n	800a78a <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a72a:	b29b      	uxth	r3, r3
 800a72c:	2b01      	cmp	r3, #1
 800a72e:	d918      	bls.n	800a762 <HAL_SPI_Transmit+0x1fa>
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a734:	2b00      	cmp	r3, #0
 800a736:	d014      	beq.n	800a762 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	6812      	ldr	r2, [r2, #0]
 800a742:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a748:	1d1a      	adds	r2, r3, #4
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a754:	b29b      	uxth	r3, r3
 800a756:	3b02      	subs	r3, #2
 800a758:	b29a      	uxth	r2, r3
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800a760:	e037      	b.n	800a7d2 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a766:	881a      	ldrh	r2, [r3, #0]
 800a768:	697b      	ldr	r3, [r7, #20]
 800a76a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a770:	1c9a      	adds	r2, r3, #2
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a77c:	b29b      	uxth	r3, r3
 800a77e:	3b01      	subs	r3, #1
 800a780:	b29a      	uxth	r2, r3
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800a788:	e023      	b.n	800a7d2 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a78a:	f7f8 f871 	bl	8002870 <HAL_GetTick>
 800a78e:	4602      	mov	r2, r0
 800a790:	693b      	ldr	r3, [r7, #16]
 800a792:	1ad3      	subs	r3, r2, r3
 800a794:	683a      	ldr	r2, [r7, #0]
 800a796:	429a      	cmp	r2, r3
 800a798:	d803      	bhi.n	800a7a2 <HAL_SPI_Transmit+0x23a>
 800a79a:	683b      	ldr	r3, [r7, #0]
 800a79c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a7a0:	d102      	bne.n	800a7a8 <HAL_SPI_Transmit+0x240>
 800a7a2:	683b      	ldr	r3, [r7, #0]
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d114      	bne.n	800a7d2 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a7a8:	68f8      	ldr	r0, [r7, #12]
 800a7aa:	f000 f8cb 	bl	800a944 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a7b4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	2201      	movs	r2, #1
 800a7c2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a7c6:	68fb      	ldr	r3, [r7, #12]
 800a7c8:	2200      	movs	r2, #0
 800a7ca:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800a7ce:	2303      	movs	r3, #3
 800a7d0:	e0b3      	b.n	800a93a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a7d8:	b29b      	uxth	r3, r3
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d19b      	bne.n	800a716 <HAL_SPI_Transmit+0x1ae>
 800a7de:	e086      	b.n	800a8ee <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	681b      	ldr	r3, [r3, #0]
 800a7e4:	695b      	ldr	r3, [r3, #20]
 800a7e6:	f003 0302 	and.w	r3, r3, #2
 800a7ea:	2b02      	cmp	r3, #2
 800a7ec:	d154      	bne.n	800a898 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a7f4:	b29b      	uxth	r3, r3
 800a7f6:	2b03      	cmp	r3, #3
 800a7f8:	d918      	bls.n	800a82c <HAL_SPI_Transmit+0x2c4>
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a7fe:	2b40      	cmp	r3, #64	@ 0x40
 800a800:	d914      	bls.n	800a82c <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800a802:	68fb      	ldr	r3, [r7, #12]
 800a804:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	6812      	ldr	r2, [r2, #0]
 800a80c:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a812:	1d1a      	adds	r2, r3, #4
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a81e:	b29b      	uxth	r3, r3
 800a820:	3b04      	subs	r3, #4
 800a822:	b29a      	uxth	r2, r3
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800a82a:	e059      	b.n	800a8e0 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a832:	b29b      	uxth	r3, r3
 800a834:	2b01      	cmp	r3, #1
 800a836:	d917      	bls.n	800a868 <HAL_SPI_Transmit+0x300>
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d013      	beq.n	800a868 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a844:	881a      	ldrh	r2, [r3, #0]
 800a846:	697b      	ldr	r3, [r7, #20]
 800a848:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a84e:	1c9a      	adds	r2, r3, #2
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a85a:	b29b      	uxth	r3, r3
 800a85c:	3b02      	subs	r3, #2
 800a85e:	b29a      	uxth	r2, r3
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800a866:	e03b      	b.n	800a8e0 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	3320      	adds	r3, #32
 800a872:	7812      	ldrb	r2, [r2, #0]
 800a874:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a87a:	1c5a      	adds	r2, r3, #1
 800a87c:	68fb      	ldr	r3, [r7, #12]
 800a87e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a886:	b29b      	uxth	r3, r3
 800a888:	3b01      	subs	r3, #1
 800a88a:	b29a      	uxth	r2, r3
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 800a892:	e025      	b.n	800a8e0 <HAL_SPI_Transmit+0x378>
 800a894:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a898:	f7f7 ffea 	bl	8002870 <HAL_GetTick>
 800a89c:	4602      	mov	r2, r0
 800a89e:	693b      	ldr	r3, [r7, #16]
 800a8a0:	1ad3      	subs	r3, r2, r3
 800a8a2:	683a      	ldr	r2, [r7, #0]
 800a8a4:	429a      	cmp	r2, r3
 800a8a6:	d803      	bhi.n	800a8b0 <HAL_SPI_Transmit+0x348>
 800a8a8:	683b      	ldr	r3, [r7, #0]
 800a8aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a8ae:	d102      	bne.n	800a8b6 <HAL_SPI_Transmit+0x34e>
 800a8b0:	683b      	ldr	r3, [r7, #0]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d114      	bne.n	800a8e0 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800a8b6:	68f8      	ldr	r0, [r7, #12]
 800a8b8:	f000 f844 	bl	800a944 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a8c2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	2201      	movs	r2, #1
 800a8d0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	2200      	movs	r2, #0
 800a8d8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800a8dc:	2303      	movs	r3, #3
 800a8de:	e02c      	b.n	800a93a <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800a8e6:	b29b      	uxth	r3, r3
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	f47f af79 	bne.w	800a7e0 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800a8ee:	693b      	ldr	r3, [r7, #16]
 800a8f0:	9300      	str	r3, [sp, #0]
 800a8f2:	683b      	ldr	r3, [r7, #0]
 800a8f4:	2200      	movs	r2, #0
 800a8f6:	2108      	movs	r1, #8
 800a8f8:	68f8      	ldr	r0, [r7, #12]
 800a8fa:	f000 f8c3 	bl	800aa84 <SPI_WaitOnFlagUntilTimeout>
 800a8fe:	4603      	mov	r3, r0
 800a900:	2b00      	cmp	r3, #0
 800a902:	d007      	beq.n	800a914 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a90a:	f043 0220 	orr.w	r2, r3, #32
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800a914:	68f8      	ldr	r0, [r7, #12]
 800a916:	f000 f815 	bl	800a944 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	2201      	movs	r2, #1
 800a91e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	2200      	movs	r2, #0
 800a926:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a930:	2b00      	cmp	r3, #0
 800a932:	d001      	beq.n	800a938 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 800a934:	2301      	movs	r3, #1
 800a936:	e000      	b.n	800a93a <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 800a938:	2300      	movs	r3, #0
  }
}
 800a93a:	4618      	mov	r0, r3
 800a93c:	3718      	adds	r7, #24
 800a93e:	46bd      	mov	sp, r7
 800a940:	bd80      	pop	{r7, pc}
 800a942:	bf00      	nop

0800a944 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800a944:	b480      	push	{r7}
 800a946:	b085      	sub	sp, #20
 800a948:	af00      	add	r7, sp, #0
 800a94a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	695b      	ldr	r3, [r3, #20]
 800a952:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	699a      	ldr	r2, [r3, #24]
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	f042 0208 	orr.w	r2, r2, #8
 800a962:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	699a      	ldr	r2, [r3, #24]
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	f042 0210 	orr.w	r2, r2, #16
 800a972:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	681a      	ldr	r2, [r3, #0]
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	f022 0201 	bic.w	r2, r2, #1
 800a982:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	6919      	ldr	r1, [r3, #16]
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	681a      	ldr	r2, [r3, #0]
 800a98e:	4b3c      	ldr	r3, [pc, #240]	@ (800aa80 <SPI_CloseTransfer+0x13c>)
 800a990:	400b      	ands	r3, r1
 800a992:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	689a      	ldr	r2, [r3, #8]
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 800a9a2:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a9aa:	b2db      	uxtb	r3, r3
 800a9ac:	2b04      	cmp	r3, #4
 800a9ae:	d014      	beq.n	800a9da <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	f003 0320 	and.w	r3, r3, #32
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d00f      	beq.n	800a9da <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a9c0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	699a      	ldr	r2, [r3, #24]
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	f042 0220 	orr.w	r2, r2, #32
 800a9d8:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800a9e0:	b2db      	uxtb	r3, r3
 800a9e2:	2b03      	cmp	r3, #3
 800a9e4:	d014      	beq.n	800aa10 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d00f      	beq.n	800aa10 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a9f6:	f043 0204 	orr.w	r2, r3, #4
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	699a      	ldr	r2, [r3, #24]
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800aa0e:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d00f      	beq.n	800aa3a <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aa20:	f043 0201 	orr.w	r2, r3, #1
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	699a      	ldr	r2, [r3, #24]
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800aa38:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d00f      	beq.n	800aa64 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800aa4a:	f043 0208 	orr.w	r2, r3, #8
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	681b      	ldr	r3, [r3, #0]
 800aa58:	699a      	ldr	r2, [r3, #24]
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800aa62:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	2200      	movs	r2, #0
 800aa68:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	2200      	movs	r2, #0
 800aa70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 800aa74:	bf00      	nop
 800aa76:	3714      	adds	r7, #20
 800aa78:	46bd      	mov	sp, r7
 800aa7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7e:	4770      	bx	lr
 800aa80:	fffffc90 	.word	0xfffffc90

0800aa84 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b084      	sub	sp, #16
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	60f8      	str	r0, [r7, #12]
 800aa8c:	60b9      	str	r1, [r7, #8]
 800aa8e:	603b      	str	r3, [r7, #0]
 800aa90:	4613      	mov	r3, r2
 800aa92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800aa94:	e010      	b.n	800aab8 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800aa96:	f7f7 feeb 	bl	8002870 <HAL_GetTick>
 800aa9a:	4602      	mov	r2, r0
 800aa9c:	69bb      	ldr	r3, [r7, #24]
 800aa9e:	1ad3      	subs	r3, r2, r3
 800aaa0:	683a      	ldr	r2, [r7, #0]
 800aaa2:	429a      	cmp	r2, r3
 800aaa4:	d803      	bhi.n	800aaae <SPI_WaitOnFlagUntilTimeout+0x2a>
 800aaa6:	683b      	ldr	r3, [r7, #0]
 800aaa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aaac:	d102      	bne.n	800aab4 <SPI_WaitOnFlagUntilTimeout+0x30>
 800aaae:	683b      	ldr	r3, [r7, #0]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d101      	bne.n	800aab8 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800aab4:	2303      	movs	r3, #3
 800aab6:	e00f      	b.n	800aad8 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	695a      	ldr	r2, [r3, #20]
 800aabe:	68bb      	ldr	r3, [r7, #8]
 800aac0:	4013      	ands	r3, r2
 800aac2:	68ba      	ldr	r2, [r7, #8]
 800aac4:	429a      	cmp	r2, r3
 800aac6:	bf0c      	ite	eq
 800aac8:	2301      	moveq	r3, #1
 800aaca:	2300      	movne	r3, #0
 800aacc:	b2db      	uxtb	r3, r3
 800aace:	461a      	mov	r2, r3
 800aad0:	79fb      	ldrb	r3, [r7, #7]
 800aad2:	429a      	cmp	r2, r3
 800aad4:	d0df      	beq.n	800aa96 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800aad6:	2300      	movs	r3, #0
}
 800aad8:	4618      	mov	r0, r3
 800aada:	3710      	adds	r7, #16
 800aadc:	46bd      	mov	sp, r7
 800aade:	bd80      	pop	{r7, pc}

0800aae0 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 800aae0:	b480      	push	{r7}
 800aae2:	b085      	sub	sp, #20
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aaec:	095b      	lsrs	r3, r3, #5
 800aaee:	3301      	adds	r3, #1
 800aaf0:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	68db      	ldr	r3, [r3, #12]
 800aaf6:	3301      	adds	r3, #1
 800aaf8:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800aafa:	68bb      	ldr	r3, [r7, #8]
 800aafc:	3307      	adds	r3, #7
 800aafe:	08db      	lsrs	r3, r3, #3
 800ab00:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800ab02:	68bb      	ldr	r3, [r7, #8]
 800ab04:	68fa      	ldr	r2, [r7, #12]
 800ab06:	fb02 f303 	mul.w	r3, r2, r3
}
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	3714      	adds	r7, #20
 800ab0e:	46bd      	mov	sp, r7
 800ab10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab14:	4770      	bx	lr

0800ab16 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ab16:	b580      	push	{r7, lr}
 800ab18:	b082      	sub	sp, #8
 800ab1a:	af00      	add	r7, sp, #0
 800ab1c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d101      	bne.n	800ab28 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ab24:	2301      	movs	r3, #1
 800ab26:	e049      	b.n	800abbc <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ab2e:	b2db      	uxtb	r3, r3
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d106      	bne.n	800ab42 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	2200      	movs	r2, #0
 800ab38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ab3c:	6878      	ldr	r0, [r7, #4]
 800ab3e:	f7f7 faff 	bl	8002140 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	2202      	movs	r2, #2
 800ab46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681a      	ldr	r2, [r3, #0]
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	3304      	adds	r3, #4
 800ab52:	4619      	mov	r1, r3
 800ab54:	4610      	mov	r0, r2
 800ab56:	f000 f949 	bl	800adec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	2201      	movs	r2, #1
 800ab5e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	2201      	movs	r2, #1
 800ab66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	2201      	movs	r2, #1
 800ab6e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	2201      	movs	r2, #1
 800ab76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	2201      	movs	r2, #1
 800ab7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	2201      	movs	r2, #1
 800ab86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	2201      	movs	r2, #1
 800ab8e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	2201      	movs	r2, #1
 800ab96:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	2201      	movs	r2, #1
 800ab9e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	2201      	movs	r2, #1
 800aba6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	2201      	movs	r2, #1
 800abae:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	2201      	movs	r2, #1
 800abb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800abba:	2300      	movs	r3, #0
}
 800abbc:	4618      	mov	r0, r3
 800abbe:	3708      	adds	r7, #8
 800abc0:	46bd      	mov	sp, r7
 800abc2:	bd80      	pop	{r7, pc}

0800abc4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b086      	sub	sp, #24
 800abc8:	af00      	add	r7, sp, #0
 800abca:	60f8      	str	r0, [r7, #12]
 800abcc:	60b9      	str	r1, [r7, #8]
 800abce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800abd0:	2300      	movs	r3, #0
 800abd2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800abda:	2b01      	cmp	r3, #1
 800abdc:	d101      	bne.n	800abe2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800abde:	2302      	movs	r3, #2
 800abe0:	e0ff      	b.n	800ade2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	2201      	movs	r2, #1
 800abe6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	2b14      	cmp	r3, #20
 800abee:	f200 80f0 	bhi.w	800add2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800abf2:	a201      	add	r2, pc, #4	@ (adr r2, 800abf8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800abf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abf8:	0800ac4d 	.word	0x0800ac4d
 800abfc:	0800add3 	.word	0x0800add3
 800ac00:	0800add3 	.word	0x0800add3
 800ac04:	0800add3 	.word	0x0800add3
 800ac08:	0800ac8d 	.word	0x0800ac8d
 800ac0c:	0800add3 	.word	0x0800add3
 800ac10:	0800add3 	.word	0x0800add3
 800ac14:	0800add3 	.word	0x0800add3
 800ac18:	0800accf 	.word	0x0800accf
 800ac1c:	0800add3 	.word	0x0800add3
 800ac20:	0800add3 	.word	0x0800add3
 800ac24:	0800add3 	.word	0x0800add3
 800ac28:	0800ad0f 	.word	0x0800ad0f
 800ac2c:	0800add3 	.word	0x0800add3
 800ac30:	0800add3 	.word	0x0800add3
 800ac34:	0800add3 	.word	0x0800add3
 800ac38:	0800ad51 	.word	0x0800ad51
 800ac3c:	0800add3 	.word	0x0800add3
 800ac40:	0800add3 	.word	0x0800add3
 800ac44:	0800add3 	.word	0x0800add3
 800ac48:	0800ad91 	.word	0x0800ad91
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	68b9      	ldr	r1, [r7, #8]
 800ac52:	4618      	mov	r0, r3
 800ac54:	f000 f976 	bl	800af44 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ac58:	68fb      	ldr	r3, [r7, #12]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	699a      	ldr	r2, [r3, #24]
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	f042 0208 	orr.w	r2, r2, #8
 800ac66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	699a      	ldr	r2, [r3, #24]
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	681b      	ldr	r3, [r3, #0]
 800ac72:	f022 0204 	bic.w	r2, r2, #4
 800ac76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	6999      	ldr	r1, [r3, #24]
 800ac7e:	68bb      	ldr	r3, [r7, #8]
 800ac80:	691a      	ldr	r2, [r3, #16]
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	430a      	orrs	r2, r1
 800ac88:	619a      	str	r2, [r3, #24]
      break;
 800ac8a:	e0a5      	b.n	800add8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	68b9      	ldr	r1, [r7, #8]
 800ac92:	4618      	mov	r0, r3
 800ac94:	f000 f9e6 	bl	800b064 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	699a      	ldr	r2, [r3, #24]
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	681b      	ldr	r3, [r3, #0]
 800aca2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aca6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	699a      	ldr	r2, [r3, #24]
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800acb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	6999      	ldr	r1, [r3, #24]
 800acbe:	68bb      	ldr	r3, [r7, #8]
 800acc0:	691b      	ldr	r3, [r3, #16]
 800acc2:	021a      	lsls	r2, r3, #8
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	430a      	orrs	r2, r1
 800acca:	619a      	str	r2, [r3, #24]
      break;
 800accc:	e084      	b.n	800add8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	68b9      	ldr	r1, [r7, #8]
 800acd4:	4618      	mov	r0, r3
 800acd6:	f000 fa4f 	bl	800b178 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	69da      	ldr	r2, [r3, #28]
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	681b      	ldr	r3, [r3, #0]
 800ace4:	f042 0208 	orr.w	r2, r2, #8
 800ace8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	681b      	ldr	r3, [r3, #0]
 800acee:	69da      	ldr	r2, [r3, #28]
 800acf0:	68fb      	ldr	r3, [r7, #12]
 800acf2:	681b      	ldr	r3, [r3, #0]
 800acf4:	f022 0204 	bic.w	r2, r2, #4
 800acf8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	681b      	ldr	r3, [r3, #0]
 800acfe:	69d9      	ldr	r1, [r3, #28]
 800ad00:	68bb      	ldr	r3, [r7, #8]
 800ad02:	691a      	ldr	r2, [r3, #16]
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	430a      	orrs	r2, r1
 800ad0a:	61da      	str	r2, [r3, #28]
      break;
 800ad0c:	e064      	b.n	800add8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	68b9      	ldr	r1, [r7, #8]
 800ad14:	4618      	mov	r0, r3
 800ad16:	f000 fab7 	bl	800b288 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ad1a:	68fb      	ldr	r3, [r7, #12]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	69da      	ldr	r2, [r3, #28]
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ad28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	681b      	ldr	r3, [r3, #0]
 800ad2e:	69da      	ldr	r2, [r3, #28]
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	681b      	ldr	r3, [r3, #0]
 800ad34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ad38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ad3a:	68fb      	ldr	r3, [r7, #12]
 800ad3c:	681b      	ldr	r3, [r3, #0]
 800ad3e:	69d9      	ldr	r1, [r3, #28]
 800ad40:	68bb      	ldr	r3, [r7, #8]
 800ad42:	691b      	ldr	r3, [r3, #16]
 800ad44:	021a      	lsls	r2, r3, #8
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	430a      	orrs	r2, r1
 800ad4c:	61da      	str	r2, [r3, #28]
      break;
 800ad4e:	e043      	b.n	800add8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	68b9      	ldr	r1, [r7, #8]
 800ad56:	4618      	mov	r0, r3
 800ad58:	f000 fb00 	bl	800b35c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	f042 0208 	orr.w	r2, r2, #8
 800ad6a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	f022 0204 	bic.w	r2, r2, #4
 800ad7a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800ad82:	68bb      	ldr	r3, [r7, #8]
 800ad84:	691a      	ldr	r2, [r3, #16]
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	430a      	orrs	r2, r1
 800ad8c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800ad8e:	e023      	b.n	800add8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	68b9      	ldr	r1, [r7, #8]
 800ad96:	4618      	mov	r0, r3
 800ad98:	f000 fb44 	bl	800b424 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ada2:	68fb      	ldr	r3, [r7, #12]
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800adaa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800adba:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800adc2:	68bb      	ldr	r3, [r7, #8]
 800adc4:	691b      	ldr	r3, [r3, #16]
 800adc6:	021a      	lsls	r2, r3, #8
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	430a      	orrs	r2, r1
 800adce:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800add0:	e002      	b.n	800add8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800add2:	2301      	movs	r3, #1
 800add4:	75fb      	strb	r3, [r7, #23]
      break;
 800add6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	2200      	movs	r2, #0
 800addc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ade0:	7dfb      	ldrb	r3, [r7, #23]
}
 800ade2:	4618      	mov	r0, r3
 800ade4:	3718      	adds	r7, #24
 800ade6:	46bd      	mov	sp, r7
 800ade8:	bd80      	pop	{r7, pc}
 800adea:	bf00      	nop

0800adec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800adec:	b480      	push	{r7}
 800adee:	b085      	sub	sp, #20
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	6078      	str	r0, [r7, #4]
 800adf4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	4a47      	ldr	r2, [pc, #284]	@ (800af1c <TIM_Base_SetConfig+0x130>)
 800ae00:	4293      	cmp	r3, r2
 800ae02:	d013      	beq.n	800ae2c <TIM_Base_SetConfig+0x40>
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ae0a:	d00f      	beq.n	800ae2c <TIM_Base_SetConfig+0x40>
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	4a44      	ldr	r2, [pc, #272]	@ (800af20 <TIM_Base_SetConfig+0x134>)
 800ae10:	4293      	cmp	r3, r2
 800ae12:	d00b      	beq.n	800ae2c <TIM_Base_SetConfig+0x40>
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	4a43      	ldr	r2, [pc, #268]	@ (800af24 <TIM_Base_SetConfig+0x138>)
 800ae18:	4293      	cmp	r3, r2
 800ae1a:	d007      	beq.n	800ae2c <TIM_Base_SetConfig+0x40>
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	4a42      	ldr	r2, [pc, #264]	@ (800af28 <TIM_Base_SetConfig+0x13c>)
 800ae20:	4293      	cmp	r3, r2
 800ae22:	d003      	beq.n	800ae2c <TIM_Base_SetConfig+0x40>
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	4a41      	ldr	r2, [pc, #260]	@ (800af2c <TIM_Base_SetConfig+0x140>)
 800ae28:	4293      	cmp	r3, r2
 800ae2a:	d108      	bne.n	800ae3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ae2c:	68fb      	ldr	r3, [r7, #12]
 800ae2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ae32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ae34:	683b      	ldr	r3, [r7, #0]
 800ae36:	685b      	ldr	r3, [r3, #4]
 800ae38:	68fa      	ldr	r2, [r7, #12]
 800ae3a:	4313      	orrs	r3, r2
 800ae3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	4a36      	ldr	r2, [pc, #216]	@ (800af1c <TIM_Base_SetConfig+0x130>)
 800ae42:	4293      	cmp	r3, r2
 800ae44:	d027      	beq.n	800ae96 <TIM_Base_SetConfig+0xaa>
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ae4c:	d023      	beq.n	800ae96 <TIM_Base_SetConfig+0xaa>
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	4a33      	ldr	r2, [pc, #204]	@ (800af20 <TIM_Base_SetConfig+0x134>)
 800ae52:	4293      	cmp	r3, r2
 800ae54:	d01f      	beq.n	800ae96 <TIM_Base_SetConfig+0xaa>
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	4a32      	ldr	r2, [pc, #200]	@ (800af24 <TIM_Base_SetConfig+0x138>)
 800ae5a:	4293      	cmp	r3, r2
 800ae5c:	d01b      	beq.n	800ae96 <TIM_Base_SetConfig+0xaa>
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	4a31      	ldr	r2, [pc, #196]	@ (800af28 <TIM_Base_SetConfig+0x13c>)
 800ae62:	4293      	cmp	r3, r2
 800ae64:	d017      	beq.n	800ae96 <TIM_Base_SetConfig+0xaa>
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	4a30      	ldr	r2, [pc, #192]	@ (800af2c <TIM_Base_SetConfig+0x140>)
 800ae6a:	4293      	cmp	r3, r2
 800ae6c:	d013      	beq.n	800ae96 <TIM_Base_SetConfig+0xaa>
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	4a2f      	ldr	r2, [pc, #188]	@ (800af30 <TIM_Base_SetConfig+0x144>)
 800ae72:	4293      	cmp	r3, r2
 800ae74:	d00f      	beq.n	800ae96 <TIM_Base_SetConfig+0xaa>
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	4a2e      	ldr	r2, [pc, #184]	@ (800af34 <TIM_Base_SetConfig+0x148>)
 800ae7a:	4293      	cmp	r3, r2
 800ae7c:	d00b      	beq.n	800ae96 <TIM_Base_SetConfig+0xaa>
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	4a2d      	ldr	r2, [pc, #180]	@ (800af38 <TIM_Base_SetConfig+0x14c>)
 800ae82:	4293      	cmp	r3, r2
 800ae84:	d007      	beq.n	800ae96 <TIM_Base_SetConfig+0xaa>
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	4a2c      	ldr	r2, [pc, #176]	@ (800af3c <TIM_Base_SetConfig+0x150>)
 800ae8a:	4293      	cmp	r3, r2
 800ae8c:	d003      	beq.n	800ae96 <TIM_Base_SetConfig+0xaa>
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	4a2b      	ldr	r2, [pc, #172]	@ (800af40 <TIM_Base_SetConfig+0x154>)
 800ae92:	4293      	cmp	r3, r2
 800ae94:	d108      	bne.n	800aea8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ae9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ae9e:	683b      	ldr	r3, [r7, #0]
 800aea0:	68db      	ldr	r3, [r3, #12]
 800aea2:	68fa      	ldr	r2, [r7, #12]
 800aea4:	4313      	orrs	r3, r2
 800aea6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800aeae:	683b      	ldr	r3, [r7, #0]
 800aeb0:	695b      	ldr	r3, [r3, #20]
 800aeb2:	4313      	orrs	r3, r2
 800aeb4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800aeb6:	683b      	ldr	r3, [r7, #0]
 800aeb8:	689a      	ldr	r2, [r3, #8]
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800aebe:	683b      	ldr	r3, [r7, #0]
 800aec0:	681a      	ldr	r2, [r3, #0]
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	4a14      	ldr	r2, [pc, #80]	@ (800af1c <TIM_Base_SetConfig+0x130>)
 800aeca:	4293      	cmp	r3, r2
 800aecc:	d00f      	beq.n	800aeee <TIM_Base_SetConfig+0x102>
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	4a16      	ldr	r2, [pc, #88]	@ (800af2c <TIM_Base_SetConfig+0x140>)
 800aed2:	4293      	cmp	r3, r2
 800aed4:	d00b      	beq.n	800aeee <TIM_Base_SetConfig+0x102>
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	4a15      	ldr	r2, [pc, #84]	@ (800af30 <TIM_Base_SetConfig+0x144>)
 800aeda:	4293      	cmp	r3, r2
 800aedc:	d007      	beq.n	800aeee <TIM_Base_SetConfig+0x102>
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	4a14      	ldr	r2, [pc, #80]	@ (800af34 <TIM_Base_SetConfig+0x148>)
 800aee2:	4293      	cmp	r3, r2
 800aee4:	d003      	beq.n	800aeee <TIM_Base_SetConfig+0x102>
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	4a13      	ldr	r2, [pc, #76]	@ (800af38 <TIM_Base_SetConfig+0x14c>)
 800aeea:	4293      	cmp	r3, r2
 800aeec:	d103      	bne.n	800aef6 <TIM_Base_SetConfig+0x10a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800aeee:	683b      	ldr	r3, [r7, #0]
 800aef0:	691a      	ldr	r2, [r3, #16]
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	f043 0204 	orr.w	r2, r3, #4
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	2201      	movs	r2, #1
 800af06:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	68fa      	ldr	r2, [r7, #12]
 800af0c:	601a      	str	r2, [r3, #0]
}
 800af0e:	bf00      	nop
 800af10:	3714      	adds	r7, #20
 800af12:	46bd      	mov	sp, r7
 800af14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af18:	4770      	bx	lr
 800af1a:	bf00      	nop
 800af1c:	40010000 	.word	0x40010000
 800af20:	40000400 	.word	0x40000400
 800af24:	40000800 	.word	0x40000800
 800af28:	40000c00 	.word	0x40000c00
 800af2c:	40010400 	.word	0x40010400
 800af30:	40014000 	.word	0x40014000
 800af34:	40014400 	.word	0x40014400
 800af38:	40014800 	.word	0x40014800
 800af3c:	4000e000 	.word	0x4000e000
 800af40:	4000e400 	.word	0x4000e400

0800af44 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800af44:	b480      	push	{r7}
 800af46:	b087      	sub	sp, #28
 800af48:	af00      	add	r7, sp, #0
 800af4a:	6078      	str	r0, [r7, #4]
 800af4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	6a1b      	ldr	r3, [r3, #32]
 800af52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	6a1b      	ldr	r3, [r3, #32]
 800af58:	f023 0201 	bic.w	r2, r3, #1
 800af5c:	687b      	ldr	r3, [r7, #4]
 800af5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	685b      	ldr	r3, [r3, #4]
 800af64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	699b      	ldr	r3, [r3, #24]
 800af6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800af6c:	68fa      	ldr	r2, [r7, #12]
 800af6e:	4b37      	ldr	r3, [pc, #220]	@ (800b04c <TIM_OC1_SetConfig+0x108>)
 800af70:	4013      	ands	r3, r2
 800af72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	f023 0303 	bic.w	r3, r3, #3
 800af7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800af7c:	683b      	ldr	r3, [r7, #0]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	68fa      	ldr	r2, [r7, #12]
 800af82:	4313      	orrs	r3, r2
 800af84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800af86:	697b      	ldr	r3, [r7, #20]
 800af88:	f023 0302 	bic.w	r3, r3, #2
 800af8c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800af8e:	683b      	ldr	r3, [r7, #0]
 800af90:	689b      	ldr	r3, [r3, #8]
 800af92:	697a      	ldr	r2, [r7, #20]
 800af94:	4313      	orrs	r3, r2
 800af96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	4a2d      	ldr	r2, [pc, #180]	@ (800b050 <TIM_OC1_SetConfig+0x10c>)
 800af9c:	4293      	cmp	r3, r2
 800af9e:	d00f      	beq.n	800afc0 <TIM_OC1_SetConfig+0x7c>
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	4a2c      	ldr	r2, [pc, #176]	@ (800b054 <TIM_OC1_SetConfig+0x110>)
 800afa4:	4293      	cmp	r3, r2
 800afa6:	d00b      	beq.n	800afc0 <TIM_OC1_SetConfig+0x7c>
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	4a2b      	ldr	r2, [pc, #172]	@ (800b058 <TIM_OC1_SetConfig+0x114>)
 800afac:	4293      	cmp	r3, r2
 800afae:	d007      	beq.n	800afc0 <TIM_OC1_SetConfig+0x7c>
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	4a2a      	ldr	r2, [pc, #168]	@ (800b05c <TIM_OC1_SetConfig+0x118>)
 800afb4:	4293      	cmp	r3, r2
 800afb6:	d003      	beq.n	800afc0 <TIM_OC1_SetConfig+0x7c>
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	4a29      	ldr	r2, [pc, #164]	@ (800b060 <TIM_OC1_SetConfig+0x11c>)
 800afbc:	4293      	cmp	r3, r2
 800afbe:	d10c      	bne.n	800afda <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800afc0:	697b      	ldr	r3, [r7, #20]
 800afc2:	f023 0308 	bic.w	r3, r3, #8
 800afc6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800afc8:	683b      	ldr	r3, [r7, #0]
 800afca:	68db      	ldr	r3, [r3, #12]
 800afcc:	697a      	ldr	r2, [r7, #20]
 800afce:	4313      	orrs	r3, r2
 800afd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800afd2:	697b      	ldr	r3, [r7, #20]
 800afd4:	f023 0304 	bic.w	r3, r3, #4
 800afd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	4a1c      	ldr	r2, [pc, #112]	@ (800b050 <TIM_OC1_SetConfig+0x10c>)
 800afde:	4293      	cmp	r3, r2
 800afe0:	d00f      	beq.n	800b002 <TIM_OC1_SetConfig+0xbe>
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	4a1b      	ldr	r2, [pc, #108]	@ (800b054 <TIM_OC1_SetConfig+0x110>)
 800afe6:	4293      	cmp	r3, r2
 800afe8:	d00b      	beq.n	800b002 <TIM_OC1_SetConfig+0xbe>
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	4a1a      	ldr	r2, [pc, #104]	@ (800b058 <TIM_OC1_SetConfig+0x114>)
 800afee:	4293      	cmp	r3, r2
 800aff0:	d007      	beq.n	800b002 <TIM_OC1_SetConfig+0xbe>
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	4a19      	ldr	r2, [pc, #100]	@ (800b05c <TIM_OC1_SetConfig+0x118>)
 800aff6:	4293      	cmp	r3, r2
 800aff8:	d003      	beq.n	800b002 <TIM_OC1_SetConfig+0xbe>
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	4a18      	ldr	r2, [pc, #96]	@ (800b060 <TIM_OC1_SetConfig+0x11c>)
 800affe:	4293      	cmp	r3, r2
 800b000:	d111      	bne.n	800b026 <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b002:	693b      	ldr	r3, [r7, #16]
 800b004:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b008:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b00a:	693b      	ldr	r3, [r7, #16]
 800b00c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b010:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b012:	683b      	ldr	r3, [r7, #0]
 800b014:	695b      	ldr	r3, [r3, #20]
 800b016:	693a      	ldr	r2, [r7, #16]
 800b018:	4313      	orrs	r3, r2
 800b01a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b01c:	683b      	ldr	r3, [r7, #0]
 800b01e:	699b      	ldr	r3, [r3, #24]
 800b020:	693a      	ldr	r2, [r7, #16]
 800b022:	4313      	orrs	r3, r2
 800b024:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	693a      	ldr	r2, [r7, #16]
 800b02a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	68fa      	ldr	r2, [r7, #12]
 800b030:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b032:	683b      	ldr	r3, [r7, #0]
 800b034:	685a      	ldr	r2, [r3, #4]
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	697a      	ldr	r2, [r7, #20]
 800b03e:	621a      	str	r2, [r3, #32]
}
 800b040:	bf00      	nop
 800b042:	371c      	adds	r7, #28
 800b044:	46bd      	mov	sp, r7
 800b046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b04a:	4770      	bx	lr
 800b04c:	fffeff8f 	.word	0xfffeff8f
 800b050:	40010000 	.word	0x40010000
 800b054:	40010400 	.word	0x40010400
 800b058:	40014000 	.word	0x40014000
 800b05c:	40014400 	.word	0x40014400
 800b060:	40014800 	.word	0x40014800

0800b064 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b064:	b480      	push	{r7}
 800b066:	b087      	sub	sp, #28
 800b068:	af00      	add	r7, sp, #0
 800b06a:	6078      	str	r0, [r7, #4]
 800b06c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	6a1b      	ldr	r3, [r3, #32]
 800b072:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	6a1b      	ldr	r3, [r3, #32]
 800b078:	f023 0210 	bic.w	r2, r3, #16
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	685b      	ldr	r3, [r3, #4]
 800b084:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	699b      	ldr	r3, [r3, #24]
 800b08a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b08c:	68fa      	ldr	r2, [r7, #12]
 800b08e:	4b34      	ldr	r3, [pc, #208]	@ (800b160 <TIM_OC2_SetConfig+0xfc>)
 800b090:	4013      	ands	r3, r2
 800b092:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b09a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b09c:	683b      	ldr	r3, [r7, #0]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	021b      	lsls	r3, r3, #8
 800b0a2:	68fa      	ldr	r2, [r7, #12]
 800b0a4:	4313      	orrs	r3, r2
 800b0a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b0a8:	697b      	ldr	r3, [r7, #20]
 800b0aa:	f023 0320 	bic.w	r3, r3, #32
 800b0ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b0b0:	683b      	ldr	r3, [r7, #0]
 800b0b2:	689b      	ldr	r3, [r3, #8]
 800b0b4:	011b      	lsls	r3, r3, #4
 800b0b6:	697a      	ldr	r2, [r7, #20]
 800b0b8:	4313      	orrs	r3, r2
 800b0ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	4a29      	ldr	r2, [pc, #164]	@ (800b164 <TIM_OC2_SetConfig+0x100>)
 800b0c0:	4293      	cmp	r3, r2
 800b0c2:	d003      	beq.n	800b0cc <TIM_OC2_SetConfig+0x68>
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	4a28      	ldr	r2, [pc, #160]	@ (800b168 <TIM_OC2_SetConfig+0x104>)
 800b0c8:	4293      	cmp	r3, r2
 800b0ca:	d10d      	bne.n	800b0e8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b0cc:	697b      	ldr	r3, [r7, #20]
 800b0ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b0d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b0d4:	683b      	ldr	r3, [r7, #0]
 800b0d6:	68db      	ldr	r3, [r3, #12]
 800b0d8:	011b      	lsls	r3, r3, #4
 800b0da:	697a      	ldr	r2, [r7, #20]
 800b0dc:	4313      	orrs	r3, r2
 800b0de:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b0e0:	697b      	ldr	r3, [r7, #20]
 800b0e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b0e6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	4a1e      	ldr	r2, [pc, #120]	@ (800b164 <TIM_OC2_SetConfig+0x100>)
 800b0ec:	4293      	cmp	r3, r2
 800b0ee:	d00f      	beq.n	800b110 <TIM_OC2_SetConfig+0xac>
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	4a1d      	ldr	r2, [pc, #116]	@ (800b168 <TIM_OC2_SetConfig+0x104>)
 800b0f4:	4293      	cmp	r3, r2
 800b0f6:	d00b      	beq.n	800b110 <TIM_OC2_SetConfig+0xac>
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	4a1c      	ldr	r2, [pc, #112]	@ (800b16c <TIM_OC2_SetConfig+0x108>)
 800b0fc:	4293      	cmp	r3, r2
 800b0fe:	d007      	beq.n	800b110 <TIM_OC2_SetConfig+0xac>
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	4a1b      	ldr	r2, [pc, #108]	@ (800b170 <TIM_OC2_SetConfig+0x10c>)
 800b104:	4293      	cmp	r3, r2
 800b106:	d003      	beq.n	800b110 <TIM_OC2_SetConfig+0xac>
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	4a1a      	ldr	r2, [pc, #104]	@ (800b174 <TIM_OC2_SetConfig+0x110>)
 800b10c:	4293      	cmp	r3, r2
 800b10e:	d113      	bne.n	800b138 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b110:	693b      	ldr	r3, [r7, #16]
 800b112:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b116:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b118:	693b      	ldr	r3, [r7, #16]
 800b11a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b11e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b120:	683b      	ldr	r3, [r7, #0]
 800b122:	695b      	ldr	r3, [r3, #20]
 800b124:	009b      	lsls	r3, r3, #2
 800b126:	693a      	ldr	r2, [r7, #16]
 800b128:	4313      	orrs	r3, r2
 800b12a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	699b      	ldr	r3, [r3, #24]
 800b130:	009b      	lsls	r3, r3, #2
 800b132:	693a      	ldr	r2, [r7, #16]
 800b134:	4313      	orrs	r3, r2
 800b136:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	693a      	ldr	r2, [r7, #16]
 800b13c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	68fa      	ldr	r2, [r7, #12]
 800b142:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b144:	683b      	ldr	r3, [r7, #0]
 800b146:	685a      	ldr	r2, [r3, #4]
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	697a      	ldr	r2, [r7, #20]
 800b150:	621a      	str	r2, [r3, #32]
}
 800b152:	bf00      	nop
 800b154:	371c      	adds	r7, #28
 800b156:	46bd      	mov	sp, r7
 800b158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b15c:	4770      	bx	lr
 800b15e:	bf00      	nop
 800b160:	feff8fff 	.word	0xfeff8fff
 800b164:	40010000 	.word	0x40010000
 800b168:	40010400 	.word	0x40010400
 800b16c:	40014000 	.word	0x40014000
 800b170:	40014400 	.word	0x40014400
 800b174:	40014800 	.word	0x40014800

0800b178 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b178:	b480      	push	{r7}
 800b17a:	b087      	sub	sp, #28
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	6078      	str	r0, [r7, #4]
 800b180:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	6a1b      	ldr	r3, [r3, #32]
 800b186:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	6a1b      	ldr	r3, [r3, #32]
 800b18c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	685b      	ldr	r3, [r3, #4]
 800b198:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	69db      	ldr	r3, [r3, #28]
 800b19e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b1a0:	68fa      	ldr	r2, [r7, #12]
 800b1a2:	4b33      	ldr	r3, [pc, #204]	@ (800b270 <TIM_OC3_SetConfig+0xf8>)
 800b1a4:	4013      	ands	r3, r2
 800b1a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	f023 0303 	bic.w	r3, r3, #3
 800b1ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b1b0:	683b      	ldr	r3, [r7, #0]
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	68fa      	ldr	r2, [r7, #12]
 800b1b6:	4313      	orrs	r3, r2
 800b1b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b1ba:	697b      	ldr	r3, [r7, #20]
 800b1bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b1c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b1c2:	683b      	ldr	r3, [r7, #0]
 800b1c4:	689b      	ldr	r3, [r3, #8]
 800b1c6:	021b      	lsls	r3, r3, #8
 800b1c8:	697a      	ldr	r2, [r7, #20]
 800b1ca:	4313      	orrs	r3, r2
 800b1cc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	4a28      	ldr	r2, [pc, #160]	@ (800b274 <TIM_OC3_SetConfig+0xfc>)
 800b1d2:	4293      	cmp	r3, r2
 800b1d4:	d003      	beq.n	800b1de <TIM_OC3_SetConfig+0x66>
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	4a27      	ldr	r2, [pc, #156]	@ (800b278 <TIM_OC3_SetConfig+0x100>)
 800b1da:	4293      	cmp	r3, r2
 800b1dc:	d10d      	bne.n	800b1fa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b1de:	697b      	ldr	r3, [r7, #20]
 800b1e0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b1e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b1e6:	683b      	ldr	r3, [r7, #0]
 800b1e8:	68db      	ldr	r3, [r3, #12]
 800b1ea:	021b      	lsls	r3, r3, #8
 800b1ec:	697a      	ldr	r2, [r7, #20]
 800b1ee:	4313      	orrs	r3, r2
 800b1f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b1f2:	697b      	ldr	r3, [r7, #20]
 800b1f4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b1f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	4a1d      	ldr	r2, [pc, #116]	@ (800b274 <TIM_OC3_SetConfig+0xfc>)
 800b1fe:	4293      	cmp	r3, r2
 800b200:	d00f      	beq.n	800b222 <TIM_OC3_SetConfig+0xaa>
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	4a1c      	ldr	r2, [pc, #112]	@ (800b278 <TIM_OC3_SetConfig+0x100>)
 800b206:	4293      	cmp	r3, r2
 800b208:	d00b      	beq.n	800b222 <TIM_OC3_SetConfig+0xaa>
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	4a1b      	ldr	r2, [pc, #108]	@ (800b27c <TIM_OC3_SetConfig+0x104>)
 800b20e:	4293      	cmp	r3, r2
 800b210:	d007      	beq.n	800b222 <TIM_OC3_SetConfig+0xaa>
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	4a1a      	ldr	r2, [pc, #104]	@ (800b280 <TIM_OC3_SetConfig+0x108>)
 800b216:	4293      	cmp	r3, r2
 800b218:	d003      	beq.n	800b222 <TIM_OC3_SetConfig+0xaa>
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	4a19      	ldr	r2, [pc, #100]	@ (800b284 <TIM_OC3_SetConfig+0x10c>)
 800b21e:	4293      	cmp	r3, r2
 800b220:	d113      	bne.n	800b24a <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b222:	693b      	ldr	r3, [r7, #16]
 800b224:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b228:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b22a:	693b      	ldr	r3, [r7, #16]
 800b22c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b230:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b232:	683b      	ldr	r3, [r7, #0]
 800b234:	695b      	ldr	r3, [r3, #20]
 800b236:	011b      	lsls	r3, r3, #4
 800b238:	693a      	ldr	r2, [r7, #16]
 800b23a:	4313      	orrs	r3, r2
 800b23c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b23e:	683b      	ldr	r3, [r7, #0]
 800b240:	699b      	ldr	r3, [r3, #24]
 800b242:	011b      	lsls	r3, r3, #4
 800b244:	693a      	ldr	r2, [r7, #16]
 800b246:	4313      	orrs	r3, r2
 800b248:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	693a      	ldr	r2, [r7, #16]
 800b24e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	68fa      	ldr	r2, [r7, #12]
 800b254:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b256:	683b      	ldr	r3, [r7, #0]
 800b258:	685a      	ldr	r2, [r3, #4]
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	697a      	ldr	r2, [r7, #20]
 800b262:	621a      	str	r2, [r3, #32]
}
 800b264:	bf00      	nop
 800b266:	371c      	adds	r7, #28
 800b268:	46bd      	mov	sp, r7
 800b26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b26e:	4770      	bx	lr
 800b270:	fffeff8f 	.word	0xfffeff8f
 800b274:	40010000 	.word	0x40010000
 800b278:	40010400 	.word	0x40010400
 800b27c:	40014000 	.word	0x40014000
 800b280:	40014400 	.word	0x40014400
 800b284:	40014800 	.word	0x40014800

0800b288 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b288:	b480      	push	{r7}
 800b28a:	b087      	sub	sp, #28
 800b28c:	af00      	add	r7, sp, #0
 800b28e:	6078      	str	r0, [r7, #4]
 800b290:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	6a1b      	ldr	r3, [r3, #32]
 800b296:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	6a1b      	ldr	r3, [r3, #32]
 800b29c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	685b      	ldr	r3, [r3, #4]
 800b2a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	69db      	ldr	r3, [r3, #28]
 800b2ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b2b0:	68fa      	ldr	r2, [r7, #12]
 800b2b2:	4b24      	ldr	r3, [pc, #144]	@ (800b344 <TIM_OC4_SetConfig+0xbc>)
 800b2b4:	4013      	ands	r3, r2
 800b2b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b2be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b2c0:	683b      	ldr	r3, [r7, #0]
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	021b      	lsls	r3, r3, #8
 800b2c6:	68fa      	ldr	r2, [r7, #12]
 800b2c8:	4313      	orrs	r3, r2
 800b2ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b2cc:	693b      	ldr	r3, [r7, #16]
 800b2ce:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b2d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b2d4:	683b      	ldr	r3, [r7, #0]
 800b2d6:	689b      	ldr	r3, [r3, #8]
 800b2d8:	031b      	lsls	r3, r3, #12
 800b2da:	693a      	ldr	r2, [r7, #16]
 800b2dc:	4313      	orrs	r3, r2
 800b2de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	4a19      	ldr	r2, [pc, #100]	@ (800b348 <TIM_OC4_SetConfig+0xc0>)
 800b2e4:	4293      	cmp	r3, r2
 800b2e6:	d00f      	beq.n	800b308 <TIM_OC4_SetConfig+0x80>
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	4a18      	ldr	r2, [pc, #96]	@ (800b34c <TIM_OC4_SetConfig+0xc4>)
 800b2ec:	4293      	cmp	r3, r2
 800b2ee:	d00b      	beq.n	800b308 <TIM_OC4_SetConfig+0x80>
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	4a17      	ldr	r2, [pc, #92]	@ (800b350 <TIM_OC4_SetConfig+0xc8>)
 800b2f4:	4293      	cmp	r3, r2
 800b2f6:	d007      	beq.n	800b308 <TIM_OC4_SetConfig+0x80>
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	4a16      	ldr	r2, [pc, #88]	@ (800b354 <TIM_OC4_SetConfig+0xcc>)
 800b2fc:	4293      	cmp	r3, r2
 800b2fe:	d003      	beq.n	800b308 <TIM_OC4_SetConfig+0x80>
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	4a15      	ldr	r2, [pc, #84]	@ (800b358 <TIM_OC4_SetConfig+0xd0>)
 800b304:	4293      	cmp	r3, r2
 800b306:	d109      	bne.n	800b31c <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b308:	697b      	ldr	r3, [r7, #20]
 800b30a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b30e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b310:	683b      	ldr	r3, [r7, #0]
 800b312:	695b      	ldr	r3, [r3, #20]
 800b314:	019b      	lsls	r3, r3, #6
 800b316:	697a      	ldr	r2, [r7, #20]
 800b318:	4313      	orrs	r3, r2
 800b31a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	697a      	ldr	r2, [r7, #20]
 800b320:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	68fa      	ldr	r2, [r7, #12]
 800b326:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b328:	683b      	ldr	r3, [r7, #0]
 800b32a:	685a      	ldr	r2, [r3, #4]
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	693a      	ldr	r2, [r7, #16]
 800b334:	621a      	str	r2, [r3, #32]
}
 800b336:	bf00      	nop
 800b338:	371c      	adds	r7, #28
 800b33a:	46bd      	mov	sp, r7
 800b33c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b340:	4770      	bx	lr
 800b342:	bf00      	nop
 800b344:	feff8fff 	.word	0xfeff8fff
 800b348:	40010000 	.word	0x40010000
 800b34c:	40010400 	.word	0x40010400
 800b350:	40014000 	.word	0x40014000
 800b354:	40014400 	.word	0x40014400
 800b358:	40014800 	.word	0x40014800

0800b35c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b35c:	b480      	push	{r7}
 800b35e:	b087      	sub	sp, #28
 800b360:	af00      	add	r7, sp, #0
 800b362:	6078      	str	r0, [r7, #4]
 800b364:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	6a1b      	ldr	r3, [r3, #32]
 800b36a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	6a1b      	ldr	r3, [r3, #32]
 800b370:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	685b      	ldr	r3, [r3, #4]
 800b37c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b382:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b384:	68fa      	ldr	r2, [r7, #12]
 800b386:	4b21      	ldr	r3, [pc, #132]	@ (800b40c <TIM_OC5_SetConfig+0xb0>)
 800b388:	4013      	ands	r3, r2
 800b38a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b38c:	683b      	ldr	r3, [r7, #0]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	68fa      	ldr	r2, [r7, #12]
 800b392:	4313      	orrs	r3, r2
 800b394:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b396:	693b      	ldr	r3, [r7, #16]
 800b398:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b39c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b39e:	683b      	ldr	r3, [r7, #0]
 800b3a0:	689b      	ldr	r3, [r3, #8]
 800b3a2:	041b      	lsls	r3, r3, #16
 800b3a4:	693a      	ldr	r2, [r7, #16]
 800b3a6:	4313      	orrs	r3, r2
 800b3a8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	4a18      	ldr	r2, [pc, #96]	@ (800b410 <TIM_OC5_SetConfig+0xb4>)
 800b3ae:	4293      	cmp	r3, r2
 800b3b0:	d00f      	beq.n	800b3d2 <TIM_OC5_SetConfig+0x76>
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	4a17      	ldr	r2, [pc, #92]	@ (800b414 <TIM_OC5_SetConfig+0xb8>)
 800b3b6:	4293      	cmp	r3, r2
 800b3b8:	d00b      	beq.n	800b3d2 <TIM_OC5_SetConfig+0x76>
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	4a16      	ldr	r2, [pc, #88]	@ (800b418 <TIM_OC5_SetConfig+0xbc>)
 800b3be:	4293      	cmp	r3, r2
 800b3c0:	d007      	beq.n	800b3d2 <TIM_OC5_SetConfig+0x76>
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	4a15      	ldr	r2, [pc, #84]	@ (800b41c <TIM_OC5_SetConfig+0xc0>)
 800b3c6:	4293      	cmp	r3, r2
 800b3c8:	d003      	beq.n	800b3d2 <TIM_OC5_SetConfig+0x76>
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	4a14      	ldr	r2, [pc, #80]	@ (800b420 <TIM_OC5_SetConfig+0xc4>)
 800b3ce:	4293      	cmp	r3, r2
 800b3d0:	d109      	bne.n	800b3e6 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b3d2:	697b      	ldr	r3, [r7, #20]
 800b3d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b3d8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b3da:	683b      	ldr	r3, [r7, #0]
 800b3dc:	695b      	ldr	r3, [r3, #20]
 800b3de:	021b      	lsls	r3, r3, #8
 800b3e0:	697a      	ldr	r2, [r7, #20]
 800b3e2:	4313      	orrs	r3, r2
 800b3e4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	697a      	ldr	r2, [r7, #20]
 800b3ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	68fa      	ldr	r2, [r7, #12]
 800b3f0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b3f2:	683b      	ldr	r3, [r7, #0]
 800b3f4:	685a      	ldr	r2, [r3, #4]
 800b3f6:	687b      	ldr	r3, [r7, #4]
 800b3f8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	693a      	ldr	r2, [r7, #16]
 800b3fe:	621a      	str	r2, [r3, #32]
}
 800b400:	bf00      	nop
 800b402:	371c      	adds	r7, #28
 800b404:	46bd      	mov	sp, r7
 800b406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40a:	4770      	bx	lr
 800b40c:	fffeff8f 	.word	0xfffeff8f
 800b410:	40010000 	.word	0x40010000
 800b414:	40010400 	.word	0x40010400
 800b418:	40014000 	.word	0x40014000
 800b41c:	40014400 	.word	0x40014400
 800b420:	40014800 	.word	0x40014800

0800b424 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b424:	b480      	push	{r7}
 800b426:	b087      	sub	sp, #28
 800b428:	af00      	add	r7, sp, #0
 800b42a:	6078      	str	r0, [r7, #4]
 800b42c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b42e:	687b      	ldr	r3, [r7, #4]
 800b430:	6a1b      	ldr	r3, [r3, #32]
 800b432:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	6a1b      	ldr	r3, [r3, #32]
 800b438:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	685b      	ldr	r3, [r3, #4]
 800b444:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b44a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b44c:	68fa      	ldr	r2, [r7, #12]
 800b44e:	4b22      	ldr	r3, [pc, #136]	@ (800b4d8 <TIM_OC6_SetConfig+0xb4>)
 800b450:	4013      	ands	r3, r2
 800b452:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b454:	683b      	ldr	r3, [r7, #0]
 800b456:	681b      	ldr	r3, [r3, #0]
 800b458:	021b      	lsls	r3, r3, #8
 800b45a:	68fa      	ldr	r2, [r7, #12]
 800b45c:	4313      	orrs	r3, r2
 800b45e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b460:	693b      	ldr	r3, [r7, #16]
 800b462:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b466:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b468:	683b      	ldr	r3, [r7, #0]
 800b46a:	689b      	ldr	r3, [r3, #8]
 800b46c:	051b      	lsls	r3, r3, #20
 800b46e:	693a      	ldr	r2, [r7, #16]
 800b470:	4313      	orrs	r3, r2
 800b472:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	4a19      	ldr	r2, [pc, #100]	@ (800b4dc <TIM_OC6_SetConfig+0xb8>)
 800b478:	4293      	cmp	r3, r2
 800b47a:	d00f      	beq.n	800b49c <TIM_OC6_SetConfig+0x78>
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	4a18      	ldr	r2, [pc, #96]	@ (800b4e0 <TIM_OC6_SetConfig+0xbc>)
 800b480:	4293      	cmp	r3, r2
 800b482:	d00b      	beq.n	800b49c <TIM_OC6_SetConfig+0x78>
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	4a17      	ldr	r2, [pc, #92]	@ (800b4e4 <TIM_OC6_SetConfig+0xc0>)
 800b488:	4293      	cmp	r3, r2
 800b48a:	d007      	beq.n	800b49c <TIM_OC6_SetConfig+0x78>
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	4a16      	ldr	r2, [pc, #88]	@ (800b4e8 <TIM_OC6_SetConfig+0xc4>)
 800b490:	4293      	cmp	r3, r2
 800b492:	d003      	beq.n	800b49c <TIM_OC6_SetConfig+0x78>
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	4a15      	ldr	r2, [pc, #84]	@ (800b4ec <TIM_OC6_SetConfig+0xc8>)
 800b498:	4293      	cmp	r3, r2
 800b49a:	d109      	bne.n	800b4b0 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b49c:	697b      	ldr	r3, [r7, #20]
 800b49e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b4a2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b4a4:	683b      	ldr	r3, [r7, #0]
 800b4a6:	695b      	ldr	r3, [r3, #20]
 800b4a8:	029b      	lsls	r3, r3, #10
 800b4aa:	697a      	ldr	r2, [r7, #20]
 800b4ac:	4313      	orrs	r3, r2
 800b4ae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	697a      	ldr	r2, [r7, #20]
 800b4b4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	68fa      	ldr	r2, [r7, #12]
 800b4ba:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b4bc:	683b      	ldr	r3, [r7, #0]
 800b4be:	685a      	ldr	r2, [r3, #4]
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	693a      	ldr	r2, [r7, #16]
 800b4c8:	621a      	str	r2, [r3, #32]
}
 800b4ca:	bf00      	nop
 800b4cc:	371c      	adds	r7, #28
 800b4ce:	46bd      	mov	sp, r7
 800b4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d4:	4770      	bx	lr
 800b4d6:	bf00      	nop
 800b4d8:	feff8fff 	.word	0xfeff8fff
 800b4dc:	40010000 	.word	0x40010000
 800b4e0:	40010400 	.word	0x40010400
 800b4e4:	40014000 	.word	0x40014000
 800b4e8:	40014400 	.word	0x40014400
 800b4ec:	40014800 	.word	0x40014800

0800b4f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b4f0:	b480      	push	{r7}
 800b4f2:	b085      	sub	sp, #20
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]
 800b4f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b500:	2b01      	cmp	r3, #1
 800b502:	d101      	bne.n	800b508 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b504:	2302      	movs	r3, #2
 800b506:	e077      	b.n	800b5f8 <HAL_TIMEx_MasterConfigSynchronization+0x108>
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	2201      	movs	r2, #1
 800b50c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	2202      	movs	r2, #2
 800b514:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	685b      	ldr	r3, [r3, #4]
 800b51e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	689b      	ldr	r3, [r3, #8]
 800b526:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	4a35      	ldr	r2, [pc, #212]	@ (800b604 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b52e:	4293      	cmp	r3, r2
 800b530:	d004      	beq.n	800b53c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	4a34      	ldr	r2, [pc, #208]	@ (800b608 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b538:	4293      	cmp	r3, r2
 800b53a:	d108      	bne.n	800b54e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b542:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b544:	683b      	ldr	r3, [r7, #0]
 800b546:	685b      	ldr	r3, [r3, #4]
 800b548:	68fa      	ldr	r2, [r7, #12]
 800b54a:	4313      	orrs	r3, r2
 800b54c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b554:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b556:	683b      	ldr	r3, [r7, #0]
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	68fa      	ldr	r2, [r7, #12]
 800b55c:	4313      	orrs	r3, r2
 800b55e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	68fa      	ldr	r2, [r7, #12]
 800b566:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	4a25      	ldr	r2, [pc, #148]	@ (800b604 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b56e:	4293      	cmp	r3, r2
 800b570:	d02c      	beq.n	800b5cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b57a:	d027      	beq.n	800b5cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	4a22      	ldr	r2, [pc, #136]	@ (800b60c <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800b582:	4293      	cmp	r3, r2
 800b584:	d022      	beq.n	800b5cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	4a21      	ldr	r2, [pc, #132]	@ (800b610 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800b58c:	4293      	cmp	r3, r2
 800b58e:	d01d      	beq.n	800b5cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	681b      	ldr	r3, [r3, #0]
 800b594:	4a1f      	ldr	r2, [pc, #124]	@ (800b614 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800b596:	4293      	cmp	r3, r2
 800b598:	d018      	beq.n	800b5cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	4a1a      	ldr	r2, [pc, #104]	@ (800b608 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b5a0:	4293      	cmp	r3, r2
 800b5a2:	d013      	beq.n	800b5cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	4a1b      	ldr	r2, [pc, #108]	@ (800b618 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800b5aa:	4293      	cmp	r3, r2
 800b5ac:	d00e      	beq.n	800b5cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	4a1a      	ldr	r2, [pc, #104]	@ (800b61c <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 800b5b4:	4293      	cmp	r3, r2
 800b5b6:	d009      	beq.n	800b5cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	4a18      	ldr	r2, [pc, #96]	@ (800b620 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 800b5be:	4293      	cmp	r3, r2
 800b5c0:	d004      	beq.n	800b5cc <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	4a17      	ldr	r2, [pc, #92]	@ (800b624 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 800b5c8:	4293      	cmp	r3, r2
 800b5ca:	d10c      	bne.n	800b5e6 <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b5cc:	68bb      	ldr	r3, [r7, #8]
 800b5ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b5d2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b5d4:	683b      	ldr	r3, [r7, #0]
 800b5d6:	689b      	ldr	r3, [r3, #8]
 800b5d8:	68ba      	ldr	r2, [r7, #8]
 800b5da:	4313      	orrs	r3, r2
 800b5dc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	68ba      	ldr	r2, [r7, #8]
 800b5e4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	2201      	movs	r2, #1
 800b5ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	2200      	movs	r2, #0
 800b5f2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b5f6:	2300      	movs	r3, #0
}
 800b5f8:	4618      	mov	r0, r3
 800b5fa:	3714      	adds	r7, #20
 800b5fc:	46bd      	mov	sp, r7
 800b5fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b602:	4770      	bx	lr
 800b604:	40010000 	.word	0x40010000
 800b608:	40010400 	.word	0x40010400
 800b60c:	40000400 	.word	0x40000400
 800b610:	40000800 	.word	0x40000800
 800b614:	40000c00 	.word	0x40000c00
 800b618:	40001800 	.word	0x40001800
 800b61c:	40014000 	.word	0x40014000
 800b620:	4000e000 	.word	0x4000e000
 800b624:	4000e400 	.word	0x4000e400

0800b628 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b628:	b480      	push	{r7}
 800b62a:	b085      	sub	sp, #20
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	6078      	str	r0, [r7, #4]
 800b630:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b632:	2300      	movs	r3, #0
 800b634:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));
#endif /* TIM_BDTR_BKBID */

  /* Check input state */
  __HAL_LOCK(htim);
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b63c:	2b01      	cmp	r3, #1
 800b63e:	d101      	bne.n	800b644 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b640:	2302      	movs	r3, #2
 800b642:	e073      	b.n	800b72c <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	2201      	movs	r2, #1
 800b648:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800b652:	683b      	ldr	r3, [r7, #0]
 800b654:	68db      	ldr	r3, [r3, #12]
 800b656:	4313      	orrs	r3, r2
 800b658:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b660:	683b      	ldr	r3, [r7, #0]
 800b662:	689b      	ldr	r3, [r3, #8]
 800b664:	4313      	orrs	r3, r2
 800b666:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800b66e:	683b      	ldr	r3, [r7, #0]
 800b670:	685b      	ldr	r3, [r3, #4]
 800b672:	4313      	orrs	r3, r2
 800b674:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b676:	68fb      	ldr	r3, [r7, #12]
 800b678:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800b67c:	683b      	ldr	r3, [r7, #0]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	4313      	orrs	r3, r2
 800b682:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b68a:	683b      	ldr	r3, [r7, #0]
 800b68c:	691b      	ldr	r3, [r3, #16]
 800b68e:	4313      	orrs	r3, r2
 800b690:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800b698:	683b      	ldr	r3, [r7, #0]
 800b69a:	695b      	ldr	r3, [r3, #20]
 800b69c:	4313      	orrs	r3, r2
 800b69e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800b6a6:	683b      	ldr	r3, [r7, #0]
 800b6a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b6aa:	4313      	orrs	r3, r2
 800b6ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800b6b4:	683b      	ldr	r3, [r7, #0]
 800b6b6:	699b      	ldr	r3, [r3, #24]
 800b6b8:	041b      	lsls	r3, r3, #16
 800b6ba:	4313      	orrs	r3, r2
 800b6bc:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800b6c4:	683b      	ldr	r3, [r7, #0]
 800b6c6:	69db      	ldr	r3, [r3, #28]
 800b6c8:	4313      	orrs	r3, r2
 800b6ca:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	4a19      	ldr	r2, [pc, #100]	@ (800b738 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800b6d2:	4293      	cmp	r3, r2
 800b6d4:	d004      	beq.n	800b6e0 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	4a18      	ldr	r2, [pc, #96]	@ (800b73c <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 800b6dc:	4293      	cmp	r3, r2
 800b6de:	d11c      	bne.n	800b71a <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
#if defined(TIM_BDTR_BKBID)
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));
#endif /* TIM_BDTR_BKBID */

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800b6e6:	683b      	ldr	r3, [r7, #0]
 800b6e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b6ea:	051b      	lsls	r3, r3, #20
 800b6ec:	4313      	orrs	r3, r2
 800b6ee:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800b6f6:	683b      	ldr	r3, [r7, #0]
 800b6f8:	6a1b      	ldr	r3, [r3, #32]
 800b6fa:	4313      	orrs	r3, r2
 800b6fc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800b704:	683b      	ldr	r3, [r7, #0]
 800b706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b708:	4313      	orrs	r3, r2
 800b70a:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKBID)
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800b712:	683b      	ldr	r3, [r7, #0]
 800b714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b716:	4313      	orrs	r3, r2
 800b718:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKBID */
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	681b      	ldr	r3, [r3, #0]
 800b71e:	68fa      	ldr	r2, [r7, #12]
 800b720:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	2200      	movs	r2, #0
 800b726:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b72a:	2300      	movs	r3, #0
}
 800b72c:	4618      	mov	r0, r3
 800b72e:	3714      	adds	r7, #20
 800b730:	46bd      	mov	sp, r7
 800b732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b736:	4770      	bx	lr
 800b738:	40010000 	.word	0x40010000
 800b73c:	40010400 	.word	0x40010400

0800b740 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b740:	b580      	push	{r7, lr}
 800b742:	b082      	sub	sp, #8
 800b744:	af00      	add	r7, sp, #0
 800b746:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d101      	bne.n	800b752 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b74e:	2301      	movs	r3, #1
 800b750:	e042      	b.n	800b7d8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d106      	bne.n	800b76a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	2200      	movs	r2, #0
 800b760:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b764:	6878      	ldr	r0, [r7, #4]
 800b766:	f7f6 fd87 	bl	8002278 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	2224      	movs	r2, #36	@ 0x24
 800b76e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b772:	687b      	ldr	r3, [r7, #4]
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	681a      	ldr	r2, [r3, #0]
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	681b      	ldr	r3, [r3, #0]
 800b77c:	f022 0201 	bic.w	r2, r2, #1
 800b780:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b786:	2b00      	cmp	r3, #0
 800b788:	d002      	beq.n	800b790 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800b78a:	6878      	ldr	r0, [r7, #4]
 800b78c:	f000 fe94 	bl	800c4b8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b790:	6878      	ldr	r0, [r7, #4]
 800b792:	f000 f825 	bl	800b7e0 <UART_SetConfig>
 800b796:	4603      	mov	r3, r0
 800b798:	2b01      	cmp	r3, #1
 800b79a:	d101      	bne.n	800b7a0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800b79c:	2301      	movs	r3, #1
 800b79e:	e01b      	b.n	800b7d8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	685a      	ldr	r2, [r3, #4]
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	681b      	ldr	r3, [r3, #0]
 800b7aa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b7ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	689a      	ldr	r2, [r3, #8]
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b7be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	681a      	ldr	r2, [r3, #0]
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	f042 0201 	orr.w	r2, r2, #1
 800b7ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b7d0:	6878      	ldr	r0, [r7, #4]
 800b7d2:	f000 ff13 	bl	800c5fc <UART_CheckIdleState>
 800b7d6:	4603      	mov	r3, r0
}
 800b7d8:	4618      	mov	r0, r3
 800b7da:	3708      	adds	r7, #8
 800b7dc:	46bd      	mov	sp, r7
 800b7de:	bd80      	pop	{r7, pc}

0800b7e0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b7e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b7e4:	b092      	sub	sp, #72	@ 0x48
 800b7e6:	af00      	add	r7, sp, #0
 800b7e8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b7ea:	2300      	movs	r3, #0
 800b7ec:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b7f0:	697b      	ldr	r3, [r7, #20]
 800b7f2:	689a      	ldr	r2, [r3, #8]
 800b7f4:	697b      	ldr	r3, [r7, #20]
 800b7f6:	691b      	ldr	r3, [r3, #16]
 800b7f8:	431a      	orrs	r2, r3
 800b7fa:	697b      	ldr	r3, [r7, #20]
 800b7fc:	695b      	ldr	r3, [r3, #20]
 800b7fe:	431a      	orrs	r2, r3
 800b800:	697b      	ldr	r3, [r7, #20]
 800b802:	69db      	ldr	r3, [r3, #28]
 800b804:	4313      	orrs	r3, r2
 800b806:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b808:	697b      	ldr	r3, [r7, #20]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	681a      	ldr	r2, [r3, #0]
 800b80e:	4bbe      	ldr	r3, [pc, #760]	@ (800bb08 <UART_SetConfig+0x328>)
 800b810:	4013      	ands	r3, r2
 800b812:	697a      	ldr	r2, [r7, #20]
 800b814:	6812      	ldr	r2, [r2, #0]
 800b816:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b818:	430b      	orrs	r3, r1
 800b81a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b81c:	697b      	ldr	r3, [r7, #20]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	685b      	ldr	r3, [r3, #4]
 800b822:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800b826:	697b      	ldr	r3, [r7, #20]
 800b828:	68da      	ldr	r2, [r3, #12]
 800b82a:	697b      	ldr	r3, [r7, #20]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	430a      	orrs	r2, r1
 800b830:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800b832:	697b      	ldr	r3, [r7, #20]
 800b834:	699b      	ldr	r3, [r3, #24]
 800b836:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800b838:	697b      	ldr	r3, [r7, #20]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	4ab3      	ldr	r2, [pc, #716]	@ (800bb0c <UART_SetConfig+0x32c>)
 800b83e:	4293      	cmp	r3, r2
 800b840:	d004      	beq.n	800b84c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800b842:	697b      	ldr	r3, [r7, #20]
 800b844:	6a1b      	ldr	r3, [r3, #32]
 800b846:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b848:	4313      	orrs	r3, r2
 800b84a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800b84c:	697b      	ldr	r3, [r7, #20]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	689a      	ldr	r2, [r3, #8]
 800b852:	4baf      	ldr	r3, [pc, #700]	@ (800bb10 <UART_SetConfig+0x330>)
 800b854:	4013      	ands	r3, r2
 800b856:	697a      	ldr	r2, [r7, #20]
 800b858:	6812      	ldr	r2, [r2, #0]
 800b85a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800b85c:	430b      	orrs	r3, r1
 800b85e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800b860:	697b      	ldr	r3, [r7, #20]
 800b862:	681b      	ldr	r3, [r3, #0]
 800b864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b866:	f023 010f 	bic.w	r1, r3, #15
 800b86a:	697b      	ldr	r3, [r7, #20]
 800b86c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b86e:	697b      	ldr	r3, [r7, #20]
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	430a      	orrs	r2, r1
 800b874:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800b876:	697b      	ldr	r3, [r7, #20]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	4aa6      	ldr	r2, [pc, #664]	@ (800bb14 <UART_SetConfig+0x334>)
 800b87c:	4293      	cmp	r3, r2
 800b87e:	d177      	bne.n	800b970 <UART_SetConfig+0x190>
 800b880:	4ba5      	ldr	r3, [pc, #660]	@ (800bb18 <UART_SetConfig+0x338>)
 800b882:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b884:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800b888:	2b28      	cmp	r3, #40	@ 0x28
 800b88a:	d86d      	bhi.n	800b968 <UART_SetConfig+0x188>
 800b88c:	a201      	add	r2, pc, #4	@ (adr r2, 800b894 <UART_SetConfig+0xb4>)
 800b88e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b892:	bf00      	nop
 800b894:	0800b939 	.word	0x0800b939
 800b898:	0800b969 	.word	0x0800b969
 800b89c:	0800b969 	.word	0x0800b969
 800b8a0:	0800b969 	.word	0x0800b969
 800b8a4:	0800b969 	.word	0x0800b969
 800b8a8:	0800b969 	.word	0x0800b969
 800b8ac:	0800b969 	.word	0x0800b969
 800b8b0:	0800b969 	.word	0x0800b969
 800b8b4:	0800b941 	.word	0x0800b941
 800b8b8:	0800b969 	.word	0x0800b969
 800b8bc:	0800b969 	.word	0x0800b969
 800b8c0:	0800b969 	.word	0x0800b969
 800b8c4:	0800b969 	.word	0x0800b969
 800b8c8:	0800b969 	.word	0x0800b969
 800b8cc:	0800b969 	.word	0x0800b969
 800b8d0:	0800b969 	.word	0x0800b969
 800b8d4:	0800b949 	.word	0x0800b949
 800b8d8:	0800b969 	.word	0x0800b969
 800b8dc:	0800b969 	.word	0x0800b969
 800b8e0:	0800b969 	.word	0x0800b969
 800b8e4:	0800b969 	.word	0x0800b969
 800b8e8:	0800b969 	.word	0x0800b969
 800b8ec:	0800b969 	.word	0x0800b969
 800b8f0:	0800b969 	.word	0x0800b969
 800b8f4:	0800b951 	.word	0x0800b951
 800b8f8:	0800b969 	.word	0x0800b969
 800b8fc:	0800b969 	.word	0x0800b969
 800b900:	0800b969 	.word	0x0800b969
 800b904:	0800b969 	.word	0x0800b969
 800b908:	0800b969 	.word	0x0800b969
 800b90c:	0800b969 	.word	0x0800b969
 800b910:	0800b969 	.word	0x0800b969
 800b914:	0800b959 	.word	0x0800b959
 800b918:	0800b969 	.word	0x0800b969
 800b91c:	0800b969 	.word	0x0800b969
 800b920:	0800b969 	.word	0x0800b969
 800b924:	0800b969 	.word	0x0800b969
 800b928:	0800b969 	.word	0x0800b969
 800b92c:	0800b969 	.word	0x0800b969
 800b930:	0800b969 	.word	0x0800b969
 800b934:	0800b961 	.word	0x0800b961
 800b938:	2301      	movs	r3, #1
 800b93a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b93e:	e326      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800b940:	2304      	movs	r3, #4
 800b942:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b946:	e322      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800b948:	2308      	movs	r3, #8
 800b94a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b94e:	e31e      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800b950:	2310      	movs	r3, #16
 800b952:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b956:	e31a      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800b958:	2320      	movs	r3, #32
 800b95a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b95e:	e316      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800b960:	2340      	movs	r3, #64	@ 0x40
 800b962:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b966:	e312      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800b968:	2380      	movs	r3, #128	@ 0x80
 800b96a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b96e:	e30e      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800b970:	697b      	ldr	r3, [r7, #20]
 800b972:	681b      	ldr	r3, [r3, #0]
 800b974:	4a69      	ldr	r2, [pc, #420]	@ (800bb1c <UART_SetConfig+0x33c>)
 800b976:	4293      	cmp	r3, r2
 800b978:	d130      	bne.n	800b9dc <UART_SetConfig+0x1fc>
 800b97a:	4b67      	ldr	r3, [pc, #412]	@ (800bb18 <UART_SetConfig+0x338>)
 800b97c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b97e:	f003 0307 	and.w	r3, r3, #7
 800b982:	2b05      	cmp	r3, #5
 800b984:	d826      	bhi.n	800b9d4 <UART_SetConfig+0x1f4>
 800b986:	a201      	add	r2, pc, #4	@ (adr r2, 800b98c <UART_SetConfig+0x1ac>)
 800b988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b98c:	0800b9a5 	.word	0x0800b9a5
 800b990:	0800b9ad 	.word	0x0800b9ad
 800b994:	0800b9b5 	.word	0x0800b9b5
 800b998:	0800b9bd 	.word	0x0800b9bd
 800b99c:	0800b9c5 	.word	0x0800b9c5
 800b9a0:	0800b9cd 	.word	0x0800b9cd
 800b9a4:	2300      	movs	r3, #0
 800b9a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9aa:	e2f0      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800b9ac:	2304      	movs	r3, #4
 800b9ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9b2:	e2ec      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800b9b4:	2308      	movs	r3, #8
 800b9b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9ba:	e2e8      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800b9bc:	2310      	movs	r3, #16
 800b9be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9c2:	e2e4      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800b9c4:	2320      	movs	r3, #32
 800b9c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9ca:	e2e0      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800b9cc:	2340      	movs	r3, #64	@ 0x40
 800b9ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9d2:	e2dc      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800b9d4:	2380      	movs	r3, #128	@ 0x80
 800b9d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800b9da:	e2d8      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800b9dc:	697b      	ldr	r3, [r7, #20]
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	4a4f      	ldr	r2, [pc, #316]	@ (800bb20 <UART_SetConfig+0x340>)
 800b9e2:	4293      	cmp	r3, r2
 800b9e4:	d130      	bne.n	800ba48 <UART_SetConfig+0x268>
 800b9e6:	4b4c      	ldr	r3, [pc, #304]	@ (800bb18 <UART_SetConfig+0x338>)
 800b9e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b9ea:	f003 0307 	and.w	r3, r3, #7
 800b9ee:	2b05      	cmp	r3, #5
 800b9f0:	d826      	bhi.n	800ba40 <UART_SetConfig+0x260>
 800b9f2:	a201      	add	r2, pc, #4	@ (adr r2, 800b9f8 <UART_SetConfig+0x218>)
 800b9f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9f8:	0800ba11 	.word	0x0800ba11
 800b9fc:	0800ba19 	.word	0x0800ba19
 800ba00:	0800ba21 	.word	0x0800ba21
 800ba04:	0800ba29 	.word	0x0800ba29
 800ba08:	0800ba31 	.word	0x0800ba31
 800ba0c:	0800ba39 	.word	0x0800ba39
 800ba10:	2300      	movs	r3, #0
 800ba12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba16:	e2ba      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800ba18:	2304      	movs	r3, #4
 800ba1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba1e:	e2b6      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800ba20:	2308      	movs	r3, #8
 800ba22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba26:	e2b2      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800ba28:	2310      	movs	r3, #16
 800ba2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba2e:	e2ae      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800ba30:	2320      	movs	r3, #32
 800ba32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba36:	e2aa      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800ba38:	2340      	movs	r3, #64	@ 0x40
 800ba3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba3e:	e2a6      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800ba40:	2380      	movs	r3, #128	@ 0x80
 800ba42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba46:	e2a2      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800ba48:	697b      	ldr	r3, [r7, #20]
 800ba4a:	681b      	ldr	r3, [r3, #0]
 800ba4c:	4a35      	ldr	r2, [pc, #212]	@ (800bb24 <UART_SetConfig+0x344>)
 800ba4e:	4293      	cmp	r3, r2
 800ba50:	d130      	bne.n	800bab4 <UART_SetConfig+0x2d4>
 800ba52:	4b31      	ldr	r3, [pc, #196]	@ (800bb18 <UART_SetConfig+0x338>)
 800ba54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ba56:	f003 0307 	and.w	r3, r3, #7
 800ba5a:	2b05      	cmp	r3, #5
 800ba5c:	d826      	bhi.n	800baac <UART_SetConfig+0x2cc>
 800ba5e:	a201      	add	r2, pc, #4	@ (adr r2, 800ba64 <UART_SetConfig+0x284>)
 800ba60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba64:	0800ba7d 	.word	0x0800ba7d
 800ba68:	0800ba85 	.word	0x0800ba85
 800ba6c:	0800ba8d 	.word	0x0800ba8d
 800ba70:	0800ba95 	.word	0x0800ba95
 800ba74:	0800ba9d 	.word	0x0800ba9d
 800ba78:	0800baa5 	.word	0x0800baa5
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba82:	e284      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800ba84:	2304      	movs	r3, #4
 800ba86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba8a:	e280      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800ba8c:	2308      	movs	r3, #8
 800ba8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba92:	e27c      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800ba94:	2310      	movs	r3, #16
 800ba96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ba9a:	e278      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800ba9c:	2320      	movs	r3, #32
 800ba9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800baa2:	e274      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800baa4:	2340      	movs	r3, #64	@ 0x40
 800baa6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800baaa:	e270      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800baac:	2380      	movs	r3, #128	@ 0x80
 800baae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bab2:	e26c      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bab4:	697b      	ldr	r3, [r7, #20]
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	4a1b      	ldr	r2, [pc, #108]	@ (800bb28 <UART_SetConfig+0x348>)
 800baba:	4293      	cmp	r3, r2
 800babc:	d142      	bne.n	800bb44 <UART_SetConfig+0x364>
 800babe:	4b16      	ldr	r3, [pc, #88]	@ (800bb18 <UART_SetConfig+0x338>)
 800bac0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bac2:	f003 0307 	and.w	r3, r3, #7
 800bac6:	2b05      	cmp	r3, #5
 800bac8:	d838      	bhi.n	800bb3c <UART_SetConfig+0x35c>
 800baca:	a201      	add	r2, pc, #4	@ (adr r2, 800bad0 <UART_SetConfig+0x2f0>)
 800bacc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bad0:	0800bae9 	.word	0x0800bae9
 800bad4:	0800baf1 	.word	0x0800baf1
 800bad8:	0800baf9 	.word	0x0800baf9
 800badc:	0800bb01 	.word	0x0800bb01
 800bae0:	0800bb2d 	.word	0x0800bb2d
 800bae4:	0800bb35 	.word	0x0800bb35
 800bae8:	2300      	movs	r3, #0
 800baea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800baee:	e24e      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800baf0:	2304      	movs	r3, #4
 800baf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800baf6:	e24a      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800baf8:	2308      	movs	r3, #8
 800bafa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bafe:	e246      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bb00:	2310      	movs	r3, #16
 800bb02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb06:	e242      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bb08:	cfff69f3 	.word	0xcfff69f3
 800bb0c:	58000c00 	.word	0x58000c00
 800bb10:	11fff4ff 	.word	0x11fff4ff
 800bb14:	40011000 	.word	0x40011000
 800bb18:	58024400 	.word	0x58024400
 800bb1c:	40004400 	.word	0x40004400
 800bb20:	40004800 	.word	0x40004800
 800bb24:	40004c00 	.word	0x40004c00
 800bb28:	40005000 	.word	0x40005000
 800bb2c:	2320      	movs	r3, #32
 800bb2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb32:	e22c      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bb34:	2340      	movs	r3, #64	@ 0x40
 800bb36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb3a:	e228      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bb3c:	2380      	movs	r3, #128	@ 0x80
 800bb3e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bb42:	e224      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bb44:	697b      	ldr	r3, [r7, #20]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	4ab1      	ldr	r2, [pc, #708]	@ (800be10 <UART_SetConfig+0x630>)
 800bb4a:	4293      	cmp	r3, r2
 800bb4c:	d176      	bne.n	800bc3c <UART_SetConfig+0x45c>
 800bb4e:	4bb1      	ldr	r3, [pc, #708]	@ (800be14 <UART_SetConfig+0x634>)
 800bb50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bb52:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bb56:	2b28      	cmp	r3, #40	@ 0x28
 800bb58:	d86c      	bhi.n	800bc34 <UART_SetConfig+0x454>
 800bb5a:	a201      	add	r2, pc, #4	@ (adr r2, 800bb60 <UART_SetConfig+0x380>)
 800bb5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb60:	0800bc05 	.word	0x0800bc05
 800bb64:	0800bc35 	.word	0x0800bc35
 800bb68:	0800bc35 	.word	0x0800bc35
 800bb6c:	0800bc35 	.word	0x0800bc35
 800bb70:	0800bc35 	.word	0x0800bc35
 800bb74:	0800bc35 	.word	0x0800bc35
 800bb78:	0800bc35 	.word	0x0800bc35
 800bb7c:	0800bc35 	.word	0x0800bc35
 800bb80:	0800bc0d 	.word	0x0800bc0d
 800bb84:	0800bc35 	.word	0x0800bc35
 800bb88:	0800bc35 	.word	0x0800bc35
 800bb8c:	0800bc35 	.word	0x0800bc35
 800bb90:	0800bc35 	.word	0x0800bc35
 800bb94:	0800bc35 	.word	0x0800bc35
 800bb98:	0800bc35 	.word	0x0800bc35
 800bb9c:	0800bc35 	.word	0x0800bc35
 800bba0:	0800bc15 	.word	0x0800bc15
 800bba4:	0800bc35 	.word	0x0800bc35
 800bba8:	0800bc35 	.word	0x0800bc35
 800bbac:	0800bc35 	.word	0x0800bc35
 800bbb0:	0800bc35 	.word	0x0800bc35
 800bbb4:	0800bc35 	.word	0x0800bc35
 800bbb8:	0800bc35 	.word	0x0800bc35
 800bbbc:	0800bc35 	.word	0x0800bc35
 800bbc0:	0800bc1d 	.word	0x0800bc1d
 800bbc4:	0800bc35 	.word	0x0800bc35
 800bbc8:	0800bc35 	.word	0x0800bc35
 800bbcc:	0800bc35 	.word	0x0800bc35
 800bbd0:	0800bc35 	.word	0x0800bc35
 800bbd4:	0800bc35 	.word	0x0800bc35
 800bbd8:	0800bc35 	.word	0x0800bc35
 800bbdc:	0800bc35 	.word	0x0800bc35
 800bbe0:	0800bc25 	.word	0x0800bc25
 800bbe4:	0800bc35 	.word	0x0800bc35
 800bbe8:	0800bc35 	.word	0x0800bc35
 800bbec:	0800bc35 	.word	0x0800bc35
 800bbf0:	0800bc35 	.word	0x0800bc35
 800bbf4:	0800bc35 	.word	0x0800bc35
 800bbf8:	0800bc35 	.word	0x0800bc35
 800bbfc:	0800bc35 	.word	0x0800bc35
 800bc00:	0800bc2d 	.word	0x0800bc2d
 800bc04:	2301      	movs	r3, #1
 800bc06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc0a:	e1c0      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bc0c:	2304      	movs	r3, #4
 800bc0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc12:	e1bc      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bc14:	2308      	movs	r3, #8
 800bc16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc1a:	e1b8      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bc1c:	2310      	movs	r3, #16
 800bc1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc22:	e1b4      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bc24:	2320      	movs	r3, #32
 800bc26:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc2a:	e1b0      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bc2c:	2340      	movs	r3, #64	@ 0x40
 800bc2e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc32:	e1ac      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bc34:	2380      	movs	r3, #128	@ 0x80
 800bc36:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc3a:	e1a8      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bc3c:	697b      	ldr	r3, [r7, #20]
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	4a75      	ldr	r2, [pc, #468]	@ (800be18 <UART_SetConfig+0x638>)
 800bc42:	4293      	cmp	r3, r2
 800bc44:	d130      	bne.n	800bca8 <UART_SetConfig+0x4c8>
 800bc46:	4b73      	ldr	r3, [pc, #460]	@ (800be14 <UART_SetConfig+0x634>)
 800bc48:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bc4a:	f003 0307 	and.w	r3, r3, #7
 800bc4e:	2b05      	cmp	r3, #5
 800bc50:	d826      	bhi.n	800bca0 <UART_SetConfig+0x4c0>
 800bc52:	a201      	add	r2, pc, #4	@ (adr r2, 800bc58 <UART_SetConfig+0x478>)
 800bc54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc58:	0800bc71 	.word	0x0800bc71
 800bc5c:	0800bc79 	.word	0x0800bc79
 800bc60:	0800bc81 	.word	0x0800bc81
 800bc64:	0800bc89 	.word	0x0800bc89
 800bc68:	0800bc91 	.word	0x0800bc91
 800bc6c:	0800bc99 	.word	0x0800bc99
 800bc70:	2300      	movs	r3, #0
 800bc72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc76:	e18a      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bc78:	2304      	movs	r3, #4
 800bc7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc7e:	e186      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bc80:	2308      	movs	r3, #8
 800bc82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc86:	e182      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bc88:	2310      	movs	r3, #16
 800bc8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc8e:	e17e      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bc90:	2320      	movs	r3, #32
 800bc92:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc96:	e17a      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bc98:	2340      	movs	r3, #64	@ 0x40
 800bc9a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bc9e:	e176      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bca0:	2380      	movs	r3, #128	@ 0x80
 800bca2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bca6:	e172      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bca8:	697b      	ldr	r3, [r7, #20]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	4a5b      	ldr	r2, [pc, #364]	@ (800be1c <UART_SetConfig+0x63c>)
 800bcae:	4293      	cmp	r3, r2
 800bcb0:	d130      	bne.n	800bd14 <UART_SetConfig+0x534>
 800bcb2:	4b58      	ldr	r3, [pc, #352]	@ (800be14 <UART_SetConfig+0x634>)
 800bcb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bcb6:	f003 0307 	and.w	r3, r3, #7
 800bcba:	2b05      	cmp	r3, #5
 800bcbc:	d826      	bhi.n	800bd0c <UART_SetConfig+0x52c>
 800bcbe:	a201      	add	r2, pc, #4	@ (adr r2, 800bcc4 <UART_SetConfig+0x4e4>)
 800bcc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcc4:	0800bcdd 	.word	0x0800bcdd
 800bcc8:	0800bce5 	.word	0x0800bce5
 800bccc:	0800bced 	.word	0x0800bced
 800bcd0:	0800bcf5 	.word	0x0800bcf5
 800bcd4:	0800bcfd 	.word	0x0800bcfd
 800bcd8:	0800bd05 	.word	0x0800bd05
 800bcdc:	2300      	movs	r3, #0
 800bcde:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bce2:	e154      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bce4:	2304      	movs	r3, #4
 800bce6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bcea:	e150      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bcec:	2308      	movs	r3, #8
 800bcee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bcf2:	e14c      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bcf4:	2310      	movs	r3, #16
 800bcf6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bcfa:	e148      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bcfc:	2320      	movs	r3, #32
 800bcfe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd02:	e144      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bd04:	2340      	movs	r3, #64	@ 0x40
 800bd06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd0a:	e140      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bd0c:	2380      	movs	r3, #128	@ 0x80
 800bd0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bd12:	e13c      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bd14:	697b      	ldr	r3, [r7, #20]
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	4a41      	ldr	r2, [pc, #260]	@ (800be20 <UART_SetConfig+0x640>)
 800bd1a:	4293      	cmp	r3, r2
 800bd1c:	f040 8082 	bne.w	800be24 <UART_SetConfig+0x644>
 800bd20:	4b3c      	ldr	r3, [pc, #240]	@ (800be14 <UART_SetConfig+0x634>)
 800bd22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bd24:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bd28:	2b28      	cmp	r3, #40	@ 0x28
 800bd2a:	d86d      	bhi.n	800be08 <UART_SetConfig+0x628>
 800bd2c:	a201      	add	r2, pc, #4	@ (adr r2, 800bd34 <UART_SetConfig+0x554>)
 800bd2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd32:	bf00      	nop
 800bd34:	0800bdd9 	.word	0x0800bdd9
 800bd38:	0800be09 	.word	0x0800be09
 800bd3c:	0800be09 	.word	0x0800be09
 800bd40:	0800be09 	.word	0x0800be09
 800bd44:	0800be09 	.word	0x0800be09
 800bd48:	0800be09 	.word	0x0800be09
 800bd4c:	0800be09 	.word	0x0800be09
 800bd50:	0800be09 	.word	0x0800be09
 800bd54:	0800bde1 	.word	0x0800bde1
 800bd58:	0800be09 	.word	0x0800be09
 800bd5c:	0800be09 	.word	0x0800be09
 800bd60:	0800be09 	.word	0x0800be09
 800bd64:	0800be09 	.word	0x0800be09
 800bd68:	0800be09 	.word	0x0800be09
 800bd6c:	0800be09 	.word	0x0800be09
 800bd70:	0800be09 	.word	0x0800be09
 800bd74:	0800bde9 	.word	0x0800bde9
 800bd78:	0800be09 	.word	0x0800be09
 800bd7c:	0800be09 	.word	0x0800be09
 800bd80:	0800be09 	.word	0x0800be09
 800bd84:	0800be09 	.word	0x0800be09
 800bd88:	0800be09 	.word	0x0800be09
 800bd8c:	0800be09 	.word	0x0800be09
 800bd90:	0800be09 	.word	0x0800be09
 800bd94:	0800bdf1 	.word	0x0800bdf1
 800bd98:	0800be09 	.word	0x0800be09
 800bd9c:	0800be09 	.word	0x0800be09
 800bda0:	0800be09 	.word	0x0800be09
 800bda4:	0800be09 	.word	0x0800be09
 800bda8:	0800be09 	.word	0x0800be09
 800bdac:	0800be09 	.word	0x0800be09
 800bdb0:	0800be09 	.word	0x0800be09
 800bdb4:	0800bdf9 	.word	0x0800bdf9
 800bdb8:	0800be09 	.word	0x0800be09
 800bdbc:	0800be09 	.word	0x0800be09
 800bdc0:	0800be09 	.word	0x0800be09
 800bdc4:	0800be09 	.word	0x0800be09
 800bdc8:	0800be09 	.word	0x0800be09
 800bdcc:	0800be09 	.word	0x0800be09
 800bdd0:	0800be09 	.word	0x0800be09
 800bdd4:	0800be01 	.word	0x0800be01
 800bdd8:	2301      	movs	r3, #1
 800bdda:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bdde:	e0d6      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bde0:	2304      	movs	r3, #4
 800bde2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bde6:	e0d2      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bde8:	2308      	movs	r3, #8
 800bdea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bdee:	e0ce      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bdf0:	2310      	movs	r3, #16
 800bdf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bdf6:	e0ca      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bdf8:	2320      	movs	r3, #32
 800bdfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bdfe:	e0c6      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800be00:	2340      	movs	r3, #64	@ 0x40
 800be02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800be06:	e0c2      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800be08:	2380      	movs	r3, #128	@ 0x80
 800be0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800be0e:	e0be      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800be10:	40011400 	.word	0x40011400
 800be14:	58024400 	.word	0x58024400
 800be18:	40007800 	.word	0x40007800
 800be1c:	40007c00 	.word	0x40007c00
 800be20:	40011800 	.word	0x40011800
 800be24:	697b      	ldr	r3, [r7, #20]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	4aad      	ldr	r2, [pc, #692]	@ (800c0e0 <UART_SetConfig+0x900>)
 800be2a:	4293      	cmp	r3, r2
 800be2c:	d176      	bne.n	800bf1c <UART_SetConfig+0x73c>
 800be2e:	4bad      	ldr	r3, [pc, #692]	@ (800c0e4 <UART_SetConfig+0x904>)
 800be30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800be32:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800be36:	2b28      	cmp	r3, #40	@ 0x28
 800be38:	d86c      	bhi.n	800bf14 <UART_SetConfig+0x734>
 800be3a:	a201      	add	r2, pc, #4	@ (adr r2, 800be40 <UART_SetConfig+0x660>)
 800be3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be40:	0800bee5 	.word	0x0800bee5
 800be44:	0800bf15 	.word	0x0800bf15
 800be48:	0800bf15 	.word	0x0800bf15
 800be4c:	0800bf15 	.word	0x0800bf15
 800be50:	0800bf15 	.word	0x0800bf15
 800be54:	0800bf15 	.word	0x0800bf15
 800be58:	0800bf15 	.word	0x0800bf15
 800be5c:	0800bf15 	.word	0x0800bf15
 800be60:	0800beed 	.word	0x0800beed
 800be64:	0800bf15 	.word	0x0800bf15
 800be68:	0800bf15 	.word	0x0800bf15
 800be6c:	0800bf15 	.word	0x0800bf15
 800be70:	0800bf15 	.word	0x0800bf15
 800be74:	0800bf15 	.word	0x0800bf15
 800be78:	0800bf15 	.word	0x0800bf15
 800be7c:	0800bf15 	.word	0x0800bf15
 800be80:	0800bef5 	.word	0x0800bef5
 800be84:	0800bf15 	.word	0x0800bf15
 800be88:	0800bf15 	.word	0x0800bf15
 800be8c:	0800bf15 	.word	0x0800bf15
 800be90:	0800bf15 	.word	0x0800bf15
 800be94:	0800bf15 	.word	0x0800bf15
 800be98:	0800bf15 	.word	0x0800bf15
 800be9c:	0800bf15 	.word	0x0800bf15
 800bea0:	0800befd 	.word	0x0800befd
 800bea4:	0800bf15 	.word	0x0800bf15
 800bea8:	0800bf15 	.word	0x0800bf15
 800beac:	0800bf15 	.word	0x0800bf15
 800beb0:	0800bf15 	.word	0x0800bf15
 800beb4:	0800bf15 	.word	0x0800bf15
 800beb8:	0800bf15 	.word	0x0800bf15
 800bebc:	0800bf15 	.word	0x0800bf15
 800bec0:	0800bf05 	.word	0x0800bf05
 800bec4:	0800bf15 	.word	0x0800bf15
 800bec8:	0800bf15 	.word	0x0800bf15
 800becc:	0800bf15 	.word	0x0800bf15
 800bed0:	0800bf15 	.word	0x0800bf15
 800bed4:	0800bf15 	.word	0x0800bf15
 800bed8:	0800bf15 	.word	0x0800bf15
 800bedc:	0800bf15 	.word	0x0800bf15
 800bee0:	0800bf0d 	.word	0x0800bf0d
 800bee4:	2301      	movs	r3, #1
 800bee6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800beea:	e050      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800beec:	2304      	movs	r3, #4
 800beee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bef2:	e04c      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bef4:	2308      	movs	r3, #8
 800bef6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800befa:	e048      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800befc:	2310      	movs	r3, #16
 800befe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf02:	e044      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bf04:	2320      	movs	r3, #32
 800bf06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf0a:	e040      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bf0c:	2340      	movs	r3, #64	@ 0x40
 800bf0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf12:	e03c      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bf14:	2380      	movs	r3, #128	@ 0x80
 800bf16:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf1a:	e038      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bf1c:	697b      	ldr	r3, [r7, #20]
 800bf1e:	681b      	ldr	r3, [r3, #0]
 800bf20:	4a71      	ldr	r2, [pc, #452]	@ (800c0e8 <UART_SetConfig+0x908>)
 800bf22:	4293      	cmp	r3, r2
 800bf24:	d130      	bne.n	800bf88 <UART_SetConfig+0x7a8>
 800bf26:	4b6f      	ldr	r3, [pc, #444]	@ (800c0e4 <UART_SetConfig+0x904>)
 800bf28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bf2a:	f003 0307 	and.w	r3, r3, #7
 800bf2e:	2b05      	cmp	r3, #5
 800bf30:	d826      	bhi.n	800bf80 <UART_SetConfig+0x7a0>
 800bf32:	a201      	add	r2, pc, #4	@ (adr r2, 800bf38 <UART_SetConfig+0x758>)
 800bf34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf38:	0800bf51 	.word	0x0800bf51
 800bf3c:	0800bf59 	.word	0x0800bf59
 800bf40:	0800bf61 	.word	0x0800bf61
 800bf44:	0800bf69 	.word	0x0800bf69
 800bf48:	0800bf71 	.word	0x0800bf71
 800bf4c:	0800bf79 	.word	0x0800bf79
 800bf50:	2302      	movs	r3, #2
 800bf52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf56:	e01a      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bf58:	2304      	movs	r3, #4
 800bf5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf5e:	e016      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bf60:	2308      	movs	r3, #8
 800bf62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf66:	e012      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bf68:	2310      	movs	r3, #16
 800bf6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf6e:	e00e      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bf70:	2320      	movs	r3, #32
 800bf72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf76:	e00a      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bf78:	2340      	movs	r3, #64	@ 0x40
 800bf7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf7e:	e006      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bf80:	2380      	movs	r3, #128	@ 0x80
 800bf82:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800bf86:	e002      	b.n	800bf8e <UART_SetConfig+0x7ae>
 800bf88:	2380      	movs	r3, #128	@ 0x80
 800bf8a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800bf8e:	697b      	ldr	r3, [r7, #20]
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	4a55      	ldr	r2, [pc, #340]	@ (800c0e8 <UART_SetConfig+0x908>)
 800bf94:	4293      	cmp	r3, r2
 800bf96:	f040 80f8 	bne.w	800c18a <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800bf9a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800bf9e:	2b20      	cmp	r3, #32
 800bfa0:	dc46      	bgt.n	800c030 <UART_SetConfig+0x850>
 800bfa2:	2b02      	cmp	r3, #2
 800bfa4:	db75      	blt.n	800c092 <UART_SetConfig+0x8b2>
 800bfa6:	3b02      	subs	r3, #2
 800bfa8:	2b1e      	cmp	r3, #30
 800bfaa:	d872      	bhi.n	800c092 <UART_SetConfig+0x8b2>
 800bfac:	a201      	add	r2, pc, #4	@ (adr r2, 800bfb4 <UART_SetConfig+0x7d4>)
 800bfae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfb2:	bf00      	nop
 800bfb4:	0800c037 	.word	0x0800c037
 800bfb8:	0800c093 	.word	0x0800c093
 800bfbc:	0800c03f 	.word	0x0800c03f
 800bfc0:	0800c093 	.word	0x0800c093
 800bfc4:	0800c093 	.word	0x0800c093
 800bfc8:	0800c093 	.word	0x0800c093
 800bfcc:	0800c04f 	.word	0x0800c04f
 800bfd0:	0800c093 	.word	0x0800c093
 800bfd4:	0800c093 	.word	0x0800c093
 800bfd8:	0800c093 	.word	0x0800c093
 800bfdc:	0800c093 	.word	0x0800c093
 800bfe0:	0800c093 	.word	0x0800c093
 800bfe4:	0800c093 	.word	0x0800c093
 800bfe8:	0800c093 	.word	0x0800c093
 800bfec:	0800c05f 	.word	0x0800c05f
 800bff0:	0800c093 	.word	0x0800c093
 800bff4:	0800c093 	.word	0x0800c093
 800bff8:	0800c093 	.word	0x0800c093
 800bffc:	0800c093 	.word	0x0800c093
 800c000:	0800c093 	.word	0x0800c093
 800c004:	0800c093 	.word	0x0800c093
 800c008:	0800c093 	.word	0x0800c093
 800c00c:	0800c093 	.word	0x0800c093
 800c010:	0800c093 	.word	0x0800c093
 800c014:	0800c093 	.word	0x0800c093
 800c018:	0800c093 	.word	0x0800c093
 800c01c:	0800c093 	.word	0x0800c093
 800c020:	0800c093 	.word	0x0800c093
 800c024:	0800c093 	.word	0x0800c093
 800c028:	0800c093 	.word	0x0800c093
 800c02c:	0800c085 	.word	0x0800c085
 800c030:	2b40      	cmp	r3, #64	@ 0x40
 800c032:	d02a      	beq.n	800c08a <UART_SetConfig+0x8aa>
 800c034:	e02d      	b.n	800c092 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800c036:	f7fd fbff 	bl	8009838 <HAL_RCCEx_GetD3PCLK1Freq>
 800c03a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c03c:	e02f      	b.n	800c09e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c03e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c042:	4618      	mov	r0, r3
 800c044:	f7fd fc0e 	bl	8009864 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c04a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c04c:	e027      	b.n	800c09e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c04e:	f107 0318 	add.w	r3, r7, #24
 800c052:	4618      	mov	r0, r3
 800c054:	f7fd fd5a 	bl	8009b0c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c058:	69fb      	ldr	r3, [r7, #28]
 800c05a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c05c:	e01f      	b.n	800c09e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c05e:	4b21      	ldr	r3, [pc, #132]	@ (800c0e4 <UART_SetConfig+0x904>)
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	f003 0320 	and.w	r3, r3, #32
 800c066:	2b00      	cmp	r3, #0
 800c068:	d009      	beq.n	800c07e <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c06a:	4b1e      	ldr	r3, [pc, #120]	@ (800c0e4 <UART_SetConfig+0x904>)
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	08db      	lsrs	r3, r3, #3
 800c070:	f003 0303 	and.w	r3, r3, #3
 800c074:	4a1d      	ldr	r2, [pc, #116]	@ (800c0ec <UART_SetConfig+0x90c>)
 800c076:	fa22 f303 	lsr.w	r3, r2, r3
 800c07a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c07c:	e00f      	b.n	800c09e <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800c07e:	4b1b      	ldr	r3, [pc, #108]	@ (800c0ec <UART_SetConfig+0x90c>)
 800c080:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c082:	e00c      	b.n	800c09e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c084:	4b1a      	ldr	r3, [pc, #104]	@ (800c0f0 <UART_SetConfig+0x910>)
 800c086:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c088:	e009      	b.n	800c09e <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c08a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c08e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c090:	e005      	b.n	800c09e <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800c092:	2300      	movs	r3, #0
 800c094:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800c096:	2301      	movs	r3, #1
 800c098:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800c09c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c09e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	f000 81ee 	beq.w	800c482 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c0a6:	697b      	ldr	r3, [r7, #20]
 800c0a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c0aa:	4a12      	ldr	r2, [pc, #72]	@ (800c0f4 <UART_SetConfig+0x914>)
 800c0ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c0b0:	461a      	mov	r2, r3
 800c0b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0b4:	fbb3 f3f2 	udiv	r3, r3, r2
 800c0b8:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c0ba:	697b      	ldr	r3, [r7, #20]
 800c0bc:	685a      	ldr	r2, [r3, #4]
 800c0be:	4613      	mov	r3, r2
 800c0c0:	005b      	lsls	r3, r3, #1
 800c0c2:	4413      	add	r3, r2
 800c0c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c0c6:	429a      	cmp	r2, r3
 800c0c8:	d305      	bcc.n	800c0d6 <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c0ca:	697b      	ldr	r3, [r7, #20]
 800c0cc:	685b      	ldr	r3, [r3, #4]
 800c0ce:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c0d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c0d2:	429a      	cmp	r2, r3
 800c0d4:	d910      	bls.n	800c0f8 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 800c0d6:	2301      	movs	r3, #1
 800c0d8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800c0dc:	e1d1      	b.n	800c482 <UART_SetConfig+0xca2>
 800c0de:	bf00      	nop
 800c0e0:	40011c00 	.word	0x40011c00
 800c0e4:	58024400 	.word	0x58024400
 800c0e8:	58000c00 	.word	0x58000c00
 800c0ec:	03d09000 	.word	0x03d09000
 800c0f0:	003d0900 	.word	0x003d0900
 800c0f4:	0800fbbc 	.word	0x0800fbbc
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c0f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c0fa:	2200      	movs	r2, #0
 800c0fc:	60bb      	str	r3, [r7, #8]
 800c0fe:	60fa      	str	r2, [r7, #12]
 800c100:	697b      	ldr	r3, [r7, #20]
 800c102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c104:	4ac0      	ldr	r2, [pc, #768]	@ (800c408 <UART_SetConfig+0xc28>)
 800c106:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c10a:	b29b      	uxth	r3, r3
 800c10c:	2200      	movs	r2, #0
 800c10e:	603b      	str	r3, [r7, #0]
 800c110:	607a      	str	r2, [r7, #4]
 800c112:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c116:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c11a:	f7f4 f951 	bl	80003c0 <__aeabi_uldivmod>
 800c11e:	4602      	mov	r2, r0
 800c120:	460b      	mov	r3, r1
 800c122:	4610      	mov	r0, r2
 800c124:	4619      	mov	r1, r3
 800c126:	f04f 0200 	mov.w	r2, #0
 800c12a:	f04f 0300 	mov.w	r3, #0
 800c12e:	020b      	lsls	r3, r1, #8
 800c130:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c134:	0202      	lsls	r2, r0, #8
 800c136:	6979      	ldr	r1, [r7, #20]
 800c138:	6849      	ldr	r1, [r1, #4]
 800c13a:	0849      	lsrs	r1, r1, #1
 800c13c:	2000      	movs	r0, #0
 800c13e:	460c      	mov	r4, r1
 800c140:	4605      	mov	r5, r0
 800c142:	eb12 0804 	adds.w	r8, r2, r4
 800c146:	eb43 0905 	adc.w	r9, r3, r5
 800c14a:	697b      	ldr	r3, [r7, #20]
 800c14c:	685b      	ldr	r3, [r3, #4]
 800c14e:	2200      	movs	r2, #0
 800c150:	469a      	mov	sl, r3
 800c152:	4693      	mov	fp, r2
 800c154:	4652      	mov	r2, sl
 800c156:	465b      	mov	r3, fp
 800c158:	4640      	mov	r0, r8
 800c15a:	4649      	mov	r1, r9
 800c15c:	f7f4 f930 	bl	80003c0 <__aeabi_uldivmod>
 800c160:	4602      	mov	r2, r0
 800c162:	460b      	mov	r3, r1
 800c164:	4613      	mov	r3, r2
 800c166:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c16a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c16e:	d308      	bcc.n	800c182 <UART_SetConfig+0x9a2>
 800c170:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c172:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c176:	d204      	bcs.n	800c182 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 800c178:	697b      	ldr	r3, [r7, #20]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c17e:	60da      	str	r2, [r3, #12]
 800c180:	e17f      	b.n	800c482 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 800c182:	2301      	movs	r3, #1
 800c184:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800c188:	e17b      	b.n	800c482 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c18a:	697b      	ldr	r3, [r7, #20]
 800c18c:	69db      	ldr	r3, [r3, #28]
 800c18e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c192:	f040 80bd 	bne.w	800c310 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 800c196:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c19a:	2b20      	cmp	r3, #32
 800c19c:	dc48      	bgt.n	800c230 <UART_SetConfig+0xa50>
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	db7b      	blt.n	800c29a <UART_SetConfig+0xaba>
 800c1a2:	2b20      	cmp	r3, #32
 800c1a4:	d879      	bhi.n	800c29a <UART_SetConfig+0xaba>
 800c1a6:	a201      	add	r2, pc, #4	@ (adr r2, 800c1ac <UART_SetConfig+0x9cc>)
 800c1a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1ac:	0800c237 	.word	0x0800c237
 800c1b0:	0800c23f 	.word	0x0800c23f
 800c1b4:	0800c29b 	.word	0x0800c29b
 800c1b8:	0800c29b 	.word	0x0800c29b
 800c1bc:	0800c247 	.word	0x0800c247
 800c1c0:	0800c29b 	.word	0x0800c29b
 800c1c4:	0800c29b 	.word	0x0800c29b
 800c1c8:	0800c29b 	.word	0x0800c29b
 800c1cc:	0800c257 	.word	0x0800c257
 800c1d0:	0800c29b 	.word	0x0800c29b
 800c1d4:	0800c29b 	.word	0x0800c29b
 800c1d8:	0800c29b 	.word	0x0800c29b
 800c1dc:	0800c29b 	.word	0x0800c29b
 800c1e0:	0800c29b 	.word	0x0800c29b
 800c1e4:	0800c29b 	.word	0x0800c29b
 800c1e8:	0800c29b 	.word	0x0800c29b
 800c1ec:	0800c267 	.word	0x0800c267
 800c1f0:	0800c29b 	.word	0x0800c29b
 800c1f4:	0800c29b 	.word	0x0800c29b
 800c1f8:	0800c29b 	.word	0x0800c29b
 800c1fc:	0800c29b 	.word	0x0800c29b
 800c200:	0800c29b 	.word	0x0800c29b
 800c204:	0800c29b 	.word	0x0800c29b
 800c208:	0800c29b 	.word	0x0800c29b
 800c20c:	0800c29b 	.word	0x0800c29b
 800c210:	0800c29b 	.word	0x0800c29b
 800c214:	0800c29b 	.word	0x0800c29b
 800c218:	0800c29b 	.word	0x0800c29b
 800c21c:	0800c29b 	.word	0x0800c29b
 800c220:	0800c29b 	.word	0x0800c29b
 800c224:	0800c29b 	.word	0x0800c29b
 800c228:	0800c29b 	.word	0x0800c29b
 800c22c:	0800c28d 	.word	0x0800c28d
 800c230:	2b40      	cmp	r3, #64	@ 0x40
 800c232:	d02e      	beq.n	800c292 <UART_SetConfig+0xab2>
 800c234:	e031      	b.n	800c29a <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c236:	f7fb fc61 	bl	8007afc <HAL_RCC_GetPCLK1Freq>
 800c23a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c23c:	e033      	b.n	800c2a6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c23e:	f7fb fc73 	bl	8007b28 <HAL_RCC_GetPCLK2Freq>
 800c242:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c244:	e02f      	b.n	800c2a6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c246:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c24a:	4618      	mov	r0, r3
 800c24c:	f7fd fb0a 	bl	8009864 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c252:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c254:	e027      	b.n	800c2a6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c256:	f107 0318 	add.w	r3, r7, #24
 800c25a:	4618      	mov	r0, r3
 800c25c:	f7fd fc56 	bl	8009b0c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c260:	69fb      	ldr	r3, [r7, #28]
 800c262:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c264:	e01f      	b.n	800c2a6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c266:	4b69      	ldr	r3, [pc, #420]	@ (800c40c <UART_SetConfig+0xc2c>)
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	f003 0320 	and.w	r3, r3, #32
 800c26e:	2b00      	cmp	r3, #0
 800c270:	d009      	beq.n	800c286 <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c272:	4b66      	ldr	r3, [pc, #408]	@ (800c40c <UART_SetConfig+0xc2c>)
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	08db      	lsrs	r3, r3, #3
 800c278:	f003 0303 	and.w	r3, r3, #3
 800c27c:	4a64      	ldr	r2, [pc, #400]	@ (800c410 <UART_SetConfig+0xc30>)
 800c27e:	fa22 f303 	lsr.w	r3, r2, r3
 800c282:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c284:	e00f      	b.n	800c2a6 <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 800c286:	4b62      	ldr	r3, [pc, #392]	@ (800c410 <UART_SetConfig+0xc30>)
 800c288:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c28a:	e00c      	b.n	800c2a6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c28c:	4b61      	ldr	r3, [pc, #388]	@ (800c414 <UART_SetConfig+0xc34>)
 800c28e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c290:	e009      	b.n	800c2a6 <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c292:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c296:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c298:	e005      	b.n	800c2a6 <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 800c29a:	2300      	movs	r3, #0
 800c29c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800c29e:	2301      	movs	r3, #1
 800c2a0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800c2a4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c2a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	f000 80ea 	beq.w	800c482 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c2ae:	697b      	ldr	r3, [r7, #20]
 800c2b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c2b2:	4a55      	ldr	r2, [pc, #340]	@ (800c408 <UART_SetConfig+0xc28>)
 800c2b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c2b8:	461a      	mov	r2, r3
 800c2ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c2bc:	fbb3 f3f2 	udiv	r3, r3, r2
 800c2c0:	005a      	lsls	r2, r3, #1
 800c2c2:	697b      	ldr	r3, [r7, #20]
 800c2c4:	685b      	ldr	r3, [r3, #4]
 800c2c6:	085b      	lsrs	r3, r3, #1
 800c2c8:	441a      	add	r2, r3
 800c2ca:	697b      	ldr	r3, [r7, #20]
 800c2cc:	685b      	ldr	r3, [r3, #4]
 800c2ce:	fbb2 f3f3 	udiv	r3, r2, r3
 800c2d2:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c2d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2d6:	2b0f      	cmp	r3, #15
 800c2d8:	d916      	bls.n	800c308 <UART_SetConfig+0xb28>
 800c2da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c2e0:	d212      	bcs.n	800c308 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c2e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2e4:	b29b      	uxth	r3, r3
 800c2e6:	f023 030f 	bic.w	r3, r3, #15
 800c2ea:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c2ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c2ee:	085b      	lsrs	r3, r3, #1
 800c2f0:	b29b      	uxth	r3, r3
 800c2f2:	f003 0307 	and.w	r3, r3, #7
 800c2f6:	b29a      	uxth	r2, r3
 800c2f8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800c2fa:	4313      	orrs	r3, r2
 800c2fc:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800c2fe:	697b      	ldr	r3, [r7, #20]
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800c304:	60da      	str	r2, [r3, #12]
 800c306:	e0bc      	b.n	800c482 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800c308:	2301      	movs	r3, #1
 800c30a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800c30e:	e0b8      	b.n	800c482 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c310:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800c314:	2b20      	cmp	r3, #32
 800c316:	dc4b      	bgt.n	800c3b0 <UART_SetConfig+0xbd0>
 800c318:	2b00      	cmp	r3, #0
 800c31a:	f2c0 8087 	blt.w	800c42c <UART_SetConfig+0xc4c>
 800c31e:	2b20      	cmp	r3, #32
 800c320:	f200 8084 	bhi.w	800c42c <UART_SetConfig+0xc4c>
 800c324:	a201      	add	r2, pc, #4	@ (adr r2, 800c32c <UART_SetConfig+0xb4c>)
 800c326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c32a:	bf00      	nop
 800c32c:	0800c3b7 	.word	0x0800c3b7
 800c330:	0800c3bf 	.word	0x0800c3bf
 800c334:	0800c42d 	.word	0x0800c42d
 800c338:	0800c42d 	.word	0x0800c42d
 800c33c:	0800c3c7 	.word	0x0800c3c7
 800c340:	0800c42d 	.word	0x0800c42d
 800c344:	0800c42d 	.word	0x0800c42d
 800c348:	0800c42d 	.word	0x0800c42d
 800c34c:	0800c3d7 	.word	0x0800c3d7
 800c350:	0800c42d 	.word	0x0800c42d
 800c354:	0800c42d 	.word	0x0800c42d
 800c358:	0800c42d 	.word	0x0800c42d
 800c35c:	0800c42d 	.word	0x0800c42d
 800c360:	0800c42d 	.word	0x0800c42d
 800c364:	0800c42d 	.word	0x0800c42d
 800c368:	0800c42d 	.word	0x0800c42d
 800c36c:	0800c3e7 	.word	0x0800c3e7
 800c370:	0800c42d 	.word	0x0800c42d
 800c374:	0800c42d 	.word	0x0800c42d
 800c378:	0800c42d 	.word	0x0800c42d
 800c37c:	0800c42d 	.word	0x0800c42d
 800c380:	0800c42d 	.word	0x0800c42d
 800c384:	0800c42d 	.word	0x0800c42d
 800c388:	0800c42d 	.word	0x0800c42d
 800c38c:	0800c42d 	.word	0x0800c42d
 800c390:	0800c42d 	.word	0x0800c42d
 800c394:	0800c42d 	.word	0x0800c42d
 800c398:	0800c42d 	.word	0x0800c42d
 800c39c:	0800c42d 	.word	0x0800c42d
 800c3a0:	0800c42d 	.word	0x0800c42d
 800c3a4:	0800c42d 	.word	0x0800c42d
 800c3a8:	0800c42d 	.word	0x0800c42d
 800c3ac:	0800c41f 	.word	0x0800c41f
 800c3b0:	2b40      	cmp	r3, #64	@ 0x40
 800c3b2:	d037      	beq.n	800c424 <UART_SetConfig+0xc44>
 800c3b4:	e03a      	b.n	800c42c <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c3b6:	f7fb fba1 	bl	8007afc <HAL_RCC_GetPCLK1Freq>
 800c3ba:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c3bc:	e03c      	b.n	800c438 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c3be:	f7fb fbb3 	bl	8007b28 <HAL_RCC_GetPCLK2Freq>
 800c3c2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800c3c4:	e038      	b.n	800c438 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c3c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800c3ca:	4618      	mov	r0, r3
 800c3cc:	f7fd fa4a 	bl	8009864 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800c3d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c3d4:	e030      	b.n	800c438 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c3d6:	f107 0318 	add.w	r3, r7, #24
 800c3da:	4618      	mov	r0, r3
 800c3dc:	f7fd fb96 	bl	8009b0c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800c3e0:	69fb      	ldr	r3, [r7, #28]
 800c3e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c3e4:	e028      	b.n	800c438 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c3e6:	4b09      	ldr	r3, [pc, #36]	@ (800c40c <UART_SetConfig+0xc2c>)
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	f003 0320 	and.w	r3, r3, #32
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d012      	beq.n	800c418 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800c3f2:	4b06      	ldr	r3, [pc, #24]	@ (800c40c <UART_SetConfig+0xc2c>)
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	08db      	lsrs	r3, r3, #3
 800c3f8:	f003 0303 	and.w	r3, r3, #3
 800c3fc:	4a04      	ldr	r2, [pc, #16]	@ (800c410 <UART_SetConfig+0xc30>)
 800c3fe:	fa22 f303 	lsr.w	r3, r2, r3
 800c402:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800c404:	e018      	b.n	800c438 <UART_SetConfig+0xc58>
 800c406:	bf00      	nop
 800c408:	0800fbbc 	.word	0x0800fbbc
 800c40c:	58024400 	.word	0x58024400
 800c410:	03d09000 	.word	0x03d09000
 800c414:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 800c418:	4b24      	ldr	r3, [pc, #144]	@ (800c4ac <UART_SetConfig+0xccc>)
 800c41a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c41c:	e00c      	b.n	800c438 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800c41e:	4b24      	ldr	r3, [pc, #144]	@ (800c4b0 <UART_SetConfig+0xcd0>)
 800c420:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c422:	e009      	b.n	800c438 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c424:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c428:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800c42a:	e005      	b.n	800c438 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 800c42c:	2300      	movs	r3, #0
 800c42e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800c430:	2301      	movs	r3, #1
 800c432:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800c436:	bf00      	nop
    }

    if (pclk != 0U)
 800c438:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d021      	beq.n	800c482 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c43e:	697b      	ldr	r3, [r7, #20]
 800c440:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c442:	4a1c      	ldr	r2, [pc, #112]	@ (800c4b4 <UART_SetConfig+0xcd4>)
 800c444:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c448:	461a      	mov	r2, r3
 800c44a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c44c:	fbb3 f2f2 	udiv	r2, r3, r2
 800c450:	697b      	ldr	r3, [r7, #20]
 800c452:	685b      	ldr	r3, [r3, #4]
 800c454:	085b      	lsrs	r3, r3, #1
 800c456:	441a      	add	r2, r3
 800c458:	697b      	ldr	r3, [r7, #20]
 800c45a:	685b      	ldr	r3, [r3, #4]
 800c45c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c460:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c462:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c464:	2b0f      	cmp	r3, #15
 800c466:	d909      	bls.n	800c47c <UART_SetConfig+0xc9c>
 800c468:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c46a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c46e:	d205      	bcs.n	800c47c <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c472:	b29a      	uxth	r2, r3
 800c474:	697b      	ldr	r3, [r7, #20]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	60da      	str	r2, [r3, #12]
 800c47a:	e002      	b.n	800c482 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 800c47c:	2301      	movs	r3, #1
 800c47e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c482:	697b      	ldr	r3, [r7, #20]
 800c484:	2201      	movs	r2, #1
 800c486:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800c48a:	697b      	ldr	r3, [r7, #20]
 800c48c:	2201      	movs	r2, #1
 800c48e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c492:	697b      	ldr	r3, [r7, #20]
 800c494:	2200      	movs	r2, #0
 800c496:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800c498:	697b      	ldr	r3, [r7, #20]
 800c49a:	2200      	movs	r2, #0
 800c49c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800c49e:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800c4a2:	4618      	mov	r0, r3
 800c4a4:	3748      	adds	r7, #72	@ 0x48
 800c4a6:	46bd      	mov	sp, r7
 800c4a8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c4ac:	03d09000 	.word	0x03d09000
 800c4b0:	003d0900 	.word	0x003d0900
 800c4b4:	0800fbbc 	.word	0x0800fbbc

0800c4b8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c4b8:	b480      	push	{r7}
 800c4ba:	b083      	sub	sp, #12
 800c4bc:	af00      	add	r7, sp, #0
 800c4be:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4c4:	f003 0308 	and.w	r3, r3, #8
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d00a      	beq.n	800c4e2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c4cc:	687b      	ldr	r3, [r7, #4]
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	685b      	ldr	r3, [r3, #4]
 800c4d2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	430a      	orrs	r2, r1
 800c4e0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4e6:	f003 0301 	and.w	r3, r3, #1
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d00a      	beq.n	800c504 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	685b      	ldr	r3, [r3, #4]
 800c4f4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c4f8:	687b      	ldr	r3, [r7, #4]
 800c4fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	430a      	orrs	r2, r1
 800c502:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c508:	f003 0302 	and.w	r3, r3, #2
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d00a      	beq.n	800c526 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	685b      	ldr	r3, [r3, #4]
 800c516:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	430a      	orrs	r2, r1
 800c524:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c52a:	f003 0304 	and.w	r3, r3, #4
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d00a      	beq.n	800c548 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	685b      	ldr	r3, [r3, #4]
 800c538:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	430a      	orrs	r2, r1
 800c546:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c548:	687b      	ldr	r3, [r7, #4]
 800c54a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c54c:	f003 0310 	and.w	r3, r3, #16
 800c550:	2b00      	cmp	r3, #0
 800c552:	d00a      	beq.n	800c56a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	681b      	ldr	r3, [r3, #0]
 800c558:	689b      	ldr	r3, [r3, #8]
 800c55a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	430a      	orrs	r2, r1
 800c568:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c56e:	f003 0320 	and.w	r3, r3, #32
 800c572:	2b00      	cmp	r3, #0
 800c574:	d00a      	beq.n	800c58c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	689b      	ldr	r3, [r3, #8]
 800c57c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	430a      	orrs	r2, r1
 800c58a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c590:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c594:	2b00      	cmp	r3, #0
 800c596:	d01a      	beq.n	800c5ce <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	685b      	ldr	r3, [r3, #4]
 800c59e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	430a      	orrs	r2, r1
 800c5ac:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c5b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c5b6:	d10a      	bne.n	800c5ce <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	685b      	ldr	r3, [r3, #4]
 800c5be:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	430a      	orrs	r2, r1
 800c5cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c5d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d00a      	beq.n	800c5f0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	685b      	ldr	r3, [r3, #4]
 800c5e0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c5e8:	687b      	ldr	r3, [r7, #4]
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	430a      	orrs	r2, r1
 800c5ee:	605a      	str	r2, [r3, #4]
  }
}
 800c5f0:	bf00      	nop
 800c5f2:	370c      	adds	r7, #12
 800c5f4:	46bd      	mov	sp, r7
 800c5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5fa:	4770      	bx	lr

0800c5fc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c5fc:	b580      	push	{r7, lr}
 800c5fe:	b098      	sub	sp, #96	@ 0x60
 800c600:	af02      	add	r7, sp, #8
 800c602:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	2200      	movs	r2, #0
 800c608:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c60c:	f7f6 f930 	bl	8002870 <HAL_GetTick>
 800c610:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	f003 0308 	and.w	r3, r3, #8
 800c61c:	2b08      	cmp	r3, #8
 800c61e:	d12f      	bne.n	800c680 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c620:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c624:	9300      	str	r3, [sp, #0]
 800c626:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c628:	2200      	movs	r2, #0
 800c62a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c62e:	6878      	ldr	r0, [r7, #4]
 800c630:	f000 f88e 	bl	800c750 <UART_WaitOnFlagUntilTimeout>
 800c634:	4603      	mov	r3, r0
 800c636:	2b00      	cmp	r3, #0
 800c638:	d022      	beq.n	800c680 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c640:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c642:	e853 3f00 	ldrex	r3, [r3]
 800c646:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c648:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c64a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c64e:	653b      	str	r3, [r7, #80]	@ 0x50
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	681b      	ldr	r3, [r3, #0]
 800c654:	461a      	mov	r2, r3
 800c656:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c658:	647b      	str	r3, [r7, #68]	@ 0x44
 800c65a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c65c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c65e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c660:	e841 2300 	strex	r3, r2, [r1]
 800c664:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c666:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d1e6      	bne.n	800c63a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	2220      	movs	r2, #32
 800c670:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	2200      	movs	r2, #0
 800c678:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c67c:	2303      	movs	r3, #3
 800c67e:	e063      	b.n	800c748 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	681b      	ldr	r3, [r3, #0]
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	f003 0304 	and.w	r3, r3, #4
 800c68a:	2b04      	cmp	r3, #4
 800c68c:	d149      	bne.n	800c722 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c68e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c692:	9300      	str	r3, [sp, #0]
 800c694:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c696:	2200      	movs	r2, #0
 800c698:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c69c:	6878      	ldr	r0, [r7, #4]
 800c69e:	f000 f857 	bl	800c750 <UART_WaitOnFlagUntilTimeout>
 800c6a2:	4603      	mov	r3, r0
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d03c      	beq.n	800c722 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6b0:	e853 3f00 	ldrex	r3, [r3]
 800c6b4:	623b      	str	r3, [r7, #32]
   return(result);
 800c6b6:	6a3b      	ldr	r3, [r7, #32]
 800c6b8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c6bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	461a      	mov	r2, r3
 800c6c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c6c6:	633b      	str	r3, [r7, #48]	@ 0x30
 800c6c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c6cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c6ce:	e841 2300 	strex	r3, r2, [r1]
 800c6d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c6d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d1e6      	bne.n	800c6a8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	3308      	adds	r3, #8
 800c6e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6e2:	693b      	ldr	r3, [r7, #16]
 800c6e4:	e853 3f00 	ldrex	r3, [r3]
 800c6e8:	60fb      	str	r3, [r7, #12]
   return(result);
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	f023 0301 	bic.w	r3, r3, #1
 800c6f0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c6f2:	687b      	ldr	r3, [r7, #4]
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	3308      	adds	r3, #8
 800c6f8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c6fa:	61fa      	str	r2, [r7, #28]
 800c6fc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6fe:	69b9      	ldr	r1, [r7, #24]
 800c700:	69fa      	ldr	r2, [r7, #28]
 800c702:	e841 2300 	strex	r3, r2, [r1]
 800c706:	617b      	str	r3, [r7, #20]
   return(result);
 800c708:	697b      	ldr	r3, [r7, #20]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d1e5      	bne.n	800c6da <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	2220      	movs	r2, #32
 800c712:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	2200      	movs	r2, #0
 800c71a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c71e:	2303      	movs	r3, #3
 800c720:	e012      	b.n	800c748 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	2220      	movs	r2, #32
 800c726:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	2220      	movs	r2, #32
 800c72e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	2200      	movs	r2, #0
 800c736:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	2200      	movs	r2, #0
 800c73c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	2200      	movs	r2, #0
 800c742:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c746:	2300      	movs	r3, #0
}
 800c748:	4618      	mov	r0, r3
 800c74a:	3758      	adds	r7, #88	@ 0x58
 800c74c:	46bd      	mov	sp, r7
 800c74e:	bd80      	pop	{r7, pc}

0800c750 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c750:	b580      	push	{r7, lr}
 800c752:	b084      	sub	sp, #16
 800c754:	af00      	add	r7, sp, #0
 800c756:	60f8      	str	r0, [r7, #12]
 800c758:	60b9      	str	r1, [r7, #8]
 800c75a:	603b      	str	r3, [r7, #0]
 800c75c:	4613      	mov	r3, r2
 800c75e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c760:	e04f      	b.n	800c802 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c762:	69bb      	ldr	r3, [r7, #24]
 800c764:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c768:	d04b      	beq.n	800c802 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c76a:	f7f6 f881 	bl	8002870 <HAL_GetTick>
 800c76e:	4602      	mov	r2, r0
 800c770:	683b      	ldr	r3, [r7, #0]
 800c772:	1ad3      	subs	r3, r2, r3
 800c774:	69ba      	ldr	r2, [r7, #24]
 800c776:	429a      	cmp	r2, r3
 800c778:	d302      	bcc.n	800c780 <UART_WaitOnFlagUntilTimeout+0x30>
 800c77a:	69bb      	ldr	r3, [r7, #24]
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d101      	bne.n	800c784 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c780:	2303      	movs	r3, #3
 800c782:	e04e      	b.n	800c822 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c784:	68fb      	ldr	r3, [r7, #12]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	f003 0304 	and.w	r3, r3, #4
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d037      	beq.n	800c802 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c792:	68bb      	ldr	r3, [r7, #8]
 800c794:	2b80      	cmp	r3, #128	@ 0x80
 800c796:	d034      	beq.n	800c802 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c798:	68bb      	ldr	r3, [r7, #8]
 800c79a:	2b40      	cmp	r3, #64	@ 0x40
 800c79c:	d031      	beq.n	800c802 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c79e:	68fb      	ldr	r3, [r7, #12]
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	69db      	ldr	r3, [r3, #28]
 800c7a4:	f003 0308 	and.w	r3, r3, #8
 800c7a8:	2b08      	cmp	r3, #8
 800c7aa:	d110      	bne.n	800c7ce <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	2208      	movs	r2, #8
 800c7b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c7b4:	68f8      	ldr	r0, [r7, #12]
 800c7b6:	f000 f839 	bl	800c82c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	2208      	movs	r2, #8
 800c7be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	2200      	movs	r2, #0
 800c7c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c7ca:	2301      	movs	r3, #1
 800c7cc:	e029      	b.n	800c822 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	69db      	ldr	r3, [r3, #28]
 800c7d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c7d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c7dc:	d111      	bne.n	800c802 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	681b      	ldr	r3, [r3, #0]
 800c7e2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c7e6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c7e8:	68f8      	ldr	r0, [r7, #12]
 800c7ea:	f000 f81f 	bl	800c82c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	2220      	movs	r2, #32
 800c7f2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c7f6:	68fb      	ldr	r3, [r7, #12]
 800c7f8:	2200      	movs	r2, #0
 800c7fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c7fe:	2303      	movs	r3, #3
 800c800:	e00f      	b.n	800c822 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c802:	68fb      	ldr	r3, [r7, #12]
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	69da      	ldr	r2, [r3, #28]
 800c808:	68bb      	ldr	r3, [r7, #8]
 800c80a:	4013      	ands	r3, r2
 800c80c:	68ba      	ldr	r2, [r7, #8]
 800c80e:	429a      	cmp	r2, r3
 800c810:	bf0c      	ite	eq
 800c812:	2301      	moveq	r3, #1
 800c814:	2300      	movne	r3, #0
 800c816:	b2db      	uxtb	r3, r3
 800c818:	461a      	mov	r2, r3
 800c81a:	79fb      	ldrb	r3, [r7, #7]
 800c81c:	429a      	cmp	r2, r3
 800c81e:	d0a0      	beq.n	800c762 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c820:	2300      	movs	r3, #0
}
 800c822:	4618      	mov	r0, r3
 800c824:	3710      	adds	r7, #16
 800c826:	46bd      	mov	sp, r7
 800c828:	bd80      	pop	{r7, pc}
	...

0800c82c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c82c:	b480      	push	{r7}
 800c82e:	b095      	sub	sp, #84	@ 0x54
 800c830:	af00      	add	r7, sp, #0
 800c832:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c83a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c83c:	e853 3f00 	ldrex	r3, [r3]
 800c840:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c844:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c848:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	461a      	mov	r2, r3
 800c850:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c852:	643b      	str	r3, [r7, #64]	@ 0x40
 800c854:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c856:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c858:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c85a:	e841 2300 	strex	r3, r2, [r1]
 800c85e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c860:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c862:	2b00      	cmp	r3, #0
 800c864:	d1e6      	bne.n	800c834 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	3308      	adds	r3, #8
 800c86c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c86e:	6a3b      	ldr	r3, [r7, #32]
 800c870:	e853 3f00 	ldrex	r3, [r3]
 800c874:	61fb      	str	r3, [r7, #28]
   return(result);
 800c876:	69fa      	ldr	r2, [r7, #28]
 800c878:	4b1e      	ldr	r3, [pc, #120]	@ (800c8f4 <UART_EndRxTransfer+0xc8>)
 800c87a:	4013      	ands	r3, r2
 800c87c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	3308      	adds	r3, #8
 800c884:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c886:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c888:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c88a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c88c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c88e:	e841 2300 	strex	r3, r2, [r1]
 800c892:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c896:	2b00      	cmp	r3, #0
 800c898:	d1e5      	bne.n	800c866 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c89e:	2b01      	cmp	r3, #1
 800c8a0:	d118      	bne.n	800c8d4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8a8:	68fb      	ldr	r3, [r7, #12]
 800c8aa:	e853 3f00 	ldrex	r3, [r3]
 800c8ae:	60bb      	str	r3, [r7, #8]
   return(result);
 800c8b0:	68bb      	ldr	r3, [r7, #8]
 800c8b2:	f023 0310 	bic.w	r3, r3, #16
 800c8b6:	647b      	str	r3, [r7, #68]	@ 0x44
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	681b      	ldr	r3, [r3, #0]
 800c8bc:	461a      	mov	r2, r3
 800c8be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c8c0:	61bb      	str	r3, [r7, #24]
 800c8c2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8c4:	6979      	ldr	r1, [r7, #20]
 800c8c6:	69ba      	ldr	r2, [r7, #24]
 800c8c8:	e841 2300 	strex	r3, r2, [r1]
 800c8cc:	613b      	str	r3, [r7, #16]
   return(result);
 800c8ce:	693b      	ldr	r3, [r7, #16]
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	d1e6      	bne.n	800c8a2 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	2220      	movs	r2, #32
 800c8d8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	2200      	movs	r2, #0
 800c8e0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	2200      	movs	r2, #0
 800c8e6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c8e8:	bf00      	nop
 800c8ea:	3754      	adds	r7, #84	@ 0x54
 800c8ec:	46bd      	mov	sp, r7
 800c8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8f2:	4770      	bx	lr
 800c8f4:	effffffe 	.word	0xeffffffe

0800c8f8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c8f8:	b480      	push	{r7}
 800c8fa:	b085      	sub	sp, #20
 800c8fc:	af00      	add	r7, sp, #0
 800c8fe:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c906:	2b01      	cmp	r3, #1
 800c908:	d101      	bne.n	800c90e <HAL_UARTEx_DisableFifoMode+0x16>
 800c90a:	2302      	movs	r3, #2
 800c90c:	e027      	b.n	800c95e <HAL_UARTEx_DisableFifoMode+0x66>
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	2201      	movs	r2, #1
 800c912:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	2224      	movs	r2, #36	@ 0x24
 800c91a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	681a      	ldr	r2, [r3, #0]
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	f022 0201 	bic.w	r2, r2, #1
 800c934:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c93c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	2200      	movs	r2, #0
 800c942:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	68fa      	ldr	r2, [r7, #12]
 800c94a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	2220      	movs	r2, #32
 800c950:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	2200      	movs	r2, #0
 800c958:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c95c:	2300      	movs	r3, #0
}
 800c95e:	4618      	mov	r0, r3
 800c960:	3714      	adds	r7, #20
 800c962:	46bd      	mov	sp, r7
 800c964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c968:	4770      	bx	lr

0800c96a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c96a:	b580      	push	{r7, lr}
 800c96c:	b084      	sub	sp, #16
 800c96e:	af00      	add	r7, sp, #0
 800c970:	6078      	str	r0, [r7, #4]
 800c972:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c97a:	2b01      	cmp	r3, #1
 800c97c:	d101      	bne.n	800c982 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c97e:	2302      	movs	r3, #2
 800c980:	e02d      	b.n	800c9de <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	2201      	movs	r2, #1
 800c986:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	2224      	movs	r2, #36	@ 0x24
 800c98e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	681b      	ldr	r3, [r3, #0]
 800c99e:	681a      	ldr	r2, [r3, #0]
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	f022 0201 	bic.w	r2, r2, #1
 800c9a8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	681b      	ldr	r3, [r3, #0]
 800c9ae:	689b      	ldr	r3, [r3, #8]
 800c9b0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	683a      	ldr	r2, [r7, #0]
 800c9ba:	430a      	orrs	r2, r1
 800c9bc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c9be:	6878      	ldr	r0, [r7, #4]
 800c9c0:	f000 f850 	bl	800ca64 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	68fa      	ldr	r2, [r7, #12]
 800c9ca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	2220      	movs	r2, #32
 800c9d0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	2200      	movs	r2, #0
 800c9d8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c9dc:	2300      	movs	r3, #0
}
 800c9de:	4618      	mov	r0, r3
 800c9e0:	3710      	adds	r7, #16
 800c9e2:	46bd      	mov	sp, r7
 800c9e4:	bd80      	pop	{r7, pc}

0800c9e6 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c9e6:	b580      	push	{r7, lr}
 800c9e8:	b084      	sub	sp, #16
 800c9ea:	af00      	add	r7, sp, #0
 800c9ec:	6078      	str	r0, [r7, #4]
 800c9ee:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c9f6:	2b01      	cmp	r3, #1
 800c9f8:	d101      	bne.n	800c9fe <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c9fa:	2302      	movs	r3, #2
 800c9fc:	e02d      	b.n	800ca5a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	2201      	movs	r2, #1
 800ca02:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	2224      	movs	r2, #36	@ 0x24
 800ca0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	681a      	ldr	r2, [r3, #0]
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	f022 0201 	bic.w	r2, r2, #1
 800ca24:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	689b      	ldr	r3, [r3, #8]
 800ca2c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800ca30:	687b      	ldr	r3, [r7, #4]
 800ca32:	681b      	ldr	r3, [r3, #0]
 800ca34:	683a      	ldr	r2, [r7, #0]
 800ca36:	430a      	orrs	r2, r1
 800ca38:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ca3a:	6878      	ldr	r0, [r7, #4]
 800ca3c:	f000 f812 	bl	800ca64 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	68fa      	ldr	r2, [r7, #12]
 800ca46:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	2220      	movs	r2, #32
 800ca4c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	2200      	movs	r2, #0
 800ca54:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ca58:	2300      	movs	r3, #0
}
 800ca5a:	4618      	mov	r0, r3
 800ca5c:	3710      	adds	r7, #16
 800ca5e:	46bd      	mov	sp, r7
 800ca60:	bd80      	pop	{r7, pc}
	...

0800ca64 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ca64:	b480      	push	{r7}
 800ca66:	b085      	sub	sp, #20
 800ca68:	af00      	add	r7, sp, #0
 800ca6a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d108      	bne.n	800ca86 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	2201      	movs	r2, #1
 800ca78:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	2201      	movs	r2, #1
 800ca80:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ca84:	e031      	b.n	800caea <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ca86:	2310      	movs	r3, #16
 800ca88:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ca8a:	2310      	movs	r3, #16
 800ca8c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	689b      	ldr	r3, [r3, #8]
 800ca94:	0e5b      	lsrs	r3, r3, #25
 800ca96:	b2db      	uxtb	r3, r3
 800ca98:	f003 0307 	and.w	r3, r3, #7
 800ca9c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	689b      	ldr	r3, [r3, #8]
 800caa4:	0f5b      	lsrs	r3, r3, #29
 800caa6:	b2db      	uxtb	r3, r3
 800caa8:	f003 0307 	and.w	r3, r3, #7
 800caac:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800caae:	7bbb      	ldrb	r3, [r7, #14]
 800cab0:	7b3a      	ldrb	r2, [r7, #12]
 800cab2:	4911      	ldr	r1, [pc, #68]	@ (800caf8 <UARTEx_SetNbDataToProcess+0x94>)
 800cab4:	5c8a      	ldrb	r2, [r1, r2]
 800cab6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800caba:	7b3a      	ldrb	r2, [r7, #12]
 800cabc:	490f      	ldr	r1, [pc, #60]	@ (800cafc <UARTEx_SetNbDataToProcess+0x98>)
 800cabe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800cac0:	fb93 f3f2 	sdiv	r3, r3, r2
 800cac4:	b29a      	uxth	r2, r3
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cacc:	7bfb      	ldrb	r3, [r7, #15]
 800cace:	7b7a      	ldrb	r2, [r7, #13]
 800cad0:	4909      	ldr	r1, [pc, #36]	@ (800caf8 <UARTEx_SetNbDataToProcess+0x94>)
 800cad2:	5c8a      	ldrb	r2, [r1, r2]
 800cad4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800cad8:	7b7a      	ldrb	r2, [r7, #13]
 800cada:	4908      	ldr	r1, [pc, #32]	@ (800cafc <UARTEx_SetNbDataToProcess+0x98>)
 800cadc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800cade:	fb93 f3f2 	sdiv	r3, r3, r2
 800cae2:	b29a      	uxth	r2, r3
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800caea:	bf00      	nop
 800caec:	3714      	adds	r7, #20
 800caee:	46bd      	mov	sp, r7
 800caf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caf4:	4770      	bx	lr
 800caf6:	bf00      	nop
 800caf8:	0800fbd4 	.word	0x0800fbd4
 800cafc:	0800fbdc 	.word	0x0800fbdc

0800cb00 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800cb00:	b480      	push	{r7}
 800cb02:	b087      	sub	sp, #28
 800cb04:	af00      	add	r7, sp, #0
 800cb06:	60f8      	str	r0, [r7, #12]
 800cb08:	60b9      	str	r1, [r7, #8]
 800cb0a:	4613      	mov	r3, r2
 800cb0c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800cb0e:	79fb      	ldrb	r3, [r7, #7]
 800cb10:	2b02      	cmp	r3, #2
 800cb12:	d165      	bne.n	800cbe0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800cb14:	68bb      	ldr	r3, [r7, #8]
 800cb16:	4a41      	ldr	r2, [pc, #260]	@ (800cc1c <USB_SetTurnaroundTime+0x11c>)
 800cb18:	4293      	cmp	r3, r2
 800cb1a:	d906      	bls.n	800cb2a <USB_SetTurnaroundTime+0x2a>
 800cb1c:	68bb      	ldr	r3, [r7, #8]
 800cb1e:	4a40      	ldr	r2, [pc, #256]	@ (800cc20 <USB_SetTurnaroundTime+0x120>)
 800cb20:	4293      	cmp	r3, r2
 800cb22:	d202      	bcs.n	800cb2a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800cb24:	230f      	movs	r3, #15
 800cb26:	617b      	str	r3, [r7, #20]
 800cb28:	e062      	b.n	800cbf0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800cb2a:	68bb      	ldr	r3, [r7, #8]
 800cb2c:	4a3c      	ldr	r2, [pc, #240]	@ (800cc20 <USB_SetTurnaroundTime+0x120>)
 800cb2e:	4293      	cmp	r3, r2
 800cb30:	d306      	bcc.n	800cb40 <USB_SetTurnaroundTime+0x40>
 800cb32:	68bb      	ldr	r3, [r7, #8]
 800cb34:	4a3b      	ldr	r2, [pc, #236]	@ (800cc24 <USB_SetTurnaroundTime+0x124>)
 800cb36:	4293      	cmp	r3, r2
 800cb38:	d202      	bcs.n	800cb40 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800cb3a:	230e      	movs	r3, #14
 800cb3c:	617b      	str	r3, [r7, #20]
 800cb3e:	e057      	b.n	800cbf0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800cb40:	68bb      	ldr	r3, [r7, #8]
 800cb42:	4a38      	ldr	r2, [pc, #224]	@ (800cc24 <USB_SetTurnaroundTime+0x124>)
 800cb44:	4293      	cmp	r3, r2
 800cb46:	d306      	bcc.n	800cb56 <USB_SetTurnaroundTime+0x56>
 800cb48:	68bb      	ldr	r3, [r7, #8]
 800cb4a:	4a37      	ldr	r2, [pc, #220]	@ (800cc28 <USB_SetTurnaroundTime+0x128>)
 800cb4c:	4293      	cmp	r3, r2
 800cb4e:	d202      	bcs.n	800cb56 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800cb50:	230d      	movs	r3, #13
 800cb52:	617b      	str	r3, [r7, #20]
 800cb54:	e04c      	b.n	800cbf0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800cb56:	68bb      	ldr	r3, [r7, #8]
 800cb58:	4a33      	ldr	r2, [pc, #204]	@ (800cc28 <USB_SetTurnaroundTime+0x128>)
 800cb5a:	4293      	cmp	r3, r2
 800cb5c:	d306      	bcc.n	800cb6c <USB_SetTurnaroundTime+0x6c>
 800cb5e:	68bb      	ldr	r3, [r7, #8]
 800cb60:	4a32      	ldr	r2, [pc, #200]	@ (800cc2c <USB_SetTurnaroundTime+0x12c>)
 800cb62:	4293      	cmp	r3, r2
 800cb64:	d802      	bhi.n	800cb6c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800cb66:	230c      	movs	r3, #12
 800cb68:	617b      	str	r3, [r7, #20]
 800cb6a:	e041      	b.n	800cbf0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800cb6c:	68bb      	ldr	r3, [r7, #8]
 800cb6e:	4a2f      	ldr	r2, [pc, #188]	@ (800cc2c <USB_SetTurnaroundTime+0x12c>)
 800cb70:	4293      	cmp	r3, r2
 800cb72:	d906      	bls.n	800cb82 <USB_SetTurnaroundTime+0x82>
 800cb74:	68bb      	ldr	r3, [r7, #8]
 800cb76:	4a2e      	ldr	r2, [pc, #184]	@ (800cc30 <USB_SetTurnaroundTime+0x130>)
 800cb78:	4293      	cmp	r3, r2
 800cb7a:	d802      	bhi.n	800cb82 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800cb7c:	230b      	movs	r3, #11
 800cb7e:	617b      	str	r3, [r7, #20]
 800cb80:	e036      	b.n	800cbf0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800cb82:	68bb      	ldr	r3, [r7, #8]
 800cb84:	4a2a      	ldr	r2, [pc, #168]	@ (800cc30 <USB_SetTurnaroundTime+0x130>)
 800cb86:	4293      	cmp	r3, r2
 800cb88:	d906      	bls.n	800cb98 <USB_SetTurnaroundTime+0x98>
 800cb8a:	68bb      	ldr	r3, [r7, #8]
 800cb8c:	4a29      	ldr	r2, [pc, #164]	@ (800cc34 <USB_SetTurnaroundTime+0x134>)
 800cb8e:	4293      	cmp	r3, r2
 800cb90:	d802      	bhi.n	800cb98 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800cb92:	230a      	movs	r3, #10
 800cb94:	617b      	str	r3, [r7, #20]
 800cb96:	e02b      	b.n	800cbf0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800cb98:	68bb      	ldr	r3, [r7, #8]
 800cb9a:	4a26      	ldr	r2, [pc, #152]	@ (800cc34 <USB_SetTurnaroundTime+0x134>)
 800cb9c:	4293      	cmp	r3, r2
 800cb9e:	d906      	bls.n	800cbae <USB_SetTurnaroundTime+0xae>
 800cba0:	68bb      	ldr	r3, [r7, #8]
 800cba2:	4a25      	ldr	r2, [pc, #148]	@ (800cc38 <USB_SetTurnaroundTime+0x138>)
 800cba4:	4293      	cmp	r3, r2
 800cba6:	d202      	bcs.n	800cbae <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800cba8:	2309      	movs	r3, #9
 800cbaa:	617b      	str	r3, [r7, #20]
 800cbac:	e020      	b.n	800cbf0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800cbae:	68bb      	ldr	r3, [r7, #8]
 800cbb0:	4a21      	ldr	r2, [pc, #132]	@ (800cc38 <USB_SetTurnaroundTime+0x138>)
 800cbb2:	4293      	cmp	r3, r2
 800cbb4:	d306      	bcc.n	800cbc4 <USB_SetTurnaroundTime+0xc4>
 800cbb6:	68bb      	ldr	r3, [r7, #8]
 800cbb8:	4a20      	ldr	r2, [pc, #128]	@ (800cc3c <USB_SetTurnaroundTime+0x13c>)
 800cbba:	4293      	cmp	r3, r2
 800cbbc:	d802      	bhi.n	800cbc4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800cbbe:	2308      	movs	r3, #8
 800cbc0:	617b      	str	r3, [r7, #20]
 800cbc2:	e015      	b.n	800cbf0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800cbc4:	68bb      	ldr	r3, [r7, #8]
 800cbc6:	4a1d      	ldr	r2, [pc, #116]	@ (800cc3c <USB_SetTurnaroundTime+0x13c>)
 800cbc8:	4293      	cmp	r3, r2
 800cbca:	d906      	bls.n	800cbda <USB_SetTurnaroundTime+0xda>
 800cbcc:	68bb      	ldr	r3, [r7, #8]
 800cbce:	4a1c      	ldr	r2, [pc, #112]	@ (800cc40 <USB_SetTurnaroundTime+0x140>)
 800cbd0:	4293      	cmp	r3, r2
 800cbd2:	d202      	bcs.n	800cbda <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800cbd4:	2307      	movs	r3, #7
 800cbd6:	617b      	str	r3, [r7, #20]
 800cbd8:	e00a      	b.n	800cbf0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800cbda:	2306      	movs	r3, #6
 800cbdc:	617b      	str	r3, [r7, #20]
 800cbde:	e007      	b.n	800cbf0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800cbe0:	79fb      	ldrb	r3, [r7, #7]
 800cbe2:	2b00      	cmp	r3, #0
 800cbe4:	d102      	bne.n	800cbec <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800cbe6:	2309      	movs	r3, #9
 800cbe8:	617b      	str	r3, [r7, #20]
 800cbea:	e001      	b.n	800cbf0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800cbec:	2309      	movs	r3, #9
 800cbee:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	68db      	ldr	r3, [r3, #12]
 800cbf4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	68da      	ldr	r2, [r3, #12]
 800cc00:	697b      	ldr	r3, [r7, #20]
 800cc02:	029b      	lsls	r3, r3, #10
 800cc04:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800cc08:	431a      	orrs	r2, r3
 800cc0a:	68fb      	ldr	r3, [r7, #12]
 800cc0c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800cc0e:	2300      	movs	r3, #0
}
 800cc10:	4618      	mov	r0, r3
 800cc12:	371c      	adds	r7, #28
 800cc14:	46bd      	mov	sp, r7
 800cc16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc1a:	4770      	bx	lr
 800cc1c:	00d8acbf 	.word	0x00d8acbf
 800cc20:	00e4e1c0 	.word	0x00e4e1c0
 800cc24:	00f42400 	.word	0x00f42400
 800cc28:	01067380 	.word	0x01067380
 800cc2c:	011a499f 	.word	0x011a499f
 800cc30:	01312cff 	.word	0x01312cff
 800cc34:	014ca43f 	.word	0x014ca43f
 800cc38:	016e3600 	.word	0x016e3600
 800cc3c:	01a6ab1f 	.word	0x01a6ab1f
 800cc40:	01e84800 	.word	0x01e84800

0800cc44 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800cc44:	b480      	push	{r7}
 800cc46:	b085      	sub	sp, #20
 800cc48:	af00      	add	r7, sp, #0
 800cc4a:	6078      	str	r0, [r7, #4]
 800cc4c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800cc4e:	2300      	movs	r3, #0
 800cc50:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	3301      	adds	r3, #1
 800cc56:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800cc5e:	d901      	bls.n	800cc64 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800cc60:	2303      	movs	r3, #3
 800cc62:	e01b      	b.n	800cc9c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	691b      	ldr	r3, [r3, #16]
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	daf2      	bge.n	800cc52 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800cc6c:	2300      	movs	r3, #0
 800cc6e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800cc70:	683b      	ldr	r3, [r7, #0]
 800cc72:	019b      	lsls	r3, r3, #6
 800cc74:	f043 0220 	orr.w	r2, r3, #32
 800cc78:	687b      	ldr	r3, [r7, #4]
 800cc7a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	3301      	adds	r3, #1
 800cc80:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800cc88:	d901      	bls.n	800cc8e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800cc8a:	2303      	movs	r3, #3
 800cc8c:	e006      	b.n	800cc9c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	691b      	ldr	r3, [r3, #16]
 800cc92:	f003 0320 	and.w	r3, r3, #32
 800cc96:	2b20      	cmp	r3, #32
 800cc98:	d0f0      	beq.n	800cc7c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800cc9a:	2300      	movs	r3, #0
}
 800cc9c:	4618      	mov	r0, r3
 800cc9e:	3714      	adds	r7, #20
 800cca0:	46bd      	mov	sp, r7
 800cca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cca6:	4770      	bx	lr

0800cca8 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800cca8:	b480      	push	{r7}
 800ccaa:	b087      	sub	sp, #28
 800ccac:	af00      	add	r7, sp, #0
 800ccae:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800ccb4:	693b      	ldr	r3, [r7, #16]
 800ccb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ccba:	689b      	ldr	r3, [r3, #8]
 800ccbc:	f003 0306 	and.w	r3, r3, #6
 800ccc0:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d102      	bne.n	800ccce <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800ccc8:	2300      	movs	r3, #0
 800ccca:	75fb      	strb	r3, [r7, #23]
 800cccc:	e00a      	b.n	800cce4 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	2b02      	cmp	r3, #2
 800ccd2:	d002      	beq.n	800ccda <USB_GetDevSpeed+0x32>
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	2b06      	cmp	r3, #6
 800ccd8:	d102      	bne.n	800cce0 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800ccda:	2302      	movs	r3, #2
 800ccdc:	75fb      	strb	r3, [r7, #23]
 800ccde:	e001      	b.n	800cce4 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800cce0:	230f      	movs	r3, #15
 800cce2:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800cce4:	7dfb      	ldrb	r3, [r7, #23]
}
 800cce6:	4618      	mov	r0, r3
 800cce8:	371c      	adds	r7, #28
 800ccea:	46bd      	mov	sp, r7
 800ccec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccf0:	4770      	bx	lr
	...

0800ccf4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800ccf4:	b480      	push	{r7}
 800ccf6:	b085      	sub	sp, #20
 800ccf8:	af00      	add	r7, sp, #0
 800ccfa:	6078      	str	r0, [r7, #4]
 800ccfc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cd02:	683b      	ldr	r3, [r7, #0]
 800cd04:	781b      	ldrb	r3, [r3, #0]
 800cd06:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800cd08:	683b      	ldr	r3, [r7, #0]
 800cd0a:	785b      	ldrb	r3, [r3, #1]
 800cd0c:	2b01      	cmp	r3, #1
 800cd0e:	d139      	bne.n	800cd84 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800cd10:	68fb      	ldr	r3, [r7, #12]
 800cd12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cd16:	69da      	ldr	r2, [r3, #28]
 800cd18:	683b      	ldr	r3, [r7, #0]
 800cd1a:	781b      	ldrb	r3, [r3, #0]
 800cd1c:	f003 030f 	and.w	r3, r3, #15
 800cd20:	2101      	movs	r1, #1
 800cd22:	fa01 f303 	lsl.w	r3, r1, r3
 800cd26:	b29b      	uxth	r3, r3
 800cd28:	68f9      	ldr	r1, [r7, #12]
 800cd2a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800cd2e:	4313      	orrs	r3, r2
 800cd30:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800cd32:	68bb      	ldr	r3, [r7, #8]
 800cd34:	015a      	lsls	r2, r3, #5
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	4413      	add	r3, r2
 800cd3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	d153      	bne.n	800cdf0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cd48:	68bb      	ldr	r3, [r7, #8]
 800cd4a:	015a      	lsls	r2, r3, #5
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	4413      	add	r3, r2
 800cd50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cd54:	681a      	ldr	r2, [r3, #0]
 800cd56:	683b      	ldr	r3, [r7, #0]
 800cd58:	689b      	ldr	r3, [r3, #8]
 800cd5a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800cd5e:	683b      	ldr	r3, [r7, #0]
 800cd60:	791b      	ldrb	r3, [r3, #4]
 800cd62:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cd64:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800cd66:	68bb      	ldr	r3, [r7, #8]
 800cd68:	059b      	lsls	r3, r3, #22
 800cd6a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800cd6c:	431a      	orrs	r2, r3
 800cd6e:	68bb      	ldr	r3, [r7, #8]
 800cd70:	0159      	lsls	r1, r3, #5
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	440b      	add	r3, r1
 800cd76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cd7a:	4619      	mov	r1, r3
 800cd7c:	4b20      	ldr	r3, [pc, #128]	@ (800ce00 <USB_ActivateEndpoint+0x10c>)
 800cd7e:	4313      	orrs	r3, r2
 800cd80:	600b      	str	r3, [r1, #0]
 800cd82:	e035      	b.n	800cdf0 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cd8a:	69da      	ldr	r2, [r3, #28]
 800cd8c:	683b      	ldr	r3, [r7, #0]
 800cd8e:	781b      	ldrb	r3, [r3, #0]
 800cd90:	f003 030f 	and.w	r3, r3, #15
 800cd94:	2101      	movs	r1, #1
 800cd96:	fa01 f303 	lsl.w	r3, r1, r3
 800cd9a:	041b      	lsls	r3, r3, #16
 800cd9c:	68f9      	ldr	r1, [r7, #12]
 800cd9e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800cda2:	4313      	orrs	r3, r2
 800cda4:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800cda6:	68bb      	ldr	r3, [r7, #8]
 800cda8:	015a      	lsls	r2, r3, #5
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	4413      	add	r3, r2
 800cdae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cdb8:	2b00      	cmp	r3, #0
 800cdba:	d119      	bne.n	800cdf0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800cdbc:	68bb      	ldr	r3, [r7, #8]
 800cdbe:	015a      	lsls	r2, r3, #5
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	4413      	add	r3, r2
 800cdc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cdc8:	681a      	ldr	r2, [r3, #0]
 800cdca:	683b      	ldr	r3, [r7, #0]
 800cdcc:	689b      	ldr	r3, [r3, #8]
 800cdce:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800cdd2:	683b      	ldr	r3, [r7, #0]
 800cdd4:	791b      	ldrb	r3, [r3, #4]
 800cdd6:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800cdd8:	430b      	orrs	r3, r1
 800cdda:	431a      	orrs	r2, r3
 800cddc:	68bb      	ldr	r3, [r7, #8]
 800cdde:	0159      	lsls	r1, r3, #5
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	440b      	add	r3, r1
 800cde4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cde8:	4619      	mov	r1, r3
 800cdea:	4b05      	ldr	r3, [pc, #20]	@ (800ce00 <USB_ActivateEndpoint+0x10c>)
 800cdec:	4313      	orrs	r3, r2
 800cdee:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800cdf0:	2300      	movs	r3, #0
}
 800cdf2:	4618      	mov	r0, r3
 800cdf4:	3714      	adds	r7, #20
 800cdf6:	46bd      	mov	sp, r7
 800cdf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdfc:	4770      	bx	lr
 800cdfe:	bf00      	nop
 800ce00:	10008000 	.word	0x10008000

0800ce04 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ce04:	b580      	push	{r7, lr}
 800ce06:	b08a      	sub	sp, #40	@ 0x28
 800ce08:	af02      	add	r7, sp, #8
 800ce0a:	60f8      	str	r0, [r7, #12]
 800ce0c:	60b9      	str	r1, [r7, #8]
 800ce0e:	4613      	mov	r3, r2
 800ce10:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800ce16:	68bb      	ldr	r3, [r7, #8]
 800ce18:	781b      	ldrb	r3, [r3, #0]
 800ce1a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ce1c:	68bb      	ldr	r3, [r7, #8]
 800ce1e:	785b      	ldrb	r3, [r3, #1]
 800ce20:	2b01      	cmp	r3, #1
 800ce22:	f040 8185 	bne.w	800d130 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ce26:	68bb      	ldr	r3, [r7, #8]
 800ce28:	691b      	ldr	r3, [r3, #16]
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d132      	bne.n	800ce94 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ce2e:	69bb      	ldr	r3, [r7, #24]
 800ce30:	015a      	lsls	r2, r3, #5
 800ce32:	69fb      	ldr	r3, [r7, #28]
 800ce34:	4413      	add	r3, r2
 800ce36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ce3a:	691a      	ldr	r2, [r3, #16]
 800ce3c:	69bb      	ldr	r3, [r7, #24]
 800ce3e:	0159      	lsls	r1, r3, #5
 800ce40:	69fb      	ldr	r3, [r7, #28]
 800ce42:	440b      	add	r3, r1
 800ce44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ce48:	4619      	mov	r1, r3
 800ce4a:	4ba7      	ldr	r3, [pc, #668]	@ (800d0e8 <USB_EPStartXfer+0x2e4>)
 800ce4c:	4013      	ands	r3, r2
 800ce4e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ce50:	69bb      	ldr	r3, [r7, #24]
 800ce52:	015a      	lsls	r2, r3, #5
 800ce54:	69fb      	ldr	r3, [r7, #28]
 800ce56:	4413      	add	r3, r2
 800ce58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ce5c:	691b      	ldr	r3, [r3, #16]
 800ce5e:	69ba      	ldr	r2, [r7, #24]
 800ce60:	0151      	lsls	r1, r2, #5
 800ce62:	69fa      	ldr	r2, [r7, #28]
 800ce64:	440a      	add	r2, r1
 800ce66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ce6a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800ce6e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ce70:	69bb      	ldr	r3, [r7, #24]
 800ce72:	015a      	lsls	r2, r3, #5
 800ce74:	69fb      	ldr	r3, [r7, #28]
 800ce76:	4413      	add	r3, r2
 800ce78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ce7c:	691a      	ldr	r2, [r3, #16]
 800ce7e:	69bb      	ldr	r3, [r7, #24]
 800ce80:	0159      	lsls	r1, r3, #5
 800ce82:	69fb      	ldr	r3, [r7, #28]
 800ce84:	440b      	add	r3, r1
 800ce86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ce8a:	4619      	mov	r1, r3
 800ce8c:	4b97      	ldr	r3, [pc, #604]	@ (800d0ec <USB_EPStartXfer+0x2e8>)
 800ce8e:	4013      	ands	r3, r2
 800ce90:	610b      	str	r3, [r1, #16]
 800ce92:	e097      	b.n	800cfc4 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ce94:	69bb      	ldr	r3, [r7, #24]
 800ce96:	015a      	lsls	r2, r3, #5
 800ce98:	69fb      	ldr	r3, [r7, #28]
 800ce9a:	4413      	add	r3, r2
 800ce9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cea0:	691a      	ldr	r2, [r3, #16]
 800cea2:	69bb      	ldr	r3, [r7, #24]
 800cea4:	0159      	lsls	r1, r3, #5
 800cea6:	69fb      	ldr	r3, [r7, #28]
 800cea8:	440b      	add	r3, r1
 800ceaa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ceae:	4619      	mov	r1, r3
 800ceb0:	4b8e      	ldr	r3, [pc, #568]	@ (800d0ec <USB_EPStartXfer+0x2e8>)
 800ceb2:	4013      	ands	r3, r2
 800ceb4:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ceb6:	69bb      	ldr	r3, [r7, #24]
 800ceb8:	015a      	lsls	r2, r3, #5
 800ceba:	69fb      	ldr	r3, [r7, #28]
 800cebc:	4413      	add	r3, r2
 800cebe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cec2:	691a      	ldr	r2, [r3, #16]
 800cec4:	69bb      	ldr	r3, [r7, #24]
 800cec6:	0159      	lsls	r1, r3, #5
 800cec8:	69fb      	ldr	r3, [r7, #28]
 800ceca:	440b      	add	r3, r1
 800cecc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ced0:	4619      	mov	r1, r3
 800ced2:	4b85      	ldr	r3, [pc, #532]	@ (800d0e8 <USB_EPStartXfer+0x2e4>)
 800ced4:	4013      	ands	r3, r2
 800ced6:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 800ced8:	69bb      	ldr	r3, [r7, #24]
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	d11a      	bne.n	800cf14 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800cede:	68bb      	ldr	r3, [r7, #8]
 800cee0:	691a      	ldr	r2, [r3, #16]
 800cee2:	68bb      	ldr	r3, [r7, #8]
 800cee4:	689b      	ldr	r3, [r3, #8]
 800cee6:	429a      	cmp	r2, r3
 800cee8:	d903      	bls.n	800cef2 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800ceea:	68bb      	ldr	r3, [r7, #8]
 800ceec:	689a      	ldr	r2, [r3, #8]
 800ceee:	68bb      	ldr	r3, [r7, #8]
 800cef0:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800cef2:	69bb      	ldr	r3, [r7, #24]
 800cef4:	015a      	lsls	r2, r3, #5
 800cef6:	69fb      	ldr	r3, [r7, #28]
 800cef8:	4413      	add	r3, r2
 800cefa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cefe:	691b      	ldr	r3, [r3, #16]
 800cf00:	69ba      	ldr	r2, [r7, #24]
 800cf02:	0151      	lsls	r1, r2, #5
 800cf04:	69fa      	ldr	r2, [r7, #28]
 800cf06:	440a      	add	r2, r1
 800cf08:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cf0c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800cf10:	6113      	str	r3, [r2, #16]
 800cf12:	e044      	b.n	800cf9e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800cf14:	68bb      	ldr	r3, [r7, #8]
 800cf16:	691a      	ldr	r2, [r3, #16]
 800cf18:	68bb      	ldr	r3, [r7, #8]
 800cf1a:	689b      	ldr	r3, [r3, #8]
 800cf1c:	4413      	add	r3, r2
 800cf1e:	1e5a      	subs	r2, r3, #1
 800cf20:	68bb      	ldr	r3, [r7, #8]
 800cf22:	689b      	ldr	r3, [r3, #8]
 800cf24:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf28:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800cf2a:	69bb      	ldr	r3, [r7, #24]
 800cf2c:	015a      	lsls	r2, r3, #5
 800cf2e:	69fb      	ldr	r3, [r7, #28]
 800cf30:	4413      	add	r3, r2
 800cf32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cf36:	691a      	ldr	r2, [r3, #16]
 800cf38:	8afb      	ldrh	r3, [r7, #22]
 800cf3a:	04d9      	lsls	r1, r3, #19
 800cf3c:	4b6c      	ldr	r3, [pc, #432]	@ (800d0f0 <USB_EPStartXfer+0x2ec>)
 800cf3e:	400b      	ands	r3, r1
 800cf40:	69b9      	ldr	r1, [r7, #24]
 800cf42:	0148      	lsls	r0, r1, #5
 800cf44:	69f9      	ldr	r1, [r7, #28]
 800cf46:	4401      	add	r1, r0
 800cf48:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800cf4c:	4313      	orrs	r3, r2
 800cf4e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800cf50:	68bb      	ldr	r3, [r7, #8]
 800cf52:	791b      	ldrb	r3, [r3, #4]
 800cf54:	2b01      	cmp	r3, #1
 800cf56:	d122      	bne.n	800cf9e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800cf58:	69bb      	ldr	r3, [r7, #24]
 800cf5a:	015a      	lsls	r2, r3, #5
 800cf5c:	69fb      	ldr	r3, [r7, #28]
 800cf5e:	4413      	add	r3, r2
 800cf60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cf64:	691b      	ldr	r3, [r3, #16]
 800cf66:	69ba      	ldr	r2, [r7, #24]
 800cf68:	0151      	lsls	r1, r2, #5
 800cf6a:	69fa      	ldr	r2, [r7, #28]
 800cf6c:	440a      	add	r2, r1
 800cf6e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cf72:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800cf76:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800cf78:	69bb      	ldr	r3, [r7, #24]
 800cf7a:	015a      	lsls	r2, r3, #5
 800cf7c:	69fb      	ldr	r3, [r7, #28]
 800cf7e:	4413      	add	r3, r2
 800cf80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cf84:	691a      	ldr	r2, [r3, #16]
 800cf86:	8afb      	ldrh	r3, [r7, #22]
 800cf88:	075b      	lsls	r3, r3, #29
 800cf8a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800cf8e:	69b9      	ldr	r1, [r7, #24]
 800cf90:	0148      	lsls	r0, r1, #5
 800cf92:	69f9      	ldr	r1, [r7, #28]
 800cf94:	4401      	add	r1, r0
 800cf96:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800cf9a:	4313      	orrs	r3, r2
 800cf9c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800cf9e:	69bb      	ldr	r3, [r7, #24]
 800cfa0:	015a      	lsls	r2, r3, #5
 800cfa2:	69fb      	ldr	r3, [r7, #28]
 800cfa4:	4413      	add	r3, r2
 800cfa6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cfaa:	691a      	ldr	r2, [r3, #16]
 800cfac:	68bb      	ldr	r3, [r7, #8]
 800cfae:	691b      	ldr	r3, [r3, #16]
 800cfb0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cfb4:	69b9      	ldr	r1, [r7, #24]
 800cfb6:	0148      	lsls	r0, r1, #5
 800cfb8:	69f9      	ldr	r1, [r7, #28]
 800cfba:	4401      	add	r1, r0
 800cfbc:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800cfc0:	4313      	orrs	r3, r2
 800cfc2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800cfc4:	79fb      	ldrb	r3, [r7, #7]
 800cfc6:	2b01      	cmp	r3, #1
 800cfc8:	d14b      	bne.n	800d062 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800cfca:	68bb      	ldr	r3, [r7, #8]
 800cfcc:	69db      	ldr	r3, [r3, #28]
 800cfce:	2b00      	cmp	r3, #0
 800cfd0:	d009      	beq.n	800cfe6 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800cfd2:	69bb      	ldr	r3, [r7, #24]
 800cfd4:	015a      	lsls	r2, r3, #5
 800cfd6:	69fb      	ldr	r3, [r7, #28]
 800cfd8:	4413      	add	r3, r2
 800cfda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cfde:	461a      	mov	r2, r3
 800cfe0:	68bb      	ldr	r3, [r7, #8]
 800cfe2:	69db      	ldr	r3, [r3, #28]
 800cfe4:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800cfe6:	68bb      	ldr	r3, [r7, #8]
 800cfe8:	791b      	ldrb	r3, [r3, #4]
 800cfea:	2b01      	cmp	r3, #1
 800cfec:	d128      	bne.n	800d040 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800cfee:	69fb      	ldr	r3, [r7, #28]
 800cff0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cff4:	689b      	ldr	r3, [r3, #8]
 800cff6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d110      	bne.n	800d020 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800cffe:	69bb      	ldr	r3, [r7, #24]
 800d000:	015a      	lsls	r2, r3, #5
 800d002:	69fb      	ldr	r3, [r7, #28]
 800d004:	4413      	add	r3, r2
 800d006:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	69ba      	ldr	r2, [r7, #24]
 800d00e:	0151      	lsls	r1, r2, #5
 800d010:	69fa      	ldr	r2, [r7, #28]
 800d012:	440a      	add	r2, r1
 800d014:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d018:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d01c:	6013      	str	r3, [r2, #0]
 800d01e:	e00f      	b.n	800d040 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d020:	69bb      	ldr	r3, [r7, #24]
 800d022:	015a      	lsls	r2, r3, #5
 800d024:	69fb      	ldr	r3, [r7, #28]
 800d026:	4413      	add	r3, r2
 800d028:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	69ba      	ldr	r2, [r7, #24]
 800d030:	0151      	lsls	r1, r2, #5
 800d032:	69fa      	ldr	r2, [r7, #28]
 800d034:	440a      	add	r2, r1
 800d036:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d03a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d03e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d040:	69bb      	ldr	r3, [r7, #24]
 800d042:	015a      	lsls	r2, r3, #5
 800d044:	69fb      	ldr	r3, [r7, #28]
 800d046:	4413      	add	r3, r2
 800d048:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	69ba      	ldr	r2, [r7, #24]
 800d050:	0151      	lsls	r1, r2, #5
 800d052:	69fa      	ldr	r2, [r7, #28]
 800d054:	440a      	add	r2, r1
 800d056:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d05a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800d05e:	6013      	str	r3, [r2, #0]
 800d060:	e169      	b.n	800d336 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d062:	69bb      	ldr	r3, [r7, #24]
 800d064:	015a      	lsls	r2, r3, #5
 800d066:	69fb      	ldr	r3, [r7, #28]
 800d068:	4413      	add	r3, r2
 800d06a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	69ba      	ldr	r2, [r7, #24]
 800d072:	0151      	lsls	r1, r2, #5
 800d074:	69fa      	ldr	r2, [r7, #28]
 800d076:	440a      	add	r2, r1
 800d078:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d07c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800d080:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800d082:	68bb      	ldr	r3, [r7, #8]
 800d084:	791b      	ldrb	r3, [r3, #4]
 800d086:	2b01      	cmp	r3, #1
 800d088:	d015      	beq.n	800d0b6 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800d08a:	68bb      	ldr	r3, [r7, #8]
 800d08c:	691b      	ldr	r3, [r3, #16]
 800d08e:	2b00      	cmp	r3, #0
 800d090:	f000 8151 	beq.w	800d336 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800d094:	69fb      	ldr	r3, [r7, #28]
 800d096:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d09a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d09c:	68bb      	ldr	r3, [r7, #8]
 800d09e:	781b      	ldrb	r3, [r3, #0]
 800d0a0:	f003 030f 	and.w	r3, r3, #15
 800d0a4:	2101      	movs	r1, #1
 800d0a6:	fa01 f303 	lsl.w	r3, r1, r3
 800d0aa:	69f9      	ldr	r1, [r7, #28]
 800d0ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d0b0:	4313      	orrs	r3, r2
 800d0b2:	634b      	str	r3, [r1, #52]	@ 0x34
 800d0b4:	e13f      	b.n	800d336 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d0b6:	69fb      	ldr	r3, [r7, #28]
 800d0b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d0bc:	689b      	ldr	r3, [r3, #8]
 800d0be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d116      	bne.n	800d0f4 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800d0c6:	69bb      	ldr	r3, [r7, #24]
 800d0c8:	015a      	lsls	r2, r3, #5
 800d0ca:	69fb      	ldr	r3, [r7, #28]
 800d0cc:	4413      	add	r3, r2
 800d0ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d0d2:	681b      	ldr	r3, [r3, #0]
 800d0d4:	69ba      	ldr	r2, [r7, #24]
 800d0d6:	0151      	lsls	r1, r2, #5
 800d0d8:	69fa      	ldr	r2, [r7, #28]
 800d0da:	440a      	add	r2, r1
 800d0dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d0e0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d0e4:	6013      	str	r3, [r2, #0]
 800d0e6:	e015      	b.n	800d114 <USB_EPStartXfer+0x310>
 800d0e8:	e007ffff 	.word	0xe007ffff
 800d0ec:	fff80000 	.word	0xfff80000
 800d0f0:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800d0f4:	69bb      	ldr	r3, [r7, #24]
 800d0f6:	015a      	lsls	r2, r3, #5
 800d0f8:	69fb      	ldr	r3, [r7, #28]
 800d0fa:	4413      	add	r3, r2
 800d0fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	69ba      	ldr	r2, [r7, #24]
 800d104:	0151      	lsls	r1, r2, #5
 800d106:	69fa      	ldr	r2, [r7, #28]
 800d108:	440a      	add	r2, r1
 800d10a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d10e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d112:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800d114:	68bb      	ldr	r3, [r7, #8]
 800d116:	68d9      	ldr	r1, [r3, #12]
 800d118:	68bb      	ldr	r3, [r7, #8]
 800d11a:	781a      	ldrb	r2, [r3, #0]
 800d11c:	68bb      	ldr	r3, [r7, #8]
 800d11e:	691b      	ldr	r3, [r3, #16]
 800d120:	b298      	uxth	r0, r3
 800d122:	79fb      	ldrb	r3, [r7, #7]
 800d124:	9300      	str	r3, [sp, #0]
 800d126:	4603      	mov	r3, r0
 800d128:	68f8      	ldr	r0, [r7, #12]
 800d12a:	f000 f9b9 	bl	800d4a0 <USB_WritePacket>
 800d12e:	e102      	b.n	800d336 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800d130:	69bb      	ldr	r3, [r7, #24]
 800d132:	015a      	lsls	r2, r3, #5
 800d134:	69fb      	ldr	r3, [r7, #28]
 800d136:	4413      	add	r3, r2
 800d138:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d13c:	691a      	ldr	r2, [r3, #16]
 800d13e:	69bb      	ldr	r3, [r7, #24]
 800d140:	0159      	lsls	r1, r3, #5
 800d142:	69fb      	ldr	r3, [r7, #28]
 800d144:	440b      	add	r3, r1
 800d146:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d14a:	4619      	mov	r1, r3
 800d14c:	4b7c      	ldr	r3, [pc, #496]	@ (800d340 <USB_EPStartXfer+0x53c>)
 800d14e:	4013      	ands	r3, r2
 800d150:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800d152:	69bb      	ldr	r3, [r7, #24]
 800d154:	015a      	lsls	r2, r3, #5
 800d156:	69fb      	ldr	r3, [r7, #28]
 800d158:	4413      	add	r3, r2
 800d15a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d15e:	691a      	ldr	r2, [r3, #16]
 800d160:	69bb      	ldr	r3, [r7, #24]
 800d162:	0159      	lsls	r1, r3, #5
 800d164:	69fb      	ldr	r3, [r7, #28]
 800d166:	440b      	add	r3, r1
 800d168:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d16c:	4619      	mov	r1, r3
 800d16e:	4b75      	ldr	r3, [pc, #468]	@ (800d344 <USB_EPStartXfer+0x540>)
 800d170:	4013      	ands	r3, r2
 800d172:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800d174:	69bb      	ldr	r3, [r7, #24]
 800d176:	2b00      	cmp	r3, #0
 800d178:	d12f      	bne.n	800d1da <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 800d17a:	68bb      	ldr	r3, [r7, #8]
 800d17c:	691b      	ldr	r3, [r3, #16]
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d003      	beq.n	800d18a <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 800d182:	68bb      	ldr	r3, [r7, #8]
 800d184:	689a      	ldr	r2, [r3, #8]
 800d186:	68bb      	ldr	r3, [r7, #8]
 800d188:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800d18a:	68bb      	ldr	r3, [r7, #8]
 800d18c:	689a      	ldr	r2, [r3, #8]
 800d18e:	68bb      	ldr	r3, [r7, #8]
 800d190:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800d192:	69bb      	ldr	r3, [r7, #24]
 800d194:	015a      	lsls	r2, r3, #5
 800d196:	69fb      	ldr	r3, [r7, #28]
 800d198:	4413      	add	r3, r2
 800d19a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d19e:	691a      	ldr	r2, [r3, #16]
 800d1a0:	68bb      	ldr	r3, [r7, #8]
 800d1a2:	6a1b      	ldr	r3, [r3, #32]
 800d1a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d1a8:	69b9      	ldr	r1, [r7, #24]
 800d1aa:	0148      	lsls	r0, r1, #5
 800d1ac:	69f9      	ldr	r1, [r7, #28]
 800d1ae:	4401      	add	r1, r0
 800d1b0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d1b4:	4313      	orrs	r3, r2
 800d1b6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d1b8:	69bb      	ldr	r3, [r7, #24]
 800d1ba:	015a      	lsls	r2, r3, #5
 800d1bc:	69fb      	ldr	r3, [r7, #28]
 800d1be:	4413      	add	r3, r2
 800d1c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d1c4:	691b      	ldr	r3, [r3, #16]
 800d1c6:	69ba      	ldr	r2, [r7, #24]
 800d1c8:	0151      	lsls	r1, r2, #5
 800d1ca:	69fa      	ldr	r2, [r7, #28]
 800d1cc:	440a      	add	r2, r1
 800d1ce:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d1d2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d1d6:	6113      	str	r3, [r2, #16]
 800d1d8:	e05f      	b.n	800d29a <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 800d1da:	68bb      	ldr	r3, [r7, #8]
 800d1dc:	691b      	ldr	r3, [r3, #16]
 800d1de:	2b00      	cmp	r3, #0
 800d1e0:	d123      	bne.n	800d22a <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800d1e2:	69bb      	ldr	r3, [r7, #24]
 800d1e4:	015a      	lsls	r2, r3, #5
 800d1e6:	69fb      	ldr	r3, [r7, #28]
 800d1e8:	4413      	add	r3, r2
 800d1ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d1ee:	691a      	ldr	r2, [r3, #16]
 800d1f0:	68bb      	ldr	r3, [r7, #8]
 800d1f2:	689b      	ldr	r3, [r3, #8]
 800d1f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d1f8:	69b9      	ldr	r1, [r7, #24]
 800d1fa:	0148      	lsls	r0, r1, #5
 800d1fc:	69f9      	ldr	r1, [r7, #28]
 800d1fe:	4401      	add	r1, r0
 800d200:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d204:	4313      	orrs	r3, r2
 800d206:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d208:	69bb      	ldr	r3, [r7, #24]
 800d20a:	015a      	lsls	r2, r3, #5
 800d20c:	69fb      	ldr	r3, [r7, #28]
 800d20e:	4413      	add	r3, r2
 800d210:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d214:	691b      	ldr	r3, [r3, #16]
 800d216:	69ba      	ldr	r2, [r7, #24]
 800d218:	0151      	lsls	r1, r2, #5
 800d21a:	69fa      	ldr	r2, [r7, #28]
 800d21c:	440a      	add	r2, r1
 800d21e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d222:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d226:	6113      	str	r3, [r2, #16]
 800d228:	e037      	b.n	800d29a <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800d22a:	68bb      	ldr	r3, [r7, #8]
 800d22c:	691a      	ldr	r2, [r3, #16]
 800d22e:	68bb      	ldr	r3, [r7, #8]
 800d230:	689b      	ldr	r3, [r3, #8]
 800d232:	4413      	add	r3, r2
 800d234:	1e5a      	subs	r2, r3, #1
 800d236:	68bb      	ldr	r3, [r7, #8]
 800d238:	689b      	ldr	r3, [r3, #8]
 800d23a:	fbb2 f3f3 	udiv	r3, r2, r3
 800d23e:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800d240:	68bb      	ldr	r3, [r7, #8]
 800d242:	689b      	ldr	r3, [r3, #8]
 800d244:	8afa      	ldrh	r2, [r7, #22]
 800d246:	fb03 f202 	mul.w	r2, r3, r2
 800d24a:	68bb      	ldr	r3, [r7, #8]
 800d24c:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800d24e:	69bb      	ldr	r3, [r7, #24]
 800d250:	015a      	lsls	r2, r3, #5
 800d252:	69fb      	ldr	r3, [r7, #28]
 800d254:	4413      	add	r3, r2
 800d256:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d25a:	691a      	ldr	r2, [r3, #16]
 800d25c:	8afb      	ldrh	r3, [r7, #22]
 800d25e:	04d9      	lsls	r1, r3, #19
 800d260:	4b39      	ldr	r3, [pc, #228]	@ (800d348 <USB_EPStartXfer+0x544>)
 800d262:	400b      	ands	r3, r1
 800d264:	69b9      	ldr	r1, [r7, #24]
 800d266:	0148      	lsls	r0, r1, #5
 800d268:	69f9      	ldr	r1, [r7, #28]
 800d26a:	4401      	add	r1, r0
 800d26c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d270:	4313      	orrs	r3, r2
 800d272:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800d274:	69bb      	ldr	r3, [r7, #24]
 800d276:	015a      	lsls	r2, r3, #5
 800d278:	69fb      	ldr	r3, [r7, #28]
 800d27a:	4413      	add	r3, r2
 800d27c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d280:	691a      	ldr	r2, [r3, #16]
 800d282:	68bb      	ldr	r3, [r7, #8]
 800d284:	6a1b      	ldr	r3, [r3, #32]
 800d286:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d28a:	69b9      	ldr	r1, [r7, #24]
 800d28c:	0148      	lsls	r0, r1, #5
 800d28e:	69f9      	ldr	r1, [r7, #28]
 800d290:	4401      	add	r1, r0
 800d292:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800d296:	4313      	orrs	r3, r2
 800d298:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800d29a:	79fb      	ldrb	r3, [r7, #7]
 800d29c:	2b01      	cmp	r3, #1
 800d29e:	d10d      	bne.n	800d2bc <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800d2a0:	68bb      	ldr	r3, [r7, #8]
 800d2a2:	68db      	ldr	r3, [r3, #12]
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d009      	beq.n	800d2bc <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800d2a8:	68bb      	ldr	r3, [r7, #8]
 800d2aa:	68d9      	ldr	r1, [r3, #12]
 800d2ac:	69bb      	ldr	r3, [r7, #24]
 800d2ae:	015a      	lsls	r2, r3, #5
 800d2b0:	69fb      	ldr	r3, [r7, #28]
 800d2b2:	4413      	add	r3, r2
 800d2b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d2b8:	460a      	mov	r2, r1
 800d2ba:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800d2bc:	68bb      	ldr	r3, [r7, #8]
 800d2be:	791b      	ldrb	r3, [r3, #4]
 800d2c0:	2b01      	cmp	r3, #1
 800d2c2:	d128      	bne.n	800d316 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800d2c4:	69fb      	ldr	r3, [r7, #28]
 800d2c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d2ca:	689b      	ldr	r3, [r3, #8]
 800d2cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d110      	bne.n	800d2f6 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800d2d4:	69bb      	ldr	r3, [r7, #24]
 800d2d6:	015a      	lsls	r2, r3, #5
 800d2d8:	69fb      	ldr	r3, [r7, #28]
 800d2da:	4413      	add	r3, r2
 800d2dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d2e0:	681b      	ldr	r3, [r3, #0]
 800d2e2:	69ba      	ldr	r2, [r7, #24]
 800d2e4:	0151      	lsls	r1, r2, #5
 800d2e6:	69fa      	ldr	r2, [r7, #28]
 800d2e8:	440a      	add	r2, r1
 800d2ea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d2ee:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800d2f2:	6013      	str	r3, [r2, #0]
 800d2f4:	e00f      	b.n	800d316 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800d2f6:	69bb      	ldr	r3, [r7, #24]
 800d2f8:	015a      	lsls	r2, r3, #5
 800d2fa:	69fb      	ldr	r3, [r7, #28]
 800d2fc:	4413      	add	r3, r2
 800d2fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d302:	681b      	ldr	r3, [r3, #0]
 800d304:	69ba      	ldr	r2, [r7, #24]
 800d306:	0151      	lsls	r1, r2, #5
 800d308:	69fa      	ldr	r2, [r7, #28]
 800d30a:	440a      	add	r2, r1
 800d30c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d310:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d314:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800d316:	69bb      	ldr	r3, [r7, #24]
 800d318:	015a      	lsls	r2, r3, #5
 800d31a:	69fb      	ldr	r3, [r7, #28]
 800d31c:	4413      	add	r3, r2
 800d31e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	69ba      	ldr	r2, [r7, #24]
 800d326:	0151      	lsls	r1, r2, #5
 800d328:	69fa      	ldr	r2, [r7, #28]
 800d32a:	440a      	add	r2, r1
 800d32c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d330:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800d334:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d336:	2300      	movs	r3, #0
}
 800d338:	4618      	mov	r0, r3
 800d33a:	3720      	adds	r7, #32
 800d33c:	46bd      	mov	sp, r7
 800d33e:	bd80      	pop	{r7, pc}
 800d340:	fff80000 	.word	0xfff80000
 800d344:	e007ffff 	.word	0xe007ffff
 800d348:	1ff80000 	.word	0x1ff80000

0800d34c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d34c:	b480      	push	{r7}
 800d34e:	b087      	sub	sp, #28
 800d350:	af00      	add	r7, sp, #0
 800d352:	6078      	str	r0, [r7, #4]
 800d354:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800d356:	2300      	movs	r3, #0
 800d358:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800d35a:	2300      	movs	r3, #0
 800d35c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d35e:	687b      	ldr	r3, [r7, #4]
 800d360:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d362:	683b      	ldr	r3, [r7, #0]
 800d364:	785b      	ldrb	r3, [r3, #1]
 800d366:	2b01      	cmp	r3, #1
 800d368:	d14a      	bne.n	800d400 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d36a:	683b      	ldr	r3, [r7, #0]
 800d36c:	781b      	ldrb	r3, [r3, #0]
 800d36e:	015a      	lsls	r2, r3, #5
 800d370:	693b      	ldr	r3, [r7, #16]
 800d372:	4413      	add	r3, r2
 800d374:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d378:	681b      	ldr	r3, [r3, #0]
 800d37a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d37e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d382:	f040 8086 	bne.w	800d492 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800d386:	683b      	ldr	r3, [r7, #0]
 800d388:	781b      	ldrb	r3, [r3, #0]
 800d38a:	015a      	lsls	r2, r3, #5
 800d38c:	693b      	ldr	r3, [r7, #16]
 800d38e:	4413      	add	r3, r2
 800d390:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	683a      	ldr	r2, [r7, #0]
 800d398:	7812      	ldrb	r2, [r2, #0]
 800d39a:	0151      	lsls	r1, r2, #5
 800d39c:	693a      	ldr	r2, [r7, #16]
 800d39e:	440a      	add	r2, r1
 800d3a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d3a4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d3a8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800d3aa:	683b      	ldr	r3, [r7, #0]
 800d3ac:	781b      	ldrb	r3, [r3, #0]
 800d3ae:	015a      	lsls	r2, r3, #5
 800d3b0:	693b      	ldr	r3, [r7, #16]
 800d3b2:	4413      	add	r3, r2
 800d3b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	683a      	ldr	r2, [r7, #0]
 800d3bc:	7812      	ldrb	r2, [r2, #0]
 800d3be:	0151      	lsls	r1, r2, #5
 800d3c0:	693a      	ldr	r2, [r7, #16]
 800d3c2:	440a      	add	r2, r1
 800d3c4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d3c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d3cc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	3301      	adds	r3, #1
 800d3d2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800d3d4:	68fb      	ldr	r3, [r7, #12]
 800d3d6:	f242 7210 	movw	r2, #10000	@ 0x2710
 800d3da:	4293      	cmp	r3, r2
 800d3dc:	d902      	bls.n	800d3e4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800d3de:	2301      	movs	r3, #1
 800d3e0:	75fb      	strb	r3, [r7, #23]
          break;
 800d3e2:	e056      	b.n	800d492 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800d3e4:	683b      	ldr	r3, [r7, #0]
 800d3e6:	781b      	ldrb	r3, [r3, #0]
 800d3e8:	015a      	lsls	r2, r3, #5
 800d3ea:	693b      	ldr	r3, [r7, #16]
 800d3ec:	4413      	add	r3, r2
 800d3ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d3f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d3fc:	d0e7      	beq.n	800d3ce <USB_EPStopXfer+0x82>
 800d3fe:	e048      	b.n	800d492 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d400:	683b      	ldr	r3, [r7, #0]
 800d402:	781b      	ldrb	r3, [r3, #0]
 800d404:	015a      	lsls	r2, r3, #5
 800d406:	693b      	ldr	r3, [r7, #16]
 800d408:	4413      	add	r3, r2
 800d40a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d414:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d418:	d13b      	bne.n	800d492 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800d41a:	683b      	ldr	r3, [r7, #0]
 800d41c:	781b      	ldrb	r3, [r3, #0]
 800d41e:	015a      	lsls	r2, r3, #5
 800d420:	693b      	ldr	r3, [r7, #16]
 800d422:	4413      	add	r3, r2
 800d424:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d428:	681b      	ldr	r3, [r3, #0]
 800d42a:	683a      	ldr	r2, [r7, #0]
 800d42c:	7812      	ldrb	r2, [r2, #0]
 800d42e:	0151      	lsls	r1, r2, #5
 800d430:	693a      	ldr	r2, [r7, #16]
 800d432:	440a      	add	r2, r1
 800d434:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d438:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800d43c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800d43e:	683b      	ldr	r3, [r7, #0]
 800d440:	781b      	ldrb	r3, [r3, #0]
 800d442:	015a      	lsls	r2, r3, #5
 800d444:	693b      	ldr	r3, [r7, #16]
 800d446:	4413      	add	r3, r2
 800d448:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	683a      	ldr	r2, [r7, #0]
 800d450:	7812      	ldrb	r2, [r2, #0]
 800d452:	0151      	lsls	r1, r2, #5
 800d454:	693a      	ldr	r2, [r7, #16]
 800d456:	440a      	add	r2, r1
 800d458:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d45c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d460:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	3301      	adds	r3, #1
 800d466:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800d46e:	4293      	cmp	r3, r2
 800d470:	d902      	bls.n	800d478 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800d472:	2301      	movs	r3, #1
 800d474:	75fb      	strb	r3, [r7, #23]
          break;
 800d476:	e00c      	b.n	800d492 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800d478:	683b      	ldr	r3, [r7, #0]
 800d47a:	781b      	ldrb	r3, [r3, #0]
 800d47c:	015a      	lsls	r2, r3, #5
 800d47e:	693b      	ldr	r3, [r7, #16]
 800d480:	4413      	add	r3, r2
 800d482:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d48c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d490:	d0e7      	beq.n	800d462 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800d492:	7dfb      	ldrb	r3, [r7, #23]
}
 800d494:	4618      	mov	r0, r3
 800d496:	371c      	adds	r7, #28
 800d498:	46bd      	mov	sp, r7
 800d49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d49e:	4770      	bx	lr

0800d4a0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800d4a0:	b480      	push	{r7}
 800d4a2:	b089      	sub	sp, #36	@ 0x24
 800d4a4:	af00      	add	r7, sp, #0
 800d4a6:	60f8      	str	r0, [r7, #12]
 800d4a8:	60b9      	str	r1, [r7, #8]
 800d4aa:	4611      	mov	r1, r2
 800d4ac:	461a      	mov	r2, r3
 800d4ae:	460b      	mov	r3, r1
 800d4b0:	71fb      	strb	r3, [r7, #7]
 800d4b2:	4613      	mov	r3, r2
 800d4b4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800d4ba:	68bb      	ldr	r3, [r7, #8]
 800d4bc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800d4be:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d123      	bne.n	800d50e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800d4c6:	88bb      	ldrh	r3, [r7, #4]
 800d4c8:	3303      	adds	r3, #3
 800d4ca:	089b      	lsrs	r3, r3, #2
 800d4cc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800d4ce:	2300      	movs	r3, #0
 800d4d0:	61bb      	str	r3, [r7, #24]
 800d4d2:	e018      	b.n	800d506 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800d4d4:	79fb      	ldrb	r3, [r7, #7]
 800d4d6:	031a      	lsls	r2, r3, #12
 800d4d8:	697b      	ldr	r3, [r7, #20]
 800d4da:	4413      	add	r3, r2
 800d4dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d4e0:	461a      	mov	r2, r3
 800d4e2:	69fb      	ldr	r3, [r7, #28]
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	6013      	str	r3, [r2, #0]
      pSrc++;
 800d4e8:	69fb      	ldr	r3, [r7, #28]
 800d4ea:	3301      	adds	r3, #1
 800d4ec:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d4ee:	69fb      	ldr	r3, [r7, #28]
 800d4f0:	3301      	adds	r3, #1
 800d4f2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d4f4:	69fb      	ldr	r3, [r7, #28]
 800d4f6:	3301      	adds	r3, #1
 800d4f8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800d4fa:	69fb      	ldr	r3, [r7, #28]
 800d4fc:	3301      	adds	r3, #1
 800d4fe:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800d500:	69bb      	ldr	r3, [r7, #24]
 800d502:	3301      	adds	r3, #1
 800d504:	61bb      	str	r3, [r7, #24]
 800d506:	69ba      	ldr	r2, [r7, #24]
 800d508:	693b      	ldr	r3, [r7, #16]
 800d50a:	429a      	cmp	r2, r3
 800d50c:	d3e2      	bcc.n	800d4d4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800d50e:	2300      	movs	r3, #0
}
 800d510:	4618      	mov	r0, r3
 800d512:	3724      	adds	r7, #36	@ 0x24
 800d514:	46bd      	mov	sp, r7
 800d516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d51a:	4770      	bx	lr

0800d51c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800d51c:	b480      	push	{r7}
 800d51e:	b08b      	sub	sp, #44	@ 0x2c
 800d520:	af00      	add	r7, sp, #0
 800d522:	60f8      	str	r0, [r7, #12]
 800d524:	60b9      	str	r1, [r7, #8]
 800d526:	4613      	mov	r3, r2
 800d528:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800d52e:	68bb      	ldr	r3, [r7, #8]
 800d530:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800d532:	88fb      	ldrh	r3, [r7, #6]
 800d534:	089b      	lsrs	r3, r3, #2
 800d536:	b29b      	uxth	r3, r3
 800d538:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800d53a:	88fb      	ldrh	r3, [r7, #6]
 800d53c:	f003 0303 	and.w	r3, r3, #3
 800d540:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800d542:	2300      	movs	r3, #0
 800d544:	623b      	str	r3, [r7, #32]
 800d546:	e014      	b.n	800d572 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800d548:	69bb      	ldr	r3, [r7, #24]
 800d54a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d54e:	681a      	ldr	r2, [r3, #0]
 800d550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d552:	601a      	str	r2, [r3, #0]
    pDest++;
 800d554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d556:	3301      	adds	r3, #1
 800d558:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800d55a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d55c:	3301      	adds	r3, #1
 800d55e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800d560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d562:	3301      	adds	r3, #1
 800d564:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800d566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d568:	3301      	adds	r3, #1
 800d56a:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800d56c:	6a3b      	ldr	r3, [r7, #32]
 800d56e:	3301      	adds	r3, #1
 800d570:	623b      	str	r3, [r7, #32]
 800d572:	6a3a      	ldr	r2, [r7, #32]
 800d574:	697b      	ldr	r3, [r7, #20]
 800d576:	429a      	cmp	r2, r3
 800d578:	d3e6      	bcc.n	800d548 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800d57a:	8bfb      	ldrh	r3, [r7, #30]
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d01e      	beq.n	800d5be <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800d580:	2300      	movs	r3, #0
 800d582:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800d584:	69bb      	ldr	r3, [r7, #24]
 800d586:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800d58a:	461a      	mov	r2, r3
 800d58c:	f107 0310 	add.w	r3, r7, #16
 800d590:	6812      	ldr	r2, [r2, #0]
 800d592:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800d594:	693a      	ldr	r2, [r7, #16]
 800d596:	6a3b      	ldr	r3, [r7, #32]
 800d598:	b2db      	uxtb	r3, r3
 800d59a:	00db      	lsls	r3, r3, #3
 800d59c:	fa22 f303 	lsr.w	r3, r2, r3
 800d5a0:	b2da      	uxtb	r2, r3
 800d5a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5a4:	701a      	strb	r2, [r3, #0]
      i++;
 800d5a6:	6a3b      	ldr	r3, [r7, #32]
 800d5a8:	3301      	adds	r3, #1
 800d5aa:	623b      	str	r3, [r7, #32]
      pDest++;
 800d5ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5ae:	3301      	adds	r3, #1
 800d5b0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800d5b2:	8bfb      	ldrh	r3, [r7, #30]
 800d5b4:	3b01      	subs	r3, #1
 800d5b6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800d5b8:	8bfb      	ldrh	r3, [r7, #30]
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	d1ea      	bne.n	800d594 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800d5be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d5c0:	4618      	mov	r0, r3
 800d5c2:	372c      	adds	r7, #44	@ 0x2c
 800d5c4:	46bd      	mov	sp, r7
 800d5c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ca:	4770      	bx	lr

0800d5cc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800d5cc:	b480      	push	{r7}
 800d5ce:	b085      	sub	sp, #20
 800d5d0:	af00      	add	r7, sp, #0
 800d5d2:	6078      	str	r0, [r7, #4]
 800d5d4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d5da:	683b      	ldr	r3, [r7, #0]
 800d5dc:	781b      	ldrb	r3, [r3, #0]
 800d5de:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d5e0:	683b      	ldr	r3, [r7, #0]
 800d5e2:	785b      	ldrb	r3, [r3, #1]
 800d5e4:	2b01      	cmp	r3, #1
 800d5e6:	d12c      	bne.n	800d642 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d5e8:	68bb      	ldr	r3, [r7, #8]
 800d5ea:	015a      	lsls	r2, r3, #5
 800d5ec:	68fb      	ldr	r3, [r7, #12]
 800d5ee:	4413      	add	r3, r2
 800d5f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	db12      	blt.n	800d620 <USB_EPSetStall+0x54>
 800d5fa:	68bb      	ldr	r3, [r7, #8]
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d00f      	beq.n	800d620 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800d600:	68bb      	ldr	r3, [r7, #8]
 800d602:	015a      	lsls	r2, r3, #5
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	4413      	add	r3, r2
 800d608:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d60c:	681b      	ldr	r3, [r3, #0]
 800d60e:	68ba      	ldr	r2, [r7, #8]
 800d610:	0151      	lsls	r1, r2, #5
 800d612:	68fa      	ldr	r2, [r7, #12]
 800d614:	440a      	add	r2, r1
 800d616:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d61a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800d61e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800d620:	68bb      	ldr	r3, [r7, #8]
 800d622:	015a      	lsls	r2, r3, #5
 800d624:	68fb      	ldr	r3, [r7, #12]
 800d626:	4413      	add	r3, r2
 800d628:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d62c:	681b      	ldr	r3, [r3, #0]
 800d62e:	68ba      	ldr	r2, [r7, #8]
 800d630:	0151      	lsls	r1, r2, #5
 800d632:	68fa      	ldr	r2, [r7, #12]
 800d634:	440a      	add	r2, r1
 800d636:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d63a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800d63e:	6013      	str	r3, [r2, #0]
 800d640:	e02b      	b.n	800d69a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800d642:	68bb      	ldr	r3, [r7, #8]
 800d644:	015a      	lsls	r2, r3, #5
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	4413      	add	r3, r2
 800d64a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	2b00      	cmp	r3, #0
 800d652:	db12      	blt.n	800d67a <USB_EPSetStall+0xae>
 800d654:	68bb      	ldr	r3, [r7, #8]
 800d656:	2b00      	cmp	r3, #0
 800d658:	d00f      	beq.n	800d67a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800d65a:	68bb      	ldr	r3, [r7, #8]
 800d65c:	015a      	lsls	r2, r3, #5
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	4413      	add	r3, r2
 800d662:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d666:	681b      	ldr	r3, [r3, #0]
 800d668:	68ba      	ldr	r2, [r7, #8]
 800d66a:	0151      	lsls	r1, r2, #5
 800d66c:	68fa      	ldr	r2, [r7, #12]
 800d66e:	440a      	add	r2, r1
 800d670:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d674:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800d678:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800d67a:	68bb      	ldr	r3, [r7, #8]
 800d67c:	015a      	lsls	r2, r3, #5
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	4413      	add	r3, r2
 800d682:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d686:	681b      	ldr	r3, [r3, #0]
 800d688:	68ba      	ldr	r2, [r7, #8]
 800d68a:	0151      	lsls	r1, r2, #5
 800d68c:	68fa      	ldr	r2, [r7, #12]
 800d68e:	440a      	add	r2, r1
 800d690:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d694:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800d698:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d69a:	2300      	movs	r3, #0
}
 800d69c:	4618      	mov	r0, r3
 800d69e:	3714      	adds	r7, #20
 800d6a0:	46bd      	mov	sp, r7
 800d6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6a6:	4770      	bx	lr

0800d6a8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800d6a8:	b480      	push	{r7}
 800d6aa:	b085      	sub	sp, #20
 800d6ac:	af00      	add	r7, sp, #0
 800d6ae:	6078      	str	r0, [r7, #4]
 800d6b0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d6b6:	683b      	ldr	r3, [r7, #0]
 800d6b8:	781b      	ldrb	r3, [r3, #0]
 800d6ba:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d6bc:	683b      	ldr	r3, [r7, #0]
 800d6be:	785b      	ldrb	r3, [r3, #1]
 800d6c0:	2b01      	cmp	r3, #1
 800d6c2:	d128      	bne.n	800d716 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800d6c4:	68bb      	ldr	r3, [r7, #8]
 800d6c6:	015a      	lsls	r2, r3, #5
 800d6c8:	68fb      	ldr	r3, [r7, #12]
 800d6ca:	4413      	add	r3, r2
 800d6cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	68ba      	ldr	r2, [r7, #8]
 800d6d4:	0151      	lsls	r1, r2, #5
 800d6d6:	68fa      	ldr	r2, [r7, #12]
 800d6d8:	440a      	add	r2, r1
 800d6da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d6de:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800d6e2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d6e4:	683b      	ldr	r3, [r7, #0]
 800d6e6:	791b      	ldrb	r3, [r3, #4]
 800d6e8:	2b03      	cmp	r3, #3
 800d6ea:	d003      	beq.n	800d6f4 <USB_EPClearStall+0x4c>
 800d6ec:	683b      	ldr	r3, [r7, #0]
 800d6ee:	791b      	ldrb	r3, [r3, #4]
 800d6f0:	2b02      	cmp	r3, #2
 800d6f2:	d138      	bne.n	800d766 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d6f4:	68bb      	ldr	r3, [r7, #8]
 800d6f6:	015a      	lsls	r2, r3, #5
 800d6f8:	68fb      	ldr	r3, [r7, #12]
 800d6fa:	4413      	add	r3, r2
 800d6fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d700:	681b      	ldr	r3, [r3, #0]
 800d702:	68ba      	ldr	r2, [r7, #8]
 800d704:	0151      	lsls	r1, r2, #5
 800d706:	68fa      	ldr	r2, [r7, #12]
 800d708:	440a      	add	r2, r1
 800d70a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800d70e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d712:	6013      	str	r3, [r2, #0]
 800d714:	e027      	b.n	800d766 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800d716:	68bb      	ldr	r3, [r7, #8]
 800d718:	015a      	lsls	r2, r3, #5
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	4413      	add	r3, r2
 800d71e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	68ba      	ldr	r2, [r7, #8]
 800d726:	0151      	lsls	r1, r2, #5
 800d728:	68fa      	ldr	r2, [r7, #12]
 800d72a:	440a      	add	r2, r1
 800d72c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d730:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800d734:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800d736:	683b      	ldr	r3, [r7, #0]
 800d738:	791b      	ldrb	r3, [r3, #4]
 800d73a:	2b03      	cmp	r3, #3
 800d73c:	d003      	beq.n	800d746 <USB_EPClearStall+0x9e>
 800d73e:	683b      	ldr	r3, [r7, #0]
 800d740:	791b      	ldrb	r3, [r3, #4]
 800d742:	2b02      	cmp	r3, #2
 800d744:	d10f      	bne.n	800d766 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800d746:	68bb      	ldr	r3, [r7, #8]
 800d748:	015a      	lsls	r2, r3, #5
 800d74a:	68fb      	ldr	r3, [r7, #12]
 800d74c:	4413      	add	r3, r2
 800d74e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	68ba      	ldr	r2, [r7, #8]
 800d756:	0151      	lsls	r1, r2, #5
 800d758:	68fa      	ldr	r2, [r7, #12]
 800d75a:	440a      	add	r2, r1
 800d75c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d760:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d764:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800d766:	2300      	movs	r3, #0
}
 800d768:	4618      	mov	r0, r3
 800d76a:	3714      	adds	r7, #20
 800d76c:	46bd      	mov	sp, r7
 800d76e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d772:	4770      	bx	lr

0800d774 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800d774:	b480      	push	{r7}
 800d776:	b085      	sub	sp, #20
 800d778:	af00      	add	r7, sp, #0
 800d77a:	6078      	str	r0, [r7, #4]
 800d77c:	460b      	mov	r3, r1
 800d77e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800d784:	68fb      	ldr	r3, [r7, #12]
 800d786:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	68fa      	ldr	r2, [r7, #12]
 800d78e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d792:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800d796:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800d798:	68fb      	ldr	r3, [r7, #12]
 800d79a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d79e:	681a      	ldr	r2, [r3, #0]
 800d7a0:	78fb      	ldrb	r3, [r7, #3]
 800d7a2:	011b      	lsls	r3, r3, #4
 800d7a4:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800d7a8:	68f9      	ldr	r1, [r7, #12]
 800d7aa:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800d7ae:	4313      	orrs	r3, r2
 800d7b0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800d7b2:	2300      	movs	r3, #0
}
 800d7b4:	4618      	mov	r0, r3
 800d7b6:	3714      	adds	r7, #20
 800d7b8:	46bd      	mov	sp, r7
 800d7ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7be:	4770      	bx	lr

0800d7c0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800d7c0:	b480      	push	{r7}
 800d7c2:	b085      	sub	sp, #20
 800d7c4:	af00      	add	r7, sp, #0
 800d7c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	695b      	ldr	r3, [r3, #20]
 800d7cc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	699b      	ldr	r3, [r3, #24]
 800d7d2:	68fa      	ldr	r2, [r7, #12]
 800d7d4:	4013      	ands	r3, r2
 800d7d6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800d7d8:	68fb      	ldr	r3, [r7, #12]
}
 800d7da:	4618      	mov	r0, r3
 800d7dc:	3714      	adds	r7, #20
 800d7de:	46bd      	mov	sp, r7
 800d7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7e4:	4770      	bx	lr

0800d7e6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800d7e6:	b480      	push	{r7}
 800d7e8:	b085      	sub	sp, #20
 800d7ea:	af00      	add	r7, sp, #0
 800d7ec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d7f2:	68fb      	ldr	r3, [r7, #12]
 800d7f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d7f8:	699b      	ldr	r3, [r3, #24]
 800d7fa:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d7fc:	68fb      	ldr	r3, [r7, #12]
 800d7fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d802:	69db      	ldr	r3, [r3, #28]
 800d804:	68ba      	ldr	r2, [r7, #8]
 800d806:	4013      	ands	r3, r2
 800d808:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800d80a:	68bb      	ldr	r3, [r7, #8]
 800d80c:	0c1b      	lsrs	r3, r3, #16
}
 800d80e:	4618      	mov	r0, r3
 800d810:	3714      	adds	r7, #20
 800d812:	46bd      	mov	sp, r7
 800d814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d818:	4770      	bx	lr

0800d81a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800d81a:	b480      	push	{r7}
 800d81c:	b085      	sub	sp, #20
 800d81e:	af00      	add	r7, sp, #0
 800d820:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800d826:	68fb      	ldr	r3, [r7, #12]
 800d828:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d82c:	699b      	ldr	r3, [r3, #24]
 800d82e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800d830:	68fb      	ldr	r3, [r7, #12]
 800d832:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d836:	69db      	ldr	r3, [r3, #28]
 800d838:	68ba      	ldr	r2, [r7, #8]
 800d83a:	4013      	ands	r3, r2
 800d83c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800d83e:	68bb      	ldr	r3, [r7, #8]
 800d840:	b29b      	uxth	r3, r3
}
 800d842:	4618      	mov	r0, r3
 800d844:	3714      	adds	r7, #20
 800d846:	46bd      	mov	sp, r7
 800d848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d84c:	4770      	bx	lr

0800d84e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d84e:	b480      	push	{r7}
 800d850:	b085      	sub	sp, #20
 800d852:	af00      	add	r7, sp, #0
 800d854:	6078      	str	r0, [r7, #4]
 800d856:	460b      	mov	r3, r1
 800d858:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800d85e:	78fb      	ldrb	r3, [r7, #3]
 800d860:	015a      	lsls	r2, r3, #5
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	4413      	add	r3, r2
 800d866:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d86a:	689b      	ldr	r3, [r3, #8]
 800d86c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d874:	695b      	ldr	r3, [r3, #20]
 800d876:	68ba      	ldr	r2, [r7, #8]
 800d878:	4013      	ands	r3, r2
 800d87a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d87c:	68bb      	ldr	r3, [r7, #8]
}
 800d87e:	4618      	mov	r0, r3
 800d880:	3714      	adds	r7, #20
 800d882:	46bd      	mov	sp, r7
 800d884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d888:	4770      	bx	lr

0800d88a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800d88a:	b480      	push	{r7}
 800d88c:	b087      	sub	sp, #28
 800d88e:	af00      	add	r7, sp, #0
 800d890:	6078      	str	r0, [r7, #4]
 800d892:	460b      	mov	r3, r1
 800d894:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800d89a:	697b      	ldr	r3, [r7, #20]
 800d89c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d8a0:	691b      	ldr	r3, [r3, #16]
 800d8a2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800d8a4:	697b      	ldr	r3, [r7, #20]
 800d8a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d8aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d8ac:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800d8ae:	78fb      	ldrb	r3, [r7, #3]
 800d8b0:	f003 030f 	and.w	r3, r3, #15
 800d8b4:	68fa      	ldr	r2, [r7, #12]
 800d8b6:	fa22 f303 	lsr.w	r3, r2, r3
 800d8ba:	01db      	lsls	r3, r3, #7
 800d8bc:	b2db      	uxtb	r3, r3
 800d8be:	693a      	ldr	r2, [r7, #16]
 800d8c0:	4313      	orrs	r3, r2
 800d8c2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800d8c4:	78fb      	ldrb	r3, [r7, #3]
 800d8c6:	015a      	lsls	r2, r3, #5
 800d8c8:	697b      	ldr	r3, [r7, #20]
 800d8ca:	4413      	add	r3, r2
 800d8cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d8d0:	689b      	ldr	r3, [r3, #8]
 800d8d2:	693a      	ldr	r2, [r7, #16]
 800d8d4:	4013      	ands	r3, r2
 800d8d6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800d8d8:	68bb      	ldr	r3, [r7, #8]
}
 800d8da:	4618      	mov	r0, r3
 800d8dc:	371c      	adds	r7, #28
 800d8de:	46bd      	mov	sp, r7
 800d8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8e4:	4770      	bx	lr

0800d8e6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800d8e6:	b480      	push	{r7}
 800d8e8:	b083      	sub	sp, #12
 800d8ea:	af00      	add	r7, sp, #0
 800d8ec:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	695b      	ldr	r3, [r3, #20]
 800d8f2:	f003 0301 	and.w	r3, r3, #1
}
 800d8f6:	4618      	mov	r0, r3
 800d8f8:	370c      	adds	r7, #12
 800d8fa:	46bd      	mov	sp, r7
 800d8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d900:	4770      	bx	lr
	...

0800d904 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800d904:	b480      	push	{r7}
 800d906:	b085      	sub	sp, #20
 800d908:	af00      	add	r7, sp, #0
 800d90a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800d910:	68fb      	ldr	r3, [r7, #12]
 800d912:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d916:	681a      	ldr	r2, [r3, #0]
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800d91e:	4619      	mov	r1, r3
 800d920:	4b09      	ldr	r3, [pc, #36]	@ (800d948 <USB_ActivateSetup+0x44>)
 800d922:	4013      	ands	r3, r2
 800d924:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800d926:	68fb      	ldr	r3, [r7, #12]
 800d928:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800d92c:	685b      	ldr	r3, [r3, #4]
 800d92e:	68fa      	ldr	r2, [r7, #12]
 800d930:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800d934:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d938:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800d93a:	2300      	movs	r3, #0
}
 800d93c:	4618      	mov	r0, r3
 800d93e:	3714      	adds	r7, #20
 800d940:	46bd      	mov	sp, r7
 800d942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d946:	4770      	bx	lr
 800d948:	fffff800 	.word	0xfffff800

0800d94c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800d94c:	b480      	push	{r7}
 800d94e:	b087      	sub	sp, #28
 800d950:	af00      	add	r7, sp, #0
 800d952:	60f8      	str	r0, [r7, #12]
 800d954:	460b      	mov	r3, r1
 800d956:	607a      	str	r2, [r7, #4]
 800d958:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	333c      	adds	r3, #60	@ 0x3c
 800d962:	3304      	adds	r3, #4
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800d968:	693b      	ldr	r3, [r7, #16]
 800d96a:	4a26      	ldr	r2, [pc, #152]	@ (800da04 <USB_EP0_OutStart+0xb8>)
 800d96c:	4293      	cmp	r3, r2
 800d96e:	d90a      	bls.n	800d986 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d970:	697b      	ldr	r3, [r7, #20]
 800d972:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d976:	681b      	ldr	r3, [r3, #0]
 800d978:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800d97c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d980:	d101      	bne.n	800d986 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800d982:	2300      	movs	r3, #0
 800d984:	e037      	b.n	800d9f6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800d986:	697b      	ldr	r3, [r7, #20]
 800d988:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d98c:	461a      	mov	r2, r3
 800d98e:	2300      	movs	r3, #0
 800d990:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d992:	697b      	ldr	r3, [r7, #20]
 800d994:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d998:	691b      	ldr	r3, [r3, #16]
 800d99a:	697a      	ldr	r2, [r7, #20]
 800d99c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d9a0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d9a4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800d9a6:	697b      	ldr	r3, [r7, #20]
 800d9a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d9ac:	691b      	ldr	r3, [r3, #16]
 800d9ae:	697a      	ldr	r2, [r7, #20]
 800d9b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d9b4:	f043 0318 	orr.w	r3, r3, #24
 800d9b8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800d9ba:	697b      	ldr	r3, [r7, #20]
 800d9bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d9c0:	691b      	ldr	r3, [r3, #16]
 800d9c2:	697a      	ldr	r2, [r7, #20]
 800d9c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d9c8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800d9cc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800d9ce:	7afb      	ldrb	r3, [r7, #11]
 800d9d0:	2b01      	cmp	r3, #1
 800d9d2:	d10f      	bne.n	800d9f4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800d9d4:	697b      	ldr	r3, [r7, #20]
 800d9d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d9da:	461a      	mov	r2, r3
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800d9e0:	697b      	ldr	r3, [r7, #20]
 800d9e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	697a      	ldr	r2, [r7, #20]
 800d9ea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d9ee:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800d9f2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d9f4:	2300      	movs	r3, #0
}
 800d9f6:	4618      	mov	r0, r3
 800d9f8:	371c      	adds	r7, #28
 800d9fa:	46bd      	mov	sp, r7
 800d9fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da00:	4770      	bx	lr
 800da02:	bf00      	nop
 800da04:	4f54300a 	.word	0x4f54300a

0800da08 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800da08:	b480      	push	{r7}
 800da0a:	b083      	sub	sp, #12
 800da0c:	af00      	add	r7, sp, #0
 800da0e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800da10:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800da12:	4618      	mov	r0, r3
 800da14:	370c      	adds	r7, #12
 800da16:	46bd      	mov	sp, r7
 800da18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da1c:	4770      	bx	lr

0800da1e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800da1e:	b580      	push	{r7, lr}
 800da20:	b084      	sub	sp, #16
 800da22:	af00      	add	r7, sp, #0
 800da24:	6078      	str	r0, [r7, #4]
 800da26:	460b      	mov	r3, r1
 800da28:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800da2a:	2300      	movs	r3, #0
 800da2c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800da34:	2b00      	cmp	r3, #0
 800da36:	d009      	beq.n	800da4c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800da38:	687b      	ldr	r3, [r7, #4]
 800da3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	78fa      	ldrb	r2, [r7, #3]
 800da42:	4611      	mov	r1, r2
 800da44:	6878      	ldr	r0, [r7, #4]
 800da46:	4798      	blx	r3
 800da48:	4603      	mov	r3, r0
 800da4a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800da4c:	7bfb      	ldrb	r3, [r7, #15]
}
 800da4e:	4618      	mov	r0, r3
 800da50:	3710      	adds	r7, #16
 800da52:	46bd      	mov	sp, r7
 800da54:	bd80      	pop	{r7, pc}

0800da56 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800da56:	b580      	push	{r7, lr}
 800da58:	b084      	sub	sp, #16
 800da5a:	af00      	add	r7, sp, #0
 800da5c:	6078      	str	r0, [r7, #4]
 800da5e:	460b      	mov	r3, r1
 800da60:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800da62:	2300      	movs	r3, #0
 800da64:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800da6c:	685b      	ldr	r3, [r3, #4]
 800da6e:	78fa      	ldrb	r2, [r7, #3]
 800da70:	4611      	mov	r1, r2
 800da72:	6878      	ldr	r0, [r7, #4]
 800da74:	4798      	blx	r3
 800da76:	4603      	mov	r3, r0
 800da78:	2b00      	cmp	r3, #0
 800da7a:	d001      	beq.n	800da80 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800da7c:	2303      	movs	r3, #3
 800da7e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800da80:	7bfb      	ldrb	r3, [r7, #15]
}
 800da82:	4618      	mov	r0, r3
 800da84:	3710      	adds	r7, #16
 800da86:	46bd      	mov	sp, r7
 800da88:	bd80      	pop	{r7, pc}

0800da8a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800da8a:	b580      	push	{r7, lr}
 800da8c:	b084      	sub	sp, #16
 800da8e:	af00      	add	r7, sp, #0
 800da90:	6078      	str	r0, [r7, #4]
 800da92:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800da9a:	6839      	ldr	r1, [r7, #0]
 800da9c:	4618      	mov	r0, r3
 800da9e:	f001 f8e2 	bl	800ec66 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	2201      	movs	r2, #1
 800daa6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800dab0:	461a      	mov	r2, r3
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800dabe:	f003 031f 	and.w	r3, r3, #31
 800dac2:	2b02      	cmp	r3, #2
 800dac4:	d01a      	beq.n	800dafc <USBD_LL_SetupStage+0x72>
 800dac6:	2b02      	cmp	r3, #2
 800dac8:	d822      	bhi.n	800db10 <USBD_LL_SetupStage+0x86>
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d002      	beq.n	800dad4 <USBD_LL_SetupStage+0x4a>
 800dace:	2b01      	cmp	r3, #1
 800dad0:	d00a      	beq.n	800dae8 <USBD_LL_SetupStage+0x5e>
 800dad2:	e01d      	b.n	800db10 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800dada:	4619      	mov	r1, r3
 800dadc:	6878      	ldr	r0, [r7, #4]
 800dade:	f000 fb0f 	bl	800e100 <USBD_StdDevReq>
 800dae2:	4603      	mov	r3, r0
 800dae4:	73fb      	strb	r3, [r7, #15]
      break;
 800dae6:	e020      	b.n	800db2a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800dae8:	687b      	ldr	r3, [r7, #4]
 800daea:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800daee:	4619      	mov	r1, r3
 800daf0:	6878      	ldr	r0, [r7, #4]
 800daf2:	f000 fb77 	bl	800e1e4 <USBD_StdItfReq>
 800daf6:	4603      	mov	r3, r0
 800daf8:	73fb      	strb	r3, [r7, #15]
      break;
 800dafa:	e016      	b.n	800db2a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800db02:	4619      	mov	r1, r3
 800db04:	6878      	ldr	r0, [r7, #4]
 800db06:	f000 fbd9 	bl	800e2bc <USBD_StdEPReq>
 800db0a:	4603      	mov	r3, r0
 800db0c:	73fb      	strb	r3, [r7, #15]
      break;
 800db0e:	e00c      	b.n	800db2a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800db16:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800db1a:	b2db      	uxtb	r3, r3
 800db1c:	4619      	mov	r1, r3
 800db1e:	6878      	ldr	r0, [r7, #4]
 800db20:	f001 fa5a 	bl	800efd8 <USBD_LL_StallEP>
 800db24:	4603      	mov	r3, r0
 800db26:	73fb      	strb	r3, [r7, #15]
      break;
 800db28:	bf00      	nop
  }

  return ret;
 800db2a:	7bfb      	ldrb	r3, [r7, #15]
}
 800db2c:	4618      	mov	r0, r3
 800db2e:	3710      	adds	r7, #16
 800db30:	46bd      	mov	sp, r7
 800db32:	bd80      	pop	{r7, pc}

0800db34 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800db34:	b580      	push	{r7, lr}
 800db36:	b086      	sub	sp, #24
 800db38:	af00      	add	r7, sp, #0
 800db3a:	60f8      	str	r0, [r7, #12]
 800db3c:	460b      	mov	r3, r1
 800db3e:	607a      	str	r2, [r7, #4]
 800db40:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800db42:	2300      	movs	r3, #0
 800db44:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800db46:	7afb      	ldrb	r3, [r7, #11]
 800db48:	2b00      	cmp	r3, #0
 800db4a:	d16e      	bne.n	800dc2a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800db52:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800db54:	68fb      	ldr	r3, [r7, #12]
 800db56:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800db5a:	2b03      	cmp	r3, #3
 800db5c:	f040 8098 	bne.w	800dc90 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800db60:	693b      	ldr	r3, [r7, #16]
 800db62:	689a      	ldr	r2, [r3, #8]
 800db64:	693b      	ldr	r3, [r7, #16]
 800db66:	68db      	ldr	r3, [r3, #12]
 800db68:	429a      	cmp	r2, r3
 800db6a:	d913      	bls.n	800db94 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800db6c:	693b      	ldr	r3, [r7, #16]
 800db6e:	689a      	ldr	r2, [r3, #8]
 800db70:	693b      	ldr	r3, [r7, #16]
 800db72:	68db      	ldr	r3, [r3, #12]
 800db74:	1ad2      	subs	r2, r2, r3
 800db76:	693b      	ldr	r3, [r7, #16]
 800db78:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800db7a:	693b      	ldr	r3, [r7, #16]
 800db7c:	68da      	ldr	r2, [r3, #12]
 800db7e:	693b      	ldr	r3, [r7, #16]
 800db80:	689b      	ldr	r3, [r3, #8]
 800db82:	4293      	cmp	r3, r2
 800db84:	bf28      	it	cs
 800db86:	4613      	movcs	r3, r2
 800db88:	461a      	mov	r2, r3
 800db8a:	6879      	ldr	r1, [r7, #4]
 800db8c:	68f8      	ldr	r0, [r7, #12]
 800db8e:	f001 f8e1 	bl	800ed54 <USBD_CtlContinueRx>
 800db92:	e07d      	b.n	800dc90 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800db94:	68fb      	ldr	r3, [r7, #12]
 800db96:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800db9a:	f003 031f 	and.w	r3, r3, #31
 800db9e:	2b02      	cmp	r3, #2
 800dba0:	d014      	beq.n	800dbcc <USBD_LL_DataOutStage+0x98>
 800dba2:	2b02      	cmp	r3, #2
 800dba4:	d81d      	bhi.n	800dbe2 <USBD_LL_DataOutStage+0xae>
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d002      	beq.n	800dbb0 <USBD_LL_DataOutStage+0x7c>
 800dbaa:	2b01      	cmp	r3, #1
 800dbac:	d003      	beq.n	800dbb6 <USBD_LL_DataOutStage+0x82>
 800dbae:	e018      	b.n	800dbe2 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800dbb0:	2300      	movs	r3, #0
 800dbb2:	75bb      	strb	r3, [r7, #22]
            break;
 800dbb4:	e018      	b.n	800dbe8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800dbb6:	68fb      	ldr	r3, [r7, #12]
 800dbb8:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800dbbc:	b2db      	uxtb	r3, r3
 800dbbe:	4619      	mov	r1, r3
 800dbc0:	68f8      	ldr	r0, [r7, #12]
 800dbc2:	f000 fa64 	bl	800e08e <USBD_CoreFindIF>
 800dbc6:	4603      	mov	r3, r0
 800dbc8:	75bb      	strb	r3, [r7, #22]
            break;
 800dbca:	e00d      	b.n	800dbe8 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800dbcc:	68fb      	ldr	r3, [r7, #12]
 800dbce:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800dbd2:	b2db      	uxtb	r3, r3
 800dbd4:	4619      	mov	r1, r3
 800dbd6:	68f8      	ldr	r0, [r7, #12]
 800dbd8:	f000 fa66 	bl	800e0a8 <USBD_CoreFindEP>
 800dbdc:	4603      	mov	r3, r0
 800dbde:	75bb      	strb	r3, [r7, #22]
            break;
 800dbe0:	e002      	b.n	800dbe8 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800dbe2:	2300      	movs	r3, #0
 800dbe4:	75bb      	strb	r3, [r7, #22]
            break;
 800dbe6:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800dbe8:	7dbb      	ldrb	r3, [r7, #22]
 800dbea:	2b00      	cmp	r3, #0
 800dbec:	d119      	bne.n	800dc22 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dbf4:	b2db      	uxtb	r3, r3
 800dbf6:	2b03      	cmp	r3, #3
 800dbf8:	d113      	bne.n	800dc22 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800dbfa:	7dba      	ldrb	r2, [r7, #22]
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	32ae      	adds	r2, #174	@ 0xae
 800dc00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dc04:	691b      	ldr	r3, [r3, #16]
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d00b      	beq.n	800dc22 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800dc0a:	7dba      	ldrb	r2, [r7, #22]
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800dc12:	7dba      	ldrb	r2, [r7, #22]
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	32ae      	adds	r2, #174	@ 0xae
 800dc18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dc1c:	691b      	ldr	r3, [r3, #16]
 800dc1e:	68f8      	ldr	r0, [r7, #12]
 800dc20:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800dc22:	68f8      	ldr	r0, [r7, #12]
 800dc24:	f001 f8a7 	bl	800ed76 <USBD_CtlSendStatus>
 800dc28:	e032      	b.n	800dc90 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800dc2a:	7afb      	ldrb	r3, [r7, #11]
 800dc2c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dc30:	b2db      	uxtb	r3, r3
 800dc32:	4619      	mov	r1, r3
 800dc34:	68f8      	ldr	r0, [r7, #12]
 800dc36:	f000 fa37 	bl	800e0a8 <USBD_CoreFindEP>
 800dc3a:	4603      	mov	r3, r0
 800dc3c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800dc3e:	7dbb      	ldrb	r3, [r7, #22]
 800dc40:	2bff      	cmp	r3, #255	@ 0xff
 800dc42:	d025      	beq.n	800dc90 <USBD_LL_DataOutStage+0x15c>
 800dc44:	7dbb      	ldrb	r3, [r7, #22]
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	d122      	bne.n	800dc90 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dc50:	b2db      	uxtb	r3, r3
 800dc52:	2b03      	cmp	r3, #3
 800dc54:	d117      	bne.n	800dc86 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800dc56:	7dba      	ldrb	r2, [r7, #22]
 800dc58:	68fb      	ldr	r3, [r7, #12]
 800dc5a:	32ae      	adds	r2, #174	@ 0xae
 800dc5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dc60:	699b      	ldr	r3, [r3, #24]
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d00f      	beq.n	800dc86 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800dc66:	7dba      	ldrb	r2, [r7, #22]
 800dc68:	68fb      	ldr	r3, [r7, #12]
 800dc6a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800dc6e:	7dba      	ldrb	r2, [r7, #22]
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	32ae      	adds	r2, #174	@ 0xae
 800dc74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dc78:	699b      	ldr	r3, [r3, #24]
 800dc7a:	7afa      	ldrb	r2, [r7, #11]
 800dc7c:	4611      	mov	r1, r2
 800dc7e:	68f8      	ldr	r0, [r7, #12]
 800dc80:	4798      	blx	r3
 800dc82:	4603      	mov	r3, r0
 800dc84:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800dc86:	7dfb      	ldrb	r3, [r7, #23]
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d001      	beq.n	800dc90 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800dc8c:	7dfb      	ldrb	r3, [r7, #23]
 800dc8e:	e000      	b.n	800dc92 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800dc90:	2300      	movs	r3, #0
}
 800dc92:	4618      	mov	r0, r3
 800dc94:	3718      	adds	r7, #24
 800dc96:	46bd      	mov	sp, r7
 800dc98:	bd80      	pop	{r7, pc}

0800dc9a <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800dc9a:	b580      	push	{r7, lr}
 800dc9c:	b086      	sub	sp, #24
 800dc9e:	af00      	add	r7, sp, #0
 800dca0:	60f8      	str	r0, [r7, #12]
 800dca2:	460b      	mov	r3, r1
 800dca4:	607a      	str	r2, [r7, #4]
 800dca6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800dca8:	7afb      	ldrb	r3, [r7, #11]
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	d16f      	bne.n	800dd8e <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800dcae:	68fb      	ldr	r3, [r7, #12]
 800dcb0:	3314      	adds	r3, #20
 800dcb2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800dcba:	2b02      	cmp	r3, #2
 800dcbc:	d15a      	bne.n	800dd74 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800dcbe:	693b      	ldr	r3, [r7, #16]
 800dcc0:	689a      	ldr	r2, [r3, #8]
 800dcc2:	693b      	ldr	r3, [r7, #16]
 800dcc4:	68db      	ldr	r3, [r3, #12]
 800dcc6:	429a      	cmp	r2, r3
 800dcc8:	d914      	bls.n	800dcf4 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800dcca:	693b      	ldr	r3, [r7, #16]
 800dccc:	689a      	ldr	r2, [r3, #8]
 800dcce:	693b      	ldr	r3, [r7, #16]
 800dcd0:	68db      	ldr	r3, [r3, #12]
 800dcd2:	1ad2      	subs	r2, r2, r3
 800dcd4:	693b      	ldr	r3, [r7, #16]
 800dcd6:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800dcd8:	693b      	ldr	r3, [r7, #16]
 800dcda:	689b      	ldr	r3, [r3, #8]
 800dcdc:	461a      	mov	r2, r3
 800dcde:	6879      	ldr	r1, [r7, #4]
 800dce0:	68f8      	ldr	r0, [r7, #12]
 800dce2:	f001 f826 	bl	800ed32 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800dce6:	2300      	movs	r3, #0
 800dce8:	2200      	movs	r2, #0
 800dcea:	2100      	movs	r1, #0
 800dcec:	68f8      	ldr	r0, [r7, #12]
 800dcee:	f001 fa1d 	bl	800f12c <USBD_LL_PrepareReceive>
 800dcf2:	e03f      	b.n	800dd74 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800dcf4:	693b      	ldr	r3, [r7, #16]
 800dcf6:	68da      	ldr	r2, [r3, #12]
 800dcf8:	693b      	ldr	r3, [r7, #16]
 800dcfa:	689b      	ldr	r3, [r3, #8]
 800dcfc:	429a      	cmp	r2, r3
 800dcfe:	d11c      	bne.n	800dd3a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800dd00:	693b      	ldr	r3, [r7, #16]
 800dd02:	685a      	ldr	r2, [r3, #4]
 800dd04:	693b      	ldr	r3, [r7, #16]
 800dd06:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800dd08:	429a      	cmp	r2, r3
 800dd0a:	d316      	bcc.n	800dd3a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800dd0c:	693b      	ldr	r3, [r7, #16]
 800dd0e:	685a      	ldr	r2, [r3, #4]
 800dd10:	68fb      	ldr	r3, [r7, #12]
 800dd12:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800dd16:	429a      	cmp	r2, r3
 800dd18:	d20f      	bcs.n	800dd3a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800dd1a:	2200      	movs	r2, #0
 800dd1c:	2100      	movs	r1, #0
 800dd1e:	68f8      	ldr	r0, [r7, #12]
 800dd20:	f001 f807 	bl	800ed32 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	2200      	movs	r2, #0
 800dd28:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800dd2c:	2300      	movs	r3, #0
 800dd2e:	2200      	movs	r2, #0
 800dd30:	2100      	movs	r1, #0
 800dd32:	68f8      	ldr	r0, [r7, #12]
 800dd34:	f001 f9fa 	bl	800f12c <USBD_LL_PrepareReceive>
 800dd38:	e01c      	b.n	800dd74 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dd3a:	68fb      	ldr	r3, [r7, #12]
 800dd3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dd40:	b2db      	uxtb	r3, r3
 800dd42:	2b03      	cmp	r3, #3
 800dd44:	d10f      	bne.n	800dd66 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dd4c:	68db      	ldr	r3, [r3, #12]
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d009      	beq.n	800dd66 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800dd52:	68fb      	ldr	r3, [r7, #12]
 800dd54:	2200      	movs	r2, #0
 800dd56:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800dd5a:	68fb      	ldr	r3, [r7, #12]
 800dd5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dd60:	68db      	ldr	r3, [r3, #12]
 800dd62:	68f8      	ldr	r0, [r7, #12]
 800dd64:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800dd66:	2180      	movs	r1, #128	@ 0x80
 800dd68:	68f8      	ldr	r0, [r7, #12]
 800dd6a:	f001 f935 	bl	800efd8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800dd6e:	68f8      	ldr	r0, [r7, #12]
 800dd70:	f001 f814 	bl	800ed9c <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800dd74:	68fb      	ldr	r3, [r7, #12]
 800dd76:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d03a      	beq.n	800ddf4 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800dd7e:	68f8      	ldr	r0, [r7, #12]
 800dd80:	f7ff fe42 	bl	800da08 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800dd84:	68fb      	ldr	r3, [r7, #12]
 800dd86:	2200      	movs	r2, #0
 800dd88:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800dd8c:	e032      	b.n	800ddf4 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800dd8e:	7afb      	ldrb	r3, [r7, #11]
 800dd90:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800dd94:	b2db      	uxtb	r3, r3
 800dd96:	4619      	mov	r1, r3
 800dd98:	68f8      	ldr	r0, [r7, #12]
 800dd9a:	f000 f985 	bl	800e0a8 <USBD_CoreFindEP>
 800dd9e:	4603      	mov	r3, r0
 800dda0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800dda2:	7dfb      	ldrb	r3, [r7, #23]
 800dda4:	2bff      	cmp	r3, #255	@ 0xff
 800dda6:	d025      	beq.n	800ddf4 <USBD_LL_DataInStage+0x15a>
 800dda8:	7dfb      	ldrb	r3, [r7, #23]
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d122      	bne.n	800ddf4 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ddae:	68fb      	ldr	r3, [r7, #12]
 800ddb0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ddb4:	b2db      	uxtb	r3, r3
 800ddb6:	2b03      	cmp	r3, #3
 800ddb8:	d11c      	bne.n	800ddf4 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800ddba:	7dfa      	ldrb	r2, [r7, #23]
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	32ae      	adds	r2, #174	@ 0xae
 800ddc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ddc4:	695b      	ldr	r3, [r3, #20]
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d014      	beq.n	800ddf4 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800ddca:	7dfa      	ldrb	r2, [r7, #23]
 800ddcc:	68fb      	ldr	r3, [r7, #12]
 800ddce:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800ddd2:	7dfa      	ldrb	r2, [r7, #23]
 800ddd4:	68fb      	ldr	r3, [r7, #12]
 800ddd6:	32ae      	adds	r2, #174	@ 0xae
 800ddd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dddc:	695b      	ldr	r3, [r3, #20]
 800ddde:	7afa      	ldrb	r2, [r7, #11]
 800dde0:	4611      	mov	r1, r2
 800dde2:	68f8      	ldr	r0, [r7, #12]
 800dde4:	4798      	blx	r3
 800dde6:	4603      	mov	r3, r0
 800dde8:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800ddea:	7dbb      	ldrb	r3, [r7, #22]
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	d001      	beq.n	800ddf4 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800ddf0:	7dbb      	ldrb	r3, [r7, #22]
 800ddf2:	e000      	b.n	800ddf6 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800ddf4:	2300      	movs	r3, #0
}
 800ddf6:	4618      	mov	r0, r3
 800ddf8:	3718      	adds	r7, #24
 800ddfa:	46bd      	mov	sp, r7
 800ddfc:	bd80      	pop	{r7, pc}

0800ddfe <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800ddfe:	b580      	push	{r7, lr}
 800de00:	b084      	sub	sp, #16
 800de02:	af00      	add	r7, sp, #0
 800de04:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800de06:	2300      	movs	r3, #0
 800de08:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	2201      	movs	r2, #1
 800de0e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	2200      	movs	r2, #0
 800de16:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	2200      	movs	r2, #0
 800de1e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	2200      	movs	r2, #0
 800de24:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800de28:	687b      	ldr	r3, [r7, #4]
 800de2a:	2200      	movs	r2, #0
 800de2c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800de36:	2b00      	cmp	r3, #0
 800de38:	d014      	beq.n	800de64 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800de3a:	687b      	ldr	r3, [r7, #4]
 800de3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800de40:	685b      	ldr	r3, [r3, #4]
 800de42:	2b00      	cmp	r3, #0
 800de44:	d00e      	beq.n	800de64 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800de4c:	685b      	ldr	r3, [r3, #4]
 800de4e:	687a      	ldr	r2, [r7, #4]
 800de50:	6852      	ldr	r2, [r2, #4]
 800de52:	b2d2      	uxtb	r2, r2
 800de54:	4611      	mov	r1, r2
 800de56:	6878      	ldr	r0, [r7, #4]
 800de58:	4798      	blx	r3
 800de5a:	4603      	mov	r3, r0
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d001      	beq.n	800de64 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800de60:	2303      	movs	r3, #3
 800de62:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800de64:	2340      	movs	r3, #64	@ 0x40
 800de66:	2200      	movs	r2, #0
 800de68:	2100      	movs	r1, #0
 800de6a:	6878      	ldr	r0, [r7, #4]
 800de6c:	f001 f88e 	bl	800ef8c <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	2201      	movs	r2, #1
 800de74:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	2240      	movs	r2, #64	@ 0x40
 800de7c:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800de80:	2340      	movs	r3, #64	@ 0x40
 800de82:	2200      	movs	r2, #0
 800de84:	2180      	movs	r1, #128	@ 0x80
 800de86:	6878      	ldr	r0, [r7, #4]
 800de88:	f001 f880 	bl	800ef8c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	2201      	movs	r2, #1
 800de90:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800de92:	687b      	ldr	r3, [r7, #4]
 800de94:	2240      	movs	r2, #64	@ 0x40
 800de96:	621a      	str	r2, [r3, #32]

  return ret;
 800de98:	7bfb      	ldrb	r3, [r7, #15]
}
 800de9a:	4618      	mov	r0, r3
 800de9c:	3710      	adds	r7, #16
 800de9e:	46bd      	mov	sp, r7
 800dea0:	bd80      	pop	{r7, pc}

0800dea2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800dea2:	b480      	push	{r7}
 800dea4:	b083      	sub	sp, #12
 800dea6:	af00      	add	r7, sp, #0
 800dea8:	6078      	str	r0, [r7, #4]
 800deaa:	460b      	mov	r3, r1
 800deac:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	78fa      	ldrb	r2, [r7, #3]
 800deb2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800deb4:	2300      	movs	r3, #0
}
 800deb6:	4618      	mov	r0, r3
 800deb8:	370c      	adds	r7, #12
 800deba:	46bd      	mov	sp, r7
 800debc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dec0:	4770      	bx	lr

0800dec2 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800dec2:	b480      	push	{r7}
 800dec4:	b083      	sub	sp, #12
 800dec6:	af00      	add	r7, sp, #0
 800dec8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800deca:	687b      	ldr	r3, [r7, #4]
 800decc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ded0:	b2db      	uxtb	r3, r3
 800ded2:	2b04      	cmp	r3, #4
 800ded4:	d006      	beq.n	800dee4 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dedc:	b2da      	uxtb	r2, r3
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	2204      	movs	r2, #4
 800dee8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800deec:	2300      	movs	r3, #0
}
 800deee:	4618      	mov	r0, r3
 800def0:	370c      	adds	r7, #12
 800def2:	46bd      	mov	sp, r7
 800def4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800def8:	4770      	bx	lr

0800defa <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800defa:	b480      	push	{r7}
 800defc:	b083      	sub	sp, #12
 800defe:	af00      	add	r7, sp, #0
 800df00:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800df08:	b2db      	uxtb	r3, r3
 800df0a:	2b04      	cmp	r3, #4
 800df0c:	d106      	bne.n	800df1c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800df14:	b2da      	uxtb	r2, r3
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800df1c:	2300      	movs	r3, #0
}
 800df1e:	4618      	mov	r0, r3
 800df20:	370c      	adds	r7, #12
 800df22:	46bd      	mov	sp, r7
 800df24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df28:	4770      	bx	lr

0800df2a <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800df2a:	b580      	push	{r7, lr}
 800df2c:	b082      	sub	sp, #8
 800df2e:	af00      	add	r7, sp, #0
 800df30:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800df38:	b2db      	uxtb	r3, r3
 800df3a:	2b03      	cmp	r3, #3
 800df3c:	d110      	bne.n	800df60 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800df44:	2b00      	cmp	r3, #0
 800df46:	d00b      	beq.n	800df60 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800df48:	687b      	ldr	r3, [r7, #4]
 800df4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800df4e:	69db      	ldr	r3, [r3, #28]
 800df50:	2b00      	cmp	r3, #0
 800df52:	d005      	beq.n	800df60 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800df5a:	69db      	ldr	r3, [r3, #28]
 800df5c:	6878      	ldr	r0, [r7, #4]
 800df5e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800df60:	2300      	movs	r3, #0
}
 800df62:	4618      	mov	r0, r3
 800df64:	3708      	adds	r7, #8
 800df66:	46bd      	mov	sp, r7
 800df68:	bd80      	pop	{r7, pc}

0800df6a <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800df6a:	b580      	push	{r7, lr}
 800df6c:	b082      	sub	sp, #8
 800df6e:	af00      	add	r7, sp, #0
 800df70:	6078      	str	r0, [r7, #4]
 800df72:	460b      	mov	r3, r1
 800df74:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	32ae      	adds	r2, #174	@ 0xae
 800df80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df84:	2b00      	cmp	r3, #0
 800df86:	d101      	bne.n	800df8c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800df88:	2303      	movs	r3, #3
 800df8a:	e01c      	b.n	800dfc6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800df8c:	687b      	ldr	r3, [r7, #4]
 800df8e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800df92:	b2db      	uxtb	r3, r3
 800df94:	2b03      	cmp	r3, #3
 800df96:	d115      	bne.n	800dfc4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	32ae      	adds	r2, #174	@ 0xae
 800dfa2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dfa6:	6a1b      	ldr	r3, [r3, #32]
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d00b      	beq.n	800dfc4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	32ae      	adds	r2, #174	@ 0xae
 800dfb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dfba:	6a1b      	ldr	r3, [r3, #32]
 800dfbc:	78fa      	ldrb	r2, [r7, #3]
 800dfbe:	4611      	mov	r1, r2
 800dfc0:	6878      	ldr	r0, [r7, #4]
 800dfc2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800dfc4:	2300      	movs	r3, #0
}
 800dfc6:	4618      	mov	r0, r3
 800dfc8:	3708      	adds	r7, #8
 800dfca:	46bd      	mov	sp, r7
 800dfcc:	bd80      	pop	{r7, pc}

0800dfce <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800dfce:	b580      	push	{r7, lr}
 800dfd0:	b082      	sub	sp, #8
 800dfd2:	af00      	add	r7, sp, #0
 800dfd4:	6078      	str	r0, [r7, #4]
 800dfd6:	460b      	mov	r3, r1
 800dfd8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	32ae      	adds	r2, #174	@ 0xae
 800dfe4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dfe8:	2b00      	cmp	r3, #0
 800dfea:	d101      	bne.n	800dff0 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800dfec:	2303      	movs	r3, #3
 800dfee:	e01c      	b.n	800e02a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dff6:	b2db      	uxtb	r3, r3
 800dff8:	2b03      	cmp	r3, #3
 800dffa:	d115      	bne.n	800e028 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	32ae      	adds	r2, #174	@ 0xae
 800e006:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e00a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e00c:	2b00      	cmp	r3, #0
 800e00e:	d00b      	beq.n	800e028 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800e010:	687b      	ldr	r3, [r7, #4]
 800e012:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	32ae      	adds	r2, #174	@ 0xae
 800e01a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e01e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e020:	78fa      	ldrb	r2, [r7, #3]
 800e022:	4611      	mov	r1, r2
 800e024:	6878      	ldr	r0, [r7, #4]
 800e026:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e028:	2300      	movs	r3, #0
}
 800e02a:	4618      	mov	r0, r3
 800e02c:	3708      	adds	r7, #8
 800e02e:	46bd      	mov	sp, r7
 800e030:	bd80      	pop	{r7, pc}

0800e032 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800e032:	b480      	push	{r7}
 800e034:	b083      	sub	sp, #12
 800e036:	af00      	add	r7, sp, #0
 800e038:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e03a:	2300      	movs	r3, #0
}
 800e03c:	4618      	mov	r0, r3
 800e03e:	370c      	adds	r7, #12
 800e040:	46bd      	mov	sp, r7
 800e042:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e046:	4770      	bx	lr

0800e048 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800e048:	b580      	push	{r7, lr}
 800e04a:	b084      	sub	sp, #16
 800e04c:	af00      	add	r7, sp, #0
 800e04e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800e050:	2300      	movs	r3, #0
 800e052:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	2201      	movs	r2, #1
 800e058:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e062:	2b00      	cmp	r3, #0
 800e064:	d00e      	beq.n	800e084 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e06c:	685b      	ldr	r3, [r3, #4]
 800e06e:	687a      	ldr	r2, [r7, #4]
 800e070:	6852      	ldr	r2, [r2, #4]
 800e072:	b2d2      	uxtb	r2, r2
 800e074:	4611      	mov	r1, r2
 800e076:	6878      	ldr	r0, [r7, #4]
 800e078:	4798      	blx	r3
 800e07a:	4603      	mov	r3, r0
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d001      	beq.n	800e084 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800e080:	2303      	movs	r3, #3
 800e082:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e084:	7bfb      	ldrb	r3, [r7, #15]
}
 800e086:	4618      	mov	r0, r3
 800e088:	3710      	adds	r7, #16
 800e08a:	46bd      	mov	sp, r7
 800e08c:	bd80      	pop	{r7, pc}

0800e08e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800e08e:	b480      	push	{r7}
 800e090:	b083      	sub	sp, #12
 800e092:	af00      	add	r7, sp, #0
 800e094:	6078      	str	r0, [r7, #4]
 800e096:	460b      	mov	r3, r1
 800e098:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800e09a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800e09c:	4618      	mov	r0, r3
 800e09e:	370c      	adds	r7, #12
 800e0a0:	46bd      	mov	sp, r7
 800e0a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0a6:	4770      	bx	lr

0800e0a8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800e0a8:	b480      	push	{r7}
 800e0aa:	b083      	sub	sp, #12
 800e0ac:	af00      	add	r7, sp, #0
 800e0ae:	6078      	str	r0, [r7, #4]
 800e0b0:	460b      	mov	r3, r1
 800e0b2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800e0b4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800e0b6:	4618      	mov	r0, r3
 800e0b8:	370c      	adds	r7, #12
 800e0ba:	46bd      	mov	sp, r7
 800e0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0c0:	4770      	bx	lr

0800e0c2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800e0c2:	b480      	push	{r7}
 800e0c4:	b087      	sub	sp, #28
 800e0c6:	af00      	add	r7, sp, #0
 800e0c8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800e0ce:	697b      	ldr	r3, [r7, #20]
 800e0d0:	781b      	ldrb	r3, [r3, #0]
 800e0d2:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800e0d4:	697b      	ldr	r3, [r7, #20]
 800e0d6:	3301      	adds	r3, #1
 800e0d8:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800e0da:	697b      	ldr	r3, [r7, #20]
 800e0dc:	781b      	ldrb	r3, [r3, #0]
 800e0de:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800e0e0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800e0e4:	021b      	lsls	r3, r3, #8
 800e0e6:	b21a      	sxth	r2, r3
 800e0e8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e0ec:	4313      	orrs	r3, r2
 800e0ee:	b21b      	sxth	r3, r3
 800e0f0:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800e0f2:	89fb      	ldrh	r3, [r7, #14]
}
 800e0f4:	4618      	mov	r0, r3
 800e0f6:	371c      	adds	r7, #28
 800e0f8:	46bd      	mov	sp, r7
 800e0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0fe:	4770      	bx	lr

0800e100 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e100:	b580      	push	{r7, lr}
 800e102:	b084      	sub	sp, #16
 800e104:	af00      	add	r7, sp, #0
 800e106:	6078      	str	r0, [r7, #4]
 800e108:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e10a:	2300      	movs	r3, #0
 800e10c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e10e:	683b      	ldr	r3, [r7, #0]
 800e110:	781b      	ldrb	r3, [r3, #0]
 800e112:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e116:	2b40      	cmp	r3, #64	@ 0x40
 800e118:	d005      	beq.n	800e126 <USBD_StdDevReq+0x26>
 800e11a:	2b40      	cmp	r3, #64	@ 0x40
 800e11c:	d857      	bhi.n	800e1ce <USBD_StdDevReq+0xce>
 800e11e:	2b00      	cmp	r3, #0
 800e120:	d00f      	beq.n	800e142 <USBD_StdDevReq+0x42>
 800e122:	2b20      	cmp	r3, #32
 800e124:	d153      	bne.n	800e1ce <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	32ae      	adds	r2, #174	@ 0xae
 800e130:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e134:	689b      	ldr	r3, [r3, #8]
 800e136:	6839      	ldr	r1, [r7, #0]
 800e138:	6878      	ldr	r0, [r7, #4]
 800e13a:	4798      	blx	r3
 800e13c:	4603      	mov	r3, r0
 800e13e:	73fb      	strb	r3, [r7, #15]
      break;
 800e140:	e04a      	b.n	800e1d8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e142:	683b      	ldr	r3, [r7, #0]
 800e144:	785b      	ldrb	r3, [r3, #1]
 800e146:	2b09      	cmp	r3, #9
 800e148:	d83b      	bhi.n	800e1c2 <USBD_StdDevReq+0xc2>
 800e14a:	a201      	add	r2, pc, #4	@ (adr r2, 800e150 <USBD_StdDevReq+0x50>)
 800e14c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e150:	0800e1a5 	.word	0x0800e1a5
 800e154:	0800e1b9 	.word	0x0800e1b9
 800e158:	0800e1c3 	.word	0x0800e1c3
 800e15c:	0800e1af 	.word	0x0800e1af
 800e160:	0800e1c3 	.word	0x0800e1c3
 800e164:	0800e183 	.word	0x0800e183
 800e168:	0800e179 	.word	0x0800e179
 800e16c:	0800e1c3 	.word	0x0800e1c3
 800e170:	0800e19b 	.word	0x0800e19b
 800e174:	0800e18d 	.word	0x0800e18d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800e178:	6839      	ldr	r1, [r7, #0]
 800e17a:	6878      	ldr	r0, [r7, #4]
 800e17c:	f000 fa3c 	bl	800e5f8 <USBD_GetDescriptor>
          break;
 800e180:	e024      	b.n	800e1cc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800e182:	6839      	ldr	r1, [r7, #0]
 800e184:	6878      	ldr	r0, [r7, #4]
 800e186:	f000 fbcb 	bl	800e920 <USBD_SetAddress>
          break;
 800e18a:	e01f      	b.n	800e1cc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800e18c:	6839      	ldr	r1, [r7, #0]
 800e18e:	6878      	ldr	r0, [r7, #4]
 800e190:	f000 fc0a 	bl	800e9a8 <USBD_SetConfig>
 800e194:	4603      	mov	r3, r0
 800e196:	73fb      	strb	r3, [r7, #15]
          break;
 800e198:	e018      	b.n	800e1cc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800e19a:	6839      	ldr	r1, [r7, #0]
 800e19c:	6878      	ldr	r0, [r7, #4]
 800e19e:	f000 fcad 	bl	800eafc <USBD_GetConfig>
          break;
 800e1a2:	e013      	b.n	800e1cc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800e1a4:	6839      	ldr	r1, [r7, #0]
 800e1a6:	6878      	ldr	r0, [r7, #4]
 800e1a8:	f000 fcde 	bl	800eb68 <USBD_GetStatus>
          break;
 800e1ac:	e00e      	b.n	800e1cc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800e1ae:	6839      	ldr	r1, [r7, #0]
 800e1b0:	6878      	ldr	r0, [r7, #4]
 800e1b2:	f000 fd0d 	bl	800ebd0 <USBD_SetFeature>
          break;
 800e1b6:	e009      	b.n	800e1cc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800e1b8:	6839      	ldr	r1, [r7, #0]
 800e1ba:	6878      	ldr	r0, [r7, #4]
 800e1bc:	f000 fd31 	bl	800ec22 <USBD_ClrFeature>
          break;
 800e1c0:	e004      	b.n	800e1cc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800e1c2:	6839      	ldr	r1, [r7, #0]
 800e1c4:	6878      	ldr	r0, [r7, #4]
 800e1c6:	f000 fd88 	bl	800ecda <USBD_CtlError>
          break;
 800e1ca:	bf00      	nop
      }
      break;
 800e1cc:	e004      	b.n	800e1d8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800e1ce:	6839      	ldr	r1, [r7, #0]
 800e1d0:	6878      	ldr	r0, [r7, #4]
 800e1d2:	f000 fd82 	bl	800ecda <USBD_CtlError>
      break;
 800e1d6:	bf00      	nop
  }

  return ret;
 800e1d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e1da:	4618      	mov	r0, r3
 800e1dc:	3710      	adds	r7, #16
 800e1de:	46bd      	mov	sp, r7
 800e1e0:	bd80      	pop	{r7, pc}
 800e1e2:	bf00      	nop

0800e1e4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e1e4:	b580      	push	{r7, lr}
 800e1e6:	b084      	sub	sp, #16
 800e1e8:	af00      	add	r7, sp, #0
 800e1ea:	6078      	str	r0, [r7, #4]
 800e1ec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e1ee:	2300      	movs	r3, #0
 800e1f0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e1f2:	683b      	ldr	r3, [r7, #0]
 800e1f4:	781b      	ldrb	r3, [r3, #0]
 800e1f6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e1fa:	2b40      	cmp	r3, #64	@ 0x40
 800e1fc:	d005      	beq.n	800e20a <USBD_StdItfReq+0x26>
 800e1fe:	2b40      	cmp	r3, #64	@ 0x40
 800e200:	d852      	bhi.n	800e2a8 <USBD_StdItfReq+0xc4>
 800e202:	2b00      	cmp	r3, #0
 800e204:	d001      	beq.n	800e20a <USBD_StdItfReq+0x26>
 800e206:	2b20      	cmp	r3, #32
 800e208:	d14e      	bne.n	800e2a8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e210:	b2db      	uxtb	r3, r3
 800e212:	3b01      	subs	r3, #1
 800e214:	2b02      	cmp	r3, #2
 800e216:	d840      	bhi.n	800e29a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800e218:	683b      	ldr	r3, [r7, #0]
 800e21a:	889b      	ldrh	r3, [r3, #4]
 800e21c:	b2db      	uxtb	r3, r3
 800e21e:	2b01      	cmp	r3, #1
 800e220:	d836      	bhi.n	800e290 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800e222:	683b      	ldr	r3, [r7, #0]
 800e224:	889b      	ldrh	r3, [r3, #4]
 800e226:	b2db      	uxtb	r3, r3
 800e228:	4619      	mov	r1, r3
 800e22a:	6878      	ldr	r0, [r7, #4]
 800e22c:	f7ff ff2f 	bl	800e08e <USBD_CoreFindIF>
 800e230:	4603      	mov	r3, r0
 800e232:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e234:	7bbb      	ldrb	r3, [r7, #14]
 800e236:	2bff      	cmp	r3, #255	@ 0xff
 800e238:	d01d      	beq.n	800e276 <USBD_StdItfReq+0x92>
 800e23a:	7bbb      	ldrb	r3, [r7, #14]
 800e23c:	2b00      	cmp	r3, #0
 800e23e:	d11a      	bne.n	800e276 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800e240:	7bba      	ldrb	r2, [r7, #14]
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	32ae      	adds	r2, #174	@ 0xae
 800e246:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e24a:	689b      	ldr	r3, [r3, #8]
 800e24c:	2b00      	cmp	r3, #0
 800e24e:	d00f      	beq.n	800e270 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800e250:	7bba      	ldrb	r2, [r7, #14]
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800e258:	7bba      	ldrb	r2, [r7, #14]
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	32ae      	adds	r2, #174	@ 0xae
 800e25e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e262:	689b      	ldr	r3, [r3, #8]
 800e264:	6839      	ldr	r1, [r7, #0]
 800e266:	6878      	ldr	r0, [r7, #4]
 800e268:	4798      	blx	r3
 800e26a:	4603      	mov	r3, r0
 800e26c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800e26e:	e004      	b.n	800e27a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800e270:	2303      	movs	r3, #3
 800e272:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800e274:	e001      	b.n	800e27a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800e276:	2303      	movs	r3, #3
 800e278:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800e27a:	683b      	ldr	r3, [r7, #0]
 800e27c:	88db      	ldrh	r3, [r3, #6]
 800e27e:	2b00      	cmp	r3, #0
 800e280:	d110      	bne.n	800e2a4 <USBD_StdItfReq+0xc0>
 800e282:	7bfb      	ldrb	r3, [r7, #15]
 800e284:	2b00      	cmp	r3, #0
 800e286:	d10d      	bne.n	800e2a4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800e288:	6878      	ldr	r0, [r7, #4]
 800e28a:	f000 fd74 	bl	800ed76 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800e28e:	e009      	b.n	800e2a4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800e290:	6839      	ldr	r1, [r7, #0]
 800e292:	6878      	ldr	r0, [r7, #4]
 800e294:	f000 fd21 	bl	800ecda <USBD_CtlError>
          break;
 800e298:	e004      	b.n	800e2a4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800e29a:	6839      	ldr	r1, [r7, #0]
 800e29c:	6878      	ldr	r0, [r7, #4]
 800e29e:	f000 fd1c 	bl	800ecda <USBD_CtlError>
          break;
 800e2a2:	e000      	b.n	800e2a6 <USBD_StdItfReq+0xc2>
          break;
 800e2a4:	bf00      	nop
      }
      break;
 800e2a6:	e004      	b.n	800e2b2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800e2a8:	6839      	ldr	r1, [r7, #0]
 800e2aa:	6878      	ldr	r0, [r7, #4]
 800e2ac:	f000 fd15 	bl	800ecda <USBD_CtlError>
      break;
 800e2b0:	bf00      	nop
  }

  return ret;
 800e2b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e2b4:	4618      	mov	r0, r3
 800e2b6:	3710      	adds	r7, #16
 800e2b8:	46bd      	mov	sp, r7
 800e2ba:	bd80      	pop	{r7, pc}

0800e2bc <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e2bc:	b580      	push	{r7, lr}
 800e2be:	b084      	sub	sp, #16
 800e2c0:	af00      	add	r7, sp, #0
 800e2c2:	6078      	str	r0, [r7, #4]
 800e2c4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800e2c6:	2300      	movs	r3, #0
 800e2c8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800e2ca:	683b      	ldr	r3, [r7, #0]
 800e2cc:	889b      	ldrh	r3, [r3, #4]
 800e2ce:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e2d0:	683b      	ldr	r3, [r7, #0]
 800e2d2:	781b      	ldrb	r3, [r3, #0]
 800e2d4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e2d8:	2b40      	cmp	r3, #64	@ 0x40
 800e2da:	d007      	beq.n	800e2ec <USBD_StdEPReq+0x30>
 800e2dc:	2b40      	cmp	r3, #64	@ 0x40
 800e2de:	f200 817f 	bhi.w	800e5e0 <USBD_StdEPReq+0x324>
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d02a      	beq.n	800e33c <USBD_StdEPReq+0x80>
 800e2e6:	2b20      	cmp	r3, #32
 800e2e8:	f040 817a 	bne.w	800e5e0 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800e2ec:	7bbb      	ldrb	r3, [r7, #14]
 800e2ee:	4619      	mov	r1, r3
 800e2f0:	6878      	ldr	r0, [r7, #4]
 800e2f2:	f7ff fed9 	bl	800e0a8 <USBD_CoreFindEP>
 800e2f6:	4603      	mov	r3, r0
 800e2f8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e2fa:	7b7b      	ldrb	r3, [r7, #13]
 800e2fc:	2bff      	cmp	r3, #255	@ 0xff
 800e2fe:	f000 8174 	beq.w	800e5ea <USBD_StdEPReq+0x32e>
 800e302:	7b7b      	ldrb	r3, [r7, #13]
 800e304:	2b00      	cmp	r3, #0
 800e306:	f040 8170 	bne.w	800e5ea <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800e30a:	7b7a      	ldrb	r2, [r7, #13]
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800e312:	7b7a      	ldrb	r2, [r7, #13]
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	32ae      	adds	r2, #174	@ 0xae
 800e318:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e31c:	689b      	ldr	r3, [r3, #8]
 800e31e:	2b00      	cmp	r3, #0
 800e320:	f000 8163 	beq.w	800e5ea <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800e324:	7b7a      	ldrb	r2, [r7, #13]
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	32ae      	adds	r2, #174	@ 0xae
 800e32a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e32e:	689b      	ldr	r3, [r3, #8]
 800e330:	6839      	ldr	r1, [r7, #0]
 800e332:	6878      	ldr	r0, [r7, #4]
 800e334:	4798      	blx	r3
 800e336:	4603      	mov	r3, r0
 800e338:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800e33a:	e156      	b.n	800e5ea <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e33c:	683b      	ldr	r3, [r7, #0]
 800e33e:	785b      	ldrb	r3, [r3, #1]
 800e340:	2b03      	cmp	r3, #3
 800e342:	d008      	beq.n	800e356 <USBD_StdEPReq+0x9a>
 800e344:	2b03      	cmp	r3, #3
 800e346:	f300 8145 	bgt.w	800e5d4 <USBD_StdEPReq+0x318>
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	f000 809b 	beq.w	800e486 <USBD_StdEPReq+0x1ca>
 800e350:	2b01      	cmp	r3, #1
 800e352:	d03c      	beq.n	800e3ce <USBD_StdEPReq+0x112>
 800e354:	e13e      	b.n	800e5d4 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e35c:	b2db      	uxtb	r3, r3
 800e35e:	2b02      	cmp	r3, #2
 800e360:	d002      	beq.n	800e368 <USBD_StdEPReq+0xac>
 800e362:	2b03      	cmp	r3, #3
 800e364:	d016      	beq.n	800e394 <USBD_StdEPReq+0xd8>
 800e366:	e02c      	b.n	800e3c2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e368:	7bbb      	ldrb	r3, [r7, #14]
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	d00d      	beq.n	800e38a <USBD_StdEPReq+0xce>
 800e36e:	7bbb      	ldrb	r3, [r7, #14]
 800e370:	2b80      	cmp	r3, #128	@ 0x80
 800e372:	d00a      	beq.n	800e38a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e374:	7bbb      	ldrb	r3, [r7, #14]
 800e376:	4619      	mov	r1, r3
 800e378:	6878      	ldr	r0, [r7, #4]
 800e37a:	f000 fe2d 	bl	800efd8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e37e:	2180      	movs	r1, #128	@ 0x80
 800e380:	6878      	ldr	r0, [r7, #4]
 800e382:	f000 fe29 	bl	800efd8 <USBD_LL_StallEP>
 800e386:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e388:	e020      	b.n	800e3cc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800e38a:	6839      	ldr	r1, [r7, #0]
 800e38c:	6878      	ldr	r0, [r7, #4]
 800e38e:	f000 fca4 	bl	800ecda <USBD_CtlError>
              break;
 800e392:	e01b      	b.n	800e3cc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e394:	683b      	ldr	r3, [r7, #0]
 800e396:	885b      	ldrh	r3, [r3, #2]
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d10e      	bne.n	800e3ba <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e39c:	7bbb      	ldrb	r3, [r7, #14]
 800e39e:	2b00      	cmp	r3, #0
 800e3a0:	d00b      	beq.n	800e3ba <USBD_StdEPReq+0xfe>
 800e3a2:	7bbb      	ldrb	r3, [r7, #14]
 800e3a4:	2b80      	cmp	r3, #128	@ 0x80
 800e3a6:	d008      	beq.n	800e3ba <USBD_StdEPReq+0xfe>
 800e3a8:	683b      	ldr	r3, [r7, #0]
 800e3aa:	88db      	ldrh	r3, [r3, #6]
 800e3ac:	2b00      	cmp	r3, #0
 800e3ae:	d104      	bne.n	800e3ba <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800e3b0:	7bbb      	ldrb	r3, [r7, #14]
 800e3b2:	4619      	mov	r1, r3
 800e3b4:	6878      	ldr	r0, [r7, #4]
 800e3b6:	f000 fe0f 	bl	800efd8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800e3ba:	6878      	ldr	r0, [r7, #4]
 800e3bc:	f000 fcdb 	bl	800ed76 <USBD_CtlSendStatus>

              break;
 800e3c0:	e004      	b.n	800e3cc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800e3c2:	6839      	ldr	r1, [r7, #0]
 800e3c4:	6878      	ldr	r0, [r7, #4]
 800e3c6:	f000 fc88 	bl	800ecda <USBD_CtlError>
              break;
 800e3ca:	bf00      	nop
          }
          break;
 800e3cc:	e107      	b.n	800e5de <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e3d4:	b2db      	uxtb	r3, r3
 800e3d6:	2b02      	cmp	r3, #2
 800e3d8:	d002      	beq.n	800e3e0 <USBD_StdEPReq+0x124>
 800e3da:	2b03      	cmp	r3, #3
 800e3dc:	d016      	beq.n	800e40c <USBD_StdEPReq+0x150>
 800e3de:	e04b      	b.n	800e478 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e3e0:	7bbb      	ldrb	r3, [r7, #14]
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d00d      	beq.n	800e402 <USBD_StdEPReq+0x146>
 800e3e6:	7bbb      	ldrb	r3, [r7, #14]
 800e3e8:	2b80      	cmp	r3, #128	@ 0x80
 800e3ea:	d00a      	beq.n	800e402 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e3ec:	7bbb      	ldrb	r3, [r7, #14]
 800e3ee:	4619      	mov	r1, r3
 800e3f0:	6878      	ldr	r0, [r7, #4]
 800e3f2:	f000 fdf1 	bl	800efd8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e3f6:	2180      	movs	r1, #128	@ 0x80
 800e3f8:	6878      	ldr	r0, [r7, #4]
 800e3fa:	f000 fded 	bl	800efd8 <USBD_LL_StallEP>
 800e3fe:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e400:	e040      	b.n	800e484 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800e402:	6839      	ldr	r1, [r7, #0]
 800e404:	6878      	ldr	r0, [r7, #4]
 800e406:	f000 fc68 	bl	800ecda <USBD_CtlError>
              break;
 800e40a:	e03b      	b.n	800e484 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e40c:	683b      	ldr	r3, [r7, #0]
 800e40e:	885b      	ldrh	r3, [r3, #2]
 800e410:	2b00      	cmp	r3, #0
 800e412:	d136      	bne.n	800e482 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800e414:	7bbb      	ldrb	r3, [r7, #14]
 800e416:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d004      	beq.n	800e428 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800e41e:	7bbb      	ldrb	r3, [r7, #14]
 800e420:	4619      	mov	r1, r3
 800e422:	6878      	ldr	r0, [r7, #4]
 800e424:	f000 fdf7 	bl	800f016 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800e428:	6878      	ldr	r0, [r7, #4]
 800e42a:	f000 fca4 	bl	800ed76 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800e42e:	7bbb      	ldrb	r3, [r7, #14]
 800e430:	4619      	mov	r1, r3
 800e432:	6878      	ldr	r0, [r7, #4]
 800e434:	f7ff fe38 	bl	800e0a8 <USBD_CoreFindEP>
 800e438:	4603      	mov	r3, r0
 800e43a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e43c:	7b7b      	ldrb	r3, [r7, #13]
 800e43e:	2bff      	cmp	r3, #255	@ 0xff
 800e440:	d01f      	beq.n	800e482 <USBD_StdEPReq+0x1c6>
 800e442:	7b7b      	ldrb	r3, [r7, #13]
 800e444:	2b00      	cmp	r3, #0
 800e446:	d11c      	bne.n	800e482 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800e448:	7b7a      	ldrb	r2, [r7, #13]
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800e450:	7b7a      	ldrb	r2, [r7, #13]
 800e452:	687b      	ldr	r3, [r7, #4]
 800e454:	32ae      	adds	r2, #174	@ 0xae
 800e456:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e45a:	689b      	ldr	r3, [r3, #8]
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d010      	beq.n	800e482 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800e460:	7b7a      	ldrb	r2, [r7, #13]
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	32ae      	adds	r2, #174	@ 0xae
 800e466:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e46a:	689b      	ldr	r3, [r3, #8]
 800e46c:	6839      	ldr	r1, [r7, #0]
 800e46e:	6878      	ldr	r0, [r7, #4]
 800e470:	4798      	blx	r3
 800e472:	4603      	mov	r3, r0
 800e474:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800e476:	e004      	b.n	800e482 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800e478:	6839      	ldr	r1, [r7, #0]
 800e47a:	6878      	ldr	r0, [r7, #4]
 800e47c:	f000 fc2d 	bl	800ecda <USBD_CtlError>
              break;
 800e480:	e000      	b.n	800e484 <USBD_StdEPReq+0x1c8>
              break;
 800e482:	bf00      	nop
          }
          break;
 800e484:	e0ab      	b.n	800e5de <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e48c:	b2db      	uxtb	r3, r3
 800e48e:	2b02      	cmp	r3, #2
 800e490:	d002      	beq.n	800e498 <USBD_StdEPReq+0x1dc>
 800e492:	2b03      	cmp	r3, #3
 800e494:	d032      	beq.n	800e4fc <USBD_StdEPReq+0x240>
 800e496:	e097      	b.n	800e5c8 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e498:	7bbb      	ldrb	r3, [r7, #14]
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d007      	beq.n	800e4ae <USBD_StdEPReq+0x1f2>
 800e49e:	7bbb      	ldrb	r3, [r7, #14]
 800e4a0:	2b80      	cmp	r3, #128	@ 0x80
 800e4a2:	d004      	beq.n	800e4ae <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800e4a4:	6839      	ldr	r1, [r7, #0]
 800e4a6:	6878      	ldr	r0, [r7, #4]
 800e4a8:	f000 fc17 	bl	800ecda <USBD_CtlError>
                break;
 800e4ac:	e091      	b.n	800e5d2 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e4ae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	da0b      	bge.n	800e4ce <USBD_StdEPReq+0x212>
 800e4b6:	7bbb      	ldrb	r3, [r7, #14]
 800e4b8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e4bc:	4613      	mov	r3, r2
 800e4be:	009b      	lsls	r3, r3, #2
 800e4c0:	4413      	add	r3, r2
 800e4c2:	009b      	lsls	r3, r3, #2
 800e4c4:	3310      	adds	r3, #16
 800e4c6:	687a      	ldr	r2, [r7, #4]
 800e4c8:	4413      	add	r3, r2
 800e4ca:	3304      	adds	r3, #4
 800e4cc:	e00b      	b.n	800e4e6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e4ce:	7bbb      	ldrb	r3, [r7, #14]
 800e4d0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e4d4:	4613      	mov	r3, r2
 800e4d6:	009b      	lsls	r3, r3, #2
 800e4d8:	4413      	add	r3, r2
 800e4da:	009b      	lsls	r3, r3, #2
 800e4dc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e4e0:	687a      	ldr	r2, [r7, #4]
 800e4e2:	4413      	add	r3, r2
 800e4e4:	3304      	adds	r3, #4
 800e4e6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800e4e8:	68bb      	ldr	r3, [r7, #8]
 800e4ea:	2200      	movs	r2, #0
 800e4ec:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e4ee:	68bb      	ldr	r3, [r7, #8]
 800e4f0:	2202      	movs	r2, #2
 800e4f2:	4619      	mov	r1, r3
 800e4f4:	6878      	ldr	r0, [r7, #4]
 800e4f6:	f000 fc01 	bl	800ecfc <USBD_CtlSendData>
              break;
 800e4fa:	e06a      	b.n	800e5d2 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800e4fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e500:	2b00      	cmp	r3, #0
 800e502:	da11      	bge.n	800e528 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e504:	7bbb      	ldrb	r3, [r7, #14]
 800e506:	f003 020f 	and.w	r2, r3, #15
 800e50a:	6879      	ldr	r1, [r7, #4]
 800e50c:	4613      	mov	r3, r2
 800e50e:	009b      	lsls	r3, r3, #2
 800e510:	4413      	add	r3, r2
 800e512:	009b      	lsls	r3, r3, #2
 800e514:	440b      	add	r3, r1
 800e516:	3324      	adds	r3, #36	@ 0x24
 800e518:	881b      	ldrh	r3, [r3, #0]
 800e51a:	2b00      	cmp	r3, #0
 800e51c:	d117      	bne.n	800e54e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800e51e:	6839      	ldr	r1, [r7, #0]
 800e520:	6878      	ldr	r0, [r7, #4]
 800e522:	f000 fbda 	bl	800ecda <USBD_CtlError>
                  break;
 800e526:	e054      	b.n	800e5d2 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e528:	7bbb      	ldrb	r3, [r7, #14]
 800e52a:	f003 020f 	and.w	r2, r3, #15
 800e52e:	6879      	ldr	r1, [r7, #4]
 800e530:	4613      	mov	r3, r2
 800e532:	009b      	lsls	r3, r3, #2
 800e534:	4413      	add	r3, r2
 800e536:	009b      	lsls	r3, r3, #2
 800e538:	440b      	add	r3, r1
 800e53a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800e53e:	881b      	ldrh	r3, [r3, #0]
 800e540:	2b00      	cmp	r3, #0
 800e542:	d104      	bne.n	800e54e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800e544:	6839      	ldr	r1, [r7, #0]
 800e546:	6878      	ldr	r0, [r7, #4]
 800e548:	f000 fbc7 	bl	800ecda <USBD_CtlError>
                  break;
 800e54c:	e041      	b.n	800e5d2 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e54e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e552:	2b00      	cmp	r3, #0
 800e554:	da0b      	bge.n	800e56e <USBD_StdEPReq+0x2b2>
 800e556:	7bbb      	ldrb	r3, [r7, #14]
 800e558:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e55c:	4613      	mov	r3, r2
 800e55e:	009b      	lsls	r3, r3, #2
 800e560:	4413      	add	r3, r2
 800e562:	009b      	lsls	r3, r3, #2
 800e564:	3310      	adds	r3, #16
 800e566:	687a      	ldr	r2, [r7, #4]
 800e568:	4413      	add	r3, r2
 800e56a:	3304      	adds	r3, #4
 800e56c:	e00b      	b.n	800e586 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e56e:	7bbb      	ldrb	r3, [r7, #14]
 800e570:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e574:	4613      	mov	r3, r2
 800e576:	009b      	lsls	r3, r3, #2
 800e578:	4413      	add	r3, r2
 800e57a:	009b      	lsls	r3, r3, #2
 800e57c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e580:	687a      	ldr	r2, [r7, #4]
 800e582:	4413      	add	r3, r2
 800e584:	3304      	adds	r3, #4
 800e586:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e588:	7bbb      	ldrb	r3, [r7, #14]
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	d002      	beq.n	800e594 <USBD_StdEPReq+0x2d8>
 800e58e:	7bbb      	ldrb	r3, [r7, #14]
 800e590:	2b80      	cmp	r3, #128	@ 0x80
 800e592:	d103      	bne.n	800e59c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800e594:	68bb      	ldr	r3, [r7, #8]
 800e596:	2200      	movs	r2, #0
 800e598:	601a      	str	r2, [r3, #0]
 800e59a:	e00e      	b.n	800e5ba <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800e59c:	7bbb      	ldrb	r3, [r7, #14]
 800e59e:	4619      	mov	r1, r3
 800e5a0:	6878      	ldr	r0, [r7, #4]
 800e5a2:	f000 fd57 	bl	800f054 <USBD_LL_IsStallEP>
 800e5a6:	4603      	mov	r3, r0
 800e5a8:	2b00      	cmp	r3, #0
 800e5aa:	d003      	beq.n	800e5b4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800e5ac:	68bb      	ldr	r3, [r7, #8]
 800e5ae:	2201      	movs	r2, #1
 800e5b0:	601a      	str	r2, [r3, #0]
 800e5b2:	e002      	b.n	800e5ba <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800e5b4:	68bb      	ldr	r3, [r7, #8]
 800e5b6:	2200      	movs	r2, #0
 800e5b8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e5ba:	68bb      	ldr	r3, [r7, #8]
 800e5bc:	2202      	movs	r2, #2
 800e5be:	4619      	mov	r1, r3
 800e5c0:	6878      	ldr	r0, [r7, #4]
 800e5c2:	f000 fb9b 	bl	800ecfc <USBD_CtlSendData>
              break;
 800e5c6:	e004      	b.n	800e5d2 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800e5c8:	6839      	ldr	r1, [r7, #0]
 800e5ca:	6878      	ldr	r0, [r7, #4]
 800e5cc:	f000 fb85 	bl	800ecda <USBD_CtlError>
              break;
 800e5d0:	bf00      	nop
          }
          break;
 800e5d2:	e004      	b.n	800e5de <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800e5d4:	6839      	ldr	r1, [r7, #0]
 800e5d6:	6878      	ldr	r0, [r7, #4]
 800e5d8:	f000 fb7f 	bl	800ecda <USBD_CtlError>
          break;
 800e5dc:	bf00      	nop
      }
      break;
 800e5de:	e005      	b.n	800e5ec <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800e5e0:	6839      	ldr	r1, [r7, #0]
 800e5e2:	6878      	ldr	r0, [r7, #4]
 800e5e4:	f000 fb79 	bl	800ecda <USBD_CtlError>
      break;
 800e5e8:	e000      	b.n	800e5ec <USBD_StdEPReq+0x330>
      break;
 800e5ea:	bf00      	nop
  }

  return ret;
 800e5ec:	7bfb      	ldrb	r3, [r7, #15]
}
 800e5ee:	4618      	mov	r0, r3
 800e5f0:	3710      	adds	r7, #16
 800e5f2:	46bd      	mov	sp, r7
 800e5f4:	bd80      	pop	{r7, pc}
	...

0800e5f8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e5f8:	b580      	push	{r7, lr}
 800e5fa:	b084      	sub	sp, #16
 800e5fc:	af00      	add	r7, sp, #0
 800e5fe:	6078      	str	r0, [r7, #4]
 800e600:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e602:	2300      	movs	r3, #0
 800e604:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800e606:	2300      	movs	r3, #0
 800e608:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800e60a:	2300      	movs	r3, #0
 800e60c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800e60e:	683b      	ldr	r3, [r7, #0]
 800e610:	885b      	ldrh	r3, [r3, #2]
 800e612:	0a1b      	lsrs	r3, r3, #8
 800e614:	b29b      	uxth	r3, r3
 800e616:	3b01      	subs	r3, #1
 800e618:	2b0e      	cmp	r3, #14
 800e61a:	f200 8152 	bhi.w	800e8c2 <USBD_GetDescriptor+0x2ca>
 800e61e:	a201      	add	r2, pc, #4	@ (adr r2, 800e624 <USBD_GetDescriptor+0x2c>)
 800e620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e624:	0800e695 	.word	0x0800e695
 800e628:	0800e6ad 	.word	0x0800e6ad
 800e62c:	0800e6ed 	.word	0x0800e6ed
 800e630:	0800e8c3 	.word	0x0800e8c3
 800e634:	0800e8c3 	.word	0x0800e8c3
 800e638:	0800e863 	.word	0x0800e863
 800e63c:	0800e88f 	.word	0x0800e88f
 800e640:	0800e8c3 	.word	0x0800e8c3
 800e644:	0800e8c3 	.word	0x0800e8c3
 800e648:	0800e8c3 	.word	0x0800e8c3
 800e64c:	0800e8c3 	.word	0x0800e8c3
 800e650:	0800e8c3 	.word	0x0800e8c3
 800e654:	0800e8c3 	.word	0x0800e8c3
 800e658:	0800e8c3 	.word	0x0800e8c3
 800e65c:	0800e661 	.word	0x0800e661
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e666:	69db      	ldr	r3, [r3, #28]
 800e668:	2b00      	cmp	r3, #0
 800e66a:	d00b      	beq.n	800e684 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e672:	69db      	ldr	r3, [r3, #28]
 800e674:	687a      	ldr	r2, [r7, #4]
 800e676:	7c12      	ldrb	r2, [r2, #16]
 800e678:	f107 0108 	add.w	r1, r7, #8
 800e67c:	4610      	mov	r0, r2
 800e67e:	4798      	blx	r3
 800e680:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e682:	e126      	b.n	800e8d2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e684:	6839      	ldr	r1, [r7, #0]
 800e686:	6878      	ldr	r0, [r7, #4]
 800e688:	f000 fb27 	bl	800ecda <USBD_CtlError>
        err++;
 800e68c:	7afb      	ldrb	r3, [r7, #11]
 800e68e:	3301      	adds	r3, #1
 800e690:	72fb      	strb	r3, [r7, #11]
      break;
 800e692:	e11e      	b.n	800e8d2 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e69a:	681b      	ldr	r3, [r3, #0]
 800e69c:	687a      	ldr	r2, [r7, #4]
 800e69e:	7c12      	ldrb	r2, [r2, #16]
 800e6a0:	f107 0108 	add.w	r1, r7, #8
 800e6a4:	4610      	mov	r0, r2
 800e6a6:	4798      	blx	r3
 800e6a8:	60f8      	str	r0, [r7, #12]
      break;
 800e6aa:	e112      	b.n	800e8d2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	7c1b      	ldrb	r3, [r3, #16]
 800e6b0:	2b00      	cmp	r3, #0
 800e6b2:	d10d      	bne.n	800e6d0 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e6ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e6bc:	f107 0208 	add.w	r2, r7, #8
 800e6c0:	4610      	mov	r0, r2
 800e6c2:	4798      	blx	r3
 800e6c4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e6c6:	68fb      	ldr	r3, [r7, #12]
 800e6c8:	3301      	adds	r3, #1
 800e6ca:	2202      	movs	r2, #2
 800e6cc:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800e6ce:	e100      	b.n	800e8d2 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e6d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6d8:	f107 0208 	add.w	r2, r7, #8
 800e6dc:	4610      	mov	r0, r2
 800e6de:	4798      	blx	r3
 800e6e0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e6e2:	68fb      	ldr	r3, [r7, #12]
 800e6e4:	3301      	adds	r3, #1
 800e6e6:	2202      	movs	r2, #2
 800e6e8:	701a      	strb	r2, [r3, #0]
      break;
 800e6ea:	e0f2      	b.n	800e8d2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800e6ec:	683b      	ldr	r3, [r7, #0]
 800e6ee:	885b      	ldrh	r3, [r3, #2]
 800e6f0:	b2db      	uxtb	r3, r3
 800e6f2:	2b05      	cmp	r3, #5
 800e6f4:	f200 80ac 	bhi.w	800e850 <USBD_GetDescriptor+0x258>
 800e6f8:	a201      	add	r2, pc, #4	@ (adr r2, 800e700 <USBD_GetDescriptor+0x108>)
 800e6fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6fe:	bf00      	nop
 800e700:	0800e719 	.word	0x0800e719
 800e704:	0800e74d 	.word	0x0800e74d
 800e708:	0800e781 	.word	0x0800e781
 800e70c:	0800e7b5 	.word	0x0800e7b5
 800e710:	0800e7e9 	.word	0x0800e7e9
 800e714:	0800e81d 	.word	0x0800e81d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e71e:	685b      	ldr	r3, [r3, #4]
 800e720:	2b00      	cmp	r3, #0
 800e722:	d00b      	beq.n	800e73c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e72a:	685b      	ldr	r3, [r3, #4]
 800e72c:	687a      	ldr	r2, [r7, #4]
 800e72e:	7c12      	ldrb	r2, [r2, #16]
 800e730:	f107 0108 	add.w	r1, r7, #8
 800e734:	4610      	mov	r0, r2
 800e736:	4798      	blx	r3
 800e738:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e73a:	e091      	b.n	800e860 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e73c:	6839      	ldr	r1, [r7, #0]
 800e73e:	6878      	ldr	r0, [r7, #4]
 800e740:	f000 facb 	bl	800ecda <USBD_CtlError>
            err++;
 800e744:	7afb      	ldrb	r3, [r7, #11]
 800e746:	3301      	adds	r3, #1
 800e748:	72fb      	strb	r3, [r7, #11]
          break;
 800e74a:	e089      	b.n	800e860 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e752:	689b      	ldr	r3, [r3, #8]
 800e754:	2b00      	cmp	r3, #0
 800e756:	d00b      	beq.n	800e770 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e75e:	689b      	ldr	r3, [r3, #8]
 800e760:	687a      	ldr	r2, [r7, #4]
 800e762:	7c12      	ldrb	r2, [r2, #16]
 800e764:	f107 0108 	add.w	r1, r7, #8
 800e768:	4610      	mov	r0, r2
 800e76a:	4798      	blx	r3
 800e76c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e76e:	e077      	b.n	800e860 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e770:	6839      	ldr	r1, [r7, #0]
 800e772:	6878      	ldr	r0, [r7, #4]
 800e774:	f000 fab1 	bl	800ecda <USBD_CtlError>
            err++;
 800e778:	7afb      	ldrb	r3, [r7, #11]
 800e77a:	3301      	adds	r3, #1
 800e77c:	72fb      	strb	r3, [r7, #11]
          break;
 800e77e:	e06f      	b.n	800e860 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e786:	68db      	ldr	r3, [r3, #12]
 800e788:	2b00      	cmp	r3, #0
 800e78a:	d00b      	beq.n	800e7a4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e78c:	687b      	ldr	r3, [r7, #4]
 800e78e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e792:	68db      	ldr	r3, [r3, #12]
 800e794:	687a      	ldr	r2, [r7, #4]
 800e796:	7c12      	ldrb	r2, [r2, #16]
 800e798:	f107 0108 	add.w	r1, r7, #8
 800e79c:	4610      	mov	r0, r2
 800e79e:	4798      	blx	r3
 800e7a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e7a2:	e05d      	b.n	800e860 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e7a4:	6839      	ldr	r1, [r7, #0]
 800e7a6:	6878      	ldr	r0, [r7, #4]
 800e7a8:	f000 fa97 	bl	800ecda <USBD_CtlError>
            err++;
 800e7ac:	7afb      	ldrb	r3, [r7, #11]
 800e7ae:	3301      	adds	r3, #1
 800e7b0:	72fb      	strb	r3, [r7, #11]
          break;
 800e7b2:	e055      	b.n	800e860 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e7ba:	691b      	ldr	r3, [r3, #16]
 800e7bc:	2b00      	cmp	r3, #0
 800e7be:	d00b      	beq.n	800e7d8 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e7c6:	691b      	ldr	r3, [r3, #16]
 800e7c8:	687a      	ldr	r2, [r7, #4]
 800e7ca:	7c12      	ldrb	r2, [r2, #16]
 800e7cc:	f107 0108 	add.w	r1, r7, #8
 800e7d0:	4610      	mov	r0, r2
 800e7d2:	4798      	blx	r3
 800e7d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e7d6:	e043      	b.n	800e860 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e7d8:	6839      	ldr	r1, [r7, #0]
 800e7da:	6878      	ldr	r0, [r7, #4]
 800e7dc:	f000 fa7d 	bl	800ecda <USBD_CtlError>
            err++;
 800e7e0:	7afb      	ldrb	r3, [r7, #11]
 800e7e2:	3301      	adds	r3, #1
 800e7e4:	72fb      	strb	r3, [r7, #11]
          break;
 800e7e6:	e03b      	b.n	800e860 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e7ee:	695b      	ldr	r3, [r3, #20]
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	d00b      	beq.n	800e80c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e7fa:	695b      	ldr	r3, [r3, #20]
 800e7fc:	687a      	ldr	r2, [r7, #4]
 800e7fe:	7c12      	ldrb	r2, [r2, #16]
 800e800:	f107 0108 	add.w	r1, r7, #8
 800e804:	4610      	mov	r0, r2
 800e806:	4798      	blx	r3
 800e808:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e80a:	e029      	b.n	800e860 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e80c:	6839      	ldr	r1, [r7, #0]
 800e80e:	6878      	ldr	r0, [r7, #4]
 800e810:	f000 fa63 	bl	800ecda <USBD_CtlError>
            err++;
 800e814:	7afb      	ldrb	r3, [r7, #11]
 800e816:	3301      	adds	r3, #1
 800e818:	72fb      	strb	r3, [r7, #11]
          break;
 800e81a:	e021      	b.n	800e860 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e822:	699b      	ldr	r3, [r3, #24]
 800e824:	2b00      	cmp	r3, #0
 800e826:	d00b      	beq.n	800e840 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e82e:	699b      	ldr	r3, [r3, #24]
 800e830:	687a      	ldr	r2, [r7, #4]
 800e832:	7c12      	ldrb	r2, [r2, #16]
 800e834:	f107 0108 	add.w	r1, r7, #8
 800e838:	4610      	mov	r0, r2
 800e83a:	4798      	blx	r3
 800e83c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e83e:	e00f      	b.n	800e860 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800e840:	6839      	ldr	r1, [r7, #0]
 800e842:	6878      	ldr	r0, [r7, #4]
 800e844:	f000 fa49 	bl	800ecda <USBD_CtlError>
            err++;
 800e848:	7afb      	ldrb	r3, [r7, #11]
 800e84a:	3301      	adds	r3, #1
 800e84c:	72fb      	strb	r3, [r7, #11]
          break;
 800e84e:	e007      	b.n	800e860 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800e850:	6839      	ldr	r1, [r7, #0]
 800e852:	6878      	ldr	r0, [r7, #4]
 800e854:	f000 fa41 	bl	800ecda <USBD_CtlError>
          err++;
 800e858:	7afb      	ldrb	r3, [r7, #11]
 800e85a:	3301      	adds	r3, #1
 800e85c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800e85e:	bf00      	nop
      }
      break;
 800e860:	e037      	b.n	800e8d2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	7c1b      	ldrb	r3, [r3, #16]
 800e866:	2b00      	cmp	r3, #0
 800e868:	d109      	bne.n	800e87e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e870:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e872:	f107 0208 	add.w	r2, r7, #8
 800e876:	4610      	mov	r0, r2
 800e878:	4798      	blx	r3
 800e87a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e87c:	e029      	b.n	800e8d2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e87e:	6839      	ldr	r1, [r7, #0]
 800e880:	6878      	ldr	r0, [r7, #4]
 800e882:	f000 fa2a 	bl	800ecda <USBD_CtlError>
        err++;
 800e886:	7afb      	ldrb	r3, [r7, #11]
 800e888:	3301      	adds	r3, #1
 800e88a:	72fb      	strb	r3, [r7, #11]
      break;
 800e88c:	e021      	b.n	800e8d2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e88e:	687b      	ldr	r3, [r7, #4]
 800e890:	7c1b      	ldrb	r3, [r3, #16]
 800e892:	2b00      	cmp	r3, #0
 800e894:	d10d      	bne.n	800e8b2 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800e896:	687b      	ldr	r3, [r7, #4]
 800e898:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e89c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e89e:	f107 0208 	add.w	r2, r7, #8
 800e8a2:	4610      	mov	r0, r2
 800e8a4:	4798      	blx	r3
 800e8a6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e8a8:	68fb      	ldr	r3, [r7, #12]
 800e8aa:	3301      	adds	r3, #1
 800e8ac:	2207      	movs	r2, #7
 800e8ae:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e8b0:	e00f      	b.n	800e8d2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800e8b2:	6839      	ldr	r1, [r7, #0]
 800e8b4:	6878      	ldr	r0, [r7, #4]
 800e8b6:	f000 fa10 	bl	800ecda <USBD_CtlError>
        err++;
 800e8ba:	7afb      	ldrb	r3, [r7, #11]
 800e8bc:	3301      	adds	r3, #1
 800e8be:	72fb      	strb	r3, [r7, #11]
      break;
 800e8c0:	e007      	b.n	800e8d2 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800e8c2:	6839      	ldr	r1, [r7, #0]
 800e8c4:	6878      	ldr	r0, [r7, #4]
 800e8c6:	f000 fa08 	bl	800ecda <USBD_CtlError>
      err++;
 800e8ca:	7afb      	ldrb	r3, [r7, #11]
 800e8cc:	3301      	adds	r3, #1
 800e8ce:	72fb      	strb	r3, [r7, #11]
      break;
 800e8d0:	bf00      	nop
  }

  if (err != 0U)
 800e8d2:	7afb      	ldrb	r3, [r7, #11]
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	d11e      	bne.n	800e916 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800e8d8:	683b      	ldr	r3, [r7, #0]
 800e8da:	88db      	ldrh	r3, [r3, #6]
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d016      	beq.n	800e90e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800e8e0:	893b      	ldrh	r3, [r7, #8]
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d00e      	beq.n	800e904 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800e8e6:	683b      	ldr	r3, [r7, #0]
 800e8e8:	88da      	ldrh	r2, [r3, #6]
 800e8ea:	893b      	ldrh	r3, [r7, #8]
 800e8ec:	4293      	cmp	r3, r2
 800e8ee:	bf28      	it	cs
 800e8f0:	4613      	movcs	r3, r2
 800e8f2:	b29b      	uxth	r3, r3
 800e8f4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e8f6:	893b      	ldrh	r3, [r7, #8]
 800e8f8:	461a      	mov	r2, r3
 800e8fa:	68f9      	ldr	r1, [r7, #12]
 800e8fc:	6878      	ldr	r0, [r7, #4]
 800e8fe:	f000 f9fd 	bl	800ecfc <USBD_CtlSendData>
 800e902:	e009      	b.n	800e918 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800e904:	6839      	ldr	r1, [r7, #0]
 800e906:	6878      	ldr	r0, [r7, #4]
 800e908:	f000 f9e7 	bl	800ecda <USBD_CtlError>
 800e90c:	e004      	b.n	800e918 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800e90e:	6878      	ldr	r0, [r7, #4]
 800e910:	f000 fa31 	bl	800ed76 <USBD_CtlSendStatus>
 800e914:	e000      	b.n	800e918 <USBD_GetDescriptor+0x320>
    return;
 800e916:	bf00      	nop
  }
}
 800e918:	3710      	adds	r7, #16
 800e91a:	46bd      	mov	sp, r7
 800e91c:	bd80      	pop	{r7, pc}
 800e91e:	bf00      	nop

0800e920 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e920:	b580      	push	{r7, lr}
 800e922:	b084      	sub	sp, #16
 800e924:	af00      	add	r7, sp, #0
 800e926:	6078      	str	r0, [r7, #4]
 800e928:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e92a:	683b      	ldr	r3, [r7, #0]
 800e92c:	889b      	ldrh	r3, [r3, #4]
 800e92e:	2b00      	cmp	r3, #0
 800e930:	d131      	bne.n	800e996 <USBD_SetAddress+0x76>
 800e932:	683b      	ldr	r3, [r7, #0]
 800e934:	88db      	ldrh	r3, [r3, #6]
 800e936:	2b00      	cmp	r3, #0
 800e938:	d12d      	bne.n	800e996 <USBD_SetAddress+0x76>
 800e93a:	683b      	ldr	r3, [r7, #0]
 800e93c:	885b      	ldrh	r3, [r3, #2]
 800e93e:	2b7f      	cmp	r3, #127	@ 0x7f
 800e940:	d829      	bhi.n	800e996 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e942:	683b      	ldr	r3, [r7, #0]
 800e944:	885b      	ldrh	r3, [r3, #2]
 800e946:	b2db      	uxtb	r3, r3
 800e948:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e94c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e954:	b2db      	uxtb	r3, r3
 800e956:	2b03      	cmp	r3, #3
 800e958:	d104      	bne.n	800e964 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800e95a:	6839      	ldr	r1, [r7, #0]
 800e95c:	6878      	ldr	r0, [r7, #4]
 800e95e:	f000 f9bc 	bl	800ecda <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e962:	e01d      	b.n	800e9a0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	7bfa      	ldrb	r2, [r7, #15]
 800e968:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e96c:	7bfb      	ldrb	r3, [r7, #15]
 800e96e:	4619      	mov	r1, r3
 800e970:	6878      	ldr	r0, [r7, #4]
 800e972:	f000 fb9b 	bl	800f0ac <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800e976:	6878      	ldr	r0, [r7, #4]
 800e978:	f000 f9fd 	bl	800ed76 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e97c:	7bfb      	ldrb	r3, [r7, #15]
 800e97e:	2b00      	cmp	r3, #0
 800e980:	d004      	beq.n	800e98c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e982:	687b      	ldr	r3, [r7, #4]
 800e984:	2202      	movs	r2, #2
 800e986:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e98a:	e009      	b.n	800e9a0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	2201      	movs	r2, #1
 800e990:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e994:	e004      	b.n	800e9a0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e996:	6839      	ldr	r1, [r7, #0]
 800e998:	6878      	ldr	r0, [r7, #4]
 800e99a:	f000 f99e 	bl	800ecda <USBD_CtlError>
  }
}
 800e99e:	bf00      	nop
 800e9a0:	bf00      	nop
 800e9a2:	3710      	adds	r7, #16
 800e9a4:	46bd      	mov	sp, r7
 800e9a6:	bd80      	pop	{r7, pc}

0800e9a8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e9a8:	b580      	push	{r7, lr}
 800e9aa:	b084      	sub	sp, #16
 800e9ac:	af00      	add	r7, sp, #0
 800e9ae:	6078      	str	r0, [r7, #4]
 800e9b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e9b2:	2300      	movs	r3, #0
 800e9b4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e9b6:	683b      	ldr	r3, [r7, #0]
 800e9b8:	885b      	ldrh	r3, [r3, #2]
 800e9ba:	b2da      	uxtb	r2, r3
 800e9bc:	4b4e      	ldr	r3, [pc, #312]	@ (800eaf8 <USBD_SetConfig+0x150>)
 800e9be:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e9c0:	4b4d      	ldr	r3, [pc, #308]	@ (800eaf8 <USBD_SetConfig+0x150>)
 800e9c2:	781b      	ldrb	r3, [r3, #0]
 800e9c4:	2b01      	cmp	r3, #1
 800e9c6:	d905      	bls.n	800e9d4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800e9c8:	6839      	ldr	r1, [r7, #0]
 800e9ca:	6878      	ldr	r0, [r7, #4]
 800e9cc:	f000 f985 	bl	800ecda <USBD_CtlError>
    return USBD_FAIL;
 800e9d0:	2303      	movs	r3, #3
 800e9d2:	e08c      	b.n	800eaee <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e9da:	b2db      	uxtb	r3, r3
 800e9dc:	2b02      	cmp	r3, #2
 800e9de:	d002      	beq.n	800e9e6 <USBD_SetConfig+0x3e>
 800e9e0:	2b03      	cmp	r3, #3
 800e9e2:	d029      	beq.n	800ea38 <USBD_SetConfig+0x90>
 800e9e4:	e075      	b.n	800ead2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800e9e6:	4b44      	ldr	r3, [pc, #272]	@ (800eaf8 <USBD_SetConfig+0x150>)
 800e9e8:	781b      	ldrb	r3, [r3, #0]
 800e9ea:	2b00      	cmp	r3, #0
 800e9ec:	d020      	beq.n	800ea30 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800e9ee:	4b42      	ldr	r3, [pc, #264]	@ (800eaf8 <USBD_SetConfig+0x150>)
 800e9f0:	781b      	ldrb	r3, [r3, #0]
 800e9f2:	461a      	mov	r2, r3
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800e9f8:	4b3f      	ldr	r3, [pc, #252]	@ (800eaf8 <USBD_SetConfig+0x150>)
 800e9fa:	781b      	ldrb	r3, [r3, #0]
 800e9fc:	4619      	mov	r1, r3
 800e9fe:	6878      	ldr	r0, [r7, #4]
 800ea00:	f7ff f80d 	bl	800da1e <USBD_SetClassConfig>
 800ea04:	4603      	mov	r3, r0
 800ea06:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800ea08:	7bfb      	ldrb	r3, [r7, #15]
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	d008      	beq.n	800ea20 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800ea0e:	6839      	ldr	r1, [r7, #0]
 800ea10:	6878      	ldr	r0, [r7, #4]
 800ea12:	f000 f962 	bl	800ecda <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	2202      	movs	r2, #2
 800ea1a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ea1e:	e065      	b.n	800eaec <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ea20:	6878      	ldr	r0, [r7, #4]
 800ea22:	f000 f9a8 	bl	800ed76 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	2203      	movs	r2, #3
 800ea2a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ea2e:	e05d      	b.n	800eaec <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ea30:	6878      	ldr	r0, [r7, #4]
 800ea32:	f000 f9a0 	bl	800ed76 <USBD_CtlSendStatus>
      break;
 800ea36:	e059      	b.n	800eaec <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800ea38:	4b2f      	ldr	r3, [pc, #188]	@ (800eaf8 <USBD_SetConfig+0x150>)
 800ea3a:	781b      	ldrb	r3, [r3, #0]
 800ea3c:	2b00      	cmp	r3, #0
 800ea3e:	d112      	bne.n	800ea66 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	2202      	movs	r2, #2
 800ea44:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800ea48:	4b2b      	ldr	r3, [pc, #172]	@ (800eaf8 <USBD_SetConfig+0x150>)
 800ea4a:	781b      	ldrb	r3, [r3, #0]
 800ea4c:	461a      	mov	r2, r3
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ea52:	4b29      	ldr	r3, [pc, #164]	@ (800eaf8 <USBD_SetConfig+0x150>)
 800ea54:	781b      	ldrb	r3, [r3, #0]
 800ea56:	4619      	mov	r1, r3
 800ea58:	6878      	ldr	r0, [r7, #4]
 800ea5a:	f7fe fffc 	bl	800da56 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800ea5e:	6878      	ldr	r0, [r7, #4]
 800ea60:	f000 f989 	bl	800ed76 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ea64:	e042      	b.n	800eaec <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800ea66:	4b24      	ldr	r3, [pc, #144]	@ (800eaf8 <USBD_SetConfig+0x150>)
 800ea68:	781b      	ldrb	r3, [r3, #0]
 800ea6a:	461a      	mov	r2, r3
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	685b      	ldr	r3, [r3, #4]
 800ea70:	429a      	cmp	r2, r3
 800ea72:	d02a      	beq.n	800eaca <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	685b      	ldr	r3, [r3, #4]
 800ea78:	b2db      	uxtb	r3, r3
 800ea7a:	4619      	mov	r1, r3
 800ea7c:	6878      	ldr	r0, [r7, #4]
 800ea7e:	f7fe ffea 	bl	800da56 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800ea82:	4b1d      	ldr	r3, [pc, #116]	@ (800eaf8 <USBD_SetConfig+0x150>)
 800ea84:	781b      	ldrb	r3, [r3, #0]
 800ea86:	461a      	mov	r2, r3
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ea8c:	4b1a      	ldr	r3, [pc, #104]	@ (800eaf8 <USBD_SetConfig+0x150>)
 800ea8e:	781b      	ldrb	r3, [r3, #0]
 800ea90:	4619      	mov	r1, r3
 800ea92:	6878      	ldr	r0, [r7, #4]
 800ea94:	f7fe ffc3 	bl	800da1e <USBD_SetClassConfig>
 800ea98:	4603      	mov	r3, r0
 800ea9a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800ea9c:	7bfb      	ldrb	r3, [r7, #15]
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	d00f      	beq.n	800eac2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800eaa2:	6839      	ldr	r1, [r7, #0]
 800eaa4:	6878      	ldr	r0, [r7, #4]
 800eaa6:	f000 f918 	bl	800ecda <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	685b      	ldr	r3, [r3, #4]
 800eaae:	b2db      	uxtb	r3, r3
 800eab0:	4619      	mov	r1, r3
 800eab2:	6878      	ldr	r0, [r7, #4]
 800eab4:	f7fe ffcf 	bl	800da56 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	2202      	movs	r2, #2
 800eabc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800eac0:	e014      	b.n	800eaec <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800eac2:	6878      	ldr	r0, [r7, #4]
 800eac4:	f000 f957 	bl	800ed76 <USBD_CtlSendStatus>
      break;
 800eac8:	e010      	b.n	800eaec <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800eaca:	6878      	ldr	r0, [r7, #4]
 800eacc:	f000 f953 	bl	800ed76 <USBD_CtlSendStatus>
      break;
 800ead0:	e00c      	b.n	800eaec <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800ead2:	6839      	ldr	r1, [r7, #0]
 800ead4:	6878      	ldr	r0, [r7, #4]
 800ead6:	f000 f900 	bl	800ecda <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800eada:	4b07      	ldr	r3, [pc, #28]	@ (800eaf8 <USBD_SetConfig+0x150>)
 800eadc:	781b      	ldrb	r3, [r3, #0]
 800eade:	4619      	mov	r1, r3
 800eae0:	6878      	ldr	r0, [r7, #4]
 800eae2:	f7fe ffb8 	bl	800da56 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800eae6:	2303      	movs	r3, #3
 800eae8:	73fb      	strb	r3, [r7, #15]
      break;
 800eaea:	bf00      	nop
  }

  return ret;
 800eaec:	7bfb      	ldrb	r3, [r7, #15]
}
 800eaee:	4618      	mov	r0, r3
 800eaf0:	3710      	adds	r7, #16
 800eaf2:	46bd      	mov	sp, r7
 800eaf4:	bd80      	pop	{r7, pc}
 800eaf6:	bf00      	nop
 800eaf8:	24000600 	.word	0x24000600

0800eafc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eafc:	b580      	push	{r7, lr}
 800eafe:	b082      	sub	sp, #8
 800eb00:	af00      	add	r7, sp, #0
 800eb02:	6078      	str	r0, [r7, #4]
 800eb04:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800eb06:	683b      	ldr	r3, [r7, #0]
 800eb08:	88db      	ldrh	r3, [r3, #6]
 800eb0a:	2b01      	cmp	r3, #1
 800eb0c:	d004      	beq.n	800eb18 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800eb0e:	6839      	ldr	r1, [r7, #0]
 800eb10:	6878      	ldr	r0, [r7, #4]
 800eb12:	f000 f8e2 	bl	800ecda <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800eb16:	e023      	b.n	800eb60 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eb1e:	b2db      	uxtb	r3, r3
 800eb20:	2b02      	cmp	r3, #2
 800eb22:	dc02      	bgt.n	800eb2a <USBD_GetConfig+0x2e>
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	dc03      	bgt.n	800eb30 <USBD_GetConfig+0x34>
 800eb28:	e015      	b.n	800eb56 <USBD_GetConfig+0x5a>
 800eb2a:	2b03      	cmp	r3, #3
 800eb2c:	d00b      	beq.n	800eb46 <USBD_GetConfig+0x4a>
 800eb2e:	e012      	b.n	800eb56 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	2200      	movs	r2, #0
 800eb34:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	3308      	adds	r3, #8
 800eb3a:	2201      	movs	r2, #1
 800eb3c:	4619      	mov	r1, r3
 800eb3e:	6878      	ldr	r0, [r7, #4]
 800eb40:	f000 f8dc 	bl	800ecfc <USBD_CtlSendData>
        break;
 800eb44:	e00c      	b.n	800eb60 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	3304      	adds	r3, #4
 800eb4a:	2201      	movs	r2, #1
 800eb4c:	4619      	mov	r1, r3
 800eb4e:	6878      	ldr	r0, [r7, #4]
 800eb50:	f000 f8d4 	bl	800ecfc <USBD_CtlSendData>
        break;
 800eb54:	e004      	b.n	800eb60 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800eb56:	6839      	ldr	r1, [r7, #0]
 800eb58:	6878      	ldr	r0, [r7, #4]
 800eb5a:	f000 f8be 	bl	800ecda <USBD_CtlError>
        break;
 800eb5e:	bf00      	nop
}
 800eb60:	bf00      	nop
 800eb62:	3708      	adds	r7, #8
 800eb64:	46bd      	mov	sp, r7
 800eb66:	bd80      	pop	{r7, pc}

0800eb68 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eb68:	b580      	push	{r7, lr}
 800eb6a:	b082      	sub	sp, #8
 800eb6c:	af00      	add	r7, sp, #0
 800eb6e:	6078      	str	r0, [r7, #4]
 800eb70:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eb78:	b2db      	uxtb	r3, r3
 800eb7a:	3b01      	subs	r3, #1
 800eb7c:	2b02      	cmp	r3, #2
 800eb7e:	d81e      	bhi.n	800ebbe <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800eb80:	683b      	ldr	r3, [r7, #0]
 800eb82:	88db      	ldrh	r3, [r3, #6]
 800eb84:	2b02      	cmp	r3, #2
 800eb86:	d004      	beq.n	800eb92 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800eb88:	6839      	ldr	r1, [r7, #0]
 800eb8a:	6878      	ldr	r0, [r7, #4]
 800eb8c:	f000 f8a5 	bl	800ecda <USBD_CtlError>
        break;
 800eb90:	e01a      	b.n	800ebc8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	2201      	movs	r2, #1
 800eb96:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d005      	beq.n	800ebae <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	68db      	ldr	r3, [r3, #12]
 800eba6:	f043 0202 	orr.w	r2, r3, #2
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ebae:	687b      	ldr	r3, [r7, #4]
 800ebb0:	330c      	adds	r3, #12
 800ebb2:	2202      	movs	r2, #2
 800ebb4:	4619      	mov	r1, r3
 800ebb6:	6878      	ldr	r0, [r7, #4]
 800ebb8:	f000 f8a0 	bl	800ecfc <USBD_CtlSendData>
      break;
 800ebbc:	e004      	b.n	800ebc8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800ebbe:	6839      	ldr	r1, [r7, #0]
 800ebc0:	6878      	ldr	r0, [r7, #4]
 800ebc2:	f000 f88a 	bl	800ecda <USBD_CtlError>
      break;
 800ebc6:	bf00      	nop
  }
}
 800ebc8:	bf00      	nop
 800ebca:	3708      	adds	r7, #8
 800ebcc:	46bd      	mov	sp, r7
 800ebce:	bd80      	pop	{r7, pc}

0800ebd0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ebd0:	b580      	push	{r7, lr}
 800ebd2:	b082      	sub	sp, #8
 800ebd4:	af00      	add	r7, sp, #0
 800ebd6:	6078      	str	r0, [r7, #4]
 800ebd8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ebda:	683b      	ldr	r3, [r7, #0]
 800ebdc:	885b      	ldrh	r3, [r3, #2]
 800ebde:	2b01      	cmp	r3, #1
 800ebe0:	d107      	bne.n	800ebf2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	2201      	movs	r2, #1
 800ebe6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800ebea:	6878      	ldr	r0, [r7, #4]
 800ebec:	f000 f8c3 	bl	800ed76 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800ebf0:	e013      	b.n	800ec1a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800ebf2:	683b      	ldr	r3, [r7, #0]
 800ebf4:	885b      	ldrh	r3, [r3, #2]
 800ebf6:	2b02      	cmp	r3, #2
 800ebf8:	d10b      	bne.n	800ec12 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800ebfa:	683b      	ldr	r3, [r7, #0]
 800ebfc:	889b      	ldrh	r3, [r3, #4]
 800ebfe:	0a1b      	lsrs	r3, r3, #8
 800ec00:	b29b      	uxth	r3, r3
 800ec02:	b2da      	uxtb	r2, r3
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800ec0a:	6878      	ldr	r0, [r7, #4]
 800ec0c:	f000 f8b3 	bl	800ed76 <USBD_CtlSendStatus>
}
 800ec10:	e003      	b.n	800ec1a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ec12:	6839      	ldr	r1, [r7, #0]
 800ec14:	6878      	ldr	r0, [r7, #4]
 800ec16:	f000 f860 	bl	800ecda <USBD_CtlError>
}
 800ec1a:	bf00      	nop
 800ec1c:	3708      	adds	r7, #8
 800ec1e:	46bd      	mov	sp, r7
 800ec20:	bd80      	pop	{r7, pc}

0800ec22 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ec22:	b580      	push	{r7, lr}
 800ec24:	b082      	sub	sp, #8
 800ec26:	af00      	add	r7, sp, #0
 800ec28:	6078      	str	r0, [r7, #4]
 800ec2a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ec2c:	687b      	ldr	r3, [r7, #4]
 800ec2e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ec32:	b2db      	uxtb	r3, r3
 800ec34:	3b01      	subs	r3, #1
 800ec36:	2b02      	cmp	r3, #2
 800ec38:	d80b      	bhi.n	800ec52 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ec3a:	683b      	ldr	r3, [r7, #0]
 800ec3c:	885b      	ldrh	r3, [r3, #2]
 800ec3e:	2b01      	cmp	r3, #1
 800ec40:	d10c      	bne.n	800ec5c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	2200      	movs	r2, #0
 800ec46:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ec4a:	6878      	ldr	r0, [r7, #4]
 800ec4c:	f000 f893 	bl	800ed76 <USBD_CtlSendStatus>
      }
      break;
 800ec50:	e004      	b.n	800ec5c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ec52:	6839      	ldr	r1, [r7, #0]
 800ec54:	6878      	ldr	r0, [r7, #4]
 800ec56:	f000 f840 	bl	800ecda <USBD_CtlError>
      break;
 800ec5a:	e000      	b.n	800ec5e <USBD_ClrFeature+0x3c>
      break;
 800ec5c:	bf00      	nop
  }
}
 800ec5e:	bf00      	nop
 800ec60:	3708      	adds	r7, #8
 800ec62:	46bd      	mov	sp, r7
 800ec64:	bd80      	pop	{r7, pc}

0800ec66 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ec66:	b580      	push	{r7, lr}
 800ec68:	b084      	sub	sp, #16
 800ec6a:	af00      	add	r7, sp, #0
 800ec6c:	6078      	str	r0, [r7, #4]
 800ec6e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ec70:	683b      	ldr	r3, [r7, #0]
 800ec72:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ec74:	68fb      	ldr	r3, [r7, #12]
 800ec76:	781a      	ldrb	r2, [r3, #0]
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	3301      	adds	r3, #1
 800ec80:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ec82:	68fb      	ldr	r3, [r7, #12]
 800ec84:	781a      	ldrb	r2, [r3, #0]
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	3301      	adds	r3, #1
 800ec8e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ec90:	68f8      	ldr	r0, [r7, #12]
 800ec92:	f7ff fa16 	bl	800e0c2 <SWAPBYTE>
 800ec96:	4603      	mov	r3, r0
 800ec98:	461a      	mov	r2, r3
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ec9e:	68fb      	ldr	r3, [r7, #12]
 800eca0:	3301      	adds	r3, #1
 800eca2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	3301      	adds	r3, #1
 800eca8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ecaa:	68f8      	ldr	r0, [r7, #12]
 800ecac:	f7ff fa09 	bl	800e0c2 <SWAPBYTE>
 800ecb0:	4603      	mov	r3, r0
 800ecb2:	461a      	mov	r2, r3
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ecb8:	68fb      	ldr	r3, [r7, #12]
 800ecba:	3301      	adds	r3, #1
 800ecbc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	3301      	adds	r3, #1
 800ecc2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ecc4:	68f8      	ldr	r0, [r7, #12]
 800ecc6:	f7ff f9fc 	bl	800e0c2 <SWAPBYTE>
 800ecca:	4603      	mov	r3, r0
 800eccc:	461a      	mov	r2, r3
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	80da      	strh	r2, [r3, #6]
}
 800ecd2:	bf00      	nop
 800ecd4:	3710      	adds	r7, #16
 800ecd6:	46bd      	mov	sp, r7
 800ecd8:	bd80      	pop	{r7, pc}

0800ecda <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ecda:	b580      	push	{r7, lr}
 800ecdc:	b082      	sub	sp, #8
 800ecde:	af00      	add	r7, sp, #0
 800ece0:	6078      	str	r0, [r7, #4]
 800ece2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800ece4:	2180      	movs	r1, #128	@ 0x80
 800ece6:	6878      	ldr	r0, [r7, #4]
 800ece8:	f000 f976 	bl	800efd8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800ecec:	2100      	movs	r1, #0
 800ecee:	6878      	ldr	r0, [r7, #4]
 800ecf0:	f000 f972 	bl	800efd8 <USBD_LL_StallEP>
}
 800ecf4:	bf00      	nop
 800ecf6:	3708      	adds	r7, #8
 800ecf8:	46bd      	mov	sp, r7
 800ecfa:	bd80      	pop	{r7, pc}

0800ecfc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ecfc:	b580      	push	{r7, lr}
 800ecfe:	b084      	sub	sp, #16
 800ed00:	af00      	add	r7, sp, #0
 800ed02:	60f8      	str	r0, [r7, #12]
 800ed04:	60b9      	str	r1, [r7, #8]
 800ed06:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ed08:	68fb      	ldr	r3, [r7, #12]
 800ed0a:	2202      	movs	r2, #2
 800ed0c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800ed10:	68fb      	ldr	r3, [r7, #12]
 800ed12:	687a      	ldr	r2, [r7, #4]
 800ed14:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ed16:	68fb      	ldr	r3, [r7, #12]
 800ed18:	687a      	ldr	r2, [r7, #4]
 800ed1a:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ed1c:	687b      	ldr	r3, [r7, #4]
 800ed1e:	68ba      	ldr	r2, [r7, #8]
 800ed20:	2100      	movs	r1, #0
 800ed22:	68f8      	ldr	r0, [r7, #12]
 800ed24:	f000 f9e1 	bl	800f0ea <USBD_LL_Transmit>

  return USBD_OK;
 800ed28:	2300      	movs	r3, #0
}
 800ed2a:	4618      	mov	r0, r3
 800ed2c:	3710      	adds	r7, #16
 800ed2e:	46bd      	mov	sp, r7
 800ed30:	bd80      	pop	{r7, pc}

0800ed32 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ed32:	b580      	push	{r7, lr}
 800ed34:	b084      	sub	sp, #16
 800ed36:	af00      	add	r7, sp, #0
 800ed38:	60f8      	str	r0, [r7, #12]
 800ed3a:	60b9      	str	r1, [r7, #8]
 800ed3c:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ed3e:	687b      	ldr	r3, [r7, #4]
 800ed40:	68ba      	ldr	r2, [r7, #8]
 800ed42:	2100      	movs	r1, #0
 800ed44:	68f8      	ldr	r0, [r7, #12]
 800ed46:	f000 f9d0 	bl	800f0ea <USBD_LL_Transmit>

  return USBD_OK;
 800ed4a:	2300      	movs	r3, #0
}
 800ed4c:	4618      	mov	r0, r3
 800ed4e:	3710      	adds	r7, #16
 800ed50:	46bd      	mov	sp, r7
 800ed52:	bd80      	pop	{r7, pc}

0800ed54 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800ed54:	b580      	push	{r7, lr}
 800ed56:	b084      	sub	sp, #16
 800ed58:	af00      	add	r7, sp, #0
 800ed5a:	60f8      	str	r0, [r7, #12]
 800ed5c:	60b9      	str	r1, [r7, #8]
 800ed5e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	68ba      	ldr	r2, [r7, #8]
 800ed64:	2100      	movs	r1, #0
 800ed66:	68f8      	ldr	r0, [r7, #12]
 800ed68:	f000 f9e0 	bl	800f12c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ed6c:	2300      	movs	r3, #0
}
 800ed6e:	4618      	mov	r0, r3
 800ed70:	3710      	adds	r7, #16
 800ed72:	46bd      	mov	sp, r7
 800ed74:	bd80      	pop	{r7, pc}

0800ed76 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ed76:	b580      	push	{r7, lr}
 800ed78:	b082      	sub	sp, #8
 800ed7a:	af00      	add	r7, sp, #0
 800ed7c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	2204      	movs	r2, #4
 800ed82:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ed86:	2300      	movs	r3, #0
 800ed88:	2200      	movs	r2, #0
 800ed8a:	2100      	movs	r1, #0
 800ed8c:	6878      	ldr	r0, [r7, #4]
 800ed8e:	f000 f9ac 	bl	800f0ea <USBD_LL_Transmit>

  return USBD_OK;
 800ed92:	2300      	movs	r3, #0
}
 800ed94:	4618      	mov	r0, r3
 800ed96:	3708      	adds	r7, #8
 800ed98:	46bd      	mov	sp, r7
 800ed9a:	bd80      	pop	{r7, pc}

0800ed9c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ed9c:	b580      	push	{r7, lr}
 800ed9e:	b082      	sub	sp, #8
 800eda0:	af00      	add	r7, sp, #0
 800eda2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	2205      	movs	r2, #5
 800eda8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800edac:	2300      	movs	r3, #0
 800edae:	2200      	movs	r2, #0
 800edb0:	2100      	movs	r1, #0
 800edb2:	6878      	ldr	r0, [r7, #4]
 800edb4:	f000 f9ba 	bl	800f12c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800edb8:	2300      	movs	r3, #0
}
 800edba:	4618      	mov	r0, r3
 800edbc:	3708      	adds	r7, #8
 800edbe:	46bd      	mov	sp, r7
 800edc0:	bd80      	pop	{r7, pc}

0800edc2 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800edc2:	b580      	push	{r7, lr}
 800edc4:	b082      	sub	sp, #8
 800edc6:	af00      	add	r7, sp, #0
 800edc8:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800edd6:	4619      	mov	r1, r3
 800edd8:	4610      	mov	r0, r2
 800edda:	f7fe fe56 	bl	800da8a <USBD_LL_SetupStage>
}
 800edde:	bf00      	nop
 800ede0:	3708      	adds	r7, #8
 800ede2:	46bd      	mov	sp, r7
 800ede4:	bd80      	pop	{r7, pc}

0800ede6 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ede6:	b580      	push	{r7, lr}
 800ede8:	b082      	sub	sp, #8
 800edea:	af00      	add	r7, sp, #0
 800edec:	6078      	str	r0, [r7, #4]
 800edee:	460b      	mov	r3, r1
 800edf0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800edf2:	687b      	ldr	r3, [r7, #4]
 800edf4:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800edf8:	78fa      	ldrb	r2, [r7, #3]
 800edfa:	6879      	ldr	r1, [r7, #4]
 800edfc:	4613      	mov	r3, r2
 800edfe:	00db      	lsls	r3, r3, #3
 800ee00:	4413      	add	r3, r2
 800ee02:	009b      	lsls	r3, r3, #2
 800ee04:	440b      	add	r3, r1
 800ee06:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800ee0a:	681a      	ldr	r2, [r3, #0]
 800ee0c:	78fb      	ldrb	r3, [r7, #3]
 800ee0e:	4619      	mov	r1, r3
 800ee10:	f7fe fe90 	bl	800db34 <USBD_LL_DataOutStage>
}
 800ee14:	bf00      	nop
 800ee16:	3708      	adds	r7, #8
 800ee18:	46bd      	mov	sp, r7
 800ee1a:	bd80      	pop	{r7, pc}

0800ee1c <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ee1c:	b580      	push	{r7, lr}
 800ee1e:	b082      	sub	sp, #8
 800ee20:	af00      	add	r7, sp, #0
 800ee22:	6078      	str	r0, [r7, #4]
 800ee24:	460b      	mov	r3, r1
 800ee26:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ee28:	687b      	ldr	r3, [r7, #4]
 800ee2a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800ee2e:	78fa      	ldrb	r2, [r7, #3]
 800ee30:	6879      	ldr	r1, [r7, #4]
 800ee32:	4613      	mov	r3, r2
 800ee34:	00db      	lsls	r3, r3, #3
 800ee36:	4413      	add	r3, r2
 800ee38:	009b      	lsls	r3, r3, #2
 800ee3a:	440b      	add	r3, r1
 800ee3c:	3320      	adds	r3, #32
 800ee3e:	681a      	ldr	r2, [r3, #0]
 800ee40:	78fb      	ldrb	r3, [r7, #3]
 800ee42:	4619      	mov	r1, r3
 800ee44:	f7fe ff29 	bl	800dc9a <USBD_LL_DataInStage>
}
 800ee48:	bf00      	nop
 800ee4a:	3708      	adds	r7, #8
 800ee4c:	46bd      	mov	sp, r7
 800ee4e:	bd80      	pop	{r7, pc}

0800ee50 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ee50:	b580      	push	{r7, lr}
 800ee52:	b082      	sub	sp, #8
 800ee54:	af00      	add	r7, sp, #0
 800ee56:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ee5e:	4618      	mov	r0, r3
 800ee60:	f7ff f863 	bl	800df2a <USBD_LL_SOF>
}
 800ee64:	bf00      	nop
 800ee66:	3708      	adds	r7, #8
 800ee68:	46bd      	mov	sp, r7
 800ee6a:	bd80      	pop	{r7, pc}

0800ee6c <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ee6c:	b580      	push	{r7, lr}
 800ee6e:	b084      	sub	sp, #16
 800ee70:	af00      	add	r7, sp, #0
 800ee72:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ee74:	2301      	movs	r3, #1
 800ee76:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	79db      	ldrb	r3, [r3, #7]
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	d102      	bne.n	800ee86 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800ee80:	2300      	movs	r3, #0
 800ee82:	73fb      	strb	r3, [r7, #15]
 800ee84:	e008      	b.n	800ee98 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	79db      	ldrb	r3, [r3, #7]
 800ee8a:	2b02      	cmp	r3, #2
 800ee8c:	d102      	bne.n	800ee94 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800ee8e:	2301      	movs	r3, #1
 800ee90:	73fb      	strb	r3, [r7, #15]
 800ee92:	e001      	b.n	800ee98 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800ee94:	f7f2 fd3d 	bl	8001912 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ee9e:	7bfa      	ldrb	r2, [r7, #15]
 800eea0:	4611      	mov	r1, r2
 800eea2:	4618      	mov	r0, r3
 800eea4:	f7fe fffd 	bl	800dea2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800eeae:	4618      	mov	r0, r3
 800eeb0:	f7fe ffa5 	bl	800ddfe <USBD_LL_Reset>
}
 800eeb4:	bf00      	nop
 800eeb6:	3710      	adds	r7, #16
 800eeb8:	46bd      	mov	sp, r7
 800eeba:	bd80      	pop	{r7, pc}

0800eebc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eebc:	b580      	push	{r7, lr}
 800eebe:	b082      	sub	sp, #8
 800eec0:	af00      	add	r7, sp, #0
 800eec2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800eeca:	4618      	mov	r0, r3
 800eecc:	f7fe fff9 	bl	800dec2 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	681b      	ldr	r3, [r3, #0]
 800eed4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800eed8:	681b      	ldr	r3, [r3, #0]
 800eeda:	687a      	ldr	r2, [r7, #4]
 800eedc:	6812      	ldr	r2, [r2, #0]
 800eede:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800eee2:	f043 0301 	orr.w	r3, r3, #1
 800eee6:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */
}
 800eee8:	bf00      	nop
 800eeea:	3708      	adds	r7, #8
 800eeec:	46bd      	mov	sp, r7
 800eeee:	bd80      	pop	{r7, pc}

0800eef0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800eef0:	b580      	push	{r7, lr}
 800eef2:	b082      	sub	sp, #8
 800eef4:	af00      	add	r7, sp, #0
 800eef6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800eefe:	4618      	mov	r0, r3
 800ef00:	f7fe fffb 	bl	800defa <USBD_LL_Resume>
}
 800ef04:	bf00      	nop
 800ef06:	3708      	adds	r7, #8
 800ef08:	46bd      	mov	sp, r7
 800ef0a:	bd80      	pop	{r7, pc}

0800ef0c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ef0c:	b580      	push	{r7, lr}
 800ef0e:	b082      	sub	sp, #8
 800ef10:	af00      	add	r7, sp, #0
 800ef12:	6078      	str	r0, [r7, #4]
 800ef14:	460b      	mov	r3, r1
 800ef16:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ef1e:	78fa      	ldrb	r2, [r7, #3]
 800ef20:	4611      	mov	r1, r2
 800ef22:	4618      	mov	r0, r3
 800ef24:	f7ff f853 	bl	800dfce <USBD_LL_IsoOUTIncomplete>
}
 800ef28:	bf00      	nop
 800ef2a:	3708      	adds	r7, #8
 800ef2c:	46bd      	mov	sp, r7
 800ef2e:	bd80      	pop	{r7, pc}

0800ef30 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ef30:	b580      	push	{r7, lr}
 800ef32:	b082      	sub	sp, #8
 800ef34:	af00      	add	r7, sp, #0
 800ef36:	6078      	str	r0, [r7, #4]
 800ef38:	460b      	mov	r3, r1
 800ef3a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ef42:	78fa      	ldrb	r2, [r7, #3]
 800ef44:	4611      	mov	r1, r2
 800ef46:	4618      	mov	r0, r3
 800ef48:	f7ff f80f 	bl	800df6a <USBD_LL_IsoINIncomplete>
}
 800ef4c:	bf00      	nop
 800ef4e:	3708      	adds	r7, #8
 800ef50:	46bd      	mov	sp, r7
 800ef52:	bd80      	pop	{r7, pc}

0800ef54 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ef54:	b580      	push	{r7, lr}
 800ef56:	b082      	sub	sp, #8
 800ef58:	af00      	add	r7, sp, #0
 800ef5a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ef62:	4618      	mov	r0, r3
 800ef64:	f7ff f865 	bl	800e032 <USBD_LL_DevConnected>
}
 800ef68:	bf00      	nop
 800ef6a:	3708      	adds	r7, #8
 800ef6c:	46bd      	mov	sp, r7
 800ef6e:	bd80      	pop	{r7, pc}

0800ef70 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ef70:	b580      	push	{r7, lr}
 800ef72:	b082      	sub	sp, #8
 800ef74:	af00      	add	r7, sp, #0
 800ef76:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ef78:	687b      	ldr	r3, [r7, #4]
 800ef7a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800ef7e:	4618      	mov	r0, r3
 800ef80:	f7ff f862 	bl	800e048 <USBD_LL_DevDisconnected>
}
 800ef84:	bf00      	nop
 800ef86:	3708      	adds	r7, #8
 800ef88:	46bd      	mov	sp, r7
 800ef8a:	bd80      	pop	{r7, pc}

0800ef8c <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800ef8c:	b580      	push	{r7, lr}
 800ef8e:	b084      	sub	sp, #16
 800ef90:	af00      	add	r7, sp, #0
 800ef92:	6078      	str	r0, [r7, #4]
 800ef94:	4608      	mov	r0, r1
 800ef96:	4611      	mov	r1, r2
 800ef98:	461a      	mov	r2, r3
 800ef9a:	4603      	mov	r3, r0
 800ef9c:	70fb      	strb	r3, [r7, #3]
 800ef9e:	460b      	mov	r3, r1
 800efa0:	70bb      	strb	r3, [r7, #2]
 800efa2:	4613      	mov	r3, r2
 800efa4:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800efa6:	2300      	movs	r3, #0
 800efa8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800efaa:	2300      	movs	r3, #0
 800efac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800efb4:	78bb      	ldrb	r3, [r7, #2]
 800efb6:	883a      	ldrh	r2, [r7, #0]
 800efb8:	78f9      	ldrb	r1, [r7, #3]
 800efba:	f7f7 fa57 	bl	800646c <HAL_PCD_EP_Open>
 800efbe:	4603      	mov	r3, r0
 800efc0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800efc2:	7bfb      	ldrb	r3, [r7, #15]
 800efc4:	4618      	mov	r0, r3
 800efc6:	f000 f8d3 	bl	800f170 <USBD_Get_USB_Status>
 800efca:	4603      	mov	r3, r0
 800efcc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800efce:	7bbb      	ldrb	r3, [r7, #14]
}
 800efd0:	4618      	mov	r0, r3
 800efd2:	3710      	adds	r7, #16
 800efd4:	46bd      	mov	sp, r7
 800efd6:	bd80      	pop	{r7, pc}

0800efd8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800efd8:	b580      	push	{r7, lr}
 800efda:	b084      	sub	sp, #16
 800efdc:	af00      	add	r7, sp, #0
 800efde:	6078      	str	r0, [r7, #4]
 800efe0:	460b      	mov	r3, r1
 800efe2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800efe4:	2300      	movs	r3, #0
 800efe6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800efe8:	2300      	movs	r3, #0
 800efea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800eff2:	78fa      	ldrb	r2, [r7, #3]
 800eff4:	4611      	mov	r1, r2
 800eff6:	4618      	mov	r0, r3
 800eff8:	f7f7 fb17 	bl	800662a <HAL_PCD_EP_SetStall>
 800effc:	4603      	mov	r3, r0
 800effe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f000:	7bfb      	ldrb	r3, [r7, #15]
 800f002:	4618      	mov	r0, r3
 800f004:	f000 f8b4 	bl	800f170 <USBD_Get_USB_Status>
 800f008:	4603      	mov	r3, r0
 800f00a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f00c:	7bbb      	ldrb	r3, [r7, #14]
}
 800f00e:	4618      	mov	r0, r3
 800f010:	3710      	adds	r7, #16
 800f012:	46bd      	mov	sp, r7
 800f014:	bd80      	pop	{r7, pc}

0800f016 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f016:	b580      	push	{r7, lr}
 800f018:	b084      	sub	sp, #16
 800f01a:	af00      	add	r7, sp, #0
 800f01c:	6078      	str	r0, [r7, #4]
 800f01e:	460b      	mov	r3, r1
 800f020:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f022:	2300      	movs	r3, #0
 800f024:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f026:	2300      	movs	r3, #0
 800f028:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f030:	78fa      	ldrb	r2, [r7, #3]
 800f032:	4611      	mov	r1, r2
 800f034:	4618      	mov	r0, r3
 800f036:	f7f7 fb5b 	bl	80066f0 <HAL_PCD_EP_ClrStall>
 800f03a:	4603      	mov	r3, r0
 800f03c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f03e:	7bfb      	ldrb	r3, [r7, #15]
 800f040:	4618      	mov	r0, r3
 800f042:	f000 f895 	bl	800f170 <USBD_Get_USB_Status>
 800f046:	4603      	mov	r3, r0
 800f048:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f04a:	7bbb      	ldrb	r3, [r7, #14]
}
 800f04c:	4618      	mov	r0, r3
 800f04e:	3710      	adds	r7, #16
 800f050:	46bd      	mov	sp, r7
 800f052:	bd80      	pop	{r7, pc}

0800f054 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f054:	b480      	push	{r7}
 800f056:	b085      	sub	sp, #20
 800f058:	af00      	add	r7, sp, #0
 800f05a:	6078      	str	r0, [r7, #4]
 800f05c:	460b      	mov	r3, r1
 800f05e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f066:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800f068:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800f06c:	2b00      	cmp	r3, #0
 800f06e:	da0b      	bge.n	800f088 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800f070:	78fb      	ldrb	r3, [r7, #3]
 800f072:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f076:	68f9      	ldr	r1, [r7, #12]
 800f078:	4613      	mov	r3, r2
 800f07a:	00db      	lsls	r3, r3, #3
 800f07c:	4413      	add	r3, r2
 800f07e:	009b      	lsls	r3, r3, #2
 800f080:	440b      	add	r3, r1
 800f082:	3316      	adds	r3, #22
 800f084:	781b      	ldrb	r3, [r3, #0]
 800f086:	e00b      	b.n	800f0a0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800f088:	78fb      	ldrb	r3, [r7, #3]
 800f08a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800f08e:	68f9      	ldr	r1, [r7, #12]
 800f090:	4613      	mov	r3, r2
 800f092:	00db      	lsls	r3, r3, #3
 800f094:	4413      	add	r3, r2
 800f096:	009b      	lsls	r3, r3, #2
 800f098:	440b      	add	r3, r1
 800f09a:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800f09e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800f0a0:	4618      	mov	r0, r3
 800f0a2:	3714      	adds	r7, #20
 800f0a4:	46bd      	mov	sp, r7
 800f0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0aa:	4770      	bx	lr

0800f0ac <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800f0ac:	b580      	push	{r7, lr}
 800f0ae:	b084      	sub	sp, #16
 800f0b0:	af00      	add	r7, sp, #0
 800f0b2:	6078      	str	r0, [r7, #4]
 800f0b4:	460b      	mov	r3, r1
 800f0b6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f0b8:	2300      	movs	r3, #0
 800f0ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f0bc:	2300      	movs	r3, #0
 800f0be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f0c6:	78fa      	ldrb	r2, [r7, #3]
 800f0c8:	4611      	mov	r1, r2
 800f0ca:	4618      	mov	r0, r3
 800f0cc:	f7f7 f9aa 	bl	8006424 <HAL_PCD_SetAddress>
 800f0d0:	4603      	mov	r3, r0
 800f0d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f0d4:	7bfb      	ldrb	r3, [r7, #15]
 800f0d6:	4618      	mov	r0, r3
 800f0d8:	f000 f84a 	bl	800f170 <USBD_Get_USB_Status>
 800f0dc:	4603      	mov	r3, r0
 800f0de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f0e0:	7bbb      	ldrb	r3, [r7, #14]
}
 800f0e2:	4618      	mov	r0, r3
 800f0e4:	3710      	adds	r7, #16
 800f0e6:	46bd      	mov	sp, r7
 800f0e8:	bd80      	pop	{r7, pc}

0800f0ea <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f0ea:	b580      	push	{r7, lr}
 800f0ec:	b086      	sub	sp, #24
 800f0ee:	af00      	add	r7, sp, #0
 800f0f0:	60f8      	str	r0, [r7, #12]
 800f0f2:	607a      	str	r2, [r7, #4]
 800f0f4:	603b      	str	r3, [r7, #0]
 800f0f6:	460b      	mov	r3, r1
 800f0f8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f0fa:	2300      	movs	r3, #0
 800f0fc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f0fe:	2300      	movs	r3, #0
 800f100:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800f102:	68fb      	ldr	r3, [r7, #12]
 800f104:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f108:	7af9      	ldrb	r1, [r7, #11]
 800f10a:	683b      	ldr	r3, [r7, #0]
 800f10c:	687a      	ldr	r2, [r7, #4]
 800f10e:	f7f7 fa52 	bl	80065b6 <HAL_PCD_EP_Transmit>
 800f112:	4603      	mov	r3, r0
 800f114:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f116:	7dfb      	ldrb	r3, [r7, #23]
 800f118:	4618      	mov	r0, r3
 800f11a:	f000 f829 	bl	800f170 <USBD_Get_USB_Status>
 800f11e:	4603      	mov	r3, r0
 800f120:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f122:	7dbb      	ldrb	r3, [r7, #22]
}
 800f124:	4618      	mov	r0, r3
 800f126:	3718      	adds	r7, #24
 800f128:	46bd      	mov	sp, r7
 800f12a:	bd80      	pop	{r7, pc}

0800f12c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800f12c:	b580      	push	{r7, lr}
 800f12e:	b086      	sub	sp, #24
 800f130:	af00      	add	r7, sp, #0
 800f132:	60f8      	str	r0, [r7, #12]
 800f134:	607a      	str	r2, [r7, #4]
 800f136:	603b      	str	r3, [r7, #0]
 800f138:	460b      	mov	r3, r1
 800f13a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f13c:	2300      	movs	r3, #0
 800f13e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f140:	2300      	movs	r3, #0
 800f142:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800f144:	68fb      	ldr	r3, [r7, #12]
 800f146:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f14a:	7af9      	ldrb	r1, [r7, #11]
 800f14c:	683b      	ldr	r3, [r7, #0]
 800f14e:	687a      	ldr	r2, [r7, #4]
 800f150:	f7f7 f9f6 	bl	8006540 <HAL_PCD_EP_Receive>
 800f154:	4603      	mov	r3, r0
 800f156:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f158:	7dfb      	ldrb	r3, [r7, #23]
 800f15a:	4618      	mov	r0, r3
 800f15c:	f000 f808 	bl	800f170 <USBD_Get_USB_Status>
 800f160:	4603      	mov	r3, r0
 800f162:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800f164:	7dbb      	ldrb	r3, [r7, #22]
}
 800f166:	4618      	mov	r0, r3
 800f168:	3718      	adds	r7, #24
 800f16a:	46bd      	mov	sp, r7
 800f16c:	bd80      	pop	{r7, pc}
	...

0800f170 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f170:	b480      	push	{r7}
 800f172:	b085      	sub	sp, #20
 800f174:	af00      	add	r7, sp, #0
 800f176:	4603      	mov	r3, r0
 800f178:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f17a:	2300      	movs	r3, #0
 800f17c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f17e:	79fb      	ldrb	r3, [r7, #7]
 800f180:	2b03      	cmp	r3, #3
 800f182:	d817      	bhi.n	800f1b4 <USBD_Get_USB_Status+0x44>
 800f184:	a201      	add	r2, pc, #4	@ (adr r2, 800f18c <USBD_Get_USB_Status+0x1c>)
 800f186:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f18a:	bf00      	nop
 800f18c:	0800f19d 	.word	0x0800f19d
 800f190:	0800f1a3 	.word	0x0800f1a3
 800f194:	0800f1a9 	.word	0x0800f1a9
 800f198:	0800f1af 	.word	0x0800f1af
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800f19c:	2300      	movs	r3, #0
 800f19e:	73fb      	strb	r3, [r7, #15]
    break;
 800f1a0:	e00b      	b.n	800f1ba <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800f1a2:	2303      	movs	r3, #3
 800f1a4:	73fb      	strb	r3, [r7, #15]
    break;
 800f1a6:	e008      	b.n	800f1ba <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800f1a8:	2301      	movs	r3, #1
 800f1aa:	73fb      	strb	r3, [r7, #15]
    break;
 800f1ac:	e005      	b.n	800f1ba <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800f1ae:	2303      	movs	r3, #3
 800f1b0:	73fb      	strb	r3, [r7, #15]
    break;
 800f1b2:	e002      	b.n	800f1ba <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800f1b4:	2303      	movs	r3, #3
 800f1b6:	73fb      	strb	r3, [r7, #15]
    break;
 800f1b8:	bf00      	nop
  }
  return usb_status;
 800f1ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800f1bc:	4618      	mov	r0, r3
 800f1be:	3714      	adds	r7, #20
 800f1c0:	46bd      	mov	sp, r7
 800f1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1c6:	4770      	bx	lr

0800f1c8 <siprintf>:
 800f1c8:	b40e      	push	{r1, r2, r3}
 800f1ca:	b510      	push	{r4, lr}
 800f1cc:	b09d      	sub	sp, #116	@ 0x74
 800f1ce:	ab1f      	add	r3, sp, #124	@ 0x7c
 800f1d0:	9002      	str	r0, [sp, #8]
 800f1d2:	9006      	str	r0, [sp, #24]
 800f1d4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800f1d8:	480a      	ldr	r0, [pc, #40]	@ (800f204 <siprintf+0x3c>)
 800f1da:	9107      	str	r1, [sp, #28]
 800f1dc:	9104      	str	r1, [sp, #16]
 800f1de:	490a      	ldr	r1, [pc, #40]	@ (800f208 <siprintf+0x40>)
 800f1e0:	f853 2b04 	ldr.w	r2, [r3], #4
 800f1e4:	9105      	str	r1, [sp, #20]
 800f1e6:	2400      	movs	r4, #0
 800f1e8:	a902      	add	r1, sp, #8
 800f1ea:	6800      	ldr	r0, [r0, #0]
 800f1ec:	9301      	str	r3, [sp, #4]
 800f1ee:	941b      	str	r4, [sp, #108]	@ 0x6c
 800f1f0:	f000 f9a2 	bl	800f538 <_svfiprintf_r>
 800f1f4:	9b02      	ldr	r3, [sp, #8]
 800f1f6:	701c      	strb	r4, [r3, #0]
 800f1f8:	b01d      	add	sp, #116	@ 0x74
 800f1fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f1fe:	b003      	add	sp, #12
 800f200:	4770      	bx	lr
 800f202:	bf00      	nop
 800f204:	24000010 	.word	0x24000010
 800f208:	ffff0208 	.word	0xffff0208

0800f20c <memset>:
 800f20c:	4402      	add	r2, r0
 800f20e:	4603      	mov	r3, r0
 800f210:	4293      	cmp	r3, r2
 800f212:	d100      	bne.n	800f216 <memset+0xa>
 800f214:	4770      	bx	lr
 800f216:	f803 1b01 	strb.w	r1, [r3], #1
 800f21a:	e7f9      	b.n	800f210 <memset+0x4>

0800f21c <__errno>:
 800f21c:	4b01      	ldr	r3, [pc, #4]	@ (800f224 <__errno+0x8>)
 800f21e:	6818      	ldr	r0, [r3, #0]
 800f220:	4770      	bx	lr
 800f222:	bf00      	nop
 800f224:	24000010 	.word	0x24000010

0800f228 <__libc_init_array>:
 800f228:	b570      	push	{r4, r5, r6, lr}
 800f22a:	4d0d      	ldr	r5, [pc, #52]	@ (800f260 <__libc_init_array+0x38>)
 800f22c:	4c0d      	ldr	r4, [pc, #52]	@ (800f264 <__libc_init_array+0x3c>)
 800f22e:	1b64      	subs	r4, r4, r5
 800f230:	10a4      	asrs	r4, r4, #2
 800f232:	2600      	movs	r6, #0
 800f234:	42a6      	cmp	r6, r4
 800f236:	d109      	bne.n	800f24c <__libc_init_array+0x24>
 800f238:	4d0b      	ldr	r5, [pc, #44]	@ (800f268 <__libc_init_array+0x40>)
 800f23a:	4c0c      	ldr	r4, [pc, #48]	@ (800f26c <__libc_init_array+0x44>)
 800f23c:	f000 fc64 	bl	800fb08 <_init>
 800f240:	1b64      	subs	r4, r4, r5
 800f242:	10a4      	asrs	r4, r4, #2
 800f244:	2600      	movs	r6, #0
 800f246:	42a6      	cmp	r6, r4
 800f248:	d105      	bne.n	800f256 <__libc_init_array+0x2e>
 800f24a:	bd70      	pop	{r4, r5, r6, pc}
 800f24c:	f855 3b04 	ldr.w	r3, [r5], #4
 800f250:	4798      	blx	r3
 800f252:	3601      	adds	r6, #1
 800f254:	e7ee      	b.n	800f234 <__libc_init_array+0xc>
 800f256:	f855 3b04 	ldr.w	r3, [r5], #4
 800f25a:	4798      	blx	r3
 800f25c:	3601      	adds	r6, #1
 800f25e:	e7f2      	b.n	800f246 <__libc_init_array+0x1e>
 800f260:	0800fc20 	.word	0x0800fc20
 800f264:	0800fc20 	.word	0x0800fc20
 800f268:	0800fc20 	.word	0x0800fc20
 800f26c:	0800fc24 	.word	0x0800fc24

0800f270 <__retarget_lock_acquire_recursive>:
 800f270:	4770      	bx	lr

0800f272 <__retarget_lock_release_recursive>:
 800f272:	4770      	bx	lr

0800f274 <memcpy>:
 800f274:	440a      	add	r2, r1
 800f276:	4291      	cmp	r1, r2
 800f278:	f100 33ff 	add.w	r3, r0, #4294967295
 800f27c:	d100      	bne.n	800f280 <memcpy+0xc>
 800f27e:	4770      	bx	lr
 800f280:	b510      	push	{r4, lr}
 800f282:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f286:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f28a:	4291      	cmp	r1, r2
 800f28c:	d1f9      	bne.n	800f282 <memcpy+0xe>
 800f28e:	bd10      	pop	{r4, pc}

0800f290 <_free_r>:
 800f290:	b538      	push	{r3, r4, r5, lr}
 800f292:	4605      	mov	r5, r0
 800f294:	2900      	cmp	r1, #0
 800f296:	d041      	beq.n	800f31c <_free_r+0x8c>
 800f298:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f29c:	1f0c      	subs	r4, r1, #4
 800f29e:	2b00      	cmp	r3, #0
 800f2a0:	bfb8      	it	lt
 800f2a2:	18e4      	addlt	r4, r4, r3
 800f2a4:	f000 f8e0 	bl	800f468 <__malloc_lock>
 800f2a8:	4a1d      	ldr	r2, [pc, #116]	@ (800f320 <_free_r+0x90>)
 800f2aa:	6813      	ldr	r3, [r2, #0]
 800f2ac:	b933      	cbnz	r3, 800f2bc <_free_r+0x2c>
 800f2ae:	6063      	str	r3, [r4, #4]
 800f2b0:	6014      	str	r4, [r2, #0]
 800f2b2:	4628      	mov	r0, r5
 800f2b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f2b8:	f000 b8dc 	b.w	800f474 <__malloc_unlock>
 800f2bc:	42a3      	cmp	r3, r4
 800f2be:	d908      	bls.n	800f2d2 <_free_r+0x42>
 800f2c0:	6820      	ldr	r0, [r4, #0]
 800f2c2:	1821      	adds	r1, r4, r0
 800f2c4:	428b      	cmp	r3, r1
 800f2c6:	bf01      	itttt	eq
 800f2c8:	6819      	ldreq	r1, [r3, #0]
 800f2ca:	685b      	ldreq	r3, [r3, #4]
 800f2cc:	1809      	addeq	r1, r1, r0
 800f2ce:	6021      	streq	r1, [r4, #0]
 800f2d0:	e7ed      	b.n	800f2ae <_free_r+0x1e>
 800f2d2:	461a      	mov	r2, r3
 800f2d4:	685b      	ldr	r3, [r3, #4]
 800f2d6:	b10b      	cbz	r3, 800f2dc <_free_r+0x4c>
 800f2d8:	42a3      	cmp	r3, r4
 800f2da:	d9fa      	bls.n	800f2d2 <_free_r+0x42>
 800f2dc:	6811      	ldr	r1, [r2, #0]
 800f2de:	1850      	adds	r0, r2, r1
 800f2e0:	42a0      	cmp	r0, r4
 800f2e2:	d10b      	bne.n	800f2fc <_free_r+0x6c>
 800f2e4:	6820      	ldr	r0, [r4, #0]
 800f2e6:	4401      	add	r1, r0
 800f2e8:	1850      	adds	r0, r2, r1
 800f2ea:	4283      	cmp	r3, r0
 800f2ec:	6011      	str	r1, [r2, #0]
 800f2ee:	d1e0      	bne.n	800f2b2 <_free_r+0x22>
 800f2f0:	6818      	ldr	r0, [r3, #0]
 800f2f2:	685b      	ldr	r3, [r3, #4]
 800f2f4:	6053      	str	r3, [r2, #4]
 800f2f6:	4408      	add	r0, r1
 800f2f8:	6010      	str	r0, [r2, #0]
 800f2fa:	e7da      	b.n	800f2b2 <_free_r+0x22>
 800f2fc:	d902      	bls.n	800f304 <_free_r+0x74>
 800f2fe:	230c      	movs	r3, #12
 800f300:	602b      	str	r3, [r5, #0]
 800f302:	e7d6      	b.n	800f2b2 <_free_r+0x22>
 800f304:	6820      	ldr	r0, [r4, #0]
 800f306:	1821      	adds	r1, r4, r0
 800f308:	428b      	cmp	r3, r1
 800f30a:	bf04      	itt	eq
 800f30c:	6819      	ldreq	r1, [r3, #0]
 800f30e:	685b      	ldreq	r3, [r3, #4]
 800f310:	6063      	str	r3, [r4, #4]
 800f312:	bf04      	itt	eq
 800f314:	1809      	addeq	r1, r1, r0
 800f316:	6021      	streq	r1, [r4, #0]
 800f318:	6054      	str	r4, [r2, #4]
 800f31a:	e7ca      	b.n	800f2b2 <_free_r+0x22>
 800f31c:	bd38      	pop	{r3, r4, r5, pc}
 800f31e:	bf00      	nop
 800f320:	24000c2c 	.word	0x24000c2c

0800f324 <sbrk_aligned>:
 800f324:	b570      	push	{r4, r5, r6, lr}
 800f326:	4e0f      	ldr	r6, [pc, #60]	@ (800f364 <sbrk_aligned+0x40>)
 800f328:	460c      	mov	r4, r1
 800f32a:	6831      	ldr	r1, [r6, #0]
 800f32c:	4605      	mov	r5, r0
 800f32e:	b911      	cbnz	r1, 800f336 <sbrk_aligned+0x12>
 800f330:	f000 fba4 	bl	800fa7c <_sbrk_r>
 800f334:	6030      	str	r0, [r6, #0]
 800f336:	4621      	mov	r1, r4
 800f338:	4628      	mov	r0, r5
 800f33a:	f000 fb9f 	bl	800fa7c <_sbrk_r>
 800f33e:	1c43      	adds	r3, r0, #1
 800f340:	d103      	bne.n	800f34a <sbrk_aligned+0x26>
 800f342:	f04f 34ff 	mov.w	r4, #4294967295
 800f346:	4620      	mov	r0, r4
 800f348:	bd70      	pop	{r4, r5, r6, pc}
 800f34a:	1cc4      	adds	r4, r0, #3
 800f34c:	f024 0403 	bic.w	r4, r4, #3
 800f350:	42a0      	cmp	r0, r4
 800f352:	d0f8      	beq.n	800f346 <sbrk_aligned+0x22>
 800f354:	1a21      	subs	r1, r4, r0
 800f356:	4628      	mov	r0, r5
 800f358:	f000 fb90 	bl	800fa7c <_sbrk_r>
 800f35c:	3001      	adds	r0, #1
 800f35e:	d1f2      	bne.n	800f346 <sbrk_aligned+0x22>
 800f360:	e7ef      	b.n	800f342 <sbrk_aligned+0x1e>
 800f362:	bf00      	nop
 800f364:	24000c28 	.word	0x24000c28

0800f368 <_malloc_r>:
 800f368:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f36c:	1ccd      	adds	r5, r1, #3
 800f36e:	f025 0503 	bic.w	r5, r5, #3
 800f372:	3508      	adds	r5, #8
 800f374:	2d0c      	cmp	r5, #12
 800f376:	bf38      	it	cc
 800f378:	250c      	movcc	r5, #12
 800f37a:	2d00      	cmp	r5, #0
 800f37c:	4606      	mov	r6, r0
 800f37e:	db01      	blt.n	800f384 <_malloc_r+0x1c>
 800f380:	42a9      	cmp	r1, r5
 800f382:	d904      	bls.n	800f38e <_malloc_r+0x26>
 800f384:	230c      	movs	r3, #12
 800f386:	6033      	str	r3, [r6, #0]
 800f388:	2000      	movs	r0, #0
 800f38a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f38e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f464 <_malloc_r+0xfc>
 800f392:	f000 f869 	bl	800f468 <__malloc_lock>
 800f396:	f8d8 3000 	ldr.w	r3, [r8]
 800f39a:	461c      	mov	r4, r3
 800f39c:	bb44      	cbnz	r4, 800f3f0 <_malloc_r+0x88>
 800f39e:	4629      	mov	r1, r5
 800f3a0:	4630      	mov	r0, r6
 800f3a2:	f7ff ffbf 	bl	800f324 <sbrk_aligned>
 800f3a6:	1c43      	adds	r3, r0, #1
 800f3a8:	4604      	mov	r4, r0
 800f3aa:	d158      	bne.n	800f45e <_malloc_r+0xf6>
 800f3ac:	f8d8 4000 	ldr.w	r4, [r8]
 800f3b0:	4627      	mov	r7, r4
 800f3b2:	2f00      	cmp	r7, #0
 800f3b4:	d143      	bne.n	800f43e <_malloc_r+0xd6>
 800f3b6:	2c00      	cmp	r4, #0
 800f3b8:	d04b      	beq.n	800f452 <_malloc_r+0xea>
 800f3ba:	6823      	ldr	r3, [r4, #0]
 800f3bc:	4639      	mov	r1, r7
 800f3be:	4630      	mov	r0, r6
 800f3c0:	eb04 0903 	add.w	r9, r4, r3
 800f3c4:	f000 fb5a 	bl	800fa7c <_sbrk_r>
 800f3c8:	4581      	cmp	r9, r0
 800f3ca:	d142      	bne.n	800f452 <_malloc_r+0xea>
 800f3cc:	6821      	ldr	r1, [r4, #0]
 800f3ce:	1a6d      	subs	r5, r5, r1
 800f3d0:	4629      	mov	r1, r5
 800f3d2:	4630      	mov	r0, r6
 800f3d4:	f7ff ffa6 	bl	800f324 <sbrk_aligned>
 800f3d8:	3001      	adds	r0, #1
 800f3da:	d03a      	beq.n	800f452 <_malloc_r+0xea>
 800f3dc:	6823      	ldr	r3, [r4, #0]
 800f3de:	442b      	add	r3, r5
 800f3e0:	6023      	str	r3, [r4, #0]
 800f3e2:	f8d8 3000 	ldr.w	r3, [r8]
 800f3e6:	685a      	ldr	r2, [r3, #4]
 800f3e8:	bb62      	cbnz	r2, 800f444 <_malloc_r+0xdc>
 800f3ea:	f8c8 7000 	str.w	r7, [r8]
 800f3ee:	e00f      	b.n	800f410 <_malloc_r+0xa8>
 800f3f0:	6822      	ldr	r2, [r4, #0]
 800f3f2:	1b52      	subs	r2, r2, r5
 800f3f4:	d420      	bmi.n	800f438 <_malloc_r+0xd0>
 800f3f6:	2a0b      	cmp	r2, #11
 800f3f8:	d917      	bls.n	800f42a <_malloc_r+0xc2>
 800f3fa:	1961      	adds	r1, r4, r5
 800f3fc:	42a3      	cmp	r3, r4
 800f3fe:	6025      	str	r5, [r4, #0]
 800f400:	bf18      	it	ne
 800f402:	6059      	strne	r1, [r3, #4]
 800f404:	6863      	ldr	r3, [r4, #4]
 800f406:	bf08      	it	eq
 800f408:	f8c8 1000 	streq.w	r1, [r8]
 800f40c:	5162      	str	r2, [r4, r5]
 800f40e:	604b      	str	r3, [r1, #4]
 800f410:	4630      	mov	r0, r6
 800f412:	f000 f82f 	bl	800f474 <__malloc_unlock>
 800f416:	f104 000b 	add.w	r0, r4, #11
 800f41a:	1d23      	adds	r3, r4, #4
 800f41c:	f020 0007 	bic.w	r0, r0, #7
 800f420:	1ac2      	subs	r2, r0, r3
 800f422:	bf1c      	itt	ne
 800f424:	1a1b      	subne	r3, r3, r0
 800f426:	50a3      	strne	r3, [r4, r2]
 800f428:	e7af      	b.n	800f38a <_malloc_r+0x22>
 800f42a:	6862      	ldr	r2, [r4, #4]
 800f42c:	42a3      	cmp	r3, r4
 800f42e:	bf0c      	ite	eq
 800f430:	f8c8 2000 	streq.w	r2, [r8]
 800f434:	605a      	strne	r2, [r3, #4]
 800f436:	e7eb      	b.n	800f410 <_malloc_r+0xa8>
 800f438:	4623      	mov	r3, r4
 800f43a:	6864      	ldr	r4, [r4, #4]
 800f43c:	e7ae      	b.n	800f39c <_malloc_r+0x34>
 800f43e:	463c      	mov	r4, r7
 800f440:	687f      	ldr	r7, [r7, #4]
 800f442:	e7b6      	b.n	800f3b2 <_malloc_r+0x4a>
 800f444:	461a      	mov	r2, r3
 800f446:	685b      	ldr	r3, [r3, #4]
 800f448:	42a3      	cmp	r3, r4
 800f44a:	d1fb      	bne.n	800f444 <_malloc_r+0xdc>
 800f44c:	2300      	movs	r3, #0
 800f44e:	6053      	str	r3, [r2, #4]
 800f450:	e7de      	b.n	800f410 <_malloc_r+0xa8>
 800f452:	230c      	movs	r3, #12
 800f454:	6033      	str	r3, [r6, #0]
 800f456:	4630      	mov	r0, r6
 800f458:	f000 f80c 	bl	800f474 <__malloc_unlock>
 800f45c:	e794      	b.n	800f388 <_malloc_r+0x20>
 800f45e:	6005      	str	r5, [r0, #0]
 800f460:	e7d6      	b.n	800f410 <_malloc_r+0xa8>
 800f462:	bf00      	nop
 800f464:	24000c2c 	.word	0x24000c2c

0800f468 <__malloc_lock>:
 800f468:	4801      	ldr	r0, [pc, #4]	@ (800f470 <__malloc_lock+0x8>)
 800f46a:	f7ff bf01 	b.w	800f270 <__retarget_lock_acquire_recursive>
 800f46e:	bf00      	nop
 800f470:	24000c24 	.word	0x24000c24

0800f474 <__malloc_unlock>:
 800f474:	4801      	ldr	r0, [pc, #4]	@ (800f47c <__malloc_unlock+0x8>)
 800f476:	f7ff befc 	b.w	800f272 <__retarget_lock_release_recursive>
 800f47a:	bf00      	nop
 800f47c:	24000c24 	.word	0x24000c24

0800f480 <__ssputs_r>:
 800f480:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f484:	688e      	ldr	r6, [r1, #8]
 800f486:	461f      	mov	r7, r3
 800f488:	42be      	cmp	r6, r7
 800f48a:	680b      	ldr	r3, [r1, #0]
 800f48c:	4682      	mov	sl, r0
 800f48e:	460c      	mov	r4, r1
 800f490:	4690      	mov	r8, r2
 800f492:	d82d      	bhi.n	800f4f0 <__ssputs_r+0x70>
 800f494:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f498:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f49c:	d026      	beq.n	800f4ec <__ssputs_r+0x6c>
 800f49e:	6965      	ldr	r5, [r4, #20]
 800f4a0:	6909      	ldr	r1, [r1, #16]
 800f4a2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f4a6:	eba3 0901 	sub.w	r9, r3, r1
 800f4aa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f4ae:	1c7b      	adds	r3, r7, #1
 800f4b0:	444b      	add	r3, r9
 800f4b2:	106d      	asrs	r5, r5, #1
 800f4b4:	429d      	cmp	r5, r3
 800f4b6:	bf38      	it	cc
 800f4b8:	461d      	movcc	r5, r3
 800f4ba:	0553      	lsls	r3, r2, #21
 800f4bc:	d527      	bpl.n	800f50e <__ssputs_r+0x8e>
 800f4be:	4629      	mov	r1, r5
 800f4c0:	f7ff ff52 	bl	800f368 <_malloc_r>
 800f4c4:	4606      	mov	r6, r0
 800f4c6:	b360      	cbz	r0, 800f522 <__ssputs_r+0xa2>
 800f4c8:	6921      	ldr	r1, [r4, #16]
 800f4ca:	464a      	mov	r2, r9
 800f4cc:	f7ff fed2 	bl	800f274 <memcpy>
 800f4d0:	89a3      	ldrh	r3, [r4, #12]
 800f4d2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f4d6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f4da:	81a3      	strh	r3, [r4, #12]
 800f4dc:	6126      	str	r6, [r4, #16]
 800f4de:	6165      	str	r5, [r4, #20]
 800f4e0:	444e      	add	r6, r9
 800f4e2:	eba5 0509 	sub.w	r5, r5, r9
 800f4e6:	6026      	str	r6, [r4, #0]
 800f4e8:	60a5      	str	r5, [r4, #8]
 800f4ea:	463e      	mov	r6, r7
 800f4ec:	42be      	cmp	r6, r7
 800f4ee:	d900      	bls.n	800f4f2 <__ssputs_r+0x72>
 800f4f0:	463e      	mov	r6, r7
 800f4f2:	6820      	ldr	r0, [r4, #0]
 800f4f4:	4632      	mov	r2, r6
 800f4f6:	4641      	mov	r1, r8
 800f4f8:	f000 faa6 	bl	800fa48 <memmove>
 800f4fc:	68a3      	ldr	r3, [r4, #8]
 800f4fe:	1b9b      	subs	r3, r3, r6
 800f500:	60a3      	str	r3, [r4, #8]
 800f502:	6823      	ldr	r3, [r4, #0]
 800f504:	4433      	add	r3, r6
 800f506:	6023      	str	r3, [r4, #0]
 800f508:	2000      	movs	r0, #0
 800f50a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f50e:	462a      	mov	r2, r5
 800f510:	f000 fac4 	bl	800fa9c <_realloc_r>
 800f514:	4606      	mov	r6, r0
 800f516:	2800      	cmp	r0, #0
 800f518:	d1e0      	bne.n	800f4dc <__ssputs_r+0x5c>
 800f51a:	6921      	ldr	r1, [r4, #16]
 800f51c:	4650      	mov	r0, sl
 800f51e:	f7ff feb7 	bl	800f290 <_free_r>
 800f522:	230c      	movs	r3, #12
 800f524:	f8ca 3000 	str.w	r3, [sl]
 800f528:	89a3      	ldrh	r3, [r4, #12]
 800f52a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f52e:	81a3      	strh	r3, [r4, #12]
 800f530:	f04f 30ff 	mov.w	r0, #4294967295
 800f534:	e7e9      	b.n	800f50a <__ssputs_r+0x8a>
	...

0800f538 <_svfiprintf_r>:
 800f538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f53c:	4698      	mov	r8, r3
 800f53e:	898b      	ldrh	r3, [r1, #12]
 800f540:	061b      	lsls	r3, r3, #24
 800f542:	b09d      	sub	sp, #116	@ 0x74
 800f544:	4607      	mov	r7, r0
 800f546:	460d      	mov	r5, r1
 800f548:	4614      	mov	r4, r2
 800f54a:	d510      	bpl.n	800f56e <_svfiprintf_r+0x36>
 800f54c:	690b      	ldr	r3, [r1, #16]
 800f54e:	b973      	cbnz	r3, 800f56e <_svfiprintf_r+0x36>
 800f550:	2140      	movs	r1, #64	@ 0x40
 800f552:	f7ff ff09 	bl	800f368 <_malloc_r>
 800f556:	6028      	str	r0, [r5, #0]
 800f558:	6128      	str	r0, [r5, #16]
 800f55a:	b930      	cbnz	r0, 800f56a <_svfiprintf_r+0x32>
 800f55c:	230c      	movs	r3, #12
 800f55e:	603b      	str	r3, [r7, #0]
 800f560:	f04f 30ff 	mov.w	r0, #4294967295
 800f564:	b01d      	add	sp, #116	@ 0x74
 800f566:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f56a:	2340      	movs	r3, #64	@ 0x40
 800f56c:	616b      	str	r3, [r5, #20]
 800f56e:	2300      	movs	r3, #0
 800f570:	9309      	str	r3, [sp, #36]	@ 0x24
 800f572:	2320      	movs	r3, #32
 800f574:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f578:	f8cd 800c 	str.w	r8, [sp, #12]
 800f57c:	2330      	movs	r3, #48	@ 0x30
 800f57e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f71c <_svfiprintf_r+0x1e4>
 800f582:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f586:	f04f 0901 	mov.w	r9, #1
 800f58a:	4623      	mov	r3, r4
 800f58c:	469a      	mov	sl, r3
 800f58e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f592:	b10a      	cbz	r2, 800f598 <_svfiprintf_r+0x60>
 800f594:	2a25      	cmp	r2, #37	@ 0x25
 800f596:	d1f9      	bne.n	800f58c <_svfiprintf_r+0x54>
 800f598:	ebba 0b04 	subs.w	fp, sl, r4
 800f59c:	d00b      	beq.n	800f5b6 <_svfiprintf_r+0x7e>
 800f59e:	465b      	mov	r3, fp
 800f5a0:	4622      	mov	r2, r4
 800f5a2:	4629      	mov	r1, r5
 800f5a4:	4638      	mov	r0, r7
 800f5a6:	f7ff ff6b 	bl	800f480 <__ssputs_r>
 800f5aa:	3001      	adds	r0, #1
 800f5ac:	f000 80a7 	beq.w	800f6fe <_svfiprintf_r+0x1c6>
 800f5b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f5b2:	445a      	add	r2, fp
 800f5b4:	9209      	str	r2, [sp, #36]	@ 0x24
 800f5b6:	f89a 3000 	ldrb.w	r3, [sl]
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	f000 809f 	beq.w	800f6fe <_svfiprintf_r+0x1c6>
 800f5c0:	2300      	movs	r3, #0
 800f5c2:	f04f 32ff 	mov.w	r2, #4294967295
 800f5c6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f5ca:	f10a 0a01 	add.w	sl, sl, #1
 800f5ce:	9304      	str	r3, [sp, #16]
 800f5d0:	9307      	str	r3, [sp, #28]
 800f5d2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f5d6:	931a      	str	r3, [sp, #104]	@ 0x68
 800f5d8:	4654      	mov	r4, sl
 800f5da:	2205      	movs	r2, #5
 800f5dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f5e0:	484e      	ldr	r0, [pc, #312]	@ (800f71c <_svfiprintf_r+0x1e4>)
 800f5e2:	f7f0 fe9d 	bl	8000320 <memchr>
 800f5e6:	9a04      	ldr	r2, [sp, #16]
 800f5e8:	b9d8      	cbnz	r0, 800f622 <_svfiprintf_r+0xea>
 800f5ea:	06d0      	lsls	r0, r2, #27
 800f5ec:	bf44      	itt	mi
 800f5ee:	2320      	movmi	r3, #32
 800f5f0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f5f4:	0711      	lsls	r1, r2, #28
 800f5f6:	bf44      	itt	mi
 800f5f8:	232b      	movmi	r3, #43	@ 0x2b
 800f5fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f5fe:	f89a 3000 	ldrb.w	r3, [sl]
 800f602:	2b2a      	cmp	r3, #42	@ 0x2a
 800f604:	d015      	beq.n	800f632 <_svfiprintf_r+0xfa>
 800f606:	9a07      	ldr	r2, [sp, #28]
 800f608:	4654      	mov	r4, sl
 800f60a:	2000      	movs	r0, #0
 800f60c:	f04f 0c0a 	mov.w	ip, #10
 800f610:	4621      	mov	r1, r4
 800f612:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f616:	3b30      	subs	r3, #48	@ 0x30
 800f618:	2b09      	cmp	r3, #9
 800f61a:	d94b      	bls.n	800f6b4 <_svfiprintf_r+0x17c>
 800f61c:	b1b0      	cbz	r0, 800f64c <_svfiprintf_r+0x114>
 800f61e:	9207      	str	r2, [sp, #28]
 800f620:	e014      	b.n	800f64c <_svfiprintf_r+0x114>
 800f622:	eba0 0308 	sub.w	r3, r0, r8
 800f626:	fa09 f303 	lsl.w	r3, r9, r3
 800f62a:	4313      	orrs	r3, r2
 800f62c:	9304      	str	r3, [sp, #16]
 800f62e:	46a2      	mov	sl, r4
 800f630:	e7d2      	b.n	800f5d8 <_svfiprintf_r+0xa0>
 800f632:	9b03      	ldr	r3, [sp, #12]
 800f634:	1d19      	adds	r1, r3, #4
 800f636:	681b      	ldr	r3, [r3, #0]
 800f638:	9103      	str	r1, [sp, #12]
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	bfbb      	ittet	lt
 800f63e:	425b      	neglt	r3, r3
 800f640:	f042 0202 	orrlt.w	r2, r2, #2
 800f644:	9307      	strge	r3, [sp, #28]
 800f646:	9307      	strlt	r3, [sp, #28]
 800f648:	bfb8      	it	lt
 800f64a:	9204      	strlt	r2, [sp, #16]
 800f64c:	7823      	ldrb	r3, [r4, #0]
 800f64e:	2b2e      	cmp	r3, #46	@ 0x2e
 800f650:	d10a      	bne.n	800f668 <_svfiprintf_r+0x130>
 800f652:	7863      	ldrb	r3, [r4, #1]
 800f654:	2b2a      	cmp	r3, #42	@ 0x2a
 800f656:	d132      	bne.n	800f6be <_svfiprintf_r+0x186>
 800f658:	9b03      	ldr	r3, [sp, #12]
 800f65a:	1d1a      	adds	r2, r3, #4
 800f65c:	681b      	ldr	r3, [r3, #0]
 800f65e:	9203      	str	r2, [sp, #12]
 800f660:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f664:	3402      	adds	r4, #2
 800f666:	9305      	str	r3, [sp, #20]
 800f668:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f72c <_svfiprintf_r+0x1f4>
 800f66c:	7821      	ldrb	r1, [r4, #0]
 800f66e:	2203      	movs	r2, #3
 800f670:	4650      	mov	r0, sl
 800f672:	f7f0 fe55 	bl	8000320 <memchr>
 800f676:	b138      	cbz	r0, 800f688 <_svfiprintf_r+0x150>
 800f678:	9b04      	ldr	r3, [sp, #16]
 800f67a:	eba0 000a 	sub.w	r0, r0, sl
 800f67e:	2240      	movs	r2, #64	@ 0x40
 800f680:	4082      	lsls	r2, r0
 800f682:	4313      	orrs	r3, r2
 800f684:	3401      	adds	r4, #1
 800f686:	9304      	str	r3, [sp, #16]
 800f688:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f68c:	4824      	ldr	r0, [pc, #144]	@ (800f720 <_svfiprintf_r+0x1e8>)
 800f68e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f692:	2206      	movs	r2, #6
 800f694:	f7f0 fe44 	bl	8000320 <memchr>
 800f698:	2800      	cmp	r0, #0
 800f69a:	d036      	beq.n	800f70a <_svfiprintf_r+0x1d2>
 800f69c:	4b21      	ldr	r3, [pc, #132]	@ (800f724 <_svfiprintf_r+0x1ec>)
 800f69e:	bb1b      	cbnz	r3, 800f6e8 <_svfiprintf_r+0x1b0>
 800f6a0:	9b03      	ldr	r3, [sp, #12]
 800f6a2:	3307      	adds	r3, #7
 800f6a4:	f023 0307 	bic.w	r3, r3, #7
 800f6a8:	3308      	adds	r3, #8
 800f6aa:	9303      	str	r3, [sp, #12]
 800f6ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f6ae:	4433      	add	r3, r6
 800f6b0:	9309      	str	r3, [sp, #36]	@ 0x24
 800f6b2:	e76a      	b.n	800f58a <_svfiprintf_r+0x52>
 800f6b4:	fb0c 3202 	mla	r2, ip, r2, r3
 800f6b8:	460c      	mov	r4, r1
 800f6ba:	2001      	movs	r0, #1
 800f6bc:	e7a8      	b.n	800f610 <_svfiprintf_r+0xd8>
 800f6be:	2300      	movs	r3, #0
 800f6c0:	3401      	adds	r4, #1
 800f6c2:	9305      	str	r3, [sp, #20]
 800f6c4:	4619      	mov	r1, r3
 800f6c6:	f04f 0c0a 	mov.w	ip, #10
 800f6ca:	4620      	mov	r0, r4
 800f6cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f6d0:	3a30      	subs	r2, #48	@ 0x30
 800f6d2:	2a09      	cmp	r2, #9
 800f6d4:	d903      	bls.n	800f6de <_svfiprintf_r+0x1a6>
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	d0c6      	beq.n	800f668 <_svfiprintf_r+0x130>
 800f6da:	9105      	str	r1, [sp, #20]
 800f6dc:	e7c4      	b.n	800f668 <_svfiprintf_r+0x130>
 800f6de:	fb0c 2101 	mla	r1, ip, r1, r2
 800f6e2:	4604      	mov	r4, r0
 800f6e4:	2301      	movs	r3, #1
 800f6e6:	e7f0      	b.n	800f6ca <_svfiprintf_r+0x192>
 800f6e8:	ab03      	add	r3, sp, #12
 800f6ea:	9300      	str	r3, [sp, #0]
 800f6ec:	462a      	mov	r2, r5
 800f6ee:	4b0e      	ldr	r3, [pc, #56]	@ (800f728 <_svfiprintf_r+0x1f0>)
 800f6f0:	a904      	add	r1, sp, #16
 800f6f2:	4638      	mov	r0, r7
 800f6f4:	f3af 8000 	nop.w
 800f6f8:	1c42      	adds	r2, r0, #1
 800f6fa:	4606      	mov	r6, r0
 800f6fc:	d1d6      	bne.n	800f6ac <_svfiprintf_r+0x174>
 800f6fe:	89ab      	ldrh	r3, [r5, #12]
 800f700:	065b      	lsls	r3, r3, #25
 800f702:	f53f af2d 	bmi.w	800f560 <_svfiprintf_r+0x28>
 800f706:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f708:	e72c      	b.n	800f564 <_svfiprintf_r+0x2c>
 800f70a:	ab03      	add	r3, sp, #12
 800f70c:	9300      	str	r3, [sp, #0]
 800f70e:	462a      	mov	r2, r5
 800f710:	4b05      	ldr	r3, [pc, #20]	@ (800f728 <_svfiprintf_r+0x1f0>)
 800f712:	a904      	add	r1, sp, #16
 800f714:	4638      	mov	r0, r7
 800f716:	f000 f879 	bl	800f80c <_printf_i>
 800f71a:	e7ed      	b.n	800f6f8 <_svfiprintf_r+0x1c0>
 800f71c:	0800fbe4 	.word	0x0800fbe4
 800f720:	0800fbee 	.word	0x0800fbee
 800f724:	00000000 	.word	0x00000000
 800f728:	0800f481 	.word	0x0800f481
 800f72c:	0800fbea 	.word	0x0800fbea

0800f730 <_printf_common>:
 800f730:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f734:	4616      	mov	r6, r2
 800f736:	4698      	mov	r8, r3
 800f738:	688a      	ldr	r2, [r1, #8]
 800f73a:	690b      	ldr	r3, [r1, #16]
 800f73c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f740:	4293      	cmp	r3, r2
 800f742:	bfb8      	it	lt
 800f744:	4613      	movlt	r3, r2
 800f746:	6033      	str	r3, [r6, #0]
 800f748:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f74c:	4607      	mov	r7, r0
 800f74e:	460c      	mov	r4, r1
 800f750:	b10a      	cbz	r2, 800f756 <_printf_common+0x26>
 800f752:	3301      	adds	r3, #1
 800f754:	6033      	str	r3, [r6, #0]
 800f756:	6823      	ldr	r3, [r4, #0]
 800f758:	0699      	lsls	r1, r3, #26
 800f75a:	bf42      	ittt	mi
 800f75c:	6833      	ldrmi	r3, [r6, #0]
 800f75e:	3302      	addmi	r3, #2
 800f760:	6033      	strmi	r3, [r6, #0]
 800f762:	6825      	ldr	r5, [r4, #0]
 800f764:	f015 0506 	ands.w	r5, r5, #6
 800f768:	d106      	bne.n	800f778 <_printf_common+0x48>
 800f76a:	f104 0a19 	add.w	sl, r4, #25
 800f76e:	68e3      	ldr	r3, [r4, #12]
 800f770:	6832      	ldr	r2, [r6, #0]
 800f772:	1a9b      	subs	r3, r3, r2
 800f774:	42ab      	cmp	r3, r5
 800f776:	dc26      	bgt.n	800f7c6 <_printf_common+0x96>
 800f778:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f77c:	6822      	ldr	r2, [r4, #0]
 800f77e:	3b00      	subs	r3, #0
 800f780:	bf18      	it	ne
 800f782:	2301      	movne	r3, #1
 800f784:	0692      	lsls	r2, r2, #26
 800f786:	d42b      	bmi.n	800f7e0 <_printf_common+0xb0>
 800f788:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f78c:	4641      	mov	r1, r8
 800f78e:	4638      	mov	r0, r7
 800f790:	47c8      	blx	r9
 800f792:	3001      	adds	r0, #1
 800f794:	d01e      	beq.n	800f7d4 <_printf_common+0xa4>
 800f796:	6823      	ldr	r3, [r4, #0]
 800f798:	6922      	ldr	r2, [r4, #16]
 800f79a:	f003 0306 	and.w	r3, r3, #6
 800f79e:	2b04      	cmp	r3, #4
 800f7a0:	bf02      	ittt	eq
 800f7a2:	68e5      	ldreq	r5, [r4, #12]
 800f7a4:	6833      	ldreq	r3, [r6, #0]
 800f7a6:	1aed      	subeq	r5, r5, r3
 800f7a8:	68a3      	ldr	r3, [r4, #8]
 800f7aa:	bf0c      	ite	eq
 800f7ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f7b0:	2500      	movne	r5, #0
 800f7b2:	4293      	cmp	r3, r2
 800f7b4:	bfc4      	itt	gt
 800f7b6:	1a9b      	subgt	r3, r3, r2
 800f7b8:	18ed      	addgt	r5, r5, r3
 800f7ba:	2600      	movs	r6, #0
 800f7bc:	341a      	adds	r4, #26
 800f7be:	42b5      	cmp	r5, r6
 800f7c0:	d11a      	bne.n	800f7f8 <_printf_common+0xc8>
 800f7c2:	2000      	movs	r0, #0
 800f7c4:	e008      	b.n	800f7d8 <_printf_common+0xa8>
 800f7c6:	2301      	movs	r3, #1
 800f7c8:	4652      	mov	r2, sl
 800f7ca:	4641      	mov	r1, r8
 800f7cc:	4638      	mov	r0, r7
 800f7ce:	47c8      	blx	r9
 800f7d0:	3001      	adds	r0, #1
 800f7d2:	d103      	bne.n	800f7dc <_printf_common+0xac>
 800f7d4:	f04f 30ff 	mov.w	r0, #4294967295
 800f7d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f7dc:	3501      	adds	r5, #1
 800f7de:	e7c6      	b.n	800f76e <_printf_common+0x3e>
 800f7e0:	18e1      	adds	r1, r4, r3
 800f7e2:	1c5a      	adds	r2, r3, #1
 800f7e4:	2030      	movs	r0, #48	@ 0x30
 800f7e6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f7ea:	4422      	add	r2, r4
 800f7ec:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f7f0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f7f4:	3302      	adds	r3, #2
 800f7f6:	e7c7      	b.n	800f788 <_printf_common+0x58>
 800f7f8:	2301      	movs	r3, #1
 800f7fa:	4622      	mov	r2, r4
 800f7fc:	4641      	mov	r1, r8
 800f7fe:	4638      	mov	r0, r7
 800f800:	47c8      	blx	r9
 800f802:	3001      	adds	r0, #1
 800f804:	d0e6      	beq.n	800f7d4 <_printf_common+0xa4>
 800f806:	3601      	adds	r6, #1
 800f808:	e7d9      	b.n	800f7be <_printf_common+0x8e>
	...

0800f80c <_printf_i>:
 800f80c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f810:	7e0f      	ldrb	r7, [r1, #24]
 800f812:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f814:	2f78      	cmp	r7, #120	@ 0x78
 800f816:	4691      	mov	r9, r2
 800f818:	4680      	mov	r8, r0
 800f81a:	460c      	mov	r4, r1
 800f81c:	469a      	mov	sl, r3
 800f81e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f822:	d807      	bhi.n	800f834 <_printf_i+0x28>
 800f824:	2f62      	cmp	r7, #98	@ 0x62
 800f826:	d80a      	bhi.n	800f83e <_printf_i+0x32>
 800f828:	2f00      	cmp	r7, #0
 800f82a:	f000 80d1 	beq.w	800f9d0 <_printf_i+0x1c4>
 800f82e:	2f58      	cmp	r7, #88	@ 0x58
 800f830:	f000 80b8 	beq.w	800f9a4 <_printf_i+0x198>
 800f834:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f838:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f83c:	e03a      	b.n	800f8b4 <_printf_i+0xa8>
 800f83e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f842:	2b15      	cmp	r3, #21
 800f844:	d8f6      	bhi.n	800f834 <_printf_i+0x28>
 800f846:	a101      	add	r1, pc, #4	@ (adr r1, 800f84c <_printf_i+0x40>)
 800f848:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f84c:	0800f8a5 	.word	0x0800f8a5
 800f850:	0800f8b9 	.word	0x0800f8b9
 800f854:	0800f835 	.word	0x0800f835
 800f858:	0800f835 	.word	0x0800f835
 800f85c:	0800f835 	.word	0x0800f835
 800f860:	0800f835 	.word	0x0800f835
 800f864:	0800f8b9 	.word	0x0800f8b9
 800f868:	0800f835 	.word	0x0800f835
 800f86c:	0800f835 	.word	0x0800f835
 800f870:	0800f835 	.word	0x0800f835
 800f874:	0800f835 	.word	0x0800f835
 800f878:	0800f9b7 	.word	0x0800f9b7
 800f87c:	0800f8e3 	.word	0x0800f8e3
 800f880:	0800f971 	.word	0x0800f971
 800f884:	0800f835 	.word	0x0800f835
 800f888:	0800f835 	.word	0x0800f835
 800f88c:	0800f9d9 	.word	0x0800f9d9
 800f890:	0800f835 	.word	0x0800f835
 800f894:	0800f8e3 	.word	0x0800f8e3
 800f898:	0800f835 	.word	0x0800f835
 800f89c:	0800f835 	.word	0x0800f835
 800f8a0:	0800f979 	.word	0x0800f979
 800f8a4:	6833      	ldr	r3, [r6, #0]
 800f8a6:	1d1a      	adds	r2, r3, #4
 800f8a8:	681b      	ldr	r3, [r3, #0]
 800f8aa:	6032      	str	r2, [r6, #0]
 800f8ac:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f8b0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f8b4:	2301      	movs	r3, #1
 800f8b6:	e09c      	b.n	800f9f2 <_printf_i+0x1e6>
 800f8b8:	6833      	ldr	r3, [r6, #0]
 800f8ba:	6820      	ldr	r0, [r4, #0]
 800f8bc:	1d19      	adds	r1, r3, #4
 800f8be:	6031      	str	r1, [r6, #0]
 800f8c0:	0606      	lsls	r6, r0, #24
 800f8c2:	d501      	bpl.n	800f8c8 <_printf_i+0xbc>
 800f8c4:	681d      	ldr	r5, [r3, #0]
 800f8c6:	e003      	b.n	800f8d0 <_printf_i+0xc4>
 800f8c8:	0645      	lsls	r5, r0, #25
 800f8ca:	d5fb      	bpl.n	800f8c4 <_printf_i+0xb8>
 800f8cc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f8d0:	2d00      	cmp	r5, #0
 800f8d2:	da03      	bge.n	800f8dc <_printf_i+0xd0>
 800f8d4:	232d      	movs	r3, #45	@ 0x2d
 800f8d6:	426d      	negs	r5, r5
 800f8d8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f8dc:	4858      	ldr	r0, [pc, #352]	@ (800fa40 <_printf_i+0x234>)
 800f8de:	230a      	movs	r3, #10
 800f8e0:	e011      	b.n	800f906 <_printf_i+0xfa>
 800f8e2:	6821      	ldr	r1, [r4, #0]
 800f8e4:	6833      	ldr	r3, [r6, #0]
 800f8e6:	0608      	lsls	r0, r1, #24
 800f8e8:	f853 5b04 	ldr.w	r5, [r3], #4
 800f8ec:	d402      	bmi.n	800f8f4 <_printf_i+0xe8>
 800f8ee:	0649      	lsls	r1, r1, #25
 800f8f0:	bf48      	it	mi
 800f8f2:	b2ad      	uxthmi	r5, r5
 800f8f4:	2f6f      	cmp	r7, #111	@ 0x6f
 800f8f6:	4852      	ldr	r0, [pc, #328]	@ (800fa40 <_printf_i+0x234>)
 800f8f8:	6033      	str	r3, [r6, #0]
 800f8fa:	bf14      	ite	ne
 800f8fc:	230a      	movne	r3, #10
 800f8fe:	2308      	moveq	r3, #8
 800f900:	2100      	movs	r1, #0
 800f902:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f906:	6866      	ldr	r6, [r4, #4]
 800f908:	60a6      	str	r6, [r4, #8]
 800f90a:	2e00      	cmp	r6, #0
 800f90c:	db05      	blt.n	800f91a <_printf_i+0x10e>
 800f90e:	6821      	ldr	r1, [r4, #0]
 800f910:	432e      	orrs	r6, r5
 800f912:	f021 0104 	bic.w	r1, r1, #4
 800f916:	6021      	str	r1, [r4, #0]
 800f918:	d04b      	beq.n	800f9b2 <_printf_i+0x1a6>
 800f91a:	4616      	mov	r6, r2
 800f91c:	fbb5 f1f3 	udiv	r1, r5, r3
 800f920:	fb03 5711 	mls	r7, r3, r1, r5
 800f924:	5dc7      	ldrb	r7, [r0, r7]
 800f926:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f92a:	462f      	mov	r7, r5
 800f92c:	42bb      	cmp	r3, r7
 800f92e:	460d      	mov	r5, r1
 800f930:	d9f4      	bls.n	800f91c <_printf_i+0x110>
 800f932:	2b08      	cmp	r3, #8
 800f934:	d10b      	bne.n	800f94e <_printf_i+0x142>
 800f936:	6823      	ldr	r3, [r4, #0]
 800f938:	07df      	lsls	r7, r3, #31
 800f93a:	d508      	bpl.n	800f94e <_printf_i+0x142>
 800f93c:	6923      	ldr	r3, [r4, #16]
 800f93e:	6861      	ldr	r1, [r4, #4]
 800f940:	4299      	cmp	r1, r3
 800f942:	bfde      	ittt	le
 800f944:	2330      	movle	r3, #48	@ 0x30
 800f946:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f94a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f94e:	1b92      	subs	r2, r2, r6
 800f950:	6122      	str	r2, [r4, #16]
 800f952:	f8cd a000 	str.w	sl, [sp]
 800f956:	464b      	mov	r3, r9
 800f958:	aa03      	add	r2, sp, #12
 800f95a:	4621      	mov	r1, r4
 800f95c:	4640      	mov	r0, r8
 800f95e:	f7ff fee7 	bl	800f730 <_printf_common>
 800f962:	3001      	adds	r0, #1
 800f964:	d14a      	bne.n	800f9fc <_printf_i+0x1f0>
 800f966:	f04f 30ff 	mov.w	r0, #4294967295
 800f96a:	b004      	add	sp, #16
 800f96c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f970:	6823      	ldr	r3, [r4, #0]
 800f972:	f043 0320 	orr.w	r3, r3, #32
 800f976:	6023      	str	r3, [r4, #0]
 800f978:	4832      	ldr	r0, [pc, #200]	@ (800fa44 <_printf_i+0x238>)
 800f97a:	2778      	movs	r7, #120	@ 0x78
 800f97c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f980:	6823      	ldr	r3, [r4, #0]
 800f982:	6831      	ldr	r1, [r6, #0]
 800f984:	061f      	lsls	r7, r3, #24
 800f986:	f851 5b04 	ldr.w	r5, [r1], #4
 800f98a:	d402      	bmi.n	800f992 <_printf_i+0x186>
 800f98c:	065f      	lsls	r7, r3, #25
 800f98e:	bf48      	it	mi
 800f990:	b2ad      	uxthmi	r5, r5
 800f992:	6031      	str	r1, [r6, #0]
 800f994:	07d9      	lsls	r1, r3, #31
 800f996:	bf44      	itt	mi
 800f998:	f043 0320 	orrmi.w	r3, r3, #32
 800f99c:	6023      	strmi	r3, [r4, #0]
 800f99e:	b11d      	cbz	r5, 800f9a8 <_printf_i+0x19c>
 800f9a0:	2310      	movs	r3, #16
 800f9a2:	e7ad      	b.n	800f900 <_printf_i+0xf4>
 800f9a4:	4826      	ldr	r0, [pc, #152]	@ (800fa40 <_printf_i+0x234>)
 800f9a6:	e7e9      	b.n	800f97c <_printf_i+0x170>
 800f9a8:	6823      	ldr	r3, [r4, #0]
 800f9aa:	f023 0320 	bic.w	r3, r3, #32
 800f9ae:	6023      	str	r3, [r4, #0]
 800f9b0:	e7f6      	b.n	800f9a0 <_printf_i+0x194>
 800f9b2:	4616      	mov	r6, r2
 800f9b4:	e7bd      	b.n	800f932 <_printf_i+0x126>
 800f9b6:	6833      	ldr	r3, [r6, #0]
 800f9b8:	6825      	ldr	r5, [r4, #0]
 800f9ba:	6961      	ldr	r1, [r4, #20]
 800f9bc:	1d18      	adds	r0, r3, #4
 800f9be:	6030      	str	r0, [r6, #0]
 800f9c0:	062e      	lsls	r6, r5, #24
 800f9c2:	681b      	ldr	r3, [r3, #0]
 800f9c4:	d501      	bpl.n	800f9ca <_printf_i+0x1be>
 800f9c6:	6019      	str	r1, [r3, #0]
 800f9c8:	e002      	b.n	800f9d0 <_printf_i+0x1c4>
 800f9ca:	0668      	lsls	r0, r5, #25
 800f9cc:	d5fb      	bpl.n	800f9c6 <_printf_i+0x1ba>
 800f9ce:	8019      	strh	r1, [r3, #0]
 800f9d0:	2300      	movs	r3, #0
 800f9d2:	6123      	str	r3, [r4, #16]
 800f9d4:	4616      	mov	r6, r2
 800f9d6:	e7bc      	b.n	800f952 <_printf_i+0x146>
 800f9d8:	6833      	ldr	r3, [r6, #0]
 800f9da:	1d1a      	adds	r2, r3, #4
 800f9dc:	6032      	str	r2, [r6, #0]
 800f9de:	681e      	ldr	r6, [r3, #0]
 800f9e0:	6862      	ldr	r2, [r4, #4]
 800f9e2:	2100      	movs	r1, #0
 800f9e4:	4630      	mov	r0, r6
 800f9e6:	f7f0 fc9b 	bl	8000320 <memchr>
 800f9ea:	b108      	cbz	r0, 800f9f0 <_printf_i+0x1e4>
 800f9ec:	1b80      	subs	r0, r0, r6
 800f9ee:	6060      	str	r0, [r4, #4]
 800f9f0:	6863      	ldr	r3, [r4, #4]
 800f9f2:	6123      	str	r3, [r4, #16]
 800f9f4:	2300      	movs	r3, #0
 800f9f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f9fa:	e7aa      	b.n	800f952 <_printf_i+0x146>
 800f9fc:	6923      	ldr	r3, [r4, #16]
 800f9fe:	4632      	mov	r2, r6
 800fa00:	4649      	mov	r1, r9
 800fa02:	4640      	mov	r0, r8
 800fa04:	47d0      	blx	sl
 800fa06:	3001      	adds	r0, #1
 800fa08:	d0ad      	beq.n	800f966 <_printf_i+0x15a>
 800fa0a:	6823      	ldr	r3, [r4, #0]
 800fa0c:	079b      	lsls	r3, r3, #30
 800fa0e:	d413      	bmi.n	800fa38 <_printf_i+0x22c>
 800fa10:	68e0      	ldr	r0, [r4, #12]
 800fa12:	9b03      	ldr	r3, [sp, #12]
 800fa14:	4298      	cmp	r0, r3
 800fa16:	bfb8      	it	lt
 800fa18:	4618      	movlt	r0, r3
 800fa1a:	e7a6      	b.n	800f96a <_printf_i+0x15e>
 800fa1c:	2301      	movs	r3, #1
 800fa1e:	4632      	mov	r2, r6
 800fa20:	4649      	mov	r1, r9
 800fa22:	4640      	mov	r0, r8
 800fa24:	47d0      	blx	sl
 800fa26:	3001      	adds	r0, #1
 800fa28:	d09d      	beq.n	800f966 <_printf_i+0x15a>
 800fa2a:	3501      	adds	r5, #1
 800fa2c:	68e3      	ldr	r3, [r4, #12]
 800fa2e:	9903      	ldr	r1, [sp, #12]
 800fa30:	1a5b      	subs	r3, r3, r1
 800fa32:	42ab      	cmp	r3, r5
 800fa34:	dcf2      	bgt.n	800fa1c <_printf_i+0x210>
 800fa36:	e7eb      	b.n	800fa10 <_printf_i+0x204>
 800fa38:	2500      	movs	r5, #0
 800fa3a:	f104 0619 	add.w	r6, r4, #25
 800fa3e:	e7f5      	b.n	800fa2c <_printf_i+0x220>
 800fa40:	0800fbf5 	.word	0x0800fbf5
 800fa44:	0800fc06 	.word	0x0800fc06

0800fa48 <memmove>:
 800fa48:	4288      	cmp	r0, r1
 800fa4a:	b510      	push	{r4, lr}
 800fa4c:	eb01 0402 	add.w	r4, r1, r2
 800fa50:	d902      	bls.n	800fa58 <memmove+0x10>
 800fa52:	4284      	cmp	r4, r0
 800fa54:	4623      	mov	r3, r4
 800fa56:	d807      	bhi.n	800fa68 <memmove+0x20>
 800fa58:	1e43      	subs	r3, r0, #1
 800fa5a:	42a1      	cmp	r1, r4
 800fa5c:	d008      	beq.n	800fa70 <memmove+0x28>
 800fa5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fa62:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fa66:	e7f8      	b.n	800fa5a <memmove+0x12>
 800fa68:	4402      	add	r2, r0
 800fa6a:	4601      	mov	r1, r0
 800fa6c:	428a      	cmp	r2, r1
 800fa6e:	d100      	bne.n	800fa72 <memmove+0x2a>
 800fa70:	bd10      	pop	{r4, pc}
 800fa72:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800fa76:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800fa7a:	e7f7      	b.n	800fa6c <memmove+0x24>

0800fa7c <_sbrk_r>:
 800fa7c:	b538      	push	{r3, r4, r5, lr}
 800fa7e:	4d06      	ldr	r5, [pc, #24]	@ (800fa98 <_sbrk_r+0x1c>)
 800fa80:	2300      	movs	r3, #0
 800fa82:	4604      	mov	r4, r0
 800fa84:	4608      	mov	r0, r1
 800fa86:	602b      	str	r3, [r5, #0]
 800fa88:	f7f2 fd62 	bl	8002550 <_sbrk>
 800fa8c:	1c43      	adds	r3, r0, #1
 800fa8e:	d102      	bne.n	800fa96 <_sbrk_r+0x1a>
 800fa90:	682b      	ldr	r3, [r5, #0]
 800fa92:	b103      	cbz	r3, 800fa96 <_sbrk_r+0x1a>
 800fa94:	6023      	str	r3, [r4, #0]
 800fa96:	bd38      	pop	{r3, r4, r5, pc}
 800fa98:	24000c20 	.word	0x24000c20

0800fa9c <_realloc_r>:
 800fa9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800faa0:	4607      	mov	r7, r0
 800faa2:	4614      	mov	r4, r2
 800faa4:	460d      	mov	r5, r1
 800faa6:	b921      	cbnz	r1, 800fab2 <_realloc_r+0x16>
 800faa8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800faac:	4611      	mov	r1, r2
 800faae:	f7ff bc5b 	b.w	800f368 <_malloc_r>
 800fab2:	b92a      	cbnz	r2, 800fac0 <_realloc_r+0x24>
 800fab4:	f7ff fbec 	bl	800f290 <_free_r>
 800fab8:	4625      	mov	r5, r4
 800faba:	4628      	mov	r0, r5
 800fabc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fac0:	f000 f81a 	bl	800faf8 <_malloc_usable_size_r>
 800fac4:	4284      	cmp	r4, r0
 800fac6:	4606      	mov	r6, r0
 800fac8:	d802      	bhi.n	800fad0 <_realloc_r+0x34>
 800faca:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800face:	d8f4      	bhi.n	800faba <_realloc_r+0x1e>
 800fad0:	4621      	mov	r1, r4
 800fad2:	4638      	mov	r0, r7
 800fad4:	f7ff fc48 	bl	800f368 <_malloc_r>
 800fad8:	4680      	mov	r8, r0
 800fada:	b908      	cbnz	r0, 800fae0 <_realloc_r+0x44>
 800fadc:	4645      	mov	r5, r8
 800fade:	e7ec      	b.n	800faba <_realloc_r+0x1e>
 800fae0:	42b4      	cmp	r4, r6
 800fae2:	4622      	mov	r2, r4
 800fae4:	4629      	mov	r1, r5
 800fae6:	bf28      	it	cs
 800fae8:	4632      	movcs	r2, r6
 800faea:	f7ff fbc3 	bl	800f274 <memcpy>
 800faee:	4629      	mov	r1, r5
 800faf0:	4638      	mov	r0, r7
 800faf2:	f7ff fbcd 	bl	800f290 <_free_r>
 800faf6:	e7f1      	b.n	800fadc <_realloc_r+0x40>

0800faf8 <_malloc_usable_size_r>:
 800faf8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fafc:	1f18      	subs	r0, r3, #4
 800fafe:	2b00      	cmp	r3, #0
 800fb00:	bfbc      	itt	lt
 800fb02:	580b      	ldrlt	r3, [r1, r0]
 800fb04:	18c0      	addlt	r0, r0, r3
 800fb06:	4770      	bx	lr

0800fb08 <_init>:
 800fb08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb0a:	bf00      	nop
 800fb0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fb0e:	bc08      	pop	{r3}
 800fb10:	469e      	mov	lr, r3
 800fb12:	4770      	bx	lr

0800fb14 <_fini>:
 800fb14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb16:	bf00      	nop
 800fb18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fb1a:	bc08      	pop	{r3}
 800fb1c:	469e      	mov	lr, r3
 800fb1e:	4770      	bx	lr
