// Seed: 3577829769
module module_0 #(
    parameter id_2 = 32'd2,
    parameter id_3 = 32'd88
);
  reg id_1, _id_2, _id_3, id_4, id_5, id_6, id_7;
  logic [7:0][id_2 : 1] id_8;
  assign id_6 = 1;
  id_9 :
  assert property (@(posedge id_1) 1'd0)
  else begin : LABEL_0
    id_1 <= id_8[1**id_3];
    id_1 = id_1;
  end
  logic id_10;
  assign id_1 = id_9;
  assign id_3 = id_1;
  wire [-1 'b0 : 1 'b0] id_11;
  wire id_12;
  assign id_5 = -1 | -1 | -1'b0 & id_5(-1);
  wire  id_13;
  logic id_14;
  ;
  logic id_15;
  wire  id_16;
  wire  id_17;
  ;
endmodule
module module_1 (
    output tri1  id_0,
    output tri   id_1,
    input  uwire id_2,
    output wor   id_3,
    input  uwire id_4,
    input  tri0  id_5
);
  wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
endmodule
