{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543310527821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543310527829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 10:22:07 2018 " "Processing started: Tue Nov 27 10:22:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543310527829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310527829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAX1000 -c MAX1000 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAX1000 -c MAX1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310527830 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543310528111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543310528111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AC_MOTOR/AC_MOTOR.v 1 1 " "Found 1 design units, including 1 entities, in source file src/AC_MOTOR/AC_MOTOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC_MOTOR " "Found entity 1: AC_MOTOR" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAX1000.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MAX1000.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAX1000 " "Found entity 1: MAX1000" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/PLL/PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file src/PLL/PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "src/PLL/PLL.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/PLL/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538041 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/FLOATING_POINT/CONST_SGL/CONST_INT.v " "Can't analyze file -- file src/FLOATING_POINT/CONST_SGL/CONST_INT.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543310538042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SPI/HOST/SPI_HOST.v 2 2 " "Found 2 design units, including 2 entities, in source file src/SPI/HOST/SPI_HOST.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_HOST " "Found entity 1: SPI_HOST" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538042 ""} { "Info" "ISGN_ENTITY_NAME" "2 SPI_INP_FILTER_HOST " "Found entity 2: SPI_INP_FILTER_HOST" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/DC_MOTOR/DC_MOTOR.v 1 1 " "Found 1 design units, including 1 entities, in source file src/DC_MOTOR/DC_MOTOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 DC_MOTOR " "Found entity 1: DC_MOTOR" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/DC_MOTOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/CLOCK/GENERATOR/CLOCK_GENERATOR.v 1 1 " "Found 1 design units, including 1 entities, in source file src/CLOCK/GENERATOR/CLOCK_GENERATOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_GENERATOR " "Found entity 1: CLOCK_GENERATOR" {  } { { "src/CLOCK/GENERATOR/CLOCK_GENERATOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/CLOCK/GENERATOR/CLOCK_GENERATOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_MCP3201 " "Found entity 1: ADC_MCP3201" {  } { { "src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v 1 1 " "Found 1 design units, including 1 entities, in source file src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIG_INP_FILTER " "Found entity 1: DIG_INP_FILTER" {  } { { "src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RGB/RGB_PL9823/RGB_PL9823.v 1 1 " "Found 1 design units, including 1 entities, in source file src/RGB/RGB_PL9823/RGB_PL9823.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_PL9823 " "Found entity 1: RGB_PL9823" {  } { { "src/RGB/RGB_PL9823/RGB_PL9823.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_MCP4921 " "Found entity 1: DAC_MCP4921" {  } { { "src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SPI/ZUWEISUNG/ZUWEISUNG.v 4 4 " "Found 4 design units, including 4 entities, in source file src/SPI/ZUWEISUNG/ZUWEISUNG.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_IN_VAR_FT2232 " "Found entity 1: DATA_IN_VAR_FT2232" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538048 ""} { "Info" "ISGN_ENTITY_NAME" "2 DATA_OUT_VAR_FT2232 " "Found entity 2: DATA_OUT_VAR_FT2232" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538048 ""} { "Info" "ISGN_ENTITY_NAME" "3 DATA_IN_VAR_RPI " "Found entity 3: DATA_IN_VAR_RPI" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538048 ""} { "Info" "ISGN_ENTITY_NAME" "4 DATA_OUT_VAR_RPI " "Found entity 4: DATA_OUT_VAR_RPI" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/TOOLBOX/SEL/SEL.v 3 3 " "Found 3 design units, including 3 entities, in source file src/TOOLBOX/SEL/SEL.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEL_SPI_INPUT " "Found entity 1: SEL_SPI_INPUT" {  } { { "src/TOOLBOX/SEL/SEL.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/SEL/SEL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538049 ""} { "Info" "ISGN_ENTITY_NAME" "2 SEL_1_BIT " "Found entity 2: SEL_1_BIT" {  } { { "src/TOOLBOX/SEL/SEL.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/SEL/SEL.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538049 ""} { "Info" "ISGN_ENTITY_NAME" "3 SEL_12_BIT " "Found entity 3: SEL_12_BIT" {  } { { "src/TOOLBOX/SEL/SEL.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/SEL/SEL.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/TOOLBOX/MAX/MAX.v 1 1 " "Found 1 design units, including 1 entities, in source file src/TOOLBOX/MAX/MAX.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX_12_BIT " "Found entity 1: MAX_12_BIT" {  } { { "src/TOOLBOX/MAX/MAX.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/MAX/MAX.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/CLOCK/WDT/WDT.v 1 1 " "Found 1 design units, including 1 entities, in source file src/CLOCK/WDT/WDT.v" { { "Info" "ISGN_ENTITY_NAME" "1 WDT " "Found entity 1: WDT" {  } { { "src/CLOCK/WDT/WDT.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/CLOCK/WDT/WDT.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BLOCK_DIAGRAM " "Found entity 1: BLOCK_DIAGRAM" {  } { { "src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/BASIS/VERILOG/GLUE_LOGIC/GLUE_LOGIC.v 1 1 " "Found 1 design units, including 1 entities, in source file src/BASIS/VERILOG/GLUE_LOGIC/GLUE_LOGIC.v" { { "Info" "ISGN_ENTITY_NAME" "1 GLUE_LOGIC " "Found entity 1: GLUE_LOGIC" {  } { { "src/BASIS/VERILOG/GLUE_LOGIC/GLUE_LOGIC.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/BASIS/VERILOG/GLUE_LOGIC/GLUE_LOGIC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_MCP3201_MOV_AVG " "Found entity 1: ADC_MCP3201_MOV_AVG" {  } { { "src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/APP_TIMER/APP_TIMER.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/APP_TIMER/APP_TIMER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 APP_TIMER " "Found entity 1: APP_TIMER" {  } { { "src/APP_TIMER/APP_TIMER.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/APP_TIMER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/APP_TIMER/TIMER_APP.v 2 2 " "Found 2 design units, including 2 entities, in source file src/APP_TIMER/TIMER_APP.v" { { "Info" "ISGN_ENTITY_NAME" "1 TIMER_APP " "Found entity 1: TIMER_APP" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538053 ""} { "Info" "ISGN_ENTITY_NAME" "2 HEX_SEG_7 " "Found entity 2: HEX_SEG_7" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538053 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/APP_TIMER/HEX_SEG_7.v " "Can't analyze file -- file src/APP_TIMER/HEX_SEG_7.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543310538054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/APP_IO_EXPANDER/APP_IO_EXPANDER.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/APP_IO_EXPANDER/APP_IO_EXPANDER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 APP_IO_EXPANDER " "Found entity 1: APP_IO_EXPANDER" {  } { { "src/APP_IO_EXPANDER/APP_IO_EXPANDER.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/APP_IO_EXPANDER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538055 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 CLIENT_MCP23S17.v(59) " "Verilog HDL Expression warning at CLIENT_MCP23S17.v(59): truncated literal to match 5 bits" {  } { { "src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543310538056 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK_COUNTER clk_counter CLIENT_MCP23S17.v(229) " "Verilog HDL Declaration information at CLIENT_MCP23S17.v(229): object \"CLK_COUNTER\" differs only in case from object \"clk_counter\" in the same scope" {  } { { "src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" 229 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543310538056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v 3 3 " "Found 3 design units, including 3 entities, in source file src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLIENT_MCP23S17 " "Found entity 1: CLIENT_MCP23S17" {  } { { "src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538057 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHIFTER_24_BIT " "Found entity 2: SHIFTER_24_BIT" {  } { { "src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538057 ""} { "Info" "ISGN_ENTITY_NAME" "3 SPI_INP_FILTER_CLIENT " "Found entity 3: SPI_INP_FILTER_CLIENT" {  } { { "src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/APP_IO_EXPANDER/IO16_VERILOG/IO16_VERILOG.v 1 1 " "Found 1 design units, including 1 entities, in source file src/APP_IO_EXPANDER/IO16_VERILOG/IO16_VERILOG.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO16_VERILOG " "Found entity 1: IO16_VERILOG" {  } { { "src/APP_IO_EXPANDER/IO16_VERILOG/IO16_VERILOG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/IO16_VERILOG/IO16_VERILOG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM_START.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM_START.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BLOCK_DIAGRAM_START " "Found entity 1: BLOCK_DIAGRAM_START" {  } { { "src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM_START.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM_START.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/BASIS/VERILOG/TEST/TEST.v 1 1 " "Found 1 design units, including 1 entities, in source file src/BASIS/VERILOG/TEST/TEST.v" { { "Info" "ISGN_ENTITY_NAME" "1 TEST " "Found entity 1: TEST" {  } { { "src/BASIS/VERILOG/TEST/TEST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/BASIS/VERILOG/TEST/TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v 2 2 " "Found 2 design units, including 2 entities, in source file src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" { { "Info" "ISGN_ENTITY_NAME" "1 QUADRATUR_ENCODER " "Found entity 1: QUADRATUR_ENCODER" {  } { { "src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538059 ""} { "Info" "ISGN_ENTITY_NAME" "2 ENC_INP_FILTER " "Found entity 2: ENC_INP_FILTER" {  } { { "src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/QUADRATUR_ENCODER/SIMPLE/QUADRATUR_ENCODER_SIMPLE.v 1 1 " "Found 1 design units, including 1 entities, in source file src/QUADRATUR_ENCODER/SIMPLE/QUADRATUR_ENCODER_SIMPLE.v" { { "Info" "ISGN_ENTITY_NAME" "1 QUADRATUR_ENCODER_SIMPLE " "Found entity 1: QUADRATUR_ENCODER_SIMPLE" {  } { { "src/QUADRATUR_ENCODER/SIMPLE/QUADRATUR_ENCODER_SIMPLE.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/SIMPLE/QUADRATUR_ENCODER_SIMPLE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538060 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MAX1000_SPI.bdf " "Can't analyze file -- file MAX1000_SPI.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543310538060 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/BASIS/VERILOG/DEMO/DEMO.v " "Can't analyze file -- file src/BASIS/VERILOG/DEMO/DEMO.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543310538061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/DEMO/DEMO.v 1 1 " "Found 1 design units, including 1 entities, in source file src/DEMO/DEMO.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEMO " "Found entity 1: DEMO" {  } { { "src/DEMO/DEMO.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/DEMO/DEMO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAX1000_DEMO.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MAX1000_DEMO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAX1000_DEMO " "Found entity 1: MAX1000_DEMO" {  } { { "MAX1000_DEMO.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000_DEMO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/DEMO/ZUWEISUNG_SPI_DEMO.v 2 2 " "Found 2 design units, including 2 entities, in source file src/DEMO/ZUWEISUNG_SPI_DEMO.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_IN_VAR_RPI_DEMO " "Found entity 1: DATA_IN_VAR_RPI_DEMO" {  } { { "src/DEMO/ZUWEISUNG_SPI_DEMO.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/DEMO/ZUWEISUNG_SPI_DEMO.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538063 ""} { "Info" "ISGN_ENTITY_NAME" "2 DATA_OUT_VAR_RPI_DEMO " "Found entity 2: DATA_OUT_VAR_RPI_DEMO" {  } { { "src/DEMO/ZUWEISUNG_SPI_DEMO.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/DEMO/ZUWEISUNG_SPI_DEMO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RGB/RGB_PL9823/RGB_PL9823_OFF.v 1 1 " "Found 1 design units, including 1 entities, in source file src/RGB/RGB_PL9823/RGB_PL9823_OFF.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_PL9823_OFF " "Found entity 1: RGB_PL9823_OFF" {  } { { "src/RGB/RGB_PL9823/RGB_PL9823_OFF.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823_OFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SPI_CS_OUT SPI_HOST.v(50) " "Verilog HDL Implicit Net warning at SPI_HOST.v(50): created implicit net for \"SPI_CS_OUT\"" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi_miso_filter CLIENT_MCP23S17.v(56) " "Verilog HDL Implicit Net warning at CLIENT_MCP23S17.v(56): created implicit net for \"spi_miso_filter\"" {  } { { "src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538064 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAX1000 " "Elaborating entity \"MAX1000\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543310538142 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "J4_P3 " "Pin \"J4_P3\" not connected" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1464 -256 -80 1480 "J4_P3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1543310538178 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "J4_P2 " "Pin \"J4_P2\" not connected" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1448 -256 -80 1464 "J4_P2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1543310538179 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BDBUS4 " "Pin \"BDBUS4\" not connected" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1576 -256 -80 1592 "BDBUS4" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1543310538179 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "BDBUS5 " "Pin \"BDBUS5\" not connected" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1552 -256 -80 1568 "BDBUS5" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1543310538179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB_PL9823 RGB_PL9823:rgb_pl_9823 " "Elaborating entity \"RGB_PL9823\" for hierarchy \"RGB_PL9823:rgb_pl_9823\"" {  } { { "MAX1000.bdf" "rgb_pl_9823" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 888 1240 1440 1096 "rgb_pl_9823" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538187 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 RGB_PL9823.v(37) " "Verilog HDL assignment warning at RGB_PL9823.v(37): truncated value with size 32 to match size of target (12)" {  } { { "src/RGB/RGB_PL9823/RGB_PL9823.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538189 "|MAX1000|RGB_PL9823:rgb_pl_9823"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 RGB_PL9823.v(71) " "Verilog HDL assignment warning at RGB_PL9823.v(71): truncated value with size 32 to match size of target (12)" {  } { { "src/RGB/RGB_PL9823/RGB_PL9823.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538189 "|MAX1000|RGB_PL9823:rgb_pl_9823"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 RGB_PL9823.v(75) " "Verilog HDL assignment warning at RGB_PL9823.v(75): truncated value with size 32 to match size of target (8)" {  } { { "src/RGB/RGB_PL9823/RGB_PL9823.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538189 "|MAX1000|RGB_PL9823:rgb_pl_9823"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"PLL:pll\"" {  } { { "MAX1000.bdf" "pll" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 136 -144 96 288 "pll" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\"" {  } { { "src/PLL/PLL.v" "altpll_component" { Text "/home/mschwarz/fhnw/pro5/fpga/src/PLL/PLL.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:pll\|altpll:altpll_component\"" {  } { { "src/PLL/PLL.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/PLL/PLL.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 6 " "Parameter \"clk0_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310538252 ""}  } { { "src/PLL/PLL.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/PLL/PLL.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543310538252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/PLL_altpll.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/PLL_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310538293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310538293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/mschwarz/fhnw/software/intelFPGA/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_OUT_VAR_RPI DATA_OUT_VAR_RPI:data_out_var_rpi " "Elaborating entity \"DATA_OUT_VAR_RPI\" for hierarchy \"DATA_OUT_VAR_RPI:data_out_var_rpi\"" {  } { { "MAX1000.bdf" "data_out_var_rpi" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 144 1168 1464 832 "data_out_var_rpi" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_HOST SPI_HOST:spi_host_rpi " "Elaborating entity \"SPI_HOST\" for hierarchy \"SPI_HOST:spi_host_rpi\"" {  } { { "MAX1000.bdf" "spi_host_rpi" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 112 808 1072 256 "spi_host_rpi" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538296 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SPI_CS_OUT SPI_HOST.v(50) " "Verilog HDL or VHDL warning at SPI_HOST.v(50): object \"SPI_CS_OUT\" assigned a value but never read" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543310538304 "|MAX1000|SPI_HOST:spi_host_rpi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST.v(121) " "Verilog HDL assignment warning at SPI_HOST.v(121): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538304 "|MAX1000|SPI_HOST:spi_host_rpi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST.v(195) " "Verilog HDL assignment warning at SPI_HOST.v(195): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538304 "|MAX1000|SPI_HOST:spi_host_rpi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST.v(200) " "Verilog HDL assignment warning at SPI_HOST.v(200): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538304 "|MAX1000|SPI_HOST:spi_host_rpi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST.v(207) " "Verilog HDL assignment warning at SPI_HOST.v(207): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538304 "|MAX1000|SPI_HOST:spi_host_rpi"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SPI_HOST.v(217) " "Verilog HDL assignment warning at SPI_HOST.v(217): truncated value with size 32 to match size of target (12)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538304 "|MAX1000|SPI_HOST:spi_host_rpi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_INP_FILTER_HOST SPI_HOST:spi_host_rpi\|SPI_INP_FILTER_HOST:spi_inp_filter_cs " "Elaborating entity \"SPI_INP_FILTER_HOST\" for hierarchy \"SPI_HOST:spi_host_rpi\|SPI_INP_FILTER_HOST:spi_inp_filter_cs\"" {  } { { "src/SPI/HOST/SPI_HOST.v" "spi_inp_filter_cs" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538304 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_HOST.v(245) " "Verilog HDL assignment warning at SPI_HOST.v(245): truncated value with size 32 to match size of target (5)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538305 "|MAX1000|SPI_HOST:spi_host_rpi|SPI_INP_FILTER_HOST:spi_inp_filter_cs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 SPI_HOST.v(250) " "Verilog HDL assignment warning at SPI_HOST.v(250): truncated value with size 32 to match size of target (5)" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538305 "|MAX1000|SPI_HOST:spi_host_rpi|SPI_INP_FILTER_HOST:spi_inp_filter_cs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WDT WDT:wdt " "Elaborating entity \"WDT\" for hierarchy \"WDT:wdt\"" {  } { { "MAX1000.bdf" "wdt" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 320 808 1008 432 "wdt" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538307 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 WDT.v(48) " "Verilog HDL assignment warning at WDT.v(48): truncated value with size 32 to match size of target (16)" {  } { { "src/CLOCK/WDT/WDT.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/CLOCK/WDT/WDT.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538307 "|MAX1000|WDT:wdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_GENERATOR CLOCK_GENERATOR:clock_generator " "Elaborating entity \"CLOCK_GENERATOR\" for hierarchy \"CLOCK_GENERATOR:clock_generator\"" {  } { { "MAX1000.bdf" "clock_generator" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 528 808 1000 800 "clock_generator" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_IN_VAR_RPI DATA_IN_VAR_RPI:data_in_var_rpi " "Elaborating entity \"DATA_IN_VAR_RPI\" for hierarchy \"DATA_IN_VAR_RPI:data_in_var_rpi\"" {  } { { "MAX1000.bdf" "data_in_var_rpi" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 208 416 712 736 "data_in_var_rpi" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538312 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATA\[175..152\] ZUWEISUNG.v(102) " "Output port \"DATA\[175..152\]\" at ZUWEISUNG.v(102) has no driver" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543310538313 "|MAX1000|DATA_IN_VAR_RPI:data_in_var_rpi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATA\[51..48\] ZUWEISUNG.v(102) " "Output port \"DATA\[51..48\]\" at ZUWEISUNG.v(102) has no driver" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543310538313 "|MAX1000|DATA_IN_VAR_RPI:data_in_var_rpi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATA\[35..32\] ZUWEISUNG.v(102) " "Output port \"DATA\[35..32\]\" at ZUWEISUNG.v(102) has no driver" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543310538313 "|MAX1000|DATA_IN_VAR_RPI:data_in_var_rpi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATA\[19..16\] ZUWEISUNG.v(102) " "Output port \"DATA\[19..16\]\" at ZUWEISUNG.v(102) has no driver" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543310538314 "|MAX1000|DATA_IN_VAR_RPI:data_in_var_rpi"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATA\[3..0\] ZUWEISUNG.v(102) " "Output port \"DATA\[3..0\]\" at ZUWEISUNG.v(102) has no driver" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543310538314 "|MAX1000|DATA_IN_VAR_RPI:data_in_var_rpi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QUADRATUR_ENCODER QUADRATUR_ENCODER:quadratur_encoder " "Elaborating entity \"QUADRATUR_ENCODER\" for hierarchy \"QUADRATUR_ENCODER:quadratur_encoder\"" {  } { { "MAX1000.bdf" "quadratur_encoder" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 856 592 800 1000 "quadratur_encoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538314 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "latch_re QUADRATUR_ENCODER.v(24) " "Verilog HDL or VHDL warning at QUADRATUR_ENCODER.v(24): object \"latch_re\" assigned a value but never read" {  } { { "src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543310538317 "|MAX1000|QUADRATUR_ENCODER:quadratur_encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ENC_INP_FILTER QUADRATUR_ENCODER:quadratur_encoder\|ENC_INP_FILTER:enc_inp_filter_a " "Elaborating entity \"ENC_INP_FILTER\" for hierarchy \"QUADRATUR_ENCODER:quadratur_encoder\|ENC_INP_FILTER:enc_inp_filter_a\"" {  } { { "src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" "enc_inp_filter_a" { Text "/home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538318 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 QUADRATUR_ENCODER.v(130) " "Verilog HDL assignment warning at QUADRATUR_ENCODER.v(130): truncated value with size 32 to match size of target (5)" {  } { { "src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538318 "|MAX1000|QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 QUADRATUR_ENCODER.v(135) " "Verilog HDL assignment warning at QUADRATUR_ENCODER.v(135): truncated value with size 32 to match size of target (5)" {  } { { "src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538318 "|MAX1000|QUADRATUR_ENCODER:quadratur_encoder|ENC_INP_FILTER:enc_inp_filter_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QUADRATUR_ENCODER_SIMPLE QUADRATUR_ENCODER_SIMPLE:quadratur_encoder_simple " "Elaborating entity \"QUADRATUR_ENCODER_SIMPLE\" for hierarchy \"QUADRATUR_ENCODER_SIMPLE:quadratur_encoder_simple\"" {  } { { "MAX1000.bdf" "quadratur_encoder_simple" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1016 584 792 1128 "quadratur_encoder_simple" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIG_INP_FILTER DIG_INP_FILTER:dig_inp_filter_qe_a " "Elaborating entity \"DIG_INP_FILTER\" for hierarchy \"DIG_INP_FILTER:dig_inp_filter_qe_a\"" {  } { { "MAX1000.bdf" "dig_inp_filter_qe_a" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1616 -168 -24 1696 "dig_inp_filter_qe_a" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538322 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DIG_INP_FILTER.v(25) " "Verilog HDL assignment warning at DIG_INP_FILTER.v(25): truncated value with size 32 to match size of target (5)" {  } { { "src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538323 "|MAX1000|DIG_INP_FILTER:dig_inp_filter_qe_a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 DIG_INP_FILTER.v(30) " "Verilog HDL assignment warning at DIG_INP_FILTER.v(30): truncated value with size 32 to match size of target (5)" {  } { { "src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538323 "|MAX1000|DIG_INP_FILTER:dig_inp_filter_qe_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TEST TEST:verilog_test " "Elaborating entity \"TEST\" for hierarchy \"TEST:verilog_test\"" {  } { { "MAX1000.bdf" "verilog_test" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 792 -152 80 1096 "verilog_test" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538324 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IN8fe TEST.v(32) " "Verilog HDL or VHDL warning at TEST.v(32): object \"IN8fe\" assigned a value but never read" {  } { { "src/BASIS/VERILOG/TEST/TEST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/BASIS/VERILOG/TEST/TEST.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543310538325 "|MAX1000|TEST:verilog_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IN9fe TEST.v(33) " "Verilog HDL or VHDL warning at TEST.v(33): object \"IN9fe\" assigned a value but never read" {  } { { "src/BASIS/VERILOG/TEST/TEST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/BASIS/VERILOG/TEST/TEST.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543310538325 "|MAX1000|TEST:verilog_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TEST.v(62) " "Verilog HDL assignment warning at TEST.v(62): truncated value with size 32 to match size of target (8)" {  } { { "src/BASIS/VERILOG/TEST/TEST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/BASIS/VERILOG/TEST/TEST.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538325 "|MAX1000|TEST:verilog_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TEST.v(63) " "Verilog HDL assignment warning at TEST.v(63): truncated value with size 32 to match size of target (8)" {  } { { "src/BASIS/VERILOG/TEST/TEST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/BASIS/VERILOG/TEST/TEST.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538325 "|MAX1000|TEST:verilog_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GLUE_LOGIC GLUE_LOGIC:verilog_glue_logic " "Elaborating entity \"GLUE_LOGIC\" for hierarchy \"GLUE_LOGIC:verilog_glue_logic\"" {  } { { "MAX1000.bdf" "verilog_glue_logic" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 584 -144 32 760 "verilog_glue_logic" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BLOCK_DIAGRAM BLOCK_DIAGRAM:block_diagram " "Elaborating entity \"BLOCK_DIAGRAM\" for hierarchy \"BLOCK_DIAGRAM:block_diagram\"" {  } { { "MAX1000.bdf" "block_diagram" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 400 -144 8 560 "block_diagram" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538327 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK_1Hz " "Pin \"CLK_1Hz\" not connected" {  } { { "src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf" { { 72 184 352 88 "CLK_1Hz" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1543310538328 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK_1MHz " "Pin \"CLK_1MHz\" not connected" {  } { { "src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf" { { 96 184 352 112 "CLK_1MHz" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1543310538328 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CLK " "Pin \"CLK\" not connected" {  } { { "src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf" { { 48 184 352 64 "CLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1543310538328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_MCP3201_MOV_AVG ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg " "Elaborating entity \"ADC_MCP3201_MOV_AVG\" for hierarchy \"ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg\"" {  } { { "MAX1000.bdf" "adc_mcp3201_u4_mov_avg" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1120 1240 1448 1232 "adc_mcp3201_u4_mov_avg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ADC_MCP3201_MOV_AVG.v(74) " "Verilog HDL assignment warning at ADC_MCP3201_MOV_AVG.v(74): truncated value with size 32 to match size of target (12)" {  } { { "src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538331 "|MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ADC_MCP3201_MOV_AVG.v(78) " "Verilog HDL assignment warning at ADC_MCP3201_MOV_AVG.v(78): truncated value with size 32 to match size of target (12)" {  } { { "src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538331 "|MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ADC_MCP3201_MOV_AVG.v(86) " "Verilog HDL assignment warning at ADC_MCP3201_MOV_AVG.v(86): truncated value with size 32 to match size of target (11)" {  } { { "src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538331 "|MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ADC_MCP3201_MOV_AVG.v(109) " "Verilog HDL assignment warning at ADC_MCP3201_MOV_AVG.v(109): truncated value with size 32 to match size of target (6)" {  } { { "src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538331 "|MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_MCP3201_MOV_AVG.v(123) " "Verilog HDL assignment warning at ADC_MCP3201_MOV_AVG.v(123): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538331 "|MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC_MCP3201 ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg\|ADC_MCP3201:adc_mcp3201 " "Elaborating entity \"ADC_MCP3201\" for hierarchy \"ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg\|ADC_MCP3201:adc_mcp3201\"" {  } { { "src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" "adc_mcp3201" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538331 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ADC_MCP3201.v(48) " "Verilog HDL assignment warning at ADC_MCP3201.v(48): truncated value with size 32 to match size of target (12)" {  } { { "src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538332 "|MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ADC_MCP3201.v(69) " "Verilog HDL assignment warning at ADC_MCP3201.v(69): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538332 "|MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 ADC_MCP3201.v(81) " "Verilog HDL assignment warning at ADC_MCP3201.v(81): truncated value with size 32 to match size of target (12)" {  } { { "src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538332 "|MAX1000|ADC_MCP3201_MOV_AVG:adc_mcp3201_u4_mov_avg|ADC_MCP3201:adc_mcp3201"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AC_MOTOR AC_MOTOR:inst2 " "Elaborating entity \"AC_MOTOR\" for hierarchy \"AC_MOTOR:inst2\"" {  } { { "MAX1000.bdf" "inst2" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1584 528 776 1760 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538333 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp_amplitude AC_MOTOR.v(29) " "Verilog HDL or VHDL warning at AC_MOTOR.v(29): object \"temp_amplitude\" assigned a value but never read" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543310538335 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_cmp_temp AC_MOTOR.v(33) " "Verilog HDL or VHDL warning at AC_MOTOR.v(33): object \"adc_cmp_temp\" assigned a value but never read" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543310538335 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adc_temp AC_MOTOR.v(34) " "Verilog HDL or VHDL warning at AC_MOTOR.v(34): object \"adc_temp\" assigned a value but never read" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543310538335 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_adc AC_MOTOR.v(35) " "Verilog HDL or VHDL warning at AC_MOTOR.v(35): object \"en_adc\" assigned a value but never read" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543310538335 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctr_adc_latch AC_MOTOR.v(38) " "Verilog HDL or VHDL warning at AC_MOTOR.v(38): object \"ctr_adc_latch\" assigned a value but never read" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543310538335 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 AC_MOTOR.v(88) " "Verilog HDL assignment warning at AC_MOTOR.v(88): truncated value with size 32 to match size of target (12)" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538335 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 AC_MOTOR.v(100) " "Verilog HDL assignment warning at AC_MOTOR.v(100): truncated value with size 32 to match size of target (12)" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538335 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 AC_MOTOR.v(104) " "Verilog HDL assignment warning at AC_MOTOR.v(104): truncated value with size 32 to match size of target (12)" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538335 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 AC_MOTOR.v(117) " "Verilog HDL assignment warning at AC_MOTOR.v(117): truncated value with size 32 to match size of target (12)" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538335 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 AC_MOTOR.v(118) " "Verilog HDL assignment warning at AC_MOTOR.v(118): truncated value with size 32 to match size of target (12)" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538335 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.data_a 0 AC_MOTOR.v(39) " "Net \"sine.data_a\" at AC_MOTOR.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543310538335 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.waddr_a 0 AC_MOTOR.v(39) " "Net \"sine.waddr_a\" at AC_MOTOR.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543310538335 "|MAX1000|AC_MOTOR:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sine.we_a 0 AC_MOTOR.v(39) " "Net \"sine.we_a\" at AC_MOTOR.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543310538336 "|MAX1000|AC_MOTOR:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_MCP4921 DAC_MCP4921:dac_mcp4921_u5 " "Elaborating entity \"DAC_MCP4921\" for hierarchy \"DAC_MCP4921:dac_mcp4921_u5\"" {  } { { "MAX1000.bdf" "dac_mcp4921_u5" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1280 592 808 1392 "dac_mcp4921_u5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538339 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_dac_re DAC_MCP4921.v(19) " "Verilog HDL or VHDL warning at DAC_MCP4921.v(19): object \"clk_dac_re\" assigned a value but never read" {  } { { "src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543310538340 "|MAX1000|DAC_MCP4921:dac_mcp4921_u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DAC_MCP4921.v(67) " "Verilog HDL assignment warning at DAC_MCP4921.v(67): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538340 "|MAX1000|DAC_MCP4921:dac_mcp4921_u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 DAC_MCP4921.v(75) " "Verilog HDL assignment warning at DAC_MCP4921.v(75): truncated value with size 32 to match size of target (12)" {  } { { "src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538340 "|MAX1000|DAC_MCP4921:dac_mcp4921_u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DAC_MCP4921.v(86) " "Verilog HDL assignment warning at DAC_MCP4921.v(86): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538340 "|MAX1000|DAC_MCP4921:dac_mcp4921_u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DAC_MCP4921.v(97) " "Verilog HDL assignment warning at DAC_MCP4921.v(97): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538340 "|MAX1000|DAC_MCP4921:dac_mcp4921_u5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DAC_MCP4921.v(108) " "Verilog HDL assignment warning at DAC_MCP4921.v(108): truncated value with size 32 to match size of target (16)" {  } { { "src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538340 "|MAX1000|DAC_MCP4921:dac_mcp4921_u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEL_12_BIT SEL_12_BIT:inst " "Elaborating entity \"SEL_12_BIT\" for hierarchy \"SEL_12_BIT:inst\"" {  } { { "MAX1000.bdf" "inst" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1336 400 584 1448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "APP_TIMER APP_TIMER:app_timer " "Elaborating entity \"APP_TIMER\" for hierarchy \"APP_TIMER:app_timer\"" {  } { { "MAX1000.bdf" "app_timer" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 56 -952 -744 248 "app_timer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_IN_VAR_FT2232 APP_TIMER:app_timer\|DATA_IN_VAR_FT2232:inst1 " "Elaborating entity \"DATA_IN_VAR_FT2232\" for hierarchy \"APP_TIMER:app_timer\|DATA_IN_VAR_FT2232:inst1\"" {  } { { "src/APP_TIMER/APP_TIMER.bdf" "inst1" { Schematic "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/APP_TIMER.bdf" { { -24 336 616 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538348 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DATA\[255..96\] ZUWEISUNG.v(21) " "Output port \"DATA\[255..96\]\" at ZUWEISUNG.v(21) has no driver" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543310538349 "|MAX1000|APP_TIMER:app_timer|DATA_IN_VAR_FT2232:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER_APP APP_TIMER:app_timer\|TIMER_APP:timer_app " "Elaborating entity \"TIMER_APP\" for hierarchy \"APP_TIMER:app_timer\|TIMER_APP:timer_app\"" {  } { { "src/APP_TIMER/APP_TIMER.bdf" "timer_app" { Schematic "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/APP_TIMER.bdf" { { 312 672 968 648 "timer_app" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538350 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1kHz_fe TIMER_APP.v(51) " "Verilog HDL or VHDL warning at TIMER_APP.v(51): object \"clk_1kHz_fe\" assigned a value but never read" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543310538352 "|MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1Hz_re TIMER_APP.v(52) " "Verilog HDL or VHDL warning at TIMER_APP.v(52): object \"clk_1Hz_re\" assigned a value but never read" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543310538352 "|MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_1Hz_fe TIMER_APP.v(52) " "Verilog HDL or VHDL warning at TIMER_APP.v(52): object \"clk_1Hz_fe\" assigned a value but never read" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543310538352 "|MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 TIMER_APP.v(124) " "Verilog HDL assignment warning at TIMER_APP.v(124): truncated value with size 32 to match size of target (2)" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538352 "|MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TIMER_APP.v(132) " "Verilog HDL assignment warning at TIMER_APP.v(132): truncated value with size 32 to match size of target (4)" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538352 "|MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 TIMER_APP.v(134) " "Verilog HDL assignment warning at TIMER_APP.v(134): truncated value with size 32 to match size of target (2)" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538352 "|MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TIMER_APP.v(139) " "Verilog HDL assignment warning at TIMER_APP.v(139): truncated value with size 32 to match size of target (4)" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538352 "|MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TIMER_APP.v(142) " "Verilog HDL assignment warning at TIMER_APP.v(142): truncated value with size 32 to match size of target (4)" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538352 "|MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TIMER_APP.v(145) " "Verilog HDL assignment warning at TIMER_APP.v(145): truncated value with size 32 to match size of target (4)" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538352 "|MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 TIMER_APP.v(148) " "Verilog HDL assignment warning at TIMER_APP.v(148): truncated value with size 32 to match size of target (2)" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538352 "|MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TIMER_APP.v(153) " "Verilog HDL assignment warning at TIMER_APP.v(153): truncated value with size 32 to match size of target (4)" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538352 "|MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TIMER_APP.v(155) " "Verilog HDL assignment warning at TIMER_APP.v(155): truncated value with size 32 to match size of target (4)" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538352 "|MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TIMER_APP.v(157) " "Verilog HDL assignment warning at TIMER_APP.v(157): truncated value with size 32 to match size of target (4)" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543310538352 "|MAX1000|APP_TIMER:app_timer|TIMER_APP:timer_app"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_SEG_7 APP_TIMER:app_timer\|TIMER_APP:timer_app\|HEX_SEG_7:hex_seg_7_min_zehner " "Elaborating entity \"HEX_SEG_7\" for hierarchy \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|HEX_SEG_7:hex_seg_7_min_zehner\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "hex_seg_7_min_zehner" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_OUT_VAR_FT2232 APP_TIMER:app_timer\|DATA_OUT_VAR_FT2232:inst2 " "Elaborating entity \"DATA_OUT_VAR_FT2232\" for hierarchy \"APP_TIMER:app_timer\|DATA_OUT_VAR_FT2232:inst2\"" {  } { { "src/APP_TIMER/APP_TIMER.bdf" "inst2" { Schematic "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/APP_TIMER.bdf" { { -88 968 1152 88 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310538356 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "AC_MOTOR:inst2\|sine " "RAM logic \"AC_MOTOR:inst2\|sine\" is uninferred due to inappropriate RAM size" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "sine" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 39 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1543310539395 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1543310539395 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|Mod2\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "Mod2" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 153 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543310540609 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|Mod3\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "Mod3" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543310540609 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|Mod4\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "Mod4" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 157 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543310540609 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|Div1\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "Div1" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 129 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543310540609 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|Div3\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "Div3" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543310540609 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|Div4\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "Div4" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543310540609 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|Div0\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "Div0" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 123 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543310540609 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|Mod1\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "Mod1" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543310540609 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|Div2\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "Div2" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 133 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543310540609 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|Mod0\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "Mod0" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 122 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543310540609 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543310540609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod2\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 153 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310540637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod2 " "Instantiated megafunction \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310540637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310540637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310540637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310540637 ""}  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 153 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543310540637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pll " "Found entity 1: lpm_divide_pll" {  } { { "db/lpm_divide_pll.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/lpm_divide_pll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310540673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310540673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310540677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310540677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/alt_u_div_qhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310540702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310540702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310540750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310540750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310540785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310540785 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div1\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 129 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310540806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div1 " "Instantiated megafunction \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310540806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310540806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310540806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310540806 ""}  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 129 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543310540806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_otl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_otl " "Found entity 1: lpm_divide_otl" {  } { { "db/lpm_divide_otl.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/lpm_divide_otl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310540846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310540846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310540850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310540850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uhe " "Found entity 1: alt_u_div_uhe" {  } { { "db/alt_u_div_uhe.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/alt_u_div_uhe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310540879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310540879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div3\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 140 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310540895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div3 " "Instantiated megafunction \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310540895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310540895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310540895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310540895 ""}  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 140 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543310540895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mtl " "Found entity 1: lpm_divide_mtl" {  } { { "db/lpm_divide_mtl.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/lpm_divide_mtl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310540935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310540935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div0\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 123 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310540953 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div0 " "Instantiated megafunction \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310540953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310540953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310540953 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310540953 ""}  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 123 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543310540953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3vl " "Found entity 1: lpm_divide_3vl" {  } { { "db/lpm_divide_3vl.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/lpm_divide_3vl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310540988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310540988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310540992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310540992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kke " "Found entity 1: alt_u_div_kke" {  } { { "db/alt_u_div_kke.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/alt_u_div_kke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310541028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310541028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod1\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 130 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310541045 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod1 " "Instantiated megafunction \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310541046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310541046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310541046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310541046 ""}  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 130 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543310541046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rll " "Found entity 1: lpm_divide_rll" {  } { { "db/lpm_divide_rll.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/lpm_divide_rll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310541080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310541080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod0\"" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 122 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310541096 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod0 " "Instantiated megafunction \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310541097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310541097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310541097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543310541097 ""}  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 122 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543310541097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6nl " "Found entity 1: lpm_divide_6nl" {  } { { "db/lpm_divide_6nl.tdf" "" { Text "/home/mschwarz/fhnw/pro5/fpga/db/lpm_divide_6nl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310541132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310541132 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED3 GND " "Pin \"LED3\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1288 -160 16 1304 "LED3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543310544938 "|MAX1000|LED3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED4 GND " "Pin \"LED4\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1304 -160 16 1320 "LED4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543310544938 "|MAX1000|LED4"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED5 GND " "Pin \"LED5\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1320 -160 16 1336 "LED5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543310544938 "|MAX1000|LED5"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED6 GND " "Pin \"LED6\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1336 -160 16 1352 "LED6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543310544938 "|MAX1000|LED6"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED7 GND " "Pin \"LED7\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1352 -160 16 1368 "LED7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543310544938 "|MAX1000|LED7"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED1 GND " "Pin \"LED1\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1256 -160 16 1272 "LED1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543310544938 "|MAX1000|LED1"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED2 GND " "Pin \"LED2\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1272 -160 16 1288 "LED2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543310544938 "|MAX1000|LED2"} { "Warning" "WMLS_MLS_STUCK_PIN" "J4_P1 GND " "Pin \"J4_P1\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1440 88 264 1456 "J4_P1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543310544938 "|MAX1000|J4_P1"} { "Warning" "WMLS_MLS_STUCK_PIN" "L6234_IN3 GND " "Pin \"L6234_IN3\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1696 824 1000 1712 "L6234_IN3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543310544938 "|MAX1000|L6234_IN3"} { "Warning" "WMLS_MLS_STUCK_PIN" "L6234_EN3 GND " "Pin \"L6234_EN3\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1720 824 1000 1736 "L6234_EN3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543310544938 "|MAX1000|L6234_EN3"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED8 GND " "Pin \"LED8\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 96 -736 -560 112 "LED8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543310544938 "|MAX1000|LED8"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6_P6 GND " "Pin \"J6_P6\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1504 88 264 1520 "J6_P6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543310544938 "|MAX1000|J6_P6"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6_P7 GND " "Pin \"J6_P7\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1520 88 264 1536 "J6_P7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543310544938 "|MAX1000|J6_P7"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6_P5 GND " "Pin \"J6_P5\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1488 88 264 1504 "J6_P5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543310544938 "|MAX1000|J6_P5"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6_P3 GND " "Pin \"J6_P3\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1456 88 264 1472 "J6_P3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543310544938 "|MAX1000|J6_P3"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6_P4 GND " "Pin \"J6_P4\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1472 88 264 1488 "J6_P4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543310544938 "|MAX1000|J6_P4"} { "Warning" "WMLS_MLS_STUCK_PIN" "J6_P8 GND " "Pin \"J6_P8\" is stuck at GND" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1536 88 264 1552 "J6_P8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543310544938 "|MAX1000|J6_P8"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543310544938 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543310545130 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543310547865 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[1\]~12 " "Logic cell \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Mod1\|lpm_divide_rll:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[1\]~12\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_14_result_int\[1\]~12" { Text "/home/mschwarz/fhnw/pro5/fpga/db/alt_u_div_uhe.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543310547891 ""} { "Info" "ISCL_SCL_CELL_NAME" "APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div1\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[1\]~12 " "Logic cell \"APP_TIMER:app_timer\|TIMER_APP:timer_app\|lpm_divide:Div1\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_14_result_int\[1\]~12\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_14_result_int\[1\]~12" { Text "/home/mschwarz/fhnw/pro5/fpga/db/alt_u_div_uhe.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1543310547891 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1543310547891 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mschwarz/fhnw/pro5/fpga/output_files/MAX1000.map.smsg " "Generated suppressed messages file /home/mschwarz/fhnw/pro5/fpga/output_files/MAX1000.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310548014 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543310548403 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310548403 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "J4_P3 " "No output dependent on input pin \"J4_P3\"" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1464 -256 -80 1480 "J4_P3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543310548792 "|MAX1000|J4_P3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "J4_P2 " "No output dependent on input pin \"J4_P2\"" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1448 -256 -80 1464 "J4_P2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543310548792 "|MAX1000|J4_P2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BDBUS4 " "No output dependent on input pin \"BDBUS4\"" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1576 -256 -80 1592 "BDBUS4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543310548792 "|MAX1000|BDBUS4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BDBUS5 " "No output dependent on input pin \"BDBUS5\"" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1552 -256 -80 1568 "BDBUS5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543310548792 "|MAX1000|BDBUS5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_U9_SDO " "No output dependent on input pin \"ADC_U9_SDO\"" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1312 1056 1232 1328 "ADC_U9_SDO" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543310548792 "|MAX1000|ADC_U9_SDO"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543310548792 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5738 " "Implemented 5738 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543310548793 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543310548793 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5690 " "Implemented 5690 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543310548793 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1543310548793 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543310548793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1261 " "Peak virtual memory: 1261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543310548816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 10:22:28 2018 " "Processing ended: Tue Nov 27 10:22:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543310548816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543310548816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543310548816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310548816 ""}
