<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3964" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3964{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3964{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3964{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3964{left:69px;bottom:789px;}
#t5_3964{left:95px;bottom:793px;letter-spacing:-0.15px;word-spacing:-1.26px;}
#t6_3964{left:288px;bottom:793px;letter-spacing:-0.15px;word-spacing:-1.23px;}
#t7_3964{left:406px;bottom:793px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#t8_3964{left:95px;bottom:776px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_3964{left:69px;bottom:752px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ta_3964{left:69px;bottom:693px;letter-spacing:0.13px;}
#tb_3964{left:151px;bottom:693px;letter-spacing:0.14px;}
#tc_3964{left:69px;bottom:669px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#td_3964{left:69px;bottom:652px;letter-spacing:-0.15px;}
#te_3964{left:69px;bottom:626px;}
#tf_3964{left:95px;bottom:629px;letter-spacing:-0.15px;word-spacing:-1.12px;}
#tg_3964{left:298px;bottom:629px;letter-spacing:-0.16px;word-spacing:-1.04px;}
#th_3964{left:417px;bottom:629px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#ti_3964{left:95px;bottom:613px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tj_3964{left:567px;bottom:619px;}
#tk_3964{left:578px;bottom:613px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tl_3964{left:95px;bottom:596px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tm_3964{left:69px;bottom:569px;}
#tn_3964{left:95px;bottom:573px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_3964{left:341px;bottom:573px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#tp_3964{left:95px;bottom:556px;letter-spacing:-0.39px;word-spacing:-0.24px;}
#tq_3964{left:95px;bottom:539px;letter-spacing:-0.17px;word-spacing:-0.5px;}
#tr_3964{left:314px;bottom:546px;}
#ts_3964{left:326px;bottom:539px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tt_3964{left:95px;bottom:522px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#tu_3964{left:69px;bottom:498px;letter-spacing:-0.13px;word-spacing:-1.03px;}
#tv_3964{left:69px;bottom:481px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tw_3964{left:69px;bottom:464px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tx_3964{left:69px;bottom:438px;}
#ty_3964{left:95px;bottom:441px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#tz_3964{left:159px;bottom:441px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_3964{left:69px;bottom:415px;}
#t11_3964{left:95px;bottom:419px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t12_3964{left:156px;bottom:419px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t13_3964{left:69px;bottom:392px;}
#t14_3964{left:95px;bottom:396px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#t15_3964{left:157px;bottom:396px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t16_3964{left:69px;bottom:369px;}
#t17_3964{left:95px;bottom:373px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t18_3964{left:156px;bottom:373px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t19_3964{left:69px;bottom:314px;letter-spacing:0.13px;}
#t1a_3964{left:151px;bottom:314px;letter-spacing:0.14px;word-spacing:0.01px;}
#t1b_3964{left:69px;bottom:290px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1c_3964{left:144px;bottom:290px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#t1d_3964{left:344px;bottom:290px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1e_3964{left:69px;bottom:273px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#t1f_3964{left:69px;bottom:257px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1g_3964{left:75px;bottom:1043px;letter-spacing:-0.11px;}
#t1h_3964{left:185px;bottom:1043px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_3964{left:197px;bottom:1022px;letter-spacing:-0.11px;}
#t1j_3964{left:197px;bottom:1005px;letter-spacing:-0.11px;}
#t1k_3964{left:197px;bottom:988px;letter-spacing:-0.12px;}
#t1l_3964{left:197px;bottom:972px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1m_3964{left:197px;bottom:955px;letter-spacing:-0.11px;}
#t1n_3964{left:197px;bottom:938px;letter-spacing:-0.12px;}
#t1o_3964{left:197px;bottom:921px;letter-spacing:-0.12px;}
#t1p_3964{left:197px;bottom:904px;letter-spacing:-0.11px;}
#t1q_3964{left:75px;bottom:881px;letter-spacing:-0.12px;}
#t1r_3964{left:185px;bottom:881px;letter-spacing:-0.1px;}
#t1s_3964{left:75px;bottom:859px;letter-spacing:-0.13px;}
#t1t_3964{left:185px;bottom:859px;letter-spacing:-0.11px;}
#t1u_3964{left:75px;bottom:836px;letter-spacing:-0.12px;}
#t1v_3964{left:185px;bottom:836px;letter-spacing:-0.1px;}
#t1w_3964{left:69px;bottom:154px;letter-spacing:-0.11px;}
#t1x_3964{left:91px;bottom:154px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1y_3964{left:69px;bottom:133px;letter-spacing:-0.14px;}
#t1z_3964{left:91px;bottom:133px;letter-spacing:-0.12px;word-spacing:-0.5px;}
#t20_3964{left:91px;bottom:116px;letter-spacing:-0.12px;}
#t21_3964{left:226px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t22_3964{left:321px;bottom:1086px;letter-spacing:0.13px;}
#t23_3964{left:75px;bottom:1066px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t24_3964{left:185px;bottom:1066px;letter-spacing:-0.13px;}

.s1_3964{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3964{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3964{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3964{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_3964{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3964{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3964{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s8_3964{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s9_3964{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sa_3964{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3964" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3964Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3964" style="-webkit-user-select: none;"><object width="935" height="1210" data="3964/3964.svg" type="image/svg+xml" id="pdf3964" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3964" class="t s1_3964">25-28 </span><span id="t2_3964" class="t s1_3964">Vol. 3C </span>
<span id="t3_3964" class="t s2_3964">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_3964" class="t s3_3964">• </span><span id="t5_3964" class="t s4_3964">IDT-vectoring error code </span><span id="t6_3964" class="t s5_3964">(32 bits). For VM </span><span id="t7_3964" class="t s5_3964">exits the occur during delivery of hardware exceptions that would </span>
<span id="t8_3964" class="t s5_3964">have delivered an error code on the stack, this field receives that error code. </span>
<span id="t9_3964" class="t s5_3964">See Section 28.2.4 provides details of how these fields are saved on VM exits. </span>
<span id="ta_3964" class="t s6_3964">25.9.4 </span><span id="tb_3964" class="t s6_3964">Information for VM Exits Due to Instruction Execution </span>
<span id="tc_3964" class="t s5_3964">The following fields are used for VM exits caused by attempts to execute certain instructions in VMX non-root oper- </span>
<span id="td_3964" class="t s5_3964">ation: </span>
<span id="te_3964" class="t s3_3964">• </span><span id="tf_3964" class="t s4_3964">VM-exit instruction length </span><span id="tg_3964" class="t s5_3964">(32 bits). For VM </span><span id="th_3964" class="t s5_3964">exits resulting from instruction execution, this field receives the </span>
<span id="ti_3964" class="t s5_3964">length in bytes of the instruction whose execution led to the VM exit. </span>
<span id="tj_3964" class="t s7_3964">1 </span>
<span id="tk_3964" class="t s5_3964">See Section 28.2.5 for details of when </span>
<span id="tl_3964" class="t s5_3964">and how this field is used. </span>
<span id="tm_3964" class="t s3_3964">• </span><span id="tn_3964" class="t s4_3964">VM-exit instruction information </span><span id="to_3964" class="t s5_3964">(32 bits). This field is used for VM exits due to attempts to execute INS, </span>
<span id="tp_3964" class="t s5_3964">INVEPT, INVVPID, LIDT, LGDT, LLDT, LTR, OUTS, SIDT, SGDT, SLDT, STR, VMCLEAR, VMPTRLD, VMPTRST, </span>
<span id="tq_3964" class="t s5_3964">VMREAD, VMWRITE, or VMXON. </span>
<span id="tr_3964" class="t s7_3964">2 </span>
<span id="ts_3964" class="t s5_3964">The format of the field depends on the cause of the VM exit. See Section </span>
<span id="tt_3964" class="t s5_3964">28.2.5 for details. </span>
<span id="tu_3964" class="t s5_3964">The following fields (64 bits each; 32 bits on processors that do not support Intel 64 architecture) are used only for </span>
<span id="tv_3964" class="t s5_3964">VM exits due to SMIs that arrive immediately after retirement of I/O instructions. They provide information about </span>
<span id="tw_3964" class="t s5_3964">that I/O instruction: </span>
<span id="tx_3964" class="t s3_3964">• </span><span id="ty_3964" class="t s4_3964">I/O RCX</span><span id="tz_3964" class="t s5_3964">. The value of RCX before the I/O instruction started. </span>
<span id="t10_3964" class="t s3_3964">• </span><span id="t11_3964" class="t s4_3964">I/O RSI</span><span id="t12_3964" class="t s5_3964">. The value of RSI before the I/O instruction started. </span>
<span id="t13_3964" class="t s3_3964">• </span><span id="t14_3964" class="t s4_3964">I/O RDI</span><span id="t15_3964" class="t s5_3964">. The value of RDI before the I/O instruction started. </span>
<span id="t16_3964" class="t s3_3964">• </span><span id="t17_3964" class="t s4_3964">I/O RIP</span><span id="t18_3964" class="t s5_3964">. The value of RIP before the I/O instruction started (the RIP that addressed the I/O instruction). </span>
<span id="t19_3964" class="t s6_3964">25.9.5 </span><span id="t1a_3964" class="t s6_3964">VM-Instruction Error Field </span>
<span id="t1b_3964" class="t s5_3964">The 32-bit </span><span id="t1c_3964" class="t s4_3964">VM-instruction error field </span><span id="t1d_3964" class="t s5_3964">does not provide information about the most recent VM exit. In fact, it is </span>
<span id="t1e_3964" class="t s5_3964">not modified on VM exits. Instead, it provides information about errors encountered by a non-faulting execution of </span>
<span id="t1f_3964" class="t s5_3964">one of the VMX instructions. </span>
<span id="t1g_3964" class="t s8_3964">10:8 </span><span id="t1h_3964" class="t s8_3964">Interruption type: </span>
<span id="t1i_3964" class="t s8_3964">0: External interrupt </span>
<span id="t1j_3964" class="t s8_3964">1: Not used </span>
<span id="t1k_3964" class="t s8_3964">2: Non-maskable interrupt (NMI) </span>
<span id="t1l_3964" class="t s8_3964">3: Hardware exception </span>
<span id="t1m_3964" class="t s8_3964">4: Software interrupt </span>
<span id="t1n_3964" class="t s8_3964">5: Privileged software exception </span>
<span id="t1o_3964" class="t s8_3964">6: Software exception </span>
<span id="t1p_3964" class="t s8_3964">7: Not used </span>
<span id="t1q_3964" class="t s8_3964">11 </span><span id="t1r_3964" class="t s8_3964">Error code valid (0 = invalid; 1 = valid) </span>
<span id="t1s_3964" class="t s8_3964">30:12 </span><span id="t1t_3964" class="t s8_3964">Not currently defined </span>
<span id="t1u_3964" class="t s8_3964">31 </span><span id="t1v_3964" class="t s8_3964">Valid </span>
<span id="t1w_3964" class="t s8_3964">1. </span><span id="t1x_3964" class="t s8_3964">This field is also used for VM exits that occur during the delivery of a software interrupt or software exception. </span>
<span id="t1y_3964" class="t s8_3964">2. </span><span id="t1z_3964" class="t s8_3964">Whether the processor provides this information on VM exits due to attempts to execute INS or OUTS can be determined by consult- </span>
<span id="t20_3964" class="t s8_3964">ing the VMX capability MSR IA32_VMX_BASIC (see Appendix A.1). </span>
<span id="t21_3964" class="t s9_3964">Table 25-20. </span><span id="t22_3964" class="t s9_3964">Format of the IDT-Vectoring Information Field (Contd.) </span>
<span id="t23_3964" class="t sa_3964">Bit Position(s) </span><span id="t24_3964" class="t sa_3964">Content </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
