===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 33.9302 seconds

  ----Wall Time----  ----Name----
    3.9697 ( 11.7%)  FIR Parser
   15.9478 ( 47.0%)  'firrtl.circuit' Pipeline
    1.4233 (  4.2%)    'firrtl.module' Pipeline
    1.3052 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1180 (  0.3%)      LowerCHIRRTL
    0.1169 (  0.3%)    InferWidths
    0.7523 (  2.2%)    InferResets
    0.0248 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0242 (  0.1%)    PrefixModules
    0.7282 (  2.1%)    LowerFIRRTLTypes
    6.8253 ( 20.1%)    'firrtl.module' Pipeline
    0.8856 (  2.6%)      ExpandWhens
    5.9397 ( 17.5%)      Canonicalizer
    0.4300 (  1.3%)    Inliner
    1.2121 (  3.6%)    IMConstProp
    0.0388 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.4354 ( 13.1%)    'firrtl.module' Pipeline
    4.4354 ( 13.1%)      Canonicalizer
    2.5605 (  7.5%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    8.5651 ( 25.2%)  'hw.module' Pipeline
    0.0993 (  0.3%)    HWCleanup
    1.1448 (  3.4%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    6.2976 ( 18.6%)    Canonicalizer
    0.0920 (  0.3%)    HWLegalizeModules
    0.9314 (  2.7%)    PrettifyVerilog
    2.8851 (  8.5%)  ExportVerilog
    0.0018 (  0.0%)  Rest
   33.9302 (100.0%)  Total

{
  totalTime: 33.953,
  maxMemory: 621019136
}
