#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1d35f90 .scope module, "and3" "and3" 2 35;
 .timescale 0 0;
v0x1c7d370_0 .net "i0", 0 0, C4<z>; 0 drivers
v0x1c7d420_0 .net "i1", 0 0, C4<z>; 0 drivers
v0x1c7d4d0_0 .net "i2", 0 0, C4<z>; 0 drivers
v0x1c82eb0_0 .net "o", 0 0, L_0x1dc8a70; 1 drivers
v0x1c82f90_0 .net "t", 0 0, L_0x1dc8970; 1 drivers
S_0x1c87db0 .scope module, "and2_0" "and2" 2 37, 2 5, S_0x1d35f90;
 .timescale 0 0;
L_0x1dc8970 .functor AND 1, C4<z>, C4<z>, C4<1>, C4<1>;
v0x1c87ea0_0 .alias "i0", 0 0, v0x1c7d370_0;
v0x1c87f60_0 .alias "i1", 0 0, v0x1c7d420_0;
v0x1c7d2c0_0 .alias "o", 0 0, v0x1c82f90_0;
S_0x1d557e0 .scope module, "and2_1" "and2" 2 38, 2 5, S_0x1d35f90;
 .timescale 0 0;
L_0x1dc8a70 .functor AND 1, C4<z>, L_0x1dc8970, C4<1>, C4<1>;
v0x1c6f8d0_0 .alias "i0", 0 0, v0x1c7d4d0_0;
v0x1c7f0f0_0 .alias "i1", 0 0, v0x1c82f90_0;
v0x1c7f190_0 .alias "o", 0 0, v0x1c82eb0_0;
S_0x1d36e90 .scope module, "mux8" "mux8" 2 82;
 .timescale 0 0;
v0x1d81250_0 .net "i", 0 7, C4<zzzzzzzz>; 0 drivers
v0x1d812f0_0 .net "j0", 0 0, C4<z>; 0 drivers
v0x1d81370_0 .net "j1", 0 0, C4<z>; 0 drivers
v0x1d81480_0 .net "j2", 0 0, C4<z>; 0 drivers
v0x1d81500_0 .net "o", 0 0, L_0x1dcb210; 1 drivers
v0x1d81580_0 .net "t0", 0 0, L_0x1dc9a70; 1 drivers
v0x1d81640_0 .net "t1", 0 0, L_0x1dcabf0; 1 drivers
L_0x1dc9cc0 .part C4<zzzzzzzz>, 4, 4;
L_0x1dcae40 .part C4<zzzzzzzz>, 0, 4;
S_0x1d7fb00 .scope module, "mux4_0" "mux4" 2 84, 2 75, S_0x1d36e90;
 .timescale 0 0;
v0x1d80e40_0 .net "i", 0 3, L_0x1dc9cc0; 1 drivers
v0x1d80ee0_0 .alias "j0", 0 0, v0x1d81370_0;
v0x1d80f60_0 .alias "j1", 0 0, v0x1d81480_0;
v0x1d80fe0_0 .alias "o", 0 0, v0x1d81580_0;
v0x1d810b0_0 .net "t0", 0 0, L_0x1dc8e20; 1 drivers
v0x1d81180_0 .net "t1", 0 0, L_0x1dc9470; 1 drivers
L_0x1dc8f10 .part L_0x1dc9cc0, 3, 1;
L_0x1dc9000 .part L_0x1dc9cc0, 2, 1;
L_0x1dc9560 .part L_0x1dc9cc0, 1, 1;
L_0x1dc9650 .part L_0x1dc9cc0, 0, 1;
S_0x1d80820 .scope module, "mux2_0" "mux2" 2 77, 2 71, S_0x1d7fb00;
 .timescale 0 0;
v0x1d80910_0 .net *"_s0", 1 0, L_0x1dc8c20; 1 drivers
v0x1d809b0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1d80a50_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1d80af0_0 .net *"_s6", 0 0, L_0x1dc8ce0; 1 drivers
v0x1d80b70_0 .net "i0", 0 0, L_0x1dc8f10; 1 drivers
v0x1d80c10_0 .net "i1", 0 0, L_0x1dc9000; 1 drivers
v0x1d80cb0_0 .alias "j", 0 0, v0x1d81480_0;
v0x1d80dc0_0 .alias "o", 0 0, v0x1d810b0_0;
L_0x1dc8c20 .concat [ 1 1 0 0], C4<z>, C4<0>;
L_0x1dc8ce0 .cmp/eq 2, L_0x1dc8c20, C4<00>;
L_0x1dc8e20 .functor MUXZ 1, L_0x1dc9000, L_0x1dc8f10, L_0x1dc8ce0, C4<>;
S_0x1d80240 .scope module, "mux2_1" "mux2" 2 78, 2 71, S_0x1d7fb00;
 .timescale 0 0;
v0x1d80330_0 .net *"_s0", 1 0, L_0x1dc9140; 1 drivers
v0x1d803d0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1d80470_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1d80510_0 .net *"_s6", 0 0, L_0x1dc9330; 1 drivers
v0x1d80590_0 .net "i0", 0 0, L_0x1dc9560; 1 drivers
v0x1d80630_0 .net "i1", 0 0, L_0x1dc9650; 1 drivers
v0x1d806d0_0 .alias "j", 0 0, v0x1d81480_0;
v0x1d80750_0 .alias "o", 0 0, v0x1d81180_0;
L_0x1dc9140 .concat [ 1 1 0 0], C4<z>, C4<0>;
L_0x1dc9330 .cmp/eq 2, L_0x1dc9140, C4<00>;
L_0x1dc9470 .functor MUXZ 1, L_0x1dc9650, L_0x1dc9560, L_0x1dc9330, C4<>;
S_0x1d7fbf0 .scope module, "mux2_2" "mux2" 2 79, 2 71, S_0x1d7fb00;
 .timescale 0 0;
v0x1d7fce0_0 .net *"_s0", 1 0, L_0x1dc97d0; 1 drivers
v0x1d7fd60_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1d7fe00_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1d7fea0_0 .net *"_s6", 0 0, L_0x1dc9930; 1 drivers
v0x1d7ff20_0 .alias "i0", 0 0, v0x1d810b0_0;
v0x1d7ffc0_0 .alias "i1", 0 0, v0x1d81180_0;
v0x1d800a0_0 .alias "j", 0 0, v0x1d81370_0;
v0x1d80170_0 .alias "o", 0 0, v0x1d81580_0;
L_0x1dc97d0 .concat [ 1 1 0 0], C4<z>, C4<0>;
L_0x1dc9930 .cmp/eq 2, L_0x1dc97d0, C4<00>;
L_0x1dc9a70 .functor MUXZ 1, L_0x1dc9470, L_0x1dc8e20, L_0x1dc9930, C4<>;
S_0x1d7e370 .scope module, "mux4_1" "mux4" 2 85, 2 75, S_0x1d36e90;
 .timescale 0 0;
v0x1d7f690_0 .net "i", 0 3, L_0x1dcae40; 1 drivers
v0x1d7f710_0 .alias "j0", 0 0, v0x1d81370_0;
v0x1d7f7c0_0 .alias "j1", 0 0, v0x1d81480_0;
v0x1d7f890_0 .alias "o", 0 0, v0x1d81640_0;
v0x1d7f960_0 .net "t0", 0 0, L_0x1dc9ff0; 1 drivers
v0x1d7fa30_0 .net "t1", 0 0, L_0x1dca590; 1 drivers
L_0x1dca0e0 .part L_0x1dcae40, 3, 1;
L_0x1dca1d0 .part L_0x1dcae40, 2, 1;
L_0x1dca680 .part L_0x1dcae40, 1, 1;
L_0x1dca770 .part L_0x1dcae40, 0, 1;
S_0x1d7f050 .scope module, "mux2_0" "mux2" 2 77, 2 71, S_0x1d7e370;
 .timescale 0 0;
v0x1d7f140_0 .net *"_s0", 1 0, L_0x1dc9d60; 1 drivers
v0x1d7f1e0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1d7f280_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1d7f320_0 .net *"_s6", 0 0, L_0x1dc9e80; 1 drivers
v0x1d7f3d0_0 .net "i0", 0 0, L_0x1dca0e0; 1 drivers
v0x1d7f470_0 .net "i1", 0 0, L_0x1dca1d0; 1 drivers
v0x1d7f510_0 .alias "j", 0 0, v0x1d81480_0;
v0x1d7f590_0 .alias "o", 0 0, v0x1d7f960_0;
L_0x1dc9d60 .concat [ 1 1 0 0], C4<z>, C4<0>;
L_0x1dc9e80 .cmp/eq 2, L_0x1dc9d60, C4<00>;
L_0x1dc9ff0 .functor MUXZ 1, L_0x1dca1d0, L_0x1dca0e0, L_0x1dc9e80, C4<>;
S_0x1d7ea20 .scope module, "mux2_1" "mux2" 2 78, 2 71, S_0x1d7e370;
 .timescale 0 0;
v0x1d7eb10_0 .net *"_s0", 1 0, L_0x1dca310; 1 drivers
v0x1d7ebb0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1d7ec50_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1d7ecf0_0 .net *"_s6", 0 0, L_0x1dca4a0; 1 drivers
v0x1d7eda0_0 .net "i0", 0 0, L_0x1dca680; 1 drivers
v0x1d7ee40_0 .net "i1", 0 0, L_0x1dca770; 1 drivers
v0x1d7eee0_0 .alias "j", 0 0, v0x1d81480_0;
v0x1d7ef80_0 .alias "o", 0 0, v0x1d7fa30_0;
L_0x1dca310 .concat [ 1 1 0 0], C4<z>, C4<0>;
L_0x1dca4a0 .cmp/eq 2, L_0x1dca310, C4<00>;
L_0x1dca590 .functor MUXZ 1, L_0x1dca770, L_0x1dca680, L_0x1dca4a0, C4<>;
S_0x1d7e460 .scope module, "mux2_2" "mux2" 2 79, 2 71, S_0x1d7e370;
 .timescale 0 0;
v0x1d7e550_0 .net *"_s0", 1 0, L_0x1dca8f0; 1 drivers
v0x1d7e5d0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1d7e650_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1d7e6f0_0 .net *"_s6", 0 0, L_0x1dcaa80; 1 drivers
v0x1d7e770_0 .alias "i0", 0 0, v0x1d7f960_0;
v0x1d7e810_0 .alias "i1", 0 0, v0x1d7fa30_0;
v0x1d7e8b0_0 .alias "j", 0 0, v0x1d81370_0;
v0x1d7e950_0 .alias "o", 0 0, v0x1d81640_0;
L_0x1dca8f0 .concat [ 1 1 0 0], C4<z>, C4<0>;
L_0x1dcaa80 .cmp/eq 2, L_0x1dca8f0, C4<00>;
L_0x1dcabf0 .functor MUXZ 1, L_0x1dca590, L_0x1dc9ff0, L_0x1dcaa80, C4<>;
S_0x1c83010 .scope module, "mux2_0" "mux2" 2 86, 2 71, S_0x1d36e90;
 .timescale 0 0;
v0x1c7aca0_0 .net *"_s0", 1 0, L_0x1dcaee0; 1 drivers
v0x1c7ad20_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1c7ada0_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1c7ae20_0 .net *"_s6", 0 0, L_0x1dcb0d0; 1 drivers
v0x1c7aea0_0 .alias "i0", 0 0, v0x1d81580_0;
v0x1c81f00_0 .alias "i1", 0 0, v0x1d81640_0;
v0x1c81fa0_0 .alias "j", 0 0, v0x1d812f0_0;
v0x1c82040_0 .alias "o", 0 0, v0x1d81500_0;
L_0x1dcaee0 .concat [ 1 1 0 0], C4<z>, C4<0>;
L_0x1dcb0d0 .cmp/eq 2, L_0x1dcaee0, C4<00>;
L_0x1dcb210 .functor MUXZ 1, L_0x1dcabf0, L_0x1dc9a70, L_0x1dcb0d0, C4<>;
S_0x1d3b380 .scope module, "nand3" "nand3" 2 53;
 .timescale 0 0;
v0x1d82190_0 .net "i0", 0 0, C4<z>; 0 drivers
v0x1d82210_0 .net "i1", 0 0, C4<z>; 0 drivers
v0x1d82290_0 .net "i2", 0 0, C4<z>; 0 drivers
v0x1d82360_0 .net "o", 0 0, L_0x1dcb490; 1 drivers
v0x1d82430_0 .net "t", 0 0, L_0x1dca440; 1 drivers
S_0x1d81ed0 .scope module, "and2_0" "and2" 2 55, 2 5, S_0x1d3b380;
 .timescale 0 0;
L_0x1dca440 .functor AND 1, C4<z>, C4<z>, C4<1>, C4<1>;
v0x1d81fc0_0 .alias "i0", 0 0, v0x1d82190_0;
v0x1d82040_0 .alias "i1", 0 0, v0x1d82210_0;
v0x1d820c0_0 .alias "o", 0 0, v0x1d82430_0;
S_0x1d816c0 .scope module, "nand2_1" "nand2" 2 56, 2 17, S_0x1d3b380;
 .timescale 0 0;
v0x1d81c70_0 .alias "i0", 0 0, v0x1d82290_0;
v0x1d81cf0_0 .alias "i1", 0 0, v0x1d82430_0;
v0x1d81d70_0 .alias "o", 0 0, v0x1d82360_0;
v0x1d81e20_0 .net "t", 0 0, L_0x1dcb430; 1 drivers
S_0x1d819a0 .scope module, "and2_0" "and2" 2 19, 2 5, S_0x1d816c0;
 .timescale 0 0;
L_0x1dcb430 .functor AND 1, C4<z>, L_0x1dca440, C4<1>, C4<1>;
v0x1d81a90_0 .alias "i0", 0 0, v0x1d82290_0;
v0x1d81b50_0 .alias "i1", 0 0, v0x1d82430_0;
v0x1d81bf0_0 .alias "o", 0 0, v0x1d81e20_0;
S_0x1d817b0 .scope module, "invert_0" "invert" 2 20, 2 1, S_0x1d816c0;
 .timescale 0 0;
v0x1d818a0_0 .alias "i", 0 0, v0x1d81e20_0;
v0x1d81920_0 .alias "o", 0 0, v0x1d82360_0;
L_0x1dcb490 .reduce/nor L_0x1dcb430;
S_0x1d3c280 .scope module, "nor3" "nor3" 2 47;
 .timescale 0 0;
v0x1d83030_0 .net "i0", 0 0, C4<z>; 0 drivers
v0x1d830b0_0 .net "i1", 0 0, C4<z>; 0 drivers
v0x1d83130_0 .net "i2", 0 0, C4<z>; 0 drivers
v0x1d83200_0 .net "o", 0 0, L_0x1dcb710; 1 drivers
v0x1d832d0_0 .net "t", 0 0, L_0x1dcb5c0; 1 drivers
S_0x1d82d70 .scope module, "or2_0" "or2" 2 49, 2 9, S_0x1d3c280;
 .timescale 0 0;
L_0x1dcb5c0 .functor OR 1, C4<z>, C4<z>, C4<0>, C4<0>;
v0x1d82e60_0 .alias "i0", 0 0, v0x1d83030_0;
v0x1d82ee0_0 .alias "i1", 0 0, v0x1d830b0_0;
v0x1d82f60_0 .alias "o", 0 0, v0x1d832d0_0;
S_0x1d824b0 .scope module, "nor2_0" "nor2" 2 50, 2 23, S_0x1d3c280;
 .timescale 0 0;
v0x1d82a60_0 .alias "i0", 0 0, v0x1d83130_0;
v0x1d82b10_0 .alias "i1", 0 0, v0x1d832d0_0;
v0x1d82bc0_0 .alias "o", 0 0, v0x1d83200_0;
v0x1d82c70_0 .net "t", 0 0, L_0x1dcb6b0; 1 drivers
S_0x1d82790 .scope module, "or2_0" "or2" 2 25, 2 9, S_0x1d824b0;
 .timescale 0 0;
L_0x1dcb6b0 .functor OR 1, C4<z>, L_0x1dcb5c0, C4<0>, C4<0>;
v0x1d82880_0 .alias "i0", 0 0, v0x1d83130_0;
v0x1d82940_0 .alias "i1", 0 0, v0x1d832d0_0;
v0x1d829e0_0 .alias "o", 0 0, v0x1d82c70_0;
S_0x1d825a0 .scope module, "invert_0" "invert" 2 26, 2 1, S_0x1d824b0;
 .timescale 0 0;
v0x1d82690_0 .alias "i", 0 0, v0x1d82c70_0;
v0x1d82710_0 .alias "o", 0 0, v0x1d83200_0;
L_0x1dcb710 .reduce/nor L_0x1dcb6b0;
S_0x1d40770 .scope module, "tb" "tb" 3 4;
 .timescale -9 -10;
v0x1da9500_0 .var "clk", 0 0;
v0x1dc7740_0 .net "cout", 0 0, L_0x1de2600; 1 drivers
v0x1dc77c0_0 .var/i "i", 31 0;
v0x1dc7840_0 .var "i0", 15 0;
v0x1dc78c0_0 .var "i1", 15 0;
RS_0x7ff5c53e1b38/0/0 .resolv tri, L_0x1dccf10, L_0x1dce710, L_0x1dcffc0, L_0x1dd17a0;
RS_0x7ff5c53e1b38/0/4 .resolv tri, L_0x1dd3100, L_0x1dd43f0, L_0x1dd5f30, L_0x1dd7360;
RS_0x7ff5c53e1b38/0/8 .resolv tri, L_0x1dd78c0, L_0x1dda340, L_0x1dda670, L_0x1ddd1d0;
RS_0x7ff5c53e1b38/0/12 .resolv tri, L_0x1ddd4e0, L_0x1de00d0, L_0x1de0390, L_0x1de3930;
RS_0x7ff5c53e1b38 .resolv tri, RS_0x7ff5c53e1b38/0/0, RS_0x7ff5c53e1b38/0/4, RS_0x7ff5c53e1b38/0/8, RS_0x7ff5c53e1b38/0/12;
v0x1dc7940_0 .net8 "o", 15 0, RS_0x7ff5c53e1b38; 16 drivers
v0x1dc7a00_0 .var "op", 1 0;
v0x1dc7a80_0 .var "reset", 0 0;
v0x1dc7b00 .array "test_vecs", 15 0, 33 0;
S_0x1d83350 .scope module, "alu_0" "alu" 3 32, 4 25, S_0x1d40770;
 .timescale 0 0;
RS_0x7ff5c53e1aa8/0/0 .resolv tri, L_0x1dcd000, L_0x1dce7b0, L_0x1dd00f0, L_0x1dd1840;
RS_0x7ff5c53e1aa8/0/4 .resolv tri, L_0x1dd2f30, L_0x1dd4770, L_0x1dd5e20, L_0x1dd7780;
RS_0x7ff5c53e1aa8/0/8 .resolv tri, L_0x1dd2ff0, L_0x1dda3e0, L_0x1ddbe20, L_0x1ddd270;
RS_0x7ff5c53e1aa8/0/12 .resolv tri, L_0x1ddd580, L_0x1de0170, L_0x1dd5fd0, C4<zzzzzzzzzzzzzzz>;
RS_0x7ff5c53e1aa8 .resolv tri, RS_0x7ff5c53e1aa8/0/0, RS_0x7ff5c53e1aa8/0/4, RS_0x7ff5c53e1aa8/0/8, RS_0x7ff5c53e1aa8/0/12;
v0x1dc71f0_0 .net8 "c", 14 0, RS_0x7ff5c53e1aa8; 15 drivers
v0x1dc7270_0 .alias "cout", 0 0, v0x1dc7740_0;
v0x1dc72f0_0 .net "i0", 15 0, v0x1dc7840_0; 1 drivers
v0x1dc7390_0 .net "i1", 15 0, v0x1dc78c0_0; 1 drivers
v0x1dc7410_0 .alias "o", 15 0, v0x1dc7940_0;
v0x1dc74b0_0 .net "op", 1 0, v0x1dc7a00_0; 1 drivers
L_0x1dccbd0 .part v0x1dc7840_0, 0, 1;
L_0x1dcccc0 .part v0x1dc78c0_0, 0, 1;
L_0x1dcce70 .part v0x1dc7a00_0, 0, 1;
L_0x1dccf10 .part/pv L_0x1dcc960, 0, 1, 16;
L_0x1dcd000 .part/pv L_0x1dcbf00, 0, 1, 15;
L_0x1dce390 .part v0x1dc7840_0, 1, 1;
L_0x1dce470 .part v0x1dc78c0_0, 1, 1;
L_0x1dce620 .part RS_0x7ff5c53e1aa8, 0, 1;
L_0x1dce710 .part/pv L_0x1dce120, 1, 1, 16;
L_0x1dce7b0 .part/pv L_0x1dcd770, 1, 1, 15;
L_0x1dcfbb0 .part v0x1dc7840_0, 2, 1;
L_0x1dcfce0 .part v0x1dc78c0_0, 2, 1;
L_0x1dcfe90 .part RS_0x7ff5c53e1aa8, 1, 1;
L_0x1dcffc0 .part/pv L_0x1dcf940, 2, 1, 16;
L_0x1dd00f0 .part/pv L_0x1dcef90, 2, 1, 15;
L_0x1dd1380 .part v0x1dc7840_0, 3, 1;
L_0x1dd14b0 .part v0x1dc78c0_0, 3, 1;
L_0x1dd1660 .part RS_0x7ff5c53e1aa8, 2, 1;
L_0x1dd17a0 .part/pv L_0x1dd11b0, 3, 1, 16;
L_0x1dd1840 .part/pv L_0x1dd0810, 3, 1, 15;
L_0x1dd2ce0 .part v0x1dc7840_0, 4, 1;
L_0x1dd2d80 .part v0x1dc78c0_0, 4, 1;
L_0x1dd18e0 .part RS_0x7ff5c53e1aa8, 3, 1;
L_0x1dd3100 .part/pv L_0x1dd2b10, 4, 1, 16;
L_0x1dd2f30 .part/pv L_0x1dd1f20, 4, 1, 15;
L_0x1dd4350 .part v0x1dc7840_0, 5, 1;
L_0x1dd31a0 .part v0x1dc78c0_0, 5, 1;
L_0x1dd45e0 .part RS_0x7ff5c53e1aa8, 4, 1;
L_0x1dd43f0 .part/pv L_0x1dd40e0, 5, 1, 16;
L_0x1dd4770 .part/pv L_0x1dd3850, 5, 1, 15;
L_0x1dd59b0 .part v0x1dc7840_0, 6, 1;
L_0x1dd5b60 .part v0x1dc78c0_0, 6, 1;
L_0x1dd4810 .part RS_0x7ff5c53e1aa8, 5, 1;
L_0x1dd5f30 .part/pv L_0x1dd5790, 6, 1, 16;
L_0x1dd5e20 .part/pv L_0x1dd4e90, 6, 1, 15;
L_0x1dd72c0 .part v0x1dc7840_0, 7, 1;
L_0x1dd60e0 .part v0x1dc78c0_0, 7, 1;
L_0x1dd75a0 .part RS_0x7ff5c53e1aa8, 6, 1;
L_0x1dd7360 .part/pv L_0x1dd70a0, 7, 1, 16;
L_0x1dd7780 .part/pv L_0x1dd6660, 7, 1, 15;
L_0x1dd89f0 .part v0x1dc7840_0, 8, 1;
L_0x1dd8a90 .part v0x1dc78c0_0, 8, 1;
L_0x1dd7820 .part RS_0x7ff5c53e1aa8, 7, 1;
L_0x1dd78c0 .part/pv L_0x1dd8340, 8, 1, 16;
L_0x1dd2ff0 .part/pv L_0x1dd7de0, 8, 1, 15;
L_0x1dda2a0 .part v0x1dc7840_0, 9, 1;
L_0x1dd8fb0 .part v0x1dc78c0_0, 9, 1;
L_0x1dd9050 .part RS_0x7ff5c53e1aa8, 8, 1;
L_0x1dda340 .part/pv L_0x1dd9bb0, 9, 1, 16;
L_0x1dda3e0 .part/pv L_0x1dd9650, 9, 1, 15;
L_0x1ddba10 .part v0x1dc7840_0, 10, 1;
L_0x1ddbab0 .part v0x1dc78c0_0, 10, 1;
L_0x1dda5d0 .part RS_0x7ff5c53e1aa8, 9, 1;
L_0x1dda670 .part/pv L_0x1ddb320, 10, 1, 16;
L_0x1ddbe20 .part/pv L_0x1ddadc0, 10, 1, 15;
L_0x1ddd130 .part v0x1dc7840_0, 11, 1;
L_0x1ddbc60 .part v0x1dc78c0_0, 11, 1;
L_0x1ddd3a0 .part RS_0x7ff5c53e1aa8, 10, 1;
L_0x1ddd1d0 .part/pv L_0x1ddca60, 11, 1, 16;
L_0x1ddd270 .part/pv L_0x1ddc500, 11, 1, 15;
L_0x1dde900 .part v0x1dc7840_0, 12, 1;
L_0x1dde9a0 .part v0x1dc78c0_0, 12, 1;
L_0x1ddd440 .part RS_0x7ff5c53e1aa8, 11, 1;
L_0x1ddd4e0 .part/pv L_0x1dde1f0, 12, 1, 16;
L_0x1ddd580 .part/pv L_0x1dddc90, 12, 1, 15;
L_0x1de0030 .part v0x1dc7840_0, 13, 1;
L_0x1ddeb50 .part v0x1dc78c0_0, 13, 1;
L_0x1de02f0 .part RS_0x7ff5c53e1aa8, 12, 1;
L_0x1de00d0 .part/pv L_0x1ddf970, 13, 1, 16;
L_0x1de0170 .part/pv L_0x1ddf410, 13, 1, 15;
L_0x1de17e0 .part v0x1dc7840_0, 14, 1;
L_0x1dd5a50 .part v0x1dc78c0_0, 14, 1;
L_0x1dd5d10 .part RS_0x7ff5c53e1aa8, 13, 1;
L_0x1de0390 .part/pv L_0x1de10e0, 14, 1, 16;
L_0x1dd5fd0 .part/pv L_0x1de0b80, 14, 1, 15;
L_0x1de3610 .part v0x1dc7840_0, 15, 1;
L_0x1de2210 .part v0x1dc78c0_0, 15, 1;
L_0x1de23c0 .part RS_0x7ff5c53e1aa8, 14, 1;
L_0x1de3930 .part/pv L_0x1de33a0, 15, 1, 16;
S_0x1dc2e60 .scope module, "a10" "alu_slice" 4 27, 4 16, S_0x1d83350;
 .timescale 0 0;
v0x1dc6a30_0 .net "cin", 0 0, L_0x1dcce70; 1 drivers
v0x1dc6ad0_0 .net "cout", 0 0, L_0x1dcbf00; 1 drivers
v0x1dc6be0_0 .net "i0", 0 0, L_0x1dccbd0; 1 drivers
v0x1dc5990_0 .net "i1", 0 0, L_0x1dcccc0; 1 drivers
v0x1dc6e00_0 .net "o", 0 0, L_0x1dcc960; 1 drivers
v0x1dc6e80_0 .alias "op", 1 0, v0x1dc74b0_0;
v0x1dc6f40_0 .net "t_and", 0 0, L_0x1dcc0f0; 1 drivers
v0x1dc6fc0_0 .net "t_andor", 0 0, L_0x1dcc4a0; 1 drivers
v0x1dc7040_0 .net "t_or", 0 0, L_0x1dcc190; 1 drivers
v0x1dc7110_0 .net "t_sumdif", 0 0, L_0x1dc60d0; 1 drivers
L_0x1dcc030 .part v0x1dc7a00_0, 0, 1;
L_0x1dcc660 .part v0x1dc7a00_0, 0, 1;
L_0x1dccb30 .part v0x1dc7a00_0, 1, 1;
S_0x1dc4020 .scope module, "as1" "addsub" 4 18, 4 10, S_0x1dc2e60;
 .timescale 0 0;
v0x1dc6620_0 .net "addsub", 0 0, L_0x1dcc030; 1 drivers
v0x1dc66a0_0 .alias "cin", 0 0, v0x1dc6a30_0;
v0x1dc6720_0 .alias "cout", 0 0, v0x1dc6ad0_0;
v0x1dc67a0_0 .alias "i0", 0 0, v0x1dc6be0_0;
v0x1dc6820_0 .alias "i1", 0 0, v0x1dc5990_0;
v0x1dc68a0_0 .alias "sumdif", 0 0, v0x1dc7110_0;
v0x1dc69b0_0 .net "t", 0 0, L_0x1dcb840; 1 drivers
S_0x1dc6360 .scope module, "x11" "xor2" 4 12, 2 13, S_0x1dc4020;
 .timescale 0 0;
L_0x1dcb840 .functor XOR 1, L_0x1dcccc0, L_0x1dcc030, C4<0>, C4<0>;
v0x1dc6450_0 .alias "i0", 0 0, v0x1dc5990_0;
v0x1dc6520_0 .alias "i1", 0 0, v0x1dc6620_0;
v0x1dc65a0_0 .alias "o", 0 0, v0x1dc69b0_0;
S_0x1dc4110 .scope module, "f1" "fa" 4 13, 4 1, S_0x1dc4020;
 .timescale 0 0;
v0x1dc5e40_0 .alias "cin", 0 0, v0x1dc6a30_0;
v0x1dc5f50_0 .alias "cout", 0 0, v0x1dc6ad0_0;
v0x1dc5fd0_0 .alias "i0", 0 0, v0x1dc6be0_0;
v0x1dc6050_0 .alias "i1", 0 0, v0x1dc69b0_0;
v0x1dc6160_0 .alias "sum", 0 0, v0x1dc7110_0;
v0x1dc61e0_0 .net "t0", 0 0, L_0x1dcbaa0; 1 drivers
v0x1dc6260_0 .net "t1", 0 0, L_0x1dcbb90; 1 drivers
v0x1dc62e0_0 .net "t2", 0 0, L_0x1dc5ee0; 1 drivers
S_0x1dc5470 .scope module, "x1" "xor3" 4 3, 2 59, S_0x1dc4110;
 .timescale 0 0;
v0x1dc5b20_0 .alias "i0", 0 0, v0x1dc6be0_0;
v0x1dc5ba0_0 .alias "i1", 0 0, v0x1dc69b0_0;
v0x1dc5c20_0 .alias "i2", 0 0, v0x1dc6a30_0;
v0x1dc5ca0_0 .alias "o", 0 0, v0x1dc7110_0;
v0x1dc5d70_0 .net "t", 0 0, L_0x1dcb8a0; 1 drivers
S_0x1dc5820 .scope module, "xor2_0" "xor2" 2 61, 2 13, S_0x1dc5470;
 .timescale 0 0;
L_0x1dcb8a0 .functor XOR 1, L_0x1dccbd0, L_0x1dcb840, C4<0>, C4<0>;
v0x1dc5910_0 .alias "i0", 0 0, v0x1dc6be0_0;
v0x1dc5a20_0 .alias "i1", 0 0, v0x1dc69b0_0;
v0x1dc5aa0_0 .alias "o", 0 0, v0x1dc5d70_0;
S_0x1dc5560 .scope module, "xor2_1" "xor2" 2 62, 2 13, S_0x1dc5470;
 .timescale 0 0;
L_0x1dc60d0 .functor XOR 1, L_0x1dcce70, L_0x1dcb8a0, C4<0>, C4<0>;
v0x1dc5650_0 .alias "i0", 0 0, v0x1dc6a30_0;
v0x1dc5720_0 .alias "i1", 0 0, v0x1dc5d70_0;
v0x1dc57a0_0 .alias "o", 0 0, v0x1dc7110_0;
S_0x1dc51b0 .scope module, "a1" "and2" 4 4, 2 5, S_0x1dc4110;
 .timescale 0 0;
L_0x1dcbaa0 .functor AND 1, L_0x1dccbd0, L_0x1dcb840, C4<1>, C4<1>;
v0x1dc52a0_0 .alias "i0", 0 0, v0x1dc6be0_0;
v0x1dc5320_0 .alias "i1", 0 0, v0x1dc69b0_0;
v0x1dc53a0_0 .alias "o", 0 0, v0x1dc61e0_0;
S_0x1dc4ef0 .scope module, "a2" "and2" 4 5, 2 5, S_0x1dc4110;
 .timescale 0 0;
L_0x1dcbb90 .functor AND 1, L_0x1dcb840, L_0x1dcce70, C4<1>, C4<1>;
v0x1dc4fe0_0 .alias "i0", 0 0, v0x1dc69b0_0;
v0x1dc5060_0 .alias "i1", 0 0, v0x1dc6a30_0;
v0x1dc50e0_0 .alias "o", 0 0, v0x1dc6260_0;
S_0x1dc4be0 .scope module, "a3" "and2" 4 6, 2 5, S_0x1dc4110;
 .timescale 0 0;
L_0x1dc5ee0 .functor AND 1, L_0x1dcce70, L_0x1dccbd0, C4<1>, C4<1>;
v0x1dc4cd0_0 .alias "i0", 0 0, v0x1dc6a30_0;
v0x1dc4d50_0 .alias "i1", 0 0, v0x1dc6be0_0;
v0x1dc4e20_0 .alias "o", 0 0, v0x1dc62e0_0;
S_0x1dc4200 .scope module, "o1" "or3" 4 7, 2 41, S_0x1dc4110;
 .timescale 0 0;
v0x1dc4850_0 .alias "i0", 0 0, v0x1dc61e0_0;
v0x1dc48d0_0 .alias "i1", 0 0, v0x1dc6260_0;
v0x1dc4980_0 .alias "i2", 0 0, v0x1dc62e0_0;
v0x1dc4a30_0 .alias "o", 0 0, v0x1dc6ad0_0;
v0x1dc4b10_0 .net "t", 0 0, L_0x1dcbe60; 1 drivers
S_0x1dc4580 .scope module, "or2_0" "or2" 2 43, 2 9, S_0x1dc4200;
 .timescale 0 0;
L_0x1dcbe60 .functor OR 1, L_0x1dcbaa0, L_0x1dcbb90, C4<0>, C4<0>;
v0x1dc4670_0 .alias "i0", 0 0, v0x1dc61e0_0;
v0x1dc4730_0 .alias "i1", 0 0, v0x1dc6260_0;
v0x1dc47d0_0 .alias "o", 0 0, v0x1dc4b10_0;
S_0x1dc42f0 .scope module, "or2_1" "or2" 2 44, 2 9, S_0x1dc4200;
 .timescale 0 0;
L_0x1dcbf00 .functor OR 1, L_0x1dc5ee0, L_0x1dcbe60, C4<0>, C4<0>;
v0x1dc43e0_0 .alias "i0", 0 0, v0x1dc62e0_0;
v0x1dc4460_0 .alias "i1", 0 0, v0x1dc4b10_0;
v0x1dc44e0_0 .alias "o", 0 0, v0x1dc6ad0_0;
S_0x1dc3db0 .scope module, "a11" "and2" 4 19, 2 5, S_0x1dc2e60;
 .timescale 0 0;
L_0x1dcc0f0 .functor AND 1, L_0x1dccbd0, L_0x1dcccc0, C4<1>, C4<1>;
v0x1dc3ea0_0 .alias "i0", 0 0, v0x1dc6be0_0;
v0x1dc3f20_0 .alias "i1", 0 0, v0x1dc5990_0;
v0x1dc3fa0_0 .alias "o", 0 0, v0x1dc6f40_0;
S_0x1dc3b00 .scope module, "o11" "or2" 4 20, 2 9, S_0x1dc2e60;
 .timescale 0 0;
L_0x1dcc190 .functor OR 1, L_0x1dccbd0, L_0x1dcccc0, C4<0>, C4<0>;
v0x1dc3bf0_0 .alias "i0", 0 0, v0x1dc6be0_0;
v0x1dc3c90_0 .alias "i1", 0 0, v0x1dc5990_0;
v0x1dc3d30_0 .alias "o", 0 0, v0x1dc7040_0;
S_0x1dc34e0 .scope module, "m1" "mux2" 4 21, 2 71, S_0x1dc2e60;
 .timescale 0 0;
v0x1dc35d0_0 .net *"_s0", 1 0, L_0x1dcc230; 1 drivers
v0x1dc3690_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1dc3730_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1dc37d0_0 .net *"_s6", 0 0, L_0x1dcc400; 1 drivers
v0x1dc3850_0 .alias "i0", 0 0, v0x1dc6f40_0;
v0x1dc38f0_0 .alias "i1", 0 0, v0x1dc7040_0;
v0x1dc3990_0 .net "j", 0 0, L_0x1dcc660; 1 drivers
v0x1dc3a30_0 .alias "o", 0 0, v0x1dc6fc0_0;
L_0x1dcc230 .concat [ 1 1 0 0], L_0x1dcc660, C4<0>;
L_0x1dcc400 .cmp/eq 2, L_0x1dcc230, C4<00>;
L_0x1dcc4a0 .functor MUXZ 1, L_0x1dcc190, L_0x1dcc0f0, L_0x1dcc400, C4<>;
S_0x1dc2f50 .scope module, "m2" "mux2" 4 22, 2 71, S_0x1dc2e60;
 .timescale 0 0;
v0x1dc3040_0 .net *"_s0", 1 0, L_0x1dcc700; 1 drivers
v0x1dc30c0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1dc3140_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1dc31e0_0 .net *"_s6", 0 0, L_0x1dcc8c0; 1 drivers
v0x1dc3260_0 .alias "i0", 0 0, v0x1dc6fc0_0;
v0x1dc3300_0 .alias "i1", 0 0, v0x1dc7110_0;
v0x1dc33a0_0 .net "j", 0 0, L_0x1dccb30; 1 drivers
v0x1dc3440_0 .alias "o", 0 0, v0x1dc6e00_0;
L_0x1dcc700 .concat [ 1 1 0 0], L_0x1dccb30, C4<0>;
L_0x1dcc8c0 .cmp/eq 2, L_0x1dcc700, C4<00>;
L_0x1dcc960 .functor MUXZ 1, L_0x1dc60d0, L_0x1dcc4a0, L_0x1dcc8c0, C4<>;
S_0x1dbeab0 .scope module, "a11" "alu_slice" 4 28, 4 16, S_0x1d83350;
 .timescale 0 0;
v0x1dc26c0_0 .net "cin", 0 0, L_0x1dce620; 1 drivers
v0x1dc2740_0 .net "cout", 0 0, L_0x1dcd770; 1 drivers
v0x1dc2850_0 .net "i0", 0 0, L_0x1dce390; 1 drivers
v0x1dc15e0_0 .net "i1", 0 0, L_0x1dce470; 1 drivers
v0x1dc2a70_0 .net "o", 0 0, L_0x1dce120; 1 drivers
v0x1dc2af0_0 .alias "op", 1 0, v0x1dc74b0_0;
v0x1dc2bb0_0 .net "t_and", 0 0, L_0x1dcd960; 1 drivers
v0x1dc2c30_0 .net "t_andor", 0 0, L_0x1dcdc90; 1 drivers
v0x1dc2cb0_0 .net "t_or", 0 0, L_0x1dcda00; 1 drivers
v0x1dc2d80_0 .net "t_sumdif", 0 0, L_0x1dc1d20; 1 drivers
L_0x1dcd8a0 .part v0x1dc7a00_0, 0, 1;
L_0x1dcde50 .part v0x1dc7a00_0, 0, 1;
L_0x1dce2f0 .part v0x1dc7a00_0, 1, 1;
S_0x1dbfc70 .scope module, "as1" "addsub" 4 18, 4 10, S_0x1dbeab0;
 .timescale 0 0;
v0x1dc2290_0 .net "addsub", 0 0, L_0x1dcd8a0; 1 drivers
v0x1dc2330_0 .alias "cin", 0 0, v0x1dc26c0_0;
v0x1dc23b0_0 .alias "cout", 0 0, v0x1dc2740_0;
v0x1dc2430_0 .alias "i0", 0 0, v0x1dc2850_0;
v0x1dc24b0_0 .alias "i1", 0 0, v0x1dc15e0_0;
v0x1dc2530_0 .alias "sumdif", 0 0, v0x1dc2d80_0;
v0x1dc2640_0 .net "t", 0 0, L_0x1dcd0a0; 1 drivers
S_0x1dc1fb0 .scope module, "x11" "xor2" 4 12, 2 13, S_0x1dbfc70;
 .timescale 0 0;
L_0x1dcd0a0 .functor XOR 1, L_0x1dce470, L_0x1dcd8a0, C4<0>, C4<0>;
v0x1dc20a0_0 .alias "i0", 0 0, v0x1dc15e0_0;
v0x1dc2170_0 .alias "i1", 0 0, v0x1dc2290_0;
v0x1dc2210_0 .alias "o", 0 0, v0x1dc2640_0;
S_0x1dbfd60 .scope module, "f1" "fa" 4 13, 4 1, S_0x1dbfc70;
 .timescale 0 0;
v0x1dc1a90_0 .alias "cin", 0 0, v0x1dc26c0_0;
v0x1dc1ba0_0 .alias "cout", 0 0, v0x1dc2740_0;
v0x1dc1c20_0 .alias "i0", 0 0, v0x1dc2850_0;
v0x1dc1ca0_0 .alias "i1", 0 0, v0x1dc2640_0;
v0x1dc1db0_0 .alias "sum", 0 0, v0x1dc2d80_0;
v0x1dc1e30_0 .net "t0", 0 0, L_0x1dcd350; 1 drivers
v0x1dc1eb0_0 .net "t1", 0 0, L_0x1dcd440; 1 drivers
v0x1dc1f30_0 .net "t2", 0 0, L_0x1dc1b10; 1 drivers
S_0x1dc10c0 .scope module, "x1" "xor3" 4 3, 2 59, S_0x1dbfd60;
 .timescale 0 0;
v0x1dc1770_0 .alias "i0", 0 0, v0x1dc2850_0;
v0x1dc17f0_0 .alias "i1", 0 0, v0x1dc2640_0;
v0x1dc1870_0 .alias "i2", 0 0, v0x1dc26c0_0;
v0x1dc18f0_0 .alias "o", 0 0, v0x1dc2d80_0;
v0x1dc19c0_0 .net "t", 0 0, L_0x1dcd150; 1 drivers
S_0x1dc1470 .scope module, "xor2_0" "xor2" 2 61, 2 13, S_0x1dc10c0;
 .timescale 0 0;
L_0x1dcd150 .functor XOR 1, L_0x1dce390, L_0x1dcd0a0, C4<0>, C4<0>;
v0x1dc1560_0 .alias "i0", 0 0, v0x1dc2850_0;
v0x1dc1670_0 .alias "i1", 0 0, v0x1dc2640_0;
v0x1dc16f0_0 .alias "o", 0 0, v0x1dc19c0_0;
S_0x1dc11b0 .scope module, "xor2_1" "xor2" 2 62, 2 13, S_0x1dc10c0;
 .timescale 0 0;
L_0x1dc1d20 .functor XOR 1, L_0x1dce620, L_0x1dcd150, C4<0>, C4<0>;
v0x1dc12a0_0 .alias "i0", 0 0, v0x1dc26c0_0;
v0x1dc1370_0 .alias "i1", 0 0, v0x1dc19c0_0;
v0x1dc13f0_0 .alias "o", 0 0, v0x1dc2d80_0;
S_0x1dc0e00 .scope module, "a1" "and2" 4 4, 2 5, S_0x1dbfd60;
 .timescale 0 0;
L_0x1dcd350 .functor AND 1, L_0x1dce390, L_0x1dcd0a0, C4<1>, C4<1>;
v0x1dc0ef0_0 .alias "i0", 0 0, v0x1dc2850_0;
v0x1dc0f70_0 .alias "i1", 0 0, v0x1dc2640_0;
v0x1dc0ff0_0 .alias "o", 0 0, v0x1dc1e30_0;
S_0x1dc0b40 .scope module, "a2" "and2" 4 5, 2 5, S_0x1dbfd60;
 .timescale 0 0;
L_0x1dcd440 .functor AND 1, L_0x1dcd0a0, L_0x1dce620, C4<1>, C4<1>;
v0x1dc0c30_0 .alias "i0", 0 0, v0x1dc2640_0;
v0x1dc0cb0_0 .alias "i1", 0 0, v0x1dc26c0_0;
v0x1dc0d30_0 .alias "o", 0 0, v0x1dc1eb0_0;
S_0x1dc0830 .scope module, "a3" "and2" 4 6, 2 5, S_0x1dbfd60;
 .timescale 0 0;
L_0x1dc1b10 .functor AND 1, L_0x1dce620, L_0x1dce390, C4<1>, C4<1>;
v0x1dc0920_0 .alias "i0", 0 0, v0x1dc26c0_0;
v0x1dc09a0_0 .alias "i1", 0 0, v0x1dc2850_0;
v0x1dc0a70_0 .alias "o", 0 0, v0x1dc1f30_0;
S_0x1dbfe50 .scope module, "o1" "or3" 4 7, 2 41, S_0x1dbfd60;
 .timescale 0 0;
v0x1dc04a0_0 .alias "i0", 0 0, v0x1dc1e30_0;
v0x1dc0520_0 .alias "i1", 0 0, v0x1dc1eb0_0;
v0x1dc05d0_0 .alias "i2", 0 0, v0x1dc1f30_0;
v0x1dc0680_0 .alias "o", 0 0, v0x1dc2740_0;
v0x1dc0760_0 .net "t", 0 0, L_0x1dcd6d0; 1 drivers
S_0x1dc01d0 .scope module, "or2_0" "or2" 2 43, 2 9, S_0x1dbfe50;
 .timescale 0 0;
L_0x1dcd6d0 .functor OR 1, L_0x1dcd350, L_0x1dcd440, C4<0>, C4<0>;
v0x1dc02c0_0 .alias "i0", 0 0, v0x1dc1e30_0;
v0x1dc0380_0 .alias "i1", 0 0, v0x1dc1eb0_0;
v0x1dc0420_0 .alias "o", 0 0, v0x1dc0760_0;
S_0x1dbff40 .scope module, "or2_1" "or2" 2 44, 2 9, S_0x1dbfe50;
 .timescale 0 0;
L_0x1dcd770 .functor OR 1, L_0x1dc1b10, L_0x1dcd6d0, C4<0>, C4<0>;
v0x1dc0030_0 .alias "i0", 0 0, v0x1dc1f30_0;
v0x1dc00b0_0 .alias "i1", 0 0, v0x1dc0760_0;
v0x1dc0130_0 .alias "o", 0 0, v0x1dc2740_0;
S_0x1dbfa00 .scope module, "a11" "and2" 4 19, 2 5, S_0x1dbeab0;
 .timescale 0 0;
L_0x1dcd960 .functor AND 1, L_0x1dce390, L_0x1dce470, C4<1>, C4<1>;
v0x1dbfaf0_0 .alias "i0", 0 0, v0x1dc2850_0;
v0x1dbfb70_0 .alias "i1", 0 0, v0x1dc15e0_0;
v0x1dbfbf0_0 .alias "o", 0 0, v0x1dc2bb0_0;
S_0x1dbf750 .scope module, "o11" "or2" 4 20, 2 9, S_0x1dbeab0;
 .timescale 0 0;
L_0x1dcda00 .functor OR 1, L_0x1dce390, L_0x1dce470, C4<0>, C4<0>;
v0x1dbf840_0 .alias "i0", 0 0, v0x1dc2850_0;
v0x1dbf8e0_0 .alias "i1", 0 0, v0x1dc15e0_0;
v0x1dbf980_0 .alias "o", 0 0, v0x1dc2cb0_0;
S_0x1dbf130 .scope module, "m1" "mux2" 4 21, 2 71, S_0x1dbeab0;
 .timescale 0 0;
v0x1dbf220_0 .net *"_s0", 1 0, L_0x1dcdaa0; 1 drivers
v0x1dbf2e0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1dbf380_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1dbf420_0 .net *"_s6", 0 0, L_0x1dcc820; 1 drivers
v0x1dbf4a0_0 .alias "i0", 0 0, v0x1dc2bb0_0;
v0x1dbf540_0 .alias "i1", 0 0, v0x1dc2cb0_0;
v0x1dbf5e0_0 .net "j", 0 0, L_0x1dcde50; 1 drivers
v0x1dbf680_0 .alias "o", 0 0, v0x1dc2c30_0;
L_0x1dcdaa0 .concat [ 1 1 0 0], L_0x1dcde50, C4<0>;
L_0x1dcc820 .cmp/eq 2, L_0x1dcdaa0, C4<00>;
L_0x1dcdc90 .functor MUXZ 1, L_0x1dcda00, L_0x1dcd960, L_0x1dcc820, C4<>;
S_0x1dbeba0 .scope module, "m2" "mux2" 4 22, 2 71, S_0x1dbeab0;
 .timescale 0 0;
v0x1dbec90_0 .net *"_s0", 1 0, L_0x1dcdef0; 1 drivers
v0x1dbed10_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1dbed90_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1dbee30_0 .net *"_s6", 0 0, L_0x1dcdbe0; 1 drivers
v0x1dbeeb0_0 .alias "i0", 0 0, v0x1dc2c30_0;
v0x1dbef50_0 .alias "i1", 0 0, v0x1dc2d80_0;
v0x1dbeff0_0 .net "j", 0 0, L_0x1dce2f0; 1 drivers
v0x1dbf090_0 .alias "o", 0 0, v0x1dc2a70_0;
L_0x1dcdef0 .concat [ 1 1 0 0], L_0x1dce2f0, C4<0>;
L_0x1dcdbe0 .cmp/eq 2, L_0x1dcdef0, C4<00>;
L_0x1dce120 .functor MUXZ 1, L_0x1dc1d20, L_0x1dcdc90, L_0x1dcdbe0, C4<>;
S_0x1dba700 .scope module, "i2" "alu_slice" 4 29, 4 16, S_0x1d83350;
 .timescale 0 0;
v0x1dbe310_0 .net "cin", 0 0, L_0x1dcfe90; 1 drivers
v0x1dbe390_0 .net "cout", 0 0, L_0x1dcef90; 1 drivers
v0x1dbe4a0_0 .net "i0", 0 0, L_0x1dcfbb0; 1 drivers
v0x1dbd230_0 .net "i1", 0 0, L_0x1dcfce0; 1 drivers
v0x1dbe6c0_0 .net "o", 0 0, L_0x1dcf940; 1 drivers
v0x1dbe740_0 .alias "op", 1 0, v0x1dc74b0_0;
v0x1dbe800_0 .net "t_and", 0 0, L_0x1dcf180; 1 drivers
v0x1dbe880_0 .net "t_andor", 0 0, L_0x1dcf490; 1 drivers
v0x1dbe900_0 .net "t_or", 0 0, L_0x1dcf220; 1 drivers
v0x1dbe9d0_0 .net "t_sumdif", 0 0, L_0x1dbd970; 1 drivers
L_0x1dcf0c0 .part v0x1dc7a00_0, 0, 1;
L_0x1dcf650 .part v0x1dc7a00_0, 0, 1;
L_0x1dcfb10 .part v0x1dc7a00_0, 1, 1;
S_0x1dbb8c0 .scope module, "as1" "addsub" 4 18, 4 10, S_0x1dba700;
 .timescale 0 0;
v0x1dbdee0_0 .net "addsub", 0 0, L_0x1dcf0c0; 1 drivers
v0x1dbdf80_0 .alias "cin", 0 0, v0x1dbe310_0;
v0x1dbe000_0 .alias "cout", 0 0, v0x1dbe390_0;
v0x1dbe080_0 .alias "i0", 0 0, v0x1dbe4a0_0;
v0x1dbe100_0 .alias "i1", 0 0, v0x1dbd230_0;
v0x1dbe180_0 .alias "sumdif", 0 0, v0x1dbe9d0_0;
v0x1dbe290_0 .net "t", 0 0, L_0x1dce8b0; 1 drivers
S_0x1dbdc00 .scope module, "x11" "xor2" 4 12, 2 13, S_0x1dbb8c0;
 .timescale 0 0;
L_0x1dce8b0 .functor XOR 1, L_0x1dcfce0, L_0x1dcf0c0, C4<0>, C4<0>;
v0x1dbdcf0_0 .alias "i0", 0 0, v0x1dbd230_0;
v0x1dbddc0_0 .alias "i1", 0 0, v0x1dbdee0_0;
v0x1dbde60_0 .alias "o", 0 0, v0x1dbe290_0;
S_0x1dbb9b0 .scope module, "f1" "fa" 4 13, 4 1, S_0x1dbb8c0;
 .timescale 0 0;
v0x1dbd6e0_0 .alias "cin", 0 0, v0x1dbe310_0;
v0x1dbd7f0_0 .alias "cout", 0 0, v0x1dbe390_0;
v0x1dbd870_0 .alias "i0", 0 0, v0x1dbe4a0_0;
v0x1dbd8f0_0 .alias "i1", 0 0, v0x1dbe290_0;
v0x1dbda00_0 .alias "sum", 0 0, v0x1dbe9d0_0;
v0x1dbda80_0 .net "t0", 0 0, L_0x1dceb10; 1 drivers
v0x1dbdb00_0 .net "t1", 0 0, L_0x1dcec00; 1 drivers
v0x1dbdb80_0 .net "t2", 0 0, L_0x1dbd780; 1 drivers
S_0x1dbcd10 .scope module, "x1" "xor3" 4 3, 2 59, S_0x1dbb9b0;
 .timescale 0 0;
v0x1dbd3c0_0 .alias "i0", 0 0, v0x1dbe4a0_0;
v0x1dbd440_0 .alias "i1", 0 0, v0x1dbe290_0;
v0x1dbd4c0_0 .alias "i2", 0 0, v0x1dbe310_0;
v0x1dbd540_0 .alias "o", 0 0, v0x1dbe9d0_0;
v0x1dbd610_0 .net "t", 0 0, L_0x1dce910; 1 drivers
S_0x1dbd0c0 .scope module, "xor2_0" "xor2" 2 61, 2 13, S_0x1dbcd10;
 .timescale 0 0;
L_0x1dce910 .functor XOR 1, L_0x1dcfbb0, L_0x1dce8b0, C4<0>, C4<0>;
v0x1dbd1b0_0 .alias "i0", 0 0, v0x1dbe4a0_0;
v0x1dbd2c0_0 .alias "i1", 0 0, v0x1dbe290_0;
v0x1dbd340_0 .alias "o", 0 0, v0x1dbd610_0;
S_0x1dbce00 .scope module, "xor2_1" "xor2" 2 62, 2 13, S_0x1dbcd10;
 .timescale 0 0;
L_0x1dbd970 .functor XOR 1, L_0x1dcfe90, L_0x1dce910, C4<0>, C4<0>;
v0x1dbcef0_0 .alias "i0", 0 0, v0x1dbe310_0;
v0x1dbcfc0_0 .alias "i1", 0 0, v0x1dbd610_0;
v0x1dbd040_0 .alias "o", 0 0, v0x1dbe9d0_0;
S_0x1dbca50 .scope module, "a1" "and2" 4 4, 2 5, S_0x1dbb9b0;
 .timescale 0 0;
L_0x1dceb10 .functor AND 1, L_0x1dcfbb0, L_0x1dce8b0, C4<1>, C4<1>;
v0x1dbcb40_0 .alias "i0", 0 0, v0x1dbe4a0_0;
v0x1dbcbc0_0 .alias "i1", 0 0, v0x1dbe290_0;
v0x1dbcc40_0 .alias "o", 0 0, v0x1dbda80_0;
S_0x1dbc790 .scope module, "a2" "and2" 4 5, 2 5, S_0x1dbb9b0;
 .timescale 0 0;
L_0x1dcec00 .functor AND 1, L_0x1dce8b0, L_0x1dcfe90, C4<1>, C4<1>;
v0x1dbc880_0 .alias "i0", 0 0, v0x1dbe290_0;
v0x1dbc900_0 .alias "i1", 0 0, v0x1dbe310_0;
v0x1dbc980_0 .alias "o", 0 0, v0x1dbdb00_0;
S_0x1dbc480 .scope module, "a3" "and2" 4 6, 2 5, S_0x1dbb9b0;
 .timescale 0 0;
L_0x1dbd780 .functor AND 1, L_0x1dcfe90, L_0x1dcfbb0, C4<1>, C4<1>;
v0x1dbc570_0 .alias "i0", 0 0, v0x1dbe310_0;
v0x1dbc5f0_0 .alias "i1", 0 0, v0x1dbe4a0_0;
v0x1dbc6c0_0 .alias "o", 0 0, v0x1dbdb80_0;
S_0x1dbbaa0 .scope module, "o1" "or3" 4 7, 2 41, S_0x1dbb9b0;
 .timescale 0 0;
v0x1dbc0f0_0 .alias "i0", 0 0, v0x1dbda80_0;
v0x1dbc170_0 .alias "i1", 0 0, v0x1dbdb00_0;
v0x1dbc220_0 .alias "i2", 0 0, v0x1dbdb80_0;
v0x1dbc2d0_0 .alias "o", 0 0, v0x1dbe390_0;
v0x1dbc3b0_0 .net "t", 0 0, L_0x1dceef0; 1 drivers
S_0x1dbbe20 .scope module, "or2_0" "or2" 2 43, 2 9, S_0x1dbbaa0;
 .timescale 0 0;
L_0x1dceef0 .functor OR 1, L_0x1dceb10, L_0x1dcec00, C4<0>, C4<0>;
v0x1dbbf10_0 .alias "i0", 0 0, v0x1dbda80_0;
v0x1dbbfd0_0 .alias "i1", 0 0, v0x1dbdb00_0;
v0x1dbc070_0 .alias "o", 0 0, v0x1dbc3b0_0;
S_0x1dbbb90 .scope module, "or2_1" "or2" 2 44, 2 9, S_0x1dbbaa0;
 .timescale 0 0;
L_0x1dcef90 .functor OR 1, L_0x1dbd780, L_0x1dceef0, C4<0>, C4<0>;
v0x1dbbc80_0 .alias "i0", 0 0, v0x1dbdb80_0;
v0x1dbbd00_0 .alias "i1", 0 0, v0x1dbc3b0_0;
v0x1dbbd80_0 .alias "o", 0 0, v0x1dbe390_0;
S_0x1dbb650 .scope module, "a11" "and2" 4 19, 2 5, S_0x1dba700;
 .timescale 0 0;
L_0x1dcf180 .functor AND 1, L_0x1dcfbb0, L_0x1dcfce0, C4<1>, C4<1>;
v0x1dbb740_0 .alias "i0", 0 0, v0x1dbe4a0_0;
v0x1dbb7c0_0 .alias "i1", 0 0, v0x1dbd230_0;
v0x1dbb840_0 .alias "o", 0 0, v0x1dbe800_0;
S_0x1dbb3a0 .scope module, "o11" "or2" 4 20, 2 9, S_0x1dba700;
 .timescale 0 0;
L_0x1dcf220 .functor OR 1, L_0x1dcfbb0, L_0x1dcfce0, C4<0>, C4<0>;
v0x1dbb490_0 .alias "i0", 0 0, v0x1dbe4a0_0;
v0x1dbb530_0 .alias "i1", 0 0, v0x1dbd230_0;
v0x1dbb5d0_0 .alias "o", 0 0, v0x1dbe900_0;
S_0x1dbad80 .scope module, "m1" "mux2" 4 21, 2 71, S_0x1dba700;
 .timescale 0 0;
v0x1dbae70_0 .net *"_s0", 1 0, L_0x1dcf2c0; 1 drivers
v0x1dbaf30_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1dbafd0_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1dbb070_0 .net *"_s6", 0 0, L_0x1dce010; 1 drivers
v0x1dbb0f0_0 .alias "i0", 0 0, v0x1dbe800_0;
v0x1dbb190_0 .alias "i1", 0 0, v0x1dbe900_0;
v0x1dbb230_0 .net "j", 0 0, L_0x1dcf650; 1 drivers
v0x1dbb2d0_0 .alias "o", 0 0, v0x1dbe880_0;
L_0x1dcf2c0 .concat [ 1 1 0 0], L_0x1dcf650, C4<0>;
L_0x1dce010 .cmp/eq 2, L_0x1dcf2c0, C4<00>;
L_0x1dcf490 .functor MUXZ 1, L_0x1dcf220, L_0x1dcf180, L_0x1dce010, C4<>;
S_0x1dba7f0 .scope module, "m2" "mux2" 4 22, 2 71, S_0x1dba700;
 .timescale 0 0;
v0x1dba8e0_0 .net *"_s0", 1 0, L_0x1dcf6f0; 1 drivers
v0x1dba960_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1dba9e0_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1dbaa80_0 .net *"_s6", 0 0, L_0x1dcf3c0; 1 drivers
v0x1dbab00_0 .alias "i0", 0 0, v0x1dbe880_0;
v0x1dbaba0_0 .alias "i1", 0 0, v0x1dbe9d0_0;
v0x1dbac40_0 .net "j", 0 0, L_0x1dcfb10; 1 drivers
v0x1dbace0_0 .alias "o", 0 0, v0x1dbe6c0_0;
L_0x1dcf6f0 .concat [ 1 1 0 0], L_0x1dcfb10, C4<0>;
L_0x1dcf3c0 .cmp/eq 2, L_0x1dcf6f0, C4<00>;
L_0x1dcf940 .functor MUXZ 1, L_0x1dbd970, L_0x1dcf490, L_0x1dcf3c0, C4<>;
S_0x1db6350 .scope module, "i3" "alu_slice" 4 30, 4 16, S_0x1d83350;
 .timescale 0 0;
v0x1db9f60_0 .net "cin", 0 0, L_0x1dd1660; 1 drivers
v0x1db9fe0_0 .net "cout", 0 0, L_0x1dd0810; 1 drivers
v0x1dba0f0_0 .net "i0", 0 0, L_0x1dd1380; 1 drivers
v0x1db8e80_0 .net "i1", 0 0, L_0x1dd14b0; 1 drivers
v0x1dba310_0 .net "o", 0 0, L_0x1dd11b0; 1 drivers
v0x1dba390_0 .alias "op", 1 0, v0x1dc74b0_0;
v0x1dba450_0 .net "t_and", 0 0, L_0x1dd0a00; 1 drivers
v0x1dba4d0_0 .net "t_andor", 0 0, L_0x1dd0d70; 1 drivers
v0x1dba550_0 .net "t_or", 0 0, L_0x1dd0aa0; 1 drivers
v0x1dba620_0 .net "t_sumdif", 0 0, L_0x1db95c0; 1 drivers
L_0x1dd0940 .part v0x1dc7a00_0, 0, 1;
L_0x1dd0f30 .part v0x1dc7a00_0, 0, 1;
L_0x1dd12e0 .part v0x1dc7a00_0, 1, 1;
S_0x1db7510 .scope module, "as1" "addsub" 4 18, 4 10, S_0x1db6350;
 .timescale 0 0;
v0x1db9b30_0 .net "addsub", 0 0, L_0x1dd0940; 1 drivers
v0x1db9bd0_0 .alias "cin", 0 0, v0x1db9f60_0;
v0x1db9c50_0 .alias "cout", 0 0, v0x1db9fe0_0;
v0x1db9cd0_0 .alias "i0", 0 0, v0x1dba0f0_0;
v0x1db9d50_0 .alias "i1", 0 0, v0x1db8e80_0;
v0x1db9dd0_0 .alias "sumdif", 0 0, v0x1dba620_0;
v0x1db9ee0_0 .net "t", 0 0, L_0x1dce850; 1 drivers
S_0x1db9850 .scope module, "x11" "xor2" 4 12, 2 13, S_0x1db7510;
 .timescale 0 0;
L_0x1dce850 .functor XOR 1, L_0x1dd14b0, L_0x1dd0940, C4<0>, C4<0>;
v0x1db9940_0 .alias "i0", 0 0, v0x1db8e80_0;
v0x1db9a10_0 .alias "i1", 0 0, v0x1db9b30_0;
v0x1db9ab0_0 .alias "o", 0 0, v0x1db9ee0_0;
S_0x1db7600 .scope module, "f1" "fa" 4 13, 4 1, S_0x1db7510;
 .timescale 0 0;
v0x1db9330_0 .alias "cin", 0 0, v0x1db9f60_0;
v0x1db9440_0 .alias "cout", 0 0, v0x1db9fe0_0;
v0x1db94c0_0 .alias "i0", 0 0, v0x1dba0f0_0;
v0x1db9540_0 .alias "i1", 0 0, v0x1db9ee0_0;
v0x1db9650_0 .alias "sum", 0 0, v0x1dba620_0;
v0x1db96d0_0 .net "t0", 0 0, L_0x1dd0390; 1 drivers
v0x1db9750_0 .net "t1", 0 0, L_0x1dd0480; 1 drivers
v0x1db97d0_0 .net "t2", 0 0, L_0x1db93d0; 1 drivers
S_0x1db8960 .scope module, "x1" "xor3" 4 3, 2 59, S_0x1db7600;
 .timescale 0 0;
v0x1db9010_0 .alias "i0", 0 0, v0x1dba0f0_0;
v0x1db9090_0 .alias "i1", 0 0, v0x1db9ee0_0;
v0x1db9110_0 .alias "i2", 0 0, v0x1db9f60_0;
v0x1db9190_0 .alias "o", 0 0, v0x1dba620_0;
v0x1db9260_0 .net "t", 0 0, L_0x1dd0190; 1 drivers
S_0x1db8d10 .scope module, "xor2_0" "xor2" 2 61, 2 13, S_0x1db8960;
 .timescale 0 0;
L_0x1dd0190 .functor XOR 1, L_0x1dd1380, L_0x1dce850, C4<0>, C4<0>;
v0x1db8e00_0 .alias "i0", 0 0, v0x1dba0f0_0;
v0x1db8f10_0 .alias "i1", 0 0, v0x1db9ee0_0;
v0x1db8f90_0 .alias "o", 0 0, v0x1db9260_0;
S_0x1db8a50 .scope module, "xor2_1" "xor2" 2 62, 2 13, S_0x1db8960;
 .timescale 0 0;
L_0x1db95c0 .functor XOR 1, L_0x1dd1660, L_0x1dd0190, C4<0>, C4<0>;
v0x1db8b40_0 .alias "i0", 0 0, v0x1db9f60_0;
v0x1db8c10_0 .alias "i1", 0 0, v0x1db9260_0;
v0x1db8c90_0 .alias "o", 0 0, v0x1dba620_0;
S_0x1db86a0 .scope module, "a1" "and2" 4 4, 2 5, S_0x1db7600;
 .timescale 0 0;
L_0x1dd0390 .functor AND 1, L_0x1dd1380, L_0x1dce850, C4<1>, C4<1>;
v0x1db8790_0 .alias "i0", 0 0, v0x1dba0f0_0;
v0x1db8810_0 .alias "i1", 0 0, v0x1db9ee0_0;
v0x1db8890_0 .alias "o", 0 0, v0x1db96d0_0;
S_0x1db83e0 .scope module, "a2" "and2" 4 5, 2 5, S_0x1db7600;
 .timescale 0 0;
L_0x1dd0480 .functor AND 1, L_0x1dce850, L_0x1dd1660, C4<1>, C4<1>;
v0x1db84d0_0 .alias "i0", 0 0, v0x1db9ee0_0;
v0x1db8550_0 .alias "i1", 0 0, v0x1db9f60_0;
v0x1db85d0_0 .alias "o", 0 0, v0x1db9750_0;
S_0x1db80d0 .scope module, "a3" "and2" 4 6, 2 5, S_0x1db7600;
 .timescale 0 0;
L_0x1db93d0 .functor AND 1, L_0x1dd1660, L_0x1dd1380, C4<1>, C4<1>;
v0x1db81c0_0 .alias "i0", 0 0, v0x1db9f60_0;
v0x1db8240_0 .alias "i1", 0 0, v0x1dba0f0_0;
v0x1db8310_0 .alias "o", 0 0, v0x1db97d0_0;
S_0x1db76f0 .scope module, "o1" "or3" 4 7, 2 41, S_0x1db7600;
 .timescale 0 0;
v0x1db7d40_0 .alias "i0", 0 0, v0x1db96d0_0;
v0x1db7dc0_0 .alias "i1", 0 0, v0x1db9750_0;
v0x1db7e70_0 .alias "i2", 0 0, v0x1db97d0_0;
v0x1db7f20_0 .alias "o", 0 0, v0x1db9fe0_0;
v0x1db8000_0 .net "t", 0 0, L_0x1dd0770; 1 drivers
S_0x1db7a70 .scope module, "or2_0" "or2" 2 43, 2 9, S_0x1db76f0;
 .timescale 0 0;
L_0x1dd0770 .functor OR 1, L_0x1dd0390, L_0x1dd0480, C4<0>, C4<0>;
v0x1db7b60_0 .alias "i0", 0 0, v0x1db96d0_0;
v0x1db7c20_0 .alias "i1", 0 0, v0x1db9750_0;
v0x1db7cc0_0 .alias "o", 0 0, v0x1db8000_0;
S_0x1db77e0 .scope module, "or2_1" "or2" 2 44, 2 9, S_0x1db76f0;
 .timescale 0 0;
L_0x1dd0810 .functor OR 1, L_0x1db93d0, L_0x1dd0770, C4<0>, C4<0>;
v0x1db78d0_0 .alias "i0", 0 0, v0x1db97d0_0;
v0x1db7950_0 .alias "i1", 0 0, v0x1db8000_0;
v0x1db79d0_0 .alias "o", 0 0, v0x1db9fe0_0;
S_0x1db72a0 .scope module, "a11" "and2" 4 19, 2 5, S_0x1db6350;
 .timescale 0 0;
L_0x1dd0a00 .functor AND 1, L_0x1dd1380, L_0x1dd14b0, C4<1>, C4<1>;
v0x1db7390_0 .alias "i0", 0 0, v0x1dba0f0_0;
v0x1db7410_0 .alias "i1", 0 0, v0x1db8e80_0;
v0x1db7490_0 .alias "o", 0 0, v0x1dba450_0;
S_0x1db6ff0 .scope module, "o11" "or2" 4 20, 2 9, S_0x1db6350;
 .timescale 0 0;
L_0x1dd0aa0 .functor OR 1, L_0x1dd1380, L_0x1dd14b0, C4<0>, C4<0>;
v0x1db70e0_0 .alias "i0", 0 0, v0x1dba0f0_0;
v0x1db7180_0 .alias "i1", 0 0, v0x1db8e80_0;
v0x1db7220_0 .alias "o", 0 0, v0x1dba550_0;
S_0x1db69d0 .scope module, "m1" "mux2" 4 21, 2 71, S_0x1db6350;
 .timescale 0 0;
v0x1db6ac0_0 .net *"_s0", 1 0, L_0x1dd0b40; 1 drivers
v0x1db6b80_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1db6c20_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1db6cc0_0 .net *"_s6", 0 0, L_0x1dcf810; 1 drivers
v0x1db6d40_0 .alias "i0", 0 0, v0x1dba450_0;
v0x1db6de0_0 .alias "i1", 0 0, v0x1dba550_0;
v0x1db6e80_0 .net "j", 0 0, L_0x1dd0f30; 1 drivers
v0x1db6f20_0 .alias "o", 0 0, v0x1dba4d0_0;
L_0x1dd0b40 .concat [ 1 1 0 0], L_0x1dd0f30, C4<0>;
L_0x1dcf810 .cmp/eq 2, L_0x1dd0b40, C4<00>;
L_0x1dd0d70 .functor MUXZ 1, L_0x1dd0aa0, L_0x1dd0a00, L_0x1dcf810, C4<>;
S_0x1db6440 .scope module, "m2" "mux2" 4 22, 2 71, S_0x1db6350;
 .timescale 0 0;
v0x1db6530_0 .net *"_s0", 1 0, L_0x1dd0fd0; 1 drivers
v0x1db65b0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1db6630_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1db66d0_0 .net *"_s6", 0 0, L_0x1dd0c80; 1 drivers
v0x1db6750_0 .alias "i0", 0 0, v0x1dba4d0_0;
v0x1db67f0_0 .alias "i1", 0 0, v0x1dba620_0;
v0x1db6890_0 .net "j", 0 0, L_0x1dd12e0; 1 drivers
v0x1db6930_0 .alias "o", 0 0, v0x1dba310_0;
L_0x1dd0fd0 .concat [ 1 1 0 0], L_0x1dd12e0, C4<0>;
L_0x1dd0c80 .cmp/eq 2, L_0x1dd0fd0, C4<00>;
L_0x1dd11b0 .functor MUXZ 1, L_0x1db95c0, L_0x1dd0d70, L_0x1dd0c80, C4<>;
S_0x1db1fa0 .scope module, "i4" "alu_slice" 4 31, 4 16, S_0x1d83350;
 .timescale 0 0;
v0x1db5bb0_0 .net "cin", 0 0, L_0x1dd18e0; 1 drivers
v0x1db5c30_0 .net "cout", 0 0, L_0x1dd1f20; 1 drivers
v0x1db5d40_0 .net "i0", 0 0, L_0x1dd2ce0; 1 drivers
v0x1db4ad0_0 .net "i1", 0 0, L_0x1dd2d80; 1 drivers
v0x1db5f60_0 .net "o", 0 0, L_0x1dd2b10; 1 drivers
v0x1db5fe0_0 .alias "op", 1 0, v0x1dc74b0_0;
v0x1db60a0_0 .net "t_and", 0 0, L_0x1dd2110; 1 drivers
v0x1db6120_0 .net "t_andor", 0 0, L_0x1dd24a0; 1 drivers
v0x1db61a0_0 .net "t_or", 0 0, L_0x1dd21b0; 1 drivers
v0x1db6270_0 .net "t_sumdif", 0 0, L_0x1db5210; 1 drivers
L_0x1dd2050 .part v0x1dc7a00_0, 0, 1;
L_0x1dd2660 .part v0x1dc7a00_0, 0, 1;
L_0x1dd2c40 .part v0x1dc7a00_0, 1, 1;
S_0x1db3160 .scope module, "as1" "addsub" 4 18, 4 10, S_0x1db1fa0;
 .timescale 0 0;
v0x1db5780_0 .net "addsub", 0 0, L_0x1dd2050; 1 drivers
v0x1db5820_0 .alias "cin", 0 0, v0x1db5bb0_0;
v0x1db58a0_0 .alias "cout", 0 0, v0x1db5c30_0;
v0x1db5920_0 .alias "i0", 0 0, v0x1db5d40_0;
v0x1db59a0_0 .alias "i1", 0 0, v0x1db4ad0_0;
v0x1db5a20_0 .alias "sumdif", 0 0, v0x1db6270_0;
v0x1db5b30_0 .net "t", 0 0, L_0x1dba280; 1 drivers
S_0x1db54a0 .scope module, "x11" "xor2" 4 12, 2 13, S_0x1db3160;
 .timescale 0 0;
L_0x1dba280 .functor XOR 1, L_0x1dd2d80, L_0x1dd2050, C4<0>, C4<0>;
v0x1db5590_0 .alias "i0", 0 0, v0x1db4ad0_0;
v0x1db5660_0 .alias "i1", 0 0, v0x1db5780_0;
v0x1db5700_0 .alias "o", 0 0, v0x1db5b30_0;
S_0x1db3250 .scope module, "f1" "fa" 4 13, 4 1, S_0x1db3160;
 .timescale 0 0;
v0x1db4f80_0 .alias "cin", 0 0, v0x1db5bb0_0;
v0x1db5090_0 .alias "cout", 0 0, v0x1db5c30_0;
v0x1db5110_0 .alias "i0", 0 0, v0x1db5d40_0;
v0x1db5190_0 .alias "i1", 0 0, v0x1db5b30_0;
v0x1db52a0_0 .alias "sum", 0 0, v0x1db6270_0;
v0x1db5320_0 .net "t0", 0 0, L_0x1dd1aa0; 1 drivers
v0x1db53a0_0 .net "t1", 0 0, L_0x1dd1b90; 1 drivers
v0x1db5420_0 .net "t2", 0 0, L_0x1db5020; 1 drivers
S_0x1db45b0 .scope module, "x1" "xor3" 4 3, 2 59, S_0x1db3250;
 .timescale 0 0;
v0x1db4c60_0 .alias "i0", 0 0, v0x1db5d40_0;
v0x1db4ce0_0 .alias "i1", 0 0, v0x1db5b30_0;
v0x1db4d60_0 .alias "i2", 0 0, v0x1db5bb0_0;
v0x1db4de0_0 .alias "o", 0 0, v0x1db6270_0;
v0x1db4eb0_0 .net "t", 0 0, L_0x1dd1420; 1 drivers
S_0x1db4960 .scope module, "xor2_0" "xor2" 2 61, 2 13, S_0x1db45b0;
 .timescale 0 0;
L_0x1dd1420 .functor XOR 1, L_0x1dd2ce0, L_0x1dba280, C4<0>, C4<0>;
v0x1db4a50_0 .alias "i0", 0 0, v0x1db5d40_0;
v0x1db4b60_0 .alias "i1", 0 0, v0x1db5b30_0;
v0x1db4be0_0 .alias "o", 0 0, v0x1db4eb0_0;
S_0x1db46a0 .scope module, "xor2_1" "xor2" 2 62, 2 13, S_0x1db45b0;
 .timescale 0 0;
L_0x1db5210 .functor XOR 1, L_0x1dd18e0, L_0x1dd1420, C4<0>, C4<0>;
v0x1db4790_0 .alias "i0", 0 0, v0x1db5bb0_0;
v0x1db4860_0 .alias "i1", 0 0, v0x1db4eb0_0;
v0x1db48e0_0 .alias "o", 0 0, v0x1db6270_0;
S_0x1db42f0 .scope module, "a1" "and2" 4 4, 2 5, S_0x1db3250;
 .timescale 0 0;
L_0x1dd1aa0 .functor AND 1, L_0x1dd2ce0, L_0x1dba280, C4<1>, C4<1>;
v0x1db43e0_0 .alias "i0", 0 0, v0x1db5d40_0;
v0x1db4460_0 .alias "i1", 0 0, v0x1db5b30_0;
v0x1db44e0_0 .alias "o", 0 0, v0x1db5320_0;
S_0x1db4030 .scope module, "a2" "and2" 4 5, 2 5, S_0x1db3250;
 .timescale 0 0;
L_0x1dd1b90 .functor AND 1, L_0x1dba280, L_0x1dd18e0, C4<1>, C4<1>;
v0x1db4120_0 .alias "i0", 0 0, v0x1db5b30_0;
v0x1db41a0_0 .alias "i1", 0 0, v0x1db5bb0_0;
v0x1db4220_0 .alias "o", 0 0, v0x1db53a0_0;
S_0x1db3d20 .scope module, "a3" "and2" 4 6, 2 5, S_0x1db3250;
 .timescale 0 0;
L_0x1db5020 .functor AND 1, L_0x1dd18e0, L_0x1dd2ce0, C4<1>, C4<1>;
v0x1db3e10_0 .alias "i0", 0 0, v0x1db5bb0_0;
v0x1db3e90_0 .alias "i1", 0 0, v0x1db5d40_0;
v0x1db3f60_0 .alias "o", 0 0, v0x1db5420_0;
S_0x1db3340 .scope module, "o1" "or3" 4 7, 2 41, S_0x1db3250;
 .timescale 0 0;
v0x1db3990_0 .alias "i0", 0 0, v0x1db5320_0;
v0x1db3a10_0 .alias "i1", 0 0, v0x1db53a0_0;
v0x1db3ac0_0 .alias "i2", 0 0, v0x1db5420_0;
v0x1db3b70_0 .alias "o", 0 0, v0x1db5c30_0;
v0x1db3c50_0 .net "t", 0 0, L_0x1dd1e80; 1 drivers
S_0x1db36c0 .scope module, "or2_0" "or2" 2 43, 2 9, S_0x1db3340;
 .timescale 0 0;
L_0x1dd1e80 .functor OR 1, L_0x1dd1aa0, L_0x1dd1b90, C4<0>, C4<0>;
v0x1db37b0_0 .alias "i0", 0 0, v0x1db5320_0;
v0x1db3870_0 .alias "i1", 0 0, v0x1db53a0_0;
v0x1db3910_0 .alias "o", 0 0, v0x1db3c50_0;
S_0x1db3430 .scope module, "or2_1" "or2" 2 44, 2 9, S_0x1db3340;
 .timescale 0 0;
L_0x1dd1f20 .functor OR 1, L_0x1db5020, L_0x1dd1e80, C4<0>, C4<0>;
v0x1db3520_0 .alias "i0", 0 0, v0x1db5420_0;
v0x1db35a0_0 .alias "i1", 0 0, v0x1db3c50_0;
v0x1db3620_0 .alias "o", 0 0, v0x1db5c30_0;
S_0x1db2ef0 .scope module, "a11" "and2" 4 19, 2 5, S_0x1db1fa0;
 .timescale 0 0;
L_0x1dd2110 .functor AND 1, L_0x1dd2ce0, L_0x1dd2d80, C4<1>, C4<1>;
v0x1db2fe0_0 .alias "i0", 0 0, v0x1db5d40_0;
v0x1db3060_0 .alias "i1", 0 0, v0x1db4ad0_0;
v0x1db30e0_0 .alias "o", 0 0, v0x1db60a0_0;
S_0x1db2c40 .scope module, "o11" "or2" 4 20, 2 9, S_0x1db1fa0;
 .timescale 0 0;
L_0x1dd21b0 .functor OR 1, L_0x1dd2ce0, L_0x1dd2d80, C4<0>, C4<0>;
v0x1db2d30_0 .alias "i0", 0 0, v0x1db5d40_0;
v0x1db2dd0_0 .alias "i1", 0 0, v0x1db4ad0_0;
v0x1db2e70_0 .alias "o", 0 0, v0x1db61a0_0;
S_0x1db2620 .scope module, "m1" "mux2" 4 21, 2 71, S_0x1db1fa0;
 .timescale 0 0;
v0x1db2710_0 .net *"_s0", 1 0, L_0x1dd2250; 1 drivers
v0x1db27d0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1db2870_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1db2910_0 .net *"_s6", 0 0, L_0x1dd10b0; 1 drivers
v0x1db2990_0 .alias "i0", 0 0, v0x1db60a0_0;
v0x1db2a30_0 .alias "i1", 0 0, v0x1db61a0_0;
v0x1db2ad0_0 .net "j", 0 0, L_0x1dd2660; 1 drivers
v0x1db2b70_0 .alias "o", 0 0, v0x1db6120_0;
L_0x1dd2250 .concat [ 1 1 0 0], L_0x1dd2660, C4<0>;
L_0x1dd10b0 .cmp/eq 2, L_0x1dd2250, C4<00>;
L_0x1dd24a0 .functor MUXZ 1, L_0x1dd21b0, L_0x1dd2110, L_0x1dd10b0, C4<>;
S_0x1db2090 .scope module, "m2" "mux2" 4 22, 2 71, S_0x1db1fa0;
 .timescale 0 0;
v0x1db2180_0 .net *"_s0", 1 0, L_0x1dc7530; 1 drivers
v0x1db2200_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1db2280_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1db2320_0 .net *"_s6", 0 0, L_0x1dd2390; 1 drivers
v0x1db23a0_0 .alias "i0", 0 0, v0x1db6120_0;
v0x1db2440_0 .alias "i1", 0 0, v0x1db6270_0;
v0x1db24e0_0 .net "j", 0 0, L_0x1dd2c40; 1 drivers
v0x1db2580_0 .alias "o", 0 0, v0x1db5f60_0;
L_0x1dc7530 .concat [ 1 1 0 0], L_0x1dd2c40, C4<0>;
L_0x1dd2390 .cmp/eq 2, L_0x1dc7530, C4<00>;
L_0x1dd2b10 .functor MUXZ 1, L_0x1db5210, L_0x1dd24a0, L_0x1dd2390, C4<>;
S_0x1dadbf0 .scope module, "i5" "alu_slice" 4 32, 4 16, S_0x1d83350;
 .timescale 0 0;
v0x1db1800_0 .net "cin", 0 0, L_0x1dd45e0; 1 drivers
v0x1db1880_0 .net "cout", 0 0, L_0x1dd3850; 1 drivers
v0x1db1990_0 .net "i0", 0 0, L_0x1dd4350; 1 drivers
v0x1db0720_0 .net "i1", 0 0, L_0x1dd31a0; 1 drivers
v0x1db1bb0_0 .net "o", 0 0, L_0x1dd40e0; 1 drivers
v0x1db1c30_0 .alias "op", 1 0, v0x1dc74b0_0;
v0x1db1cf0_0 .net "t_and", 0 0, L_0x1dd39e0; 1 drivers
v0x1db1d70_0 .net "t_andor", 0 0, L_0x1dd3c20; 1 drivers
v0x1db1df0_0 .net "t_or", 0 0, L_0x1dd3a40; 1 drivers
v0x1db1ec0_0 .net "t_sumdif", 0 0, L_0x1db0e60; 1 drivers
L_0x1dd3940 .part v0x1dc7a00_0, 0, 1;
L_0x1dd3de0 .part v0x1dc7a00_0, 0, 1;
L_0x1dd42b0 .part v0x1dc7a00_0, 1, 1;
S_0x1daedb0 .scope module, "as1" "addsub" 4 18, 4 10, S_0x1dadbf0;
 .timescale 0 0;
v0x1db13d0_0 .net "addsub", 0 0, L_0x1dd3940; 1 drivers
v0x1db1470_0 .alias "cin", 0 0, v0x1db1800_0;
v0x1db14f0_0 .alias "cout", 0 0, v0x1db1880_0;
v0x1db1570_0 .alias "i0", 0 0, v0x1db1990_0;
v0x1db15f0_0 .alias "i1", 0 0, v0x1db0720_0;
v0x1db1670_0 .alias "sumdif", 0 0, v0x1db1ec0_0;
v0x1db1780_0 .net "t", 0 0, L_0x1db5ed0; 1 drivers
S_0x1db10f0 .scope module, "x11" "xor2" 4 12, 2 13, S_0x1daedb0;
 .timescale 0 0;
L_0x1db5ed0 .functor XOR 1, L_0x1dd31a0, L_0x1dd3940, C4<0>, C4<0>;
v0x1db11e0_0 .alias "i0", 0 0, v0x1db0720_0;
v0x1db12b0_0 .alias "i1", 0 0, v0x1db13d0_0;
v0x1db1350_0 .alias "o", 0 0, v0x1db1780_0;
S_0x1daeea0 .scope module, "f1" "fa" 4 13, 4 1, S_0x1daedb0;
 .timescale 0 0;
v0x1db0bd0_0 .alias "cin", 0 0, v0x1db1800_0;
v0x1db0ce0_0 .alias "cout", 0 0, v0x1db1880_0;
v0x1db0d60_0 .alias "i0", 0 0, v0x1db1990_0;
v0x1db0de0_0 .alias "i1", 0 0, v0x1db1780_0;
v0x1db0ef0_0 .alias "sum", 0 0, v0x1db1ec0_0;
v0x1db0f70_0 .net "t0", 0 0, L_0x1dd3470; 1 drivers
v0x1db0ff0_0 .net "t1", 0 0, L_0x1dd3560; 1 drivers
v0x1db1070_0 .net "t2", 0 0, L_0x1db0c50; 1 drivers
S_0x1db0200 .scope module, "x1" "xor3" 4 3, 2 59, S_0x1daeea0;
 .timescale 0 0;
v0x1db08b0_0 .alias "i0", 0 0, v0x1db1990_0;
v0x1db0930_0 .alias "i1", 0 0, v0x1db1780_0;
v0x1db09b0_0 .alias "i2", 0 0, v0x1db1800_0;
v0x1db0a30_0 .alias "o", 0 0, v0x1db1ec0_0;
v0x1db0b00_0 .net "t", 0 0, L_0x1dd3270; 1 drivers
S_0x1db05b0 .scope module, "xor2_0" "xor2" 2 61, 2 13, S_0x1db0200;
 .timescale 0 0;
L_0x1dd3270 .functor XOR 1, L_0x1dd4350, L_0x1db5ed0, C4<0>, C4<0>;
v0x1db06a0_0 .alias "i0", 0 0, v0x1db1990_0;
v0x1db07b0_0 .alias "i1", 0 0, v0x1db1780_0;
v0x1db0830_0 .alias "o", 0 0, v0x1db0b00_0;
S_0x1db02f0 .scope module, "xor2_1" "xor2" 2 62, 2 13, S_0x1db0200;
 .timescale 0 0;
L_0x1db0e60 .functor XOR 1, L_0x1dd45e0, L_0x1dd3270, C4<0>, C4<0>;
v0x1db03e0_0 .alias "i0", 0 0, v0x1db1800_0;
v0x1db04b0_0 .alias "i1", 0 0, v0x1db0b00_0;
v0x1db0530_0 .alias "o", 0 0, v0x1db1ec0_0;
S_0x1daff40 .scope module, "a1" "and2" 4 4, 2 5, S_0x1daeea0;
 .timescale 0 0;
L_0x1dd3470 .functor AND 1, L_0x1dd4350, L_0x1db5ed0, C4<1>, C4<1>;
v0x1db0030_0 .alias "i0", 0 0, v0x1db1990_0;
v0x1db00b0_0 .alias "i1", 0 0, v0x1db1780_0;
v0x1db0130_0 .alias "o", 0 0, v0x1db0f70_0;
S_0x1dafc80 .scope module, "a2" "and2" 4 5, 2 5, S_0x1daeea0;
 .timescale 0 0;
L_0x1dd3560 .functor AND 1, L_0x1db5ed0, L_0x1dd45e0, C4<1>, C4<1>;
v0x1dafd70_0 .alias "i0", 0 0, v0x1db1780_0;
v0x1dafdf0_0 .alias "i1", 0 0, v0x1db1800_0;
v0x1dafe70_0 .alias "o", 0 0, v0x1db0ff0_0;
S_0x1daf970 .scope module, "a3" "and2" 4 6, 2 5, S_0x1daeea0;
 .timescale 0 0;
L_0x1db0c50 .functor AND 1, L_0x1dd45e0, L_0x1dd4350, C4<1>, C4<1>;
v0x1dafa60_0 .alias "i0", 0 0, v0x1db1800_0;
v0x1dafae0_0 .alias "i1", 0 0, v0x1db1990_0;
v0x1dafbb0_0 .alias "o", 0 0, v0x1db1070_0;
S_0x1daef90 .scope module, "o1" "or3" 4 7, 2 41, S_0x1daeea0;
 .timescale 0 0;
v0x1daf5e0_0 .alias "i0", 0 0, v0x1db0f70_0;
v0x1daf660_0 .alias "i1", 0 0, v0x1db0ff0_0;
v0x1daf710_0 .alias "i2", 0 0, v0x1db1070_0;
v0x1daf7c0_0 .alias "o", 0 0, v0x1db1880_0;
v0x1daf8a0_0 .net "t", 0 0, L_0x1dd37f0; 1 drivers
S_0x1daf310 .scope module, "or2_0" "or2" 2 43, 2 9, S_0x1daef90;
 .timescale 0 0;
L_0x1dd37f0 .functor OR 1, L_0x1dd3470, L_0x1dd3560, C4<0>, C4<0>;
v0x1daf400_0 .alias "i0", 0 0, v0x1db0f70_0;
v0x1daf4c0_0 .alias "i1", 0 0, v0x1db0ff0_0;
v0x1daf560_0 .alias "o", 0 0, v0x1daf8a0_0;
S_0x1daf080 .scope module, "or2_1" "or2" 2 44, 2 9, S_0x1daef90;
 .timescale 0 0;
L_0x1dd3850 .functor OR 1, L_0x1db0c50, L_0x1dd37f0, C4<0>, C4<0>;
v0x1daf170_0 .alias "i0", 0 0, v0x1db1070_0;
v0x1daf1f0_0 .alias "i1", 0 0, v0x1daf8a0_0;
v0x1daf270_0 .alias "o", 0 0, v0x1db1880_0;
S_0x1daeb40 .scope module, "a11" "and2" 4 19, 2 5, S_0x1dadbf0;
 .timescale 0 0;
L_0x1dd39e0 .functor AND 1, L_0x1dd4350, L_0x1dd31a0, C4<1>, C4<1>;
v0x1daec30_0 .alias "i0", 0 0, v0x1db1990_0;
v0x1daecb0_0 .alias "i1", 0 0, v0x1db0720_0;
v0x1daed30_0 .alias "o", 0 0, v0x1db1cf0_0;
S_0x1dae890 .scope module, "o11" "or2" 4 20, 2 9, S_0x1dadbf0;
 .timescale 0 0;
L_0x1dd3a40 .functor OR 1, L_0x1dd4350, L_0x1dd31a0, C4<0>, C4<0>;
v0x1dae980_0 .alias "i0", 0 0, v0x1db1990_0;
v0x1daea20_0 .alias "i1", 0 0, v0x1db0720_0;
v0x1daeac0_0 .alias "o", 0 0, v0x1db1df0_0;
S_0x1dae270 .scope module, "m1" "mux2" 4 21, 2 71, S_0x1dadbf0;
 .timescale 0 0;
v0x1dae360_0 .net *"_s0", 1 0, L_0x1dd3aa0; 1 drivers
v0x1dae420_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1dae4c0_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1dae560_0 .net *"_s6", 0 0, L_0x1dd3b80; 1 drivers
v0x1dae5e0_0 .alias "i0", 0 0, v0x1db1cf0_0;
v0x1dae680_0 .alias "i1", 0 0, v0x1db1df0_0;
v0x1dae720_0 .net "j", 0 0, L_0x1dd3de0; 1 drivers
v0x1dae7c0_0 .alias "o", 0 0, v0x1db1d70_0;
L_0x1dd3aa0 .concat [ 1 1 0 0], L_0x1dd3de0, C4<0>;
L_0x1dd3b80 .cmp/eq 2, L_0x1dd3aa0, C4<00>;
L_0x1dd3c20 .functor MUXZ 1, L_0x1dd3a40, L_0x1dd39e0, L_0x1dd3b80, C4<>;
S_0x1dadce0 .scope module, "m2" "mux2" 4 22, 2 71, S_0x1dadbf0;
 .timescale 0 0;
v0x1daddd0_0 .net *"_s0", 1 0, L_0x1dd3e80; 1 drivers
v0x1dade50_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1daded0_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1dadf70_0 .net *"_s6", 0 0, L_0x1dc7610; 1 drivers
v0x1dadff0_0 .alias "i0", 0 0, v0x1db1d70_0;
v0x1dae090_0 .alias "i1", 0 0, v0x1db1ec0_0;
v0x1dae130_0 .net "j", 0 0, L_0x1dd42b0; 1 drivers
v0x1dae1d0_0 .alias "o", 0 0, v0x1db1bb0_0;
L_0x1dd3e80 .concat [ 1 1 0 0], L_0x1dd42b0, C4<0>;
L_0x1dc7610 .cmp/eq 2, L_0x1dd3e80, C4<00>;
L_0x1dd40e0 .functor MUXZ 1, L_0x1db0e60, L_0x1dd3c20, L_0x1dc7610, C4<>;
S_0x1da9840 .scope module, "i6" "alu_slice" 4 33, 4 16, S_0x1d83350;
 .timescale 0 0;
v0x1dad450_0 .net "cin", 0 0, L_0x1dd4810; 1 drivers
v0x1dad4d0_0 .net "cout", 0 0, L_0x1dd4e90; 1 drivers
v0x1dad5e0_0 .net "i0", 0 0, L_0x1dd59b0; 1 drivers
v0x1dac370_0 .net "i1", 0 0, L_0x1dd5b60; 1 drivers
v0x1dad800_0 .net "o", 0 0, L_0x1dd5790; 1 drivers
v0x1dad880_0 .alias "op", 1 0, v0x1dc74b0_0;
v0x1dad940_0 .net "t_and", 0 0, L_0x1dd5020; 1 drivers
v0x1dad9c0_0 .net "t_andor", 0 0, L_0x1dd4040; 1 drivers
v0x1dada40_0 .net "t_or", 0 0, L_0x1dd5080; 1 drivers
v0x1dadb10_0 .net "t_sumdif", 0 0, L_0x1dacab0; 1 drivers
L_0x1dd4f80 .part v0x1dc7a00_0, 0, 1;
L_0x1dd5470 .part v0x1dc7a00_0, 0, 1;
L_0x1dd5910 .part v0x1dc7a00_0, 1, 1;
S_0x1daaa00 .scope module, "as1" "addsub" 4 18, 4 10, S_0x1da9840;
 .timescale 0 0;
v0x1dad020_0 .net "addsub", 0 0, L_0x1dd4f80; 1 drivers
v0x1dad0c0_0 .alias "cin", 0 0, v0x1dad450_0;
v0x1dad140_0 .alias "cout", 0 0, v0x1dad4d0_0;
v0x1dad1c0_0 .alias "i0", 0 0, v0x1dad5e0_0;
v0x1dad240_0 .alias "i1", 0 0, v0x1dac370_0;
v0x1dad2c0_0 .alias "sumdif", 0 0, v0x1dadb10_0;
v0x1dad3d0_0 .net "t", 0 0, L_0x1db1b20; 1 drivers
S_0x1dacd40 .scope module, "x11" "xor2" 4 12, 2 13, S_0x1daaa00;
 .timescale 0 0;
L_0x1db1b20 .functor XOR 1, L_0x1dd5b60, L_0x1dd4f80, C4<0>, C4<0>;
v0x1dace30_0 .alias "i0", 0 0, v0x1dac370_0;
v0x1dacf00_0 .alias "i1", 0 0, v0x1dad020_0;
v0x1dacfa0_0 .alias "o", 0 0, v0x1dad3d0_0;
S_0x1daaaf0 .scope module, "f1" "fa" 4 13, 4 1, S_0x1daaa00;
 .timescale 0 0;
v0x1dac820_0 .alias "cin", 0 0, v0x1dad450_0;
v0x1dac930_0 .alias "cout", 0 0, v0x1dad4d0_0;
v0x1dac9b0_0 .alias "i0", 0 0, v0x1dad5e0_0;
v0x1daca30_0 .alias "i1", 0 0, v0x1dad3d0_0;
v0x1dacb40_0 .alias "sum", 0 0, v0x1dadb10_0;
v0x1dacbc0_0 .net "t0", 0 0, L_0x1dd4ab0; 1 drivers
v0x1dacc40_0 .net "t1", 0 0, L_0x1dd4ba0; 1 drivers
v0x1daccc0_0 .net "t2", 0 0, L_0x1dac8a0; 1 drivers
S_0x1dabe50 .scope module, "x1" "xor3" 4 3, 2 59, S_0x1daaaf0;
 .timescale 0 0;
v0x1dac500_0 .alias "i0", 0 0, v0x1dad5e0_0;
v0x1dac580_0 .alias "i1", 0 0, v0x1dad3d0_0;
v0x1dac600_0 .alias "i2", 0 0, v0x1dad450_0;
v0x1dac680_0 .alias "o", 0 0, v0x1dadb10_0;
v0x1dac750_0 .net "t", 0 0, L_0x1dd46d0; 1 drivers
S_0x1dac200 .scope module, "xor2_0" "xor2" 2 61, 2 13, S_0x1dabe50;
 .timescale 0 0;
L_0x1dd46d0 .functor XOR 1, L_0x1dd59b0, L_0x1db1b20, C4<0>, C4<0>;
v0x1dac2f0_0 .alias "i0", 0 0, v0x1dad5e0_0;
v0x1dac400_0 .alias "i1", 0 0, v0x1dad3d0_0;
v0x1dac480_0 .alias "o", 0 0, v0x1dac750_0;
S_0x1dabf40 .scope module, "xor2_1" "xor2" 2 62, 2 13, S_0x1dabe50;
 .timescale 0 0;
L_0x1dacab0 .functor XOR 1, L_0x1dd4810, L_0x1dd46d0, C4<0>, C4<0>;
v0x1dac030_0 .alias "i0", 0 0, v0x1dad450_0;
v0x1dac100_0 .alias "i1", 0 0, v0x1dac750_0;
v0x1dac180_0 .alias "o", 0 0, v0x1dadb10_0;
S_0x1dabb90 .scope module, "a1" "and2" 4 4, 2 5, S_0x1daaaf0;
 .timescale 0 0;
L_0x1dd4ab0 .functor AND 1, L_0x1dd59b0, L_0x1db1b20, C4<1>, C4<1>;
v0x1dabc80_0 .alias "i0", 0 0, v0x1dad5e0_0;
v0x1dabd00_0 .alias "i1", 0 0, v0x1dad3d0_0;
v0x1dabd80_0 .alias "o", 0 0, v0x1dacbc0_0;
S_0x1dab8d0 .scope module, "a2" "and2" 4 5, 2 5, S_0x1daaaf0;
 .timescale 0 0;
L_0x1dd4ba0 .functor AND 1, L_0x1db1b20, L_0x1dd4810, C4<1>, C4<1>;
v0x1dab9c0_0 .alias "i0", 0 0, v0x1dad3d0_0;
v0x1daba40_0 .alias "i1", 0 0, v0x1dad450_0;
v0x1dabac0_0 .alias "o", 0 0, v0x1dacc40_0;
S_0x1dab5c0 .scope module, "a3" "and2" 4 6, 2 5, S_0x1daaaf0;
 .timescale 0 0;
L_0x1dac8a0 .functor AND 1, L_0x1dd4810, L_0x1dd59b0, C4<1>, C4<1>;
v0x1dab6b0_0 .alias "i0", 0 0, v0x1dad450_0;
v0x1dab730_0 .alias "i1", 0 0, v0x1dad5e0_0;
v0x1dab800_0 .alias "o", 0 0, v0x1daccc0_0;
S_0x1daabe0 .scope module, "o1" "or3" 4 7, 2 41, S_0x1daaaf0;
 .timescale 0 0;
v0x1dab230_0 .alias "i0", 0 0, v0x1dacbc0_0;
v0x1dab2b0_0 .alias "i1", 0 0, v0x1dacc40_0;
v0x1dab360_0 .alias "i2", 0 0, v0x1daccc0_0;
v0x1dab410_0 .alias "o", 0 0, v0x1dad4d0_0;
v0x1dab4f0_0 .net "t", 0 0, L_0x1dd4e30; 1 drivers
S_0x1daaf60 .scope module, "or2_0" "or2" 2 43, 2 9, S_0x1daabe0;
 .timescale 0 0;
L_0x1dd4e30 .functor OR 1, L_0x1dd4ab0, L_0x1dd4ba0, C4<0>, C4<0>;
v0x1dab050_0 .alias "i0", 0 0, v0x1dacbc0_0;
v0x1dab110_0 .alias "i1", 0 0, v0x1dacc40_0;
v0x1dab1b0_0 .alias "o", 0 0, v0x1dab4f0_0;
S_0x1daacd0 .scope module, "or2_1" "or2" 2 44, 2 9, S_0x1daabe0;
 .timescale 0 0;
L_0x1dd4e90 .functor OR 1, L_0x1dac8a0, L_0x1dd4e30, C4<0>, C4<0>;
v0x1daadc0_0 .alias "i0", 0 0, v0x1daccc0_0;
v0x1daae40_0 .alias "i1", 0 0, v0x1dab4f0_0;
v0x1daaec0_0 .alias "o", 0 0, v0x1dad4d0_0;
S_0x1daa790 .scope module, "a11" "and2" 4 19, 2 5, S_0x1da9840;
 .timescale 0 0;
L_0x1dd5020 .functor AND 1, L_0x1dd59b0, L_0x1dd5b60, C4<1>, C4<1>;
v0x1daa880_0 .alias "i0", 0 0, v0x1dad5e0_0;
v0x1daa900_0 .alias "i1", 0 0, v0x1dac370_0;
v0x1daa980_0 .alias "o", 0 0, v0x1dad940_0;
S_0x1daa4e0 .scope module, "o11" "or2" 4 20, 2 9, S_0x1da9840;
 .timescale 0 0;
L_0x1dd5080 .functor OR 1, L_0x1dd59b0, L_0x1dd5b60, C4<0>, C4<0>;
v0x1daa5d0_0 .alias "i0", 0 0, v0x1dad5e0_0;
v0x1daa670_0 .alias "i1", 0 0, v0x1dac370_0;
v0x1daa710_0 .alias "o", 0 0, v0x1dada40_0;
S_0x1da9ec0 .scope module, "m1" "mux2" 4 21, 2 71, S_0x1da9840;
 .timescale 0 0;
v0x1da9fb0_0 .net *"_s0", 1 0, L_0x1dd50e0; 1 drivers
v0x1daa070_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1daa110_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1daa1b0_0 .net *"_s6", 0 0, L_0x1dd3fa0; 1 drivers
v0x1daa230_0 .alias "i0", 0 0, v0x1dad940_0;
v0x1daa2d0_0 .alias "i1", 0 0, v0x1dada40_0;
v0x1daa370_0 .net "j", 0 0, L_0x1dd5470; 1 drivers
v0x1daa410_0 .alias "o", 0 0, v0x1dad9c0_0;
L_0x1dd50e0 .concat [ 1 1 0 0], L_0x1dd5470, C4<0>;
L_0x1dd3fa0 .cmp/eq 2, L_0x1dd50e0, C4<00>;
L_0x1dd4040 .functor MUXZ 1, L_0x1dd5080, L_0x1dd5020, L_0x1dd3fa0, C4<>;
S_0x1da9930 .scope module, "m2" "mux2" 4 22, 2 71, S_0x1da9840;
 .timescale 0 0;
v0x1da9a20_0 .net *"_s0", 1 0, L_0x1dd5510; 1 drivers
v0x1da9aa0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1da9b20_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1da9bc0_0 .net *"_s6", 0 0, L_0x1dd5200; 1 drivers
v0x1da9c40_0 .alias "i0", 0 0, v0x1dad9c0_0;
v0x1da9ce0_0 .alias "i1", 0 0, v0x1dadb10_0;
v0x1da9d80_0 .net "j", 0 0, L_0x1dd5910; 1 drivers
v0x1da9e20_0 .alias "o", 0 0, v0x1dad800_0;
L_0x1dd5510 .concat [ 1 1 0 0], L_0x1dd5910, C4<0>;
L_0x1dd5200 .cmp/eq 2, L_0x1dd5510, C4<00>;
L_0x1dd5790 .functor MUXZ 1, L_0x1dacab0, L_0x1dd4040, L_0x1dd5200, C4<>;
S_0x1da53c0 .scope module, "i7" "alu_slice" 4 34, 4 16, S_0x1d83350;
 .timescale 0 0;
v0x1da9010_0 .net "cin", 0 0, L_0x1dd75a0; 1 drivers
v0x1da9090_0 .net "cout", 0 0, L_0x1dd6660; 1 drivers
v0x1da91a0_0 .net "i0", 0 0, L_0x1dd72c0; 1 drivers
v0x1da7f30_0 .net "i1", 0 0, L_0x1dd60e0; 1 drivers
v0x1da93c0_0 .net "o", 0 0, L_0x1dd70a0; 1 drivers
v0x1da9440_0 .alias "op", 1 0, v0x1dc74b0_0;
v0x1d98600_0 .net "t_and", 0 0, L_0x1dd6850; 1 drivers
v0x1da9610_0 .net "t_andor", 0 0, L_0x1dd56d0; 1 drivers
v0x1da9690_0 .net "t_or", 0 0, L_0x1dd68f0; 1 drivers
v0x1da9760_0 .net "t_sumdif", 0 0, L_0x1dad770; 1 drivers
L_0x1dd6790 .part v0x1dc7a00_0, 0, 1;
L_0x1dd6d60 .part v0x1dc7a00_0, 0, 1;
L_0x1dd7220 .part v0x1dc7a00_0, 1, 1;
S_0x1da65c0 .scope module, "as1" "addsub" 4 18, 4 10, S_0x1da53c0;
 .timescale 0 0;
v0x1da8be0_0 .net "addsub", 0 0, L_0x1dd6790; 1 drivers
v0x1da8c80_0 .alias "cin", 0 0, v0x1da9010_0;
v0x1da8d00_0 .alias "cout", 0 0, v0x1da9090_0;
v0x1da8d80_0 .alias "i0", 0 0, v0x1da91a0_0;
v0x1da8e00_0 .alias "i1", 0 0, v0x1da7f30_0;
v0x1da8e80_0 .alias "sumdif", 0 0, v0x1da9760_0;
v0x1da8f90_0 .net "t", 0 0, L_0x1dd48b0; 1 drivers
S_0x1da8900 .scope module, "x11" "xor2" 4 12, 2 13, S_0x1da65c0;
 .timescale 0 0;
L_0x1dd48b0 .functor XOR 1, L_0x1dd60e0, L_0x1dd6790, C4<0>, C4<0>;
v0x1da89f0_0 .alias "i0", 0 0, v0x1da7f30_0;
v0x1da8ac0_0 .alias "i1", 0 0, v0x1da8be0_0;
v0x1da8b60_0 .alias "o", 0 0, v0x1da8f90_0;
S_0x1da66b0 .scope module, "f1" "fa" 4 13, 4 1, S_0x1da65c0;
 .timescale 0 0;
v0x1da83e0_0 .alias "cin", 0 0, v0x1da9010_0;
v0x1da84f0_0 .alias "cout", 0 0, v0x1da9090_0;
v0x1da8570_0 .alias "i0", 0 0, v0x1da91a0_0;
v0x1da85f0_0 .alias "i1", 0 0, v0x1da8f90_0;
v0x1da8700_0 .alias "sum", 0 0, v0x1da9760_0;
v0x1da8780_0 .net "t0", 0 0, L_0x1dd0060; 1 drivers
v0x1da8800_0 .net "t1", 0 0, L_0x1dd6310; 1 drivers
v0x1da8880_0 .net "t2", 0 0, L_0x1da8460; 1 drivers
S_0x1da7a10 .scope module, "x1" "xor3" 4 3, 2 59, S_0x1da66b0;
 .timescale 0 0;
v0x1da80c0_0 .alias "i0", 0 0, v0x1da91a0_0;
v0x1da8140_0 .alias "i1", 0 0, v0x1da8f90_0;
v0x1da81c0_0 .alias "i2", 0 0, v0x1da9010_0;
v0x1da8240_0 .alias "o", 0 0, v0x1da9760_0;
v0x1da8310_0 .net "t", 0 0, L_0x1dcfc50; 1 drivers
S_0x1da7dc0 .scope module, "xor2_0" "xor2" 2 61, 2 13, S_0x1da7a10;
 .timescale 0 0;
L_0x1dcfc50 .functor XOR 1, L_0x1dd72c0, L_0x1dd48b0, C4<0>, C4<0>;
v0x1da7eb0_0 .alias "i0", 0 0, v0x1da91a0_0;
v0x1da7fc0_0 .alias "i1", 0 0, v0x1da8f90_0;
v0x1da8040_0 .alias "o", 0 0, v0x1da8310_0;
S_0x1da7b00 .scope module, "xor2_1" "xor2" 2 62, 2 13, S_0x1da7a10;
 .timescale 0 0;
L_0x1dad770 .functor XOR 1, L_0x1dd75a0, L_0x1dcfc50, C4<0>, C4<0>;
v0x1da7bf0_0 .alias "i0", 0 0, v0x1da9010_0;
v0x1da7cc0_0 .alias "i1", 0 0, v0x1da8310_0;
v0x1da7d40_0 .alias "o", 0 0, v0x1da9760_0;
S_0x1da7750 .scope module, "a1" "and2" 4 4, 2 5, S_0x1da66b0;
 .timescale 0 0;
L_0x1dd0060 .functor AND 1, L_0x1dd72c0, L_0x1dd48b0, C4<1>, C4<1>;
v0x1da7840_0 .alias "i0", 0 0, v0x1da91a0_0;
v0x1da78c0_0 .alias "i1", 0 0, v0x1da8f90_0;
v0x1da7940_0 .alias "o", 0 0, v0x1da8780_0;
S_0x1da7490 .scope module, "a2" "and2" 4 5, 2 5, S_0x1da66b0;
 .timescale 0 0;
L_0x1dd6310 .functor AND 1, L_0x1dd48b0, L_0x1dd75a0, C4<1>, C4<1>;
v0x1da7580_0 .alias "i0", 0 0, v0x1da8f90_0;
v0x1da7600_0 .alias "i1", 0 0, v0x1da9010_0;
v0x1da7680_0 .alias "o", 0 0, v0x1da8800_0;
S_0x1da7180 .scope module, "a3" "and2" 4 6, 2 5, S_0x1da66b0;
 .timescale 0 0;
L_0x1da8460 .functor AND 1, L_0x1dd75a0, L_0x1dd72c0, C4<1>, C4<1>;
v0x1da7270_0 .alias "i0", 0 0, v0x1da9010_0;
v0x1da72f0_0 .alias "i1", 0 0, v0x1da91a0_0;
v0x1da73c0_0 .alias "o", 0 0, v0x1da8880_0;
S_0x1da67a0 .scope module, "o1" "or3" 4 7, 2 41, S_0x1da66b0;
 .timescale 0 0;
v0x1da6df0_0 .alias "i0", 0 0, v0x1da8780_0;
v0x1da6e70_0 .alias "i1", 0 0, v0x1da8800_0;
v0x1da6f20_0 .alias "i2", 0 0, v0x1da8880_0;
v0x1da6fd0_0 .alias "o", 0 0, v0x1da9090_0;
v0x1da70b0_0 .net "t", 0 0, L_0x1dd65c0; 1 drivers
S_0x1da6b20 .scope module, "or2_0" "or2" 2 43, 2 9, S_0x1da67a0;
 .timescale 0 0;
L_0x1dd65c0 .functor OR 1, L_0x1dd0060, L_0x1dd6310, C4<0>, C4<0>;
v0x1da6c10_0 .alias "i0", 0 0, v0x1da8780_0;
v0x1da6cd0_0 .alias "i1", 0 0, v0x1da8800_0;
v0x1da6d70_0 .alias "o", 0 0, v0x1da70b0_0;
S_0x1da6890 .scope module, "or2_1" "or2" 2 44, 2 9, S_0x1da67a0;
 .timescale 0 0;
L_0x1dd6660 .functor OR 1, L_0x1da8460, L_0x1dd65c0, C4<0>, C4<0>;
v0x1da6980_0 .alias "i0", 0 0, v0x1da8880_0;
v0x1da6a00_0 .alias "i1", 0 0, v0x1da70b0_0;
v0x1da6a80_0 .alias "o", 0 0, v0x1da9090_0;
S_0x1da6350 .scope module, "a11" "and2" 4 19, 2 5, S_0x1da53c0;
 .timescale 0 0;
L_0x1dd6850 .functor AND 1, L_0x1dd72c0, L_0x1dd60e0, C4<1>, C4<1>;
v0x1da6440_0 .alias "i0", 0 0, v0x1da91a0_0;
v0x1da64c0_0 .alias "i1", 0 0, v0x1da7f30_0;
v0x1da6540_0 .alias "o", 0 0, v0x1d98600_0;
S_0x1da60a0 .scope module, "o11" "or2" 4 20, 2 9, S_0x1da53c0;
 .timescale 0 0;
L_0x1dd68f0 .functor OR 1, L_0x1dd72c0, L_0x1dd60e0, C4<0>, C4<0>;
v0x1da6190_0 .alias "i0", 0 0, v0x1da91a0_0;
v0x1da6230_0 .alias "i1", 0 0, v0x1da7f30_0;
v0x1da62d0_0 .alias "o", 0 0, v0x1da9690_0;
S_0x1da5a80 .scope module, "m1" "mux2" 4 21, 2 71, S_0x1da53c0;
 .timescale 0 0;
v0x1da5b70_0 .net *"_s0", 1 0, L_0x1dd6990; 1 drivers
v0x1da5c30_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1da5cd0_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1da5d70_0 .net *"_s6", 0 0, L_0x1dd5630; 1 drivers
v0x1da5df0_0 .alias "i0", 0 0, v0x1d98600_0;
v0x1da5e90_0 .alias "i1", 0 0, v0x1da9690_0;
v0x1da5f30_0 .net "j", 0 0, L_0x1dd6d60; 1 drivers
v0x1da5fd0_0 .alias "o", 0 0, v0x1da9610_0;
L_0x1dd6990 .concat [ 1 1 0 0], L_0x1dd6d60, C4<0>;
L_0x1dd5630 .cmp/eq 2, L_0x1dd6990, C4<00>;
L_0x1dd56d0 .functor MUXZ 1, L_0x1dd68f0, L_0x1dd6850, L_0x1dd5630, C4<>;
S_0x1da54b0 .scope module, "m2" "mux2" 4 22, 2 71, S_0x1da53c0;
 .timescale 0 0;
v0x1da55a0_0 .net *"_s0", 1 0, L_0x1dd6e00; 1 drivers
v0x1da5640_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1da56e0_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1da5780_0 .net *"_s6", 0 0, L_0x1dd6ad0; 1 drivers
v0x1da5800_0 .alias "i0", 0 0, v0x1da9610_0;
v0x1da58a0_0 .alias "i1", 0 0, v0x1da9760_0;
v0x1da5940_0 .net "j", 0 0, L_0x1dd7220; 1 drivers
v0x1da59e0_0 .alias "o", 0 0, v0x1da93c0_0;
L_0x1dd6e00 .concat [ 1 1 0 0], L_0x1dd7220, C4<0>;
L_0x1dd6ad0 .cmp/eq 2, L_0x1dd6e00, C4<00>;
L_0x1dd70a0 .functor MUXZ 1, L_0x1dad770, L_0x1dd56d0, L_0x1dd6ad0, C4<>;
S_0x1da1050 .scope module, "i8" "alu_slice" 4 35, 4 16, S_0x1d83350;
 .timescale 0 0;
v0x1da4c20_0 .net "cin", 0 0, L_0x1dd7820; 1 drivers
v0x1da4ca0_0 .net "cout", 0 0, L_0x1dd7de0; 1 drivers
v0x1da4db0_0 .net "i0", 0 0, L_0x1dd89f0; 1 drivers
v0x1da3b80_0 .net "i1", 0 0, L_0x1dd8a90; 1 drivers
v0x1da4fd0_0 .net "o", 0 0, L_0x1dd8340; 1 drivers
v0x1da5050_0 .alias "op", 1 0, v0x1dc74b0_0;
v0x1da5110_0 .net "t_and", 0 0, L_0x1dd7fd0; 1 drivers
v0x1da5190_0 .net "t_andor", 0 0, L_0x1dd6fc0; 1 drivers
v0x1da5210_0 .net "t_or", 0 0, L_0x1dd8070; 1 drivers
v0x1da52e0_0 .net "t_sumdif", 0 0, L_0x1da42c0; 1 drivers
L_0x1dd7f10 .part v0x1dc7a00_0, 0, 1;
L_0x1dd8500 .part v0x1dc7a00_0, 0, 1;
L_0x1dd8950 .part v0x1dc7a00_0, 1, 1;
S_0x1da2210 .scope module, "as1" "addsub" 4 18, 4 10, S_0x1da1050;
 .timescale 0 0;
v0x1da4810_0 .net "addsub", 0 0, L_0x1dd7f10; 1 drivers
v0x1da4890_0 .alias "cin", 0 0, v0x1da4c20_0;
v0x1da4910_0 .alias "cout", 0 0, v0x1da4ca0_0;
v0x1da4990_0 .alias "i0", 0 0, v0x1da4db0_0;
v0x1da4a10_0 .alias "i1", 0 0, v0x1da3b80_0;
v0x1da4a90_0 .alias "sumdif", 0 0, v0x1da52e0_0;
v0x1da4ba0_0 .net "t", 0 0, L_0x1dd6180; 1 drivers
S_0x1da4550 .scope module, "x11" "xor2" 4 12, 2 13, S_0x1da2210;
 .timescale 0 0;
L_0x1dd6180 .functor XOR 1, L_0x1dd8a90, L_0x1dd7f10, C4<0>, C4<0>;
v0x1da4640_0 .alias "i0", 0 0, v0x1da3b80_0;
v0x1da4710_0 .alias "i1", 0 0, v0x1da4810_0;
v0x1da4790_0 .alias "o", 0 0, v0x1da4ba0_0;
S_0x1da2300 .scope module, "f1" "fa" 4 13, 4 1, S_0x1da2210;
 .timescale 0 0;
v0x1da4030_0 .alias "cin", 0 0, v0x1da4c20_0;
v0x1da4140_0 .alias "cout", 0 0, v0x1da4ca0_0;
v0x1da41c0_0 .alias "i0", 0 0, v0x1da4db0_0;
v0x1da4240_0 .alias "i1", 0 0, v0x1da4ba0_0;
v0x1da4350_0 .alias "sum", 0 0, v0x1da52e0_0;
v0x1da43d0_0 .net "t0", 0 0, L_0x1dd7a00; 1 drivers
v0x1da4450_0 .net "t1", 0 0, L_0x1dd7af0; 1 drivers
v0x1da44d0_0 .net "t2", 0 0, L_0x1da40b0; 1 drivers
S_0x1da3660 .scope module, "x1" "xor3" 4 3, 2 59, S_0x1da2300;
 .timescale 0 0;
v0x1da3d10_0 .alias "i0", 0 0, v0x1da4db0_0;
v0x1da3d90_0 .alias "i1", 0 0, v0x1da4ba0_0;
v0x1da3e10_0 .alias "i2", 0 0, v0x1da4c20_0;
v0x1da3e90_0 .alias "o", 0 0, v0x1da52e0_0;
v0x1da3f60_0 .net "t", 0 0, L_0x1dd7400; 1 drivers
S_0x1da3a10 .scope module, "xor2_0" "xor2" 2 61, 2 13, S_0x1da3660;
 .timescale 0 0;
L_0x1dd7400 .functor XOR 1, L_0x1dd89f0, L_0x1dd6180, C4<0>, C4<0>;
v0x1da3b00_0 .alias "i0", 0 0, v0x1da4db0_0;
v0x1da3c10_0 .alias "i1", 0 0, v0x1da4ba0_0;
v0x1da3c90_0 .alias "o", 0 0, v0x1da3f60_0;
S_0x1da3750 .scope module, "xor2_1" "xor2" 2 62, 2 13, S_0x1da3660;
 .timescale 0 0;
L_0x1da42c0 .functor XOR 1, L_0x1dd7820, L_0x1dd7400, C4<0>, C4<0>;
v0x1da3840_0 .alias "i0", 0 0, v0x1da4c20_0;
v0x1da3910_0 .alias "i1", 0 0, v0x1da3f60_0;
v0x1da3990_0 .alias "o", 0 0, v0x1da52e0_0;
S_0x1da33a0 .scope module, "a1" "and2" 4 4, 2 5, S_0x1da2300;
 .timescale 0 0;
L_0x1dd7a00 .functor AND 1, L_0x1dd89f0, L_0x1dd6180, C4<1>, C4<1>;
v0x1da3490_0 .alias "i0", 0 0, v0x1da4db0_0;
v0x1da3510_0 .alias "i1", 0 0, v0x1da4ba0_0;
v0x1da3590_0 .alias "o", 0 0, v0x1da43d0_0;
S_0x1da30e0 .scope module, "a2" "and2" 4 5, 2 5, S_0x1da2300;
 .timescale 0 0;
L_0x1dd7af0 .functor AND 1, L_0x1dd6180, L_0x1dd7820, C4<1>, C4<1>;
v0x1da31d0_0 .alias "i0", 0 0, v0x1da4ba0_0;
v0x1da3250_0 .alias "i1", 0 0, v0x1da4c20_0;
v0x1da32d0_0 .alias "o", 0 0, v0x1da4450_0;
S_0x1da2dd0 .scope module, "a3" "and2" 4 6, 2 5, S_0x1da2300;
 .timescale 0 0;
L_0x1da40b0 .functor AND 1, L_0x1dd7820, L_0x1dd89f0, C4<1>, C4<1>;
v0x1da2ec0_0 .alias "i0", 0 0, v0x1da4c20_0;
v0x1da2f40_0 .alias "i1", 0 0, v0x1da4db0_0;
v0x1da3010_0 .alias "o", 0 0, v0x1da44d0_0;
S_0x1da23f0 .scope module, "o1" "or3" 4 7, 2 41, S_0x1da2300;
 .timescale 0 0;
v0x1da2a40_0 .alias "i0", 0 0, v0x1da43d0_0;
v0x1da2ac0_0 .alias "i1", 0 0, v0x1da4450_0;
v0x1da2b70_0 .alias "i2", 0 0, v0x1da44d0_0;
v0x1da2c20_0 .alias "o", 0 0, v0x1da4ca0_0;
v0x1da2d00_0 .net "t", 0 0, L_0x1dd7d80; 1 drivers
S_0x1da2770 .scope module, "or2_0" "or2" 2 43, 2 9, S_0x1da23f0;
 .timescale 0 0;
L_0x1dd7d80 .functor OR 1, L_0x1dd7a00, L_0x1dd7af0, C4<0>, C4<0>;
v0x1da2860_0 .alias "i0", 0 0, v0x1da43d0_0;
v0x1da2920_0 .alias "i1", 0 0, v0x1da4450_0;
v0x1da29c0_0 .alias "o", 0 0, v0x1da2d00_0;
S_0x1da24e0 .scope module, "or2_1" "or2" 2 44, 2 9, S_0x1da23f0;
 .timescale 0 0;
L_0x1dd7de0 .functor OR 1, L_0x1da40b0, L_0x1dd7d80, C4<0>, C4<0>;
v0x1da25d0_0 .alias "i0", 0 0, v0x1da44d0_0;
v0x1da2650_0 .alias "i1", 0 0, v0x1da2d00_0;
v0x1da26d0_0 .alias "o", 0 0, v0x1da4ca0_0;
S_0x1da1fa0 .scope module, "a11" "and2" 4 19, 2 5, S_0x1da1050;
 .timescale 0 0;
L_0x1dd7fd0 .functor AND 1, L_0x1dd89f0, L_0x1dd8a90, C4<1>, C4<1>;
v0x1da2090_0 .alias "i0", 0 0, v0x1da4db0_0;
v0x1da2110_0 .alias "i1", 0 0, v0x1da3b80_0;
v0x1da2190_0 .alias "o", 0 0, v0x1da5110_0;
S_0x1da1cf0 .scope module, "o11" "or2" 4 20, 2 9, S_0x1da1050;
 .timescale 0 0;
L_0x1dd8070 .functor OR 1, L_0x1dd89f0, L_0x1dd8a90, C4<0>, C4<0>;
v0x1da1de0_0 .alias "i0", 0 0, v0x1da4db0_0;
v0x1da1e80_0 .alias "i1", 0 0, v0x1da3b80_0;
v0x1da1f20_0 .alias "o", 0 0, v0x1da5210_0;
S_0x1da16d0 .scope module, "m1" "mux2" 4 21, 2 71, S_0x1da1050;
 .timescale 0 0;
v0x1da17c0_0 .net *"_s0", 1 0, L_0x1dd8110; 1 drivers
v0x1da1880_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1da1920_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1da19c0_0 .net *"_s6", 0 0, L_0x1dd6f20; 1 drivers
v0x1da1a40_0 .alias "i0", 0 0, v0x1da5110_0;
v0x1da1ae0_0 .alias "i1", 0 0, v0x1da5210_0;
v0x1da1b80_0 .net "j", 0 0, L_0x1dd8500; 1 drivers
v0x1da1c20_0 .alias "o", 0 0, v0x1da5190_0;
L_0x1dd8110 .concat [ 1 1 0 0], L_0x1dd8500, C4<0>;
L_0x1dd6f20 .cmp/eq 2, L_0x1dd8110, C4<00>;
L_0x1dd6fc0 .functor MUXZ 1, L_0x1dd8070, L_0x1dd7fd0, L_0x1dd6f20, C4<>;
S_0x1da1140 .scope module, "m2" "mux2" 4 22, 2 71, S_0x1da1050;
 .timescale 0 0;
v0x1da1230_0 .net *"_s0", 1 0, L_0x1dd85a0; 1 drivers
v0x1da12b0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1da1330_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1da13d0_0 .net *"_s6", 0 0, L_0x1dd8250; 1 drivers
v0x1da1450_0 .alias "i0", 0 0, v0x1da5190_0;
v0x1da14f0_0 .alias "i1", 0 0, v0x1da52e0_0;
v0x1da1590_0 .net "j", 0 0, L_0x1dd8950; 1 drivers
v0x1da1630_0 .alias "o", 0 0, v0x1da4fd0_0;
L_0x1dd85a0 .concat [ 1 1 0 0], L_0x1dd8950, C4<0>;
L_0x1dd8250 .cmp/eq 2, L_0x1dd85a0, C4<00>;
L_0x1dd8340 .functor MUXZ 1, L_0x1da42c0, L_0x1dd6fc0, L_0x1dd8250, C4<>;
S_0x1d9cca0 .scope module, "i9" "alu_slice" 4 36, 4 16, S_0x1d83350;
 .timescale 0 0;
v0x1da08b0_0 .net "cin", 0 0, L_0x1dd9050; 1 drivers
v0x1da0930_0 .net "cout", 0 0, L_0x1dd9650; 1 drivers
v0x1da0a40_0 .net "i0", 0 0, L_0x1dda2a0; 1 drivers
v0x1d9f7d0_0 .net "i1", 0 0, L_0x1dd8fb0; 1 drivers
v0x1da0c60_0 .net "o", 0 0, L_0x1dd9bb0; 1 drivers
v0x1da0ce0_0 .alias "op", 1 0, v0x1dc74b0_0;
v0x1da0da0_0 .net "t_and", 0 0, L_0x1dd9840; 1 drivers
v0x1da0e20_0 .net "t_andor", 0 0, L_0x1dd8720; 1 drivers
v0x1da0ea0_0 .net "t_or", 0 0, L_0x1dd98e0; 1 drivers
v0x1da0f70_0 .net "t_sumdif", 0 0, L_0x1d9ff10; 1 drivers
L_0x1dd9780 .part v0x1dc7a00_0, 0, 1;
L_0x1dd9d90 .part v0x1dc7a00_0, 0, 1;
L_0x1dda200 .part v0x1dc7a00_0, 1, 1;
S_0x1d9de60 .scope module, "as1" "addsub" 4 18, 4 10, S_0x1d9cca0;
 .timescale 0 0;
v0x1da0480_0 .net "addsub", 0 0, L_0x1dd9780; 1 drivers
v0x1da0520_0 .alias "cin", 0 0, v0x1da08b0_0;
v0x1da05a0_0 .alias "cout", 0 0, v0x1da0930_0;
v0x1da0620_0 .alias "i0", 0 0, v0x1da0a40_0;
v0x1da06a0_0 .alias "i1", 0 0, v0x1d9f7d0_0;
v0x1da0720_0 .alias "sumdif", 0 0, v0x1da0f70_0;
v0x1da0830_0 .net "t", 0 0, L_0x1dd3090; 1 drivers
S_0x1da01a0 .scope module, "x11" "xor2" 4 12, 2 13, S_0x1d9de60;
 .timescale 0 0;
L_0x1dd3090 .functor XOR 1, L_0x1dd8fb0, L_0x1dd9780, C4<0>, C4<0>;
v0x1da0290_0 .alias "i0", 0 0, v0x1d9f7d0_0;
v0x1da0360_0 .alias "i1", 0 0, v0x1da0480_0;
v0x1da0400_0 .alias "o", 0 0, v0x1da0830_0;
S_0x1d9df50 .scope module, "f1" "fa" 4 13, 4 1, S_0x1d9de60;
 .timescale 0 0;
v0x1d9fc80_0 .alias "cin", 0 0, v0x1da08b0_0;
v0x1d9fd90_0 .alias "cout", 0 0, v0x1da0930_0;
v0x1d9fe10_0 .alias "i0", 0 0, v0x1da0a40_0;
v0x1d9fe90_0 .alias "i1", 0 0, v0x1da0830_0;
v0x1d9ffa0_0 .alias "sum", 0 0, v0x1da0f70_0;
v0x1da0020_0 .net "t0", 0 0, L_0x1dd9230; 1 drivers
v0x1da00a0_0 .net "t1", 0 0, L_0x1dd9320; 1 drivers
v0x1da0120_0 .net "t2", 0 0, L_0x1d9fd00; 1 drivers
S_0x1d9f2b0 .scope module, "x1" "xor3" 4 3, 2 59, S_0x1d9df50;
 .timescale 0 0;
v0x1d9f960_0 .alias "i0", 0 0, v0x1da0a40_0;
v0x1d9f9e0_0 .alias "i1", 0 0, v0x1da0830_0;
v0x1d9fa60_0 .alias "i2", 0 0, v0x1da08b0_0;
v0x1d9fae0_0 .alias "o", 0 0, v0x1da0f70_0;
v0x1d9fbb0_0 .net "t", 0 0, L_0x1dd8c40; 1 drivers
S_0x1d9f660 .scope module, "xor2_0" "xor2" 2 61, 2 13, S_0x1d9f2b0;
 .timescale 0 0;
L_0x1dd8c40 .functor XOR 1, L_0x1dda2a0, L_0x1dd3090, C4<0>, C4<0>;
v0x1d9f750_0 .alias "i0", 0 0, v0x1da0a40_0;
v0x1d9f860_0 .alias "i1", 0 0, v0x1da0830_0;
v0x1d9f8e0_0 .alias "o", 0 0, v0x1d9fbb0_0;
S_0x1d9f3a0 .scope module, "xor2_1" "xor2" 2 62, 2 13, S_0x1d9f2b0;
 .timescale 0 0;
L_0x1d9ff10 .functor XOR 1, L_0x1dd9050, L_0x1dd8c40, C4<0>, C4<0>;
v0x1d9f490_0 .alias "i0", 0 0, v0x1da08b0_0;
v0x1d9f560_0 .alias "i1", 0 0, v0x1d9fbb0_0;
v0x1d9f5e0_0 .alias "o", 0 0, v0x1da0f70_0;
S_0x1d9eff0 .scope module, "a1" "and2" 4 4, 2 5, S_0x1d9df50;
 .timescale 0 0;
L_0x1dd9230 .functor AND 1, L_0x1dda2a0, L_0x1dd3090, C4<1>, C4<1>;
v0x1d9f0e0_0 .alias "i0", 0 0, v0x1da0a40_0;
v0x1d9f160_0 .alias "i1", 0 0, v0x1da0830_0;
v0x1d9f1e0_0 .alias "o", 0 0, v0x1da0020_0;
S_0x1d9ed30 .scope module, "a2" "and2" 4 5, 2 5, S_0x1d9df50;
 .timescale 0 0;
L_0x1dd9320 .functor AND 1, L_0x1dd3090, L_0x1dd9050, C4<1>, C4<1>;
v0x1d9ee20_0 .alias "i0", 0 0, v0x1da0830_0;
v0x1d9eea0_0 .alias "i1", 0 0, v0x1da08b0_0;
v0x1d9ef20_0 .alias "o", 0 0, v0x1da00a0_0;
S_0x1d9ea20 .scope module, "a3" "and2" 4 6, 2 5, S_0x1d9df50;
 .timescale 0 0;
L_0x1d9fd00 .functor AND 1, L_0x1dd9050, L_0x1dda2a0, C4<1>, C4<1>;
v0x1d9eb10_0 .alias "i0", 0 0, v0x1da08b0_0;
v0x1d9eb90_0 .alias "i1", 0 0, v0x1da0a40_0;
v0x1d9ec60_0 .alias "o", 0 0, v0x1da0120_0;
S_0x1d9e040 .scope module, "o1" "or3" 4 7, 2 41, S_0x1d9df50;
 .timescale 0 0;
v0x1d9e690_0 .alias "i0", 0 0, v0x1da0020_0;
v0x1d9e710_0 .alias "i1", 0 0, v0x1da00a0_0;
v0x1d9e7c0_0 .alias "i2", 0 0, v0x1da0120_0;
v0x1d9e870_0 .alias "o", 0 0, v0x1da0930_0;
v0x1d9e950_0 .net "t", 0 0, L_0x1dd95b0; 1 drivers
S_0x1d9e3c0 .scope module, "or2_0" "or2" 2 43, 2 9, S_0x1d9e040;
 .timescale 0 0;
L_0x1dd95b0 .functor OR 1, L_0x1dd9230, L_0x1dd9320, C4<0>, C4<0>;
v0x1d9e4b0_0 .alias "i0", 0 0, v0x1da0020_0;
v0x1d9e570_0 .alias "i1", 0 0, v0x1da00a0_0;
v0x1d9e610_0 .alias "o", 0 0, v0x1d9e950_0;
S_0x1d9e130 .scope module, "or2_1" "or2" 2 44, 2 9, S_0x1d9e040;
 .timescale 0 0;
L_0x1dd9650 .functor OR 1, L_0x1d9fd00, L_0x1dd95b0, C4<0>, C4<0>;
v0x1d9e220_0 .alias "i0", 0 0, v0x1da0120_0;
v0x1d9e2a0_0 .alias "i1", 0 0, v0x1d9e950_0;
v0x1d9e320_0 .alias "o", 0 0, v0x1da0930_0;
S_0x1d9dbf0 .scope module, "a11" "and2" 4 19, 2 5, S_0x1d9cca0;
 .timescale 0 0;
L_0x1dd9840 .functor AND 1, L_0x1dda2a0, L_0x1dd8fb0, C4<1>, C4<1>;
v0x1d9dce0_0 .alias "i0", 0 0, v0x1da0a40_0;
v0x1d9dd60_0 .alias "i1", 0 0, v0x1d9f7d0_0;
v0x1d9dde0_0 .alias "o", 0 0, v0x1da0da0_0;
S_0x1d9d940 .scope module, "o11" "or2" 4 20, 2 9, S_0x1d9cca0;
 .timescale 0 0;
L_0x1dd98e0 .functor OR 1, L_0x1dda2a0, L_0x1dd8fb0, C4<0>, C4<0>;
v0x1d9da30_0 .alias "i0", 0 0, v0x1da0a40_0;
v0x1d9dad0_0 .alias "i1", 0 0, v0x1d9f7d0_0;
v0x1d9db70_0 .alias "o", 0 0, v0x1da0ea0_0;
S_0x1d9d320 .scope module, "m1" "mux2" 4 21, 2 71, S_0x1d9cca0;
 .timescale 0 0;
v0x1d9d410_0 .net *"_s0", 1 0, L_0x1dd9980; 1 drivers
v0x1d9d4d0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1d9d570_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1d9d610_0 .net *"_s6", 0 0, L_0x1dd8680; 1 drivers
v0x1d9d690_0 .alias "i0", 0 0, v0x1da0da0_0;
v0x1d9d730_0 .alias "i1", 0 0, v0x1da0ea0_0;
v0x1d9d7d0_0 .net "j", 0 0, L_0x1dd9d90; 1 drivers
v0x1d9d870_0 .alias "o", 0 0, v0x1da0e20_0;
L_0x1dd9980 .concat [ 1 1 0 0], L_0x1dd9d90, C4<0>;
L_0x1dd8680 .cmp/eq 2, L_0x1dd9980, C4<00>;
L_0x1dd8720 .functor MUXZ 1, L_0x1dd98e0, L_0x1dd9840, L_0x1dd8680, C4<>;
S_0x1d9cd90 .scope module, "m2" "mux2" 4 22, 2 71, S_0x1d9cca0;
 .timescale 0 0;
v0x1d9ce80_0 .net *"_s0", 1 0, L_0x1dd9e30; 1 drivers
v0x1d9cf00_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1d9cf80_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1d9d020_0 .net *"_s6", 0 0, L_0x1dd9ac0; 1 drivers
v0x1d9d0a0_0 .alias "i0", 0 0, v0x1da0e20_0;
v0x1d9d140_0 .alias "i1", 0 0, v0x1da0f70_0;
v0x1d9d1e0_0 .net "j", 0 0, L_0x1dda200; 1 drivers
v0x1d9d280_0 .alias "o", 0 0, v0x1da0c60_0;
L_0x1dd9e30 .concat [ 1 1 0 0], L_0x1dda200, C4<0>;
L_0x1dd9ac0 .cmp/eq 2, L_0x1dd9e30, C4<00>;
L_0x1dd9bb0 .functor MUXZ 1, L_0x1d9ff10, L_0x1dd8720, L_0x1dd9ac0, C4<>;
S_0x1d988f0 .scope module, "i10" "alu_slice" 4 37, 4 16, S_0x1d83350;
 .timescale 0 0;
v0x1d9c500_0 .net "cin", 0 0, L_0x1dda5d0; 1 drivers
v0x1d9c580_0 .net "cout", 0 0, L_0x1ddadc0; 1 drivers
v0x1d9c690_0 .net "i0", 0 0, L_0x1ddba10; 1 drivers
v0x1d9b420_0 .net "i1", 0 0, L_0x1ddbab0; 1 drivers
v0x1d9c8b0_0 .net "o", 0 0, L_0x1ddb320; 1 drivers
v0x1d9c930_0 .alias "op", 1 0, v0x1dc74b0_0;
v0x1d9c9f0_0 .net "t_and", 0 0, L_0x1ddafb0; 1 drivers
v0x1d9ca70_0 .net "t_andor", 0 0, L_0x1dd9fb0; 1 drivers
v0x1d9caf0_0 .net "t_or", 0 0, L_0x1ddb050; 1 drivers
v0x1d9cbc0_0 .net "t_sumdif", 0 0, L_0x1d9bb60; 1 drivers
L_0x1ddaef0 .part v0x1dc7a00_0, 0, 1;
L_0x1ddb520 .part v0x1dc7a00_0, 0, 1;
L_0x1ddb970 .part v0x1dc7a00_0, 1, 1;
S_0x1d99ab0 .scope module, "as1" "addsub" 4 18, 4 10, S_0x1d988f0;
 .timescale 0 0;
v0x1d9c0d0_0 .net "addsub", 0 0, L_0x1ddaef0; 1 drivers
v0x1d9c170_0 .alias "cin", 0 0, v0x1d9c500_0;
v0x1d9c1f0_0 .alias "cout", 0 0, v0x1d9c580_0;
v0x1d9c270_0 .alias "i0", 0 0, v0x1d9c690_0;
v0x1d9c2f0_0 .alias "i1", 0 0, v0x1d9b420_0;
v0x1d9c370_0 .alias "sumdif", 0 0, v0x1d9cbc0_0;
v0x1d9c480_0 .net "t", 0 0, L_0x1da0bd0; 1 drivers
S_0x1d9bdf0 .scope module, "x11" "xor2" 4 12, 2 13, S_0x1d99ab0;
 .timescale 0 0;
L_0x1da0bd0 .functor XOR 1, L_0x1ddbab0, L_0x1ddaef0, C4<0>, C4<0>;
v0x1d9bee0_0 .alias "i0", 0 0, v0x1d9b420_0;
v0x1d9bfb0_0 .alias "i1", 0 0, v0x1d9c0d0_0;
v0x1d9c050_0 .alias "o", 0 0, v0x1d9c480_0;
S_0x1d99ba0 .scope module, "f1" "fa" 4 13, 4 1, S_0x1d99ab0;
 .timescale 0 0;
v0x1d9b8d0_0 .alias "cin", 0 0, v0x1d9c500_0;
v0x1d9b9e0_0 .alias "cout", 0 0, v0x1d9c580_0;
v0x1d9ba60_0 .alias "i0", 0 0, v0x1d9c690_0;
v0x1d9bae0_0 .alias "i1", 0 0, v0x1d9c480_0;
v0x1d9bbf0_0 .alias "sum", 0 0, v0x1d9cbc0_0;
v0x1d9bc70_0 .net "t0", 0 0, L_0x1dda9c0; 1 drivers
v0x1d9bcf0_0 .net "t1", 0 0, L_0x1ddaab0; 1 drivers
v0x1d9bd70_0 .net "t2", 0 0, L_0x1d9b950; 1 drivers
S_0x1d9af00 .scope module, "x1" "xor3" 4 3, 2 59, S_0x1d99ba0;
 .timescale 0 0;
v0x1d9b5b0_0 .alias "i0", 0 0, v0x1d9c690_0;
v0x1d9b630_0 .alias "i1", 0 0, v0x1d9c480_0;
v0x1d9b6b0_0 .alias "i2", 0 0, v0x1d9c500_0;
v0x1d9b730_0 .alias "o", 0 0, v0x1d9cbc0_0;
v0x1d9b800_0 .net "t", 0 0, L_0x1dda7c0; 1 drivers
S_0x1d9b2b0 .scope module, "xor2_0" "xor2" 2 61, 2 13, S_0x1d9af00;
 .timescale 0 0;
L_0x1dda7c0 .functor XOR 1, L_0x1ddba10, L_0x1da0bd0, C4<0>, C4<0>;
v0x1d9b3a0_0 .alias "i0", 0 0, v0x1d9c690_0;
v0x1d9b4b0_0 .alias "i1", 0 0, v0x1d9c480_0;
v0x1d9b530_0 .alias "o", 0 0, v0x1d9b800_0;
S_0x1d9aff0 .scope module, "xor2_1" "xor2" 2 62, 2 13, S_0x1d9af00;
 .timescale 0 0;
L_0x1d9bb60 .functor XOR 1, L_0x1dda5d0, L_0x1dda7c0, C4<0>, C4<0>;
v0x1d9b0e0_0 .alias "i0", 0 0, v0x1d9c500_0;
v0x1d9b1b0_0 .alias "i1", 0 0, v0x1d9b800_0;
v0x1d9b230_0 .alias "o", 0 0, v0x1d9cbc0_0;
S_0x1d9ac40 .scope module, "a1" "and2" 4 4, 2 5, S_0x1d99ba0;
 .timescale 0 0;
L_0x1dda9c0 .functor AND 1, L_0x1ddba10, L_0x1da0bd0, C4<1>, C4<1>;
v0x1d9ad30_0 .alias "i0", 0 0, v0x1d9c690_0;
v0x1d9adb0_0 .alias "i1", 0 0, v0x1d9c480_0;
v0x1d9ae30_0 .alias "o", 0 0, v0x1d9bc70_0;
S_0x1d9a980 .scope module, "a2" "and2" 4 5, 2 5, S_0x1d99ba0;
 .timescale 0 0;
L_0x1ddaab0 .functor AND 1, L_0x1da0bd0, L_0x1dda5d0, C4<1>, C4<1>;
v0x1d9aa70_0 .alias "i0", 0 0, v0x1d9c480_0;
v0x1d9aaf0_0 .alias "i1", 0 0, v0x1d9c500_0;
v0x1d9ab70_0 .alias "o", 0 0, v0x1d9bcf0_0;
S_0x1d9a670 .scope module, "a3" "and2" 4 6, 2 5, S_0x1d99ba0;
 .timescale 0 0;
L_0x1d9b950 .functor AND 1, L_0x1dda5d0, L_0x1ddba10, C4<1>, C4<1>;
v0x1d9a760_0 .alias "i0", 0 0, v0x1d9c500_0;
v0x1d9a7e0_0 .alias "i1", 0 0, v0x1d9c690_0;
v0x1d9a8b0_0 .alias "o", 0 0, v0x1d9bd70_0;
S_0x1d99c90 .scope module, "o1" "or3" 4 7, 2 41, S_0x1d99ba0;
 .timescale 0 0;
v0x1d9a2e0_0 .alias "i0", 0 0, v0x1d9bc70_0;
v0x1d9a360_0 .alias "i1", 0 0, v0x1d9bcf0_0;
v0x1d9a410_0 .alias "i2", 0 0, v0x1d9bd70_0;
v0x1d9a4c0_0 .alias "o", 0 0, v0x1d9c580_0;
v0x1d9a5a0_0 .net "t", 0 0, L_0x1ddad40; 1 drivers
S_0x1d9a010 .scope module, "or2_0" "or2" 2 43, 2 9, S_0x1d99c90;
 .timescale 0 0;
L_0x1ddad40 .functor OR 1, L_0x1dda9c0, L_0x1ddaab0, C4<0>, C4<0>;
v0x1d9a100_0 .alias "i0", 0 0, v0x1d9bc70_0;
v0x1d9a1c0_0 .alias "i1", 0 0, v0x1d9bcf0_0;
v0x1d9a260_0 .alias "o", 0 0, v0x1d9a5a0_0;
S_0x1d99d80 .scope module, "or2_1" "or2" 2 44, 2 9, S_0x1d99c90;
 .timescale 0 0;
L_0x1ddadc0 .functor OR 1, L_0x1d9b950, L_0x1ddad40, C4<0>, C4<0>;
v0x1d99e70_0 .alias "i0", 0 0, v0x1d9bd70_0;
v0x1d99ef0_0 .alias "i1", 0 0, v0x1d9a5a0_0;
v0x1d99f70_0 .alias "o", 0 0, v0x1d9c580_0;
S_0x1d99840 .scope module, "a11" "and2" 4 19, 2 5, S_0x1d988f0;
 .timescale 0 0;
L_0x1ddafb0 .functor AND 1, L_0x1ddba10, L_0x1ddbab0, C4<1>, C4<1>;
v0x1d99930_0 .alias "i0", 0 0, v0x1d9c690_0;
v0x1d999b0_0 .alias "i1", 0 0, v0x1d9b420_0;
v0x1d99a30_0 .alias "o", 0 0, v0x1d9c9f0_0;
S_0x1d99590 .scope module, "o11" "or2" 4 20, 2 9, S_0x1d988f0;
 .timescale 0 0;
L_0x1ddb050 .functor OR 1, L_0x1ddba10, L_0x1ddbab0, C4<0>, C4<0>;
v0x1d99680_0 .alias "i0", 0 0, v0x1d9c690_0;
v0x1d99720_0 .alias "i1", 0 0, v0x1d9b420_0;
v0x1d997c0_0 .alias "o", 0 0, v0x1d9caf0_0;
S_0x1d98f70 .scope module, "m1" "mux2" 4 21, 2 71, S_0x1d988f0;
 .timescale 0 0;
v0x1d99060_0 .net *"_s0", 1 0, L_0x1ddb0f0; 1 drivers
v0x1d99120_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1d991c0_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1d99260_0 .net *"_s6", 0 0, L_0x1dd9f10; 1 drivers
v0x1d992e0_0 .alias "i0", 0 0, v0x1d9c9f0_0;
v0x1d99380_0 .alias "i1", 0 0, v0x1d9caf0_0;
v0x1d99420_0 .net "j", 0 0, L_0x1ddb520; 1 drivers
v0x1d994c0_0 .alias "o", 0 0, v0x1d9ca70_0;
L_0x1ddb0f0 .concat [ 1 1 0 0], L_0x1ddb520, C4<0>;
L_0x1dd9f10 .cmp/eq 2, L_0x1ddb0f0, C4<00>;
L_0x1dd9fb0 .functor MUXZ 1, L_0x1ddb050, L_0x1ddafb0, L_0x1dd9f10, C4<>;
S_0x1d989e0 .scope module, "m2" "mux2" 4 22, 2 71, S_0x1d988f0;
 .timescale 0 0;
v0x1d98ad0_0 .net *"_s0", 1 0, L_0x1ddb5c0; 1 drivers
v0x1d98b50_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1d98bd0_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1d98c70_0 .net *"_s6", 0 0, L_0x1ddb230; 1 drivers
v0x1d98cf0_0 .alias "i0", 0 0, v0x1d9ca70_0;
v0x1d98d90_0 .alias "i1", 0 0, v0x1d9cbc0_0;
v0x1d98e30_0 .net "j", 0 0, L_0x1ddb970; 1 drivers
v0x1d98ed0_0 .alias "o", 0 0, v0x1d9c8b0_0;
L_0x1ddb5c0 .concat [ 1 1 0 0], L_0x1ddb970, C4<0>;
L_0x1ddb230 .cmp/eq 2, L_0x1ddb5c0, C4<00>;
L_0x1ddb320 .functor MUXZ 1, L_0x1d9bb60, L_0x1dd9fb0, L_0x1ddb230, C4<>;
S_0x1d94500 .scope module, "i11" "alu_slice" 4 38, 4 16, S_0x1d83350;
 .timescale 0 0;
v0x1d98110_0 .net "cin", 0 0, L_0x1ddd3a0; 1 drivers
v0x1d98190_0 .net "cout", 0 0, L_0x1ddc500; 1 drivers
v0x1d982a0_0 .net "i0", 0 0, L_0x1ddd130; 1 drivers
v0x1d97030_0 .net "i1", 0 0, L_0x1ddbc60; 1 drivers
v0x1d984c0_0 .net "o", 0 0, L_0x1ddca60; 1 drivers
v0x1d98540_0 .alias "op", 1 0, v0x1dc74b0_0;
v0x1d98690_0 .net "t_and", 0 0, L_0x1ddc6f0; 1 drivers
v0x1d98710_0 .net "t_andor", 0 0, L_0x1ddb700; 1 drivers
v0x1d98790_0 .net "t_or", 0 0, L_0x1ddc790; 1 drivers
v0x1d98810_0 .net "t_sumdif", 0 0, L_0x1d97770; 1 drivers
L_0x1ddc630 .part v0x1dc7a00_0, 0, 1;
L_0x1ddcbf0 .part v0x1dc7a00_0, 0, 1;
L_0x1ddd090 .part v0x1dc7a00_0, 1, 1;
S_0x1d956c0 .scope module, "as1" "addsub" 4 18, 4 10, S_0x1d94500;
 .timescale 0 0;
v0x1d97ce0_0 .net "addsub", 0 0, L_0x1ddc630; 1 drivers
v0x1d97d80_0 .alias "cin", 0 0, v0x1d98110_0;
v0x1d97e00_0 .alias "cout", 0 0, v0x1d98190_0;
v0x1d97e80_0 .alias "i0", 0 0, v0x1d982a0_0;
v0x1d97f00_0 .alias "i1", 0 0, v0x1d97030_0;
v0x1d97f80_0 .alias "sumdif", 0 0, v0x1d98810_0;
v0x1d98090_0 .net "t", 0 0, L_0x1dda710; 1 drivers
S_0x1d97a00 .scope module, "x11" "xor2" 4 12, 2 13, S_0x1d956c0;
 .timescale 0 0;
L_0x1dda710 .functor XOR 1, L_0x1ddbc60, L_0x1ddc630, C4<0>, C4<0>;
v0x1d97af0_0 .alias "i0", 0 0, v0x1d97030_0;
v0x1d97bc0_0 .alias "i1", 0 0, v0x1d97ce0_0;
v0x1d97c60_0 .alias "o", 0 0, v0x1d98090_0;
S_0x1d957b0 .scope module, "f1" "fa" 4 13, 4 1, S_0x1d956c0;
 .timescale 0 0;
v0x1d974e0_0 .alias "cin", 0 0, v0x1d98110_0;
v0x1d975f0_0 .alias "cout", 0 0, v0x1d98190_0;
v0x1d97670_0 .alias "i0", 0 0, v0x1d982a0_0;
v0x1d976f0_0 .alias "i1", 0 0, v0x1d98090_0;
v0x1d97800_0 .alias "sum", 0 0, v0x1d98810_0;
v0x1d97880_0 .net "t0", 0 0, L_0x1ddc0c0; 1 drivers
v0x1d97900_0 .net "t1", 0 0, L_0x1ddc1b0; 1 drivers
v0x1d97980_0 .net "t2", 0 0, L_0x1d97560; 1 drivers
S_0x1d96b10 .scope module, "x1" "xor3" 4 3, 2 59, S_0x1d957b0;
 .timescale 0 0;
v0x1d971c0_0 .alias "i0", 0 0, v0x1d982a0_0;
v0x1d97240_0 .alias "i1", 0 0, v0x1d98090_0;
v0x1d972c0_0 .alias "i2", 0 0, v0x1d98110_0;
v0x1d97340_0 .alias "o", 0 0, v0x1d98810_0;
v0x1d97410_0 .net "t", 0 0, L_0x1ddbec0; 1 drivers
S_0x1d96ec0 .scope module, "xor2_0" "xor2" 2 61, 2 13, S_0x1d96b10;
 .timescale 0 0;
L_0x1ddbec0 .functor XOR 1, L_0x1ddd130, L_0x1dda710, C4<0>, C4<0>;
v0x1d96fb0_0 .alias "i0", 0 0, v0x1d982a0_0;
v0x1d970c0_0 .alias "i1", 0 0, v0x1d98090_0;
v0x1d97140_0 .alias "o", 0 0, v0x1d97410_0;
S_0x1d96c00 .scope module, "xor2_1" "xor2" 2 62, 2 13, S_0x1d96b10;
 .timescale 0 0;
L_0x1d97770 .functor XOR 1, L_0x1ddd3a0, L_0x1ddbec0, C4<0>, C4<0>;
v0x1d96cf0_0 .alias "i0", 0 0, v0x1d98110_0;
v0x1d96dc0_0 .alias "i1", 0 0, v0x1d97410_0;
v0x1d96e40_0 .alias "o", 0 0, v0x1d98810_0;
S_0x1d96850 .scope module, "a1" "and2" 4 4, 2 5, S_0x1d957b0;
 .timescale 0 0;
L_0x1ddc0c0 .functor AND 1, L_0x1ddd130, L_0x1dda710, C4<1>, C4<1>;
v0x1d96940_0 .alias "i0", 0 0, v0x1d982a0_0;
v0x1d969c0_0 .alias "i1", 0 0, v0x1d98090_0;
v0x1d96a40_0 .alias "o", 0 0, v0x1d97880_0;
S_0x1d96590 .scope module, "a2" "and2" 4 5, 2 5, S_0x1d957b0;
 .timescale 0 0;
L_0x1ddc1b0 .functor AND 1, L_0x1dda710, L_0x1ddd3a0, C4<1>, C4<1>;
v0x1d96680_0 .alias "i0", 0 0, v0x1d98090_0;
v0x1d96700_0 .alias "i1", 0 0, v0x1d98110_0;
v0x1d96780_0 .alias "o", 0 0, v0x1d97900_0;
S_0x1d96280 .scope module, "a3" "and2" 4 6, 2 5, S_0x1d957b0;
 .timescale 0 0;
L_0x1d97560 .functor AND 1, L_0x1ddd3a0, L_0x1ddd130, C4<1>, C4<1>;
v0x1d96370_0 .alias "i0", 0 0, v0x1d98110_0;
v0x1d963f0_0 .alias "i1", 0 0, v0x1d982a0_0;
v0x1d964c0_0 .alias "o", 0 0, v0x1d97980_0;
S_0x1d958a0 .scope module, "o1" "or3" 4 7, 2 41, S_0x1d957b0;
 .timescale 0 0;
v0x1d95ef0_0 .alias "i0", 0 0, v0x1d97880_0;
v0x1d95f70_0 .alias "i1", 0 0, v0x1d97900_0;
v0x1d96020_0 .alias "i2", 0 0, v0x1d97980_0;
v0x1d960d0_0 .alias "o", 0 0, v0x1d98190_0;
v0x1d961b0_0 .net "t", 0 0, L_0x1ddc460; 1 drivers
S_0x1d95c20 .scope module, "or2_0" "or2" 2 43, 2 9, S_0x1d958a0;
 .timescale 0 0;
L_0x1ddc460 .functor OR 1, L_0x1ddc0c0, L_0x1ddc1b0, C4<0>, C4<0>;
v0x1d95d10_0 .alias "i0", 0 0, v0x1d97880_0;
v0x1d95dd0_0 .alias "i1", 0 0, v0x1d97900_0;
v0x1d95e70_0 .alias "o", 0 0, v0x1d961b0_0;
S_0x1d95990 .scope module, "or2_1" "or2" 2 44, 2 9, S_0x1d958a0;
 .timescale 0 0;
L_0x1ddc500 .functor OR 1, L_0x1d97560, L_0x1ddc460, C4<0>, C4<0>;
v0x1d95a80_0 .alias "i0", 0 0, v0x1d97980_0;
v0x1d95b00_0 .alias "i1", 0 0, v0x1d961b0_0;
v0x1d95b80_0 .alias "o", 0 0, v0x1d98190_0;
S_0x1d95450 .scope module, "a11" "and2" 4 19, 2 5, S_0x1d94500;
 .timescale 0 0;
L_0x1ddc6f0 .functor AND 1, L_0x1ddd130, L_0x1ddbc60, C4<1>, C4<1>;
v0x1d95540_0 .alias "i0", 0 0, v0x1d982a0_0;
v0x1d955c0_0 .alias "i1", 0 0, v0x1d97030_0;
v0x1d95640_0 .alias "o", 0 0, v0x1d98690_0;
S_0x1d951a0 .scope module, "o11" "or2" 4 20, 2 9, S_0x1d94500;
 .timescale 0 0;
L_0x1ddc790 .functor OR 1, L_0x1ddd130, L_0x1ddbc60, C4<0>, C4<0>;
v0x1d95290_0 .alias "i0", 0 0, v0x1d982a0_0;
v0x1d95330_0 .alias "i1", 0 0, v0x1d97030_0;
v0x1d953d0_0 .alias "o", 0 0, v0x1d98790_0;
S_0x1d94b80 .scope module, "m1" "mux2" 4 21, 2 71, S_0x1d94500;
 .timescale 0 0;
v0x1d94c70_0 .net *"_s0", 1 0, L_0x1ddc830; 1 drivers
v0x1d94d30_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1d94dd0_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1d94e70_0 .net *"_s6", 0 0, L_0x1ddb660; 1 drivers
v0x1d94ef0_0 .alias "i0", 0 0, v0x1d98690_0;
v0x1d94f90_0 .alias "i1", 0 0, v0x1d98790_0;
v0x1d95030_0 .net "j", 0 0, L_0x1ddcbf0; 1 drivers
v0x1d950d0_0 .alias "o", 0 0, v0x1d98710_0;
L_0x1ddc830 .concat [ 1 1 0 0], L_0x1ddcbf0, C4<0>;
L_0x1ddb660 .cmp/eq 2, L_0x1ddc830, C4<00>;
L_0x1ddb700 .functor MUXZ 1, L_0x1ddc790, L_0x1ddc6f0, L_0x1ddb660, C4<>;
S_0x1d945f0 .scope module, "m2" "mux2" 4 22, 2 71, S_0x1d94500;
 .timescale 0 0;
v0x1d946e0_0 .net *"_s0", 1 0, L_0x1ddcc90; 1 drivers
v0x1d94760_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1d947e0_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1d94880_0 .net *"_s6", 0 0, L_0x1ddc970; 1 drivers
v0x1d94900_0 .alias "i0", 0 0, v0x1d98710_0;
v0x1d949a0_0 .alias "i1", 0 0, v0x1d98810_0;
v0x1d94a40_0 .net "j", 0 0, L_0x1ddd090; 1 drivers
v0x1d94ae0_0 .alias "o", 0 0, v0x1d984c0_0;
L_0x1ddcc90 .concat [ 1 1 0 0], L_0x1ddd090, C4<0>;
L_0x1ddc970 .cmp/eq 2, L_0x1ddcc90, C4<00>;
L_0x1ddca60 .functor MUXZ 1, L_0x1d97770, L_0x1ddb700, L_0x1ddc970, C4<>;
S_0x1d90180 .scope module, "i12" "alu_slice" 4 39, 4 16, S_0x1d83350;
 .timescale 0 0;
v0x1d93d60_0 .net "cin", 0 0, L_0x1ddd440; 1 drivers
v0x1d93de0_0 .net "cout", 0 0, L_0x1dddc90; 1 drivers
v0x1d93ef0_0 .net "i0", 0 0, L_0x1dde900; 1 drivers
v0x1d92c80_0 .net "i1", 0 0, L_0x1dde9a0; 1 drivers
v0x1d94110_0 .net "o", 0 0, L_0x1dde1f0; 1 drivers
v0x1d94190_0 .alias "op", 1 0, v0x1dc74b0_0;
v0x1d94250_0 .net "t_and", 0 0, L_0x1ddde80; 1 drivers
v0x1d942d0_0 .net "t_andor", 0 0, L_0x1ddce50; 1 drivers
v0x1d94350_0 .net "t_or", 0 0, L_0x1dddf20; 1 drivers
v0x1d94420_0 .net "t_sumdif", 0 0, L_0x1d933c0; 1 drivers
L_0x1ddddc0 .part v0x1dc7a00_0, 0, 1;
L_0x1dde3a0 .part v0x1dc7a00_0, 0, 1;
L_0x1dde860 .part v0x1dc7a00_0, 1, 1;
S_0x1d91340 .scope module, "as1" "addsub" 4 18, 4 10, S_0x1d90180;
 .timescale 0 0;
v0x1d93930_0 .net "addsub", 0 0, L_0x1ddddc0; 1 drivers
v0x1d939d0_0 .alias "cin", 0 0, v0x1d93d60_0;
v0x1d93a50_0 .alias "cout", 0 0, v0x1d93de0_0;
v0x1d93ad0_0 .alias "i0", 0 0, v0x1d93ef0_0;
v0x1d93b50_0 .alias "i1", 0 0, v0x1d92c80_0;
v0x1d93bd0_0 .alias "sumdif", 0 0, v0x1d94420_0;
v0x1d93ce0_0 .net "t", 0 0, L_0x1ddd310; 1 drivers
S_0x1d93650 .scope module, "x11" "xor2" 4 12, 2 13, S_0x1d91340;
 .timescale 0 0;
L_0x1ddd310 .functor XOR 1, L_0x1dde9a0, L_0x1ddddc0, C4<0>, C4<0>;
v0x1d93740_0 .alias "i0", 0 0, v0x1d92c80_0;
v0x1d93810_0 .alias "i1", 0 0, v0x1d93930_0;
v0x1d938b0_0 .alias "o", 0 0, v0x1d93ce0_0;
S_0x1d91430 .scope module, "f1" "fa" 4 13, 4 1, S_0x1d91340;
 .timescale 0 0;
v0x1d93130_0 .alias "cin", 0 0, v0x1d93d60_0;
v0x1d93240_0 .alias "cout", 0 0, v0x1d93de0_0;
v0x1d932c0_0 .alias "i0", 0 0, v0x1d93ef0_0;
v0x1d93340_0 .alias "i1", 0 0, v0x1d93ce0_0;
v0x1d93450_0 .alias "sum", 0 0, v0x1d94420_0;
v0x1d934d0_0 .net "t0", 0 0, L_0x1ddd830; 1 drivers
v0x1d93550_0 .net "t1", 0 0, L_0x1ddd920; 1 drivers
v0x1d935d0_0 .net "t2", 0 0, L_0x1d931d0; 1 drivers
S_0x1d92760 .scope module, "x1" "xor3" 4 3, 2 59, S_0x1d91430;
 .timescale 0 0;
v0x1d92e10_0 .alias "i0", 0 0, v0x1d93ef0_0;
v0x1d92e90_0 .alias "i1", 0 0, v0x1d93ce0_0;
v0x1d92f10_0 .alias "i2", 0 0, v0x1d93d60_0;
v0x1d92f90_0 .alias "o", 0 0, v0x1d94420_0;
v0x1d93060_0 .net "t", 0 0, L_0x1ddd630; 1 drivers
S_0x1d92b10 .scope module, "xor2_0" "xor2" 2 61, 2 13, S_0x1d92760;
 .timescale 0 0;
L_0x1ddd630 .functor XOR 1, L_0x1dde900, L_0x1ddd310, C4<0>, C4<0>;
v0x1d92c00_0 .alias "i0", 0 0, v0x1d93ef0_0;
v0x1d92d10_0 .alias "i1", 0 0, v0x1d93ce0_0;
v0x1d92d90_0 .alias "o", 0 0, v0x1d93060_0;
S_0x1d92850 .scope module, "xor2_1" "xor2" 2 62, 2 13, S_0x1d92760;
 .timescale 0 0;
L_0x1d933c0 .functor XOR 1, L_0x1ddd440, L_0x1ddd630, C4<0>, C4<0>;
v0x1d92940_0 .alias "i0", 0 0, v0x1d93d60_0;
v0x1d92a10_0 .alias "i1", 0 0, v0x1d93060_0;
v0x1d92a90_0 .alias "o", 0 0, v0x1d94420_0;
S_0x1d924a0 .scope module, "a1" "and2" 4 4, 2 5, S_0x1d91430;
 .timescale 0 0;
L_0x1ddd830 .functor AND 1, L_0x1dde900, L_0x1ddd310, C4<1>, C4<1>;
v0x1d92590_0 .alias "i0", 0 0, v0x1d93ef0_0;
v0x1d92610_0 .alias "i1", 0 0, v0x1d93ce0_0;
v0x1d92690_0 .alias "o", 0 0, v0x1d934d0_0;
S_0x1d921e0 .scope module, "a2" "and2" 4 5, 2 5, S_0x1d91430;
 .timescale 0 0;
L_0x1ddd920 .functor AND 1, L_0x1ddd310, L_0x1ddd440, C4<1>, C4<1>;
v0x1d922d0_0 .alias "i0", 0 0, v0x1d93ce0_0;
v0x1d92350_0 .alias "i1", 0 0, v0x1d93d60_0;
v0x1d923d0_0 .alias "o", 0 0, v0x1d93550_0;
S_0x1d91ed0 .scope module, "a3" "and2" 4 6, 2 5, S_0x1d91430;
 .timescale 0 0;
L_0x1d931d0 .functor AND 1, L_0x1ddd440, L_0x1dde900, C4<1>, C4<1>;
v0x1d91fc0_0 .alias "i0", 0 0, v0x1d93d60_0;
v0x1d92040_0 .alias "i1", 0 0, v0x1d93ef0_0;
v0x1d92110_0 .alias "o", 0 0, v0x1d935d0_0;
S_0x1d91520 .scope module, "o1" "or3" 4 7, 2 41, S_0x1d91430;
 .timescale 0 0;
v0x1d91b70_0 .alias "i0", 0 0, v0x1d934d0_0;
v0x1d91bf0_0 .alias "i1", 0 0, v0x1d93550_0;
v0x1d91c70_0 .alias "i2", 0 0, v0x1d935d0_0;
v0x1d91d20_0 .alias "o", 0 0, v0x1d93de0_0;
v0x1d91e00_0 .net "t", 0 0, L_0x1dddbf0; 1 drivers
S_0x1d918a0 .scope module, "or2_0" "or2" 2 43, 2 9, S_0x1d91520;
 .timescale 0 0;
L_0x1dddbf0 .functor OR 1, L_0x1ddd830, L_0x1ddd920, C4<0>, C4<0>;
v0x1d91990_0 .alias "i0", 0 0, v0x1d934d0_0;
v0x1d91a50_0 .alias "i1", 0 0, v0x1d93550_0;
v0x1d91af0_0 .alias "o", 0 0, v0x1d91e00_0;
S_0x1d91610 .scope module, "or2_1" "or2" 2 44, 2 9, S_0x1d91520;
 .timescale 0 0;
L_0x1dddc90 .functor OR 1, L_0x1d931d0, L_0x1dddbf0, C4<0>, C4<0>;
v0x1d91700_0 .alias "i0", 0 0, v0x1d935d0_0;
v0x1d91780_0 .alias "i1", 0 0, v0x1d91e00_0;
v0x1d91800_0 .alias "o", 0 0, v0x1d93de0_0;
S_0x1d910d0 .scope module, "a11" "and2" 4 19, 2 5, S_0x1d90180;
 .timescale 0 0;
L_0x1ddde80 .functor AND 1, L_0x1dde900, L_0x1dde9a0, C4<1>, C4<1>;
v0x1d911c0_0 .alias "i0", 0 0, v0x1d93ef0_0;
v0x1d91240_0 .alias "i1", 0 0, v0x1d92c80_0;
v0x1d912c0_0 .alias "o", 0 0, v0x1d94250_0;
S_0x1d90e20 .scope module, "o11" "or2" 4 20, 2 9, S_0x1d90180;
 .timescale 0 0;
L_0x1dddf20 .functor OR 1, L_0x1dde900, L_0x1dde9a0, C4<0>, C4<0>;
v0x1d90f10_0 .alias "i0", 0 0, v0x1d93ef0_0;
v0x1d90fb0_0 .alias "i1", 0 0, v0x1d92c80_0;
v0x1d91050_0 .alias "o", 0 0, v0x1d94350_0;
S_0x1d90800 .scope module, "m1" "mux2" 4 21, 2 71, S_0x1d90180;
 .timescale 0 0;
v0x1d908f0_0 .net *"_s0", 1 0, L_0x1dddfc0; 1 drivers
v0x1d909b0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1d90a50_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1d90af0_0 .net *"_s6", 0 0, L_0x1ddcdb0; 1 drivers
v0x1d90b70_0 .alias "i0", 0 0, v0x1d94250_0;
v0x1d90c10_0 .alias "i1", 0 0, v0x1d94350_0;
v0x1d90cb0_0 .net "j", 0 0, L_0x1dde3a0; 1 drivers
v0x1d90d50_0 .alias "o", 0 0, v0x1d942d0_0;
L_0x1dddfc0 .concat [ 1 1 0 0], L_0x1dde3a0, C4<0>;
L_0x1ddcdb0 .cmp/eq 2, L_0x1dddfc0, C4<00>;
L_0x1ddce50 .functor MUXZ 1, L_0x1dddf20, L_0x1ddde80, L_0x1ddcdb0, C4<>;
S_0x1d90270 .scope module, "m2" "mux2" 4 22, 2 71, S_0x1d90180;
 .timescale 0 0;
v0x1d90360_0 .net *"_s0", 1 0, L_0x1dde440; 1 drivers
v0x1d903e0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1d90460_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1d90500_0 .net *"_s6", 0 0, L_0x1dde100; 1 drivers
v0x1d90580_0 .alias "i0", 0 0, v0x1d942d0_0;
v0x1d90620_0 .alias "i1", 0 0, v0x1d94420_0;
v0x1d906c0_0 .net "j", 0 0, L_0x1dde860; 1 drivers
v0x1d90760_0 .alias "o", 0 0, v0x1d94110_0;
L_0x1dde440 .concat [ 1 1 0 0], L_0x1dde860, C4<0>;
L_0x1dde100 .cmp/eq 2, L_0x1dde440, C4<00>;
L_0x1dde1f0 .functor MUXZ 1, L_0x1d933c0, L_0x1ddce50, L_0x1dde100, C4<>;
S_0x1d8bd70 .scope module, "i13" "alu_slice" 4 40, 4 16, S_0x1d83350;
 .timescale 0 0;
v0x1d8f990_0 .net "cin", 0 0, L_0x1de02f0; 1 drivers
v0x1d8fa10_0 .net "cout", 0 0, L_0x1ddf410; 1 drivers
v0x1d8fb20_0 .net "i0", 0 0, L_0x1de0030; 1 drivers
v0x1d8e8b0_0 .net "i1", 0 0, L_0x1ddeb50; 1 drivers
v0x1d8fd40_0 .net "o", 0 0, L_0x1ddf970; 1 drivers
v0x1d8fdc0_0 .alias "op", 1 0, v0x1dc74b0_0;
v0x1d8fe80_0 .net "t_and", 0 0, L_0x1ddf600; 1 drivers
v0x1d8ff00_0 .net "t_andor", 0 0, L_0x1dde600; 1 drivers
v0x1d8ffd0_0 .net "t_or", 0 0, L_0x1ddf6a0; 1 drivers
v0x1d900a0_0 .net "t_sumdif", 0 0, L_0x1d8eff0; 1 drivers
L_0x1ddf540 .part v0x1dc7a00_0, 0, 1;
L_0x1ddfb40 .part v0x1dc7a00_0, 0, 1;
L_0x1ddff90 .part v0x1dc7a00_0, 1, 1;
S_0x1d8cf10 .scope module, "as1" "addsub" 4 18, 4 10, S_0x1d8bd70;
 .timescale 0 0;
v0x1d8f560_0 .net "addsub", 0 0, L_0x1ddf540; 1 drivers
v0x1d8f600_0 .alias "cin", 0 0, v0x1d8f990_0;
v0x1d8f680_0 .alias "cout", 0 0, v0x1d8fa10_0;
v0x1d8f700_0 .alias "i0", 0 0, v0x1d8fb20_0;
v0x1d8f780_0 .alias "i1", 0 0, v0x1d8e8b0_0;
v0x1d8f800_0 .alias "sumdif", 0 0, v0x1d900a0_0;
v0x1d8f910_0 .net "t", 0 0, L_0x1d94080; 1 drivers
S_0x1d8f280 .scope module, "x11" "xor2" 4 12, 2 13, S_0x1d8cf10;
 .timescale 0 0;
L_0x1d94080 .functor XOR 1, L_0x1ddeb50, L_0x1ddf540, C4<0>, C4<0>;
v0x1d8f370_0 .alias "i0", 0 0, v0x1d8e8b0_0;
v0x1d8f440_0 .alias "i1", 0 0, v0x1d8f560_0;
v0x1d8f4e0_0 .alias "o", 0 0, v0x1d8f910_0;
S_0x1d8d000 .scope module, "f1" "fa" 4 13, 4 1, S_0x1d8cf10;
 .timescale 0 0;
v0x1d8ed60_0 .alias "cin", 0 0, v0x1d8f990_0;
v0x1d8ee70_0 .alias "cout", 0 0, v0x1d8fa10_0;
v0x1d8eef0_0 .alias "i0", 0 0, v0x1d8fb20_0;
v0x1d8ef70_0 .alias "i1", 0 0, v0x1d8f910_0;
v0x1d8f080_0 .alias "sum", 0 0, v0x1d900a0_0;
v0x1d8f100_0 .net "t0", 0 0, L_0x1ddefb0; 1 drivers
v0x1d8f180_0 .net "t1", 0 0, L_0x1ddf0a0; 1 drivers
v0x1d8f200_0 .net "t2", 0 0, L_0x1d8ee00; 1 drivers
S_0x1d8e390 .scope module, "x1" "xor3" 4 3, 2 59, S_0x1d8d000;
 .timescale 0 0;
v0x1d8ea40_0 .alias "i0", 0 0, v0x1d8fb20_0;
v0x1d8eac0_0 .alias "i1", 0 0, v0x1d8f910_0;
v0x1d8eb40_0 .alias "i2", 0 0, v0x1d8f990_0;
v0x1d8ebc0_0 .alias "o", 0 0, v0x1d900a0_0;
v0x1d8ec90_0 .net "t", 0 0, L_0x1ddedb0; 1 drivers
S_0x1d8e740 .scope module, "xor2_0" "xor2" 2 61, 2 13, S_0x1d8e390;
 .timescale 0 0;
L_0x1ddedb0 .functor XOR 1, L_0x1de0030, L_0x1d94080, C4<0>, C4<0>;
v0x1d8e830_0 .alias "i0", 0 0, v0x1d8fb20_0;
v0x1d8e940_0 .alias "i1", 0 0, v0x1d8f910_0;
v0x1d8e9c0_0 .alias "o", 0 0, v0x1d8ec90_0;
S_0x1d8e480 .scope module, "xor2_1" "xor2" 2 62, 2 13, S_0x1d8e390;
 .timescale 0 0;
L_0x1d8eff0 .functor XOR 1, L_0x1de02f0, L_0x1ddedb0, C4<0>, C4<0>;
v0x1d8e570_0 .alias "i0", 0 0, v0x1d8f990_0;
v0x1d8e640_0 .alias "i1", 0 0, v0x1d8ec90_0;
v0x1d8e6c0_0 .alias "o", 0 0, v0x1d900a0_0;
S_0x1d8e0d0 .scope module, "a1" "and2" 4 4, 2 5, S_0x1d8d000;
 .timescale 0 0;
L_0x1ddefb0 .functor AND 1, L_0x1de0030, L_0x1d94080, C4<1>, C4<1>;
v0x1d8e1c0_0 .alias "i0", 0 0, v0x1d8fb20_0;
v0x1d8e240_0 .alias "i1", 0 0, v0x1d8f910_0;
v0x1d8e2c0_0 .alias "o", 0 0, v0x1d8f100_0;
S_0x1d8de10 .scope module, "a2" "and2" 4 5, 2 5, S_0x1d8d000;
 .timescale 0 0;
L_0x1ddf0a0 .functor AND 1, L_0x1d94080, L_0x1de02f0, C4<1>, C4<1>;
v0x1d8df00_0 .alias "i0", 0 0, v0x1d8f910_0;
v0x1d8df80_0 .alias "i1", 0 0, v0x1d8f990_0;
v0x1d8e000_0 .alias "o", 0 0, v0x1d8f180_0;
S_0x1d8db00 .scope module, "a3" "and2" 4 6, 2 5, S_0x1d8d000;
 .timescale 0 0;
L_0x1d8ee00 .functor AND 1, L_0x1de02f0, L_0x1de0030, C4<1>, C4<1>;
v0x1d8dbf0_0 .alias "i0", 0 0, v0x1d8f990_0;
v0x1d8dc70_0 .alias "i1", 0 0, v0x1d8fb20_0;
v0x1d8dd40_0 .alias "o", 0 0, v0x1d8f200_0;
S_0x1d8d0f0 .scope module, "o1" "or3" 4 7, 2 41, S_0x1d8d000;
 .timescale 0 0;
v0x1d8d740_0 .alias "i0", 0 0, v0x1d8f100_0;
v0x1d8d7f0_0 .alias "i1", 0 0, v0x1d8f180_0;
v0x1d8d8a0_0 .alias "i2", 0 0, v0x1d8f200_0;
v0x1d8d950_0 .alias "o", 0 0, v0x1d8fa10_0;
v0x1d8da30_0 .net "t", 0 0, L_0x1ddf370; 1 drivers
S_0x1d8d470 .scope module, "or2_0" "or2" 2 43, 2 9, S_0x1d8d0f0;
 .timescale 0 0;
L_0x1ddf370 .functor OR 1, L_0x1ddefb0, L_0x1ddf0a0, C4<0>, C4<0>;
v0x1d8d560_0 .alias "i0", 0 0, v0x1d8f100_0;
v0x1d8d620_0 .alias "i1", 0 0, v0x1d8f180_0;
v0x1d8d6c0_0 .alias "o", 0 0, v0x1d8da30_0;
S_0x1d8d1e0 .scope module, "or2_1" "or2" 2 44, 2 9, S_0x1d8d0f0;
 .timescale 0 0;
L_0x1ddf410 .functor OR 1, L_0x1d8ee00, L_0x1ddf370, C4<0>, C4<0>;
v0x1d8d2d0_0 .alias "i0", 0 0, v0x1d8f200_0;
v0x1d8d350_0 .alias "i1", 0 0, v0x1d8da30_0;
v0x1d8d3d0_0 .alias "o", 0 0, v0x1d8fa10_0;
S_0x1d8cca0 .scope module, "a11" "and2" 4 19, 2 5, S_0x1d8bd70;
 .timescale 0 0;
L_0x1ddf600 .functor AND 1, L_0x1de0030, L_0x1ddeb50, C4<1>, C4<1>;
v0x1d8cd90_0 .alias "i0", 0 0, v0x1d8fb20_0;
v0x1d8ce10_0 .alias "i1", 0 0, v0x1d8e8b0_0;
v0x1d8ce90_0 .alias "o", 0 0, v0x1d8fe80_0;
S_0x1d8c9f0 .scope module, "o11" "or2" 4 20, 2 9, S_0x1d8bd70;
 .timescale 0 0;
L_0x1ddf6a0 .functor OR 1, L_0x1de0030, L_0x1ddeb50, C4<0>, C4<0>;
v0x1d8cae0_0 .alias "i0", 0 0, v0x1d8fb20_0;
v0x1d8cb80_0 .alias "i1", 0 0, v0x1d8e8b0_0;
v0x1d8cc20_0 .alias "o", 0 0, v0x1d8ffd0_0;
S_0x1d8c3d0 .scope module, "m1" "mux2" 4 21, 2 71, S_0x1d8bd70;
 .timescale 0 0;
v0x1d8c4c0_0 .net *"_s0", 1 0, L_0x1ddf740; 1 drivers
v0x1d8c580_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1d8c620_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1d8c6c0_0 .net *"_s6", 0 0, L_0x1dde560; 1 drivers
v0x1d8c740_0 .alias "i0", 0 0, v0x1d8fe80_0;
v0x1d8c7e0_0 .alias "i1", 0 0, v0x1d8ffd0_0;
v0x1d8c880_0 .net "j", 0 0, L_0x1ddfb40; 1 drivers
v0x1d8c920_0 .alias "o", 0 0, v0x1d8ff00_0;
L_0x1ddf740 .concat [ 1 1 0 0], L_0x1ddfb40, C4<0>;
L_0x1dde560 .cmp/eq 2, L_0x1ddf740, C4<00>;
L_0x1dde600 .functor MUXZ 1, L_0x1ddf6a0, L_0x1ddf600, L_0x1dde560, C4<>;
S_0x1d8be60 .scope module, "m2" "mux2" 4 22, 2 71, S_0x1d8bd70;
 .timescale 0 0;
v0x1d8bf50_0 .net *"_s0", 1 0, L_0x1ddfbe0; 1 drivers
v0x1d8bfd0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1d8c050_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1d8c0d0_0 .net *"_s6", 0 0, L_0x1ddf880; 1 drivers
v0x1d8c150_0 .alias "i0", 0 0, v0x1d8ff00_0;
v0x1d8c1f0_0 .alias "i1", 0 0, v0x1d900a0_0;
v0x1d8c290_0 .net "j", 0 0, L_0x1ddff90; 1 drivers
v0x1d8c330_0 .alias "o", 0 0, v0x1d8fd40_0;
L_0x1ddfbe0 .concat [ 1 1 0 0], L_0x1ddff90, C4<0>;
L_0x1ddf880 .cmp/eq 2, L_0x1ddfbe0, C4<00>;
L_0x1ddf970 .functor MUXZ 1, L_0x1d8eff0, L_0x1dde600, L_0x1ddf880, C4<>;
S_0x1d879a0 .scope module, "i14" "alu_slice" 4 41, 4 16, S_0x1d83350;
 .timescale 0 0;
v0x1d8b5d0_0 .net "cin", 0 0, L_0x1dd5d10; 1 drivers
v0x1d8b650_0 .net "cout", 0 0, L_0x1de0b80; 1 drivers
v0x1d8b760_0 .net "i0", 0 0, L_0x1de17e0; 1 drivers
v0x1d8a4f0_0 .net "i1", 0 0, L_0x1dd5a50; 1 drivers
v0x1d8b980_0 .net "o", 0 0, L_0x1de10e0; 1 drivers
v0x1d8ba00_0 .alias "op", 1 0, v0x1dc74b0_0;
v0x1d8bac0_0 .net "t_and", 0 0, L_0x1de0d70; 1 drivers
v0x1d8bb40_0 .net "t_andor", 0 0, L_0x1ddfd60; 1 drivers
v0x1d8bbc0_0 .net "t_or", 0 0, L_0x1de0e10; 1 drivers
v0x1d8bc90_0 .net "t_sumdif", 0 0, L_0x1d8fcb0; 1 drivers
L_0x1de0cb0 .part v0x1dc7a00_0, 0, 1;
L_0x1de12d0 .part v0x1dc7a00_0, 0, 1;
L_0x1de1740 .part v0x1dc7a00_0, 1, 1;
S_0x1d88b80 .scope module, "as1" "addsub" 4 18, 4 10, S_0x1d879a0;
 .timescale 0 0;
v0x1d8b1a0_0 .net "addsub", 0 0, L_0x1de0cb0; 1 drivers
v0x1d8b240_0 .alias "cin", 0 0, v0x1d8b5d0_0;
v0x1d8b2c0_0 .alias "cout", 0 0, v0x1d8b650_0;
v0x1d8b340_0 .alias "i0", 0 0, v0x1d8b760_0;
v0x1d8b3c0_0 .alias "i1", 0 0, v0x1d8a4f0_0;
v0x1d8b440_0 .alias "sumdif", 0 0, v0x1d8bc90_0;
v0x1d8b550_0 .net "t", 0 0, L_0x1dded00; 1 drivers
S_0x1d8aec0 .scope module, "x11" "xor2" 4 12, 2 13, S_0x1d88b80;
 .timescale 0 0;
L_0x1dded00 .functor XOR 1, L_0x1dd5a50, L_0x1de0cb0, C4<0>, C4<0>;
v0x1d8afb0_0 .alias "i0", 0 0, v0x1d8a4f0_0;
v0x1d8b080_0 .alias "i1", 0 0, v0x1d8b1a0_0;
v0x1d8b120_0 .alias "o", 0 0, v0x1d8b550_0;
S_0x1d88c70 .scope module, "f1" "fa" 4 13, 4 1, S_0x1d88b80;
 .timescale 0 0;
v0x1d8a9a0_0 .alias "cin", 0 0, v0x1d8b5d0_0;
v0x1d8aab0_0 .alias "cout", 0 0, v0x1d8b650_0;
v0x1d8ab30_0 .alias "i0", 0 0, v0x1d8b760_0;
v0x1d8abb0_0 .alias "i1", 0 0, v0x1d8b550_0;
v0x1d8acc0_0 .alias "sum", 0 0, v0x1d8bc90_0;
v0x1d8ad40_0 .net "t0", 0 0, L_0x1de06e0; 1 drivers
v0x1d8adc0_0 .net "t1", 0 0, L_0x1de07f0; 1 drivers
v0x1d8ae40_0 .net "t2", 0 0, L_0x1d8aa40; 1 drivers
S_0x1d89fd0 .scope module, "x1" "xor3" 4 3, 2 59, S_0x1d88c70;
 .timescale 0 0;
v0x1d8a680_0 .alias "i0", 0 0, v0x1d8b760_0;
v0x1d8a700_0 .alias "i1", 0 0, v0x1d8b550_0;
v0x1d8a780_0 .alias "i2", 0 0, v0x1d8b5d0_0;
v0x1d8a800_0 .alias "o", 0 0, v0x1d8bc90_0;
v0x1d8a8d0_0 .net "t", 0 0, L_0x1de0260; 1 drivers
S_0x1d8a380 .scope module, "xor2_0" "xor2" 2 61, 2 13, S_0x1d89fd0;
 .timescale 0 0;
L_0x1de0260 .functor XOR 1, L_0x1de17e0, L_0x1dded00, C4<0>, C4<0>;
v0x1d8a470_0 .alias "i0", 0 0, v0x1d8b760_0;
v0x1d8a580_0 .alias "i1", 0 0, v0x1d8b550_0;
v0x1d8a600_0 .alias "o", 0 0, v0x1d8a8d0_0;
S_0x1d8a0c0 .scope module, "xor2_1" "xor2" 2 62, 2 13, S_0x1d89fd0;
 .timescale 0 0;
L_0x1d8fcb0 .functor XOR 1, L_0x1dd5d10, L_0x1de0260, C4<0>, C4<0>;
v0x1d8a1b0_0 .alias "i0", 0 0, v0x1d8b5d0_0;
v0x1d8a280_0 .alias "i1", 0 0, v0x1d8a8d0_0;
v0x1d8a300_0 .alias "o", 0 0, v0x1d8bc90_0;
S_0x1d89d10 .scope module, "a1" "and2" 4 4, 2 5, S_0x1d88c70;
 .timescale 0 0;
L_0x1de06e0 .functor AND 1, L_0x1de17e0, L_0x1dded00, C4<1>, C4<1>;
v0x1d89e00_0 .alias "i0", 0 0, v0x1d8b760_0;
v0x1d89e80_0 .alias "i1", 0 0, v0x1d8b550_0;
v0x1d89f00_0 .alias "o", 0 0, v0x1d8ad40_0;
S_0x1d89a50 .scope module, "a2" "and2" 4 5, 2 5, S_0x1d88c70;
 .timescale 0 0;
L_0x1de07f0 .functor AND 1, L_0x1dded00, L_0x1dd5d10, C4<1>, C4<1>;
v0x1d89b40_0 .alias "i0", 0 0, v0x1d8b550_0;
v0x1d89bc0_0 .alias "i1", 0 0, v0x1d8b5d0_0;
v0x1d89c40_0 .alias "o", 0 0, v0x1d8adc0_0;
S_0x1d89740 .scope module, "a3" "and2" 4 6, 2 5, S_0x1d88c70;
 .timescale 0 0;
L_0x1d8aa40 .functor AND 1, L_0x1dd5d10, L_0x1de17e0, C4<1>, C4<1>;
v0x1d89830_0 .alias "i0", 0 0, v0x1d8b5d0_0;
v0x1d898b0_0 .alias "i1", 0 0, v0x1d8b760_0;
v0x1d89980_0 .alias "o", 0 0, v0x1d8ae40_0;
S_0x1d88d60 .scope module, "o1" "or3" 4 7, 2 41, S_0x1d88c70;
 .timescale 0 0;
v0x1d893b0_0 .alias "i0", 0 0, v0x1d8ad40_0;
v0x1d89430_0 .alias "i1", 0 0, v0x1d8adc0_0;
v0x1d894e0_0 .alias "i2", 0 0, v0x1d8ae40_0;
v0x1d89590_0 .alias "o", 0 0, v0x1d8b650_0;
v0x1d89670_0 .net "t", 0 0, L_0x1de0ae0; 1 drivers
S_0x1d890e0 .scope module, "or2_0" "or2" 2 43, 2 9, S_0x1d88d60;
 .timescale 0 0;
L_0x1de0ae0 .functor OR 1, L_0x1de06e0, L_0x1de07f0, C4<0>, C4<0>;
v0x1d891d0_0 .alias "i0", 0 0, v0x1d8ad40_0;
v0x1d89290_0 .alias "i1", 0 0, v0x1d8adc0_0;
v0x1d89330_0 .alias "o", 0 0, v0x1d89670_0;
S_0x1d88e50 .scope module, "or2_1" "or2" 2 44, 2 9, S_0x1d88d60;
 .timescale 0 0;
L_0x1de0b80 .functor OR 1, L_0x1d8aa40, L_0x1de0ae0, C4<0>, C4<0>;
v0x1d88f40_0 .alias "i0", 0 0, v0x1d8ae40_0;
v0x1d88fc0_0 .alias "i1", 0 0, v0x1d89670_0;
v0x1d89040_0 .alias "o", 0 0, v0x1d8b650_0;
S_0x1d88910 .scope module, "a11" "and2" 4 19, 2 5, S_0x1d879a0;
 .timescale 0 0;
L_0x1de0d70 .functor AND 1, L_0x1de17e0, L_0x1dd5a50, C4<1>, C4<1>;
v0x1d88a00_0 .alias "i0", 0 0, v0x1d8b760_0;
v0x1d88a80_0 .alias "i1", 0 0, v0x1d8a4f0_0;
v0x1d88b00_0 .alias "o", 0 0, v0x1d8bac0_0;
S_0x1d88660 .scope module, "o11" "or2" 4 20, 2 9, S_0x1d879a0;
 .timescale 0 0;
L_0x1de0e10 .functor OR 1, L_0x1de17e0, L_0x1dd5a50, C4<0>, C4<0>;
v0x1d88750_0 .alias "i0", 0 0, v0x1d8b760_0;
v0x1d887f0_0 .alias "i1", 0 0, v0x1d8a4f0_0;
v0x1d88890_0 .alias "o", 0 0, v0x1d8bbc0_0;
S_0x1d88040 .scope module, "m1" "mux2" 4 21, 2 71, S_0x1d879a0;
 .timescale 0 0;
v0x1d88130_0 .net *"_s0", 1 0, L_0x1de0eb0; 1 drivers
v0x1d881f0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1d88290_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1d88330_0 .net *"_s6", 0 0, L_0x1ddfcc0; 1 drivers
v0x1d883b0_0 .alias "i0", 0 0, v0x1d8bac0_0;
v0x1d88450_0 .alias "i1", 0 0, v0x1d8bbc0_0;
v0x1d884f0_0 .net "j", 0 0, L_0x1de12d0; 1 drivers
v0x1d88590_0 .alias "o", 0 0, v0x1d8bb40_0;
L_0x1de0eb0 .concat [ 1 1 0 0], L_0x1de12d0, C4<0>;
L_0x1ddfcc0 .cmp/eq 2, L_0x1de0eb0, C4<00>;
L_0x1ddfd60 .functor MUXZ 1, L_0x1de0e10, L_0x1de0d70, L_0x1ddfcc0, C4<>;
S_0x1d87a90 .scope module, "m2" "mux2" 4 22, 2 71, S_0x1d879a0;
 .timescale 0 0;
v0x1d87b80_0 .net *"_s0", 1 0, L_0x1de1370; 1 drivers
v0x1d87c00_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1d87ca0_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1d87d40_0 .net *"_s6", 0 0, L_0x1de0ff0; 1 drivers
v0x1d87dc0_0 .alias "i0", 0 0, v0x1d8bb40_0;
v0x1d87e60_0 .alias "i1", 0 0, v0x1d8bc90_0;
v0x1d87f00_0 .net "j", 0 0, L_0x1de1740; 1 drivers
v0x1d87fa0_0 .alias "o", 0 0, v0x1d8b980_0;
L_0x1de1370 .concat [ 1 1 0 0], L_0x1de1740, C4<0>;
L_0x1de0ff0 .cmp/eq 2, L_0x1de1370, C4<00>;
L_0x1de10e0 .functor MUXZ 1, L_0x1d8fcb0, L_0x1ddfd60, L_0x1de0ff0, C4<>;
S_0x1d83440 .scope module, "i15" "alu_slice" 4 42, 4 16, S_0x1d83350;
 .timescale 0 0;
v0x1d87200_0 .net "cin", 0 0, L_0x1de23c0; 1 drivers
v0x1d87280_0 .alias "cout", 0 0, v0x1dc7740_0;
v0x1d87390_0 .net "i0", 0 0, L_0x1de3610; 1 drivers
v0x1d86120_0 .net "i1", 0 0, L_0x1de2210; 1 drivers
v0x1d875b0_0 .net "o", 0 0, L_0x1de33a0; 1 drivers
v0x1d87630_0 .alias "op", 1 0, v0x1dc74b0_0;
v0x1d876f0_0 .net "t_and", 0 0, L_0x1dd2700; 1 drivers
v0x1d87770_0 .net "t_andor", 0 0, L_0x1dd29e0; 1 drivers
v0x1d877f0_0 .net "t_or", 0 0, L_0x1dd27a0; 1 drivers
v0x1d878c0_0 .net "t_sumdif", 0 0, L_0x1d8b8f0; 1 drivers
L_0x1de2730 .part v0x1dc7a00_0, 0, 1;
L_0x1de14e0 .part v0x1dc7a00_0, 0, 1;
L_0x1de3570 .part v0x1dc7a00_0, 1, 1;
S_0x1d84750 .scope module, "as1" "addsub" 4 18, 4 10, S_0x1d83440;
 .timescale 0 0;
v0x1d86dd0_0 .net "addsub", 0 0, L_0x1de2730; 1 drivers
v0x1d86e70_0 .alias "cin", 0 0, v0x1d87200_0;
v0x1d86ef0_0 .alias "cout", 0 0, v0x1dc7740_0;
v0x1d86f70_0 .alias "i0", 0 0, v0x1d87390_0;
v0x1d86ff0_0 .alias "i1", 0 0, v0x1d86120_0;
v0x1d87070_0 .alias "sumdif", 0 0, v0x1d878c0_0;
v0x1d87180_0 .net "t", 0 0, L_0x1dd5af0; 1 drivers
S_0x1d86af0 .scope module, "x11" "xor2" 4 12, 2 13, S_0x1d84750;
 .timescale 0 0;
L_0x1dd5af0 .functor XOR 1, L_0x1de2210, L_0x1de2730, C4<0>, C4<0>;
v0x1d86be0_0 .alias "i0", 0 0, v0x1d86120_0;
v0x1d86cb0_0 .alias "i1", 0 0, v0x1d86dd0_0;
v0x1d86d50_0 .alias "o", 0 0, v0x1d87180_0;
S_0x1d84840 .scope module, "f1" "fa" 4 13, 4 1, S_0x1d84750;
 .timescale 0 0;
v0x1d865d0_0 .alias "cin", 0 0, v0x1d87200_0;
v0x1d866e0_0 .alias "cout", 0 0, v0x1dc7740_0;
v0x1d86760_0 .alias "i0", 0 0, v0x1d87390_0;
v0x1d867e0_0 .alias "i1", 0 0, v0x1d87180_0;
v0x1d868f0_0 .alias "sum", 0 0, v0x1d878c0_0;
v0x1d86970_0 .net "t0", 0 0, L_0x1d86860; 1 drivers
v0x1d869f0_0 .net "t1", 0 0, L_0x1de1e60; 1 drivers
v0x1d86a70_0 .net "t2", 0 0, L_0x1de1f70; 1 drivers
S_0x1d85c00 .scope module, "x1" "xor3" 4 3, 2 59, S_0x1d84840;
 .timescale 0 0;
v0x1d862b0_0 .alias "i0", 0 0, v0x1d87390_0;
v0x1d86330_0 .alias "i1", 0 0, v0x1d87180_0;
v0x1d863b0_0 .alias "i2", 0 0, v0x1d87200_0;
v0x1d86430_0 .alias "o", 0 0, v0x1d878c0_0;
v0x1d86500_0 .net "t", 0 0, L_0x1dd6070; 1 drivers
S_0x1d85fb0 .scope module, "xor2_0" "xor2" 2 61, 2 13, S_0x1d85c00;
 .timescale 0 0;
L_0x1dd6070 .functor XOR 1, L_0x1de3610, L_0x1dd5af0, C4<0>, C4<0>;
v0x1d860a0_0 .alias "i0", 0 0, v0x1d87390_0;
v0x1d861b0_0 .alias "i1", 0 0, v0x1d87180_0;
v0x1d86230_0 .alias "o", 0 0, v0x1d86500_0;
S_0x1d85cf0 .scope module, "xor2_1" "xor2" 2 62, 2 13, S_0x1d85c00;
 .timescale 0 0;
L_0x1d8b8f0 .functor XOR 1, L_0x1de23c0, L_0x1dd6070, C4<0>, C4<0>;
v0x1d85de0_0 .alias "i0", 0 0, v0x1d87200_0;
v0x1d85eb0_0 .alias "i1", 0 0, v0x1d86500_0;
v0x1d85f30_0 .alias "o", 0 0, v0x1d878c0_0;
S_0x1d85940 .scope module, "a1" "and2" 4 4, 2 5, S_0x1d84840;
 .timescale 0 0;
L_0x1d86860 .functor AND 1, L_0x1de3610, L_0x1dd5af0, C4<1>, C4<1>;
v0x1d85a30_0 .alias "i0", 0 0, v0x1d87390_0;
v0x1d85ab0_0 .alias "i1", 0 0, v0x1d87180_0;
v0x1d85b30_0 .alias "o", 0 0, v0x1d86970_0;
S_0x1d85680 .scope module, "a2" "and2" 4 5, 2 5, S_0x1d84840;
 .timescale 0 0;
L_0x1de1e60 .functor AND 1, L_0x1dd5af0, L_0x1de23c0, C4<1>, C4<1>;
v0x1d85770_0 .alias "i0", 0 0, v0x1d87180_0;
v0x1d857f0_0 .alias "i1", 0 0, v0x1d87200_0;
v0x1d85870_0 .alias "o", 0 0, v0x1d869f0_0;
S_0x1d85370 .scope module, "a3" "and2" 4 6, 2 5, S_0x1d84840;
 .timescale 0 0;
L_0x1de1f70 .functor AND 1, L_0x1de23c0, L_0x1de3610, C4<1>, C4<1>;
v0x1d85460_0 .alias "i0", 0 0, v0x1d87200_0;
v0x1d854e0_0 .alias "i1", 0 0, v0x1d87390_0;
v0x1d855b0_0 .alias "o", 0 0, v0x1d86a70_0;
S_0x1d84930 .scope module, "o1" "or3" 4 7, 2 41, S_0x1d84840;
 .timescale 0 0;
v0x1d84fb0_0 .alias "i0", 0 0, v0x1d86970_0;
v0x1d85060_0 .alias "i1", 0 0, v0x1d869f0_0;
v0x1d85110_0 .alias "i2", 0 0, v0x1d86a70_0;
v0x1d851c0_0 .alias "o", 0 0, v0x1dc7740_0;
v0x1d852a0_0 .net "t", 0 0, L_0x1de2580; 1 drivers
S_0x1d84cb0 .scope module, "or2_0" "or2" 2 43, 2 9, S_0x1d84930;
 .timescale 0 0;
L_0x1de2580 .functor OR 1, L_0x1d86860, L_0x1de1e60, C4<0>, C4<0>;
v0x1d84da0_0 .alias "i0", 0 0, v0x1d86970_0;
v0x1d84e60_0 .alias "i1", 0 0, v0x1d869f0_0;
v0x1d84f00_0 .alias "o", 0 0, v0x1d852a0_0;
S_0x1d84a20 .scope module, "or2_1" "or2" 2 44, 2 9, S_0x1d84930;
 .timescale 0 0;
L_0x1de2600 .functor OR 1, L_0x1de1f70, L_0x1de2580, C4<0>, C4<0>;
v0x1d84b10_0 .alias "i0", 0 0, v0x1d86a70_0;
v0x1d84b90_0 .alias "i1", 0 0, v0x1d852a0_0;
v0x1d84c10_0 .alias "o", 0 0, v0x1dc7740_0;
S_0x1d84450 .scope module, "a11" "and2" 4 19, 2 5, S_0x1d83440;
 .timescale 0 0;
L_0x1dd2700 .functor AND 1, L_0x1de3610, L_0x1de2210, C4<1>, C4<1>;
v0x1d84540_0 .alias "i0", 0 0, v0x1d87390_0;
v0x1d845f0_0 .alias "i1", 0 0, v0x1d86120_0;
v0x1d846a0_0 .alias "o", 0 0, v0x1d876f0_0;
S_0x1d84170 .scope module, "o11" "or2" 4 20, 2 9, S_0x1d83440;
 .timescale 0 0;
L_0x1dd27a0 .functor OR 1, L_0x1de3610, L_0x1de2210, C4<0>, C4<0>;
v0x1d84260_0 .alias "i0", 0 0, v0x1d87390_0;
v0x1d84300_0 .alias "i1", 0 0, v0x1d86120_0;
v0x1d843a0_0 .alias "o", 0 0, v0x1d877f0_0;
S_0x1d83b50 .scope module, "m1" "mux2" 4 21, 2 71, S_0x1d83440;
 .timescale 0 0;
v0x1d83c40_0 .net *"_s0", 1 0, L_0x1dd2840; 1 drivers
v0x1d83d00_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1d83da0_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1d83e40_0 .net *"_s6", 0 0, L_0x1dd2940; 1 drivers
v0x1d83ec0_0 .alias "i0", 0 0, v0x1d876f0_0;
v0x1d83f60_0 .alias "i1", 0 0, v0x1d877f0_0;
v0x1d84000_0 .net "j", 0 0, L_0x1de14e0; 1 drivers
v0x1d840a0_0 .alias "o", 0 0, v0x1d87770_0;
L_0x1dd2840 .concat [ 1 1 0 0], L_0x1de14e0, C4<0>;
L_0x1dd2940 .cmp/eq 2, L_0x1dd2840, C4<00>;
L_0x1dd29e0 .functor MUXZ 1, L_0x1dd27a0, L_0x1dd2700, L_0x1dd2940, C4<>;
S_0x1d83530 .scope module, "m2" "mux2" 4 22, 2 71, S_0x1d83440;
 .timescale 0 0;
v0x1d83620_0 .net *"_s0", 1 0, L_0x1de1580; 1 drivers
v0x1d836a0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x1d83720_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x1d837c0_0 .net *"_s6", 0 0, L_0x1de3260; 1 drivers
v0x1d83840_0 .alias "i0", 0 0, v0x1d87770_0;
v0x1d838e0_0 .alias "i1", 0 0, v0x1d878c0_0;
v0x1d839c0_0 .net "j", 0 0, L_0x1de3570; 1 drivers
v0x1d83a60_0 .alias "o", 0 0, v0x1d875b0_0;
L_0x1de1580 .concat [ 1 1 0 0], L_0x1de3570, C4<0>;
L_0x1de3260 .cmp/eq 2, L_0x1de1580, C4<00>;
L_0x1de33a0 .functor MUXZ 1, L_0x1d8b8f0, L_0x1dd29e0, L_0x1de3260, C4<>;
S_0x1d41670 .scope module, "xnor3" "xnor3" 2 65;
 .timescale 0 0;
v0x1dc8650_0 .net "i0", 0 0, C4<z>; 0 drivers
v0x1dc86d0_0 .net "i1", 0 0, C4<z>; 0 drivers
v0x1dc8750_0 .net "i2", 0 0, C4<z>; 0 drivers
v0x1dc8820_0 .net "o", 0 0, L_0x1de3b10; 1 drivers
v0x1dc88f0_0 .net "t", 0 0, L_0x1d87520; 1 drivers
S_0x1dc8390 .scope module, "xor2_0" "xor2" 2 67, 2 13, S_0x1d41670;
 .timescale 0 0;
L_0x1d87520 .functor XOR 1, C4<z>, C4<z>, C4<0>, C4<0>;
v0x1dc8480_0 .alias "i0", 0 0, v0x1dc8650_0;
v0x1dc8500_0 .alias "i1", 0 0, v0x1dc86d0_0;
v0x1dc8580_0 .alias "o", 0 0, v0x1dc88f0_0;
S_0x1dc7b80 .scope module, "xnor2_0" "xnor2" 2 68, 2 29, S_0x1d41670;
 .timescale 0 0;
v0x1dc8110_0 .alias "i0", 0 0, v0x1dc8750_0;
v0x1dc8190_0 .alias "i1", 0 0, v0x1dc88f0_0;
v0x1dc8210_0 .alias "o", 0 0, v0x1dc8820_0;
v0x1dc8290_0 .net "t", 0 0, L_0x1de3ab0; 1 drivers
S_0x1dc7e60 .scope module, "xor2_0" "xor2" 2 31, 2 13, S_0x1dc7b80;
 .timescale 0 0;
L_0x1de3ab0 .functor XOR 1, C4<z>, L_0x1d87520, C4<0>, C4<0>;
v0x1dc7f50_0 .alias "i0", 0 0, v0x1dc8750_0;
v0x1dc7ff0_0 .alias "i1", 0 0, v0x1dc88f0_0;
v0x1dc8090_0 .alias "o", 0 0, v0x1dc8290_0;
S_0x1dc7c70 .scope module, "invert_0" "invert" 2 32, 2 1, S_0x1dc7b80;
 .timescale 0 0;
v0x1dc7d60_0 .alias "i", 0 0, v0x1dc8290_0;
v0x1dc7de0_0 .alias "o", 0 0, v0x1dc8820_0;
L_0x1de3b10 .reduce/nor L_0x1de3ab0;
    .scope S_0x1d40770;
T_0 ;
    %vpi_call 3 10 "$dumpfile", "tb_alu.vcd";
    %vpi_call 3 10 "$dumpvars", 1'sb0, S_0x1d40770;
    %end;
    .thread T_0;
    .scope S_0x1d40770;
T_1 ;
    %set/v v0x1dc7a80_0, 1, 1;
    %delay 125, 0;
    %set/v v0x1dc7a80_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x1d40770;
T_2 ;
    %set/v v0x1da9500_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x1d40770;
T_3 ;
    %delay 50, 0;
    %load/v 8, v0x1da9500_0, 1;
    %inv 8, 1;
    %set/v v0x1da9500_0, 8, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1d40770;
T_4 ;
   %ix/load 3, 0, 0;
   %ix/load 1, 32, 0;
   %set/av v0x1dc7b00, 0, 2;
   %ix/load 3, 0, 0;
   %ix/load 1, 16, 0;
   %set/av v0x1dc7b00, 0, 16;
   %ix/load 3, 0, 0;
   %ix/load 1, 0, 0;
   %set/av v0x1dc7b00, 0, 16;
   %ix/load 3, 1, 0;
   %ix/load 1, 32, 0;
   %set/av v0x1dc7b00, 0, 2;
    %movi 8, 43605, 16;
   %ix/load 3, 1, 0;
   %ix/load 1, 16, 0;
   %set/av v0x1dc7b00, 8, 16;
    %movi 8, 21930, 16;
   %ix/load 3, 1, 0;
   %ix/load 1, 0, 0;
   %set/av v0x1dc7b00, 8, 16;
   %ix/load 3, 2, 0;
   %ix/load 1, 32, 0;
   %set/av v0x1dc7b00, 0, 2;
   %ix/load 3, 2, 0;
   %ix/load 1, 16, 0;
   %set/av v0x1dc7b00, 1, 16;
    %movi 8, 1, 16;
   %ix/load 3, 2, 0;
   %ix/load 1, 0, 0;
   %set/av v0x1dc7b00, 8, 16;
   %ix/load 3, 3, 0;
   %ix/load 1, 32, 0;
   %set/av v0x1dc7b00, 0, 2;
    %movi 8, 1, 16;
   %ix/load 3, 3, 0;
   %ix/load 1, 16, 0;
   %set/av v0x1dc7b00, 8, 16;
    %movi 8, 32767, 16;
   %ix/load 3, 3, 0;
   %ix/load 1, 0, 0;
   %set/av v0x1dc7b00, 8, 16;
    %movi 8, 1, 2;
   %ix/load 3, 4, 0;
   %ix/load 1, 32, 0;
   %set/av v0x1dc7b00, 8, 2;
   %ix/load 3, 4, 0;
   %ix/load 1, 16, 0;
   %set/av v0x1dc7b00, 0, 16;
   %ix/load 3, 4, 0;
   %ix/load 1, 0, 0;
   %set/av v0x1dc7b00, 0, 16;
    %movi 8, 1, 2;
   %ix/load 3, 5, 0;
   %ix/load 1, 32, 0;
   %set/av v0x1dc7b00, 8, 2;
    %movi 8, 43605, 16;
   %ix/load 3, 5, 0;
   %ix/load 1, 16, 0;
   %set/av v0x1dc7b00, 8, 16;
    %movi 8, 21930, 16;
   %ix/load 3, 5, 0;
   %ix/load 1, 0, 0;
   %set/av v0x1dc7b00, 8, 16;
    %movi 8, 1, 2;
   %ix/load 3, 6, 0;
   %ix/load 1, 32, 0;
   %set/av v0x1dc7b00, 8, 2;
   %ix/load 3, 6, 0;
   %ix/load 1, 16, 0;
   %set/av v0x1dc7b00, 1, 16;
    %movi 8, 1, 16;
   %ix/load 3, 6, 0;
   %ix/load 1, 0, 0;
   %set/av v0x1dc7b00, 8, 16;
    %movi 8, 1, 2;
   %ix/load 3, 7, 0;
   %ix/load 1, 32, 0;
   %set/av v0x1dc7b00, 8, 2;
    %movi 8, 1, 16;
   %ix/load 3, 7, 0;
   %ix/load 1, 16, 0;
   %set/av v0x1dc7b00, 8, 16;
    %movi 8, 32767, 16;
   %ix/load 3, 7, 0;
   %ix/load 1, 0, 0;
   %set/av v0x1dc7b00, 8, 16;
    %movi 8, 2, 2;
   %ix/load 3, 8, 0;
   %ix/load 1, 32, 0;
   %set/av v0x1dc7b00, 8, 2;
   %ix/load 3, 8, 0;
   %ix/load 1, 16, 0;
   %set/av v0x1dc7b00, 0, 16;
   %ix/load 3, 8, 0;
   %ix/load 1, 0, 0;
   %set/av v0x1dc7b00, 0, 16;
    %movi 8, 2, 2;
   %ix/load 3, 9, 0;
   %ix/load 1, 32, 0;
   %set/av v0x1dc7b00, 8, 2;
    %movi 8, 43605, 16;
   %ix/load 3, 9, 0;
   %ix/load 1, 16, 0;
   %set/av v0x1dc7b00, 8, 16;
    %movi 8, 21930, 16;
   %ix/load 3, 9, 0;
   %ix/load 1, 0, 0;
   %set/av v0x1dc7b00, 8, 16;
    %movi 8, 2, 2;
   %ix/load 3, 10, 0;
   %ix/load 1, 32, 0;
   %set/av v0x1dc7b00, 8, 2;
   %ix/load 3, 10, 0;
   %ix/load 1, 16, 0;
   %set/av v0x1dc7b00, 1, 16;
    %movi 8, 1, 16;
   %ix/load 3, 10, 0;
   %ix/load 1, 0, 0;
   %set/av v0x1dc7b00, 8, 16;
    %movi 8, 2, 2;
   %ix/load 3, 11, 0;
   %ix/load 1, 32, 0;
   %set/av v0x1dc7b00, 8, 2;
    %movi 8, 1, 16;
   %ix/load 3, 11, 0;
   %ix/load 1, 16, 0;
   %set/av v0x1dc7b00, 8, 16;
    %movi 8, 32767, 16;
   %ix/load 3, 11, 0;
   %ix/load 1, 0, 0;
   %set/av v0x1dc7b00, 8, 16;
   %ix/load 3, 12, 0;
   %ix/load 1, 32, 0;
   %set/av v0x1dc7b00, 1, 2;
   %ix/load 3, 12, 0;
   %ix/load 1, 16, 0;
   %set/av v0x1dc7b00, 0, 16;
   %ix/load 3, 12, 0;
   %ix/load 1, 0, 0;
   %set/av v0x1dc7b00, 0, 16;
   %ix/load 3, 13, 0;
   %ix/load 1, 32, 0;
   %set/av v0x1dc7b00, 1, 2;
    %movi 8, 43605, 16;
   %ix/load 3, 13, 0;
   %ix/load 1, 16, 0;
   %set/av v0x1dc7b00, 8, 16;
    %movi 8, 21930, 16;
   %ix/load 3, 13, 0;
   %ix/load 1, 0, 0;
   %set/av v0x1dc7b00, 8, 16;
   %ix/load 3, 14, 0;
   %ix/load 1, 32, 0;
   %set/av v0x1dc7b00, 1, 2;
   %ix/load 3, 14, 0;
   %ix/load 1, 16, 0;
   %set/av v0x1dc7b00, 1, 16;
    %movi 8, 1, 16;
   %ix/load 3, 14, 0;
   %ix/load 1, 0, 0;
   %set/av v0x1dc7b00, 8, 16;
   %ix/load 3, 15, 0;
   %ix/load 1, 32, 0;
   %set/av v0x1dc7b00, 1, 2;
    %movi 8, 1, 16;
   %ix/load 3, 15, 0;
   %ix/load 1, 16, 0;
   %set/av v0x1dc7b00, 8, 16;
    %movi 8, 32767, 16;
   %ix/load 3, 15, 0;
   %ix/load 1, 0, 0;
   %set/av v0x1dc7b00, 8, 16;
    %end;
    .thread T_4;
    .scope S_0x1d40770;
T_5 ;
    %set/v v0x1dc78c0_0, 0, 16;
    %set/v v0x1dc7840_0, 0, 16;
    %set/v v0x1dc7a00_0, 0, 2;
    %end;
    .thread T_5;
    .scope S_0x1d40770;
T_6 ;
    %delay 60, 0;
    %set/v v0x1dc77c0_0, 0, 32;
T_6.0 ;
    %load/v 8, v0x1dc77c0_0, 32;
   %cmpi/s 8, 16, 32;
    %jmp/0xz T_6.1, 5;
    %delay 100, 0;
    %ix/getv/s 3, v0x1dc77c0_0;
    %load/av 8, v0x1dc7b00, 34;
    %set/v v0x1dc78c0_0, 8, 16;
    %set/v v0x1dc7840_0, 24, 16;
    %set/v v0x1dc7a00_0, 40, 2;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x1dc77c0_0, 32;
    %set/v v0x1dc77c0_0, 8, 32;
    %jmp T_6.0;
T_6.1 ;
    %delay 1000, 0;
    %vpi_call 3 36 "$finish";
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "lib.v";
    "tb_alu.v";
    "alu.v";
