# DSP-Heavy Configuration for Verilog Datapath Generator
# This configuration generates a multiplier-heavy datapath for testing DSP mapping

# Random seed
seed = 99999

# Module properties
module_name = dsp_datapath
num_inputs = 16
num_outputs = 8

# Signal widths (common DSP widths)
input_width_min = 16
input_width_max = 32
output_width_min = 32
output_width_max = 64

# Datapath complexity
num_operations = 100
max_depth = 15
num_pipeline_stages = 0

# Operation weights - heavily favor arithmetic (especially multiplication)
weight_arithmetic = 0.7
weight_logical = 0.05
weight_comparison = 0.05
weight_shift = 0.1
weight_mux = 0.08
weight_concat = 0.01
weight_reduction = 0.01

# Output options
output_file = dsp_datapath.v
verbose = true
