// Seed: 4144973655
module module_0 ();
  logic id_1;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd96,
    parameter id_1 = 32'd18
) (
    input wor _id_0,
    input tri0 _id_1,
    input supply0 id_2,
    output logic id_3
);
  parameter id_5 = 1;
  task id_6(input id_7);
    begin : LABEL_0
      id_3 <= -1;
      id_7 <= id_7 - id_6 + -1;
    end
  endtask
  assign id_3 = 1'b0;
  module_0 modCall_1 ();
  assign id_6 = -1;
  wire [id_1 : -1  -  id_0] id_8, id_9, id_10;
endmodule
