{
  "family": "STM32U5",
  "architecture": "arm-cortex-m3",
  "vendor": "Unknown",
  "mcus": {
    "STM32U5Gx": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "ADC": {
          "instances": [
            {
              "name": "ADC1",
              "base": "0x42028000",
              "irq": 37
            },
            {
              "name": "SEC_ADC1",
              "base": "0x52028000"
            },
            {
              "name": "ADC2",
              "base": "0x42028100"
            },
            {
              "name": "SEC_ADC2",
              "base": "0x52028100"
            },
            {
              "name": "ADC12_Common",
              "base": "0x42028300"
            },
            {
              "name": "SEC_ADC12_Common",
              "base": "0x52028300"
            },
            {
              "name": "ADC4",
              "base": "0x46021000",
              "irq": 113
            },
            {
              "name": "SEC_ADC4",
              "base": "0x56021000"
            }
          ],
          "registers": {
            "ADC_ISR": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC interrupt and status register"
            },
            "ADC_IER": {
              "offset": "0x04",
              "size": 32,
              "description": "ADC interrupt enable register"
            },
            "ADC_CR": {
              "offset": "0x08",
              "size": 32,
              "description": "ADC control register"
            },
            "ADC_CFGR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "ADC configuration register"
            },
            "ADC_CFGR2": {
              "offset": "0x10",
              "size": 32,
              "description": "ADC configuration register 2"
            },
            "ADC_SMPR1": {
              "offset": "0x14",
              "size": 32,
              "description": "ADC sample time register 1"
            },
            "ADC_SMPR2": {
              "offset": "0x18",
              "size": 32,
              "description": "ADC sample time register 2"
            },
            "ADC_PCSEL": {
              "offset": "0x1C",
              "size": 32,
              "description": "ADC channel preselection register"
            },
            "ADC_SQR1": {
              "offset": "0x30",
              "size": 32,
              "description": "ADC regular sequence register 1"
            },
            "ADC_SQR2": {
              "offset": "0x34",
              "size": 32,
              "description": "ADC regular sequence register 2"
            },
            "ADC_SQR3": {
              "offset": "0x38",
              "size": 32,
              "description": "ADC regular sequence register 3"
            },
            "ADC_SQR4": {
              "offset": "0x3C",
              "size": 32,
              "description": "ADC regular sequence register 4"
            },
            "ADC_DR": {
              "offset": "0x40",
              "size": 32,
              "description": "ADC regular Data Register"
            },
            "ADC_JSQR": {
              "offset": "0x4C",
              "size": 32,
              "description": "ADC injected sequence register"
            },
            "ADC_OFR1": {
              "offset": "0x60",
              "size": 32,
              "description": "ADC offset register"
            },
            "ADC_OFR2": {
              "offset": "0x64",
              "size": 32,
              "description": "ADC offset register"
            },
            "ADC_OFR3": {
              "offset": "0x68",
              "size": 32,
              "description": "ADC offset register"
            },
            "ADC_OFR4": {
              "offset": "0x6C",
              "size": 32,
              "description": "ADC offset register"
            },
            "ADC_GCOMP": {
              "offset": "0x70",
              "size": 32,
              "description": "ADC gain compensation register"
            },
            "ADC_JDR1": {
              "offset": "0x80",
              "size": 32,
              "description": "ADC injected data register"
            },
            "ADC_JDR2": {
              "offset": "0x84",
              "size": 32,
              "description": "ADC injected data register"
            },
            "ADC_JDR3": {
              "offset": "0x88",
              "size": 32,
              "description": "ADC injected data register"
            },
            "ADC_JDR4": {
              "offset": "0x8C",
              "size": 32,
              "description": "ADC injected data register"
            },
            "ADC_AWD2CR": {
              "offset": "0xA0",
              "size": 32,
              "description": "ADC analog watchdog 2 configuration register"
            },
            "ADC_AWD3CR": {
              "offset": "0xA4",
              "size": 32,
              "description": "ADC analog watchdog 3 configuration register"
            },
            "ADC_LTR1": {
              "offset": "0xA8",
              "size": 32,
              "description": "ADC watchdog threshold register 1"
            },
            "ADC_HTR1": {
              "offset": "0xAC",
              "size": 32,
              "description": "ADC watchdog threshold register 1"
            },
            "ADC_LTR2": {
              "offset": "0xB0",
              "size": 32,
              "description": "ADC watchdog lower threshold register 2"
            },
            "ADC_HTR2": {
              "offset": "0xB4",
              "size": 32,
              "description": "ADC watchdog higher threshold register 2"
            },
            "ADC_LTR3": {
              "offset": "0xB8",
              "size": 32,
              "description": "ADC watchdog lower threshold register 3"
            },
            "ADC_HTR3": {
              "offset": "0xBC",
              "size": 32,
              "description": "ADC watchdog higher threshold register 3"
            },
            "ADC_DIFSEL": {
              "offset": "0xC0",
              "size": 32,
              "description": "ADC differential mode selection register"
            },
            "ADC_CALFACT": {
              "offset": "0xC4",
              "size": 32,
              "description": "ADC user control register"
            },
            "ADC_CALFACT2": {
              "offset": "0xC8",
              "size": 32,
              "description": "ADC calibration factor register"
            }
          },
          "bits": {
            "ADC_ISR": {
              "LDORDY": {
                "bit": 12,
                "description": "LDORDY"
              },
              "AWD3": {
                "bit": 9,
                "description": "AWD3"
              },
              "AWD2": {
                "bit": 8,
                "description": "AWD2"
              },
              "AWD1": {
                "bit": 7,
                "description": "AWD1"
              },
              "JEOS": {
                "bit": 6,
                "description": "JEOS"
              },
              "JEOC": {
                "bit": 5,
                "description": "JEOC"
              },
              "OVR": {
                "bit": 4,
                "description": "OVR"
              },
              "EOS": {
                "bit": 3,
                "description": "EOS"
              },
              "EOC": {
                "bit": 2,
                "description": "EOC"
              },
              "EOSMP": {
                "bit": 1,
                "description": "EOSMP"
              },
              "ADRDY": {
                "bit": 0,
                "description": "ADRDY"
              }
            },
            "ADC_IER": {
              "AWD3IE": {
                "bit": 9,
                "description": "AWD3IE"
              },
              "AWD2IE": {
                "bit": 8,
                "description": "AWD2IE"
              },
              "AWD1IE": {
                "bit": 7,
                "description": "AWD1IE"
              },
              "JEOSIE": {
                "bit": 6,
                "description": "JEOSIE"
              },
              "JEOCIE": {
                "bit": 5,
                "description": "JEOCIE"
              },
              "OVRIE": {
                "bit": 4,
                "description": "OVRIE"
              },
              "EOSIE": {
                "bit": 3,
                "description": "EOSIE"
              },
              "EOCIE": {
                "bit": 2,
                "description": "EOCIE"
              },
              "EOSMPIE": {
                "bit": 1,
                "description": "EOSMPIE"
              },
              "ADRDYIE": {
                "bit": 0,
                "description": "ADRDYIE"
              }
            },
            "ADC_CR": {
              "ADCAL": {
                "bit": 31,
                "description": "ADCAL"
              },
              "DEEPPWD": {
                "bit": 29,
                "description": "DEEPPWD"
              },
              "ADVREGEN": {
                "bit": 28,
                "description": "ADVREGEN"
              },
              "CALINDEX": {
                "bit": 24,
                "description": "CALINDEX",
                "width": 4
              },
              "ADCALLIN": {
                "bit": 16,
                "description": "ADCALLIN"
              },
              "JADSTP": {
                "bit": 5,
                "description": "JADSTP"
              },
              "ADSTP": {
                "bit": 4,
                "description": "ADSTP"
              },
              "JADSTART": {
                "bit": 3,
                "description": "JADSTART"
              },
              "ADSTART": {
                "bit": 2,
                "description": "ADSTART"
              },
              "ADDIS": {
                "bit": 1,
                "description": "ADDIS"
              },
              "ADEN": {
                "bit": 0,
                "description": "ADEN"
              }
            },
            "ADC_CFGR1": {
              "AWD1CH": {
                "bit": 26,
                "description": "AWD1CH",
                "width": 5
              },
              "JAUTO": {
                "bit": 25,
                "description": "JAUTO"
              },
              "JAWD1EN": {
                "bit": 24,
                "description": "JAWD1EN"
              },
              "AWD1EN": {
                "bit": 23,
                "description": "AWD1EN"
              },
              "AWD1SGL": {
                "bit": 22,
                "description": "AWD1SGL"
              },
              "JDISCEN": {
                "bit": 20,
                "description": "JDISCEN"
              },
              "DISCNUM": {
                "bit": 17,
                "description": "DISCNUM",
                "width": 3
              },
              "DISCEN": {
                "bit": 16,
                "description": "DISCEN"
              },
              "AUTDLY": {
                "bit": 14,
                "description": "AUTDLY"
              },
              "CONT": {
                "bit": 13,
                "description": "CONT"
              },
              "OVRMOD": {
                "bit": 12,
                "description": "OVRMOD"
              },
              "EXTEN": {
                "bit": 10,
                "description": "EXTEN",
                "width": 2
              },
              "EXTSEL": {
                "bit": 5,
                "description": "EXTSEL",
                "width": 5
              },
              "RES": {
                "bit": 2,
                "description": "RES",
                "width": 2
              },
              "DMNGT": {
                "bit": 0,
                "description": "DMNGT",
                "width": 2
              }
            },
            "ADC_CFGR2": {
              "LSHIFT": {
                "bit": 28,
                "description": "LSHIFT",
                "width": 4
              },
              "LFTRIG": {
                "bit": 27,
                "description": "LFTRIG"
              },
              "OSR": {
                "bit": 16,
                "description": "OSR",
                "width": 10
              },
              "SMPTRIG": {
                "bit": 15,
                "description": "SMPTRIG"
              },
              "SWTRIG": {
                "bit": 14,
                "description": "SWTRIG"
              },
              "BULB": {
                "bit": 13,
                "description": "BULB"
              },
              "ROVSM": {
                "bit": 10,
                "description": "ROVSM"
              },
              "TROVS": {
                "bit": 9,
                "description": "TROVS"
              },
              "OVSS": {
                "bit": 5,
                "description": "OVSS",
                "width": 4
              },
              "JOVSE": {
                "bit": 1,
                "description": "JOVSE"
              },
              "ROVSE": {
                "bit": 0,
                "description": "ROVSE"
              }
            },
            "ADC_SMPR1": {
              "SMP9": {
                "bit": 27,
                "description": "SMP9",
                "width": 3
              },
              "SMP8": {
                "bit": 24,
                "description": "SMP8",
                "width": 3
              },
              "SMP7": {
                "bit": 21,
                "description": "SMP7",
                "width": 3
              },
              "SMP6": {
                "bit": 18,
                "description": "SMP6",
                "width": 3
              },
              "SMP5": {
                "bit": 15,
                "description": "SMP5",
                "width": 3
              },
              "SMP4": {
                "bit": 12,
                "description": "SMP4",
                "width": 3
              },
              "SMP3": {
                "bit": 9,
                "description": "SMP3",
                "width": 3
              },
              "SMP2": {
                "bit": 6,
                "description": "SMP2",
                "width": 3
              },
              "SMP1": {
                "bit": 3,
                "description": "SMP1",
                "width": 3
              },
              "SMP0": {
                "bit": 0,
                "description": "SMP0",
                "width": 3
              }
            },
            "ADC_SMPR2": {
              "SMP19": {
                "bit": 27,
                "description": "SMP19",
                "width": 3
              },
              "SMP18": {
                "bit": 24,
                "description": "SMP18",
                "width": 3
              },
              "SMP17": {
                "bit": 21,
                "description": "SMP17",
                "width": 3
              },
              "SMP16": {
                "bit": 18,
                "description": "SMP16",
                "width": 3
              },
              "SMP15": {
                "bit": 15,
                "description": "SMP15",
                "width": 3
              },
              "SMP14": {
                "bit": 12,
                "description": "SMP14",
                "width": 3
              },
              "SMP13": {
                "bit": 9,
                "description": "SMP13",
                "width": 3
              },
              "SMP12": {
                "bit": 6,
                "description": "SMP12",
                "width": 3
              },
              "SMP11": {
                "bit": 3,
                "description": "SMP11",
                "width": 3
              },
              "SMP10": {
                "bit": 0,
                "description": "SMP10",
                "width": 3
              }
            },
            "ADC_PCSEL": {
              "PCSEL19": {
                "bit": 19,
                "description": "PCSEL19"
              },
              "PCSEL18": {
                "bit": 18,
                "description": "PCSEL18"
              },
              "PCSEL17": {
                "bit": 17,
                "description": "PCSEL17"
              },
              "PCSEL16": {
                "bit": 16,
                "description": "PCSEL16"
              },
              "PCSEL15": {
                "bit": 15,
                "description": "PCSEL15"
              },
              "PCSEL14": {
                "bit": 14,
                "description": "PCSEL14"
              },
              "PCSEL13": {
                "bit": 13,
                "description": "PCSEL13"
              },
              "PCSEL12": {
                "bit": 12,
                "description": "PCSEL12"
              },
              "PCSEL11": {
                "bit": 11,
                "description": "PCSEL11"
              },
              "PCSEL10": {
                "bit": 10,
                "description": "PCSEL10"
              },
              "PCSEL9": {
                "bit": 9,
                "description": "PCSEL9"
              },
              "PCSEL8": {
                "bit": 8,
                "description": "PCSEL8"
              },
              "PCSEL7": {
                "bit": 7,
                "description": "PCSEL7"
              },
              "PCSEL6": {
                "bit": 6,
                "description": "PCSEL6"
              },
              "PCSEL5": {
                "bit": 5,
                "description": "PCSEL5"
              },
              "PCSEL4": {
                "bit": 4,
                "description": "PCSEL4"
              },
              "PCSEL3": {
                "bit": 3,
                "description": "PCSEL3"
              },
              "PCSEL2": {
                "bit": 2,
                "description": "PCSEL2"
              },
              "PCSEL1": {
                "bit": 1,
                "description": "PCSEL1"
              },
              "PCSEL0": {
                "bit": 0,
                "description": "PCSEL0"
              }
            },
            "ADC_SQR1": {
              "SQ4": {
                "bit": 24,
                "description": "SQ4",
                "width": 5
              },
              "SQ3": {
                "bit": 18,
                "description": "SQ3",
                "width": 5
              },
              "SQ2": {
                "bit": 12,
                "description": "SQ2",
                "width": 5
              },
              "SQ1": {
                "bit": 6,
                "description": "SQ1",
                "width": 5
              },
              "L": {
                "bit": 0,
                "description": "L",
                "width": 4
              }
            },
            "ADC_SQR2": {
              "SQ9": {
                "bit": 24,
                "description": "SQ9",
                "width": 5
              },
              "SQ8": {
                "bit": 18,
                "description": "SQ8",
                "width": 5
              },
              "SQ7": {
                "bit": 12,
                "description": "SQ7",
                "width": 5
              },
              "SQ6": {
                "bit": 6,
                "description": "SQ6",
                "width": 5
              },
              "SQ5": {
                "bit": 0,
                "description": "SQ5",
                "width": 5
              }
            },
            "ADC_SQR3": {
              "SQ14": {
                "bit": 24,
                "description": "SQ14",
                "width": 5
              },
              "SQ13": {
                "bit": 18,
                "description": "SQ13",
                "width": 5
              },
              "SQ12": {
                "bit": 12,
                "description": "SQ12",
                "width": 5
              },
              "SQ11": {
                "bit": 6,
                "description": "SQ11",
                "width": 5
              },
              "SQ10": {
                "bit": 0,
                "description": "SQ10",
                "width": 5
              }
            },
            "ADC_SQR4": {
              "SQ16": {
                "bit": 6,
                "description": "SQ16",
                "width": 5
              },
              "SQ15": {
                "bit": 0,
                "description": "SQ15",
                "width": 5
              }
            },
            "ADC_DR": {
              "RDATA": {
                "bit": 0,
                "description": "RDATA",
                "width": 32
              }
            },
            "ADC_JSQR": {
              "JSQ4": {
                "bit": 27,
                "description": "JSQ4",
                "width": 5
              },
              "JSQ3": {
                "bit": 21,
                "description": "JSQ3",
                "width": 5
              },
              "JSQ2": {
                "bit": 15,
                "description": "JSQ2",
                "width": 5
              },
              "JSQ1": {
                "bit": 9,
                "description": "JSQ1",
                "width": 5
              },
              "JEXTEN": {
                "bit": 7,
                "description": "JEXTEN",
                "width": 2
              },
              "JEXTSEL": {
                "bit": 2,
                "description": "JEXTSEL",
                "width": 5
              },
              "JL": {
                "bit": 0,
                "description": "JL",
                "width": 2
              }
            },
            "ADC_OFR1": {
              "OFFSET_CH": {
                "bit": 27,
                "description": "OFFSET_CH",
                "width": 5
              },
              "SSAT": {
                "bit": 26,
                "description": "SSAT"
              },
              "USAT": {
                "bit": 25,
                "description": "USAT"
              },
              "POSOFF": {
                "bit": 24,
                "description": "POSOFF"
              },
              "OFFSET": {
                "bit": 0,
                "description": "OFFSET",
                "width": 24
              }
            },
            "ADC_OFR2": {
              "OFFSET_CH": {
                "bit": 27,
                "description": "OFFSET_CH",
                "width": 5
              },
              "SSAT": {
                "bit": 26,
                "description": "SSAT"
              },
              "USAT": {
                "bit": 25,
                "description": "USAT"
              },
              "POSOFF": {
                "bit": 24,
                "description": "POSOFF"
              },
              "OFFSET": {
                "bit": 0,
                "description": "OFFSET",
                "width": 24
              }
            },
            "ADC_OFR3": {
              "OFFSET_CH": {
                "bit": 27,
                "description": "OFFSET_CH",
                "width": 5
              },
              "SSAT": {
                "bit": 26,
                "description": "SSAT"
              },
              "USAT": {
                "bit": 25,
                "description": "USAT"
              },
              "POSOFF": {
                "bit": 24,
                "description": "POSOFF"
              },
              "OFFSET": {
                "bit": 0,
                "description": "OFFSET",
                "width": 24
              }
            },
            "ADC_OFR4": {
              "OFFSET_CH": {
                "bit": 27,
                "description": "OFFSET_CH",
                "width": 5
              },
              "SSAT": {
                "bit": 26,
                "description": "SSAT"
              },
              "USAT": {
                "bit": 25,
                "description": "USAT"
              },
              "POSOFF": {
                "bit": 24,
                "description": "POSOFF"
              },
              "OFFSET": {
                "bit": 0,
                "description": "OFFSET",
                "width": 24
              }
            },
            "ADC_GCOMP": {
              "GCOMP": {
                "bit": 31,
                "description": "GCOMP"
              },
              "GCOMPCOEFF": {
                "bit": 0,
                "description": "GCOMPCOEFF",
                "width": 14
              }
            },
            "ADC_JDR1": {
              "JDATA": {
                "bit": 0,
                "description": "JDATA",
                "width": 32
              }
            },
            "ADC_JDR2": {
              "JDATA": {
                "bit": 0,
                "description": "JDATA",
                "width": 32
              }
            },
            "ADC_JDR3": {
              "JDATA": {
                "bit": 0,
                "description": "JDATA",
                "width": 32
              }
            },
            "ADC_JDR4": {
              "JDATA": {
                "bit": 0,
                "description": "JDATA",
                "width": 32
              }
            },
            "ADC_AWD2CR": {
              "AWD2CH": {
                "bit": 0,
                "description": "AWD2CH",
                "width": 20
              }
            },
            "ADC_AWD3CR": {
              "AWD3CH": {
                "bit": 0,
                "description": "AWD3CH",
                "width": 20
              }
            },
            "ADC_LTR1": {
              "LTR1": {
                "bit": 0,
                "description": "LTR1",
                "width": 25
              }
            },
            "ADC_HTR1": {
              "AWDFILT1": {
                "bit": 29,
                "description": "AWDFILT1",
                "width": 3
              },
              "HTR1": {
                "bit": 0,
                "description": "HTR1",
                "width": 25
              }
            },
            "ADC_LTR2": {
              "LTR2": {
                "bit": 0,
                "description": "LTR2",
                "width": 25
              }
            },
            "ADC_HTR2": {
              "HTR2": {
                "bit": 0,
                "description": "HTR2",
                "width": 25
              }
            },
            "ADC_LTR3": {
              "LTR3": {
                "bit": 0,
                "description": "LTR3",
                "width": 25
              }
            },
            "ADC_HTR3": {
              "HTR3": {
                "bit": 0,
                "description": "HTR3",
                "width": 25
              }
            },
            "ADC_DIFSEL": {
              "DIFSEL": {
                "bit": 0,
                "description": "DIFSEL",
                "width": 20
              }
            },
            "ADC_CALFACT": {
              "CAPTURE_COEF": {
                "bit": 25,
                "description": "CAPTURE_COEF"
              },
              "LATCH_COEF": {
                "bit": 24,
                "description": "LATCH_COEF"
              },
              "VALIDITY": {
                "bit": 16,
                "description": "VALIDITY"
              },
              "I_APB_DATA": {
                "bit": 8,
                "description": "I_APB_DATA",
                "width": 8
              },
              "I_APB_ADDR": {
                "bit": 0,
                "description": "I_APB_ADDR",
                "width": 8
              }
            },
            "ADC_CALFACT2": {
              "CALFACT": {
                "bit": 0,
                "description": "CALFACT",
                "width": 32
              }
            }
          }
        },
        "ADF1": {
          "instances": [
            {
              "name": "ADF1",
              "base": "0x46024000",
              "irq": 112
            }
          ],
          "registers": {
            "ADF_GCR": {
              "offset": "0x00",
              "size": 32,
              "description": "ADF Global Control Register"
            },
            "ADF_CKGCR": {
              "offset": "0x04",
              "size": 32,
              "description": "ADF clock generator control register"
            },
            "ADF_SITF0CR": {
              "offset": "0x80",
              "size": 32,
              "description": "ADF serial interface control register 0"
            },
            "ADF_BSMX0CR": {
              "offset": "0x84",
              "size": 32,
              "description": "ADF bitstream matrix control register 0"
            },
            "ADF_DFLT0CR": {
              "offset": "0x88",
              "size": 32,
              "description": "ADF digital filter control register 0"
            },
            "ADF_DFLT0CICR": {
              "offset": "0x8C",
              "size": 32,
              "description": "ADF digital filer configuration register 0"
            },
            "ADF_DFLT0RSFR": {
              "offset": "0x90",
              "size": 32,
              "description": "ADF reshape filter configuration register 0"
            },
            "ADF_DLY0CR": {
              "offset": "0xA4",
              "size": 32,
              "description": "ADF delay control register 0"
            },
            "ADF_DFLT0IER": {
              "offset": "0xAC",
              "size": 32,
              "description": "ADF DFLT0 interrupt enable register"
            },
            "ADF_DFLT0ISR": {
              "offset": "0xB0",
              "size": 32,
              "description": "ADF DFLT0 interrupt status register 0"
            },
            "ADF_SADCR": {
              "offset": "0xB8",
              "size": 32,
              "description": "ADF SAD control register"
            },
            "ADF_SADCFGR": {
              "offset": "0xBC",
              "size": 32,
              "description": "ADF SAD configuration register"
            },
            "ADF_SADSDLVR": {
              "offset": "0xC0",
              "size": 32,
              "description": "ADF SAD sound level register"
            },
            "ADF_SADANLVR": {
              "offset": "0xC4",
              "size": 32,
              "description": "ADF SAD ambient noise level register"
            },
            "ADF_DFLT0DR": {
              "offset": "0xF0",
              "size": 32,
              "description": "ADF digital filter data register 0"
            }
          },
          "bits": {
            "ADF_GCR": {
              "TRGO": {
                "bit": 0,
                "description": "Trigger output control Set by software and reset by"
              }
            },
            "ADF_CKGCR": {
              "CKGACTIVE": {
                "bit": 31,
                "description": "Clock generator active flag"
              },
              "PROCDIV": {
                "bit": 24,
                "description": "Divider to control the serial interface clock",
                "width": 7
              },
              "CCKDIV": {
                "bit": 16,
                "description": "Divider to control the ADF_CCK clock",
                "width": 4
              },
              "TRGSRC": {
                "bit": 12,
                "description": "Digital filter trigger signal selection",
                "width": 4
              },
              "TRGSENS": {
                "bit": 8,
                "description": "CKGEN trigger sensitivity selection"
              },
              "CCK1DIR": {
                "bit": 6,
                "description": "ADF_CCK1 direction"
              },
              "CCK0DIR": {
                "bit": 5,
                "description": "ADF_CCK0 direction"
              },
              "CKGMOD": {
                "bit": 4,
                "description": "Clock generator mode"
              },
              "CCK1EN": {
                "bit": 2,
                "description": "ADF_CCK1 clock enable"
              },
              "CCK0EN": {
                "bit": 1,
                "description": "ADF_CCK0 clock enable"
              },
              "CKGDEN": {
                "bit": 0,
                "description": "CKGEN dividers enable"
              }
            },
            "ADF_SITF0CR": {
              "SITFACTIVE": {
                "bit": 31,
                "description": "SITFACTIVE"
              },
              "STH": {
                "bit": 8,
                "description": "STH",
                "width": 5
              },
              "SITFMOD": {
                "bit": 4,
                "description": "SITFMOD",
                "width": 2
              },
              "SCKSRC": {
                "bit": 1,
                "description": "SCKSRC",
                "width": 2
              },
              "SITFEN": {
                "bit": 0,
                "description": "SITFEN"
              }
            },
            "ADF_BSMX0CR": {
              "BSMXACTIVE": {
                "bit": 31,
                "description": "BSMX active flag"
              },
              "BSSEL": {
                "bit": 0,
                "description": "Bitstream selection",
                "width": 5
              }
            },
            "ADF_DFLT0CR": {
              "DFLTACTIVE": {
                "bit": 31,
                "description": "DFLT0 active flag"
              },
              "DFLTRUN": {
                "bit": 30,
                "description": "DFLT0 run status flag"
              },
              "NBDIS": {
                "bit": 20,
                "description": "Number of samples to be discarded",
                "width": 8
              },
              "TRGSRC": {
                "bit": 12,
                "description": "DFLT0 trigger signal selection",
                "width": 4
              },
              "ACQMOD": {
                "bit": 4,
                "description": "DFLT0 trigger mode",
                "width": 3
              },
              "FTH": {
                "bit": 2,
                "description": "RXFIFO threshold selection"
              },
              "DMAEN": {
                "bit": 1,
                "description": "DMA requests enable"
              },
              "DFLTEN": {
                "bit": 0,
                "description": "DFLT0 enable"
              }
            },
            "ADF_DFLT0CICR": {
              "SCALE": {
                "bit": 20,
                "description": "Scaling factor selection",
                "width": 6
              },
              "MCICD": {
                "bit": 8,
                "description": "CIC decimation ratio selection",
                "width": 9
              },
              "CICMOD": {
                "bit": 4,
                "description": "Select the CIC order",
                "width": 3
              },
              "DATSRC": {
                "bit": 0,
                "description": "Source data for the digital filter",
                "width": 2
              }
            },
            "ADF_DFLT0RSFR": {
              "HPFC": {
                "bit": 8,
                "description": "High-pass filter cut-off frequency",
                "width": 2
              },
              "HPFBYP": {
                "bit": 7,
                "description": "High-pass filter bypass"
              },
              "RSFLTD": {
                "bit": 4,
                "description": "Reshaper filter decimation ratio"
              },
              "RSFLTBYP": {
                "bit": 0,
                "description": "Reshaper filter bypass"
              }
            },
            "ADF_DLY0CR": {
              "SKPBF": {
                "bit": 31,
                "description": "Skip busy flag"
              },
              "SKPDLY": {
                "bit": 0,
                "description": "Delay to apply to a bitstream",
                "width": 7
              }
            },
            "ADF_DFLT0IER": {
              "SDLVLIE": {
                "bit": 13,
                "description": "SAD sound-level value ready enable"
              },
              "SDDETIE": {
                "bit": 12,
                "description": "Sound activity detection interrupt enable"
              },
              "RFOVRIE": {
                "bit": 11,
                "description": "Reshape filter overrun interrupt enable"
              },
              "CKABIE": {
                "bit": 10,
                "description": "Clock absence detection interrupt enable"
              },
              "SATIE": {
                "bit": 9,
                "description": "Saturation detection interrupt enable"
              },
              "DOVRIE": {
                "bit": 1,
                "description": "Data overflow interrupt enable"
              },
              "FTHIE": {
                "bit": 0,
                "description": "RXFIFO threshold interrupt enable"
              }
            },
            "ADF_DFLT0ISR": {
              "SDLVLF": {
                "bit": 13,
                "description": "Sound level value ready flag"
              },
              "SDDETF": {
                "bit": 12,
                "description": "Sound activity detection flag"
              },
              "RFOVRF": {
                "bit": 11,
                "description": "Reshape filter overrun detection flag"
              },
              "CKABF": {
                "bit": 10,
                "description": "Clock absence detection flag"
              },
              "SATF": {
                "bit": 9,
                "description": "Saturation detection flag"
              },
              "RXNEF": {
                "bit": 3,
                "description": "RXFIFO not empty flag"
              },
              "DOVRF": {
                "bit": 1,
                "description": "Data overflow flag"
              },
              "FTHF": {
                "bit": 0,
                "description": "RXFIFO threshold flag"
              }
            },
            "ADF_SADCR": {
              "SADACTIVE": {
                "bit": 31,
                "description": "SAD Active flag"
              },
              "SADMOD": {
                "bit": 12,
                "description": "SAD working mode",
                "width": 2
              },
              "FRSIZE": {
                "bit": 8,
                "description": "Frame size",
                "width": 3
              },
              "HYSTEN": {
                "bit": 7,
                "description": "Hysteresis enable"
              },
              "SADST": {
                "bit": 4,
                "description": "SAD state",
                "width": 2
              },
              "DETCFG": {
                "bit": 3,
                "description": "Sound trigger event configuration"
              },
              "DATCAP": {
                "bit": 1,
                "description": "Data capture mode",
                "width": 2
              },
              "SADEN": {
                "bit": 0,
                "description": "Sound activity detector enable"
              }
            },
            "ADF_SADCFGR": {
              "ANMIN": {
                "bit": 16,
                "description": "ANMIN",
                "width": 13
              },
              "HGOVR": {
                "bit": 12,
                "description": "Hangover time window",
                "width": 3
              },
              "LFRNB": {
                "bit": 8,
                "description": "LFRNB",
                "width": 3
              },
              "ANSLP": {
                "bit": 4,
                "description": "ANSLP",
                "width": 3
              },
              "SNTHR": {
                "bit": 0,
                "description": "SNTHR",
                "width": 4
              }
            },
            "ADF_SADSDLVR": {
              "SDLVL": {
                "bit": 0,
                "description": "SDLVL",
                "width": 15
              }
            },
            "ADF_SADANLVR": {
              "ANLVL": {
                "bit": 0,
                "description": "ANLVL",
                "width": 15
              }
            },
            "ADF_DFLT0DR": {
              "DR": {
                "bit": 8,
                "description": "DR",
                "width": 24
              }
            }
          }
        },
        "SEC": {
          "instances": [
            {
              "name": "SEC_ADF1",
              "base": "0x56024000"
            },
            {
              "name": "SEC_CORDIC",
              "base": "0x50021000"
            },
            {
              "name": "SEC_CRC",
              "base": "0x50023000"
            },
            {
              "name": "SEC_CRS",
              "base": "0x50006000"
            },
            {
              "name": "SEC_DCACHE1",
              "base": "0x50031400"
            },
            {
              "name": "SEC_DCACHE2",
              "base": "0x50031800"
            },
            {
              "name": "SEC_DCMI",
              "base": "0x5202C000"
            },
            {
              "name": "SEC_DLYBOS1",
              "base": "0x520CF000"
            },
            {
              "name": "SEC_DLYBOS2",
              "base": "0x520CF400"
            },
            {
              "name": "SEC_DLYBSD1",
              "base": "0x520C8400"
            },
            {
              "name": "SEC_DLYBSD2",
              "base": "0x520C8800"
            },
            {
              "name": "SEC_DSI",
              "base": "0x50016C00"
            },
            {
              "name": "SEC_EXTI",
              "base": "0x56022000"
            },
            {
              "name": "SEC_FMAC",
              "base": "0x50021400"
            },
            {
              "name": "SEC_FMC",
              "base": "0x520D0400"
            },
            {
              "name": "SEC_GFXMMU",
              "base": "0x5002C000"
            },
            {
              "name": "SEC_GTZC1_MPCBB1",
              "base": "0x50032C00"
            },
            {
              "name": "SEC_GTZC1_MPCBB2",
              "base": "0x50033000"
            },
            {
              "name": "SEC_GTZC1_MPCBB3",
              "base": "0x50033400"
            },
            {
              "name": "SEC_GTZC1_MPCBB5",
              "base": "0x50033800"
            },
            {
              "name": "SEC_GTZC1_MPCBB6",
              "base": "0x50033C00"
            },
            {
              "name": "SEC_GTZC1_TZIC",
              "base": "0x50032800"
            },
            {
              "name": "SEC_GTZC1_TZSC",
              "base": "0x50032400"
            },
            {
              "name": "SEC_GTZC2_MPCBB4",
              "base": "0x56023800"
            },
            {
              "name": "SEC_GTZC2_TZIC",
              "base": "0x56023400"
            },
            {
              "name": "SEC_GTZC2_TZSC",
              "base": "0x56023000"
            },
            {
              "name": "SEC_HASH",
              "base": "0x520C0400"
            },
            {
              "name": "SEC_ICache",
              "base": "0x50030400"
            },
            {
              "name": "SEC_JPEG",
              "base": "0x5002A000"
            },
            {
              "name": "SEC_LTDC",
              "base": "0x50016800"
            },
            {
              "name": "SEC_MDF1",
              "base": "0x50025000"
            },
            {
              "name": "SEC_OPAMP",
              "base": "0x56005000"
            },
            {
              "name": "SEC_OTFDEC1",
              "base": "0x520C5000"
            },
            {
              "name": "SEC_OTFDEC2",
              "base": "0x520C5400"
            },
            {
              "name": "SEC_OTG_HS",
              "base": "0x52040000"
            },
            {
              "name": "SEC_PKA",
              "base": "0x520C2000"
            },
            {
              "name": "SEC_PSSI",
              "base": "0x5202C400"
            },
            {
              "name": "SEC_RAMCFG",
              "base": "0x50026000"
            },
            {
              "name": "SEC_SAI1",
              "base": "0x50015400"
            },
            {
              "name": "SEC_SAI2",
              "base": "0x50015800"
            },
            {
              "name": "SEC_SYSCFG",
              "base": "0x56000400"
            },
            {
              "name": "SEC_TAMP",
              "base": "0x56007C00"
            },
            {
              "name": "SEC_TSC",
              "base": "0x50024000"
            },
            {
              "name": "SEC_UCPD1",
              "base": "0x5000DC00"
            },
            {
              "name": "SEC_VREFBUF",
              "base": "0x56007400"
            }
          ],
          "registers": {}
        },
        "CRYPTO": {
          "instances": [
            {
              "name": "AES",
              "base": "0x420C0000",
              "irq": 93
            },
            {
              "name": "SEC_AES",
              "base": "0x520C0000"
            },
            {
              "name": "SAES",
              "base": "0x420C0C00",
              "irq": 28
            },
            {
              "name": "SEC_SAES",
              "base": "0x520C0C00"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "status register"
            },
            "DINR": {
              "offset": "0x08",
              "size": 32,
              "description": "data input register"
            },
            "DOUTR": {
              "offset": "0x0C",
              "size": 32,
              "description": "data output register"
            },
            "KEYR0": {
              "offset": "0x10",
              "size": 32,
              "description": "key register 0"
            },
            "KEYR1": {
              "offset": "0x14",
              "size": 32,
              "description": "key register 1"
            },
            "KEYR2": {
              "offset": "0x18",
              "size": 32,
              "description": "key register 2"
            },
            "KEYR3": {
              "offset": "0x1C",
              "size": 32,
              "description": "key register 3"
            },
            "IVR0": {
              "offset": "0x20",
              "size": 32,
              "description": "initialization vector register 0"
            },
            "IVR1": {
              "offset": "0x24",
              "size": 32,
              "description": "initialization vector register 1"
            },
            "IVR2": {
              "offset": "0x28",
              "size": 32,
              "description": "initialization vector register 2"
            },
            "IVR3": {
              "offset": "0x2C",
              "size": 32,
              "description": "initialization vector register 3"
            },
            "KEYR4": {
              "offset": "0x30",
              "size": 32,
              "description": "key register 4"
            },
            "KEYR5": {
              "offset": "0x34",
              "size": 32,
              "description": "key register 5"
            },
            "KEYR6": {
              "offset": "0x38",
              "size": 32,
              "description": "key register 6"
            },
            "KEYR7": {
              "offset": "0x3C",
              "size": 32,
              "description": "key register 7"
            },
            "SUSP0R": {
              "offset": "0x40",
              "size": 32,
              "description": "suspend registers"
            },
            "SUSP1R": {
              "offset": "0x44",
              "size": 32,
              "description": "suspend registers"
            },
            "SUSP2R": {
              "offset": "0x48",
              "size": 32,
              "description": "suspend registers"
            },
            "SUSP3R": {
              "offset": "0x4C",
              "size": 32,
              "description": "suspend registers"
            },
            "SUSP4R": {
              "offset": "0x50",
              "size": 32,
              "description": "suspend registers"
            },
            "SUSP5R": {
              "offset": "0x54",
              "size": 32,
              "description": "suspend registers"
            },
            "SUSP6R": {
              "offset": "0x58",
              "size": 32,
              "description": "suspend registers"
            },
            "SUSP7R": {
              "offset": "0x5C",
              "size": 32,
              "description": "suspend registers"
            },
            "IER": {
              "offset": "0x300",
              "size": 32,
              "description": "interrupt enable register"
            },
            "ISR": {
              "offset": "0x304",
              "size": 32,
              "description": "interrupt status register"
            },
            "ICR": {
              "offset": "0x308",
              "size": 32,
              "description": "interrupt clear register"
            }
          },
          "bits": {
            "CR": {
              "IPRST": {
                "bit": 31,
                "description": "IPRST"
              },
              "KMOD": {
                "bit": 24,
                "description": "KMOD",
                "width": 2
              },
              "NPBLB": {
                "bit": 20,
                "description": "NPBLB",
                "width": 4
              },
              "KEYSIZE": {
                "bit": 18,
                "description": "KEYSIZE"
              },
              "CHMOD_2": {
                "bit": 16,
                "description": "CHMOD_2"
              },
              "GCMPH": {
                "bit": 13,
                "description": "GCMPH",
                "width": 2
              },
              "DMAOUTEN": {
                "bit": 12,
                "description": "Enable DMA management of data output               phase"
              },
              "DMAINEN": {
                "bit": 11,
                "description": "Enable DMA management of data input               phase"
              },
              "CHMOD": {
                "bit": 5,
                "description": "AES chaining mode",
                "width": 2
              },
              "MODE": {
                "bit": 3,
                "description": "AES operating mode",
                "width": 2
              },
              "DATATYPE": {
                "bit": 1,
                "description": "Data type selection (for data in and               data out to/from the cryptographic               block)",
                "width": 2
              },
              "EN": {
                "bit": 0,
                "description": "AES enable"
              }
            },
            "SR": {
              "KEYVALID": {
                "bit": 7,
                "description": "Key Valid flag"
              },
              "BUSY": {
                "bit": 3,
                "description": "BUSY"
              },
              "WRERR": {
                "bit": 2,
                "description": "Write error flag"
              },
              "RDERR": {
                "bit": 1,
                "description": "Read error flag"
              },
              "CCF": {
                "bit": 0,
                "description": "Computation complete flag"
              }
            },
            "DINR": {
              "DIN": {
                "bit": 0,
                "description": "Input data word",
                "width": 32
              }
            },
            "DOUTR": {
              "DOUT": {
                "bit": 0,
                "description": "Output data word",
                "width": 32
              }
            },
            "KEYR0": {
              "KEY": {
                "bit": 0,
                "description": "Cryptographic key, bits [31:0]",
                "width": 32
              }
            },
            "KEYR1": {
              "KEY": {
                "bit": 0,
                "description": "Cryptographic key, bits [63:32]",
                "width": 32
              }
            },
            "KEYR2": {
              "KEYR": {
                "bit": 0,
                "description": "Cryptographic key, bits [95:64]",
                "width": 32
              }
            },
            "KEYR3": {
              "AES_KEYR3": {
                "bit": 0,
                "description": "Cryptographic key, bits [127:96]",
                "width": 32
              }
            },
            "IVR0": {
              "IVI": {
                "bit": 0,
                "description": "Initialization vector input, bits [31:0]",
                "width": 32
              }
            },
            "IVR1": {
              "IVI": {
                "bit": 0,
                "description": "Initialization vector input, bits [63:32]",
                "width": 32
              }
            },
            "IVR2": {
              "IVI": {
                "bit": 0,
                "description": "Initialization vector input, bits [95:64]",
                "width": 32
              }
            },
            "IVR3": {
              "IVI": {
                "bit": 0,
                "description": "Initialization vector input, bits [127:96]",
                "width": 32
              }
            },
            "KEYR4": {
              "KEY": {
                "bit": 0,
                "description": "Cryptographic key, bits [159:128]",
                "width": 32
              }
            },
            "KEYR5": {
              "KEY": {
                "bit": 0,
                "description": "Cryptographic key, bits [191:160]",
                "width": 32
              }
            },
            "KEYR6": {
              "KEY": {
                "bit": 0,
                "description": "Cryptographic key, bits [223:192]",
                "width": 32
              }
            },
            "KEYR7": {
              "KEY": {
                "bit": 0,
                "description": "Cryptographic key, bits [255:224]",
                "width": 32
              }
            },
            "SUSP0R": {
              "SUSP0": {
                "bit": 0,
                "description": "AES suspend",
                "width": 32
              }
            },
            "SUSP1R": {
              "SUSP1": {
                "bit": 0,
                "description": "AES suspend",
                "width": 32
              }
            },
            "SUSP2R": {
              "SUSP2": {
                "bit": 0,
                "description": "AES suspend",
                "width": 32
              }
            },
            "SUSP3R": {
              "SUSP3": {
                "bit": 0,
                "description": "AES suspend",
                "width": 32
              }
            },
            "SUSP4R": {
              "SUSP4": {
                "bit": 0,
                "description": "AES suspend",
                "width": 32
              }
            },
            "SUSP5R": {
              "SUSP5": {
                "bit": 0,
                "description": "AES suspend",
                "width": 32
              }
            },
            "SUSP6R": {
              "SUSP6": {
                "bit": 0,
                "description": "AES suspend",
                "width": 32
              }
            },
            "SUSP7R": {
              "SUSP7": {
                "bit": 0,
                "description": "AES suspend",
                "width": 32
              }
            },
            "IER": {
              "KEIE": {
                "bit": 2,
                "description": "Key error interrupt flag"
              },
              "RWEIE": {
                "bit": 1,
                "description": "Read or write error interrupt flag"
              },
              "CCFIE": {
                "bit": 0,
                "description": "Computation complete flag"
              }
            },
            "ISR": {
              "KEIF": {
                "bit": 2,
                "description": "Key error interrupt flag"
              },
              "RWEIF": {
                "bit": 1,
                "description": "Read or write error interrupt flag"
              },
              "CCF": {
                "bit": 0,
                "description": "Computation complete flag"
              }
            },
            "ICR": {
              "KEIF": {
                "bit": 2,
                "description": "Key error interrupt flag clear"
              },
              "RWEIF": {
                "bit": 1,
                "description": "Read or write error interrupt flag clear"
              },
              "CCF": {
                "bit": 0,
                "description": "Computation complete flag clear"
              }
            }
          }
        },
        "COMP": {
          "instances": [
            {
              "name": "COMP",
              "base": "0x46005400",
              "irq": 72
            },
            {
              "name": "SEC_COMP",
              "base": "0x56005400"
            }
          ],
          "registers": {
            "COMP1_CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "Comparator 1 control and status\n          register"
            },
            "COMP2_CSR": {
              "offset": "0x04",
              "size": 32,
              "description": "Comparator 2 control and status\n          register"
            }
          },
          "bits": {
            "COMP1_CSR": {
              "COMP1_EN": {
                "bit": 0,
                "description": "Comparator 1 enable bit"
              },
              "COMP1_INMSEL": {
                "bit": 4,
                "description": "Comparator 1 Input Minus connection\n              configuration bit",
                "width": 4
              },
              "COMP1_INPSEL": {
                "bit": 8,
                "description": "Comparator1 input plus selection\n              bit",
                "width": 2
              },
              "COMP1_WINMODE": {
                "bit": 11,
                "description": "COMP1_WINMODE"
              },
              "COMP1_WINOUT": {
                "bit": 14,
                "description": "COMP1_WINOUT"
              },
              "COMP1_POLARITY": {
                "bit": 15,
                "description": "Comparator 1 polarity selection\n              bit"
              },
              "COMP1_HYST": {
                "bit": 16,
                "description": "Comparator 1 hysteresis selection\n              bits",
                "width": 2
              },
              "COMP1_PWRMODE": {
                "bit": 18,
                "description": "COMP1_PWRMODE",
                "width": 2
              },
              "COMP1_BLANKSEL": {
                "bit": 20,
                "description": "COMP1_BLANKSEL",
                "width": 5
              },
              "COMP1_VALUE": {
                "bit": 30,
                "description": "Comparator 1 output status\n              bit"
              },
              "COMP1_LOCK": {
                "bit": 31,
                "description": "COMP1_CSR register lock\n              bit"
              }
            },
            "COMP2_CSR": {
              "COM2_EN": {
                "bit": 0,
                "description": "Comparator 2 enable bit"
              },
              "COM2_INMSEL": {
                "bit": 4,
                "description": "Comparator 2 Input Minus connection\n              configuration bit",
                "width": 4
              },
              "COM2_INPSEL": {
                "bit": 8,
                "description": "Comparator 2 input plus selection\n              bit",
                "width": 2
              },
              "COM2_WINMODE": {
                "bit": 11,
                "description": "COM2_WINMODE"
              },
              "COM2_WINOUT": {
                "bit": 14,
                "description": "COM2_WINOUT"
              },
              "COM2_POLARITY": {
                "bit": 15,
                "description": "Comparator 2 polarity selection\n              bit"
              },
              "COM2_HYST": {
                "bit": 16,
                "description": "Comparator 2 hysteresis selection\n              bits",
                "width": 2
              },
              "COM2_PWRMODE": {
                "bit": 18,
                "description": "COM2_PWRMODE",
                "width": 2
              },
              "COM2_BLANKSEL": {
                "bit": 20,
                "description": "COM2_BLANKSEL",
                "width": 5
              },
              "COM2_VALUE": {
                "bit": 30,
                "description": "Comparator 2 output status\n              bit"
              },
              "COM2_LOCK": {
                "bit": 31,
                "description": "COMP2_CSR register lock\n              bit"
              }
            }
          }
        },
        "CORDIC": {
          "instances": [
            {
              "name": "CORDIC",
              "base": "0x40021000",
              "irq": 123
            }
          ],
          "registers": {
            "CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "CORDIC Control Status register"
            },
            "WDATA": {
              "offset": "0x04",
              "size": 32,
              "description": "FMAC Write Data register"
            },
            "RDATA": {
              "offset": "0x08",
              "size": 32,
              "description": "FMAC Read Data register"
            }
          },
          "bits": {
            "CSR": {
              "FUNC": {
                "bit": 0,
                "description": "Function",
                "width": 4
              },
              "PRECISION": {
                "bit": 4,
                "description": "Precision required (number of iterations)",
                "width": 4
              },
              "SCALE": {
                "bit": 8,
                "description": "Scaling factor",
                "width": 3
              },
              "IEN": {
                "bit": 16,
                "description": "Enable interrupt"
              },
              "DMAREN": {
                "bit": 17,
                "description": "Enable DMA read channel"
              },
              "DMAWEN": {
                "bit": 18,
                "description": "Enable DMA write channel"
              },
              "NRES": {
                "bit": 19,
                "description": "Number of results in the CORDIC_RDATA register"
              },
              "NARGS": {
                "bit": 20,
                "description": "Number of arguments expected by the CORDIC_WDATA register"
              },
              "RESSIZE": {
                "bit": 21,
                "description": "Width of output data"
              },
              "ARGSIZE": {
                "bit": 22,
                "description": "Width of input data"
              },
              "RRDY": {
                "bit": 31,
                "description": "Result ready flag"
              }
            },
            "WDATA": {
              "ARG": {
                "bit": 0,
                "description": "Function input arguments",
                "width": 32
              }
            },
            "RDATA": {
              "RES": {
                "bit": 0,
                "description": "Function result",
                "width": 32
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40023000"
            }
          ],
          "registers": {
            "DR": {
              "offset": "0x00",
              "size": 32,
              "description": "Data register"
            },
            "IDR": {
              "offset": "0x04",
              "size": 32,
              "description": "Independent data register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "Control register"
            },
            "INIT": {
              "offset": "0x10",
              "size": 32,
              "description": "Initial CRC value"
            },
            "POL": {
              "offset": "0x14",
              "size": 32,
              "description": "polynomial"
            }
          },
          "bits": {
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data register bits",
                "width": 32
              }
            },
            "IDR": {
              "IDR": {
                "bit": 0,
                "description": "General-purpose 8-bit data register\n              bits",
                "width": 32
              }
            },
            "CR": {
              "REV_OUT": {
                "bit": 7,
                "description": "Reverse output data"
              },
              "REV_IN": {
                "bit": 5,
                "description": "Reverse input data",
                "width": 2
              },
              "POLYSIZE": {
                "bit": 3,
                "description": "Polynomial size",
                "width": 2
              },
              "RESET": {
                "bit": 0,
                "description": "RESET bit"
              }
            },
            "INIT": {
              "CRC_INIT": {
                "bit": 0,
                "description": "Programmable initial CRC\n              value",
                "width": 32
              }
            },
            "POL": {
              "POL": {
                "bit": 0,
                "description": "Programmable polynomial",
                "width": 32
              }
            }
          }
        },
        "CRS": {
          "instances": [
            {
              "name": "CRS",
              "base": "0x40006000",
              "irq": 74
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "CFGR": {
              "offset": "0x04",
              "size": 32,
              "description": "configuration register"
            },
            "ISR": {
              "offset": "0x08",
              "size": 32,
              "description": "interrupt and status register"
            },
            "ICR": {
              "offset": "0x0C",
              "size": 32,
              "description": "interrupt flag clear register"
            }
          },
          "bits": {
            "CR": {
              "TRIM": {
                "bit": 8,
                "description": "HSI48 oscillator smooth\n              trimming",
                "width": 7
              },
              "SWSYNC": {
                "bit": 7,
                "description": "Generate software SYNC\n              event"
              },
              "AUTOTRIMEN": {
                "bit": 6,
                "description": "Automatic trimming enable"
              },
              "CEN": {
                "bit": 5,
                "description": "Frequency error counter\n              enable"
              },
              "ESYNCIE": {
                "bit": 3,
                "description": "Expected SYNC interrupt\n              enable"
              },
              "ERRIE": {
                "bit": 2,
                "description": "Synchronization or trimming error\n              interrupt enable"
              },
              "SYNCWARNIE": {
                "bit": 1,
                "description": "SYNC warning interrupt\n              enable"
              },
              "SYNCOKIE": {
                "bit": 0,
                "description": "SYNC event OK interrupt\n              enable"
              }
            },
            "CFGR": {
              "SYNCPOL": {
                "bit": 31,
                "description": "SYNC polarity selection"
              },
              "SYNCSRC": {
                "bit": 28,
                "description": "SYNC signal source\n              selection",
                "width": 2
              },
              "SYNCDIV": {
                "bit": 24,
                "description": "SYNC divider",
                "width": 3
              },
              "FELIM": {
                "bit": 16,
                "description": "Frequency error limit",
                "width": 8
              },
              "RELOAD": {
                "bit": 0,
                "description": "Counter reload value",
                "width": 16
              }
            },
            "ISR": {
              "FECAP": {
                "bit": 16,
                "description": "Frequency error capture",
                "width": 16
              },
              "FEDIR": {
                "bit": 15,
                "description": "Frequency error direction"
              },
              "TRIMOVF": {
                "bit": 10,
                "description": "Trimming overflow or\n              underflow"
              },
              "SYNCMISS": {
                "bit": 9,
                "description": "SYNC missed"
              },
              "SYNCERR": {
                "bit": 8,
                "description": "SYNC error"
              },
              "ESYNCF": {
                "bit": 3,
                "description": "Expected SYNC flag"
              },
              "ERRF": {
                "bit": 2,
                "description": "Error flag"
              },
              "SYNCWARNF": {
                "bit": 1,
                "description": "SYNC warning flag"
              },
              "SYNCOKF": {
                "bit": 0,
                "description": "SYNC event OK flag"
              }
            },
            "ICR": {
              "ESYNCC": {
                "bit": 3,
                "description": "Expected SYNC clear flag"
              },
              "ERRC": {
                "bit": 2,
                "description": "Error clear flag"
              },
              "SYNCWARNC": {
                "bit": 1,
                "description": "SYNC warning clear flag"
              },
              "SYNCOKC": {
                "bit": 0,
                "description": "SYNC event OK clear flag"
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC1",
              "base": "0x46021800",
              "irq": 38
            },
            {
              "name": "SEC_DAC1",
              "base": "0x56021800"
            }
          ],
          "registers": {
            "DAC_CR": {
              "offset": "0x00",
              "size": 32,
              "description": "DAC control register"
            },
            "DAC_SWTRGR": {
              "offset": "0x04",
              "size": 32,
              "description": "DAC software trigger register"
            },
            "DAC_DHR12R1": {
              "offset": "0x08",
              "size": 32,
              "description": "DAC channel1 12-bit right-aligned data holding register"
            },
            "DAC_DHR12L1": {
              "offset": "0x0C",
              "size": 32,
              "description": "DAC channel1 12-bit left aligned data holding register"
            },
            "DAC_DHR8R1": {
              "offset": "0x10",
              "size": 32,
              "description": "DAC channel1 8-bit right aligned data holding register"
            },
            "DAC_DHR12R2": {
              "offset": "0x14",
              "size": 32,
              "description": "DAC channel2 12-bit right aligned data holding register"
            },
            "DAC_DHR12L2": {
              "offset": "0x18",
              "size": 32,
              "description": "DAC channel2 12-bit left aligned data holding register"
            },
            "DAC_DHR8R2": {
              "offset": "0x1C",
              "size": 32,
              "description": "DAC channel2 8-bit right-aligned data holding register"
            },
            "DAC_DHR12RD": {
              "offset": "0x20",
              "size": 32,
              "description": "Dual DAC 12-bit right-aligned data holding register"
            },
            "DAC_DHR12LD": {
              "offset": "0x24",
              "size": 32,
              "description": "DUAL DAC 12-bit left aligned data holding register"
            },
            "DAC_DHR8RD": {
              "offset": "0x28",
              "size": 32,
              "description": "DUAL DAC 8-bit right aligned data holding register"
            },
            "DAC_DOR1": {
              "offset": "0x2C",
              "size": 32,
              "description": "DAC channel1 data output register"
            },
            "DAC_DOR2": {
              "offset": "0x30",
              "size": 32,
              "description": "DAC channel2 data output register"
            },
            "DAC_SR": {
              "offset": "0x34",
              "size": 32,
              "description": "DAC status register"
            },
            "DAC_CCR": {
              "offset": "0x38",
              "size": 32,
              "description": "DAC calibration control register"
            },
            "DAC_MCR": {
              "offset": "0x3C",
              "size": 32,
              "description": "DAC mode control register"
            },
            "DAC_SHSR1": {
              "offset": "0x40",
              "size": 32,
              "description": "DAC Sample and Hold sample time register 1"
            },
            "DAC_SHSR2": {
              "offset": "0x44",
              "size": 32,
              "description": "DAC channel2 sample and hold sample time register"
            },
            "DAC_SHHR": {
              "offset": "0x48",
              "size": 32,
              "description": "DAC Sample and Hold hold time register"
            },
            "DAC_SHRR": {
              "offset": "0x4C",
              "size": 32,
              "description": "DAC Sample and Hold refresh time           register"
            },
            "DAC_AUTOCR": {
              "offset": "0x54",
              "size": 32,
              "description": "Autonomous mode control register"
            }
          },
          "bits": {
            "DAC_CR": {
              "EN1": {
                "bit": 0,
                "description": "DAC channel1 enable"
              },
              "TEN1": {
                "bit": 1,
                "description": "DAC channel1 trigger enable"
              },
              "TSEL1": {
                "bit": 2,
                "description": "DAC channel1 trigger selection",
                "width": 4
              },
              "WAVE1": {
                "bit": 6,
                "description": "DAC channel1 noise/triangle wave generation enable",
                "width": 2
              },
              "MAMP1": {
                "bit": 8,
                "description": "DAC channel1 mask/amplitude selector",
                "width": 4
              },
              "DMAEN1": {
                "bit": 12,
                "description": "DAC channel1 DMA enable"
              },
              "DMAUDRIE1": {
                "bit": 13,
                "description": "DAC channel1 DMA Underrun Interrupt enable"
              },
              "CEN1": {
                "bit": 14,
                "description": "DAC channel1 calibration enable"
              },
              "EN2": {
                "bit": 16,
                "description": "DAC channel2 enable"
              },
              "TEN2": {
                "bit": 17,
                "description": "DAC channel2 trigger enable"
              },
              "TSEL2": {
                "bit": 18,
                "description": "DAC channel2 trigger selection",
                "width": 4
              },
              "WAVE2": {
                "bit": 22,
                "description": "DAC channel2 noise/triangle wave generation enable",
                "width": 2
              },
              "MAMP2": {
                "bit": 24,
                "description": "DAC channel2 mask/amplitude selector",
                "width": 4
              },
              "DMAEN2": {
                "bit": 28,
                "description": "DAC channel2 DMA enable"
              },
              "DMAUDRIE2": {
                "bit": 29,
                "description": "DAC channel2 DMA underrun interrupt enable"
              },
              "CEN2": {
                "bit": 30,
                "description": "DAC channel2 calibration enable"
              }
            },
            "DAC_SWTRGR": {
              "SWTRIG1": {
                "bit": 0,
                "description": "DAC channel1 software trigger"
              },
              "SWTRIG2": {
                "bit": 1,
                "description": "DAC channel2 software trigger"
              }
            },
            "DAC_DHR12R1": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 12-bit right-aligned data",
                "width": 12
              },
              "DACC1DHRB": {
                "bit": 16,
                "description": "DAC channel1 12-bit right-aligned data B",
                "width": 12
              }
            },
            "DAC_DHR12L1": {
              "DACC1DHR": {
                "bit": 4,
                "description": "DAC channel1 12-bit left-aligned data",
                "width": 12
              },
              "DACC1DHRB": {
                "bit": 20,
                "description": "DAC channel1 12-bit left-aligned data B",
                "width": 12
              }
            },
            "DAC_DHR8R1": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 8-bit right-aligned data",
                "width": 8
              },
              "DACC1DHRB": {
                "bit": 8,
                "description": "DAC channel1 8-bit right-aligned Sdata",
                "width": 8
              }
            },
            "DAC_DHR12R2": {
              "DACC2DHR": {
                "bit": 0,
                "description": "DAC channel2 12-bit right-aligned data",
                "width": 12
              },
              "DACC2DHRB": {
                "bit": 16,
                "description": "DAC channel2 12-bit right-aligned data",
                "width": 12
              }
            },
            "DAC_DHR12L2": {
              "DACC2DHR": {
                "bit": 4,
                "description": "DAC channel2 12-bit left-aligned data",
                "width": 12
              },
              "DACC2DHRB": {
                "bit": 20,
                "description": "DAC channel2 12-bit left-aligned data B",
                "width": 12
              }
            },
            "DAC_DHR8R2": {
              "DACC2DHR": {
                "bit": 0,
                "description": "DAC channel2 8-bit right-aligned data",
                "width": 8
              },
              "DACC2DHRB": {
                "bit": 8,
                "description": "DAC channel2 8-bit right-aligned data",
                "width": 8
              }
            },
            "DAC_DHR12RD": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 12-bit right-aligned data",
                "width": 12
              },
              "DACC2DHR": {
                "bit": 16,
                "description": "DAC channel2 12-bit right-aligned data",
                "width": 12
              }
            },
            "DAC_DHR12LD": {
              "DACC1DHR": {
                "bit": 4,
                "description": "DAC channel1 12-bit left-aligned data",
                "width": 12
              },
              "DACC2DHR": {
                "bit": 20,
                "description": "DAC channel2 12-bit left-aligned data",
                "width": 12
              }
            },
            "DAC_DHR8RD": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 8-bit right-aligned data",
                "width": 8
              },
              "DACC2DHR": {
                "bit": 8,
                "description": "DAC channel2 8-bit right-aligned data",
                "width": 8
              }
            },
            "DAC_DOR1": {
              "DACC1DOR": {
                "bit": 0,
                "description": "DAC channel1 data output",
                "width": 12
              },
              "DACC1DORB": {
                "bit": 16,
                "description": "DAC channel1 data output",
                "width": 12
              }
            },
            "DAC_DOR2": {
              "DACC2DOR": {
                "bit": 0,
                "description": "DAC channel2 data output",
                "width": 12
              },
              "DACC2DORB": {
                "bit": 16,
                "description": "DAC channel2 data output",
                "width": 12
              }
            },
            "DAC_SR": {
              "DAC1RDY": {
                "bit": 11,
                "description": "DAC channel1 ready status bit"
              },
              "DORSTAT1": {
                "bit": 12,
                "description": "DAC channel1 output register status bit"
              },
              "DMAUDR1": {
                "bit": 13,
                "description": "DAC channel1 DMA underrun flag"
              },
              "CAL_FLAG1": {
                "bit": 14,
                "description": "DAC Channel 1 calibration offset status"
              },
              "BWST1": {
                "bit": 15,
                "description": "DAC Channel 1 busy writing sample time flag"
              },
              "DAC2RDY": {
                "bit": 27,
                "description": "DAC channel 2 ready status bit"
              },
              "DORSTAT2": {
                "bit": 28,
                "description": "DAC channel 2 output register status bit"
              },
              "DMAUDR2": {
                "bit": 29,
                "description": "DAC channel2 DMA underrun flag"
              },
              "CAL_FLAG2": {
                "bit": 30,
                "description": "DAC Channel 2 calibration offset status"
              },
              "BWST2": {
                "bit": 31,
                "description": "DAC Channel 2 busy writing sample time flag"
              }
            },
            "DAC_CCR": {
              "OTRIM1": {
                "bit": 0,
                "description": "DAC Channel 1 offset trimming value",
                "width": 5
              },
              "OTRIM2": {
                "bit": 16,
                "description": "DAC Channel 2 offset trimming value",
                "width": 5
              }
            },
            "DAC_MCR": {
              "MODE1": {
                "bit": 0,
                "description": "DAC Channel 1 mode",
                "width": 3
              },
              "DMADOUBLE1": {
                "bit": 8,
                "description": "DAC Channel1 DMA double data mode"
              },
              "SINFORMAT1": {
                "bit": 9,
                "description": "Enable signed format for DAC channel1"
              },
              "HFSEL": {
                "bit": 14,
                "description": "High frequency interface mode selection",
                "width": 2
              },
              "MODE2": {
                "bit": 16,
                "description": "DAC Channel 2 mode",
                "width": 3
              },
              "DMADOUBLE2": {
                "bit": 24,
                "description": "DAC Channel2 DMA double data mode"
              },
              "SINFORMAT2": {
                "bit": 25,
                "description": "Enable signed format for DAC channel2"
              }
            },
            "DAC_SHSR1": {
              "TSAMPLE1": {
                "bit": 0,
                "description": "DAC Channel 1 sample Time (only valid in               sample &amp; hold mode)",
                "width": 10
              }
            },
            "DAC_SHSR2": {
              "TSAMPLE2": {
                "bit": 0,
                "description": "DAC Channel 2 sample Time (only valid in sample and hold mode)",
                "width": 10
              }
            },
            "DAC_SHHR": {
              "THOLD1": {
                "bit": 0,
                "description": "DAC Channel 1 hold Time (only valid in sample and hold mode)",
                "width": 10
              },
              "THOLD2": {
                "bit": 16,
                "description": "DAC Channel 2 hold time (only valid in sample and hold mode)",
                "width": 10
              }
            },
            "DAC_SHRR": {
              "TREFRESH1": {
                "bit": 0,
                "description": "DAC Channel 1 refresh Time (only valid in sample and hold mode)",
                "width": 8
              },
              "TREFRESH2": {
                "bit": 16,
                "description": "DAC Channel 2 refresh Time (only valid in sample and hold mode)",
                "width": 8
              }
            },
            "DAC_AUTOCR": {
              "AUTOMODE": {
                "bit": 22,
                "description": "DAC Autonomous mode"
              }
            }
          }
        },
        "DBGMCU": {
          "instances": [
            {
              "name": "DBGMCU",
              "base": "0xE0044000"
            }
          ],
          "registers": {
            "IDCODE": {
              "offset": "0x00",
              "size": 32,
              "description": "DBGMCU_IDCODE"
            },
            "CR": {
              "offset": "0x04",
              "size": 32,
              "description": "Debug MCU configuration\n          register"
            },
            "APB1LFZR": {
              "offset": "0x08",
              "size": 32,
              "description": "Debug MCU APB1L peripheral freeze\n          register"
            },
            "APB1HFZR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Debug MCU APB1H peripheral freeze register"
            },
            "APB2FZR": {
              "offset": "0x10",
              "size": 32,
              "description": "Debug MCU APB2 peripheral freeze register"
            },
            "APB3FZR": {
              "offset": "0x14",
              "size": 32,
              "description": "Debug MCU APB3 peripheral freeze register"
            },
            "AHB1FZR": {
              "offset": "0x20",
              "size": 32,
              "description": "Debug MCU AHB1 peripheral freeze register"
            },
            "AHB3FZR": {
              "offset": "0x28",
              "size": 32,
              "description": "Debug MCU AHB3 peripheral freeze register"
            },
            "SR": {
              "offset": "0xFC",
              "size": 32,
              "description": "DBGMCU status register"
            },
            "DBGMCU_DBG_AUTH_HOST": {
              "offset": "0x100",
              "size": 32,
              "description": "DBGMCU debug host authentication register"
            },
            "DBG_AUTH_DEVICE": {
              "offset": "0x104",
              "size": 32,
              "description": "DBGMCU debug device authentication register"
            },
            "PIDR4": {
              "offset": "0xFD0",
              "size": 32,
              "description": "Debug MCU CoreSight peripheral identity register 4"
            },
            "PIDR0": {
              "offset": "0xFE0",
              "size": 32,
              "description": "Debug MCU CoreSight peripheral identity register 0"
            },
            "PIDR1": {
              "offset": "0xFE4",
              "size": 32,
              "description": "Debug MCU CoreSight peripheral identity register 1"
            },
            "PIDR2": {
              "offset": "0xFE8",
              "size": 32,
              "description": "Debug MCU CoreSight peripheral identity register 2"
            },
            "PIDR3": {
              "offset": "0xFEC",
              "size": 32,
              "description": "Debug MCU CoreSight peripheral identity register 3"
            },
            "CIDR0": {
              "offset": "0xFF0",
              "size": 32,
              "description": "Debug MCU CoreSight component identity register 0"
            },
            "CIDR1": {
              "offset": "0xFF4",
              "size": 32,
              "description": "Debug MCU CoreSight component identity register 1"
            },
            "CIDR2": {
              "offset": "0xFF8",
              "size": 32,
              "description": "Debug MCU CoreSight component identity register 2"
            },
            "CIDR3": {
              "offset": "0xFFC",
              "size": 32,
              "description": "Debug MCU CoreSight component identity register 3"
            }
          },
          "bits": {
            "IDCODE": {
              "DEV_ID": {
                "bit": 0,
                "description": "Device dentification",
                "width": 12
              },
              "REV_ID": {
                "bit": 16,
                "description": "Revision",
                "width": 16
              }
            },
            "CR": {
              "DBG_STOP": {
                "bit": 1,
                "description": "Debug Stop mode"
              },
              "DBG_STANDBY": {
                "bit": 2,
                "description": "Debug Standby mode"
              },
              "TRACE_IOEN": {
                "bit": 4,
                "description": "Trace pin assignment\n              control"
              },
              "TRACE_EN": {
                "bit": 5,
                "description": "trace port and clock\n              enable"
              },
              "TRACE_MODE": {
                "bit": 6,
                "description": "Trace pin assignment\n              control",
                "width": 2
              }
            },
            "APB1LFZR": {
              "DBG_TIM2_STOP": {
                "bit": 0,
                "description": "TIM2 stop in debug"
              },
              "DBG_TIM3_STOP": {
                "bit": 1,
                "description": "TIM3 stop in debug"
              },
              "DBG_TIM4_STOP": {
                "bit": 2,
                "description": "TIM4 stop in debug"
              },
              "DBG_TIM5_STOP": {
                "bit": 3,
                "description": "TIM5 stop in debug"
              },
              "DBG_TIM6_STOP": {
                "bit": 4,
                "description": "TIM6 stop in debug"
              },
              "DBG_TIM7_STOP": {
                "bit": 5,
                "description": "TIM7 stop in debug"
              },
              "DBG_WWDG_STOP": {
                "bit": 11,
                "description": "Window watchdog counter stop in debug"
              },
              "DBG_IWDG_STOP": {
                "bit": 12,
                "description": "Independent watchdog counter stop in debug"
              },
              "DBG_I2C1_STOP": {
                "bit": 21,
                "description": "I2C1 SMBUS timeout stop in debug"
              },
              "DBG_I2C2_STOP": {
                "bit": 22,
                "description": "I2C2 SMBUS timeout stop in debug"
              }
            },
            "APB1HFZR": {
              "DBG_I2C4_STOP": {
                "bit": 1,
                "description": "I2C4 stop in debug"
              },
              "DBG_LPTIM2_STOP": {
                "bit": 5,
                "description": "LPTIM2 stop in debug"
              }
            },
            "APB2FZR": {
              "DBG_TIM1_STOP": {
                "bit": 11,
                "description": "TIM1 counter stopped when core is\n              halted"
              },
              "DBG_TIM8_STOP": {
                "bit": 13,
                "description": "TIM8 stop in debug"
              },
              "DBG_TIM15_STOP": {
                "bit": 16,
                "description": "TIM15 counter stopped when core is\n              halted"
              },
              "DBG_TIM16_STOP": {
                "bit": 17,
                "description": "TIM16 counter stopped when core is\n              halted"
              },
              "DBG_TIM17_STOP": {
                "bit": 18,
                "description": "DBG_TIM17_STOP"
              }
            },
            "APB3FZR": {
              "DBG_I2C3_STOP": {
                "bit": 10,
                "description": "I2C3 stop in debug"
              },
              "DBG_LPTIM1_STOP": {
                "bit": 17,
                "description": "LPTIM1 stop in debug"
              },
              "DBG_LPTIM3_STOP": {
                "bit": 18,
                "description": "LPTIM3 stop in debug"
              },
              "DBG_LPTIM4_STOP": {
                "bit": 19,
                "description": "LPTIM4 stop in debug"
              },
              "DBG_RTC_STOP": {
                "bit": 30,
                "description": "RTC stop in debug"
              }
            },
            "AHB1FZR": {
              "DBG_GPDMA0_STOP": {
                "bit": 0,
                "description": "GPDMA channel 0 stop in debug"
              },
              "DBG_GPDMA1_STOP": {
                "bit": 1,
                "description": "GPDMA channel 1 stop in debug"
              },
              "DBG_GPDMA2_STOP": {
                "bit": 2,
                "description": "GPDMA channel 2 stop in debug"
              },
              "DBG_GPDMA3_STOP": {
                "bit": 3,
                "description": "GPDMA channel 3 stop in debug"
              },
              "DBG_GPDMA4_STOP": {
                "bit": 4,
                "description": "GPDMA channel 4 stop in debug"
              },
              "DBG_GPDMA5_STOP": {
                "bit": 5,
                "description": "GPDMA channel 5 stop in debug"
              },
              "DBG_GPDMA6_STOP": {
                "bit": 6,
                "description": "GPDMA channel 6 stop in debug"
              },
              "DBG_GPDMA7_STOP": {
                "bit": 7,
                "description": "GPDMA channel 7 stop in debug"
              },
              "DBG_GPDMA8_STOP": {
                "bit": 8,
                "description": "GPDMA channel 8 stop in debug"
              },
              "DBG_GPDMA9_STOP": {
                "bit": 9,
                "description": "GPDMA channel 9 stop in debug"
              },
              "DBG_GPDMA10_STOP": {
                "bit": 10,
                "description": "GPDMA channel 10 stop in debug"
              },
              "DBG_GPDMA11_STOP": {
                "bit": 11,
                "description": "GPDMA channel 11 stop in debug"
              },
              "DBG_GPDMA12_STOP": {
                "bit": 12,
                "description": "GPDMA channel 12 stop in debug"
              },
              "DBG_GPDMA13_STOP": {
                "bit": 13,
                "description": "GPDMA channel 13 stop in debug"
              },
              "DBG_GPDMA14_STOP": {
                "bit": 14,
                "description": "GPDMA channel 14 stop in debug"
              },
              "DBG_GPDMA15_STOP": {
                "bit": 15,
                "description": "GPDMA channel 15 stop in debug"
              }
            },
            "AHB3FZR": {
              "DBG_LPDMA0_STOP": {
                "bit": 0,
                "description": "LPDMA channel 0 stop in debug"
              },
              "DBG_LPDMA1_STOP": {
                "bit": 1,
                "description": "LPDMA channel 1 stop in debug"
              },
              "DBG_LPDMA2_STOP": {
                "bit": 2,
                "description": "LPDMA channel 2 stop in debug"
              },
              "DBG_LPDMA3_STOP": {
                "bit": 3,
                "description": "LPDMA channel 3 stop in debug"
              }
            },
            "SR": {
              "AP_PRESENT": {
                "bit": 0,
                "description": "AP_PRESENT",
                "width": 8
              },
              "AP_LOCKED": {
                "bit": 8,
                "description": "AP_LOCKED",
                "width": 8
              }
            },
            "DBGMCU_DBG_AUTH_HOST": {
              "AUTH_KEY": {
                "bit": 0,
                "description": "AUTH_KEY",
                "width": 32
              }
            },
            "DBG_AUTH_DEVICE": {
              "AUTH_ID": {
                "bit": 0,
                "description": "AUTH_ID",
                "width": 16
              }
            },
            "PIDR4": {
              "JEP106CON": {
                "bit": 0,
                "description": "JEP106 continuation code",
                "width": 4
              },
              "KCOUNT_4": {
                "bit": 4,
                "description": "register file size",
                "width": 4
              }
            },
            "PIDR0": {
              "PARTNUM": {
                "bit": 0,
                "description": "part number bits [7:0]",
                "width": 8
              }
            },
            "PIDR1": {
              "PARTNUM": {
                "bit": 0,
                "description": "part number bits [11:8]",
                "width": 4
              },
              "JEP106ID": {
                "bit": 4,
                "description": "JEP106 identity code bits [3:0]",
                "width": 4
              }
            },
            "PIDR2": {
              "JEP106ID": {
                "bit": 0,
                "description": "JEP106 identity code bits [6:4]",
                "width": 3
              },
              "JEDEC": {
                "bit": 3,
                "description": "JEDEC assigned value"
              },
              "REVISION": {
                "bit": 4,
                "description": "component revision number",
                "width": 4
              }
            },
            "PIDR3": {
              "CMOD": {
                "bit": 0,
                "description": "customer modified",
                "width": 4
              },
              "REVAND": {
                "bit": 4,
                "description": "metal fix version",
                "width": 4
              }
            },
            "CIDR0": {
              "PREAMBLE": {
                "bit": 0,
                "description": "component identification bits [7:0]",
                "width": 8
              }
            },
            "CIDR1": {
              "PREAMBLE": {
                "bit": 0,
                "description": "component identification bits [11:8]",
                "width": 4
              },
              "CLASS": {
                "bit": 4,
                "description": "component identification bits [15:12] - component class",
                "width": 4
              }
            },
            "CIDR2": {
              "PREAMBLE": {
                "bit": 0,
                "description": "component identification bits [23:16]",
                "width": 8
              }
            },
            "CIDR3": {
              "PREAMBLE": {
                "bit": 0,
                "description": "component identification bits [31:24]",
                "width": 8
              }
            }
          }
        },
        "DCACHE1": {
          "instances": [
            {
              "name": "DCACHE1",
              "base": "0x40031400",
              "irq": 111
            }
          ],
          "registers": {
            "DCACHE_CR": {
              "offset": "0x00",
              "size": 32,
              "description": "DCACHE control register"
            },
            "DCACHE_SR": {
              "offset": "0x04",
              "size": 32,
              "description": "DCACHE status register"
            },
            "DCACHE_IER": {
              "offset": "0x08",
              "size": 32,
              "description": "DCACHE interrupt enable\n          register"
            },
            "DCACHE_FCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "DCACHE flag clear register"
            },
            "DCACHE_RHMONR": {
              "offset": "0x10",
              "size": 32,
              "description": "DCACHE read-hit monitor register"
            },
            "DCACHE_RMMONR": {
              "offset": "0x14",
              "size": 32,
              "description": "DCACHE read-miss monitor register"
            },
            "DCACHE_WHMONR": {
              "offset": "0x20",
              "size": 32,
              "description": "write-hit monitor register"
            },
            "DCACHE_WMMONR": {
              "offset": "0x24",
              "size": 32,
              "description": "write-miss monitor register"
            },
            "DCACHE_CMDRSADDRR": {
              "offset": "0x28",
              "size": 32,
              "description": "command range start address register"
            },
            "DCACHE_CMDREADDRR": {
              "offset": "0x2C",
              "size": 32,
              "description": "command range start address register"
            }
          },
          "bits": {
            "DCACHE_CR": {
              "EN": {
                "bit": 0,
                "description": "EN"
              },
              "CACHEINV": {
                "bit": 1,
                "description": "CACHEINV"
              },
              "CACHECMD": {
                "bit": 8,
                "description": "CACHECMD",
                "width": 3
              },
              "STARTCMD": {
                "bit": 11,
                "description": "STARTCMD"
              },
              "RHITMEN": {
                "bit": 16,
                "description": "RHITMEN"
              },
              "RMISSMEN": {
                "bit": 17,
                "description": "RMISSMEN"
              },
              "RHITMRST": {
                "bit": 18,
                "description": "RHITMRST"
              },
              "RMISSMRST": {
                "bit": 19,
                "description": "RMISSMRST"
              },
              "WHITMEN": {
                "bit": 20,
                "description": "WHITMEN"
              },
              "WMISSMEN": {
                "bit": 21,
                "description": "WMISSMEN"
              },
              "WHITMRST": {
                "bit": 22,
                "description": "WHITMRST"
              },
              "WMISSMRST": {
                "bit": 23,
                "description": "WMISSMRST"
              },
              "HBURST": {
                "bit": 31,
                "description": "HBURST"
              }
            },
            "DCACHE_SR": {
              "BUSYF": {
                "bit": 0,
                "description": "BUSYF"
              },
              "BSYENDF": {
                "bit": 1,
                "description": "BSYENDF"
              },
              "ERRF": {
                "bit": 2,
                "description": "ERRF"
              },
              "BUSYCMDF": {
                "bit": 3,
                "description": "BUSYCMDF"
              },
              "CMDENDF": {
                "bit": 4,
                "description": "CMDENDF"
              }
            },
            "DCACHE_IER": {
              "BSYENDIE": {
                "bit": 1,
                "description": "BSYENDIE"
              },
              "ERRIE": {
                "bit": 2,
                "description": "ERRIE"
              },
              "CMDENDIE": {
                "bit": 4,
                "description": "CMDENDIE"
              }
            },
            "DCACHE_FCR": {
              "CBSYENDF": {
                "bit": 1,
                "description": "CBSYENDF"
              },
              "CERRF": {
                "bit": 2,
                "description": "CERRF"
              },
              "CCMDENDF": {
                "bit": 4,
                "description": "CCMDENDF"
              }
            },
            "DCACHE_RHMONR": {
              "RHITMON": {
                "bit": 0,
                "description": "RHITMON",
                "width": 32
              }
            },
            "DCACHE_RMMONR": {
              "MRISSMON": {
                "bit": 0,
                "description": "RMISSMON",
                "width": 16
              }
            },
            "DCACHE_WHMONR": {
              "WHITMON": {
                "bit": 0,
                "description": "WHITMON",
                "width": 32
              }
            },
            "DCACHE_WMMONR": {
              "WMISSMON": {
                "bit": 0,
                "description": "WMISSMON",
                "width": 16
              }
            },
            "DCACHE_CMDRSADDRR": {
              "CMDSTARTADDR": {
                "bit": 4,
                "description": "CMDSTARTADDR",
                "width": 28
              }
            },
            "DCACHE_CMDREADDRR": {
              "CMDENDADDR": {
                "bit": 4,
                "description": "CMDENDADDR",
                "width": 28
              }
            }
          }
        },
        "DCACHE2": {
          "instances": [
            {
              "name": "DCACHE2",
              "base": "0x40031800",
              "irq": 138
            }
          ],
          "registers": {}
        },
        "DCMI": {
          "instances": [
            {
              "name": "DCMI",
              "base": "0x4202C000",
              "irq": 119
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "status register"
            },
            "RIS": {
              "offset": "0x08",
              "size": 32,
              "description": "raw interrupt status register"
            },
            "IER": {
              "offset": "0x0C",
              "size": 32,
              "description": "interrupt enable register"
            },
            "MIS": {
              "offset": "0x10",
              "size": 32,
              "description": "masked interrupt status register"
            },
            "ICR": {
              "offset": "0x14",
              "size": 32,
              "description": "interrupt clear register"
            },
            "ESCR": {
              "offset": "0x18",
              "size": 32,
              "description": "background offset register"
            },
            "ESUR": {
              "offset": "0x1C",
              "size": 32,
              "description": "embedded synchronization unmask register"
            },
            "CWSTRT": {
              "offset": "0x20",
              "size": 32,
              "description": "crop window start"
            },
            "CWSIZE": {
              "offset": "0x24",
              "size": 32,
              "description": "crop window size"
            },
            "DR": {
              "offset": "0x28",
              "size": 32,
              "description": "data register"
            }
          },
          "bits": {
            "CR": {
              "OELS": {
                "bit": 20,
                "description": "Odd/Even Line Select (Line Select Start)"
              },
              "LSM": {
                "bit": 19,
                "description": "Line Select mode"
              },
              "OEBS": {
                "bit": 18,
                "description": "Odd/Even Byte Select (Byte Select Start)"
              },
              "BSM": {
                "bit": 16,
                "description": "Byte Select mode",
                "width": 2
              },
              "ENABLE": {
                "bit": 14,
                "description": "DCMI enable"
              },
              "EDM": {
                "bit": 10,
                "description": "Extended data mode",
                "width": 2
              },
              "FCRC": {
                "bit": 8,
                "description": "Frame capture rate control",
                "width": 2
              },
              "VSPOL": {
                "bit": 7,
                "description": "Vertical synchronization polarity"
              },
              "HSPOL": {
                "bit": 6,
                "description": "Horizontal synchronization polarity"
              },
              "PCKPOL": {
                "bit": 5,
                "description": "Pixel clock polarity"
              },
              "ESS": {
                "bit": 4,
                "description": "Embedded synchronization select"
              },
              "JPEG": {
                "bit": 3,
                "description": "JPEG format"
              },
              "CROP": {
                "bit": 2,
                "description": "Crop feature"
              },
              "CM": {
                "bit": 1,
                "description": "Capture mode"
              },
              "CAPTURE": {
                "bit": 0,
                "description": "Capture enable"
              }
            },
            "SR": {
              "FNE": {
                "bit": 2,
                "description": "FIFO not empty"
              },
              "VSYNC": {
                "bit": 1,
                "description": "Vertical synchronization"
              },
              "HSYNC": {
                "bit": 0,
                "description": "Horizontal synchronization"
              }
            },
            "RIS": {
              "LINE_RIS": {
                "bit": 4,
                "description": "Line raw interrupt status"
              },
              "VSYNC_RIS": {
                "bit": 3,
                "description": "DCMI_VSYNC raw interrupt status"
              },
              "ERR_RIS": {
                "bit": 2,
                "description": "Synchronization error raw interrupt status"
              },
              "OVR_RIS": {
                "bit": 1,
                "description": "Overrun raw interrupt status"
              },
              "FRAME_RIS": {
                "bit": 0,
                "description": "Capture complete raw interrupt status"
              }
            },
            "IER": {
              "LINE_IE": {
                "bit": 4,
                "description": "Line interrupt enable"
              },
              "VSYNC_IE": {
                "bit": 3,
                "description": "DCMI_VSYNC interrupt enable"
              },
              "ERR_IE": {
                "bit": 2,
                "description": "Synchronization error interrupt enable"
              },
              "OVR_IE": {
                "bit": 1,
                "description": "Overrun interrupt enable"
              },
              "FRAME_IE": {
                "bit": 0,
                "description": "Capture complete interrupt enable"
              }
            },
            "MIS": {
              "LINE_MIS": {
                "bit": 4,
                "description": "Line masked interrupt status"
              },
              "VSYNC_MIS": {
                "bit": 3,
                "description": "VSYNC masked interrupt status"
              },
              "ERR_MIS": {
                "bit": 2,
                "description": "Synchronization error masked interrupt status"
              },
              "OVR_MIS": {
                "bit": 1,
                "description": "Overrun masked interrupt status"
              },
              "FRAME_MIS": {
                "bit": 0,
                "description": "Capture complete masked interrupt status"
              }
            },
            "ICR": {
              "LINE_ISC": {
                "bit": 4,
                "description": "line interrupt status clear"
              },
              "VSYNC_ISC": {
                "bit": 3,
                "description": "Vertical Synchronization interrupt status clear"
              },
              "ERR_ISC": {
                "bit": 2,
                "description": "Synchronization error interrupt status clear"
              },
              "OVR_ISC": {
                "bit": 1,
                "description": "Overrun interrupt status clear"
              },
              "FRAME_ISC": {
                "bit": 0,
                "description": "Capture complete interrupt status clear"
              }
            },
            "ESCR": {
              "FEC": {
                "bit": 24,
                "description": "Frame end delimiter code",
                "width": 8
              },
              "LEC": {
                "bit": 16,
                "description": "Line end delimiter code",
                "width": 8
              },
              "LSC": {
                "bit": 8,
                "description": "Line start delimiter code",
                "width": 8
              },
              "FSC": {
                "bit": 0,
                "description": "Frame start delimiter code",
                "width": 8
              }
            },
            "ESUR": {
              "FEU": {
                "bit": 24,
                "description": "Frame end delimiter unmask",
                "width": 8
              },
              "LEU": {
                "bit": 16,
                "description": "Line end delimiter unmask",
                "width": 8
              },
              "LSU": {
                "bit": 8,
                "description": "Line start delimiter unmask",
                "width": 8
              },
              "FSU": {
                "bit": 0,
                "description": "Frame start delimiter unmask",
                "width": 8
              }
            },
            "CWSTRT": {
              "VST": {
                "bit": 16,
                "description": "Vertical start line count",
                "width": 13
              },
              "HOFFCNT": {
                "bit": 0,
                "description": "Horizontal offset count",
                "width": 14
              }
            },
            "CWSIZE": {
              "VLINE": {
                "bit": 16,
                "description": "Vertical line count",
                "width": 14
              },
              "CAPCNT": {
                "bit": 0,
                "description": "Capture count",
                "width": 14
              }
            },
            "DR": {
              "BYTE3": {
                "bit": 24,
                "description": "Data byte 3",
                "width": 8
              },
              "BYTE2": {
                "bit": 16,
                "description": "Data byte 2",
                "width": 8
              },
              "BYTE1": {
                "bit": 8,
                "description": "Data byte 1",
                "width": 8
              },
              "BYTE0": {
                "bit": 0,
                "description": "Data byte 0",
                "width": 8
              }
            }
          }
        },
        "DLYBOS1": {
          "instances": [
            {
              "name": "DLYBOS1",
              "base": "0x420CF000"
            }
          ],
          "registers": {
            "DLYB_CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "DLYB_CFGR": {
              "offset": "0x04",
              "size": 32,
              "description": "configuration register"
            }
          },
          "bits": {
            "DLYB_CR": {
              "DEN": {
                "bit": 0,
                "description": "Operational amplifier Enable"
              },
              "SEN": {
                "bit": 1,
                "description": "OPALPM"
              }
            },
            "DLYB_CFGR": {
              "SEL": {
                "bit": 0,
                "description": "SEL",
                "width": 4
              },
              "UNIT": {
                "bit": 8,
                "description": "UNIT",
                "width": 7
              },
              "LNG": {
                "bit": 16,
                "description": "LNG",
                "width": 12
              },
              "LNGF": {
                "bit": 31,
                "description": "LNGF"
              }
            }
          }
        },
        "DLYBOS2": {
          "instances": [
            {
              "name": "DLYBOS2",
              "base": "0x420CF400"
            }
          ],
          "registers": {}
        },
        "DLYBSD1": {
          "instances": [
            {
              "name": "DLYBSD1",
              "base": "0x420C8400"
            }
          ],
          "registers": {}
        },
        "DLYBSD2": {
          "instances": [
            {
              "name": "DLYBSD2",
              "base": "0x420C8800"
            }
          ],
          "registers": {}
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA2D",
              "base": "0x4002B000",
              "irq": 118
            },
            {
              "name": "SEC_DMA2D",
              "base": "0x5002B000"
            },
            {
              "name": "GPDMA1",
              "base": "0x40020000",
              "irq": 29
            },
            {
              "name": "SEC_GPDMA1",
              "base": "0x50020000"
            },
            {
              "name": "LPDMA1",
              "base": "0x46025000",
              "irq": 114
            },
            {
              "name": "SEC_LPDMA1",
              "base": "0x56025000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "ISR": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "IFCR": {
              "offset": "0x08",
              "size": 32,
              "description": "interrupt flag clear register"
            },
            "FGMAR": {
              "offset": "0x0C",
              "size": 32,
              "description": "foreground memory address register"
            },
            "FGOR": {
              "offset": "0x10",
              "size": 32,
              "description": "foreground offset register"
            },
            "BGMAR": {
              "offset": "0x14",
              "size": 32,
              "description": "background memory address register"
            },
            "BGOR": {
              "offset": "0x18",
              "size": 32,
              "description": "background offset register"
            },
            "FGPFCCR": {
              "offset": "0x1C",
              "size": 32,
              "description": "foreground PFC control register"
            },
            "FGCOLR": {
              "offset": "0x20",
              "size": 32,
              "description": "foreground color register"
            },
            "BGPFCCR": {
              "offset": "0x24",
              "size": 32,
              "description": "background PFC control\n          register"
            },
            "BGCOLR": {
              "offset": "0x28",
              "size": 32,
              "description": "background color register"
            },
            "FGCMAR": {
              "offset": "0x2C",
              "size": 32,
              "description": "foreground CLUT memory address\n          register"
            },
            "BGCMAR": {
              "offset": "0x30",
              "size": 32,
              "description": "background CLUT memory address\n          register"
            },
            "OPFCCR": {
              "offset": "0x34",
              "size": 32,
              "description": "output PFC control register"
            },
            "OCOLR_RGB888": {
              "offset": "0x38",
              "size": 32,
              "description": "output color register"
            },
            "OCOLR_RGB565": {
              "offset": "0x38",
              "size": 32,
              "description": "output color register"
            },
            "OCOLR_ARGB1555": {
              "offset": "0x38",
              "size": 32,
              "description": "output color register"
            },
            "OCOLR_ARGB4444": {
              "offset": "0x38",
              "size": 32,
              "description": "output color register"
            },
            "OMAR": {
              "offset": "0x3C",
              "size": 32,
              "description": "output memory address register"
            },
            "OOR": {
              "offset": "0x40",
              "size": 32,
              "description": "output offset register"
            },
            "NLR": {
              "offset": "0x44",
              "size": 32,
              "description": "number of line register"
            },
            "LWR": {
              "offset": "0x48",
              "size": 32,
              "description": "line watermark register"
            },
            "AMTCR": {
              "offset": "0x4C",
              "size": 32,
              "description": "AHB master timer configuration\n          register"
            },
            "FGCLUT": {
              "offset": "0x400",
              "size": 32,
              "description": "FGCLUT"
            },
            "BGCLUT": {
              "offset": "0x800",
              "size": 32,
              "description": "BGCLUT"
            }
          },
          "bits": {
            "CR": {
              "MODE": {
                "bit": 16,
                "description": "DMA2D mode",
                "width": 3
              },
              "CEIE": {
                "bit": 13,
                "description": "Configuration Error Interrupt\n              Enable"
              },
              "CTCIE": {
                "bit": 12,
                "description": "CLUT transfer complete interrupt enable"
              },
              "CAEIE": {
                "bit": 11,
                "description": "CLUT access error interrupt enable"
              },
              "TWIE": {
                "bit": 10,
                "description": "Transfer watermark interrupt enable"
              },
              "TCIE": {
                "bit": 9,
                "description": "Transfer complete interrupt enable"
              },
              "TEIE": {
                "bit": 8,
                "description": "Transfer error interrupt enable"
              },
              "LOM": {
                "bit": 6,
                "description": "Line Offset Mode"
              },
              "ABORT": {
                "bit": 2,
                "description": "Abort"
              },
              "SUSP": {
                "bit": 1,
                "description": "Suspend"
              },
              "START": {
                "bit": 0,
                "description": "Start"
              }
            },
            "ISR": {
              "CEIF": {
                "bit": 5,
                "description": "Configuration error interrupt flag"
              },
              "CTCIF": {
                "bit": 4,
                "description": "CLUT transfer complete interrupt flag"
              },
              "CAEIF": {
                "bit": 3,
                "description": "CLUT access error interrupt flag"
              },
              "TWIF": {
                "bit": 2,
                "description": "Transfer watermark interrupt flag"
              },
              "TCIF": {
                "bit": 1,
                "description": "Transfer complete interrupt flag"
              },
              "TEIF": {
                "bit": 0,
                "description": "Transfer error interrupt flag"
              }
            },
            "IFCR": {
              "CCEIF": {
                "bit": 5,
                "description": "Clear configuration error interrupt flag"
              },
              "CCTCIF": {
                "bit": 4,
                "description": "Clear CLUT transfer complete interrupt flag"
              },
              "CAECIF": {
                "bit": 3,
                "description": "Clear CLUT access error interrupt flag"
              },
              "CTWIF": {
                "bit": 2,
                "description": "Clear transfer watermark interrupt flag"
              },
              "CTCIF": {
                "bit": 1,
                "description": "Clear transfer complete interrupt flag"
              },
              "CTEIF": {
                "bit": 0,
                "description": "Clear Transfer error interrupt flag"
              }
            },
            "FGMAR": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "FGOR": {
              "LO": {
                "bit": 0,
                "description": "Line offset",
                "width": 16
              }
            },
            "BGMAR": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "BGOR": {
              "LO": {
                "bit": 0,
                "description": "Line offset",
                "width": 16
              }
            },
            "FGPFCCR": {
              "ALPHA": {
                "bit": 24,
                "description": "Alpha value",
                "width": 8
              },
              "RBS": {
                "bit": 21,
                "description": "Red Blue Swap"
              },
              "AI": {
                "bit": 20,
                "description": "Alpha Inverted"
              },
              "AM": {
                "bit": 16,
                "description": "Alpha mode",
                "width": 2
              },
              "CS": {
                "bit": 8,
                "description": "CLUT size",
                "width": 8
              },
              "START": {
                "bit": 5,
                "description": "Start"
              },
              "CCM": {
                "bit": 4,
                "description": "CLUT color mode"
              },
              "CM": {
                "bit": 0,
                "description": "Color mode",
                "width": 4
              }
            },
            "FGCOLR": {
              "RED": {
                "bit": 16,
                "description": "Red Value",
                "width": 8
              },
              "GREEN": {
                "bit": 8,
                "description": "Green Value",
                "width": 8
              },
              "BLUE": {
                "bit": 0,
                "description": "Blue Value",
                "width": 8
              }
            },
            "BGPFCCR": {
              "ALPHA": {
                "bit": 24,
                "description": "Alpha value",
                "width": 8
              },
              "RBS": {
                "bit": 21,
                "description": "Red Blue Swap"
              },
              "AI": {
                "bit": 20,
                "description": "Alpha Inverted"
              },
              "AM": {
                "bit": 16,
                "description": "Alpha mode",
                "width": 2
              },
              "CS": {
                "bit": 8,
                "description": "CLUT size",
                "width": 8
              },
              "START": {
                "bit": 5,
                "description": "Start"
              },
              "CCM": {
                "bit": 4,
                "description": "CLUT Color mode"
              },
              "CM": {
                "bit": 0,
                "description": "Color mode",
                "width": 4
              }
            },
            "BGCOLR": {
              "RED": {
                "bit": 16,
                "description": "Red Value",
                "width": 8
              },
              "GREEN": {
                "bit": 8,
                "description": "Green Value",
                "width": 8
              },
              "BLUE": {
                "bit": 0,
                "description": "Blue Value",
                "width": 8
              }
            },
            "FGCMAR": {
              "MA": {
                "bit": 0,
                "description": "Memory Address",
                "width": 32
              }
            },
            "BGCMAR": {
              "MA": {
                "bit": 0,
                "description": "Memory address",
                "width": 32
              }
            },
            "OPFCCR": {
              "RBS": {
                "bit": 21,
                "description": "Red Blue Swap"
              },
              "AI": {
                "bit": 20,
                "description": "Alpha Inverted"
              },
              "SB": {
                "bit": 9,
                "description": "Swap Bytes"
              },
              "CM": {
                "bit": 0,
                "description": "Color mode",
                "width": 3
              }
            },
            "OCOLR_RGB888": {
              "APLHA": {
                "bit": 24,
                "description": "Alpha Channel Value",
                "width": 8
              },
              "RED": {
                "bit": 16,
                "description": "Red Value",
                "width": 8
              },
              "GREEN": {
                "bit": 8,
                "description": "Green Value",
                "width": 8
              },
              "BLUE": {
                "bit": 0,
                "description": "Blue Value",
                "width": 8
              }
            },
            "OCOLR_RGB565": {
              "RED": {
                "bit": 11,
                "description": "Red value in RGB565 mode",
                "width": 5
              },
              "GREEN": {
                "bit": 5,
                "description": "Green value in RGB565 mode",
                "width": 6
              },
              "BLUE": {
                "bit": 0,
                "description": "Blue value in RGB565 mode",
                "width": 5
              }
            },
            "OCOLR_ARGB1555": {
              "A": {
                "bit": 15,
                "description": "Alpha channel value in ARGB1555 mode"
              },
              "RED": {
                "bit": 10,
                "description": "Red value in ARGB1555 mode",
                "width": 5
              },
              "GREEN": {
                "bit": 5,
                "description": "Green value in ARGB1555 mode",
                "width": 5
              },
              "BLUE": {
                "bit": 0,
                "description": "Blue value in ARGB1555 mode",
                "width": 5
              }
            },
            "OCOLR_ARGB4444": {
              "ALPHA": {
                "bit": 12,
                "description": "Alpha channel value in ARGB4444",
                "width": 4
              },
              "RED": {
                "bit": 8,
                "description": "Red value in ARGB4444 mode",
                "width": 4
              },
              "GREEN": {
                "bit": 4,
                "description": "Green value in ARGB4444 mode",
                "width": 4
              },
              "BLUE": {
                "bit": 0,
                "description": "Blue value in ARGB4444 mode",
                "width": 4
              }
            },
            "OMAR": {
              "MA": {
                "bit": 0,
                "description": "Memory Address",
                "width": 32
              }
            },
            "OOR": {
              "LO": {
                "bit": 0,
                "description": "Line Offset",
                "width": 16
              }
            },
            "NLR": {
              "PL": {
                "bit": 16,
                "description": "Pixel per lines",
                "width": 14
              },
              "NL": {
                "bit": 0,
                "description": "Number of lines",
                "width": 16
              }
            },
            "LWR": {
              "LW": {
                "bit": 0,
                "description": "Line watermark",
                "width": 16
              }
            },
            "AMTCR": {
              "DT": {
                "bit": 8,
                "description": "Dead Time",
                "width": 8
              },
              "EN": {
                "bit": 0,
                "description": "Enable"
              }
            },
            "FGCLUT": {
              "APLHA": {
                "bit": 24,
                "description": "APLHA",
                "width": 8
              },
              "RED": {
                "bit": 16,
                "description": "RED",
                "width": 8
              },
              "GREEN": {
                "bit": 8,
                "description": "GREEN",
                "width": 8
              },
              "BLUE": {
                "bit": 0,
                "description": "BLUE",
                "width": 8
              }
            },
            "BGCLUT": {
              "APLHA": {
                "bit": 24,
                "description": "APLHA",
                "width": 8
              },
              "RED": {
                "bit": 16,
                "description": "RED",
                "width": 8
              },
              "GREEN": {
                "bit": 8,
                "description": "GREEN",
                "width": 8
              },
              "BLUE": {
                "bit": 0,
                "description": "BLUE",
                "width": 8
              }
            }
          }
        },
        "DSI": {
          "instances": [
            {
              "name": "DSI",
              "base": "0x40016C00",
              "irq": 137
            }
          ],
          "registers": {
            "DSI_VR": {
              "offset": "0x00",
              "size": 32,
              "description": "DSI Host version register"
            },
            "DSI_CR": {
              "offset": "0x04",
              "size": 32,
              "description": "DSI Host control register"
            },
            "DSI_CCR": {
              "offset": "0x08",
              "size": 32,
              "description": "DSI Host clock control register"
            },
            "DSI_LVCIDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "DSI Host LTDC VCID register"
            },
            "DSI_LCOLCR": {
              "offset": "0x10",
              "size": 32,
              "description": "DSI Host LTDC color coding register"
            },
            "DSI_LPCR": {
              "offset": "0x14",
              "size": 32,
              "description": "DSI Host LTDC polarity configuration register"
            },
            "DSI_LPMCR": {
              "offset": "0x18",
              "size": 32,
              "description": "DSI Host low-power mode configuration register"
            },
            "DSI_PCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "DSI Host protocol configuration register"
            },
            "DSI_GVCIDR": {
              "offset": "0x30",
              "size": 32,
              "description": "DSI Host generic VCID register"
            },
            "DSI_MCR": {
              "offset": "0x34",
              "size": 32,
              "description": "DSI Host mode configuration register"
            },
            "DSI_VMCR": {
              "offset": "0x38",
              "size": 32,
              "description": "DSI Host video mode configuration register"
            },
            "DSI_VPCR": {
              "offset": "0x3C",
              "size": 32,
              "description": "DSI Host video packet configuration register"
            },
            "DSI_VCCR": {
              "offset": "0x40",
              "size": 32,
              "description": "DSI Host video chunks configuration register"
            },
            "DSI_VNPCR": {
              "offset": "0x44",
              "size": 32,
              "description": "DSI Host video null packet configuration register"
            },
            "DSI_VHSACR": {
              "offset": "0x48",
              "size": 32,
              "description": "DSI Host video HSA configuration register"
            },
            "DSI_VHBPCR": {
              "offset": "0x4C",
              "size": 32,
              "description": "DSI Host video HBP configuration register"
            },
            "DSI_VLCR": {
              "offset": "0x50",
              "size": 32,
              "description": "DSI Host video line configuration register"
            },
            "DSI_VVSACR": {
              "offset": "0x54",
              "size": 32,
              "description": "DSI Host video VSA configuration register"
            },
            "DSI_VVBPCR": {
              "offset": "0x58",
              "size": 32,
              "description": "DSI Host video VBP configuration register"
            },
            "DSI_VVFPCR": {
              "offset": "0x5C",
              "size": 32,
              "description": "DSI Host video VFP configuration register"
            },
            "DSI_VVACR": {
              "offset": "0x60",
              "size": 32,
              "description": "DSI Host video VA configuration register"
            },
            "DSI_LCCR": {
              "offset": "0x64",
              "size": 32,
              "description": "DSI Host LTDC command configuration register"
            },
            "DSI_CMCR": {
              "offset": "0x68",
              "size": 32,
              "description": "DSI Host command mode configuration register"
            },
            "DSI_GHCR": {
              "offset": "0x6C",
              "size": 32,
              "description": "DSI Host generic header configuration register"
            },
            "DSI_GPDR": {
              "offset": "0x70",
              "size": 32,
              "description": "DSI Host generic payload data register"
            },
            "DSI_GPSR": {
              "offset": "0x74",
              "size": 32,
              "description": "DSI Host generic packet status register"
            },
            "DSI_TCCR0": {
              "offset": "0x78",
              "size": 32,
              "description": "DSI Host timeout counter configuration register 0"
            },
            "DSI_TCCR1": {
              "offset": "0x7C",
              "size": 32,
              "description": "DSI Host timeout counter configuration register 1"
            },
            "DSI_TCCR2": {
              "offset": "0x80",
              "size": 32,
              "description": "DSI Host timeout counter configuration register 2"
            },
            "DSI_TCCR3": {
              "offset": "0x84",
              "size": 32,
              "description": "DSI Host timeout counter configuration register 3"
            },
            "DSI_TCCR4": {
              "offset": "0x88",
              "size": 32,
              "description": "DSI Host timeout counter configuration register 4"
            },
            "DSI_TCCR5": {
              "offset": "0x8C",
              "size": 32,
              "description": "DSI Host timeout counter configuration register 5"
            },
            "DSI_CLCR": {
              "offset": "0x94",
              "size": 32,
              "description": "DSI Host clock lane configuration register"
            },
            "DSI_CLTCR": {
              "offset": "0x98",
              "size": 32,
              "description": "DSI Host clock lane timer configuration register"
            },
            "DSI_DLTCR": {
              "offset": "0x9C",
              "size": 32,
              "description": "DSI Host data lane timer configuration register"
            },
            "DSI_PCTLR": {
              "offset": "0xA0",
              "size": 32,
              "description": "DSI Host PHY control register"
            },
            "DSI_PCONFR": {
              "offset": "0xA4",
              "size": 32,
              "description": "DSI Host PHY configuration register"
            },
            "DSI_PUCR": {
              "offset": "0xA8",
              "size": 32,
              "description": "DSI Host PHY ULPS control register"
            },
            "DSI_PTTCR": {
              "offset": "0xAC",
              "size": 32,
              "description": "DSI Host PHY TX triggers configuration register"
            },
            "DSI_PSR": {
              "offset": "0xB0",
              "size": 32,
              "description": "DSI Host PHY status register"
            },
            "DSI_ISR0": {
              "offset": "0xBC",
              "size": 32,
              "description": "DSI Host interrupt and status register 0"
            },
            "DSI_ISR1": {
              "offset": "0xC0",
              "size": 32,
              "description": "DSI Host interrupt and status register 1"
            },
            "DSI_IER0": {
              "offset": "0xC4",
              "size": 32,
              "description": "DSI Host interrupt enable register 0"
            },
            "DSI_IER1": {
              "offset": "0xC8",
              "size": 32,
              "description": "DSI Host interrupt enable register 1"
            },
            "DSI_FIR0": {
              "offset": "0xD8",
              "size": 32,
              "description": "DSI Host force interrupt register 0"
            },
            "DSI_FIR1": {
              "offset": "0xDC",
              "size": 32,
              "description": "DSI Host force interrupt register 1"
            },
            "DSI_DLTRCR": {
              "offset": "0xF4",
              "size": 32,
              "description": "DSI Host data lane timer read configuration register"
            },
            "DSI_VSCR": {
              "offset": "0x100",
              "size": 32,
              "description": "DSI Host video shadow control register"
            },
            "DSI_LCVCIDR": {
              "offset": "0x10C",
              "size": 32,
              "description": "DSI Host LTDC current VCID register"
            },
            "DSI_LCCCR": {
              "offset": "0x110",
              "size": 32,
              "description": "DSI Host LTDC current color coding register"
            },
            "DSI_LPMCCR": {
              "offset": "0x118",
              "size": 32,
              "description": "DSI Host low-power mode current configuration register"
            },
            "DSI_VMCCR": {
              "offset": "0x138",
              "size": 32,
              "description": "DSI Host video mode current configuration register"
            },
            "DSI_VPCCR": {
              "offset": "0x13C",
              "size": 32,
              "description": "DSI Host video packet current configuration register"
            },
            "DSI_VCCCR": {
              "offset": "0x140",
              "size": 32,
              "description": "DSI Host video chunks current configuration register"
            },
            "DSI_VNPCCR": {
              "offset": "0x144",
              "size": 32,
              "description": "DSI Host video null packet current configuration register"
            },
            "DSI_VHSACCR": {
              "offset": "0x148",
              "size": 32,
              "description": "DSI Host video HSA current configuration register"
            },
            "DSI_VHBPCCR": {
              "offset": "0x14C",
              "size": 32,
              "description": "DSI Host video HBP current configuration register"
            },
            "DSI_VLCCR": {
              "offset": "0x150",
              "size": 32,
              "description": "DSI Host video line current configuration register"
            },
            "DSI_VVSACCR": {
              "offset": "0x154",
              "size": 32,
              "description": "DSI Host video VSA current configuration register"
            },
            "DSI_VVBPCCR": {
              "offset": "0x158",
              "size": 32,
              "description": "DSI Host video VBP current configuration register"
            },
            "DSI_VVFPCCR": {
              "offset": "0x15C",
              "size": 32,
              "description": "DSI Host video VFP current configuration register"
            },
            "DSI_VVACCR": {
              "offset": "0x160",
              "size": 32,
              "description": "DSI Host video VA current configuration register"
            },
            "DSI_FBSR": {
              "offset": "0x168",
              "size": 32,
              "description": "DSI Host FIFO and buffer status register"
            },
            "DSI_WCFGR": {
              "offset": "0x400",
              "size": 32,
              "description": "DSI Wrapper configuration register"
            },
            "DSI_WCR": {
              "offset": "0x404",
              "size": 32,
              "description": "DSI Wrapper control register"
            },
            "DSI_WIER": {
              "offset": "0x408",
              "size": 32,
              "description": "DSI Wrapper interrupt enable register"
            },
            "DSI_WISR": {
              "offset": "0x40C",
              "size": 32,
              "description": "DSI Wrapper interrupt and status register"
            },
            "DSI_WIFCR": {
              "offset": "0x410",
              "size": 32,
              "description": "DSI Wrapper interrupt flag clear register"
            },
            "DSI_WPCR0": {
              "offset": "0x418",
              "size": 32,
              "description": "DSI Wrapper PHY configuration register 0"
            },
            "DSI_WRPCR": {
              "offset": "0x430",
              "size": 32,
              "description": "DSI Wrapper regulator and PLL control register"
            },
            "DSI_BCFGR": {
              "offset": "0x808",
              "size": 32,
              "description": "DSI bias configuration register"
            },
            "DSI_DPCBCR": {
              "offset": "0xC04",
              "size": 32,
              "description": "DSI D-PHY clock band control register"
            },
            "DSI_DPCSRCR": {
              "offset": "0xC34",
              "size": 32,
              "description": "DSI D-PHY clock skew rate control register"
            },
            "DSI_DPDL0BCR": {
              "offset": "0xC70",
              "size": 32,
              "description": "DSI D-PHY data lane 0 band control register"
            },
            "DSI_DPDL0SRCR": {
              "offset": "0xCA0",
              "size": 32,
              "description": "DSI D-PHY data lane 0 skew rate control register"
            },
            "DSI_DPDL1BCR": {
              "offset": "0xD08",
              "size": 32,
              "description": "DSI D-PHY data lane 1 band control register"
            },
            "DSI_DPDL1SRCR": {
              "offset": "0xD38",
              "size": 32,
              "description": "DSI D-PHY data lane 1 skew rate control register"
            }
          },
          "bits": {
            "DSI_VR": {
              "VERSION": {
                "bit": 0,
                "description": "Version of the DSI Host\nThis read-only register contains the version of the DSI Host",
                "width": 32
              }
            },
            "DSI_CR": {
              "EN": {
                "bit": 0,
                "description": "Enable\nThis bit configures the DSI Host in either power-up mode or to reset."
              }
            },
            "DSI_CCR": {
              "TXECKDIV": {
                "bit": 0,
                "description": "TX escape clock division\nThis field indicates the division factor for the TX escape clock source (lanebyteclk). The values 0 and 1 stop the TX_ESC clock generation.",
                "width": 8
              },
              "TOCKDIV": {
                "bit": 8,
                "description": "Timeout clock division\nThis field indicates the division factor for the timeout clock used as the timing unit in the configuration of HS to LP and LP to HS transition error.",
                "width": 8
              }
            },
            "DSI_LVCIDR": {
              "VCID": {
                "bit": 0,
                "description": "Virtual channel ID\nThese bits configure the virtual channel ID for the LTDC interface traffic.",
                "width": 2
              }
            },
            "DSI_LCOLCR": {
              "COLC": {
                "bit": 0,
                "description": "Color coding\nThis field configures the DPI color coding.\nOthers: Reserved",
                "width": 4
              },
              "LPE": {
                "bit": 8,
                "description": "Loosely packet enable\nThis bit enables the loosely packed variant to 18-bit configuration"
              }
            },
            "DSI_LPCR": {
              "DEP": {
                "bit": 0,
                "description": "Data enable polarity\nThis bit configures the polarity of data enable pin."
              },
              "VSP": {
                "bit": 1,
                "description": "VSYNC polarity\nThis bit configures the polarity of VSYNC pin."
              },
              "HSP": {
                "bit": 2,
                "description": "HSYNC polarity\nThis bit configures the polarity of HSYNC pin."
              }
            },
            "DSI_LPMCR": {
              "VLPSIZE": {
                "bit": 0,
                "description": "VACT largest packet size\nThis field is used for the transmission of commands in low-power mode. It defines the size, in bytes, of the largest packet that can fit in a line during VACT regions.",
                "width": 8
              },
              "LPSIZE": {
                "bit": 16,
                "description": "Largest packet size\nThis field is used for the transmission of commands in low-power mode. It defines the size, in bytes, of the largest packet that can fit in a line during VSA, VBP and VFP regions.",
                "width": 8
              }
            },
            "DSI_PCR": {
              "ETTXE": {
                "bit": 0,
                "description": "EoTp transmission enable\nThis bit enables the EoTP transmission."
              },
              "ETRXE": {
                "bit": 1,
                "description": "EoTp reception enable\nThis bit enables the EoTp reception."
              },
              "BTAE": {
                "bit": 2,
                "description": "Bus-turn-around enable\nThis bit enables the bus-turn-around (BTA) request."
              },
              "ECCRXE": {
                "bit": 3,
                "description": "ECC reception enable\nThis bit enables the ECC reception, error correction and reporting."
              },
              "CRCRXE": {
                "bit": 4,
                "description": "CRC reception enable\nThis bit enables the CRC reception and error reporting."
              },
              "ETTXLPE": {
                "bit": 5,
                "description": "EoTp transmission in low-power enable\nThis bit enables the EoTP transmission in low-power."
              }
            },
            "DSI_GVCIDR": {
              "VCIDRX": {
                "bit": 0,
                "description": "Virtual channel ID for reception\nThis field indicates the generic interface read-back virtual channel identification.",
                "width": 2
              },
              "VCIDTX": {
                "bit": 16,
                "description": "Virtual channel ID for transmission\nThis field indicates the generic interface virtual channel identification where the generic packet is automatically generated and transmitted.",
                "width": 2
              }
            },
            "DSI_MCR": {
              "CMDM": {
                "bit": 0,
                "description": "Command mode\nThis bit configures the DSI Host in either video or command mode."
              }
            },
            "DSI_VMCR": {
              "VMT": {
                "bit": 0,
                "description": "Video mode type\nThis field configures the video mode transmission type :\n1x: Burst mode",
                "width": 2
              },
              "LPVSAE": {
                "bit": 8,
                "description": "Low-power vertical sync active enable\nThis bit enables to return to low-power inside the vertical sync time (VSA) period when timing allows."
              },
              "LPVBPE": {
                "bit": 9,
                "description": "Low-power vertical back-porch enable\nThis bit enables to return to low-power inside the vertical back-porch (VBP) period when timing allows."
              },
              "LPVFPE": {
                "bit": 10,
                "description": "Low-power vertical front-porch enable\nThis bit enables to return to low-power inside the vertical front-porch (VFP) period when timing allows."
              },
              "LPVAE": {
                "bit": 11,
                "description": "Low-power vertical active enable\nThis bit enables to return to low-power inside the vertical active (VACT) period when timing allows."
              },
              "LPHBPE": {
                "bit": 12,
                "description": "Low-power horizontal back-porch enable\nThis bit enables the return to low-power inside the horizontal back-porch (HBP) period when timing allows."
              },
              "LPHFPE": {
                "bit": 13,
                "description": "Low-power horizontal front-porch enable\nThis bit enables the return to low-power inside the horizontal front-porch (HFP) period when timing allows."
              },
              "FBTAAE": {
                "bit": 14,
                "description": "Frame bus-turn-around acknowledge enable\nThis bit enables the request for an acknowledge response at the end of a frame."
              },
              "LPCE": {
                "bit": 15,
                "description": "Low-power command enable\nThis bit enables the command transmission only in low-power mode."
              },
              "PGE": {
                "bit": 16,
                "description": "Pattern generator enable\nThis bit enables the video mode pattern generator."
              },
              "PGM": {
                "bit": 20,
                "description": "Pattern generator mode\nThis bit configures the pattern generator mode."
              },
              "PGO": {
                "bit": 24,
                "description": "Pattern generator orientation\nThis bit configures the color bar orientation."
              }
            },
            "DSI_VPCR": {
              "VPSIZE": {
                "bit": 0,
                "description": "Video packet size\nThis field configures the number of pixels in a single video packet.\nFor 18-bit not loosely packed data types, this number must be a multiple of 4.\nFor YCbCr data types, it must be a multiple of 2 as described in the DSI specification.",
                "width": 14
              }
            },
            "DSI_VCCR": {
              "NUMC": {
                "bit": 0,
                "description": "Number of chunks\nThis register configures the number of chunks to be transmitted during a line period (a chunk consists of a video packet and a null packet).\nIf set to 0 or 1, the video line is transmitted in a single packet.\nIf set to 1, the packet is part of a chunk, so a null packet follows it if NPSIZE > 0. Otherwise, multiple chunks are used to transmit each video line.",
                "width": 13
              }
            },
            "DSI_VNPCR": {
              "NPSIZE": {
                "bit": 0,
                "description": "Null packet size\nThis field configures the number of bytes inside a null packet.\nSetting to 0 disables the null packets.",
                "width": 13
              }
            },
            "DSI_VHSACR": {
              "HSA": {
                "bit": 0,
                "description": "Horizontal synchronism active duration\nThis fields configures the horizontal synchronism active period in lane byte clock cycles.",
                "width": 12
              }
            },
            "DSI_VHBPCR": {
              "HBP": {
                "bit": 0,
                "description": "Horizontal back-porch duration\nThis fields configures the horizontal back-porch period in lane byte clock cycles.",
                "width": 12
              }
            },
            "DSI_VLCR": {
              "HLINE": {
                "bit": 0,
                "description": "Horizontal line duration\nThis fields configures the total of the horizontal line period (HSA+HBP+HACT+HFP) counted in lane byte clock cycles.",
                "width": 15
              }
            },
            "DSI_VVSACR": {
              "VSA": {
                "bit": 0,
                "description": "Vertical synchronism active duration\nThis fields configures the vertical synchronism active period measured in number of horizontal lines.",
                "width": 10
              }
            },
            "DSI_VVBPCR": {
              "VBP": {
                "bit": 0,
                "description": "Vertical back-porch duration\nThis fields configures the vertical back-porch period measured in number of horizontal lines.",
                "width": 10
              }
            },
            "DSI_VVFPCR": {
              "VFP": {
                "bit": 0,
                "description": "Vertical front-porch duration\nThis fields configures the vertical front-porch period measured in number of horizontal lines.",
                "width": 10
              }
            },
            "DSI_VVACR": {
              "VA": {
                "bit": 0,
                "description": "Vertical active duration\nThis fields configures the vertical active period measured in number of horizontal lines.",
                "width": 14
              }
            },
            "DSI_LCCR": {
              "CMDSIZE": {
                "bit": 0,
                "description": "Command size\nThis field configures the maximum allowed size for an LTDC write memory command, measured in pixels. Automatic partitioning of data obtained from LTDC is permanently enabled.",
                "width": 16
              }
            },
            "DSI_CMCR": {
              "TEARE": {
                "bit": 0,
                "description": "Tearing effect acknowledge request enable\nThis bit enables the tearing effect acknowledge request:"
              },
              "ARE": {
                "bit": 1,
                "description": "Acknowledge request enable\nThis bit enables the acknowledge request after each packet transmission:"
              },
              "GSW0TX": {
                "bit": 8,
                "description": "Generic short write zero parameters transmission\nThis bit configures the generic short write packet with zero parameters command transmission type:"
              },
              "GSW1TX": {
                "bit": 9,
                "description": "Generic short write one parameters transmission\nThis bit configures the generic short write packet with one parameters command transmission type:"
              },
              "GSW2TX": {
                "bit": 10,
                "description": "Generic short write two parameters transmission\nThis bit configures the generic short write packet with two parameters command transmission type:"
              },
              "GSR0TX": {
                "bit": 11,
                "description": "Generic short read zero parameters transmission\nThis bit configures the generic short read packet with zero parameters command transmission type:"
              },
              "GSR1TX": {
                "bit": 12,
                "description": "Generic short read one parameters transmission\nThis bit configures the generic short read packet with one parameters command transmission type:"
              },
              "GSR2TX": {
                "bit": 13,
                "description": "Generic short read two parameters transmission\nThis bit configures the generic short read packet with two parameters command transmission type:"
              },
              "GLWTX": {
                "bit": 14,
                "description": "Generic long write transmission\nThis bit configures the generic long write packet command transmission type :"
              },
              "DSW0TX": {
                "bit": 16,
                "description": "DCS short write zero parameter transmission\nThis bit configures the DCS short write packet with zero parameter command transmission type:"
              },
              "DSW1TX": {
                "bit": 17,
                "description": "DCS short read one parameter transmission\nThis bit configures the DCS short read packet with one parameter command transmission type:"
              },
              "DSR0TX": {
                "bit": 18,
                "description": "DCS short read zero parameter transmission\nThis bit configures the DCS short read packet with zero parameter command transmission type:"
              },
              "DLWTX": {
                "bit": 19,
                "description": "DCS long write transmission\nThis bit configures the DCS long write packet command transmission type:"
              },
              "MRDPS": {
                "bit": 24,
                "description": "Maximum read packet size\nThis bit configures the maximum read packet size command transmission type:"
              }
            },
            "DSI_GHCR": {
              "DT": {
                "bit": 0,
                "description": "Type\nThis field configures the packet data type of the header packet.",
                "width": 6
              },
              "VCID": {
                "bit": 6,
                "description": "Channel\nThis field configures the virtual channel ID of the header packet.",
                "width": 2
              },
              "WCLSB": {
                "bit": 8,
                "description": "WordCount LSB\nThis field configures the less significant byte of the header packet word count for long packets, or data 0 for short packets.",
                "width": 8
              },
              "WCMSB": {
                "bit": 16,
                "description": "WordCount MSB\nThis field configures the most significant byte of the header packet's word count for long packets, or data 1 for short packets.",
                "width": 8
              }
            },
            "DSI_GPDR": {
              "DATA1": {
                "bit": 0,
                "description": "Payload byte 1\nThis field indicates the byte 1 of the packet payload.",
                "width": 8
              },
              "DATA2": {
                "bit": 8,
                "description": "Payload byte 2\nThis field indicates the byte 2 of the packet payload.",
                "width": 8
              },
              "DATA3": {
                "bit": 16,
                "description": "Payload byte 3\nThis field indicates the byte 3 of the packet payload.",
                "width": 8
              },
              "DATA4": {
                "bit": 24,
                "description": "Payload byte 4\nThis field indicates the byte 4 of the packet payload.",
                "width": 8
              }
            },
            "DSI_GPSR": {
              "CMDFE": {
                "bit": 0,
                "description": "Command FIFO empty\nThis bit indicates the empty status of the generic command FIFO:"
              },
              "CMDFF": {
                "bit": 1,
                "description": "Command FIFO full\nThis bit indicates the full status of the generic command FIFO:"
              },
              "PWRFE": {
                "bit": 2,
                "description": "Payload write FIFO empty\nThis bit indicates the empty status of the generic write payload FIFO:"
              },
              "PWRFF": {
                "bit": 3,
                "description": "Payload write FIFO full\nThis bit indicates the full status of the generic write payload FIFO:"
              },
              "PRDFE": {
                "bit": 4,
                "description": "Payload read FIFO empty\nThis bit indicates the empty status of the generic read payload FIFO:"
              },
              "PRDFF": {
                "bit": 5,
                "description": "Payload read FIFO full\nThis bit indicates the full status of the generic read payload FIFO:"
              },
              "RCB": {
                "bit": 6,
                "description": "Read command busy\nThis bit is set when a read command is issued and cleared when the entire response is stored in the FIFO:"
              },
              "CMDBE": {
                "bit": 16,
                "description": "Command buffer empty\nThis bit indicates the empty status of the generic payload internal buffer:"
              },
              "CMDBF": {
                "bit": 17,
                "description": "Command buffer full\nThis bit indicates the full status of the generic command internal buffer:"
              },
              "PBE": {
                "bit": 18,
                "description": "Payload buffer empty\nThis bit indicates the empty status of the generic payload internal buffer:"
              },
              "PBF": {
                "bit": 19,
                "description": "Payload buffer full\nThis bit indicates the full status of the generic payload internal buffer:"
              }
            },
            "DSI_TCCR0": {
              "LPRX_TOCNT": {
                "bit": 0,
                "description": "Low-power reception timeout counter\nThis field configures the timeout counter that triggers a low-power reception timeout contention detection (measured in TOCKDIV cycles).",
                "width": 16
              },
              "HSTX_TOCNT": {
                "bit": 16,
                "description": "High-speed transmission timeout counter\nThis field configures the timeout counter that triggers a high-speed transmission timeout contention detection (measured in TOCKDIV cycles).\nIf using the non-burst mode and there is no enough time to switch from high-speed to low-power and back in the period from one line data finishing to the next line sync start, the DSI link returns the low-power state once per frame, then configure the TOCKDIV and HSTX_TOCNT to be in accordance with:\nHSTX_TOCNT * lanebyteclkperiod * TOCKDIV \u00e2\u0089\u00a5 the time of one FRAME data transmission *\u00c2\u00a0(1 + 10%)\nIn burst mode, RGB pixel packets are time-compressed, leaving more time during a scan line. Therefore, if in burst mode and there is enough time to switch from high-speed to low-power and back in the period from one line data finishing to the next line sync start, the DSI link can return low-power mode and back in this time interval to save power. For this, configure the TOCKDIV and HSTX_TOCNT to be in accordance with:\nHSTX_TOCNT * lanebyteclkperiod * TOCKDIV \u00e2\u0089\u00a5 the time of one LINE data transmission *\u00c2\u00a0(1\u00c2\u00a0+\u00c2\u00a010%)",
                "width": 16
              }
            },
            "DSI_TCCR1": {
              "HSRD_TOCNT": {
                "bit": 0,
                "description": "High-speed read timeout counter\nThis field sets a period for which the DSI Host keeps the link still, after sending a high-speed read operation. This period is measured in cycles of lanebyteclk. The counting starts when the D-PHY enters the Stop state and causes no interrupts.",
                "width": 16
              }
            },
            "DSI_TCCR2": {
              "LPRD_TOCNT": {
                "bit": 0,
                "description": "Low-power read timeout counter\nThis field sets a period for which the DSI Host keeps the link still, after sending a low-power read operation. This period is measured in cycles of lanebyteclk. The counting starts when the D-PHY enters the Stop state and causes no interrupts.",
                "width": 16
              }
            },
            "DSI_TCCR3": {
              "HSWR_TOCNT": {
                "bit": 0,
                "description": "High-speed write timeout counter\nThis field sets a period for which the DSI Host keeps the link inactive after sending a high-speed write operation. This period is measured in cycles of lanebyteclk. The counting starts when the D-PHY enters the Stop state and causes no interrupts.",
                "width": 16
              },
              "PM": {
                "bit": 24,
                "description": "Presp mode\nWhen set to 1, this bit ensures that the peripheral response timeout caused by HSWR_TOCNT is used only once per LTDC frame in command mode, when both the following conditions are met:\ndpivsync_edpiwms has risen and fallen.\nPackets originated from LTDC in command mode have been transmitted and its FIFO is empty again.\nIn this scenario no non-LTDC command requests are sent to the D-PHY, even if there is traffic from generic interface ready to be sent, making it return to stop state. When it does so, PRESP_TO counter is activated and only when it finishes does the controller send any other traffic that is ready."
              }
            },
            "DSI_TCCR4": {
              "LPWR_TOCNT": {
                "bit": 0,
                "description": "Low-power write timeout counter\nThis field sets a period for which the DSI Host keeps the link still, after sending a low-power write operation. This period is measured in cycles of lanebyteclk. The counting starts when the D-PHY enters the Stop state and causes no interrupts.",
                "width": 16
              }
            },
            "DSI_TCCR5": {
              "BTA_TOCNT": {
                "bit": 0,
                "description": "Bus-turn-around timeout counter\nThis field sets a period for which the DSI Host keeps the link still, after completing a bus-turn-around. This period is measured in cycles of lanebyteclk. The counting starts when the D\u00e2\u0080\u0091PHY enters the Stop state and causes no interrupts.",
                "width": 16
              }
            },
            "DSI_CLCR": {
              "DPCC": {
                "bit": 0,
                "description": "D-PHY clock control\nThis bit controls the D-PHY clock state:"
              },
              "ACR": {
                "bit": 1,
                "description": "Automatic clock lane control\nThis bit enables the automatic mechanism to stop providing clock in the clock lane when time allows."
              }
            },
            "DSI_CLTCR": {
              "LP2HS_TIME": {
                "bit": 0,
                "description": "Low-power to high-speed time\nThis field configures the maximum time that the D-PHY clock lane takes to go from low\u00e2\u0080\u0091power to high-speed transmission measured in lane byte clock cycles.",
                "width": 10
              },
              "HS2LP_TIME": {
                "bit": 16,
                "description": "High-speed to low-power time\nThis field configures the maximum time that the D-PHY clock lane takes to go from high\u00e2\u0080\u0091speed to low-power transmission measured in lane byte clock cycles.",
                "width": 10
              }
            },
            "DSI_DLTCR": {
              "LP2HS_TIME": {
                "bit": 0,
                "description": "Low-power to high-speed time\nThis field configures the maximum time that the D-PHY data lanes take to go from low-power to high-speed transmission measured in lane byte clock cycles.",
                "width": 10
              },
              "HS2LP_TIME": {
                "bit": 16,
                "description": "High-speed to low-power time\nThis field configures the maximum time that the D-PHY data lanes take to go from high-speed to low-power transmission measured in lane byte clock cycles.",
                "width": 10
              }
            },
            "DSI_PCTLR": {
              "DEN": {
                "bit": 1,
                "description": "Digital enable\nWhen set to 0, this bit places the digital section of the D-PHY in the reset state"
              },
              "CKE": {
                "bit": 2,
                "description": "Clock enable\nThis bit enables the D-PHY clock lane module:"
              }
            },
            "DSI_PCONFR": {
              "NL": {
                "bit": 0,
                "description": "Number of lanes\nThis field configures the number of active data lanes:\nOthers: Reserved",
                "width": 2
              },
              "SW_TIME": {
                "bit": 8,
                "description": "Stop wait time\nThis field configures the minimum wait period to request a high-speed transmission after the Stop state.",
                "width": 8
              }
            },
            "DSI_PUCR": {
              "URCL": {
                "bit": 0,
                "description": "ULPS request on clock lane\nULPS mode request on clock lane."
              },
              "UECL": {
                "bit": 1,
                "description": "ULPS exit on clock lane\nULPS mode exit on clock lane."
              },
              "URDL": {
                "bit": 2,
                "description": "ULPS request on data lane\nULPS mode request on all active data lanes."
              },
              "UEDL": {
                "bit": 3,
                "description": "ULPS exit on data lane\nULPS mode exit on all active data lanes."
              }
            },
            "DSI_PTTCR": {
              "TX_TRIG": {
                "bit": 0,
                "description": "Transmission trigger\nEscape mode transmit trigger 0-3.\nOnly one bit of TX_TRIG is asserted at any given time.",
                "width": 4
              }
            },
            "DSI_PSR": {
              "PD": {
                "bit": 1,
                "description": "PHY direction\nThis bit indicates the status of phydirection D-PHY signal."
              },
              "PSSC": {
                "bit": 2,
                "description": "PHY stop state clock lane\nThis bit indicates the status of phystopstateclklane D-PHY signal."
              },
              "UANC": {
                "bit": 3,
                "description": "ULPS active not clock lane\nThis bit indicates the status of ulpsactivenotclklane D-PHY signal."
              },
              "PSS0": {
                "bit": 4,
                "description": "PHY stop state lane 0\nThis bit indicates the status of phystopstate0lane D-PHY signal."
              },
              "UAN0": {
                "bit": 5,
                "description": "ULPS active not lane 1\nThis bit indicates the status of ulpsactivenot0lane D-PHY signal."
              },
              "RUE0": {
                "bit": 6,
                "description": "RX ULPS escape lane 0\nThis bit indicates the status of rxulpsesc0lane D-PHY signal."
              },
              "PSS1": {
                "bit": 7,
                "description": "PHY stop state lane 1\nThis bit indicates the status of phystopstate1lane D-PHY signal."
              },
              "UAN1": {
                "bit": 8,
                "description": "ULPS active not lane 1\nThis bit indicates the status of ulpsactivenot1lane D-PHY signal."
              }
            },
            "DSI_ISR0": {
              "AE0": {
                "bit": 0,
                "description": "Acknowledge error 0\nThis bit retrieves the SoT error from the acknowledge error report."
              },
              "AE1": {
                "bit": 1,
                "description": "Acknowledge error 1\nThis bit retrieves the SoT sync error from the acknowledge error report."
              },
              "AE2": {
                "bit": 2,
                "description": "Acknowledge error 2\nThis bit retrieves the EoT sync error from the acknowledge error report."
              },
              "AE3": {
                "bit": 3,
                "description": "Acknowledge error 3\nThis bit retrieves the escape mode entry command error from the acknowledge error report."
              },
              "AE4": {
                "bit": 4,
                "description": "Acknowledge error 4\nThis bit retrieves the LP transmit sync error from the acknowledge error report."
              },
              "AE5": {
                "bit": 5,
                "description": "Acknowledge error 5\nThis bit retrieves the peripheral timeout error from the acknowledge error report."
              },
              "AE6": {
                "bit": 6,
                "description": "Acknowledge error 6\nThis bit retrieves the false control error from the acknowledge error report."
              },
              "AE7": {
                "bit": 7,
                "description": "Acknowledge error 7\nThis bit retrieves the reserved (specific to the device) from the acknowledge error report."
              },
              "AE8": {
                "bit": 8,
                "description": "Acknowledge error 8\nThis bit retrieves the ECC error, single-bit (detected and corrected) from the acknowledge error report."
              },
              "AE9": {
                "bit": 9,
                "description": "Acknowledge error 9\nThis bit retrieves the ECC error, multi-bit (detected, not corrected) from the acknowledge error report."
              },
              "AE10": {
                "bit": 10,
                "description": "Acknowledge error 10\nThis bit retrieves the checksum error (long packet only) from the acknowledge error report."
              },
              "AE11": {
                "bit": 11,
                "description": "Acknowledge error 11\nThis bit retrieves the not recognized DSI data type from the acknowledge error report."
              },
              "AE12": {
                "bit": 12,
                "description": "Acknowledge error 12\nThis bit retrieves the DSI VC ID Invalid from the acknowledge error report."
              },
              "AE13": {
                "bit": 13,
                "description": "Acknowledge error 13\nThis bit retrieves the invalid transmission length from the acknowledge error report."
              },
              "AE14": {
                "bit": 14,
                "description": "Acknowledge error 14\nThis bit retrieves the reserved (specific to the device) from the acknowledge error report."
              },
              "AE15": {
                "bit": 15,
                "description": "Acknowledge error 15\nThis bit retrieves the DSI protocol violation from the acknowledge error report."
              },
              "PE0": {
                "bit": 16,
                "description": "PHY error 0\nThis bit indicates the ErrEsc escape entry error from lane 0."
              },
              "PE1": {
                "bit": 17,
                "description": "PHY error 1\nThis bit indicates the ErrSyncEsc low-power transmission synchronization error from lane 0."
              },
              "PE2": {
                "bit": 18,
                "description": "PHY error 2\nThis bit indicates the ErrControl error from lane 0."
              },
              "PE3": {
                "bit": 19,
                "description": "PHY error 3\nThis bit indicates the LP0 contention error ErrContentionLP0 from lane 0."
              },
              "PE4": {
                "bit": 20,
                "description": "PHY error 4\nThis bit indicates the LP1 contention error ErrContentionLP1 from lane 0."
              }
            },
            "DSI_ISR1": {
              "TOHSTX": {
                "bit": 0,
                "description": "Timeout high-speed transmission\nThis bit indicates that the high-speed transmission timeout counter reached the end and contention is detected."
              },
              "TOLPRX": {
                "bit": 1,
                "description": "Timeout low-power reception\nThis bit indicates that the low-power reception timeout counter reached the end and contention is detected."
              },
              "ECCSE": {
                "bit": 2,
                "description": "ECC single-bit error\nThis bit indicates that the ECC single error is detected and corrected in a received packet."
              },
              "ECCME": {
                "bit": 3,
                "description": "ECC multi-bit error\nThis bit indicates that the ECC multiple error is detected in a received packet."
              },
              "CRCE": {
                "bit": 4,
                "description": "CRC error\nThis bit indicates that the CRC error is detected in the received packet payload."
              },
              "PSE": {
                "bit": 5,
                "description": "Packet size error\nThis bit indicates that the packet size error is detected during the packet reception."
              },
              "EOTPE": {
                "bit": 6,
                "description": "EoTp error\nThis bit indicates that the EoTp packet is not received at the end of the incoming peripheral transmission."
              },
              "LPWRE": {
                "bit": 7,
                "description": "LTDC payload write error\nThis bit indicates that during a DPI pixel line storage, the payload FIFO becomes full and the data stored is corrupted."
              },
              "GCWRE": {
                "bit": 8,
                "description": "Generic command write error\nThis bit indicates that the system tried to write a command through the generic interface and the FIFO is full. Therefore, the command is not written."
              },
              "GPWRE": {
                "bit": 9,
                "description": "Generic payload write error\nThis bit indicates that the system tried to write a payload data through the generic interface and the FIFO is full. Therefore, the payload is not written."
              },
              "GPTXE": {
                "bit": 10,
                "description": "Generic payload transmit error\nThis bit indicates that during a generic interface packet build, the payload FIFO becomes empty and corrupt data is sent."
              },
              "GPRDE": {
                "bit": 11,
                "description": "Generic payload read error\nThis bit indicates that during a DCS read data, the payload FIFO becomes empty and the data sent to the interface is corrupted."
              },
              "GPRXE": {
                "bit": 12,
                "description": "Generic payload receive error\nThis bit indicates that during a generic interface packet read back, the payload FIFO becomes full and the received data is corrupted."
              },
              "PBUE": {
                "bit": 19,
                "description": "Payload buffer underflow error\nThis bit indicates that underflow has occurred when reading payload to build DSI packet for video mode."
              }
            },
            "DSI_IER0": {
              "AE0IE": {
                "bit": 0,
                "description": "Acknowledge error 0 interrupt enable\nThis bit enables the interrupt generation on acknowledge error 0."
              },
              "AE1IE": {
                "bit": 1,
                "description": "Acknowledge error 1 interrupt enable\nThis bit enables the interrupt generation on acknowledge error 1."
              },
              "AE2IE": {
                "bit": 2,
                "description": "Acknowledge error 2 interrupt enable\nThis bit enables the interrupt generation on acknowledge error 2."
              },
              "AE3IE": {
                "bit": 3,
                "description": "Acknowledge error 3 interrupt enable\nThis bit enables the interrupt generation on acknowledge error 3."
              },
              "AE4IE": {
                "bit": 4,
                "description": "Acknowledge error 4 interrupt enable\nThis bit enables the interrupt generation on acknowledge error 4."
              },
              "AE5IE": {
                "bit": 5,
                "description": "Acknowledge error 5 interrupt enable\nThis bit enables the interrupt generation on acknowledge error 5."
              },
              "AE6IE": {
                "bit": 6,
                "description": "Acknowledge error 6 interrupt enable\nThis bit enables the interrupt generation on acknowledge error 6."
              },
              "AE7IE": {
                "bit": 7,
                "description": "Acknowledge error 7 interrupt enable\nThis bit enables the interrupt generation on acknowledge error 7."
              },
              "AE8IE": {
                "bit": 8,
                "description": "Acknowledge error 8 interrupt enable\nThis bit enables the interrupt generation on acknowledge error 8."
              },
              "AE9IE": {
                "bit": 9,
                "description": "Acknowledge error 9 interrupt enable\nThis bit enables the interrupt generation on acknowledge error 9."
              },
              "AE10IE": {
                "bit": 10,
                "description": "Acknowledge error 10 interrupt enable\nThis bit enables the interrupt generation on acknowledge error 10."
              },
              "AE11IE": {
                "bit": 11,
                "description": "Acknowledge error 11 interrupt enable\nThis bit enables the interrupt generation on acknowledge error 11."
              },
              "AE12IE": {
                "bit": 12,
                "description": "Acknowledge error 12 interrupt enable\nThis bit enables the interrupt generation on acknowledge error 12."
              },
              "AE13IE": {
                "bit": 13,
                "description": "Acknowledge error 13 interrupt enable\nThis bit enables the interrupt generation on acknowledge error 13."
              },
              "AE14IE": {
                "bit": 14,
                "description": "Acknowledge error 14 interrupt enable\nThis bit enables the interrupt generation on acknowledge error 14."
              },
              "AE15IE": {
                "bit": 15,
                "description": "Acknowledge error 15 interrupt enable\nThis bit enables the interrupt generation on acknowledge error 15."
              },
              "PE0IE": {
                "bit": 16,
                "description": "PHY error 0 interrupt enable\nThis bit enables the interrupt generation on PHY error 0."
              },
              "PE1IE": {
                "bit": 17,
                "description": "PHY error 1 interrupt enable\nThis bit enables the interrupt generation on PHY error 1."
              },
              "PE2IE": {
                "bit": 18,
                "description": "PHY error 2 interrupt enable\nThis bit enables the interrupt generation on PHY error 2."
              },
              "PE3IE": {
                "bit": 19,
                "description": "PHY error 3 interrupt enable\nThis bit enables the interrupt generation on PHY error 4."
              },
              "PE4IE": {
                "bit": 20,
                "description": "PHY error 4 interrupt enable\nThis bit enables the interrupt generation on PHY error 4."
              }
            },
            "DSI_IER1": {
              "TOHSTXIE": {
                "bit": 0,
                "description": "Timeout high-speed transmission interrupt enable\nThis bit enables the interrupt generation on timeout high-speed transmission ."
              },
              "TOLPRXIE": {
                "bit": 1,
                "description": "Timeout low-power reception interrupt enable\nThis bit enables the interrupt generation on timeout low-power reception."
              },
              "ECCSEIE": {
                "bit": 2,
                "description": "ECC single-bit error interrupt enable\nThis bit enables the interrupt generation on ECC single-bit error."
              },
              "ECCMEIE": {
                "bit": 3,
                "description": "ECC multi-bit error interrupt enable\nThis bit enables the interrupt generation on ECC multi-bit error."
              },
              "CRCEIE": {
                "bit": 4,
                "description": "CRC error interrupt enable\nThis bit enables the interrupt generation on CRC error."
              },
              "PSEIE": {
                "bit": 5,
                "description": "Packet size error interrupt enable\nThis bit enables the interrupt generation on packet size error."
              },
              "EOTPEIE": {
                "bit": 6,
                "description": "EoTp error interrupt enable\nThis bit enables the interrupt generation on EoTp error."
              },
              "LPWREIE": {
                "bit": 7,
                "description": "LTDC payload write error interrupt enable\nThis bit enables the interrupt generation on LTDC payload write error."
              },
              "GCWREIE": {
                "bit": 8,
                "description": "Generic command write error interrupt enable\nThis bit enables the interrupt generation on generic command write error."
              },
              "GPWREIE": {
                "bit": 9,
                "description": "Generic payload write error interrupt enable\nThis bit enables the interrupt generation on generic payload write error."
              },
              "GPTXEIE": {
                "bit": 10,
                "description": "Generic payload transmit error interrupt enable\nThis bit enables the interrupt generation on generic payload transmit error."
              },
              "GPRDEIE": {
                "bit": 11,
                "description": "Generic payload read error interrupt enable\nThis bit enables the interrupt generation on generic payload read error."
              },
              "GPRXEIE": {
                "bit": 12,
                "description": "Generic payload receive error interrupt enable\nThis bit enables the interrupt generation on generic payload receive error."
              },
              "PBUEIE": {
                "bit": 19,
                "description": "Payload buffer underflow error interrupt enable\nThis bit enables the interrupt generation on payload buffer underflow error."
              }
            },
            "DSI_FIR0": {
              "FAE0": {
                "bit": 0,
                "description": "Force acknowledge error 0\nWriting one to this bit forces an acknowledge error 0."
              },
              "FAE1": {
                "bit": 1,
                "description": "Force acknowledge error 1\nWriting one to this bit forces an acknowledge error 1."
              },
              "FAE2": {
                "bit": 2,
                "description": "Force acknowledge error 2\nWriting one to this bit forces an acknowledge error 2."
              },
              "FAE3": {
                "bit": 3,
                "description": "Force acknowledge error 3\nWriting one to this bit forces an acknowledge error 3."
              },
              "FAE4": {
                "bit": 4,
                "description": "Force acknowledge error 4\nWriting one to this bit forces an acknowledge error 4."
              },
              "FAE5": {
                "bit": 5,
                "description": "Force acknowledge error 5\nWriting one to this bit forces an acknowledge error 5."
              },
              "FAE6": {
                "bit": 6,
                "description": "Force acknowledge error 6\nWriting one to this bit forces an acknowledge error 6."
              },
              "FAE7": {
                "bit": 7,
                "description": "Force acknowledge error 7\nWriting one to this bit forces an acknowledge error 7."
              },
              "FAE8": {
                "bit": 8,
                "description": "Force acknowledge error 8\nWriting one to this bit forces an acknowledge error 8."
              },
              "FAE9": {
                "bit": 9,
                "description": "Force acknowledge error 9\nWriting one to this bit forces an acknowledge error 9."
              },
              "FAE10": {
                "bit": 10,
                "description": "Force acknowledge error 10\nWriting one to this bit forces an acknowledge error 10."
              },
              "FAE11": {
                "bit": 11,
                "description": "Force acknowledge error 11\nWriting one to this bit forces an acknowledge error 11."
              },
              "FAE12": {
                "bit": 12,
                "description": "Force acknowledge error 12\nWriting one to this bit forces an acknowledge error 12."
              },
              "FAE13": {
                "bit": 13,
                "description": "Force acknowledge error 13\nWriting one to this bit forces an acknowledge error 13."
              },
              "FAE14": {
                "bit": 14,
                "description": "Force acknowledge error 14\nWriting one to this bit forces an acknowledge error 14."
              },
              "FAE15": {
                "bit": 15,
                "description": "Force acknowledge error 15\nWriting one to this bit forces an acknowledge error 15."
              },
              "FPE0": {
                "bit": 16,
                "description": "Force PHY error 0\nWriting one to this bit forces a PHY error 0."
              },
              "FPE1": {
                "bit": 17,
                "description": "Force PHY error 1\nWriting one to this bit forces a PHY error 1."
              },
              "FPE2": {
                "bit": 18,
                "description": "Force PHY error 2\nWriting one to this bit forces a PHY error 2."
              },
              "FPE3": {
                "bit": 19,
                "description": "Force PHY error 3\nWriting one to this bit forces a PHY error 3."
              },
              "FPE4": {
                "bit": 20,
                "description": "Force PHY error 4\nWriting one to this bit forces a PHY error 4."
              }
            },
            "DSI_FIR1": {
              "FTOHSTX": {
                "bit": 0,
                "description": "Force timeout high-speed transmission\nWriting one to this bit forces a timeout high-speed transmission."
              },
              "FTOLPRX": {
                "bit": 1,
                "description": "Force timeout low-power reception\nWriting one to this bit forces a timeout low-power reception."
              },
              "FECCSE": {
                "bit": 2,
                "description": "Force ECC single-bit error\nWriting one to this bit forces a ECC single-bit error."
              },
              "FECCME": {
                "bit": 3,
                "description": "Force ECC multi-bit error\nWriting one to this bit forces a ECC multi-bit error."
              },
              "FCRCE": {
                "bit": 4,
                "description": "Force CRC error\nWriting one to this bit forces a CRC error."
              },
              "FPSE": {
                "bit": 5,
                "description": "Force packet size error\nWriting one to this bit forces a packet size error."
              },
              "FEOTPE": {
                "bit": 6,
                "description": "Force EoTp error\nWriting one to this bit forces a EoTp error."
              },
              "FLPWRE": {
                "bit": 7,
                "description": "Force LTDC payload write error\nWriting one to this bit forces a LTDC payload write error."
              },
              "FGCWRE": {
                "bit": 8,
                "description": "Force generic command write error\nWriting one to this bit forces a generic command write error."
              },
              "FGPWRE": {
                "bit": 9,
                "description": "Force generic payload write error\nWriting one to this bit forces a generic payload write error."
              },
              "FGPTXE": {
                "bit": 10,
                "description": "Force generic payload transmit error\nWriting one to this bit forces a generic payload transmit error."
              },
              "FGPRDE": {
                "bit": 11,
                "description": "Force generic payload read error\nWriting one to this bit forces a generic payload read error."
              },
              "FGPRXE": {
                "bit": 12,
                "description": "Force generic payload receive error\nWriting one to this bit forces a generic payload receive error."
              },
              "FPBUE": {
                "bit": 19,
                "description": "Force payload buffer underflow error\nWriting one to this bit forces a payload undrflow error."
              }
            },
            "DSI_DLTRCR": {
              "MRD_TIME": {
                "bit": 0,
                "description": "Maximum read time\nThis field configures the maximum time required to perform a read command in lane byte clock cycles. This register can only be modified when no read command is in progress.",
                "width": 15
              }
            },
            "DSI_VSCR": {
              "EN": {
                "bit": 0,
                "description": "Enable\nWhen set to 1, DSI Host LTDC interface receives the active configuration from the auxiliary registers.\nWhen this bit is set along with the UR bit, the auxiliary registers are automatically updated."
              },
              "UR": {
                "bit": 8,
                "description": "Update register\nWhen set to 1, the LTDC registers are copied to the auxiliary registers. After copying, this bit is auto cleared."
              }
            },
            "DSI_LCVCIDR": {
              "VCID": {
                "bit": 0,
                "description": "Virtual channel ID\nThis field returns the virtual channel ID for the LTDC interface.",
                "width": 2
              }
            },
            "DSI_LCCCR": {
              "COLC": {
                "bit": 0,
                "description": "Color coding\nThis field returns the current LTDC interface color coding.\n0110-1111: reserved\nIf LTDC interface in command mode is chosen and currently works in the command mode (CMDM=1), then 0110-1111: 24-bit",
                "width": 4
              },
              "LPE": {
                "bit": 8,
                "description": "Loosely packed enable\nThis bit returns the current state of the loosely packed variant to 18-bit configurations."
              }
            },
            "DSI_LPMCCR": {
              "VLPSIZE": {
                "bit": 0,
                "description": "VACT largest packet size\nThis field returns the current size, in bytes, of the largest packet that can fit in a line during VACT regions, for the transmission of commands in low-power mode.",
                "width": 8
              },
              "LPSIZE": {
                "bit": 16,
                "description": "Largest packet size\nThis field is returns the current size, in bytes, of the largest packet that can fit in a line during VSA, VBP and VFP regions, for the transmission of commands in low-power mode.",
                "width": 8
              }
            },
            "DSI_VMCCR": {
              "VMT": {
                "bit": 0,
                "description": "Video mode type\nThis field returns the current video mode transmission type:\n1x: Burst mode",
                "width": 2
              },
              "LPVSAE": {
                "bit": 2,
                "description": "Low-power vertical sync time enable\nThis bit returns the current state of return to low-power inside the vertical sync time (VSA) period when timing allows."
              },
              "LPVBPE": {
                "bit": 3,
                "description": "Low-power vertical back-porch enable\nThis bit returns the current state of return to low-power inside the vertical back-porch (VBP) period when timing allows."
              },
              "LPVFPE": {
                "bit": 4,
                "description": "Low-power vertical front-porch enable\nThis bit returns the current state of return to low-power inside the vertical front-porch (VFP) period when timing allows."
              },
              "LPVAE": {
                "bit": 5,
                "description": "Low-power vertical active enable\nThis bit returns the current state of return to low-power inside the vertical active (VACT) period when timing allows."
              },
              "LPHBPE": {
                "bit": 6,
                "description": "Low-power horizontal back-porch enable\nThis bit returns the current state of return to low-power inside the horizontal back-porch (HBP) period when timing allows."
              },
              "LPHFE": {
                "bit": 7,
                "description": "Low-power horizontal front-porch enable\nThis bit returns the current state of return to low-power inside the horizontal front-porch (HFP) period when timing allows."
              },
              "FBTAAE": {
                "bit": 8,
                "description": "Frame BTA acknowledge enable\nThis bit returns the current state of request for an acknowledge response at the end of a frame."
              },
              "LPCE": {
                "bit": 9,
                "description": "Low-power command enable\nThis bit returns the current command transmission state in low-power mode."
              }
            },
            "DSI_VPCCR": {
              "VPSIZE": {
                "bit": 0,
                "description": "Video packet size\nThis field returns the number of pixels in a single video packet.",
                "width": 14
              }
            },
            "DSI_VCCCR": {
              "NUMC": {
                "bit": 0,
                "description": "Number of chunks\nThis field returns the number of chunks being transmitted during a line period.",
                "width": 13
              }
            },
            "DSI_VNPCCR": {
              "NPSIZE": {
                "bit": 0,
                "description": "Null packet size\nThis field returns the number of bytes inside a null packet.",
                "width": 13
              }
            },
            "DSI_VHSACCR": {
              "HSA": {
                "bit": 0,
                "description": "Horizontal synchronism active duration\nThis fields returns the horizontal synchronism active period in lane byte clock cycles.",
                "width": 12
              }
            },
            "DSI_VHBPCCR": {
              "HBP": {
                "bit": 0,
                "description": "Horizontal back-porch duration\nThis field returns the horizontal back-porch period in lane byte clock cycles.",
                "width": 12
              }
            },
            "DSI_VLCCR": {
              "HLINE": {
                "bit": 0,
                "description": "Horizontal line duration\nThis field returns the current total of the horizontal line period (HSA+HBP+HACT+HFP) counted in lane byte clock cycles.",
                "width": 15
              }
            },
            "DSI_VVSACCR": {
              "VSA": {
                "bit": 0,
                "description": "Vertical synchronism active duration\nThis field returns the current vertical synchronism active period measured in number of horizontal lines.",
                "width": 10
              }
            },
            "DSI_VVBPCCR": {
              "VBP": {
                "bit": 0,
                "description": "Vertical back-porch duration\nThis field returns the current vertical back-porch period measured in number of horizontal lines.",
                "width": 10
              }
            },
            "DSI_VVFPCCR": {
              "VFP": {
                "bit": 0,
                "description": "Vertical front-porch duration\nThis field returns the current vertical front-porch period measured in number of horizontal lines.",
                "width": 10
              }
            },
            "DSI_VVACCR": {
              "VA": {
                "bit": 0,
                "description": "Vertical active duration\nThis field returns the current vertical active period measured in number of horizontal lines.",
                "width": 14
              }
            },
            "DSI_FBSR": {
              "VCWFE": {
                "bit": 0,
                "description": "Video mode command write FIFO empty\nThis bit indicates the empty status of the video mode write command FIFO:"
              },
              "VCWFF": {
                "bit": 1,
                "description": "Video mode command write FIFO full\nThis bit indicates the full status of the video mode write command FIFO:"
              },
              "VPWFE": {
                "bit": 2,
                "description": "Video mode payload write FIFO empty\nThis bit indicates the empty status of the video mode write payload FIFO:"
              },
              "VPWFF": {
                "bit": 3,
                "description": "Video mode payload write FIFO full\nThis bit indicates the full status of the video mode write payload FIFO:"
              },
              "ACWFE": {
                "bit": 4,
                "description": "Adapted command mode command write FIFO empty\nThis bit indicates the empty status of the adapted command mode write command FIFO:"
              },
              "ACWFF": {
                "bit": 5,
                "description": "Adapted command mode command write FIFO full\nThis bit indicates the full status of the adapted command mode write command FIFO:"
              },
              "APWFE": {
                "bit": 6,
                "description": "Adapted command mode payload write FIFO empty\nThis bit indicates the empty status of the adapted command mode write payload FIFO:"
              },
              "APWFF": {
                "bit": 7,
                "description": "Adapted command mode payload write FIFO full\nThis bit indicates the full status of the adapted command mode write payload FIFO:"
              },
              "VPBE": {
                "bit": 16,
                "description": "Video mode payload buffer empty\nThis bit indicates the empty status of the video mode payload internal buffer:"
              },
              "VPBF": {
                "bit": 17,
                "description": "Video mode payload buffer full\nThis bit indicates the full status of the video mode payload internal buffer:"
              },
              "ACBE": {
                "bit": 20,
                "description": "Adapted command mode command buffer empty\nThis bit indicates the empty status of the adapted command mode command internal\nbuffer:"
              },
              "ACBF": {
                "bit": 21,
                "description": "Adapted command mode command buffer full\nThis bit indicates the full status of the adapted command mode command internal\nbuffer:"
              },
              "APBE": {
                "bit": 22,
                "description": "Adapted command mode payload buffer empty\nThis bit indicates the empty status of the adapted command mode payload internal\nbuffer:"
              },
              "APBF": {
                "bit": 23,
                "description": "Adapted command mode payload buffer full\nThis bit indicates the full status of the adapted command mode payload internal buffer:"
              }
            },
            "DSI_WCFGR": {
              "DSIM": {
                "bit": 0,
                "description": "DSI mode\nThis bit selects the mode for the video transmission.\nThis bit must only be changed when DSI Host is stopped (DSI_CR.EN = 0)."
              },
              "COLMUX": {
                "bit": 1,
                "description": "Color multiplexing\nThis bit selects the color multiplexing used by DSI Host.\nThis field must only be changed when DSI is stopped (DSI_WCR.DSIEN = 0 and DSI_CR.EN\u00c2\u00a0=\u00c2\u00a00).",
                "width": 3
              },
              "TESRC": {
                "bit": 4,
                "description": "TE source\nThis bit selects the tearing effect (TE) source.\nThis bit must only be changed when DSI Host is stopped (DSI_CR.EN = 0)."
              },
              "TEPOL": {
                "bit": 5,
                "description": "TE polarity\nThis bit selects the polarity of the external pin tearing effect (TE) source.\nThis bit must only be changed when DSI Host is stopped (DSI_CR.EN = 0)."
              },
              "AR": {
                "bit": 6,
                "description": "Automatic refresh\nThis bit selects the refresh mode in DBI mode.\nThis bit must only be changed when DSI Host is stopped (DSI_CR.EN = 0)."
              },
              "VSPOL": {
                "bit": 7,
                "description": "VSync polarity\nThis bit selects the VSync edge on which the LTDC is halted.\nThis bit must only be changed when DSI is stopped (DSI_WCR.DSIEN = 0 and DSI_CR.EN\u00c2\u00a0=\u00c2\u00a00)."
              }
            },
            "DSI_WCR": {
              "COLM": {
                "bit": 0,
                "description": "Color mode\nThis bit controls the display color mode in video mode."
              },
              "SHTDN": {
                "bit": 1,
                "description": "Shutdown\nThis bit controls the display shutdown in video mode."
              },
              "LTDCEN": {
                "bit": 2,
                "description": "LTDC enable\nThis bit enables the LTDC for a frame transfer in adapted command mode."
              },
              "DSIEN": {
                "bit": 3,
                "description": "DSI enable\nThis bit enables the DSI Wrapper."
              }
            },
            "DSI_WIER": {
              "TEIE": {
                "bit": 0,
                "description": "Tearing effect interrupt enable\nThis bit enables the tearing effect interrupt."
              },
              "ERIE": {
                "bit": 1,
                "description": "End of refresh interrupt enable\nThis bit enables the end of refresh interrupt."
              },
              "PLLLIE": {
                "bit": 9,
                "description": "PLL lock interrupt enable\nThis bit enables the PLL lock interrupt."
              },
              "PLLUIE": {
                "bit": 10,
                "description": "PLL unlock interrupt enable\nThis bit enables the PLL unlock interrupt."
              }
            },
            "DSI_WISR": {
              "TEIF": {
                "bit": 0,
                "description": "Tearing effect interrupt flag\nThis bit is set when a tearing effect event occurs."
              },
              "ERIF": {
                "bit": 1,
                "description": "End of refresh interrupt flag\nThis bit is set when the transfer of a frame in adapted command mode is finished."
              },
              "BUSY": {
                "bit": 2,
                "description": "Busy flag\nThis bit is set when the transfer of a frame in adapted command mode is ongoing."
              },
              "PLLLS": {
                "bit": 8,
                "description": "PLL lock status\nThis bit is set when the PLL is locked and cleared when it is unlocked."
              },
              "PLLLIF": {
                "bit": 9,
                "description": "PLL lock interrupt flag\nThis bit is set when the PLL becomes locked."
              },
              "PLLUIF": {
                "bit": 10,
                "description": "PLL unlock interrupt flag\nThis bit is set when the PLL becomes unlocked."
              }
            },
            "DSI_WIFCR": {
              "CTEIF": {
                "bit": 0,
                "description": "Clear tearing effect interrupt flag\nWrite 1 clears the TEIF flag in the DSI_WSR register."
              },
              "CERIF": {
                "bit": 1,
                "description": "Clear end of refresh interrupt flag\nWrite 1 clears the ERIF flag in the DSI_WSR register."
              },
              "CPLLLIF": {
                "bit": 9,
                "description": "Clear PLL lock interrupt flag\nWrite 1 clears the PLLLIF flag in the DSI_WSR register."
              },
              "CPLLUIF": {
                "bit": 10,
                "description": "Clear PLL unlock interrupt flag\nWrite 1 clears the PLLUIF flag in the DSI_WSR register."
              }
            },
            "DSI_WPCR0": {
              "SWCL": {
                "bit": 6,
                "description": "Swap clock lane pins\nThis bit swaps the pins on clock lane."
              },
              "SWDL0": {
                "bit": 7,
                "description": "Swap data lane 0 pins\nThis bit swaps the pins on data lane 0."
              },
              "SWDL1": {
                "bit": 8,
                "description": "Swap data lane 1 pins\nThis bit swaps the pins on clock lane."
              },
              "FTXSMCL": {
                "bit": 12,
                "description": "Force in TX Stop mode the clock lane\nThis bit forces the clock lane in TX stop mode. It is used to initialize a lane module in transmit mode. It causes the lane module to immediately jump to transmit control mode and to begin transmitting a stop state (LP-11). It can be used to go back in TX mode after a wrong BTA sequence."
              },
              "FTXSMDL": {
                "bit": 13,
                "description": "Force in TX Stop mode the data lanes\nThis bit forces the data lanes in TX stop mode. It is used to initialize a lane module in transmit mode. It causes the lane module to immediately jump to transmit control mode and to begin transmitting a stop state (LP-11). It can be used to go back in TX mode after a wrong BTA sequence."
              }
            },
            "DSI_WRPCR": {
              "PLLEN": {
                "bit": 0,
                "description": "PLL enable\nThis bit enables the D-PHY PLL."
              },
              "NDIV": {
                "bit": 2,
                "description": "PLL loop division factor\nThis field configures the PLL loop division factor.\n2: PLL loop divided by 2x2\n...\n511: PLL loop divided by 511x2",
                "width": 9
              },
              "IDF": {
                "bit": 11,
                "description": "PLL input division factor\nThis field configures the PLL input division factor.\n2: PLL input divided by 2\n...\n511: PLL input divided by 511",
                "width": 9
              },
              "ODF": {
                "bit": 20,
                "description": "PLL output division factor\nThis field configures the PLL output division factor.\n2: PLL output divided by 2\n...\n511: PLL output divided by 511",
                "width": 9
              }
            },
            "DSI_BCFGR": {
              "PWRUP": {
                "bit": 6,
                "description": "Power-up\nThis bit powers-up the reference bias for the MIPI D-PHY"
              }
            },
            "DSI_DPCBCR": {
              "BC": {
                "bit": 3,
                "description": "Band control\nThis field selects the frequency band used by the D-PHY.\nOthers: Reserved",
                "width": 5
              }
            },
            "DSI_DPCSRCR": {
              "SRC": {
                "bit": 0,
                "description": "Slew rate control\nThis field selects the slew rate for HS-TX speed.\nOthers: Reserved",
                "width": 8
              }
            },
            "DSI_DPDL0BCR": {
              "BC": {
                "bit": 0,
                "description": "Band control\nThis field selects the frequency band used by the D-PHY.\nOthers: Reserved",
                "width": 5
              }
            },
            "DSI_DPDL0SRCR": {
              "SRC": {
                "bit": 0,
                "description": "Slew rate control\nThis field selects the slew rate for HS-TX speed.\nOthers: Reserved",
                "width": 8
              }
            },
            "DSI_DPDL1BCR": {
              "BC": {
                "bit": 0,
                "description": "Band control\nThis field selects the frequency band used by the D-PHY.\nOthers: Reserved",
                "width": 5
              }
            },
            "DSI_DPDL1SRCR": {
              "SRC": {
                "bit": 0,
                "description": "Slew rate control\nThis field selects the slew rate for HS-TX speed.\nOthers: Reserved",
                "width": 8
              }
            }
          }
        },
        "EXTI": {
          "instances": [
            {
              "name": "EXTI",
              "base": "0x46022000",
              "irq": 1
            }
          ],
          "registers": {
            "EXTI_RTSR1": {
              "offset": "0x00",
              "size": 32,
              "description": "EXTI rising trigger selection register"
            },
            "EXTI_FTSR1": {
              "offset": "0x04",
              "size": 32,
              "description": "EXTI falling trigger selection register"
            },
            "EXTI_SWIER1": {
              "offset": "0x08",
              "size": 32,
              "description": "EXTI software interrupt event register"
            },
            "EXTI_RPR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "EXTI rising edge pending register"
            },
            "EXTI_FPR1": {
              "offset": "0x10",
              "size": 32,
              "description": "EXTI falling edge pending register"
            },
            "EXTI_SECCFGR1": {
              "offset": "0x14",
              "size": 32,
              "description": "EXTI security configuration register"
            },
            "EXTI_PRIVCFGR1": {
              "offset": "0x18",
              "size": 32,
              "description": "EXTI privilege configuration register"
            },
            "EXTI_EXTICR1": {
              "offset": "0x60",
              "size": 32,
              "description": "EXTI external interrupt selection register"
            },
            "EXTI_EXTICR2": {
              "offset": "0x64",
              "size": 32,
              "description": "EXTI external interrupt selection register"
            },
            "EXTI_EXTICR3": {
              "offset": "0x68",
              "size": 32,
              "description": "EXTI external interrupt selection register"
            },
            "EXTI_EXTICR4": {
              "offset": "0x6C",
              "size": 32,
              "description": "EXTI external interrupt selection register"
            },
            "EXTI_LOCKR": {
              "offset": "0x70",
              "size": 32,
              "description": "EXTI lock register"
            },
            "EXTI_IMR1": {
              "offset": "0x80",
              "size": 32,
              "description": "EXTI CPU wake-up with interrupt mask register"
            },
            "EXTI_EMR1": {
              "offset": "0x84",
              "size": 32,
              "description": "EXTI CPU wake-up with event mask register"
            }
          },
          "bits": {
            "EXTI_RTSR1": {
              "RT0": {
                "bit": 0,
                "description": "Rising trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RTx can only be accessed with privileged access. Unprivileged write to this bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "RT1": {
                "bit": 1,
                "description": "Rising trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RTx can only be accessed with privileged access. Unprivileged write to this bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "RT2": {
                "bit": 2,
                "description": "Rising trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RTx can only be accessed with privileged access. Unprivileged write to this bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "RT3": {
                "bit": 3,
                "description": "Rising trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RTx can only be accessed with privileged access. Unprivileged write to this bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "RT4": {
                "bit": 4,
                "description": "Rising trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RTx can only be accessed with privileged access. Unprivileged write to this bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "RT5": {
                "bit": 5,
                "description": "Rising trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RTx can only be accessed with privileged access. Unprivileged write to this bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "RT6": {
                "bit": 6,
                "description": "Rising trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RTx can only be accessed with privileged access. Unprivileged write to this bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "RT7": {
                "bit": 7,
                "description": "Rising trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RTx can only be accessed with privileged access. Unprivileged write to this bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "RT8": {
                "bit": 8,
                "description": "Rising trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RTx can only be accessed with privileged access. Unprivileged write to this bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "RT9": {
                "bit": 9,
                "description": "Rising trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RTx can only be accessed with privileged access. Unprivileged write to this bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "RT10": {
                "bit": 10,
                "description": "Rising trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RTx can only be accessed with privileged access. Unprivileged write to this bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "RT11": {
                "bit": 11,
                "description": "Rising trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RTx can only be accessed with privileged access. Unprivileged write to this bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "RT12": {
                "bit": 12,
                "description": "Rising trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RTx can only be accessed with privileged access. Unprivileged write to this bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "RT13": {
                "bit": 13,
                "description": "Rising trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RTx can only be accessed with privileged access. Unprivileged write to this bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "RT14": {
                "bit": 14,
                "description": "Rising trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RTx can only be accessed with privileged access. Unprivileged write to this bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "RT15": {
                "bit": 15,
                "description": "Rising trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RTx can only be accessed with privileged access. Unprivileged write to this bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "RT16": {
                "bit": 16,
                "description": "Rising trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RTx can only be accessed with privileged access. Unprivileged write to this bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "RT17": {
                "bit": 17,
                "description": "Rising trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RTx can only be accessed with privileged access. Unprivileged write to this bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "RT18": {
                "bit": 18,
                "description": "Rising trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RTx can only be accessed with privileged access. Unprivileged write to this bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "RT19": {
                "bit": 19,
                "description": "Rising trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RTx can only be accessed with privileged access. Unprivileged write to this bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "RT20": {
                "bit": 20,
                "description": "Rising trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RTx can only be accessed with privileged access. Unprivileged write to this bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "RT21": {
                "bit": 21,
                "description": "Rising trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RTx can only be accessed with privileged access. Unprivileged write to this bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "RT22": {
                "bit": 22,
                "description": "Rising trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RTx can only be accessed with privileged access. Unprivileged write to this bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "RT23": {
                "bit": 23,
                "description": "Rising trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RTx can only be accessed with privileged access. Unprivileged write to this bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "RT24": {
                "bit": 24,
                "description": "Rising trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RTx can only be accessed with privileged access. Unprivileged write to this bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "RT25": {
                "bit": 25,
                "description": "Rising trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RTx can only be accessed with privileged access. Unprivileged write to this bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              }
            },
            "EXTI_FTSR1": {
              "FT0": {
                "bit": 0,
                "description": "Falling trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed with secure access. Non-secure write to this FTx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FTx can only be accessed with privileged access. Unprivileged write to this FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FT1": {
                "bit": 1,
                "description": "Falling trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed with secure access. Non-secure write to this FTx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FTx can only be accessed with privileged access. Unprivileged write to this FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FT2": {
                "bit": 2,
                "description": "Falling trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed with secure access. Non-secure write to this FTx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FTx can only be accessed with privileged access. Unprivileged write to this FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FT3": {
                "bit": 3,
                "description": "Falling trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed with secure access. Non-secure write to this FTx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FTx can only be accessed with privileged access. Unprivileged write to this FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FT4": {
                "bit": 4,
                "description": "Falling trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed with secure access. Non-secure write to this FTx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FTx can only be accessed with privileged access. Unprivileged write to this FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FT5": {
                "bit": 5,
                "description": "Falling trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed with secure access. Non-secure write to this FTx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FTx can only be accessed with privileged access. Unprivileged write to this FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FT6": {
                "bit": 6,
                "description": "Falling trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed with secure access. Non-secure write to this FTx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FTx can only be accessed with privileged access. Unprivileged write to this FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FT7": {
                "bit": 7,
                "description": "Falling trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed with secure access. Non-secure write to this FTx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FTx can only be accessed with privileged access. Unprivileged write to this FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FT8": {
                "bit": 8,
                "description": "Falling trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed with secure access. Non-secure write to this FTx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FTx can only be accessed with privileged access. Unprivileged write to this FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FT9": {
                "bit": 9,
                "description": "Falling trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed with secure access. Non-secure write to this FTx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FTx can only be accessed with privileged access. Unprivileged write to this FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FT10": {
                "bit": 10,
                "description": "Falling trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed with secure access. Non-secure write to this FTx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FTx can only be accessed with privileged access. Unprivileged write to this FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FT11": {
                "bit": 11,
                "description": "Falling trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed with secure access. Non-secure write to this FTx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FTx can only be accessed with privileged access. Unprivileged write to this FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FT12": {
                "bit": 12,
                "description": "Falling trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed with secure access. Non-secure write to this FTx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FTx can only be accessed with privileged access. Unprivileged write to this FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FT13": {
                "bit": 13,
                "description": "Falling trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed with secure access. Non-secure write to this FTx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FTx can only be accessed with privileged access. Unprivileged write to this FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FT14": {
                "bit": 14,
                "description": "Falling trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed with secure access. Non-secure write to this FTx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FTx can only be accessed with privileged access. Unprivileged write to this FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FT15": {
                "bit": 15,
                "description": "Falling trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed with secure access. Non-secure write to this FTx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FTx can only be accessed with privileged access. Unprivileged write to this FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FT16": {
                "bit": 16,
                "description": "Falling trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed with secure access. Non-secure write to this FTx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FTx can only be accessed with privileged access. Unprivileged write to this FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FT17": {
                "bit": 17,
                "description": "Falling trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed with secure access. Non-secure write to this FTx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FTx can only be accessed with privileged access. Unprivileged write to this FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FT18": {
                "bit": 18,
                "description": "Falling trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed with secure access. Non-secure write to this FTx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FTx can only be accessed with privileged access. Unprivileged write to this FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FT19": {
                "bit": 19,
                "description": "Falling trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed with secure access. Non-secure write to this FTx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FTx can only be accessed with privileged access. Unprivileged write to this FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FT20": {
                "bit": 20,
                "description": "Falling trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed with secure access. Non-secure write to this FTx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FTx can only be accessed with privileged access. Unprivileged write to this FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FT21": {
                "bit": 21,
                "description": "Falling trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed with secure access. Non-secure write to this FTx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FTx can only be accessed with privileged access. Unprivileged write to this FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FT22": {
                "bit": 22,
                "description": "Falling trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed with secure access. Non-secure write to this FTx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FTx can only be accessed with privileged access. Unprivileged write to this FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FT23": {
                "bit": 23,
                "description": "Falling trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed with secure access. Non-secure write to this FTx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FTx can only be accessed with privileged access. Unprivileged write to this FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FT24": {
                "bit": 24,
                "description": "Falling trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed with secure access. Non-secure write to this FTx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FTx can only be accessed with privileged access. Unprivileged write to this FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FT25": {
                "bit": 25,
                "description": "Falling trigger event configuration bit of configurable event input x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed with secure access. Non-secure write to this FTx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FTx can only be accessed with privileged access. Unprivileged write to this FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              }
            },
            "EXTI_SWIER1": {
              "SWI0": {
                "bit": 0,
                "description": "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, SWIx can only be accessed with secure access. Non-secure write to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SWI1": {
                "bit": 1,
                "description": "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, SWIx can only be accessed with secure access. Non-secure write to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SWI2": {
                "bit": 2,
                "description": "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, SWIx can only be accessed with secure access. Non-secure write to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SWI3": {
                "bit": 3,
                "description": "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, SWIx can only be accessed with secure access. Non-secure write to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SWI4": {
                "bit": 4,
                "description": "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, SWIx can only be accessed with secure access. Non-secure write to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SWI5": {
                "bit": 5,
                "description": "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, SWIx can only be accessed with secure access. Non-secure write to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SWI6": {
                "bit": 6,
                "description": "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, SWIx can only be accessed with secure access. Non-secure write to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SWI7": {
                "bit": 7,
                "description": "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, SWIx can only be accessed with secure access. Non-secure write to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SWI8": {
                "bit": 8,
                "description": "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, SWIx can only be accessed with secure access. Non-secure write to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SWI9": {
                "bit": 9,
                "description": "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, SWIx can only be accessed with secure access. Non-secure write to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SWI10": {
                "bit": 10,
                "description": "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, SWIx can only be accessed with secure access. Non-secure write to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SWI11": {
                "bit": 11,
                "description": "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, SWIx can only be accessed with secure access. Non-secure write to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SWI12": {
                "bit": 12,
                "description": "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, SWIx can only be accessed with secure access. Non-secure write to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SWI13": {
                "bit": 13,
                "description": "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, SWIx can only be accessed with secure access. Non-secure write to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SWI14": {
                "bit": 14,
                "description": "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, SWIx can only be accessed with secure access. Non-secure write to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SWI15": {
                "bit": 15,
                "description": "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, SWIx can only be accessed with secure access. Non-secure write to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SWI16": {
                "bit": 16,
                "description": "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, SWIx can only be accessed with secure access. Non-secure write to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SWI17": {
                "bit": 17,
                "description": "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, SWIx can only be accessed with secure access. Non-secure write to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SWI18": {
                "bit": 18,
                "description": "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, SWIx can only be accessed with secure access. Non-secure write to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SWI19": {
                "bit": 19,
                "description": "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, SWIx can only be accessed with secure access. Non-secure write to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SWI20": {
                "bit": 20,
                "description": "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, SWIx can only be accessed with secure access. Non-secure write to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SWI21": {
                "bit": 21,
                "description": "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, SWIx can only be accessed with secure access. Non-secure write to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SWI22": {
                "bit": 22,
                "description": "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, SWIx can only be accessed with secure access. Non-secure write to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SWI23": {
                "bit": 23,
                "description": "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, SWIx can only be accessed with secure access. Non-secure write to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SWI24": {
                "bit": 24,
                "description": "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, SWIx can only be accessed with secure access. Non-secure write to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SWI25": {
                "bit": 25,
                "description": "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled, SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, SWIx can only be accessed with secure access. Non-secure write to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SWIx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged access. Unprivileged write to this SWIx is discarded, unprivileged read returns 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              }
            },
            "EXTI_RPR1": {
              "RPIF0": {
                "bit": 0,
                "description": "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access. Non-secure write to this RPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only be accessed with privileged access. Unprivileged write to this RPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the rising edge event or an EXTI_SWIER software trigger arrives on the configurable event line. This bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. \nNote: If not present, consider this bit as reserved and keep at reset value."
              },
              "RPIF1": {
                "bit": 1,
                "description": "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access. Non-secure write to this RPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only be accessed with privileged access. Unprivileged write to this RPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the rising edge event or an EXTI_SWIER software trigger arrives on the configurable event line. This bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. \nNote: If not present, consider this bit as reserved and keep at reset value."
              },
              "RPIF2": {
                "bit": 2,
                "description": "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access. Non-secure write to this RPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only be accessed with privileged access. Unprivileged write to this RPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the rising edge event or an EXTI_SWIER software trigger arrives on the configurable event line. This bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. \nNote: If not present, consider this bit as reserved and keep at reset value."
              },
              "RPIF3": {
                "bit": 3,
                "description": "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access. Non-secure write to this RPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only be accessed with privileged access. Unprivileged write to this RPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the rising edge event or an EXTI_SWIER software trigger arrives on the configurable event line. This bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. \nNote: If not present, consider this bit as reserved and keep at reset value."
              },
              "RPIF4": {
                "bit": 4,
                "description": "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access. Non-secure write to this RPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only be accessed with privileged access. Unprivileged write to this RPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the rising edge event or an EXTI_SWIER software trigger arrives on the configurable event line. This bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. \nNote: If not present, consider this bit as reserved and keep at reset value."
              },
              "RPIF5": {
                "bit": 5,
                "description": "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access. Non-secure write to this RPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only be accessed with privileged access. Unprivileged write to this RPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the rising edge event or an EXTI_SWIER software trigger arrives on the configurable event line. This bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. \nNote: If not present, consider this bit as reserved and keep at reset value."
              },
              "RPIF6": {
                "bit": 6,
                "description": "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access. Non-secure write to this RPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only be accessed with privileged access. Unprivileged write to this RPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the rising edge event or an EXTI_SWIER software trigger arrives on the configurable event line. This bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. \nNote: If not present, consider this bit as reserved and keep at reset value."
              },
              "RPIF7": {
                "bit": 7,
                "description": "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access. Non-secure write to this RPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only be accessed with privileged access. Unprivileged write to this RPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the rising edge event or an EXTI_SWIER software trigger arrives on the configurable event line. This bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. \nNote: If not present, consider this bit as reserved and keep at reset value."
              },
              "RPIF8": {
                "bit": 8,
                "description": "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access. Non-secure write to this RPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only be accessed with privileged access. Unprivileged write to this RPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the rising edge event or an EXTI_SWIER software trigger arrives on the configurable event line. This bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. \nNote: If not present, consider this bit as reserved and keep at reset value."
              },
              "RPIF9": {
                "bit": 9,
                "description": "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access. Non-secure write to this RPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only be accessed with privileged access. Unprivileged write to this RPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the rising edge event or an EXTI_SWIER software trigger arrives on the configurable event line. This bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. \nNote: If not present, consider this bit as reserved and keep at reset value."
              },
              "RPIF10": {
                "bit": 10,
                "description": "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access. Non-secure write to this RPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only be accessed with privileged access. Unprivileged write to this RPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the rising edge event or an EXTI_SWIER software trigger arrives on the configurable event line. This bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. \nNote: If not present, consider this bit as reserved and keep at reset value."
              },
              "RPIF11": {
                "bit": 11,
                "description": "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access. Non-secure write to this RPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only be accessed with privileged access. Unprivileged write to this RPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the rising edge event or an EXTI_SWIER software trigger arrives on the configurable event line. This bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. \nNote: If not present, consider this bit as reserved and keep at reset value."
              },
              "RPIF12": {
                "bit": 12,
                "description": "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access. Non-secure write to this RPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only be accessed with privileged access. Unprivileged write to this RPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the rising edge event or an EXTI_SWIER software trigger arrives on the configurable event line. This bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. \nNote: If not present, consider this bit as reserved and keep at reset value."
              },
              "RPIF13": {
                "bit": 13,
                "description": "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access. Non-secure write to this RPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only be accessed with privileged access. Unprivileged write to this RPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the rising edge event or an EXTI_SWIER software trigger arrives on the configurable event line. This bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. \nNote: If not present, consider this bit as reserved and keep at reset value."
              },
              "RPIF14": {
                "bit": 14,
                "description": "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access. Non-secure write to this RPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only be accessed with privileged access. Unprivileged write to this RPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the rising edge event or an EXTI_SWIER software trigger arrives on the configurable event line. This bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. \nNote: If not present, consider this bit as reserved and keep at reset value."
              },
              "RPIF15": {
                "bit": 15,
                "description": "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access. Non-secure write to this RPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only be accessed with privileged access. Unprivileged write to this RPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the rising edge event or an EXTI_SWIER software trigger arrives on the configurable event line. This bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. \nNote: If not present, consider this bit as reserved and keep at reset value."
              },
              "RPIF16": {
                "bit": 16,
                "description": "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access. Non-secure write to this RPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only be accessed with privileged access. Unprivileged write to this RPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the rising edge event or an EXTI_SWIER software trigger arrives on the configurable event line. This bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. \nNote: If not present, consider this bit as reserved and keep at reset value."
              },
              "RPIF17": {
                "bit": 17,
                "description": "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access. Non-secure write to this RPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only be accessed with privileged access. Unprivileged write to this RPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the rising edge event or an EXTI_SWIER software trigger arrives on the configurable event line. This bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. \nNote: If not present, consider this bit as reserved and keep at reset value."
              },
              "RPIF18": {
                "bit": 18,
                "description": "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access. Non-secure write to this RPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only be accessed with privileged access. Unprivileged write to this RPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the rising edge event or an EXTI_SWIER software trigger arrives on the configurable event line. This bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. \nNote: If not present, consider this bit as reserved and keep at reset value."
              },
              "RPIF19": {
                "bit": 19,
                "description": "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access. Non-secure write to this RPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only be accessed with privileged access. Unprivileged write to this RPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the rising edge event or an EXTI_SWIER software trigger arrives on the configurable event line. This bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. \nNote: If not present, consider this bit as reserved and keep at reset value."
              },
              "RPIF20": {
                "bit": 20,
                "description": "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access. Non-secure write to this RPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only be accessed with privileged access. Unprivileged write to this RPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the rising edge event or an EXTI_SWIER software trigger arrives on the configurable event line. This bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. \nNote: If not present, consider this bit as reserved and keep at reset value."
              },
              "RPIF21": {
                "bit": 21,
                "description": "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access. Non-secure write to this RPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only be accessed with privileged access. Unprivileged write to this RPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the rising edge event or an EXTI_SWIER software trigger arrives on the configurable event line. This bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. \nNote: If not present, consider this bit as reserved and keep at reset value."
              },
              "RPIF22": {
                "bit": 22,
                "description": "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access. Non-secure write to this RPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only be accessed with privileged access. Unprivileged write to this RPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the rising edge event or an EXTI_SWIER software trigger arrives on the configurable event line. This bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. \nNote: If not present, consider this bit as reserved and keep at reset value."
              },
              "RPIF23": {
                "bit": 23,
                "description": "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access. Non-secure write to this RPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only be accessed with privileged access. Unprivileged write to this RPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the rising edge event or an EXTI_SWIER software trigger arrives on the configurable event line. This bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. \nNote: If not present, consider this bit as reserved and keep at reset value."
              },
              "RPIF24": {
                "bit": 24,
                "description": "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access. Non-secure write to this RPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only be accessed with privileged access. Unprivileged write to this RPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the rising edge event or an EXTI_SWIER software trigger arrives on the configurable event line. This bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. \nNote: If not present, consider this bit as reserved and keep at reset value."
              },
              "RPIF25": {
                "bit": 25,
                "description": "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access. Non-secure write to this RPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only be accessed with privileged access. Unprivileged write to this RPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the rising edge event or an EXTI_SWIER software trigger arrives on the configurable event line. This bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. \nNote: If not present, consider this bit as reserved and keep at reset value."
              }
            },
            "EXTI_FPR1": {
              "FPIF0": {
                "bit": 0,
                "description": "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access. Non-secure write to this FPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only be accessed with privileged access. Unprivileged write to this FPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the falling edge event arrives on the configurable event line. This bit is cleared by writing 1 to it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FPIF1": {
                "bit": 1,
                "description": "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access. Non-secure write to this FPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only be accessed with privileged access. Unprivileged write to this FPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the falling edge event arrives on the configurable event line. This bit is cleared by writing 1 to it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FPIF2": {
                "bit": 2,
                "description": "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access. Non-secure write to this FPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only be accessed with privileged access. Unprivileged write to this FPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the falling edge event arrives on the configurable event line. This bit is cleared by writing 1 to it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FPIF3": {
                "bit": 3,
                "description": "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access. Non-secure write to this FPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only be accessed with privileged access. Unprivileged write to this FPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the falling edge event arrives on the configurable event line. This bit is cleared by writing 1 to it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FPIF4": {
                "bit": 4,
                "description": "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access. Non-secure write to this FPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only be accessed with privileged access. Unprivileged write to this FPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the falling edge event arrives on the configurable event line. This bit is cleared by writing 1 to it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FPIF5": {
                "bit": 5,
                "description": "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access. Non-secure write to this FPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only be accessed with privileged access. Unprivileged write to this FPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the falling edge event arrives on the configurable event line. This bit is cleared by writing 1 to it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FPIF6": {
                "bit": 6,
                "description": "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access. Non-secure write to this FPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only be accessed with privileged access. Unprivileged write to this FPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the falling edge event arrives on the configurable event line. This bit is cleared by writing 1 to it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FPIF7": {
                "bit": 7,
                "description": "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access. Non-secure write to this FPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only be accessed with privileged access. Unprivileged write to this FPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the falling edge event arrives on the configurable event line. This bit is cleared by writing 1 to it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FPIF8": {
                "bit": 8,
                "description": "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access. Non-secure write to this FPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only be accessed with privileged access. Unprivileged write to this FPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the falling edge event arrives on the configurable event line. This bit is cleared by writing 1 to it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FPIF9": {
                "bit": 9,
                "description": "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access. Non-secure write to this FPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only be accessed with privileged access. Unprivileged write to this FPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the falling edge event arrives on the configurable event line. This bit is cleared by writing 1 to it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FPIF10": {
                "bit": 10,
                "description": "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access. Non-secure write to this FPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only be accessed with privileged access. Unprivileged write to this FPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the falling edge event arrives on the configurable event line. This bit is cleared by writing 1 to it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FPIF11": {
                "bit": 11,
                "description": "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access. Non-secure write to this FPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only be accessed with privileged access. Unprivileged write to this FPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the falling edge event arrives on the configurable event line. This bit is cleared by writing 1 to it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FPIF12": {
                "bit": 12,
                "description": "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access. Non-secure write to this FPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only be accessed with privileged access. Unprivileged write to this FPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the falling edge event arrives on the configurable event line. This bit is cleared by writing 1 to it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FPIF13": {
                "bit": 13,
                "description": "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access. Non-secure write to this FPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only be accessed with privileged access. Unprivileged write to this FPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the falling edge event arrives on the configurable event line. This bit is cleared by writing 1 to it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FPIF14": {
                "bit": 14,
                "description": "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access. Non-secure write to this FPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only be accessed with privileged access. Unprivileged write to this FPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the falling edge event arrives on the configurable event line. This bit is cleared by writing 1 to it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FPIF15": {
                "bit": 15,
                "description": "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access. Non-secure write to this FPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only be accessed with privileged access. Unprivileged write to this FPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the falling edge event arrives on the configurable event line. This bit is cleared by writing 1 to it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FPIF16": {
                "bit": 16,
                "description": "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access. Non-secure write to this FPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only be accessed with privileged access. Unprivileged write to this FPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the falling edge event arrives on the configurable event line. This bit is cleared by writing 1 to it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FPIF17": {
                "bit": 17,
                "description": "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access. Non-secure write to this FPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only be accessed with privileged access. Unprivileged write to this FPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the falling edge event arrives on the configurable event line. This bit is cleared by writing 1 to it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FPIF18": {
                "bit": 18,
                "description": "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access. Non-secure write to this FPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only be accessed with privileged access. Unprivileged write to this FPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the falling edge event arrives on the configurable event line. This bit is cleared by writing 1 to it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FPIF19": {
                "bit": 19,
                "description": "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access. Non-secure write to this FPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only be accessed with privileged access. Unprivileged write to this FPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the falling edge event arrives on the configurable event line. This bit is cleared by writing 1 to it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FPIF20": {
                "bit": 20,
                "description": "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access. Non-secure write to this FPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only be accessed with privileged access. Unprivileged write to this FPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the falling edge event arrives on the configurable event line. This bit is cleared by writing 1 to it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FPIF21": {
                "bit": 21,
                "description": "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access. Non-secure write to this FPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only be accessed with privileged access. Unprivileged write to this FPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the falling edge event arrives on the configurable event line. This bit is cleared by writing 1 to it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FPIF22": {
                "bit": 22,
                "description": "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access. Non-secure write to this FPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only be accessed with privileged access. Unprivileged write to this FPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the falling edge event arrives on the configurable event line. This bit is cleared by writing 1 to it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FPIF23": {
                "bit": 23,
                "description": "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access. Non-secure write to this FPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only be accessed with privileged access. Unprivileged write to this FPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the falling edge event arrives on the configurable event line. This bit is cleared by writing 1 to it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FPIF24": {
                "bit": 24,
                "description": "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access. Non-secure write to this FPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only be accessed with privileged access. Unprivileged write to this FPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the falling edge event arrives on the configurable event line. This bit is cleared by writing 1 to it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "FPIF25": {
                "bit": 25,
                "description": "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access. Non-secure write to this FPIFx is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only be accessed with privileged access. Unprivileged write to this FPIFx is discarded, unprivileged read returns 0.\nThis bit is set when the falling edge event arrives on the configurable event line. This bit is cleared by writing 1 to it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              }
            },
            "EXTI_SECCFGR1": {
              "SEC0": {
                "bit": 0,
                "description": "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SECx can only be written with privileged access. Unprivileged write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SEC1": {
                "bit": 1,
                "description": "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SECx can only be written with privileged access. Unprivileged write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SEC2": {
                "bit": 2,
                "description": "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SECx can only be written with privileged access. Unprivileged write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SEC3": {
                "bit": 3,
                "description": "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SECx can only be written with privileged access. Unprivileged write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SEC4": {
                "bit": 4,
                "description": "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SECx can only be written with privileged access. Unprivileged write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SEC5": {
                "bit": 5,
                "description": "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SECx can only be written with privileged access. Unprivileged write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SEC6": {
                "bit": 6,
                "description": "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SECx can only be written with privileged access. Unprivileged write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SEC7": {
                "bit": 7,
                "description": "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SECx can only be written with privileged access. Unprivileged write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SEC8": {
                "bit": 8,
                "description": "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SECx can only be written with privileged access. Unprivileged write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SEC9": {
                "bit": 9,
                "description": "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SECx can only be written with privileged access. Unprivileged write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SEC10": {
                "bit": 10,
                "description": "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SECx can only be written with privileged access. Unprivileged write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SEC11": {
                "bit": 11,
                "description": "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SECx can only be written with privileged access. Unprivileged write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SEC12": {
                "bit": 12,
                "description": "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SECx can only be written with privileged access. Unprivileged write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SEC13": {
                "bit": 13,
                "description": "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SECx can only be written with privileged access. Unprivileged write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SEC14": {
                "bit": 14,
                "description": "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SECx can only be written with privileged access. Unprivileged write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SEC15": {
                "bit": 15,
                "description": "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SECx can only be written with privileged access. Unprivileged write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SEC16": {
                "bit": 16,
                "description": "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SECx can only be written with privileged access. Unprivileged write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SEC17": {
                "bit": 17,
                "description": "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SECx can only be written with privileged access. Unprivileged write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SEC18": {
                "bit": 18,
                "description": "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SECx can only be written with privileged access. Unprivileged write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SEC19": {
                "bit": 19,
                "description": "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SECx can only be written with privileged access. Unprivileged write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SEC20": {
                "bit": 20,
                "description": "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SECx can only be written with privileged access. Unprivileged write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SEC21": {
                "bit": 21,
                "description": "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SECx can only be written with privileged access. Unprivileged write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SEC22": {
                "bit": 22,
                "description": "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SECx can only be written with privileged access. Unprivileged write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SEC23": {
                "bit": 23,
                "description": "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SECx can only be written with privileged access. Unprivileged write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SEC24": {
                "bit": 24,
                "description": "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SECx can only be written with privileged access. Unprivileged write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "SEC25": {
                "bit": 25,
                "description": "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled, SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, SECx can only be written with privileged access. Unprivileged write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              }
            },
            "EXTI_PRIVCFGR1": {
              "PRIV0": {
                "bit": 0,
                "description": "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx is enabled, PRIVx can only be written with secure access. Non-secure write to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "PRIV1": {
                "bit": 1,
                "description": "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx is enabled, PRIVx can only be written with secure access. Non-secure write to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "PRIV2": {
                "bit": 2,
                "description": "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx is enabled, PRIVx can only be written with secure access. Non-secure write to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "PRIV3": {
                "bit": 3,
                "description": "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx is enabled, PRIVx can only be written with secure access. Non-secure write to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "PRIV4": {
                "bit": 4,
                "description": "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx is enabled, PRIVx can only be written with secure access. Non-secure write to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "PRIV5": {
                "bit": 5,
                "description": "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx is enabled, PRIVx can only be written with secure access. Non-secure write to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "PRIV6": {
                "bit": 6,
                "description": "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx is enabled, PRIVx can only be written with secure access. Non-secure write to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "PRIV7": {
                "bit": 7,
                "description": "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx is enabled, PRIVx can only be written with secure access. Non-secure write to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "PRIV8": {
                "bit": 8,
                "description": "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx is enabled, PRIVx can only be written with secure access. Non-secure write to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "PRIV9": {
                "bit": 9,
                "description": "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx is enabled, PRIVx can only be written with secure access. Non-secure write to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "PRIV10": {
                "bit": 10,
                "description": "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx is enabled, PRIVx can only be written with secure access. Non-secure write to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "PRIV11": {
                "bit": 11,
                "description": "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx is enabled, PRIVx can only be written with secure access. Non-secure write to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "PRIV12": {
                "bit": 12,
                "description": "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx is enabled, PRIVx can only be written with secure access. Non-secure write to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "PRIV13": {
                "bit": 13,
                "description": "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx is enabled, PRIVx can only be written with secure access. Non-secure write to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "PRIV14": {
                "bit": 14,
                "description": "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx is enabled, PRIVx can only be written with secure access. Non-secure write to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "PRIV15": {
                "bit": 15,
                "description": "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx is enabled, PRIVx can only be written with secure access. Non-secure write to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "PRIV16": {
                "bit": 16,
                "description": "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx is enabled, PRIVx can only be written with secure access. Non-secure write to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "PRIV17": {
                "bit": 17,
                "description": "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx is enabled, PRIVx can only be written with secure access. Non-secure write to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "PRIV18": {
                "bit": 18,
                "description": "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx is enabled, PRIVx can only be written with secure access. Non-secure write to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "PRIV19": {
                "bit": 19,
                "description": "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx is enabled, PRIVx can only be written with secure access. Non-secure write to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "PRIV20": {
                "bit": 20,
                "description": "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx is enabled, PRIVx can only be written with secure access. Non-secure write to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "PRIV21": {
                "bit": 21,
                "description": "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx is enabled, PRIVx can only be written with secure access. Non-secure write to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "PRIV22": {
                "bit": 22,
                "description": "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx is enabled, PRIVx can only be written with secure access. Non-secure write to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "PRIV23": {
                "bit": 23,
                "description": "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx is enabled, PRIVx can only be written with secure access. Non-secure write to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "PRIV24": {
                "bit": 24,
                "description": "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx is enabled, PRIVx can only be written with secure access. Non-secure write to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "PRIV25": {
                "bit": 25,
                "description": "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled, PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx is enabled, PRIVx can only be written with secure access. Non-secure write to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              }
            },
            "EXTI_EXTICR1": {
              "EXTI0": {
                "bit": 0,
                "description": "EXTIm GPIO port selection",
                "width": 8
              },
              "EXTI1": {
                "bit": 8,
                "description": "EXTIm+1 GPIO port selection",
                "width": 8
              },
              "EXTI2": {
                "bit": 16,
                "description": "EXTIm+2 GPIO port selection",
                "width": 8
              },
              "EXTI3": {
                "bit": 24,
                "description": "EXTIm+3 GPIO port selection",
                "width": 8
              }
            },
            "EXTI_EXTICR2": {
              "EXTI4": {
                "bit": 0,
                "description": "EXTIm GPIO port selection",
                "width": 8
              },
              "EXTI5": {
                "bit": 8,
                "description": "EXTIm+1 GPIO port selection",
                "width": 8
              },
              "EXTI6": {
                "bit": 16,
                "description": "EXTIm+2 GPIO port selection",
                "width": 8
              },
              "EXTI7": {
                "bit": 24,
                "description": "EXTIm+3 GPIO port selection",
                "width": 8
              }
            },
            "EXTI_EXTICR3": {
              "EXTI8": {
                "bit": 0,
                "description": "EXTIm GPIO port selection",
                "width": 8
              },
              "EXTI9": {
                "bit": 8,
                "description": "EXTIm+1 GPIO port selection",
                "width": 8
              },
              "EXTI10": {
                "bit": 16,
                "description": "EXTIm+2 GPIO port selection",
                "width": 8
              },
              "EXTI11": {
                "bit": 24,
                "description": "EXTIm+3 GPIO port selection",
                "width": 8
              }
            },
            "EXTI_EXTICR4": {
              "EXTI12": {
                "bit": 0,
                "description": "EXTIm GPIO port selection",
                "width": 8
              },
              "EXTI13": {
                "bit": 8,
                "description": "EXTIm+1 GPIO port selection",
                "width": 8
              },
              "EXTI14": {
                "bit": 16,
                "description": "EXTIm+2 GPIO port selection",
                "width": 8
              },
              "EXTI15": {
                "bit": 24,
                "description": "EXTIm+3 GPIO port selection",
                "width": 8
              }
            },
            "EXTI_LOCKR": {
              "LOCK": {
                "bit": 0,
                "description": "Global security and privilege configuration registers (EXTI_SECCFGR and EXTI_PRIVCFGR) lock \nThis bit is written once after reset."
              }
            },
            "EXTI_IMR1": {
              "IM0": {
                "bit": 0,
                "description": "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, IMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access. Non-secure write to this bit is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "IM1": {
                "bit": 1,
                "description": "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, IMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access. Non-secure write to this bit is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "IM2": {
                "bit": 2,
                "description": "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, IMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access. Non-secure write to this bit is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "IM3": {
                "bit": 3,
                "description": "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, IMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access. Non-secure write to this bit is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "IM4": {
                "bit": 4,
                "description": "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, IMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access. Non-secure write to this bit is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "IM5": {
                "bit": 5,
                "description": "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, IMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access. Non-secure write to this bit is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "IM6": {
                "bit": 6,
                "description": "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, IMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access. Non-secure write to this bit is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "IM7": {
                "bit": 7,
                "description": "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, IMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access. Non-secure write to this bit is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "IM8": {
                "bit": 8,
                "description": "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, IMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access. Non-secure write to this bit is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "IM9": {
                "bit": 9,
                "description": "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, IMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access. Non-secure write to this bit is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "IM10": {
                "bit": 10,
                "description": "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, IMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access. Non-secure write to this bit is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "IM11": {
                "bit": 11,
                "description": "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, IMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access. Non-secure write to this bit is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "IM12": {
                "bit": 12,
                "description": "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, IMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access. Non-secure write to this bit is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "IM13": {
                "bit": 13,
                "description": "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, IMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access. Non-secure write to this bit is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "IM14": {
                "bit": 14,
                "description": "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, IMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access. Non-secure write to this bit is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "IM15": {
                "bit": 15,
                "description": "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, IMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access. Non-secure write to this bit is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "IM16": {
                "bit": 16,
                "description": "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, IMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access. Non-secure write to this bit is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "IM17": {
                "bit": 17,
                "description": "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, IMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access. Non-secure write to this bit is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "IM18": {
                "bit": 18,
                "description": "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, IMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access. Non-secure write to this bit is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "IM19": {
                "bit": 19,
                "description": "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, IMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access. Non-secure write to this bit is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "IM20": {
                "bit": 20,
                "description": "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, IMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access. Non-secure write to this bit is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "IM21": {
                "bit": 21,
                "description": "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, IMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access. Non-secure write to this bit is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "IM22": {
                "bit": 22,
                "description": "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, IMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access. Non-secure write to this bit is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "IM23": {
                "bit": 23,
                "description": "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, IMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access. Non-secure write to this bit is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "IM24": {
                "bit": 24,
                "description": "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, IMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access. Non-secure write to this bit is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "IM25": {
                "bit": 25,
                "description": "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, IMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access. Non-secure write to this bit is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              }
            },
            "EXTI_EMR1": {
              "EM0": {
                "bit": 0,
                "description": "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, EMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "EM1": {
                "bit": 1,
                "description": "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, EMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "EM2": {
                "bit": 2,
                "description": "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, EMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "EM3": {
                "bit": 3,
                "description": "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, EMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "EM4": {
                "bit": 4,
                "description": "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, EMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "EM5": {
                "bit": 5,
                "description": "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, EMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "EM6": {
                "bit": 6,
                "description": "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, EMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "EM7": {
                "bit": 7,
                "description": "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, EMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "EM8": {
                "bit": 8,
                "description": "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, EMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "EM9": {
                "bit": 9,
                "description": "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, EMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "EM10": {
                "bit": 10,
                "description": "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, EMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "EM11": {
                "bit": 11,
                "description": "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, EMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "EM12": {
                "bit": 12,
                "description": "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, EMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "EM13": {
                "bit": 13,
                "description": "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, EMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "EM14": {
                "bit": 14,
                "description": "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, EMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "EM15": {
                "bit": 15,
                "description": "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, EMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "EM16": {
                "bit": 16,
                "description": "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, EMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "EM17": {
                "bit": 17,
                "description": "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, EMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "EM18": {
                "bit": 18,
                "description": "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, EMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "EM19": {
                "bit": 19,
                "description": "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, EMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "EM20": {
                "bit": 20,
                "description": "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, EMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "EM21": {
                "bit": 21,
                "description": "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, EMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "EM22": {
                "bit": 22,
                "description": "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, EMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "EM23": {
                "bit": 23,
                "description": "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, EMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "EM24": {
                "bit": 24,
                "description": "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, EMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              },
              "EM25": {
                "bit": 25,
                "description": "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx is disabled, EMx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access. Non-secure write to this bit x is discarded and non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be accessed with privileged access. Unprivileged write to this bit is discarded.\nNote: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5 Series. Refer to the EXTI line connections table for its availability. If not present, consider this bit as reserved and keep at reset value."
              }
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "FDCAN1_RAM",
              "base": "0x4000AC00",
              "irq": 39
            },
            {
              "name": "SEC_FDCAN1_RAM",
              "base": "0x5000AC00"
            },
            {
              "name": "FDCAN1",
              "base": "0x4000A400"
            },
            {
              "name": "SEC_FDCAN1",
              "base": "0x5000A400"
            }
          ],
          "registers": {
            "FDCAN_CREL": {
              "offset": "0x00",
              "size": 32,
              "description": "FDCAN Core Release Register"
            },
            "FDCAN_ENDN": {
              "offset": "0x04",
              "size": 32,
              "description": "FDCAN endian register"
            },
            "FDCAN_DBTP": {
              "offset": "0x0C",
              "size": 32,
              "description": "FDCAN Data Bit Timing and Prescaler\n          Register"
            },
            "FDCAN_TEST": {
              "offset": "0x10",
              "size": 32,
              "description": "FDCAN Test Register"
            },
            "FDCAN_RWD": {
              "offset": "0x14",
              "size": 32,
              "description": "FDCAN RAM Watchdog Register"
            },
            "FDCAN_CCCR": {
              "offset": "0x18",
              "size": 32,
              "description": "FDCAN CC Control Register"
            },
            "FDCAN_NBTP": {
              "offset": "0x1C",
              "size": 32,
              "description": "FDCAN Nominal Bit Timing and Prescaler\n          Register"
            },
            "FDCAN_TSCC": {
              "offset": "0x20",
              "size": 32,
              "description": "FDCAN Timestamp Counter Configuration\n          Register"
            },
            "FDCAN_TSCV": {
              "offset": "0x24",
              "size": 32,
              "description": "FDCAN Timestamp Counter Value\n          Register"
            },
            "FDCAN_TOCC": {
              "offset": "0x28",
              "size": 32,
              "description": "FDCAN Timeout Counter Configuration\n          Register"
            },
            "FDCAN_TOCV": {
              "offset": "0x2C",
              "size": 32,
              "description": "FDCAN Timeout Counter Value\n          Register"
            },
            "FDCAN_ECR": {
              "offset": "0x40",
              "size": 32,
              "description": "FDCAN Error Counter Register"
            },
            "FDCAN_PSR": {
              "offset": "0x44",
              "size": 32,
              "description": "FDCAN Protocol Status Register"
            },
            "FDCAN_TDCR": {
              "offset": "0x48",
              "size": 32,
              "description": "FDCAN Transmitter Delay Compensation\n          Register"
            },
            "FDCAN_IR": {
              "offset": "0x50",
              "size": 32,
              "description": "FDCAN Interrupt Register"
            },
            "FDCAN_IE": {
              "offset": "0x54",
              "size": 32,
              "description": "FDCAN Interrupt Enable\n          Register"
            },
            "FDCAN_ILS": {
              "offset": "0x58",
              "size": 32,
              "description": "FDCAN Interrupt Line Select\n          Register"
            },
            "FDCAN_ILE": {
              "offset": "0x5C",
              "size": 32,
              "description": "FDCAN Interrupt Line Enable\n          Register"
            },
            "FDCAN_RXGFC": {
              "offset": "0x80",
              "size": 32,
              "description": "FDCAN Global Filter Configuration\n          Register"
            },
            "FDCAN_XIDAM": {
              "offset": "0x84",
              "size": 32,
              "description": "FDCAN Extended ID and Mask\n          Register"
            },
            "FDCAN_HPMS": {
              "offset": "0x88",
              "size": 32,
              "description": "FDCAN High Priority Message Status\n          Register"
            },
            "FDCAN_RXF0S": {
              "offset": "0x90",
              "size": 32,
              "description": "FDCAN Rx FIFO 0 Status\n          Register"
            },
            "FDCAN_RXF0A": {
              "offset": "0x94",
              "size": 32,
              "description": "CAN Rx FIFO 0 Acknowledge\n          Register"
            },
            "FDCAN_RXF1S": {
              "offset": "0x98",
              "size": 32,
              "description": "FDCAN Rx FIFO 1 Status\n          Register"
            },
            "FDCAN_RXF1A": {
              "offset": "0x9C",
              "size": 32,
              "description": "FDCAN Rx FIFO 1 Acknowledge\n          Register"
            },
            "FDCAN_TXBC": {
              "offset": "0xC0",
              "size": 32,
              "description": "FDCAN Tx buffer configuration register"
            },
            "FDCAN_TXFQS": {
              "offset": "0xC4",
              "size": 32,
              "description": "FDCAN Tx FIFO/Queue Status\n          Register"
            },
            "FDCAN_TXBRP": {
              "offset": "0xC8",
              "size": 32,
              "description": "FDCAN Tx Buffer Request Pending\n          Register"
            },
            "FDCAN_TXBAR": {
              "offset": "0xCC",
              "size": 32,
              "description": "FDCAN Tx Buffer Add Request\n          Register"
            },
            "FDCAN_TXBCR": {
              "offset": "0xD0",
              "size": 32,
              "description": "FDCAN Tx Buffer Cancellation Request\n          Register"
            },
            "FDCAN_TXBTO": {
              "offset": "0xD4",
              "size": 32,
              "description": "FDCAN Tx Buffer Transmission Occurred\n          Register"
            },
            "FDCAN_TXBCF": {
              "offset": "0xD8",
              "size": 32,
              "description": "FDCAN Tx Buffer Cancellation Finished\n          Register"
            },
            "FDCAN_TXBTIE": {
              "offset": "0xDC",
              "size": 32,
              "description": "FDCAN Tx Buffer Transmission Interrupt\n          Enable Register"
            },
            "FDCAN_TXBCIE": {
              "offset": "0xE0",
              "size": 32,
              "description": "FDCAN Tx Buffer Cancellation Finished\n          Interrupt Enable Register"
            },
            "FDCAN_TXEFS": {
              "offset": "0xE4",
              "size": 32,
              "description": "FDCAN Tx Event FIFO Status\n          Register"
            },
            "FDCAN_TXEFA": {
              "offset": "0xE8",
              "size": 32,
              "description": "FDCAN Tx Event FIFO Acknowledge\n          Register"
            },
            "FDCAN_CKDIV": {
              "offset": "0x100",
              "size": 32,
              "description": "FDCAN CFG clock divider register"
            }
          },
          "bits": {
            "FDCAN_CREL": {
              "REL": {
                "bit": 28,
                "description": "Core release",
                "width": 4
              },
              "STEP": {
                "bit": 24,
                "description": "Step of Core release",
                "width": 4
              },
              "SUBSTEP": {
                "bit": 20,
                "description": "Sub-step of Core release",
                "width": 4
              },
              "YEAR": {
                "bit": 16,
                "description": "Timestamp Year",
                "width": 4
              },
              "MON": {
                "bit": 8,
                "description": "Timestamp Month",
                "width": 8
              },
              "DAY": {
                "bit": 0,
                "description": "Timestamp Day",
                "width": 8
              }
            },
            "FDCAN_ENDN": {
              "ETV": {
                "bit": 0,
                "description": "Endiannes Test Value",
                "width": 32
              }
            },
            "FDCAN_DBTP": {
              "DSJW": {
                "bit": 0,
                "description": "Synchronization Jump Width",
                "width": 4
              },
              "DTSEG2": {
                "bit": 4,
                "description": "Data time segment after sample\n              point",
                "width": 4
              },
              "DTSEG1": {
                "bit": 8,
                "description": "Data time segment after sample\n              point",
                "width": 5
              },
              "DBRP": {
                "bit": 16,
                "description": "Data BIt Rate Prescaler",
                "width": 5
              },
              "TDC": {
                "bit": 23,
                "description": "Transceiver Delay\n              Compensation"
              }
            },
            "FDCAN_TEST": {
              "LBCK": {
                "bit": 4,
                "description": "Loop Back mode"
              },
              "TX": {
                "bit": 5,
                "description": "Loop Back mode",
                "width": 2
              },
              "RX": {
                "bit": 7,
                "description": "Control of Transmit Pin"
              }
            },
            "FDCAN_RWD": {
              "WDV": {
                "bit": 8,
                "description": "Watchdog value",
                "width": 8
              },
              "WDC": {
                "bit": 0,
                "description": "Watchdog configuration",
                "width": 8
              }
            },
            "FDCAN_CCCR": {
              "INIT": {
                "bit": 0,
                "description": "Initialization"
              },
              "CCE": {
                "bit": 1,
                "description": "Configuration Change\n              Enable"
              },
              "ASM": {
                "bit": 2,
                "description": "ASM Restricted Operation\n              Mode"
              },
              "CSA": {
                "bit": 3,
                "description": "Clock Stop Acknowledge"
              },
              "CSR": {
                "bit": 4,
                "description": "Clock Stop Request"
              },
              "MON": {
                "bit": 5,
                "description": "Bus Monitoring Mode"
              },
              "DAR": {
                "bit": 6,
                "description": "Disable Automatic\n              Retransmission"
              },
              "TEST": {
                "bit": 7,
                "description": "Test Mode Enable"
              },
              "FDOE": {
                "bit": 8,
                "description": "FD Operation Enable"
              },
              "BRSE": {
                "bit": 9,
                "description": "FDCAN Bit Rate Switching"
              },
              "PXHD": {
                "bit": 12,
                "description": "Protocol Exception Handling\n              Disable"
              },
              "EFBI": {
                "bit": 13,
                "description": "Edge Filtering during Bus\n              Integration"
              },
              "TXP": {
                "bit": 14,
                "description": "TXP"
              },
              "NISO": {
                "bit": 15,
                "description": "Non ISO Operation"
              }
            },
            "FDCAN_NBTP": {
              "NSJW": {
                "bit": 25,
                "description": "Nominal (Re)Synchronization Jump\n              Width",
                "width": 7
              },
              "NBRP": {
                "bit": 16,
                "description": "Bit Rate Prescaler",
                "width": 9
              },
              "NTSEG1": {
                "bit": 8,
                "description": "Nominal Time segment before sample\n              point",
                "width": 8
              },
              "NTSEG2": {
                "bit": 0,
                "description": "Nominal Time segment after sample\n              point",
                "width": 7
              }
            },
            "FDCAN_TSCC": {
              "TCP": {
                "bit": 16,
                "description": "Timestamp Counter\n              Prescaler",
                "width": 4
              },
              "TSS": {
                "bit": 0,
                "description": "Timestamp Select",
                "width": 2
              }
            },
            "FDCAN_TSCV": {
              "TSC": {
                "bit": 0,
                "description": "Timestamp Counter",
                "width": 16
              }
            },
            "FDCAN_TOCC": {
              "ETOC": {
                "bit": 0,
                "description": "Enable Timeout Counter"
              },
              "TOS": {
                "bit": 1,
                "description": "Timeout Select",
                "width": 2
              },
              "TOP": {
                "bit": 16,
                "description": "Timeout Period",
                "width": 16
              }
            },
            "FDCAN_TOCV": {
              "TOC": {
                "bit": 0,
                "description": "Timeout Counter",
                "width": 16
              }
            },
            "FDCAN_ECR": {
              "CEL": {
                "bit": 16,
                "description": "AN Error Logging",
                "width": 8
              },
              "RP": {
                "bit": 15,
                "description": "Receive Error Passive"
              },
              "REC": {
                "bit": 8,
                "description": "Receive Error Counter",
                "width": 7
              },
              "TEC": {
                "bit": 0,
                "description": "Transmit Error Counter",
                "width": 8
              }
            },
            "FDCAN_PSR": {
              "LEC": {
                "bit": 0,
                "description": "Last Error Code",
                "width": 3
              },
              "ACT": {
                "bit": 3,
                "description": "Activity",
                "width": 2
              },
              "EP": {
                "bit": 5,
                "description": "Error Passive"
              },
              "EW": {
                "bit": 6,
                "description": "Warning Status"
              },
              "BO": {
                "bit": 7,
                "description": "Bus_Off Status"
              },
              "DLEC": {
                "bit": 8,
                "description": "Data Last Error Code",
                "width": 3
              },
              "RESI": {
                "bit": 11,
                "description": "ESI flag of last received FDCAN\n              Message"
              },
              "RBRS": {
                "bit": 12,
                "description": "BRS flag of last received FDCAN\n              Message"
              },
              "REDL": {
                "bit": 13,
                "description": "Received FDCAN Message"
              },
              "PXE": {
                "bit": 14,
                "description": "Protocol Exception Event"
              },
              "TDCV": {
                "bit": 16,
                "description": "Transmitter Delay Compensation\n              Value",
                "width": 7
              }
            },
            "FDCAN_TDCR": {
              "TDCF": {
                "bit": 0,
                "description": "Transmitter Delay Compensation Filter\n              Window Length",
                "width": 7
              },
              "TDCO": {
                "bit": 8,
                "description": "Transmitter Delay Compensation\n              Offset",
                "width": 7
              }
            },
            "FDCAN_IR": {
              "RF0N": {
                "bit": 0,
                "description": "RF0N"
              },
              "RF0F": {
                "bit": 1,
                "description": "RF0F"
              },
              "RF0L": {
                "bit": 2,
                "description": "RF0L"
              },
              "RF1N": {
                "bit": 3,
                "description": "RF1N"
              },
              "RF1F": {
                "bit": 4,
                "description": "RF1F"
              },
              "RF1L": {
                "bit": 5,
                "description": "RF1L"
              },
              "HPM": {
                "bit": 6,
                "description": "HPM"
              },
              "TC": {
                "bit": 7,
                "description": "TC"
              },
              "TCF": {
                "bit": 8,
                "description": "TCF"
              },
              "TFE": {
                "bit": 9,
                "description": "TFE"
              },
              "TEFN": {
                "bit": 10,
                "description": "TEFN"
              },
              "TEFF": {
                "bit": 11,
                "description": "TEFF"
              },
              "TEFL": {
                "bit": 12,
                "description": "TEFL"
              },
              "TSW": {
                "bit": 13,
                "description": "TSW"
              },
              "MRAF": {
                "bit": 14,
                "description": "MRAF"
              },
              "TOO": {
                "bit": 15,
                "description": "TOO"
              },
              "ELO": {
                "bit": 16,
                "description": "ELO"
              },
              "EP": {
                "bit": 17,
                "description": "EP"
              },
              "EW": {
                "bit": 18,
                "description": "EW"
              },
              "BO": {
                "bit": 19,
                "description": "BO"
              },
              "WDI": {
                "bit": 20,
                "description": "WDI"
              },
              "PEA": {
                "bit": 21,
                "description": "PEA"
              },
              "PED": {
                "bit": 22,
                "description": "PED"
              },
              "ARA": {
                "bit": 23,
                "description": "ARA"
              }
            },
            "FDCAN_IE": {
              "RF0NE": {
                "bit": 0,
                "description": "Rx FIFO 0 New Message\n              Enable"
              },
              "RF0FE": {
                "bit": 1,
                "description": "Rx FIFO 0 Full Enable"
              },
              "RF0LE": {
                "bit": 2,
                "description": "Rx FIFO 0 Message Lost\n              Enable"
              },
              "RF1NE": {
                "bit": 3,
                "description": "Rx FIFO 1 New Message\n              Enable"
              },
              "RF1FE": {
                "bit": 4,
                "description": "Rx FIFO 1 Watermark Reached\n              Enable"
              },
              "RF1LE": {
                "bit": 5,
                "description": "Rx FIFO 1 Message Lost\n              Enable"
              },
              "HPME": {
                "bit": 6,
                "description": "High Priority Message\n              Enable"
              },
              "TCE": {
                "bit": 7,
                "description": "Transmission Completed\n              Enable"
              },
              "TCFE": {
                "bit": 8,
                "description": "Transmission Cancellation Finished\n              Enable"
              },
              "TEFE": {
                "bit": 9,
                "description": "Tx FIFO Empty Enable"
              },
              "TEFNE": {
                "bit": 10,
                "description": "Tx Event FIFO New Entry\n              Enable"
              },
              "TEFFE": {
                "bit": 11,
                "description": "Tx Event FIFO Full Enable"
              },
              "TEFLE": {
                "bit": 12,
                "description": "Tx Event FIFO Element Lost\n              Enable"
              },
              "TSWE": {
                "bit": 13,
                "description": "TSWE"
              },
              "MRAFE": {
                "bit": 14,
                "description": "Message RAM Access Failure\n              Enable"
              },
              "TOOE": {
                "bit": 15,
                "description": "Timeout Occurred Enable"
              },
              "ELOE": {
                "bit": 16,
                "description": "Error Logging Overflow\n              Enable"
              },
              "EPE": {
                "bit": 17,
                "description": "Error Passive Enable"
              },
              "EWE": {
                "bit": 18,
                "description": "Warning Status Enable"
              },
              "BOE": {
                "bit": 19,
                "description": "Bus_Off Status Enable"
              },
              "WDIE": {
                "bit": 20,
                "description": "Watchdog Interrupt Enable"
              },
              "PEAE": {
                "bit": 21,
                "description": "Protocol Error in Arbitration Phase\n              Enable"
              },
              "PEDE": {
                "bit": 22,
                "description": "Protocol Error in Data Phase\n              Enable"
              },
              "ARAE": {
                "bit": 23,
                "description": "Access to Reserved Address\n              Enable"
              }
            },
            "FDCAN_ILS": {
              "RxFIFO0": {
                "bit": 0,
                "description": "RxFIFO0"
              },
              "RxFIFO1": {
                "bit": 1,
                "description": "RxFIFO1"
              },
              "SMSG": {
                "bit": 2,
                "description": "SMSG"
              },
              "TFERR": {
                "bit": 3,
                "description": "TFERR"
              },
              "MISC": {
                "bit": 4,
                "description": "MISC"
              },
              "BERR": {
                "bit": 5,
                "description": "BERR"
              },
              "PERR": {
                "bit": 6,
                "description": "PERR"
              }
            },
            "FDCAN_ILE": {
              "EINT0": {
                "bit": 0,
                "description": "Enable Interrupt Line 0"
              },
              "EINT1": {
                "bit": 1,
                "description": "Enable Interrupt Line 1"
              }
            },
            "FDCAN_RXGFC": {
              "RRFE": {
                "bit": 0,
                "description": "Reject Remote Frames\n              Extended"
              },
              "RRFS": {
                "bit": 1,
                "description": "Reject Remote Frames\n              Standard"
              },
              "ANFE": {
                "bit": 2,
                "description": "Accept Non-matching Frames\n              Extended",
                "width": 2
              },
              "ANFS": {
                "bit": 4,
                "description": "Accept Non-matching Frames\n              Standard",
                "width": 2
              },
              "F1OM": {
                "bit": 8,
                "description": "F1OM"
              },
              "F0OM": {
                "bit": 9,
                "description": "F0OM"
              },
              "LSS": {
                "bit": 16,
                "description": "LSS",
                "width": 5
              },
              "LSE": {
                "bit": 24,
                "description": "LSE",
                "width": 4
              }
            },
            "FDCAN_XIDAM": {
              "EIDM": {
                "bit": 0,
                "description": "Extended ID Mask",
                "width": 29
              }
            },
            "FDCAN_HPMS": {
              "BIDX": {
                "bit": 0,
                "description": "Buffer Index",
                "width": 3
              },
              "MSI": {
                "bit": 6,
                "description": "Message Storage Indicator",
                "width": 2
              },
              "FIDX": {
                "bit": 8,
                "description": "Filter Index",
                "width": 5
              },
              "FLST": {
                "bit": 15,
                "description": "Filter List"
              }
            },
            "FDCAN_RXF0S": {
              "F0FL": {
                "bit": 0,
                "description": "Rx FIFO 0 Fill Level",
                "width": 4
              },
              "F0GI": {
                "bit": 8,
                "description": "Rx FIFO 0 Get Index",
                "width": 2
              },
              "F0PI": {
                "bit": 16,
                "description": "Rx FIFO 0 Put Index",
                "width": 2
              },
              "F0F": {
                "bit": 24,
                "description": "Rx FIFO 0 Full"
              },
              "RF0L": {
                "bit": 25,
                "description": "Rx FIFO 0 Message Lost"
              }
            },
            "FDCAN_RXF0A": {
              "F0AI": {
                "bit": 0,
                "description": "Rx FIFO 0 Acknowledge\n              Index",
                "width": 3
              }
            },
            "FDCAN_RXF1S": {
              "F1FL": {
                "bit": 0,
                "description": "Rx FIFO 1 Fill Level",
                "width": 4
              },
              "F1GI": {
                "bit": 8,
                "description": "Rx FIFO 1 Get Index",
                "width": 2
              },
              "F1PI": {
                "bit": 16,
                "description": "Rx FIFO 1 Put Index",
                "width": 2
              },
              "F1F": {
                "bit": 24,
                "description": "Rx FIFO 1 Full"
              },
              "RF1L": {
                "bit": 25,
                "description": "Rx FIFO 1 Message Lost"
              }
            },
            "FDCAN_RXF1A": {
              "F1AI": {
                "bit": 0,
                "description": "Rx FIFO 1 Acknowledge\n              Index",
                "width": 3
              }
            },
            "FDCAN_TXBC": {
              "TFQM": {
                "bit": 24,
                "description": "Tx FIFO/Queue Mode"
              }
            },
            "FDCAN_TXFQS": {
              "TFFL": {
                "bit": 0,
                "description": "Tx FIFO Free Level",
                "width": 3
              },
              "TFGI": {
                "bit": 8,
                "description": "TFGI",
                "width": 2
              },
              "TFQPI": {
                "bit": 16,
                "description": "Tx FIFO/Queue Put Index",
                "width": 2
              },
              "TFQF": {
                "bit": 21,
                "description": "Tx FIFO/Queue Full"
              }
            },
            "FDCAN_TXBRP": {
              "TRP": {
                "bit": 0,
                "description": "Transmission Request\n              Pending",
                "width": 3
              }
            },
            "FDCAN_TXBAR": {
              "AR": {
                "bit": 0,
                "description": "Add Request",
                "width": 3
              }
            },
            "FDCAN_TXBCR": {
              "CR": {
                "bit": 0,
                "description": "Cancellation Request",
                "width": 3
              }
            },
            "FDCAN_TXBTO": {
              "TO": {
                "bit": 0,
                "description": "Transmission Occurred.",
                "width": 3
              }
            },
            "FDCAN_TXBCF": {
              "CF": {
                "bit": 0,
                "description": "Cancellation Finished",
                "width": 3
              }
            },
            "FDCAN_TXBTIE": {
              "TIE": {
                "bit": 0,
                "description": "Transmission Interrupt\n              Enable",
                "width": 3
              }
            },
            "FDCAN_TXBCIE": {
              "CFIE": {
                "bit": 0,
                "description": "Cancellation Finished Interrupt\n              Enable",
                "width": 3
              }
            },
            "FDCAN_TXEFS": {
              "EFFL": {
                "bit": 0,
                "description": "Event FIFO Fill Level",
                "width": 3
              },
              "EFGI": {
                "bit": 8,
                "description": "Event FIFO Get Index.",
                "width": 2
              },
              "EFPI": {
                "bit": 16,
                "description": "Event FIFO Put Index",
                "width": 2
              },
              "EFF": {
                "bit": 24,
                "description": "Event FIFO Full."
              },
              "TEFL": {
                "bit": 25,
                "description": "Tx Event FIFO Element\n              Lost."
              }
            },
            "FDCAN_TXEFA": {
              "EFAI": {
                "bit": 0,
                "description": "Event FIFO Acknowledge\n              Index",
                "width": 2
              }
            },
            "FDCAN_CKDIV": {
              "PDIV": {
                "bit": 0,
                "description": "PDIV",
                "width": 4
              }
            }
          }
        },
        "FLASH": {
          "instances": [
            {
              "name": "FLASH",
              "base": "0x40022000",
              "irq": 6
            },
            {
              "name": "SEC_FLASH",
              "base": "0x50022000"
            }
          ],
          "registers": {
            "FLASH_ACR": {
              "offset": "0x00",
              "size": 32,
              "description": "FLASH access control register"
            },
            "FLASH_NSKEYR": {
              "offset": "0x08",
              "size": 32,
              "description": "FLASH non-secure key register"
            },
            "FLASH_SECKEYR": {
              "offset": "0x0C",
              "size": 32,
              "description": "FLASH secure key register"
            },
            "FLASH_OPTKEYR": {
              "offset": "0x10",
              "size": 32,
              "description": "FLASH option key register"
            },
            "FLASH_PDKEY1R": {
              "offset": "0x18",
              "size": 32,
              "description": "FLASH bank 1 power-down key register"
            },
            "FLASH_PDKEY2R": {
              "offset": "0x1C",
              "size": 32,
              "description": "FLASH bank 2 power-down key register"
            },
            "FLASH_NSSR": {
              "offset": "0x20",
              "size": 32,
              "description": "FLASH non-secure status register"
            },
            "FLASH_SECSR": {
              "offset": "0x24",
              "size": 32,
              "description": "FLASH secure status register"
            },
            "FLASH_NSCR": {
              "offset": "0x28",
              "size": 32,
              "description": "FLASH non-secure control register"
            },
            "FLASH_SECCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "FLASH secure control register"
            },
            "FLASH_ECCR": {
              "offset": "0x30",
              "size": 32,
              "description": "FLASH ECC register"
            },
            "FLASH_OPSR": {
              "offset": "0x34",
              "size": 32,
              "description": "FLASH operation status register"
            },
            "FLASH_OPTR": {
              "offset": "0x40",
              "size": 32,
              "description": "FLASH option register"
            },
            "FLASH_NSBOOTADD0R": {
              "offset": "0x44",
              "size": 32,
              "description": "FLASH non-secure boot address 0 register"
            },
            "FLASH_NSBOOTADD1R": {
              "offset": "0x48",
              "size": 32,
              "description": "FLASH non-secure boot address 1 register"
            },
            "FLASH_SECBOOTADD0R": {
              "offset": "0x4C",
              "size": 32,
              "description": "FLASH secure boot address 0 register"
            },
            "FLASH_SECWM1R1": {
              "offset": "0x50",
              "size": 32,
              "description": "FLASH secure watermark1 register 1"
            },
            "FLASH_SECWM1R2": {
              "offset": "0x54",
              "size": 32,
              "description": "FLASH secure watermark1 register 2"
            },
            "FLASH_WRP1AR": {
              "offset": "0x58",
              "size": 32,
              "description": "FLASH WRP1 area A address register"
            },
            "FLASH_WRP1BR": {
              "offset": "0x5C",
              "size": 32,
              "description": "FLASH WRP1 area B address register"
            },
            "FLASH_SECWM2R1": {
              "offset": "0x60",
              "size": 32,
              "description": "FLASH secure watermark2 register 1"
            },
            "FLASH_SECWM2R2": {
              "offset": "0x64",
              "size": 32,
              "description": "FLASH secure watermark2 register 2"
            },
            "FLASH_WRP2AR": {
              "offset": "0x68",
              "size": 32,
              "description": "FLASH WPR2 area A address register"
            },
            "FLASH_WRP2BR": {
              "offset": "0x6C",
              "size": 32,
              "description": "FLASH WPR2 area B address register"
            },
            "FLASH_OEM1KEYR1": {
              "offset": "0x70",
              "size": 32,
              "description": "FLASH OEM1 key register 1"
            },
            "FLASH_OEM1KEYR2": {
              "offset": "0x74",
              "size": 32,
              "description": "FLASH OEM1 key register 2"
            },
            "FLASH_OEM2KEYR1": {
              "offset": "0x78",
              "size": 32,
              "description": "FLASH OEM2 key register 1"
            },
            "FLASH_OEM2KEYR2": {
              "offset": "0x7C",
              "size": 32,
              "description": "FLASH OEM2 key register 2"
            },
            "FLASH_SEC1BBR1": {
              "offset": "0x80",
              "size": 32,
              "description": "FLASH secure block based bank 1 register 1"
            },
            "FLASH_SEC1BBR2": {
              "offset": "0x84",
              "size": 32,
              "description": "FLASH secure block based bank 1 register 2"
            },
            "FLASH_SEC1BBR3": {
              "offset": "0x88",
              "size": 32,
              "description": "FLASH secure block based bank 1 register 3"
            },
            "FLASH_SEC1BBR4": {
              "offset": "0x8C",
              "size": 32,
              "description": "FLASH secure block based bank 1 register 4"
            },
            "FLASH_SEC1BBR5": {
              "offset": "0x90",
              "size": 32,
              "description": "FLASH secure block based bank 1 register 5"
            },
            "FLASH_SEC1BBR6": {
              "offset": "0x94",
              "size": 32,
              "description": "FLASH secure block based bank 1 register 6"
            },
            "FLASH_SEC1BBR7": {
              "offset": "0x98",
              "size": 32,
              "description": "FLASH secure block based bank 1 register 7"
            },
            "FLASH_SEC1BBR8": {
              "offset": "0x9C",
              "size": 32,
              "description": "FLASH secure block based bank 1 register 8"
            },
            "FLASH_SEC2BBR1": {
              "offset": "0xA0",
              "size": 32,
              "description": "FLASH secure block based bank 2 register 1"
            },
            "FLASH_SEC2BBR2": {
              "offset": "0xA4",
              "size": 32,
              "description": "FLASH secure block based bank 2 register 2"
            },
            "FLASH_SEC2BBR3": {
              "offset": "0xA8",
              "size": 32,
              "description": "FLASH secure block based bank 2 register 3"
            },
            "FLASH_SEC2BBR4": {
              "offset": "0xAC",
              "size": 32,
              "description": "FLASH secure block based bank 2 register 4"
            },
            "FLASH_SEC2BBR5": {
              "offset": "0xB0",
              "size": 32,
              "description": "FLASH secure block based bank 2 register 5"
            },
            "FLASH_SEC2BBR6": {
              "offset": "0xB4",
              "size": 32,
              "description": "FLASH secure block based bank 2 register 6"
            },
            "FLASH_SEC2BBR7": {
              "offset": "0xB8",
              "size": 32,
              "description": "FLASH secure block based bank 2 register 7"
            },
            "FLASH_SEC2BBR8": {
              "offset": "0xBC",
              "size": 32,
              "description": "FLASH secure block based bank 2 register 8"
            },
            "FLASH_SECHDPCR": {
              "offset": "0xC0",
              "size": 32,
              "description": "FLASH secure HDP control register"
            },
            "FLASH_PRIVCFGR": {
              "offset": "0xC4",
              "size": 32,
              "description": "FLASH privilege configuration register"
            },
            "FLASH_PRIV1BBR1": {
              "offset": "0xD0",
              "size": 32,
              "description": "FLASH privilege block based bank 1 register 1"
            },
            "FLASH_PRIV1BBR2": {
              "offset": "0xD4",
              "size": 32,
              "description": "FLASH privilege block based bank 1 register 2"
            },
            "FLASH_PRIV1BBR3": {
              "offset": "0xD8",
              "size": 32,
              "description": "FLASH privilege block based bank 1 register 3"
            },
            "FLASH_PRIV1BBR4": {
              "offset": "0xDC",
              "size": 32,
              "description": "FLASH privilege block based bank 1 register 4"
            },
            "FLASH_PRIV1BBR5": {
              "offset": "0xE0",
              "size": 32,
              "description": "FLASH privilege block based bank 1 register 5"
            },
            "FLASH_PRIV1BBR6": {
              "offset": "0xE4",
              "size": 32,
              "description": "FLASH privilege block based bank 1 register 6"
            },
            "FLASH_PRIV1BBR7": {
              "offset": "0xE8",
              "size": 32,
              "description": "FLASH privilege block based bank 1 register 7"
            },
            "FLASH_PRIV1BBR8": {
              "offset": "0xEC",
              "size": 32,
              "description": "FLASH privilege block based bank 1 register 8"
            },
            "FLASH_PRIV2BBR1": {
              "offset": "0xF0",
              "size": 32,
              "description": "FLASH privilege block based bank 2 register 1"
            },
            "FLASH_PRIV2BBR2": {
              "offset": "0xF4",
              "size": 32,
              "description": "FLASH privilege block based bank 2 register 2"
            },
            "FLASH_PRIV2BBR3": {
              "offset": "0xF8",
              "size": 32,
              "description": "FLASH privilege block based bank 2 register 3"
            },
            "FLASH_PRIV2BBR4": {
              "offset": "0xFC",
              "size": 32,
              "description": "FLASH privilege block based bank 2 register 4"
            },
            "FLASH_PRIV2BBR5": {
              "offset": "0x100",
              "size": 32,
              "description": "FLASH privilege block based bank 2 register 5"
            },
            "FLASH_PRIV2BBR6": {
              "offset": "0x104",
              "size": 32,
              "description": "FLASH privilege block based bank 2 register 6"
            },
            "FLASH_PRIV2BBR7": {
              "offset": "0x108",
              "size": 32,
              "description": "FLASH privilege block based bank 2 register 7"
            },
            "FLASH_PRIV2BBR8": {
              "offset": "0x10C",
              "size": 32,
              "description": "FLASH privilege block based bank 2 register 8"
            }
          },
          "bits": {
            "FLASH_ACR": {
              "LATENCY": {
                "bit": 0,
                "description": "Latency\nThese bits represent the ratio between the HCLK (AHB clock) period and the Flash memory access time.\n...",
                "width": 4
              },
              "PRFTEN": {
                "bit": 8,
                "description": "Prefetch enable\nThis bit enables the prefetch buffer in the embedded Flash memory."
              },
              "LPM": {
                "bit": 11,
                "description": "Low-power read mode\nThis bit puts the Flash memory in low-power read mode."
              },
              "PDREQ1": {
                "bit": 12,
                "description": "Bank 1 power-down mode request\nThis bit is write-protected with FLASH_PDKEY1R. This bit requests bank 1 to enter power-down mode. When bank 1 enters power-down mode, this bit is cleared by hardware and the PDKEY1R is locked."
              },
              "PDREQ2": {
                "bit": 13,
                "description": "Bank 2 power-down mode request\nThis bit is write-protected with FLASH_PDKEY2R. This bit requests bank 2 to enter power-down mode. When bank 2 enters power-down mode, this bit is cleared by hardware and the PDKEY2R is locked."
              },
              "SLEEP_PD": {
                "bit": 14,
                "description": "Flash memory power-down mode during Sleep mode\nThis bit determines whether the Flash memory is in power-down mode or Idle mode when the device is in Sleep mode.\nThe Flash must not be put in power-down while a program or an erase operation is on-going."
              }
            },
            "FLASH_NSKEYR": {
              "NSKEY": {
                "bit": 0,
                "description": "Flash memory non-secure key\nThe following values must be written consecutively to unlock the FLASH_NSCR register, allowing the Flash memory non-secure programming/erasing operations:\nKEY1: 0x4567\u00a00123\nKEY2: 0xCDEF\u00a089AB",
                "width": 32
              }
            },
            "FLASH_SECKEYR": {
              "SECKEY": {
                "bit": 0,
                "description": "Flash memory secure key\nThe following values must be written consecutively to unlock the FLASH_SECCR register, allowing the Flash memory secure programming/erasing operations:\nKEY1: 0x4567\u00a00123\nKEY2: 0xCDEF\u00a089AB",
                "width": 32
              }
            },
            "FLASH_OPTKEYR": {
              "OPTKEY": {
                "bit": 0,
                "description": "Option byte key\nThe following values must be written consecutively to unlock the FLASH_OPTR register allowing option byte programming/erasing operations:\nKEY1: 0x0819\u00a02A3B\nKEY2: 0x4C5D\u00a06E7F",
                "width": 32
              }
            },
            "FLASH_PDKEY1R": {
              "PDKEY1": {
                "bit": 0,
                "description": "Bank 1 power-down key\nThe following values must be written consecutively to unlock the PDREQ1 bit in FLASH_ACR:\nPDKEY1_1: 0x0415\u00a02637\nPDKEY1_2: 0xFAFB\u00a0FCFD",
                "width": 32
              }
            },
            "FLASH_PDKEY2R": {
              "PDKEY2": {
                "bit": 0,
                "description": "Bank 2 power-down key\nThe following values must be written consecutively to unlock the PDREQ2 bit in FLASH_ACR:\nPDKEY2_1: 0x4051\u00a06273\nPDKEY2_2: 0xAFBF\u00a0CFDF",
                "width": 32
              }
            },
            "FLASH_NSSR": {
              "EOP": {
                "bit": 0,
                "description": "Non-secure end of operation\nThis bit is set by hardware when one or more Flash memory non-secure operation (program/erase) has been completed successfully. This bit is set only if the non-secure end of operation interrupts are enabled (EOPIE = 1 in FLASH_NSCR). This bit is cleared by writing\u00a01."
              },
              "OPERR": {
                "bit": 1,
                "description": "Non-secure operation error\nThis bit is set by hardware when a Flash memory non-secure operation (program/erase) completes unsuccessfully. This bit is set only if non-secure error interrupts are enabled (NSERRIE = 1). This bit is cleared by writing 1."
              },
              "PROGERR": {
                "bit": 3,
                "description": "Non-secure programming error\nThis bit is set by hardware when a non-secure quad-word address to be programmed contains a value different from all 1 before programming, except if the data to write is all 0. This bit is cleared by writing 1."
              },
              "WRPERR": {
                "bit": 4,
                "description": "Non-secure write protection error\nThis bit is set by hardware when an non-secure address to be erased/programmed belongs to a write-protected part (by WRP, PCROP, HDP or RDP level 1) of the Flash memory. This bit is cleared by writing 1.\nRefer to  for full conditions of error flag setting."
              },
              "PGAERR": {
                "bit": 5,
                "description": "Non-secure programming alignment error\nThis bit is set by hardware when the first word to be programmed is not aligned with a quad-word address, or the second, third or forth word does not belong to the same quad-word address. This bit is cleared by writing 1."
              },
              "SIZERR": {
                "bit": 6,
                "description": "Non-secure size error\nThis bit is set by hardware when the size of the access is a byte or half-word during a non-secure program sequence. Only quad-word programming is allowed by means of successive word accesses. This bit is cleared by writing 1."
              },
              "PGSERR": {
                "bit": 7,
                "description": "Non-secure programming sequence error\nThis bit is set by hardware when programming sequence is not correct. It is cleared by writing 1.\nRefer to  for full conditions of error flag setting."
              },
              "OPTWERR": {
                "bit": 13,
                "description": "Option write error\nThis bit is set by hardware when the options bytes are written with an invalid configuration. It is cleared by writing 1.\nRefer to  for full conditions of error flag setting."
              },
              "BSY": {
                "bit": 16,
                "description": "Non-secure busy\nThis indicates that a Flash memory secure or non-secure operation is in progress. This bit is set at the beginning of a Flash operation and reset when the operation finishes or when an error occurs."
              },
              "WDW": {
                "bit": 17,
                "description": "Non-secure wait data to write\nThis bit indicates that the Flash memory write buffer has been written by a secure or non-secure operation. It is set when the first data is stored in the buffer and cleared when the write is performed in the Flash memory."
              },
              "OEM1LOCK": {
                "bit": 18,
                "description": "OEM1 lock\nThis bit indicates that the OEM1 RDP key read during the OBL is not virgin. When set, the OEM1 RDP lock mechanism is active."
              },
              "OEM2LOCK": {
                "bit": 19,
                "description": "OEM2 lock\nThis bit indicates that the OEM2 RDP key read during the OBL is not virgin. When set, the OEM2 RDP lock mechanism is active."
              },
              "PD1": {
                "bit": 20,
                "description": "Bank 1 in power-down mode\nThis bit indicates that the Flash memory bank 1 is in power-down state. It is reset when bank\u00a01 is in normal mode or being awaken."
              },
              "PD2": {
                "bit": 21,
                "description": "Bank 2 in power-down mode\nThis bit indicates that the Flash memory bank 2 is in power-down state. It is reset when bank\u00a02 is in normal mode or being awaken."
              }
            },
            "FLASH_SECSR": {
              "EOP": {
                "bit": 0,
                "description": "Secure end of operation\nThis bit is set by hardware when one or more Flash memory secure operation (program/erase) has been completed successfully. This bit is set only if the secure end of operation interrupts are enabled (EOPIE = 1 in FLASH_SECCR). This bit is cleared by writing\u00a01."
              },
              "OPERR": {
                "bit": 1,
                "description": "Secure operation error\nThis bit is set by hardware when a Flash memory secure operation (program/erase) completes unsuccessfully. This bit is set only if secure error interrupts are enabled (SECERRIE = 1). This bit is cleared by writing 1."
              },
              "PROGERR": {
                "bit": 3,
                "description": "Secure programming error\nThis bit is set by hardware when a secure quad-word address to be programmed contains a value different from all 1 before programming, except if the data to write is all 0. This bit is cleared by writing 1."
              },
              "WRPERR": {
                "bit": 4,
                "description": "Secure write protection error\nThis bit is set by hardware when an secure address to be erased/programmed belongs to a write-protected part (by WRP, PCROP, HDP or RDP level 1) of the Flash memory.This bit is cleared by writing 1.\nRefer to  for full conditions of error flag setting."
              },
              "PGAERR": {
                "bit": 5,
                "description": "Secure programming alignment error\nThis bit is set by hardware when the first word to be programmed is not aligned with a quad-word address, or the second, third or forth word does not belong to the same quad-word address.This bit is cleared by writing 1."
              },
              "SIZERR": {
                "bit": 6,
                "description": "Secure size error\nThis bit is set by hardware when the size of the access is a byte or half-word during a secure program sequence. Only quad-word programming is allowed by means of successive word accesses.This bit is cleared by writing 1."
              },
              "PGSERR": {
                "bit": 7,
                "description": "Secure programming sequence error\nThis bit is set by hardware when programming sequence is not correct. It is cleared by writing 1.\nRefer to  for full conditions of error flag setting."
              },
              "RDERR": {
                "bit": 14,
                "description": "Secure readout protection error\nThis bit is set by hardware when a read access is performed to a secure PCROP area and when a cacheable fetch access is performed to a secure PCROP area. An interrupt is generated if RDERRIE is set in FLASH_SECCR register. This bit is cleared by writing 1."
              },
              "BSY": {
                "bit": 16,
                "description": "Secure busy\nThis bit indicates that a Flash memory secure or non-secure operation is in progress. This is set on the beginning of a Flash operation and reset when the operation finishes or when an error occurs."
              },
              "WDW": {
                "bit": 17,
                "description": "Secure wait data to write\nThis bit indicates that the Flash memory write buffer has been written by a secure or non-secure operation. It is set when the first data is stored in the buffer and cleared when the write is performed in the Flash memory."
              }
            },
            "FLASH_NSCR": {
              "PG": {
                "bit": 0,
                "description": "Non-secure programming"
              },
              "PER": {
                "bit": 1,
                "description": "Non-secure page erase"
              },
              "MER1": {
                "bit": 2,
                "description": "Non-secure bank 1 mass erase\nThis bit triggers the bank 1 non-secure mass erase (all bank 1 user pages) when set."
              },
              "PNB": {
                "bit": 3,
                "description": "Non-secure page number selection\nThese bits select the page to erase.\n...\n...",
                "width": 8
              },
              "BKER": {
                "bit": 11,
                "description": "Non-secure bank selection for page erase"
              },
              "BWR": {
                "bit": 14,
                "description": "Non-secure burst write programming mode\nWhen set, this bit selects the burst write programming mode."
              },
              "MER2": {
                "bit": 15,
                "description": "Non-secure bank 2 mass erase\nThis bit triggers the bank 2 non-secure mass erase (all bank 2 user pages) when set."
              },
              "STRT": {
                "bit": 16,
                "description": "Non-secure start\nThis bit triggers a non-secure erase operation when set. If MER1, MER2 and PER bits are reset and the STRT bit is set, the PGSERR bit in FLASH_NSSR is set (this condition is forbidden).\nThis bit is set only by software and is cleared when the BSY bit is cleared in FLASH_NSSR."
              },
              "OPTSTRT": {
                "bit": 17,
                "description": "Options modification start\nThis bit triggers an options operation when set. It can not be written if OPTLOCK bit is set. This bit is set only by software, and is cleared when the BSY bit is cleared in FLASH_NSSR."
              },
              "EOPIE": {
                "bit": 24,
                "description": "Non-secure end of operation interrupt enable\nThis bit enables the interrupt generation when the EOP bit in the FLASH_NSSR is set to 1."
              },
              "ERRIE": {
                "bit": 25,
                "description": "Non-secure error interrupt enable\nThis bit enables the interrupt generation when the OPERR bit in the FLASH_NSSR is set to 1."
              },
              "OBL_LAUNCH": {
                "bit": 27,
                "description": "Force the option byte loading\nWhen set to 1, this bit forces the option byte reloading. This bit is cleared only when the option byte loading is complete. It cannot be written if OPTLOCK is set."
              },
              "OPTLOCK": {
                "bit": 30,
                "description": "Option lock\nThis bit is set only. When set, all bits concerning user options in FLASH_NSCR register are locked. This bit is cleared by hardware after detecting the unlock sequence. The LOCK bit in the FLASH_NSCR must be cleared before doing the unlock sequence for OPTLOCK bit.\nIn case of an unsuccessful unlock operation, this bit remains set until the next reset."
              },
              "LOCK": {
                "bit": 31,
                "description": "Non-secure lock\nThis bit is set only. When set, the FLASH_NSCR register is locked. It is cleared by hardware after detecting the unlock sequence in FLASH_NSKEYR register.\nIn case of an unsuccessful unlock operation, this bit remains set until the next system reset."
              }
            },
            "FLASH_SECCR": {
              "PG": {
                "bit": 0,
                "description": "Secure programming"
              },
              "PER": {
                "bit": 1,
                "description": "Secure page erase"
              },
              "MER1": {
                "bit": 2,
                "description": "Secure bank 1 mass erase\nThis bit triggers the bank 1 secure mass erase (all bank 1 user pages) when set."
              },
              "PNB": {
                "bit": 3,
                "description": "Secure page number selection\nThese bits select the page to erase.\n...\n...",
                "width": 8
              },
              "BKER": {
                "bit": 11,
                "description": "Secure bank selection for page erase"
              },
              "BWR": {
                "bit": 14,
                "description": "Secure burst write programming mode\nWhen set, this bit selects the burst write programming mode."
              },
              "MER2": {
                "bit": 15,
                "description": "Secure bank 2 mass erase\nThis bit triggers the bank 2 secure mass erase (all bank 2 user pages) when set."
              },
              "STRT": {
                "bit": 16,
                "description": "Secure start\nThis bit triggers a secure erase operation when set. If MER1, MER2 and PER bits are reset and the STRT bit is set, the PGSERR in the FLASH_SECSR is set (this condition is forbidden).\nThis bit is set only by software and is cleared when the BSY bit is cleared in FLASH_SECSR."
              },
              "EOPIE": {
                "bit": 24,
                "description": "Secure End of operation interrupt enable\nThis bit enables the interrupt generation when the EOP bit in the FLASH_SECSR is set to 1."
              },
              "ERRIE": {
                "bit": 25,
                "description": "Secure error interrupt enable\nThis bit enables the interrupt generation when the OPERR bit in the FLASH_SECSR is set to 1."
              },
              "RDERRIE": {
                "bit": 26,
                "description": "Secure PCROP read error interrupt enable\nThis bit enables the interrupt generation when the RDERR bit in the FLASH_SECSR is set to 1."
              },
              "INV": {
                "bit": 29,
                "description": "Flash memory security state invert\nThis bit inverts the Flash memory security state."
              },
              "LOCK": {
                "bit": 31,
                "description": "Secure lock\nThis bit is set only. When set, the FLASH_SECCR register is locked. It is cleared by hardware after detecting the unlock sequence in FLASH_SECKEYR register.\nIn case of an unsuccessful unlock operation, this bit remains set until the next system reset."
              }
            },
            "FLASH_ECCR": {
              "ADDR_ECC": {
                "bit": 0,
                "description": "ECC fail address\nThis field indicates which address is concerned by the ECC error correction or by the double ECC error detection. The address is given by bank from address 0x0\u00a00000 to 0x1F\u00a0FFF0.",
                "width": 21
              },
              "BK_ECC": {
                "bit": 21,
                "description": "ECC fail bank\nThis bit indicates which bank is concerned by the ECC error correction or by the double ECC error detection."
              },
              "SYSF_ECC": {
                "bit": 22,
                "description": "System Flash memory ECC fail\nThis bit indicates that the ECC error correction or double ECC error detection is located in the system Flash memory."
              },
              "ECCIE": {
                "bit": 24,
                "description": "ECC correction interrupt enable\nThis bit enables the interrupt generation when the ECCC bit in the FLASH_ECCR register is set."
              },
              "ECCC": {
                "bit": 30,
                "description": "ECC correction\nThis bit is set by hardware when one ECC error has been detected and corrected (only if ECCC and ECCD were previously cleared). An interrupt is generated if ECCIE is set. This bit is cleared by writing 1."
              },
              "ECCD": {
                "bit": 31,
                "description": "ECC detection\nThis bit is set by hardware when two ECC errors have been detected (only if ECCC and ECCD were previously cleared). When this bit is set, a NMI is generated. This bit is cleared by writing 1."
              }
            },
            "FLASH_OPSR": {
              "ADDR_OP": {
                "bit": 0,
                "description": "Interrupted operation address\nThis field indicates which address in the Flash memory was accessed when reset occurred. The address is given by bank from address 0x0\u00a00000 to 0x1F\u00a0FFF0.",
                "width": 21
              },
              "BK_OP": {
                "bit": 21,
                "description": "Interrupted operation bank\nThis bit indicates which Flash memory bank was accessed when reset occurred"
              },
              "SYSF_OP": {
                "bit": 22,
                "description": "Operation in system Flash memory interrupted\nThis bit indicates that the reset occurred during an operation in the system Flash memory."
              },
              "CODE_OP": {
                "bit": 29,
                "description": "Flash memory operation code\nThis field indicates which Flash memory operation has been interrupted by a system reset:",
                "width": 3
              }
            },
            "FLASH_OPTR": {
              "RDP": {
                "bit": 0,
                "description": "Readout protection level\nOthers: Level 1 (memories readout protection active)\nNote: Refer to  for more details.",
                "width": 8
              },
              "BOR_LEV": {
                "bit": 8,
                "description": "BOR reset level\nThese bits contain the VDD supply level threshold that activates/releases the reset.",
                "width": 3
              },
              "nRST_STOP": {
                "bit": 12,
                "description": "Reset generation in Stop mode"
              },
              "nRST_STDBY": {
                "bit": 13,
                "description": "Reset generation in Standby mode"
              },
              "nRST_SHDW": {
                "bit": 14,
                "description": "Reset generation in Shutdown mode"
              },
              "SRAM1345_RST": {
                "bit": 15,
                "description": "SRAM1, SRAM3, SRAM4 and SRAM5 erase upon system reset"
              },
              "IWDG_SW": {
                "bit": 16,
                "description": "Independent watchdog selection"
              },
              "IWDG_STOP": {
                "bit": 17,
                "description": "Independent watchdog counter freeze in Stop mode"
              },
              "IWDG_STDBY": {
                "bit": 18,
                "description": "Independent watchdog counter freeze in Standby mode"
              },
              "WWDG_SW": {
                "bit": 19,
                "description": "Window watchdog selection"
              },
              "SWAP_BANK": {
                "bit": 20,
                "description": "Swap banks"
              },
              "DUALBANK": {
                "bit": 21,
                "description": "Dual-bank on 1-Mbyte and 512-Kbyte Flash memory devices"
              },
              "BKPRAM_ECC": {
                "bit": 22,
                "description": "Backup RAM ECC detection and correction enable"
              },
              "SRAM3_ECC": {
                "bit": 23,
                "description": "SRAM3 ECC detection and correction enable"
              },
              "SRAM2_ECC": {
                "bit": 24,
                "description": "SRAM2 ECC detection and correction enable"
              },
              "SRAM2_RST": {
                "bit": 25,
                "description": "SRAM2 erase when system reset"
              },
              "nSWBOOT0": {
                "bit": 26,
                "description": "Software BOOT0"
              },
              "nBOOT0": {
                "bit": 27,
                "description": "nBOOT0 option bit"
              },
              "PA15_PUPEN": {
                "bit": 28,
                "description": "PA15 pull-up enable"
              },
              "IO_VDD_HSLV": {
                "bit": 29,
                "description": "High-speed IO at low VDD voltage configuration bit\nThis bit can be set only with VDD below 2.5V"
              },
              "IO_VDDIO2_HSLV": {
                "bit": 30,
                "description": "High-speed IO at low VDDIO2 voltage configuration bit\nThis bit can be set only with VDDIO2 below 2.5\u00a0V."
              },
              "TZEN": {
                "bit": 31,
                "description": "Global TrustZone security enable"
              }
            },
            "FLASH_NSBOOTADD0R": {
              "NSBOOTADD0": {
                "bit": 7,
                "description": "Non-secure boot base address 0\nThe non-secure boot memory address can be programmed to any address in the valid address range with a granularity of 128 bytes. These bits correspond to address [31:7]. The NSBOOTADD0 option bytes are selected following the BOOT0 pin or nSWBOOT0 state.\nExamples:\nNSBOOTADD0[24:0] = 0x0100000: Boot from non-secure Flash memory (0x0800 0000)\nNSBOOTADD0[24:0] = 0x017F200: Boot from system memory bootloader (0x0BF9 0000)\nNSBOOTADD0[24:0] = 0x0400000: Boot from non-secure SRAM1 on S-Bus (0x2000 0000)",
                "width": 25
              }
            },
            "FLASH_NSBOOTADD1R": {
              "NSBOOTADD1": {
                "bit": 7,
                "description": "Non-secure boot address 1\nThe non-secure boot memory address can be programmed to any address in the valid address range with a granularity of 128 bytes. These bits correspond to address [31:7]. The NSBOOTADD0 option bytes are selected following the BOOT0 pin or nSWBOOT0 state.\nExamples:\nNSBOOTADD1[24:0] = 0x0100000: Boot from non-secure Flash memory (0x0800 0000)\nNSBOOTADD1[24:0] = 0x017F200: Boot from system memory bootloader (0x0BF9 0000)\nNSBOOTADD1[24:0] = 0x0400000: Boot from non-secure SRAM1 on S-Bus (0x2000 0000)",
                "width": 25
              }
            },
            "FLASH_SECBOOTADD0R": {
              "BOOT_LOCK": {
                "bit": 0,
                "description": "Boot lock\nWhen set, the boot is always forced to base address value programmed in SECBOOTADD0[24:0] option bytes whatever the boot selection option. When set, this bit can only be cleared by an RDP at level 0."
              },
              "SECBOOTADD0": {
                "bit": 7,
                "description": "Secure boot base address 0\nThe secure boot memory address can be programmed to any address in the valid address range with a granularity of 128 bytes. This bits correspond to address [31:7] The SECBOOTADD0 option bytes are selected following the BOOT0 pin or nSWBOOT0 state.\nExamples:\nSECBOOTADD0[24:0] = 0x018 0000: Boot from secure Flash memory (0x0C00 0000)\nSECBOOTADD0[24:0] = 0x01F F000: Boot from RSS (0x0FF8 0000)\nSECBOOTADD0[24:0] = 0x060 0000: Boot from secure SRAM1 on S-Bus (0x3000 0000)",
                "width": 25
              }
            },
            "FLASH_SECWM1R1": {
              "SECWM1_PSTRT": {
                "bit": 0,
                "description": "Start page of first secure area\nThis field contains the first page of the secure area in bank 1.",
                "width": 8
              },
              "SECWM1_PEND": {
                "bit": 16,
                "description": "End page of first secure area\nThis field contains the last page of the secure area in bank 1.",
                "width": 8
              }
            },
            "FLASH_SECWM1R2": {
              "PCROP1_PSTRT": {
                "bit": 0,
                "description": "Start page of first PCROP area\nThis field contains the first page of the PCROP area in bank 1.",
                "width": 8
              },
              "PCROP1EN": {
                "bit": 15,
                "description": "PCROP1 area enable"
              },
              "HDP1_PEND": {
                "bit": 16,
                "description": "End page of first hide protection area\nThis field contains the last page of the HDP area in bank 1.",
                "width": 8
              },
              "HDP1EN": {
                "bit": 31,
                "description": "Hide protection first area enable"
              }
            },
            "FLASH_WRP1AR": {
              "WRP1A_PSTRT": {
                "bit": 0,
                "description": "bank 1 WPR first area A start page\nThis field contains the first page of the first WPR area for bank 1.",
                "width": 8
              },
              "WRP1A_PEND": {
                "bit": 16,
                "description": "Bank 1 WPR first area A end page\nThis field contains the last page of the first WPR area in bank 1.",
                "width": 8
              },
              "UNLOCK": {
                "bit": 31,
                "description": "Bank 1 WPR first area A unlock"
              }
            },
            "FLASH_WRP1BR": {
              "WRP1B_PSTRT": {
                "bit": 0,
                "description": "Bank 1 WRP second area B start page\nThis field contains the first page of the second WRP area for bank 1.",
                "width": 8
              },
              "WRP1B_PEND": {
                "bit": 16,
                "description": "Bank 1 WRP second area B end page\nThis field contains the last page of the second WRP area in bank 1.",
                "width": 8
              },
              "UNLOCK": {
                "bit": 31,
                "description": "Bank 1 WPR second area B unlock"
              }
            },
            "FLASH_SECWM2R1": {
              "SECWM2_PSTRT": {
                "bit": 0,
                "description": "Start page of second secure area\nThis field contains the first page of the secure area in bank 2.",
                "width": 8
              },
              "SECWM2_PEND": {
                "bit": 16,
                "description": "End page of second secure area\nThis field contains the last page of the secure area in bank 2.",
                "width": 8
              }
            },
            "FLASH_SECWM2R2": {
              "PCROP2_PSTRT": {
                "bit": 0,
                "description": "Start page of PCROP2 area\nPRCROP2_PSTRT contains the first page of the PCROP area in bank 2.",
                "width": 8
              },
              "PCROP2EN": {
                "bit": 15,
                "description": "PCROP2 area enable"
              },
              "HDP2_PEND": {
                "bit": 16,
                "description": "End page of hide protection second area\nHDP2_PEND contains the last page of the HDP area in bank 2.",
                "width": 8
              },
              "HDP2EN": {
                "bit": 31,
                "description": "Hide protection second area enable"
              }
            },
            "FLASH_WRP2AR": {
              "WRP2A_PSTRT": {
                "bit": 0,
                "description": "Bank 2 WPR first area A start page\nThis field contains the first page of the first WRP area for bank 2.",
                "width": 8
              },
              "WRP2A_PEND": {
                "bit": 16,
                "description": "Bank 2 WPR first area A end page\nThis field contains the last page of the first WRP area in bank 2.",
                "width": 8
              },
              "UNLOCK": {
                "bit": 31,
                "description": "Bank 2 WPR first area A unlock"
              }
            },
            "FLASH_WRP2BR": {
              "WRP2B_PSTRT": {
                "bit": 0,
                "description": "Bank 2 WPR second area B start page\nThis field contains the first page of the second WRP area for bank 2.",
                "width": 8
              },
              "WRP2B_PEND": {
                "bit": 16,
                "description": "Bank 2 WPR second area B end page\nThis field contains the last page of the second WRP area in bank 2.",
                "width": 8
              },
              "UNLOCK": {
                "bit": 31,
                "description": "Bank 2 WPR second area B unlock"
              }
            },
            "FLASH_OEM1KEYR1": {
              "OEM1KEY": {
                "bit": 0,
                "description": "OEM1 least significant bytes key",
                "width": 32
              }
            },
            "FLASH_OEM1KEYR2": {
              "OEM1KEY": {
                "bit": 0,
                "description": "OEM1 most significant bytes key",
                "width": 32
              }
            },
            "FLASH_OEM2KEYR1": {
              "OEM2KEY": {
                "bit": 0,
                "description": "OEM2 least significant bytes key",
                "width": 32
              }
            },
            "FLASH_OEM2KEYR2": {
              "OEM2KEY": {
                "bit": 0,
                "description": "OEM2 most significant bytes key",
                "width": 32
              }
            },
            "FLASH_SEC1BBR1": {
              "SEC1BB0": {
                "bit": 0,
                "description": "SEC1BB0"
              },
              "SEC1BB1": {
                "bit": 1,
                "description": "SEC1BB1"
              },
              "SEC1BB2": {
                "bit": 2,
                "description": "SEC1BB2"
              },
              "SEC1BB3": {
                "bit": 3,
                "description": "SEC1BB3"
              },
              "SEC1BB4": {
                "bit": 4,
                "description": "SEC1BB4"
              },
              "SEC1BB5": {
                "bit": 5,
                "description": "SEC1BB5"
              },
              "SEC1BB6": {
                "bit": 6,
                "description": "SEC1BB6"
              },
              "SEC1BB7": {
                "bit": 7,
                "description": "SEC1BB7"
              },
              "SEC1BB8": {
                "bit": 8,
                "description": "SEC1BB8"
              },
              "SEC1BB9": {
                "bit": 9,
                "description": "SEC1BB9"
              },
              "SEC1BB10": {
                "bit": 10,
                "description": "SEC1BB10"
              },
              "SEC1BB11": {
                "bit": 11,
                "description": "SEC1BB11"
              },
              "SEC1BB12": {
                "bit": 12,
                "description": "SEC1BB12"
              },
              "SEC1BB13": {
                "bit": 13,
                "description": "SEC1BB13"
              },
              "SEC1BB14": {
                "bit": 14,
                "description": "SEC1BB14"
              },
              "SEC1BB15": {
                "bit": 15,
                "description": "SEC1BB15"
              },
              "SEC1BB16": {
                "bit": 16,
                "description": "SEC1BB16"
              },
              "SEC1BB17": {
                "bit": 17,
                "description": "SEC1BB17"
              },
              "SEC1BB18": {
                "bit": 18,
                "description": "SEC1BB18"
              },
              "SEC1BB19": {
                "bit": 19,
                "description": "SEC1BB19"
              },
              "SEC1BB20": {
                "bit": 20,
                "description": "SEC1BB20"
              },
              "SEC1BB21": {
                "bit": 21,
                "description": "SEC1BB21"
              },
              "SEC1BB22": {
                "bit": 22,
                "description": "SEC1BB22"
              },
              "SEC1BB23": {
                "bit": 23,
                "description": "SEC1BB23"
              },
              "SEC1BB24": {
                "bit": 24,
                "description": "SEC1BB24"
              },
              "SEC1BB25": {
                "bit": 25,
                "description": "SEC1BB25"
              },
              "SEC1BB26": {
                "bit": 26,
                "description": "SEC1BB26"
              },
              "SEC1BB27": {
                "bit": 27,
                "description": "SEC1BB27"
              },
              "SEC1BB28": {
                "bit": 28,
                "description": "SEC1BB28"
              },
              "SEC1BB29": {
                "bit": 29,
                "description": "SEC1BB29"
              },
              "SEC1BB30": {
                "bit": 30,
                "description": "SEC1BB30"
              },
              "SEC1BB31": {
                "bit": 31,
                "description": "SEC1BB31"
              }
            },
            "FLASH_SEC1BBR2": {
              "SEC1BB0": {
                "bit": 0,
                "description": "SEC1BB0"
              },
              "SEC1BB1": {
                "bit": 1,
                "description": "SEC1BB1"
              },
              "SEC1BB2": {
                "bit": 2,
                "description": "SEC1BB2"
              },
              "SEC1BB3": {
                "bit": 3,
                "description": "SEC1BB3"
              },
              "SEC1BB4": {
                "bit": 4,
                "description": "SEC1BB4"
              },
              "SEC1BB5": {
                "bit": 5,
                "description": "SEC1BB5"
              },
              "SEC1BB6": {
                "bit": 6,
                "description": "SEC1BB6"
              },
              "SEC1BB7": {
                "bit": 7,
                "description": "SEC1BB7"
              },
              "SEC1BB8": {
                "bit": 8,
                "description": "SEC1BB8"
              },
              "SEC1BB9": {
                "bit": 9,
                "description": "SEC1BB9"
              },
              "SEC1BB10": {
                "bit": 10,
                "description": "SEC1BB10"
              },
              "SEC1BB11": {
                "bit": 11,
                "description": "SEC1BB11"
              },
              "SEC1BB12": {
                "bit": 12,
                "description": "SEC1BB12"
              },
              "SEC1BB13": {
                "bit": 13,
                "description": "SEC1BB13"
              },
              "SEC1BB14": {
                "bit": 14,
                "description": "SEC1BB14"
              },
              "SEC1BB15": {
                "bit": 15,
                "description": "SEC1BB15"
              },
              "SEC1BB16": {
                "bit": 16,
                "description": "SEC1BB16"
              },
              "SEC1BB17": {
                "bit": 17,
                "description": "SEC1BB17"
              },
              "SEC1BB18": {
                "bit": 18,
                "description": "SEC1BB18"
              },
              "SEC1BB19": {
                "bit": 19,
                "description": "SEC1BB19"
              },
              "SEC1BB20": {
                "bit": 20,
                "description": "SEC1BB20"
              },
              "SEC1BB21": {
                "bit": 21,
                "description": "SEC1BB21"
              },
              "SEC1BB22": {
                "bit": 22,
                "description": "SEC1BB22"
              },
              "SEC1BB23": {
                "bit": 23,
                "description": "SEC1BB23"
              },
              "SEC1BB24": {
                "bit": 24,
                "description": "SEC1BB24"
              },
              "SEC1BB25": {
                "bit": 25,
                "description": "SEC1BB25"
              },
              "SEC1BB26": {
                "bit": 26,
                "description": "SEC1BB26"
              },
              "SEC1BB27": {
                "bit": 27,
                "description": "SEC1BB27"
              },
              "SEC1BB28": {
                "bit": 28,
                "description": "SEC1BB28"
              },
              "SEC1BB29": {
                "bit": 29,
                "description": "SEC1BB29"
              },
              "SEC1BB30": {
                "bit": 30,
                "description": "SEC1BB30"
              },
              "SEC1BB31": {
                "bit": 31,
                "description": "SEC1BB31"
              }
            },
            "FLASH_SEC1BBR3": {
              "SEC1BB0": {
                "bit": 0,
                "description": "SEC1BB0"
              },
              "SEC1BB1": {
                "bit": 1,
                "description": "SEC1BB1"
              },
              "SEC1BB2": {
                "bit": 2,
                "description": "SEC1BB2"
              },
              "SEC1BB3": {
                "bit": 3,
                "description": "SEC1BB3"
              },
              "SEC1BB4": {
                "bit": 4,
                "description": "SEC1BB4"
              },
              "SEC1BB5": {
                "bit": 5,
                "description": "SEC1BB5"
              },
              "SEC1BB6": {
                "bit": 6,
                "description": "SEC1BB6"
              },
              "SEC1BB7": {
                "bit": 7,
                "description": "SEC1BB7"
              },
              "SEC1BB8": {
                "bit": 8,
                "description": "SEC1BB8"
              },
              "SEC1BB9": {
                "bit": 9,
                "description": "SEC1BB9"
              },
              "SEC1BB10": {
                "bit": 10,
                "description": "SEC1BB10"
              },
              "SEC1BB11": {
                "bit": 11,
                "description": "SEC1BB11"
              },
              "SEC1BB12": {
                "bit": 12,
                "description": "SEC1BB12"
              },
              "SEC1BB13": {
                "bit": 13,
                "description": "SEC1BB13"
              },
              "SEC1BB14": {
                "bit": 14,
                "description": "SEC1BB14"
              },
              "SEC1BB15": {
                "bit": 15,
                "description": "SEC1BB15"
              },
              "SEC1BB16": {
                "bit": 16,
                "description": "SEC1BB16"
              },
              "SEC1BB17": {
                "bit": 17,
                "description": "SEC1BB17"
              },
              "SEC1BB18": {
                "bit": 18,
                "description": "SEC1BB18"
              },
              "SEC1BB19": {
                "bit": 19,
                "description": "SEC1BB19"
              },
              "SEC1BB20": {
                "bit": 20,
                "description": "SEC1BB20"
              },
              "SEC1BB21": {
                "bit": 21,
                "description": "SEC1BB21"
              },
              "SEC1BB22": {
                "bit": 22,
                "description": "SEC1BB22"
              },
              "SEC1BB23": {
                "bit": 23,
                "description": "SEC1BB23"
              },
              "SEC1BB24": {
                "bit": 24,
                "description": "SEC1BB24"
              },
              "SEC1BB25": {
                "bit": 25,
                "description": "SEC1BB25"
              },
              "SEC1BB26": {
                "bit": 26,
                "description": "SEC1BB26"
              },
              "SEC1BB27": {
                "bit": 27,
                "description": "SEC1BB27"
              },
              "SEC1BB28": {
                "bit": 28,
                "description": "SEC1BB28"
              },
              "SEC1BB29": {
                "bit": 29,
                "description": "SEC1BB29"
              },
              "SEC1BB30": {
                "bit": 30,
                "description": "SEC1BB30"
              },
              "SEC1BB31": {
                "bit": 31,
                "description": "SEC1BB31"
              }
            },
            "FLASH_SEC1BBR4": {
              "SEC1BB0": {
                "bit": 0,
                "description": "SEC1BB0"
              },
              "SEC1BB1": {
                "bit": 1,
                "description": "SEC1BB1"
              },
              "SEC1BB2": {
                "bit": 2,
                "description": "SEC1BB2"
              },
              "SEC1BB3": {
                "bit": 3,
                "description": "SEC1BB3"
              },
              "SEC1BB4": {
                "bit": 4,
                "description": "SEC1BB4"
              },
              "SEC1BB5": {
                "bit": 5,
                "description": "SEC1BB5"
              },
              "SEC1BB6": {
                "bit": 6,
                "description": "SEC1BB6"
              },
              "SEC1BB7": {
                "bit": 7,
                "description": "SEC1BB7"
              },
              "SEC1BB8": {
                "bit": 8,
                "description": "SEC1BB8"
              },
              "SEC1BB9": {
                "bit": 9,
                "description": "SEC1BB9"
              },
              "SEC1BB10": {
                "bit": 10,
                "description": "SEC1BB10"
              },
              "SEC1BB11": {
                "bit": 11,
                "description": "SEC1BB11"
              },
              "SEC1BB12": {
                "bit": 12,
                "description": "SEC1BB12"
              },
              "SEC1BB13": {
                "bit": 13,
                "description": "SEC1BB13"
              },
              "SEC1BB14": {
                "bit": 14,
                "description": "SEC1BB14"
              },
              "SEC1BB15": {
                "bit": 15,
                "description": "SEC1BB15"
              },
              "SEC1BB16": {
                "bit": 16,
                "description": "SEC1BB16"
              },
              "SEC1BB17": {
                "bit": 17,
                "description": "SEC1BB17"
              },
              "SEC1BB18": {
                "bit": 18,
                "description": "SEC1BB18"
              },
              "SEC1BB19": {
                "bit": 19,
                "description": "SEC1BB19"
              },
              "SEC1BB20": {
                "bit": 20,
                "description": "SEC1BB20"
              },
              "SEC1BB21": {
                "bit": 21,
                "description": "SEC1BB21"
              },
              "SEC1BB22": {
                "bit": 22,
                "description": "SEC1BB22"
              },
              "SEC1BB23": {
                "bit": 23,
                "description": "SEC1BB23"
              },
              "SEC1BB24": {
                "bit": 24,
                "description": "SEC1BB24"
              },
              "SEC1BB25": {
                "bit": 25,
                "description": "SEC1BB25"
              },
              "SEC1BB26": {
                "bit": 26,
                "description": "SEC1BB26"
              },
              "SEC1BB27": {
                "bit": 27,
                "description": "SEC1BB27"
              },
              "SEC1BB28": {
                "bit": 28,
                "description": "SEC1BB28"
              },
              "SEC1BB29": {
                "bit": 29,
                "description": "SEC1BB29"
              },
              "SEC1BB30": {
                "bit": 30,
                "description": "SEC1BB30"
              },
              "SEC1BB31": {
                "bit": 31,
                "description": "SEC1BB31"
              }
            },
            "FLASH_SEC1BBR5": {
              "SEC1BB0": {
                "bit": 0,
                "description": "SEC1BB0"
              },
              "SEC1BB1": {
                "bit": 1,
                "description": "SEC1BB1"
              },
              "SEC1BB2": {
                "bit": 2,
                "description": "SEC1BB2"
              },
              "SEC1BB3": {
                "bit": 3,
                "description": "SEC1BB3"
              },
              "SEC1BB4": {
                "bit": 4,
                "description": "SEC1BB4"
              },
              "SEC1BB5": {
                "bit": 5,
                "description": "SEC1BB5"
              },
              "SEC1BB6": {
                "bit": 6,
                "description": "SEC1BB6"
              },
              "SEC1BB7": {
                "bit": 7,
                "description": "SEC1BB7"
              },
              "SEC1BB8": {
                "bit": 8,
                "description": "SEC1BB8"
              },
              "SEC1BB9": {
                "bit": 9,
                "description": "SEC1BB9"
              },
              "SEC1BB10": {
                "bit": 10,
                "description": "SEC1BB10"
              },
              "SEC1BB11": {
                "bit": 11,
                "description": "SEC1BB11"
              },
              "SEC1BB12": {
                "bit": 12,
                "description": "SEC1BB12"
              },
              "SEC1BB13": {
                "bit": 13,
                "description": "SEC1BB13"
              },
              "SEC1BB14": {
                "bit": 14,
                "description": "SEC1BB14"
              },
              "SEC1BB15": {
                "bit": 15,
                "description": "SEC1BB15"
              },
              "SEC1BB16": {
                "bit": 16,
                "description": "SEC1BB16"
              },
              "SEC1BB17": {
                "bit": 17,
                "description": "SEC1BB17"
              },
              "SEC1BB18": {
                "bit": 18,
                "description": "SEC1BB18"
              },
              "SEC1BB19": {
                "bit": 19,
                "description": "SEC1BB19"
              },
              "SEC1BB20": {
                "bit": 20,
                "description": "SEC1BB20"
              },
              "SEC1BB21": {
                "bit": 21,
                "description": "SEC1BB21"
              },
              "SEC1BB22": {
                "bit": 22,
                "description": "SEC1BB22"
              },
              "SEC1BB23": {
                "bit": 23,
                "description": "SEC1BB23"
              },
              "SEC1BB24": {
                "bit": 24,
                "description": "SEC1BB24"
              },
              "SEC1BB25": {
                "bit": 25,
                "description": "SEC1BB25"
              },
              "SEC1BB26": {
                "bit": 26,
                "description": "SEC1BB26"
              },
              "SEC1BB27": {
                "bit": 27,
                "description": "SEC1BB27"
              },
              "SEC1BB28": {
                "bit": 28,
                "description": "SEC1BB28"
              },
              "SEC1BB29": {
                "bit": 29,
                "description": "SEC1BB29"
              },
              "SEC1BB30": {
                "bit": 30,
                "description": "SEC1BB30"
              },
              "SEC1BB31": {
                "bit": 31,
                "description": "SEC1BB31"
              }
            },
            "FLASH_SEC1BBR6": {
              "SEC1BB0": {
                "bit": 0,
                "description": "SEC1BB0"
              },
              "SEC1BB1": {
                "bit": 1,
                "description": "SEC1BB1"
              },
              "SEC1BB2": {
                "bit": 2,
                "description": "SEC1BB2"
              },
              "SEC1BB3": {
                "bit": 3,
                "description": "SEC1BB3"
              },
              "SEC1BB4": {
                "bit": 4,
                "description": "SEC1BB4"
              },
              "SEC1BB5": {
                "bit": 5,
                "description": "SEC1BB5"
              },
              "SEC1BB6": {
                "bit": 6,
                "description": "SEC1BB6"
              },
              "SEC1BB7": {
                "bit": 7,
                "description": "SEC1BB7"
              },
              "SEC1BB8": {
                "bit": 8,
                "description": "SEC1BB8"
              },
              "SEC1BB9": {
                "bit": 9,
                "description": "SEC1BB9"
              },
              "SEC1BB10": {
                "bit": 10,
                "description": "SEC1BB10"
              },
              "SEC1BB11": {
                "bit": 11,
                "description": "SEC1BB11"
              },
              "SEC1BB12": {
                "bit": 12,
                "description": "SEC1BB12"
              },
              "SEC1BB13": {
                "bit": 13,
                "description": "SEC1BB13"
              },
              "SEC1BB14": {
                "bit": 14,
                "description": "SEC1BB14"
              },
              "SEC1BB15": {
                "bit": 15,
                "description": "SEC1BB15"
              },
              "SEC1BB16": {
                "bit": 16,
                "description": "SEC1BB16"
              },
              "SEC1BB17": {
                "bit": 17,
                "description": "SEC1BB17"
              },
              "SEC1BB18": {
                "bit": 18,
                "description": "SEC1BB18"
              },
              "SEC1BB19": {
                "bit": 19,
                "description": "SEC1BB19"
              },
              "SEC1BB20": {
                "bit": 20,
                "description": "SEC1BB20"
              },
              "SEC1BB21": {
                "bit": 21,
                "description": "SEC1BB21"
              },
              "SEC1BB22": {
                "bit": 22,
                "description": "SEC1BB22"
              },
              "SEC1BB23": {
                "bit": 23,
                "description": "SEC1BB23"
              },
              "SEC1BB24": {
                "bit": 24,
                "description": "SEC1BB24"
              },
              "SEC1BB25": {
                "bit": 25,
                "description": "SEC1BB25"
              },
              "SEC1BB26": {
                "bit": 26,
                "description": "SEC1BB26"
              },
              "SEC1BB27": {
                "bit": 27,
                "description": "SEC1BB27"
              },
              "SEC1BB28": {
                "bit": 28,
                "description": "SEC1BB28"
              },
              "SEC1BB29": {
                "bit": 29,
                "description": "SEC1BB29"
              },
              "SEC1BB30": {
                "bit": 30,
                "description": "SEC1BB30"
              },
              "SEC1BB31": {
                "bit": 31,
                "description": "SEC1BB31"
              }
            },
            "FLASH_SEC1BBR7": {
              "SEC1BB0": {
                "bit": 0,
                "description": "SEC1BB0"
              },
              "SEC1BB1": {
                "bit": 1,
                "description": "SEC1BB1"
              },
              "SEC1BB2": {
                "bit": 2,
                "description": "SEC1BB2"
              },
              "SEC1BB3": {
                "bit": 3,
                "description": "SEC1BB3"
              },
              "SEC1BB4": {
                "bit": 4,
                "description": "SEC1BB4"
              },
              "SEC1BB5": {
                "bit": 5,
                "description": "SEC1BB5"
              },
              "SEC1BB6": {
                "bit": 6,
                "description": "SEC1BB6"
              },
              "SEC1BB7": {
                "bit": 7,
                "description": "SEC1BB7"
              },
              "SEC1BB8": {
                "bit": 8,
                "description": "SEC1BB8"
              },
              "SEC1BB9": {
                "bit": 9,
                "description": "SEC1BB9"
              },
              "SEC1BB10": {
                "bit": 10,
                "description": "SEC1BB10"
              },
              "SEC1BB11": {
                "bit": 11,
                "description": "SEC1BB11"
              },
              "SEC1BB12": {
                "bit": 12,
                "description": "SEC1BB12"
              },
              "SEC1BB13": {
                "bit": 13,
                "description": "SEC1BB13"
              },
              "SEC1BB14": {
                "bit": 14,
                "description": "SEC1BB14"
              },
              "SEC1BB15": {
                "bit": 15,
                "description": "SEC1BB15"
              },
              "SEC1BB16": {
                "bit": 16,
                "description": "SEC1BB16"
              },
              "SEC1BB17": {
                "bit": 17,
                "description": "SEC1BB17"
              },
              "SEC1BB18": {
                "bit": 18,
                "description": "SEC1BB18"
              },
              "SEC1BB19": {
                "bit": 19,
                "description": "SEC1BB19"
              },
              "SEC1BB20": {
                "bit": 20,
                "description": "SEC1BB20"
              },
              "SEC1BB21": {
                "bit": 21,
                "description": "SEC1BB21"
              },
              "SEC1BB22": {
                "bit": 22,
                "description": "SEC1BB22"
              },
              "SEC1BB23": {
                "bit": 23,
                "description": "SEC1BB23"
              },
              "SEC1BB24": {
                "bit": 24,
                "description": "SEC1BB24"
              },
              "SEC1BB25": {
                "bit": 25,
                "description": "SEC1BB25"
              },
              "SEC1BB26": {
                "bit": 26,
                "description": "SEC1BB26"
              },
              "SEC1BB27": {
                "bit": 27,
                "description": "SEC1BB27"
              },
              "SEC1BB28": {
                "bit": 28,
                "description": "SEC1BB28"
              },
              "SEC1BB29": {
                "bit": 29,
                "description": "SEC1BB29"
              },
              "SEC1BB30": {
                "bit": 30,
                "description": "SEC1BB30"
              },
              "SEC1BB31": {
                "bit": 31,
                "description": "SEC1BB31"
              }
            },
            "FLASH_SEC1BBR8": {
              "SEC1BB0": {
                "bit": 0,
                "description": "SEC1BB0"
              },
              "SEC1BB1": {
                "bit": 1,
                "description": "SEC1BB1"
              },
              "SEC1BB2": {
                "bit": 2,
                "description": "SEC1BB2"
              },
              "SEC1BB3": {
                "bit": 3,
                "description": "SEC1BB3"
              },
              "SEC1BB4": {
                "bit": 4,
                "description": "SEC1BB4"
              },
              "SEC1BB5": {
                "bit": 5,
                "description": "SEC1BB5"
              },
              "SEC1BB6": {
                "bit": 6,
                "description": "SEC1BB6"
              },
              "SEC1BB7": {
                "bit": 7,
                "description": "SEC1BB7"
              },
              "SEC1BB8": {
                "bit": 8,
                "description": "SEC1BB8"
              },
              "SEC1BB9": {
                "bit": 9,
                "description": "SEC1BB9"
              },
              "SEC1BB10": {
                "bit": 10,
                "description": "SEC1BB10"
              },
              "SEC1BB11": {
                "bit": 11,
                "description": "SEC1BB11"
              },
              "SEC1BB12": {
                "bit": 12,
                "description": "SEC1BB12"
              },
              "SEC1BB13": {
                "bit": 13,
                "description": "SEC1BB13"
              },
              "SEC1BB14": {
                "bit": 14,
                "description": "SEC1BB14"
              },
              "SEC1BB15": {
                "bit": 15,
                "description": "SEC1BB15"
              },
              "SEC1BB16": {
                "bit": 16,
                "description": "SEC1BB16"
              },
              "SEC1BB17": {
                "bit": 17,
                "description": "SEC1BB17"
              },
              "SEC1BB18": {
                "bit": 18,
                "description": "SEC1BB18"
              },
              "SEC1BB19": {
                "bit": 19,
                "description": "SEC1BB19"
              },
              "SEC1BB20": {
                "bit": 20,
                "description": "SEC1BB20"
              },
              "SEC1BB21": {
                "bit": 21,
                "description": "SEC1BB21"
              },
              "SEC1BB22": {
                "bit": 22,
                "description": "SEC1BB22"
              },
              "SEC1BB23": {
                "bit": 23,
                "description": "SEC1BB23"
              },
              "SEC1BB24": {
                "bit": 24,
                "description": "SEC1BB24"
              },
              "SEC1BB25": {
                "bit": 25,
                "description": "SEC1BB25"
              },
              "SEC1BB26": {
                "bit": 26,
                "description": "SEC1BB26"
              },
              "SEC1BB27": {
                "bit": 27,
                "description": "SEC1BB27"
              },
              "SEC1BB28": {
                "bit": 28,
                "description": "SEC1BB28"
              },
              "SEC1BB29": {
                "bit": 29,
                "description": "SEC1BB29"
              },
              "SEC1BB30": {
                "bit": 30,
                "description": "SEC1BB30"
              },
              "SEC1BB31": {
                "bit": 31,
                "description": "SEC1BB31"
              }
            },
            "FLASH_SEC2BBR1": {
              "SEC2BB0": {
                "bit": 0,
                "description": "SEC2BB0"
              },
              "SEC2BB1": {
                "bit": 1,
                "description": "SEC2BB1"
              },
              "SEC2BB2": {
                "bit": 2,
                "description": "SEC2BB2"
              },
              "SEC2BB3": {
                "bit": 3,
                "description": "SEC2BB3"
              },
              "SEC2BB4": {
                "bit": 4,
                "description": "SEC2BB4"
              },
              "SEC2BB5": {
                "bit": 5,
                "description": "SEC2BB5"
              },
              "SEC2BB6": {
                "bit": 6,
                "description": "SEC2BB6"
              },
              "SEC2BB7": {
                "bit": 7,
                "description": "SEC2BB7"
              },
              "SEC2BB8": {
                "bit": 8,
                "description": "SEC2BB8"
              },
              "SEC2BB9": {
                "bit": 9,
                "description": "SEC2BB9"
              },
              "SEC2BB10": {
                "bit": 10,
                "description": "SEC2BB10"
              },
              "SEC2BB11": {
                "bit": 11,
                "description": "SEC2BB11"
              },
              "SEC2BB12": {
                "bit": 12,
                "description": "SEC2BB12"
              },
              "SEC2BB13": {
                "bit": 13,
                "description": "SEC2BB13"
              },
              "SEC2BB14": {
                "bit": 14,
                "description": "SEC2BB14"
              },
              "SEC2BB15": {
                "bit": 15,
                "description": "SEC2BB15"
              },
              "SEC2BB16": {
                "bit": 16,
                "description": "SEC2BB16"
              },
              "SEC2BB17": {
                "bit": 17,
                "description": "SEC2BB17"
              },
              "SEC2BB18": {
                "bit": 18,
                "description": "SEC2BB18"
              },
              "SEC2BB19": {
                "bit": 19,
                "description": "SEC2BB19"
              },
              "SEC2BB20": {
                "bit": 20,
                "description": "SEC2BB20"
              },
              "SEC2BB21": {
                "bit": 21,
                "description": "SEC2BB21"
              },
              "SEC2BB22": {
                "bit": 22,
                "description": "SEC2BB22"
              },
              "SEC2BB23": {
                "bit": 23,
                "description": "SEC2BB23"
              },
              "SEC2BB24": {
                "bit": 24,
                "description": "SEC2BB24"
              },
              "SEC2BB25": {
                "bit": 25,
                "description": "SEC2BB25"
              },
              "SEC2BB26": {
                "bit": 26,
                "description": "SEC2BB26"
              },
              "SEC2BB27": {
                "bit": 27,
                "description": "SEC2BB27"
              },
              "SEC2BB28": {
                "bit": 28,
                "description": "SEC2BB28"
              },
              "SEC2BB29": {
                "bit": 29,
                "description": "SEC2BB29"
              },
              "SEC2BB30": {
                "bit": 30,
                "description": "SEC2BB30"
              },
              "SEC2BB31": {
                "bit": 31,
                "description": "SEC2BB31"
              }
            },
            "FLASH_SEC2BBR2": {
              "SEC2BB0": {
                "bit": 0,
                "description": "SEC2BB0"
              },
              "SEC2BB1": {
                "bit": 1,
                "description": "SEC2BB1"
              },
              "SEC2BB2": {
                "bit": 2,
                "description": "SEC2BB2"
              },
              "SEC2BB3": {
                "bit": 3,
                "description": "SEC2BB3"
              },
              "SEC2BB4": {
                "bit": 4,
                "description": "SEC2BB4"
              },
              "SEC2BB5": {
                "bit": 5,
                "description": "SEC2BB5"
              },
              "SEC2BB6": {
                "bit": 6,
                "description": "SEC2BB6"
              },
              "SEC2BB7": {
                "bit": 7,
                "description": "SEC2BB7"
              },
              "SEC2BB8": {
                "bit": 8,
                "description": "SEC2BB8"
              },
              "SEC2BB9": {
                "bit": 9,
                "description": "SEC2BB9"
              },
              "SEC2BB10": {
                "bit": 10,
                "description": "SEC2BB10"
              },
              "SEC2BB11": {
                "bit": 11,
                "description": "SEC2BB11"
              },
              "SEC2BB12": {
                "bit": 12,
                "description": "SEC2BB12"
              },
              "SEC2BB13": {
                "bit": 13,
                "description": "SEC2BB13"
              },
              "SEC2BB14": {
                "bit": 14,
                "description": "SEC2BB14"
              },
              "SEC2BB15": {
                "bit": 15,
                "description": "SEC2BB15"
              },
              "SEC2BB16": {
                "bit": 16,
                "description": "SEC2BB16"
              },
              "SEC2BB17": {
                "bit": 17,
                "description": "SEC2BB17"
              },
              "SEC2BB18": {
                "bit": 18,
                "description": "SEC2BB18"
              },
              "SEC2BB19": {
                "bit": 19,
                "description": "SEC2BB19"
              },
              "SEC2BB20": {
                "bit": 20,
                "description": "SEC2BB20"
              },
              "SEC2BB21": {
                "bit": 21,
                "description": "SEC2BB21"
              },
              "SEC2BB22": {
                "bit": 22,
                "description": "SEC2BB22"
              },
              "SEC2BB23": {
                "bit": 23,
                "description": "SEC2BB23"
              },
              "SEC2BB24": {
                "bit": 24,
                "description": "SEC2BB24"
              },
              "SEC2BB25": {
                "bit": 25,
                "description": "SEC2BB25"
              },
              "SEC2BB26": {
                "bit": 26,
                "description": "SEC2BB26"
              },
              "SEC2BB27": {
                "bit": 27,
                "description": "SEC2BB27"
              },
              "SEC2BB28": {
                "bit": 28,
                "description": "SEC2BB28"
              },
              "SEC2BB29": {
                "bit": 29,
                "description": "SEC2BB29"
              },
              "SEC2BB30": {
                "bit": 30,
                "description": "SEC2BB30"
              },
              "SEC2BB31": {
                "bit": 31,
                "description": "SEC2BB31"
              }
            },
            "FLASH_SEC2BBR3": {
              "SEC2BB0": {
                "bit": 0,
                "description": "SEC2BB0"
              },
              "SEC2BB1": {
                "bit": 1,
                "description": "SEC2BB1"
              },
              "SEC2BB2": {
                "bit": 2,
                "description": "SEC2BB2"
              },
              "SEC2BB3": {
                "bit": 3,
                "description": "SEC2BB3"
              },
              "SEC2BB4": {
                "bit": 4,
                "description": "SEC2BB4"
              },
              "SEC2BB5": {
                "bit": 5,
                "description": "SEC2BB5"
              },
              "SEC2BB6": {
                "bit": 6,
                "description": "SEC2BB6"
              },
              "SEC2BB7": {
                "bit": 7,
                "description": "SEC2BB7"
              },
              "SEC2BB8": {
                "bit": 8,
                "description": "SEC2BB8"
              },
              "SEC2BB9": {
                "bit": 9,
                "description": "SEC2BB9"
              },
              "SEC2BB10": {
                "bit": 10,
                "description": "SEC2BB10"
              },
              "SEC2BB11": {
                "bit": 11,
                "description": "SEC2BB11"
              },
              "SEC2BB12": {
                "bit": 12,
                "description": "SEC2BB12"
              },
              "SEC2BB13": {
                "bit": 13,
                "description": "SEC2BB13"
              },
              "SEC2BB14": {
                "bit": 14,
                "description": "SEC2BB14"
              },
              "SEC2BB15": {
                "bit": 15,
                "description": "SEC2BB15"
              },
              "SEC2BB16": {
                "bit": 16,
                "description": "SEC2BB16"
              },
              "SEC2BB17": {
                "bit": 17,
                "description": "SEC2BB17"
              },
              "SEC2BB18": {
                "bit": 18,
                "description": "SEC2BB18"
              },
              "SEC2BB19": {
                "bit": 19,
                "description": "SEC2BB19"
              },
              "SEC2BB20": {
                "bit": 20,
                "description": "SEC2BB20"
              },
              "SEC2BB21": {
                "bit": 21,
                "description": "SEC2BB21"
              },
              "SEC2BB22": {
                "bit": 22,
                "description": "SEC2BB22"
              },
              "SEC2BB23": {
                "bit": 23,
                "description": "SEC2BB23"
              },
              "SEC2BB24": {
                "bit": 24,
                "description": "SEC2BB24"
              },
              "SEC2BB25": {
                "bit": 25,
                "description": "SEC2BB25"
              },
              "SEC2BB26": {
                "bit": 26,
                "description": "SEC2BB26"
              },
              "SEC2BB27": {
                "bit": 27,
                "description": "SEC2BB27"
              },
              "SEC2BB28": {
                "bit": 28,
                "description": "SEC2BB28"
              },
              "SEC2BB29": {
                "bit": 29,
                "description": "SEC2BB29"
              },
              "SEC2BB30": {
                "bit": 30,
                "description": "SEC2BB30"
              },
              "SEC2BB31": {
                "bit": 31,
                "description": "SEC2BB31"
              }
            },
            "FLASH_SEC2BBR4": {
              "SEC2BB0": {
                "bit": 0,
                "description": "SEC2BB0"
              },
              "SEC2BB1": {
                "bit": 1,
                "description": "SEC2BB1"
              },
              "SEC2BB2": {
                "bit": 2,
                "description": "SEC2BB2"
              },
              "SEC2BB3": {
                "bit": 3,
                "description": "SEC2BB3"
              },
              "SEC2BB4": {
                "bit": 4,
                "description": "SEC2BB4"
              },
              "SEC2BB5": {
                "bit": 5,
                "description": "SEC2BB5"
              },
              "SEC2BB6": {
                "bit": 6,
                "description": "SEC2BB6"
              },
              "SEC2BB7": {
                "bit": 7,
                "description": "SEC2BB7"
              },
              "SEC2BB8": {
                "bit": 8,
                "description": "SEC2BB8"
              },
              "SEC2BB9": {
                "bit": 9,
                "description": "SEC2BB9"
              },
              "SEC2BB10": {
                "bit": 10,
                "description": "SEC2BB10"
              },
              "SEC2BB11": {
                "bit": 11,
                "description": "SEC2BB11"
              },
              "SEC2BB12": {
                "bit": 12,
                "description": "SEC2BB12"
              },
              "SEC2BB13": {
                "bit": 13,
                "description": "SEC2BB13"
              },
              "SEC2BB14": {
                "bit": 14,
                "description": "SEC2BB14"
              },
              "SEC2BB15": {
                "bit": 15,
                "description": "SEC2BB15"
              },
              "SEC2BB16": {
                "bit": 16,
                "description": "SEC2BB16"
              },
              "SEC2BB17": {
                "bit": 17,
                "description": "SEC2BB17"
              },
              "SEC2BB18": {
                "bit": 18,
                "description": "SEC2BB18"
              },
              "SEC2BB19": {
                "bit": 19,
                "description": "SEC2BB19"
              },
              "SEC2BB20": {
                "bit": 20,
                "description": "SEC2BB20"
              },
              "SEC2BB21": {
                "bit": 21,
                "description": "SEC2BB21"
              },
              "SEC2BB22": {
                "bit": 22,
                "description": "SEC2BB22"
              },
              "SEC2BB23": {
                "bit": 23,
                "description": "SEC2BB23"
              },
              "SEC2BB24": {
                "bit": 24,
                "description": "SEC2BB24"
              },
              "SEC2BB25": {
                "bit": 25,
                "description": "SEC2BB25"
              },
              "SEC2BB26": {
                "bit": 26,
                "description": "SEC2BB26"
              },
              "SEC2BB27": {
                "bit": 27,
                "description": "SEC2BB27"
              },
              "SEC2BB28": {
                "bit": 28,
                "description": "SEC2BB28"
              },
              "SEC2BB29": {
                "bit": 29,
                "description": "SEC2BB29"
              },
              "SEC2BB30": {
                "bit": 30,
                "description": "SEC2BB30"
              },
              "SEC2BB31": {
                "bit": 31,
                "description": "SEC2BB31"
              }
            },
            "FLASH_SEC2BBR5": {
              "SEC2BB0": {
                "bit": 0,
                "description": "SEC2BB0"
              },
              "SEC2BB1": {
                "bit": 1,
                "description": "SEC2BB1"
              },
              "SEC2BB2": {
                "bit": 2,
                "description": "SEC2BB2"
              },
              "SEC2BB3": {
                "bit": 3,
                "description": "SEC2BB3"
              },
              "SEC2BB4": {
                "bit": 4,
                "description": "SEC2BB4"
              },
              "SEC2BB5": {
                "bit": 5,
                "description": "SEC2BB5"
              },
              "SEC2BB6": {
                "bit": 6,
                "description": "SEC2BB6"
              },
              "SEC2BB7": {
                "bit": 7,
                "description": "SEC2BB7"
              },
              "SEC2BB8": {
                "bit": 8,
                "description": "SEC2BB8"
              },
              "SEC2BB9": {
                "bit": 9,
                "description": "SEC2BB9"
              },
              "SEC2BB10": {
                "bit": 10,
                "description": "SEC2BB10"
              },
              "SEC2BB11": {
                "bit": 11,
                "description": "SEC2BB11"
              },
              "SEC2BB12": {
                "bit": 12,
                "description": "SEC2BB12"
              },
              "SEC2BB13": {
                "bit": 13,
                "description": "SEC2BB13"
              },
              "SEC2BB14": {
                "bit": 14,
                "description": "SEC2BB14"
              },
              "SEC2BB15": {
                "bit": 15,
                "description": "SEC2BB15"
              },
              "SEC2BB16": {
                "bit": 16,
                "description": "SEC2BB16"
              },
              "SEC2BB17": {
                "bit": 17,
                "description": "SEC2BB17"
              },
              "SEC2BB18": {
                "bit": 18,
                "description": "SEC2BB18"
              },
              "SEC2BB19": {
                "bit": 19,
                "description": "SEC2BB19"
              },
              "SEC2BB20": {
                "bit": 20,
                "description": "SEC2BB20"
              },
              "SEC2BB21": {
                "bit": 21,
                "description": "SEC2BB21"
              },
              "SEC2BB22": {
                "bit": 22,
                "description": "SEC2BB22"
              },
              "SEC2BB23": {
                "bit": 23,
                "description": "SEC2BB23"
              },
              "SEC2BB24": {
                "bit": 24,
                "description": "SEC2BB24"
              },
              "SEC2BB25": {
                "bit": 25,
                "description": "SEC2BB25"
              },
              "SEC2BB26": {
                "bit": 26,
                "description": "SEC2BB26"
              },
              "SEC2BB27": {
                "bit": 27,
                "description": "SEC2BB27"
              },
              "SEC2BB28": {
                "bit": 28,
                "description": "SEC2BB28"
              },
              "SEC2BB29": {
                "bit": 29,
                "description": "SEC2BB29"
              },
              "SEC2BB30": {
                "bit": 30,
                "description": "SEC2BB30"
              },
              "SEC2BB31": {
                "bit": 31,
                "description": "SEC2BB31"
              }
            },
            "FLASH_SEC2BBR6": {
              "SEC2BB0": {
                "bit": 0,
                "description": "SEC2BB0"
              },
              "SEC2BB1": {
                "bit": 1,
                "description": "SEC2BB1"
              },
              "SEC2BB2": {
                "bit": 2,
                "description": "SEC2BB2"
              },
              "SEC2BB3": {
                "bit": 3,
                "description": "SEC2BB3"
              },
              "SEC2BB4": {
                "bit": 4,
                "description": "SEC2BB4"
              },
              "SEC2BB5": {
                "bit": 5,
                "description": "SEC2BB5"
              },
              "SEC2BB6": {
                "bit": 6,
                "description": "SEC2BB6"
              },
              "SEC2BB7": {
                "bit": 7,
                "description": "SEC2BB7"
              },
              "SEC2BB8": {
                "bit": 8,
                "description": "SEC2BB8"
              },
              "SEC2BB9": {
                "bit": 9,
                "description": "SEC2BB9"
              },
              "SEC2BB10": {
                "bit": 10,
                "description": "SEC2BB10"
              },
              "SEC2BB11": {
                "bit": 11,
                "description": "SEC2BB11"
              },
              "SEC2BB12": {
                "bit": 12,
                "description": "SEC2BB12"
              },
              "SEC2BB13": {
                "bit": 13,
                "description": "SEC2BB13"
              },
              "SEC2BB14": {
                "bit": 14,
                "description": "SEC2BB14"
              },
              "SEC2BB15": {
                "bit": 15,
                "description": "SEC2BB15"
              },
              "SEC2BB16": {
                "bit": 16,
                "description": "SEC2BB16"
              },
              "SEC2BB17": {
                "bit": 17,
                "description": "SEC2BB17"
              },
              "SEC2BB18": {
                "bit": 18,
                "description": "SEC2BB18"
              },
              "SEC2BB19": {
                "bit": 19,
                "description": "SEC2BB19"
              },
              "SEC2BB20": {
                "bit": 20,
                "description": "SEC2BB20"
              },
              "SEC2BB21": {
                "bit": 21,
                "description": "SEC2BB21"
              },
              "SEC2BB22": {
                "bit": 22,
                "description": "SEC2BB22"
              },
              "SEC2BB23": {
                "bit": 23,
                "description": "SEC2BB23"
              },
              "SEC2BB24": {
                "bit": 24,
                "description": "SEC2BB24"
              },
              "SEC2BB25": {
                "bit": 25,
                "description": "SEC2BB25"
              },
              "SEC2BB26": {
                "bit": 26,
                "description": "SEC2BB26"
              },
              "SEC2BB27": {
                "bit": 27,
                "description": "SEC2BB27"
              },
              "SEC2BB28": {
                "bit": 28,
                "description": "SEC2BB28"
              },
              "SEC2BB29": {
                "bit": 29,
                "description": "SEC2BB29"
              },
              "SEC2BB30": {
                "bit": 30,
                "description": "SEC2BB30"
              },
              "SEC2BB31": {
                "bit": 31,
                "description": "SEC2BB31"
              }
            },
            "FLASH_SEC2BBR7": {
              "SEC2BB0": {
                "bit": 0,
                "description": "SEC2BB0"
              },
              "SEC2BB1": {
                "bit": 1,
                "description": "SEC2BB1"
              },
              "SEC2BB2": {
                "bit": 2,
                "description": "SEC2BB2"
              },
              "SEC2BB3": {
                "bit": 3,
                "description": "SEC2BB3"
              },
              "SEC2BB4": {
                "bit": 4,
                "description": "SEC2BB4"
              },
              "SEC2BB5": {
                "bit": 5,
                "description": "SEC2BB5"
              },
              "SEC2BB6": {
                "bit": 6,
                "description": "SEC2BB6"
              },
              "SEC2BB7": {
                "bit": 7,
                "description": "SEC2BB7"
              },
              "SEC2BB8": {
                "bit": 8,
                "description": "SEC2BB8"
              },
              "SEC2BB9": {
                "bit": 9,
                "description": "SEC2BB9"
              },
              "SEC2BB10": {
                "bit": 10,
                "description": "SEC2BB10"
              },
              "SEC2BB11": {
                "bit": 11,
                "description": "SEC2BB11"
              },
              "SEC2BB12": {
                "bit": 12,
                "description": "SEC2BB12"
              },
              "SEC2BB13": {
                "bit": 13,
                "description": "SEC2BB13"
              },
              "SEC2BB14": {
                "bit": 14,
                "description": "SEC2BB14"
              },
              "SEC2BB15": {
                "bit": 15,
                "description": "SEC2BB15"
              },
              "SEC2BB16": {
                "bit": 16,
                "description": "SEC2BB16"
              },
              "SEC2BB17": {
                "bit": 17,
                "description": "SEC2BB17"
              },
              "SEC2BB18": {
                "bit": 18,
                "description": "SEC2BB18"
              },
              "SEC2BB19": {
                "bit": 19,
                "description": "SEC2BB19"
              },
              "SEC2BB20": {
                "bit": 20,
                "description": "SEC2BB20"
              },
              "SEC2BB21": {
                "bit": 21,
                "description": "SEC2BB21"
              },
              "SEC2BB22": {
                "bit": 22,
                "description": "SEC2BB22"
              },
              "SEC2BB23": {
                "bit": 23,
                "description": "SEC2BB23"
              },
              "SEC2BB24": {
                "bit": 24,
                "description": "SEC2BB24"
              },
              "SEC2BB25": {
                "bit": 25,
                "description": "SEC2BB25"
              },
              "SEC2BB26": {
                "bit": 26,
                "description": "SEC2BB26"
              },
              "SEC2BB27": {
                "bit": 27,
                "description": "SEC2BB27"
              },
              "SEC2BB28": {
                "bit": 28,
                "description": "SEC2BB28"
              },
              "SEC2BB29": {
                "bit": 29,
                "description": "SEC2BB29"
              },
              "SEC2BB30": {
                "bit": 30,
                "description": "SEC2BB30"
              },
              "SEC2BB31": {
                "bit": 31,
                "description": "SEC2BB31"
              }
            },
            "FLASH_SEC2BBR8": {
              "SEC2BB0": {
                "bit": 0,
                "description": "SEC2BB0"
              },
              "SEC2BB1": {
                "bit": 1,
                "description": "SEC2BB1"
              },
              "SEC2BB2": {
                "bit": 2,
                "description": "SEC2BB2"
              },
              "SEC2BB3": {
                "bit": 3,
                "description": "SEC2BB3"
              },
              "SEC2BB4": {
                "bit": 4,
                "description": "SEC2BB4"
              },
              "SEC2BB5": {
                "bit": 5,
                "description": "SEC2BB5"
              },
              "SEC2BB6": {
                "bit": 6,
                "description": "SEC2BB6"
              },
              "SEC2BB7": {
                "bit": 7,
                "description": "SEC2BB7"
              },
              "SEC2BB8": {
                "bit": 8,
                "description": "SEC2BB8"
              },
              "SEC2BB9": {
                "bit": 9,
                "description": "SEC2BB9"
              },
              "SEC2BB10": {
                "bit": 10,
                "description": "SEC2BB10"
              },
              "SEC2BB11": {
                "bit": 11,
                "description": "SEC2BB11"
              },
              "SEC2BB12": {
                "bit": 12,
                "description": "SEC2BB12"
              },
              "SEC2BB13": {
                "bit": 13,
                "description": "SEC2BB13"
              },
              "SEC2BB14": {
                "bit": 14,
                "description": "SEC2BB14"
              },
              "SEC2BB15": {
                "bit": 15,
                "description": "SEC2BB15"
              },
              "SEC2BB16": {
                "bit": 16,
                "description": "SEC2BB16"
              },
              "SEC2BB17": {
                "bit": 17,
                "description": "SEC2BB17"
              },
              "SEC2BB18": {
                "bit": 18,
                "description": "SEC2BB18"
              },
              "SEC2BB19": {
                "bit": 19,
                "description": "SEC2BB19"
              },
              "SEC2BB20": {
                "bit": 20,
                "description": "SEC2BB20"
              },
              "SEC2BB21": {
                "bit": 21,
                "description": "SEC2BB21"
              },
              "SEC2BB22": {
                "bit": 22,
                "description": "SEC2BB22"
              },
              "SEC2BB23": {
                "bit": 23,
                "description": "SEC2BB23"
              },
              "SEC2BB24": {
                "bit": 24,
                "description": "SEC2BB24"
              },
              "SEC2BB25": {
                "bit": 25,
                "description": "SEC2BB25"
              },
              "SEC2BB26": {
                "bit": 26,
                "description": "SEC2BB26"
              },
              "SEC2BB27": {
                "bit": 27,
                "description": "SEC2BB27"
              },
              "SEC2BB28": {
                "bit": 28,
                "description": "SEC2BB28"
              },
              "SEC2BB29": {
                "bit": 29,
                "description": "SEC2BB29"
              },
              "SEC2BB30": {
                "bit": 30,
                "description": "SEC2BB30"
              },
              "SEC2BB31": {
                "bit": 31,
                "description": "SEC2BB31"
              }
            },
            "FLASH_SECHDPCR": {
              "HDP1_ACCDIS": {
                "bit": 0,
                "description": "HDP1 area access disable\nWhen set, this bit is only cleared by a system reset."
              },
              "HDP2_ACCDIS": {
                "bit": 1,
                "description": "HDP2 area access disable\nWhen set, this bit is only cleared by a system reset."
              }
            },
            "FLASH_PRIVCFGR": {
              "SPRIV": {
                "bit": 0,
                "description": "Privileged protection for secure registers"
              },
              "NSPRIV": {
                "bit": 1,
                "description": "Privileged protection for non-secure registers"
              }
            },
            "FLASH_PRIV1BBR1": {
              "PRIV1BB0": {
                "bit": 0,
                "description": "PRIV1BB0"
              },
              "PRIV1BB1": {
                "bit": 1,
                "description": "PRIV1BB1"
              },
              "PRIV1BB2": {
                "bit": 2,
                "description": "PRIV1BB2"
              },
              "PRIV1BB3": {
                "bit": 3,
                "description": "PRIV1BB3"
              },
              "PRIV1BB4": {
                "bit": 4,
                "description": "PRIV1BB4"
              },
              "PRIV1BB5": {
                "bit": 5,
                "description": "PRIV1BB5"
              },
              "PRIV1BB6": {
                "bit": 6,
                "description": "PRIV1BB6"
              },
              "PRIV1BB7": {
                "bit": 7,
                "description": "PRIV1BB7"
              },
              "PRIV1BB8": {
                "bit": 8,
                "description": "PRIV1BB8"
              },
              "PRIV1BB9": {
                "bit": 9,
                "description": "PRIV1BB9"
              },
              "PRIV1BB10": {
                "bit": 10,
                "description": "PRIV1BB10"
              },
              "PRIV1BB11": {
                "bit": 11,
                "description": "PRIV1BB11"
              },
              "PRIV1BB12": {
                "bit": 12,
                "description": "PRIV1BB12"
              },
              "PRIV1BB13": {
                "bit": 13,
                "description": "PRIV1BB13"
              },
              "PRIV1BB14": {
                "bit": 14,
                "description": "PRIV1BB14"
              },
              "PRIV1BB15": {
                "bit": 15,
                "description": "PRIV1BB15"
              },
              "PRIV1BB16": {
                "bit": 16,
                "description": "PRIV1BB16"
              },
              "PRIV1BB17": {
                "bit": 17,
                "description": "PRIV1BB17"
              },
              "PRIV1BB18": {
                "bit": 18,
                "description": "PRIV1BB18"
              },
              "PRIV1BB19": {
                "bit": 19,
                "description": "PRIV1BB19"
              },
              "PRIV1BB20": {
                "bit": 20,
                "description": "PRIV1BB20"
              },
              "PRIV1BB21": {
                "bit": 21,
                "description": "PRIV1BB21"
              },
              "PRIV1BB22": {
                "bit": 22,
                "description": "PRIV1BB22"
              },
              "PRIV1BB23": {
                "bit": 23,
                "description": "PRIV1BB23"
              },
              "PRIV1BB24": {
                "bit": 24,
                "description": "PRIV1BB24"
              },
              "PRIV1BB25": {
                "bit": 25,
                "description": "PRIV1BB25"
              },
              "PRIV1BB26": {
                "bit": 26,
                "description": "PRIV1BB26"
              },
              "PRIV1BB27": {
                "bit": 27,
                "description": "PRIV1BB27"
              },
              "PRIV1BB28": {
                "bit": 28,
                "description": "PRIV1BB28"
              },
              "PRIV1BB29": {
                "bit": 29,
                "description": "PRIV1BB29"
              },
              "PRIV1BB30": {
                "bit": 30,
                "description": "PRIV1BB30"
              },
              "PRIV1BB31": {
                "bit": 31,
                "description": "PRIV1BB31"
              }
            },
            "FLASH_PRIV1BBR2": {
              "PRIV1BB0": {
                "bit": 0,
                "description": "PRIV1BB0"
              },
              "PRIV1BB1": {
                "bit": 1,
                "description": "PRIV1BB1"
              },
              "PRIV1BB2": {
                "bit": 2,
                "description": "PRIV1BB2"
              },
              "PRIV1BB3": {
                "bit": 3,
                "description": "PRIV1BB3"
              },
              "PRIV1BB4": {
                "bit": 4,
                "description": "PRIV1BB4"
              },
              "PRIV1BB5": {
                "bit": 5,
                "description": "PRIV1BB5"
              },
              "PRIV1BB6": {
                "bit": 6,
                "description": "PRIV1BB6"
              },
              "PRIV1BB7": {
                "bit": 7,
                "description": "PRIV1BB7"
              },
              "PRIV1BB8": {
                "bit": 8,
                "description": "PRIV1BB8"
              },
              "PRIV1BB9": {
                "bit": 9,
                "description": "PRIV1BB9"
              },
              "PRIV1BB10": {
                "bit": 10,
                "description": "PRIV1BB10"
              },
              "PRIV1BB11": {
                "bit": 11,
                "description": "PRIV1BB11"
              },
              "PRIV1BB12": {
                "bit": 12,
                "description": "PRIV1BB12"
              },
              "PRIV1BB13": {
                "bit": 13,
                "description": "PRIV1BB13"
              },
              "PRIV1BB14": {
                "bit": 14,
                "description": "PRIV1BB14"
              },
              "PRIV1BB15": {
                "bit": 15,
                "description": "PRIV1BB15"
              },
              "PRIV1BB16": {
                "bit": 16,
                "description": "PRIV1BB16"
              },
              "PRIV1BB17": {
                "bit": 17,
                "description": "PRIV1BB17"
              },
              "PRIV1BB18": {
                "bit": 18,
                "description": "PRIV1BB18"
              },
              "PRIV1BB19": {
                "bit": 19,
                "description": "PRIV1BB19"
              },
              "PRIV1BB20": {
                "bit": 20,
                "description": "PRIV1BB20"
              },
              "PRIV1BB21": {
                "bit": 21,
                "description": "PRIV1BB21"
              },
              "PRIV1BB22": {
                "bit": 22,
                "description": "PRIV1BB22"
              },
              "PRIV1BB23": {
                "bit": 23,
                "description": "PRIV1BB23"
              },
              "PRIV1BB24": {
                "bit": 24,
                "description": "PRIV1BB24"
              },
              "PRIV1BB25": {
                "bit": 25,
                "description": "PRIV1BB25"
              },
              "PRIV1BB26": {
                "bit": 26,
                "description": "PRIV1BB26"
              },
              "PRIV1BB27": {
                "bit": 27,
                "description": "PRIV1BB27"
              },
              "PRIV1BB28": {
                "bit": 28,
                "description": "PRIV1BB28"
              },
              "PRIV1BB29": {
                "bit": 29,
                "description": "PRIV1BB29"
              },
              "PRIV1BB30": {
                "bit": 30,
                "description": "PRIV1BB30"
              },
              "PRIV1BB31": {
                "bit": 31,
                "description": "PRIV1BB31"
              }
            },
            "FLASH_PRIV1BBR3": {
              "PRIV1BB0": {
                "bit": 0,
                "description": "PRIV1BB0"
              },
              "PRIV1BB1": {
                "bit": 1,
                "description": "PRIV1BB1"
              },
              "PRIV1BB2": {
                "bit": 2,
                "description": "PRIV1BB2"
              },
              "PRIV1BB3": {
                "bit": 3,
                "description": "PRIV1BB3"
              },
              "PRIV1BB4": {
                "bit": 4,
                "description": "PRIV1BB4"
              },
              "PRIV1BB5": {
                "bit": 5,
                "description": "PRIV1BB5"
              },
              "PRIV1BB6": {
                "bit": 6,
                "description": "PRIV1BB6"
              },
              "PRIV1BB7": {
                "bit": 7,
                "description": "PRIV1BB7"
              },
              "PRIV1BB8": {
                "bit": 8,
                "description": "PRIV1BB8"
              },
              "PRIV1BB9": {
                "bit": 9,
                "description": "PRIV1BB9"
              },
              "PRIV1BB10": {
                "bit": 10,
                "description": "PRIV1BB10"
              },
              "PRIV1BB11": {
                "bit": 11,
                "description": "PRIV1BB11"
              },
              "PRIV1BB12": {
                "bit": 12,
                "description": "PRIV1BB12"
              },
              "PRIV1BB13": {
                "bit": 13,
                "description": "PRIV1BB13"
              },
              "PRIV1BB14": {
                "bit": 14,
                "description": "PRIV1BB14"
              },
              "PRIV1BB15": {
                "bit": 15,
                "description": "PRIV1BB15"
              },
              "PRIV1BB16": {
                "bit": 16,
                "description": "PRIV1BB16"
              },
              "PRIV1BB17": {
                "bit": 17,
                "description": "PRIV1BB17"
              },
              "PRIV1BB18": {
                "bit": 18,
                "description": "PRIV1BB18"
              },
              "PRIV1BB19": {
                "bit": 19,
                "description": "PRIV1BB19"
              },
              "PRIV1BB20": {
                "bit": 20,
                "description": "PRIV1BB20"
              },
              "PRIV1BB21": {
                "bit": 21,
                "description": "PRIV1BB21"
              },
              "PRIV1BB22": {
                "bit": 22,
                "description": "PRIV1BB22"
              },
              "PRIV1BB23": {
                "bit": 23,
                "description": "PRIV1BB23"
              },
              "PRIV1BB24": {
                "bit": 24,
                "description": "PRIV1BB24"
              },
              "PRIV1BB25": {
                "bit": 25,
                "description": "PRIV1BB25"
              },
              "PRIV1BB26": {
                "bit": 26,
                "description": "PRIV1BB26"
              },
              "PRIV1BB27": {
                "bit": 27,
                "description": "PRIV1BB27"
              },
              "PRIV1BB28": {
                "bit": 28,
                "description": "PRIV1BB28"
              },
              "PRIV1BB29": {
                "bit": 29,
                "description": "PRIV1BB29"
              },
              "PRIV1BB30": {
                "bit": 30,
                "description": "PRIV1BB30"
              },
              "PRIV1BB31": {
                "bit": 31,
                "description": "PRIV1BB31"
              }
            },
            "FLASH_PRIV1BBR4": {
              "PRIV1BB0": {
                "bit": 0,
                "description": "PRIV1BB0"
              },
              "PRIV1BB1": {
                "bit": 1,
                "description": "PRIV1BB1"
              },
              "PRIV1BB2": {
                "bit": 2,
                "description": "PRIV1BB2"
              },
              "PRIV1BB3": {
                "bit": 3,
                "description": "PRIV1BB3"
              },
              "PRIV1BB4": {
                "bit": 4,
                "description": "PRIV1BB4"
              },
              "PRIV1BB5": {
                "bit": 5,
                "description": "PRIV1BB5"
              },
              "PRIV1BB6": {
                "bit": 6,
                "description": "PRIV1BB6"
              },
              "PRIV1BB7": {
                "bit": 7,
                "description": "PRIV1BB7"
              },
              "PRIV1BB8": {
                "bit": 8,
                "description": "PRIV1BB8"
              },
              "PRIV1BB9": {
                "bit": 9,
                "description": "PRIV1BB9"
              },
              "PRIV1BB10": {
                "bit": 10,
                "description": "PRIV1BB10"
              },
              "PRIV1BB11": {
                "bit": 11,
                "description": "PRIV1BB11"
              },
              "PRIV1BB12": {
                "bit": 12,
                "description": "PRIV1BB12"
              },
              "PRIV1BB13": {
                "bit": 13,
                "description": "PRIV1BB13"
              },
              "PRIV1BB14": {
                "bit": 14,
                "description": "PRIV1BB14"
              },
              "PRIV1BB15": {
                "bit": 15,
                "description": "PRIV1BB15"
              },
              "PRIV1BB16": {
                "bit": 16,
                "description": "PRIV1BB16"
              },
              "PRIV1BB17": {
                "bit": 17,
                "description": "PRIV1BB17"
              },
              "PRIV1BB18": {
                "bit": 18,
                "description": "PRIV1BB18"
              },
              "PRIV1BB19": {
                "bit": 19,
                "description": "PRIV1BB19"
              },
              "PRIV1BB20": {
                "bit": 20,
                "description": "PRIV1BB20"
              },
              "PRIV1BB21": {
                "bit": 21,
                "description": "PRIV1BB21"
              },
              "PRIV1BB22": {
                "bit": 22,
                "description": "PRIV1BB22"
              },
              "PRIV1BB23": {
                "bit": 23,
                "description": "PRIV1BB23"
              },
              "PRIV1BB24": {
                "bit": 24,
                "description": "PRIV1BB24"
              },
              "PRIV1BB25": {
                "bit": 25,
                "description": "PRIV1BB25"
              },
              "PRIV1BB26": {
                "bit": 26,
                "description": "PRIV1BB26"
              },
              "PRIV1BB27": {
                "bit": 27,
                "description": "PRIV1BB27"
              },
              "PRIV1BB28": {
                "bit": 28,
                "description": "PRIV1BB28"
              },
              "PRIV1BB29": {
                "bit": 29,
                "description": "PRIV1BB29"
              },
              "PRIV1BB30": {
                "bit": 30,
                "description": "PRIV1BB30"
              },
              "PRIV1BB31": {
                "bit": 31,
                "description": "PRIV1BB31"
              }
            },
            "FLASH_PRIV1BBR5": {
              "PRIV1BB0": {
                "bit": 0,
                "description": "PRIV1BB0"
              },
              "PRIV1BB1": {
                "bit": 1,
                "description": "PRIV1BB1"
              },
              "PRIV1BB2": {
                "bit": 2,
                "description": "PRIV1BB2"
              },
              "PRIV1BB3": {
                "bit": 3,
                "description": "PRIV1BB3"
              },
              "PRIV1BB4": {
                "bit": 4,
                "description": "PRIV1BB4"
              },
              "PRIV1BB5": {
                "bit": 5,
                "description": "PRIV1BB5"
              },
              "PRIV1BB6": {
                "bit": 6,
                "description": "PRIV1BB6"
              },
              "PRIV1BB7": {
                "bit": 7,
                "description": "PRIV1BB7"
              },
              "PRIV1BB8": {
                "bit": 8,
                "description": "PRIV1BB8"
              },
              "PRIV1BB9": {
                "bit": 9,
                "description": "PRIV1BB9"
              },
              "PRIV1BB10": {
                "bit": 10,
                "description": "PRIV1BB10"
              },
              "PRIV1BB11": {
                "bit": 11,
                "description": "PRIV1BB11"
              },
              "PRIV1BB12": {
                "bit": 12,
                "description": "PRIV1BB12"
              },
              "PRIV1BB13": {
                "bit": 13,
                "description": "PRIV1BB13"
              },
              "PRIV1BB14": {
                "bit": 14,
                "description": "PRIV1BB14"
              },
              "PRIV1BB15": {
                "bit": 15,
                "description": "PRIV1BB15"
              },
              "PRIV1BB16": {
                "bit": 16,
                "description": "PRIV1BB16"
              },
              "PRIV1BB17": {
                "bit": 17,
                "description": "PRIV1BB17"
              },
              "PRIV1BB18": {
                "bit": 18,
                "description": "PRIV1BB18"
              },
              "PRIV1BB19": {
                "bit": 19,
                "description": "PRIV1BB19"
              },
              "PRIV1BB20": {
                "bit": 20,
                "description": "PRIV1BB20"
              },
              "PRIV1BB21": {
                "bit": 21,
                "description": "PRIV1BB21"
              },
              "PRIV1BB22": {
                "bit": 22,
                "description": "PRIV1BB22"
              },
              "PRIV1BB23": {
                "bit": 23,
                "description": "PRIV1BB23"
              },
              "PRIV1BB24": {
                "bit": 24,
                "description": "PRIV1BB24"
              },
              "PRIV1BB25": {
                "bit": 25,
                "description": "PRIV1BB25"
              },
              "PRIV1BB26": {
                "bit": 26,
                "description": "PRIV1BB26"
              },
              "PRIV1BB27": {
                "bit": 27,
                "description": "PRIV1BB27"
              },
              "PRIV1BB28": {
                "bit": 28,
                "description": "PRIV1BB28"
              },
              "PRIV1BB29": {
                "bit": 29,
                "description": "PRIV1BB29"
              },
              "PRIV1BB30": {
                "bit": 30,
                "description": "PRIV1BB30"
              },
              "PRIV1BB31": {
                "bit": 31,
                "description": "PRIV1BB31"
              }
            },
            "FLASH_PRIV1BBR6": {
              "PRIV1BB0": {
                "bit": 0,
                "description": "PRIV1BB0"
              },
              "PRIV1BB1": {
                "bit": 1,
                "description": "PRIV1BB1"
              },
              "PRIV1BB2": {
                "bit": 2,
                "description": "PRIV1BB2"
              },
              "PRIV1BB3": {
                "bit": 3,
                "description": "PRIV1BB3"
              },
              "PRIV1BB4": {
                "bit": 4,
                "description": "PRIV1BB4"
              },
              "PRIV1BB5": {
                "bit": 5,
                "description": "PRIV1BB5"
              },
              "PRIV1BB6": {
                "bit": 6,
                "description": "PRIV1BB6"
              },
              "PRIV1BB7": {
                "bit": 7,
                "description": "PRIV1BB7"
              },
              "PRIV1BB8": {
                "bit": 8,
                "description": "PRIV1BB8"
              },
              "PRIV1BB9": {
                "bit": 9,
                "description": "PRIV1BB9"
              },
              "PRIV1BB10": {
                "bit": 10,
                "description": "PRIV1BB10"
              },
              "PRIV1BB11": {
                "bit": 11,
                "description": "PRIV1BB11"
              },
              "PRIV1BB12": {
                "bit": 12,
                "description": "PRIV1BB12"
              },
              "PRIV1BB13": {
                "bit": 13,
                "description": "PRIV1BB13"
              },
              "PRIV1BB14": {
                "bit": 14,
                "description": "PRIV1BB14"
              },
              "PRIV1BB15": {
                "bit": 15,
                "description": "PRIV1BB15"
              },
              "PRIV1BB16": {
                "bit": 16,
                "description": "PRIV1BB16"
              },
              "PRIV1BB17": {
                "bit": 17,
                "description": "PRIV1BB17"
              },
              "PRIV1BB18": {
                "bit": 18,
                "description": "PRIV1BB18"
              },
              "PRIV1BB19": {
                "bit": 19,
                "description": "PRIV1BB19"
              },
              "PRIV1BB20": {
                "bit": 20,
                "description": "PRIV1BB20"
              },
              "PRIV1BB21": {
                "bit": 21,
                "description": "PRIV1BB21"
              },
              "PRIV1BB22": {
                "bit": 22,
                "description": "PRIV1BB22"
              },
              "PRIV1BB23": {
                "bit": 23,
                "description": "PRIV1BB23"
              },
              "PRIV1BB24": {
                "bit": 24,
                "description": "PRIV1BB24"
              },
              "PRIV1BB25": {
                "bit": 25,
                "description": "PRIV1BB25"
              },
              "PRIV1BB26": {
                "bit": 26,
                "description": "PRIV1BB26"
              },
              "PRIV1BB27": {
                "bit": 27,
                "description": "PRIV1BB27"
              },
              "PRIV1BB28": {
                "bit": 28,
                "description": "PRIV1BB28"
              },
              "PRIV1BB29": {
                "bit": 29,
                "description": "PRIV1BB29"
              },
              "PRIV1BB30": {
                "bit": 30,
                "description": "PRIV1BB30"
              },
              "PRIV1BB31": {
                "bit": 31,
                "description": "PRIV1BB31"
              }
            },
            "FLASH_PRIV1BBR7": {
              "PRIV1BB0": {
                "bit": 0,
                "description": "PRIV1BB0"
              },
              "PRIV1BB1": {
                "bit": 1,
                "description": "PRIV1BB1"
              },
              "PRIV1BB2": {
                "bit": 2,
                "description": "PRIV1BB2"
              },
              "PRIV1BB3": {
                "bit": 3,
                "description": "PRIV1BB3"
              },
              "PRIV1BB4": {
                "bit": 4,
                "description": "PRIV1BB4"
              },
              "PRIV1BB5": {
                "bit": 5,
                "description": "PRIV1BB5"
              },
              "PRIV1BB6": {
                "bit": 6,
                "description": "PRIV1BB6"
              },
              "PRIV1BB7": {
                "bit": 7,
                "description": "PRIV1BB7"
              },
              "PRIV1BB8": {
                "bit": 8,
                "description": "PRIV1BB8"
              },
              "PRIV1BB9": {
                "bit": 9,
                "description": "PRIV1BB9"
              },
              "PRIV1BB10": {
                "bit": 10,
                "description": "PRIV1BB10"
              },
              "PRIV1BB11": {
                "bit": 11,
                "description": "PRIV1BB11"
              },
              "PRIV1BB12": {
                "bit": 12,
                "description": "PRIV1BB12"
              },
              "PRIV1BB13": {
                "bit": 13,
                "description": "PRIV1BB13"
              },
              "PRIV1BB14": {
                "bit": 14,
                "description": "PRIV1BB14"
              },
              "PRIV1BB15": {
                "bit": 15,
                "description": "PRIV1BB15"
              },
              "PRIV1BB16": {
                "bit": 16,
                "description": "PRIV1BB16"
              },
              "PRIV1BB17": {
                "bit": 17,
                "description": "PRIV1BB17"
              },
              "PRIV1BB18": {
                "bit": 18,
                "description": "PRIV1BB18"
              },
              "PRIV1BB19": {
                "bit": 19,
                "description": "PRIV1BB19"
              },
              "PRIV1BB20": {
                "bit": 20,
                "description": "PRIV1BB20"
              },
              "PRIV1BB21": {
                "bit": 21,
                "description": "PRIV1BB21"
              },
              "PRIV1BB22": {
                "bit": 22,
                "description": "PRIV1BB22"
              },
              "PRIV1BB23": {
                "bit": 23,
                "description": "PRIV1BB23"
              },
              "PRIV1BB24": {
                "bit": 24,
                "description": "PRIV1BB24"
              },
              "PRIV1BB25": {
                "bit": 25,
                "description": "PRIV1BB25"
              },
              "PRIV1BB26": {
                "bit": 26,
                "description": "PRIV1BB26"
              },
              "PRIV1BB27": {
                "bit": 27,
                "description": "PRIV1BB27"
              },
              "PRIV1BB28": {
                "bit": 28,
                "description": "PRIV1BB28"
              },
              "PRIV1BB29": {
                "bit": 29,
                "description": "PRIV1BB29"
              },
              "PRIV1BB30": {
                "bit": 30,
                "description": "PRIV1BB30"
              },
              "PRIV1BB31": {
                "bit": 31,
                "description": "PRIV1BB31"
              }
            },
            "FLASH_PRIV1BBR8": {
              "PRIV1BB0": {
                "bit": 0,
                "description": "PRIV1BB0"
              },
              "PRIV1BB1": {
                "bit": 1,
                "description": "PRIV1BB1"
              },
              "PRIV1BB2": {
                "bit": 2,
                "description": "PRIV1BB2"
              },
              "PRIV1BB3": {
                "bit": 3,
                "description": "PRIV1BB3"
              },
              "PRIV1BB4": {
                "bit": 4,
                "description": "PRIV1BB4"
              },
              "PRIV1BB5": {
                "bit": 5,
                "description": "PRIV1BB5"
              },
              "PRIV1BB6": {
                "bit": 6,
                "description": "PRIV1BB6"
              },
              "PRIV1BB7": {
                "bit": 7,
                "description": "PRIV1BB7"
              },
              "PRIV1BB8": {
                "bit": 8,
                "description": "PRIV1BB8"
              },
              "PRIV1BB9": {
                "bit": 9,
                "description": "PRIV1BB9"
              },
              "PRIV1BB10": {
                "bit": 10,
                "description": "PRIV1BB10"
              },
              "PRIV1BB11": {
                "bit": 11,
                "description": "PRIV1BB11"
              },
              "PRIV1BB12": {
                "bit": 12,
                "description": "PRIV1BB12"
              },
              "PRIV1BB13": {
                "bit": 13,
                "description": "PRIV1BB13"
              },
              "PRIV1BB14": {
                "bit": 14,
                "description": "PRIV1BB14"
              },
              "PRIV1BB15": {
                "bit": 15,
                "description": "PRIV1BB15"
              },
              "PRIV1BB16": {
                "bit": 16,
                "description": "PRIV1BB16"
              },
              "PRIV1BB17": {
                "bit": 17,
                "description": "PRIV1BB17"
              },
              "PRIV1BB18": {
                "bit": 18,
                "description": "PRIV1BB18"
              },
              "PRIV1BB19": {
                "bit": 19,
                "description": "PRIV1BB19"
              },
              "PRIV1BB20": {
                "bit": 20,
                "description": "PRIV1BB20"
              },
              "PRIV1BB21": {
                "bit": 21,
                "description": "PRIV1BB21"
              },
              "PRIV1BB22": {
                "bit": 22,
                "description": "PRIV1BB22"
              },
              "PRIV1BB23": {
                "bit": 23,
                "description": "PRIV1BB23"
              },
              "PRIV1BB24": {
                "bit": 24,
                "description": "PRIV1BB24"
              },
              "PRIV1BB25": {
                "bit": 25,
                "description": "PRIV1BB25"
              },
              "PRIV1BB26": {
                "bit": 26,
                "description": "PRIV1BB26"
              },
              "PRIV1BB27": {
                "bit": 27,
                "description": "PRIV1BB27"
              },
              "PRIV1BB28": {
                "bit": 28,
                "description": "PRIV1BB28"
              },
              "PRIV1BB29": {
                "bit": 29,
                "description": "PRIV1BB29"
              },
              "PRIV1BB30": {
                "bit": 30,
                "description": "PRIV1BB30"
              },
              "PRIV1BB31": {
                "bit": 31,
                "description": "PRIV1BB31"
              }
            },
            "FLASH_PRIV2BBR1": {
              "PRIV2BB0": {
                "bit": 0,
                "description": "PRIV2BB0"
              },
              "PRIV2BB1": {
                "bit": 1,
                "description": "PRIV2BB1"
              },
              "PRIV2BB2": {
                "bit": 2,
                "description": "PRIV2BB2"
              },
              "PRIV2BB3": {
                "bit": 3,
                "description": "PRIV2BB3"
              },
              "PRIV2BB4": {
                "bit": 4,
                "description": "PRIV2BB4"
              },
              "PRIV2BB5": {
                "bit": 5,
                "description": "PRIV2BB5"
              },
              "PRIV2BB6": {
                "bit": 6,
                "description": "PRIV2BB6"
              },
              "PRIV2BB7": {
                "bit": 7,
                "description": "PRIV2BB7"
              },
              "PRIV2BB8": {
                "bit": 8,
                "description": "PRIV2BB8"
              },
              "PRIV2BB9": {
                "bit": 9,
                "description": "PRIV2BB9"
              },
              "PRIV2BB10": {
                "bit": 10,
                "description": "PRIV2BB10"
              },
              "PRIV2BB11": {
                "bit": 11,
                "description": "PRIV2BB11"
              },
              "PRIV2BB12": {
                "bit": 12,
                "description": "PRIV2BB12"
              },
              "PRIV2BB13": {
                "bit": 13,
                "description": "PRIV2BB13"
              },
              "PRIV2BB14": {
                "bit": 14,
                "description": "PRIV2BB14"
              },
              "PRIV2BB15": {
                "bit": 15,
                "description": "PRIV2BB15"
              },
              "PRIV2BB16": {
                "bit": 16,
                "description": "PRIV2BB16"
              },
              "PRIV2BB17": {
                "bit": 17,
                "description": "PRIV2BB17"
              },
              "PRIV2BB18": {
                "bit": 18,
                "description": "PRIV2BB18"
              },
              "PRIV2BB19": {
                "bit": 19,
                "description": "PRIV2BB19"
              },
              "PRIV2BB20": {
                "bit": 20,
                "description": "PRIV2BB20"
              },
              "PRIV2BB21": {
                "bit": 21,
                "description": "PRIV2BB21"
              },
              "PRIV2BB22": {
                "bit": 22,
                "description": "PRIV2BB22"
              },
              "PRIV2BB23": {
                "bit": 23,
                "description": "PRIV2BB23"
              },
              "PRIV2BB24": {
                "bit": 24,
                "description": "PRIV2BB24"
              },
              "PRIV2BB25": {
                "bit": 25,
                "description": "PRIV2BB25"
              },
              "PRIV2BB26": {
                "bit": 26,
                "description": "PRIV2BB26"
              },
              "PRIV2BB27": {
                "bit": 27,
                "description": "PRIV2BB27"
              },
              "PRIV2BB28": {
                "bit": 28,
                "description": "PRIV2BB28"
              },
              "PRIV2BB29": {
                "bit": 29,
                "description": "PRIV2BB29"
              },
              "PRIV2BB30": {
                "bit": 30,
                "description": "PRIV2BB30"
              },
              "PRIV2BB31": {
                "bit": 31,
                "description": "PRIV2BB31"
              }
            },
            "FLASH_PRIV2BBR2": {
              "PRIV2BB0": {
                "bit": 0,
                "description": "PRIV2BB0"
              },
              "PRIV2BB1": {
                "bit": 1,
                "description": "PRIV2BB1"
              },
              "PRIV2BB2": {
                "bit": 2,
                "description": "PRIV2BB2"
              },
              "PRIV2BB3": {
                "bit": 3,
                "description": "PRIV2BB3"
              },
              "PRIV2BB4": {
                "bit": 4,
                "description": "PRIV2BB4"
              },
              "PRIV2BB5": {
                "bit": 5,
                "description": "PRIV2BB5"
              },
              "PRIV2BB6": {
                "bit": 6,
                "description": "PRIV2BB6"
              },
              "PRIV2BB7": {
                "bit": 7,
                "description": "PRIV2BB7"
              },
              "PRIV2BB8": {
                "bit": 8,
                "description": "PRIV2BB8"
              },
              "PRIV2BB9": {
                "bit": 9,
                "description": "PRIV2BB9"
              },
              "PRIV2BB10": {
                "bit": 10,
                "description": "PRIV2BB10"
              },
              "PRIV2BB11": {
                "bit": 11,
                "description": "PRIV2BB11"
              },
              "PRIV2BB12": {
                "bit": 12,
                "description": "PRIV2BB12"
              },
              "PRIV2BB13": {
                "bit": 13,
                "description": "PRIV2BB13"
              },
              "PRIV2BB14": {
                "bit": 14,
                "description": "PRIV2BB14"
              },
              "PRIV2BB15": {
                "bit": 15,
                "description": "PRIV2BB15"
              },
              "PRIV2BB16": {
                "bit": 16,
                "description": "PRIV2BB16"
              },
              "PRIV2BB17": {
                "bit": 17,
                "description": "PRIV2BB17"
              },
              "PRIV2BB18": {
                "bit": 18,
                "description": "PRIV2BB18"
              },
              "PRIV2BB19": {
                "bit": 19,
                "description": "PRIV2BB19"
              },
              "PRIV2BB20": {
                "bit": 20,
                "description": "PRIV2BB20"
              },
              "PRIV2BB21": {
                "bit": 21,
                "description": "PRIV2BB21"
              },
              "PRIV2BB22": {
                "bit": 22,
                "description": "PRIV2BB22"
              },
              "PRIV2BB23": {
                "bit": 23,
                "description": "PRIV2BB23"
              },
              "PRIV2BB24": {
                "bit": 24,
                "description": "PRIV2BB24"
              },
              "PRIV2BB25": {
                "bit": 25,
                "description": "PRIV2BB25"
              },
              "PRIV2BB26": {
                "bit": 26,
                "description": "PRIV2BB26"
              },
              "PRIV2BB27": {
                "bit": 27,
                "description": "PRIV2BB27"
              },
              "PRIV2BB28": {
                "bit": 28,
                "description": "PRIV2BB28"
              },
              "PRIV2BB29": {
                "bit": 29,
                "description": "PRIV2BB29"
              },
              "PRIV2BB30": {
                "bit": 30,
                "description": "PRIV2BB30"
              },
              "PRIV2BB31": {
                "bit": 31,
                "description": "PRIV2BB31"
              }
            },
            "FLASH_PRIV2BBR3": {
              "PRIV2BB0": {
                "bit": 0,
                "description": "PRIV2BB0"
              },
              "PRIV2BB1": {
                "bit": 1,
                "description": "PRIV2BB1"
              },
              "PRIV2BB2": {
                "bit": 2,
                "description": "PRIV2BB2"
              },
              "PRIV2BB3": {
                "bit": 3,
                "description": "PRIV2BB3"
              },
              "PRIV2BB4": {
                "bit": 4,
                "description": "PRIV2BB4"
              },
              "PRIV2BB5": {
                "bit": 5,
                "description": "PRIV2BB5"
              },
              "PRIV2BB6": {
                "bit": 6,
                "description": "PRIV2BB6"
              },
              "PRIV2BB7": {
                "bit": 7,
                "description": "PRIV2BB7"
              },
              "PRIV2BB8": {
                "bit": 8,
                "description": "PRIV2BB8"
              },
              "PRIV2BB9": {
                "bit": 9,
                "description": "PRIV2BB9"
              },
              "PRIV2BB10": {
                "bit": 10,
                "description": "PRIV2BB10"
              },
              "PRIV2BB11": {
                "bit": 11,
                "description": "PRIV2BB11"
              },
              "PRIV2BB12": {
                "bit": 12,
                "description": "PRIV2BB12"
              },
              "PRIV2BB13": {
                "bit": 13,
                "description": "PRIV2BB13"
              },
              "PRIV2BB14": {
                "bit": 14,
                "description": "PRIV2BB14"
              },
              "PRIV2BB15": {
                "bit": 15,
                "description": "PRIV2BB15"
              },
              "PRIV2BB16": {
                "bit": 16,
                "description": "PRIV2BB16"
              },
              "PRIV2BB17": {
                "bit": 17,
                "description": "PRIV2BB17"
              },
              "PRIV2BB18": {
                "bit": 18,
                "description": "PRIV2BB18"
              },
              "PRIV2BB19": {
                "bit": 19,
                "description": "PRIV2BB19"
              },
              "PRIV2BB20": {
                "bit": 20,
                "description": "PRIV2BB20"
              },
              "PRIV2BB21": {
                "bit": 21,
                "description": "PRIV2BB21"
              },
              "PRIV2BB22": {
                "bit": 22,
                "description": "PRIV2BB22"
              },
              "PRIV2BB23": {
                "bit": 23,
                "description": "PRIV2BB23"
              },
              "PRIV2BB24": {
                "bit": 24,
                "description": "PRIV2BB24"
              },
              "PRIV2BB25": {
                "bit": 25,
                "description": "PRIV2BB25"
              },
              "PRIV2BB26": {
                "bit": 26,
                "description": "PRIV2BB26"
              },
              "PRIV2BB27": {
                "bit": 27,
                "description": "PRIV2BB27"
              },
              "PRIV2BB28": {
                "bit": 28,
                "description": "PRIV2BB28"
              },
              "PRIV2BB29": {
                "bit": 29,
                "description": "PRIV2BB29"
              },
              "PRIV2BB30": {
                "bit": 30,
                "description": "PRIV2BB30"
              },
              "PRIV2BB31": {
                "bit": 31,
                "description": "PRIV2BB31"
              }
            },
            "FLASH_PRIV2BBR4": {
              "PRIV2BB0": {
                "bit": 0,
                "description": "PRIV2BB0"
              },
              "PRIV2BB1": {
                "bit": 1,
                "description": "PRIV2BB1"
              },
              "PRIV2BB2": {
                "bit": 2,
                "description": "PRIV2BB2"
              },
              "PRIV2BB3": {
                "bit": 3,
                "description": "PRIV2BB3"
              },
              "PRIV2BB4": {
                "bit": 4,
                "description": "PRIV2BB4"
              },
              "PRIV2BB5": {
                "bit": 5,
                "description": "PRIV2BB5"
              },
              "PRIV2BB6": {
                "bit": 6,
                "description": "PRIV2BB6"
              },
              "PRIV2BB7": {
                "bit": 7,
                "description": "PRIV2BB7"
              },
              "PRIV2BB8": {
                "bit": 8,
                "description": "PRIV2BB8"
              },
              "PRIV2BB9": {
                "bit": 9,
                "description": "PRIV2BB9"
              },
              "PRIV2BB10": {
                "bit": 10,
                "description": "PRIV2BB10"
              },
              "PRIV2BB11": {
                "bit": 11,
                "description": "PRIV2BB11"
              },
              "PRIV2BB12": {
                "bit": 12,
                "description": "PRIV2BB12"
              },
              "PRIV2BB13": {
                "bit": 13,
                "description": "PRIV2BB13"
              },
              "PRIV2BB14": {
                "bit": 14,
                "description": "PRIV2BB14"
              },
              "PRIV2BB15": {
                "bit": 15,
                "description": "PRIV2BB15"
              },
              "PRIV2BB16": {
                "bit": 16,
                "description": "PRIV2BB16"
              },
              "PRIV2BB17": {
                "bit": 17,
                "description": "PRIV2BB17"
              },
              "PRIV2BB18": {
                "bit": 18,
                "description": "PRIV2BB18"
              },
              "PRIV2BB19": {
                "bit": 19,
                "description": "PRIV2BB19"
              },
              "PRIV2BB20": {
                "bit": 20,
                "description": "PRIV2BB20"
              },
              "PRIV2BB21": {
                "bit": 21,
                "description": "PRIV2BB21"
              },
              "PRIV2BB22": {
                "bit": 22,
                "description": "PRIV2BB22"
              },
              "PRIV2BB23": {
                "bit": 23,
                "description": "PRIV2BB23"
              },
              "PRIV2BB24": {
                "bit": 24,
                "description": "PRIV2BB24"
              },
              "PRIV2BB25": {
                "bit": 25,
                "description": "PRIV2BB25"
              },
              "PRIV2BB26": {
                "bit": 26,
                "description": "PRIV2BB26"
              },
              "PRIV2BB27": {
                "bit": 27,
                "description": "PRIV2BB27"
              },
              "PRIV2BB28": {
                "bit": 28,
                "description": "PRIV2BB28"
              },
              "PRIV2BB29": {
                "bit": 29,
                "description": "PRIV2BB29"
              },
              "PRIV2BB30": {
                "bit": 30,
                "description": "PRIV2BB30"
              },
              "PRIV2BB31": {
                "bit": 31,
                "description": "PRIV2BB31"
              }
            },
            "FLASH_PRIV2BBR5": {
              "PRIV2BB0": {
                "bit": 0,
                "description": "PRIV2BB0"
              },
              "PRIV2BB1": {
                "bit": 1,
                "description": "PRIV2BB1"
              },
              "PRIV2BB2": {
                "bit": 2,
                "description": "PRIV2BB2"
              },
              "PRIV2BB3": {
                "bit": 3,
                "description": "PRIV2BB3"
              },
              "PRIV2BB4": {
                "bit": 4,
                "description": "PRIV2BB4"
              },
              "PRIV2BB5": {
                "bit": 5,
                "description": "PRIV2BB5"
              },
              "PRIV2BB6": {
                "bit": 6,
                "description": "PRIV2BB6"
              },
              "PRIV2BB7": {
                "bit": 7,
                "description": "PRIV2BB7"
              },
              "PRIV2BB8": {
                "bit": 8,
                "description": "PRIV2BB8"
              },
              "PRIV2BB9": {
                "bit": 9,
                "description": "PRIV2BB9"
              },
              "PRIV2BB10": {
                "bit": 10,
                "description": "PRIV2BB10"
              },
              "PRIV2BB11": {
                "bit": 11,
                "description": "PRIV2BB11"
              },
              "PRIV2BB12": {
                "bit": 12,
                "description": "PRIV2BB12"
              },
              "PRIV2BB13": {
                "bit": 13,
                "description": "PRIV2BB13"
              },
              "PRIV2BB14": {
                "bit": 14,
                "description": "PRIV2BB14"
              },
              "PRIV2BB15": {
                "bit": 15,
                "description": "PRIV2BB15"
              },
              "PRIV2BB16": {
                "bit": 16,
                "description": "PRIV2BB16"
              },
              "PRIV2BB17": {
                "bit": 17,
                "description": "PRIV2BB17"
              },
              "PRIV2BB18": {
                "bit": 18,
                "description": "PRIV2BB18"
              },
              "PRIV2BB19": {
                "bit": 19,
                "description": "PRIV2BB19"
              },
              "PRIV2BB20": {
                "bit": 20,
                "description": "PRIV2BB20"
              },
              "PRIV2BB21": {
                "bit": 21,
                "description": "PRIV2BB21"
              },
              "PRIV2BB22": {
                "bit": 22,
                "description": "PRIV2BB22"
              },
              "PRIV2BB23": {
                "bit": 23,
                "description": "PRIV2BB23"
              },
              "PRIV2BB24": {
                "bit": 24,
                "description": "PRIV2BB24"
              },
              "PRIV2BB25": {
                "bit": 25,
                "description": "PRIV2BB25"
              },
              "PRIV2BB26": {
                "bit": 26,
                "description": "PRIV2BB26"
              },
              "PRIV2BB27": {
                "bit": 27,
                "description": "PRIV2BB27"
              },
              "PRIV2BB28": {
                "bit": 28,
                "description": "PRIV2BB28"
              },
              "PRIV2BB29": {
                "bit": 29,
                "description": "PRIV2BB29"
              },
              "PRIV2BB30": {
                "bit": 30,
                "description": "PRIV2BB30"
              },
              "PRIV2BB31": {
                "bit": 31,
                "description": "PRIV2BB31"
              }
            },
            "FLASH_PRIV2BBR6": {
              "PRIV2BB0": {
                "bit": 0,
                "description": "PRIV2BB0"
              },
              "PRIV2BB1": {
                "bit": 1,
                "description": "PRIV2BB1"
              },
              "PRIV2BB2": {
                "bit": 2,
                "description": "PRIV2BB2"
              },
              "PRIV2BB3": {
                "bit": 3,
                "description": "PRIV2BB3"
              },
              "PRIV2BB4": {
                "bit": 4,
                "description": "PRIV2BB4"
              },
              "PRIV2BB5": {
                "bit": 5,
                "description": "PRIV2BB5"
              },
              "PRIV2BB6": {
                "bit": 6,
                "description": "PRIV2BB6"
              },
              "PRIV2BB7": {
                "bit": 7,
                "description": "PRIV2BB7"
              },
              "PRIV2BB8": {
                "bit": 8,
                "description": "PRIV2BB8"
              },
              "PRIV2BB9": {
                "bit": 9,
                "description": "PRIV2BB9"
              },
              "PRIV2BB10": {
                "bit": 10,
                "description": "PRIV2BB10"
              },
              "PRIV2BB11": {
                "bit": 11,
                "description": "PRIV2BB11"
              },
              "PRIV2BB12": {
                "bit": 12,
                "description": "PRIV2BB12"
              },
              "PRIV2BB13": {
                "bit": 13,
                "description": "PRIV2BB13"
              },
              "PRIV2BB14": {
                "bit": 14,
                "description": "PRIV2BB14"
              },
              "PRIV2BB15": {
                "bit": 15,
                "description": "PRIV2BB15"
              },
              "PRIV2BB16": {
                "bit": 16,
                "description": "PRIV2BB16"
              },
              "PRIV2BB17": {
                "bit": 17,
                "description": "PRIV2BB17"
              },
              "PRIV2BB18": {
                "bit": 18,
                "description": "PRIV2BB18"
              },
              "PRIV2BB19": {
                "bit": 19,
                "description": "PRIV2BB19"
              },
              "PRIV2BB20": {
                "bit": 20,
                "description": "PRIV2BB20"
              },
              "PRIV2BB21": {
                "bit": 21,
                "description": "PRIV2BB21"
              },
              "PRIV2BB22": {
                "bit": 22,
                "description": "PRIV2BB22"
              },
              "PRIV2BB23": {
                "bit": 23,
                "description": "PRIV2BB23"
              },
              "PRIV2BB24": {
                "bit": 24,
                "description": "PRIV2BB24"
              },
              "PRIV2BB25": {
                "bit": 25,
                "description": "PRIV2BB25"
              },
              "PRIV2BB26": {
                "bit": 26,
                "description": "PRIV2BB26"
              },
              "PRIV2BB27": {
                "bit": 27,
                "description": "PRIV2BB27"
              },
              "PRIV2BB28": {
                "bit": 28,
                "description": "PRIV2BB28"
              },
              "PRIV2BB29": {
                "bit": 29,
                "description": "PRIV2BB29"
              },
              "PRIV2BB30": {
                "bit": 30,
                "description": "PRIV2BB30"
              },
              "PRIV2BB31": {
                "bit": 31,
                "description": "PRIV2BB31"
              }
            },
            "FLASH_PRIV2BBR7": {
              "PRIV2BB0": {
                "bit": 0,
                "description": "PRIV2BB0"
              },
              "PRIV2BB1": {
                "bit": 1,
                "description": "PRIV2BB1"
              },
              "PRIV2BB2": {
                "bit": 2,
                "description": "PRIV2BB2"
              },
              "PRIV2BB3": {
                "bit": 3,
                "description": "PRIV2BB3"
              },
              "PRIV2BB4": {
                "bit": 4,
                "description": "PRIV2BB4"
              },
              "PRIV2BB5": {
                "bit": 5,
                "description": "PRIV2BB5"
              },
              "PRIV2BB6": {
                "bit": 6,
                "description": "PRIV2BB6"
              },
              "PRIV2BB7": {
                "bit": 7,
                "description": "PRIV2BB7"
              },
              "PRIV2BB8": {
                "bit": 8,
                "description": "PRIV2BB8"
              },
              "PRIV2BB9": {
                "bit": 9,
                "description": "PRIV2BB9"
              },
              "PRIV2BB10": {
                "bit": 10,
                "description": "PRIV2BB10"
              },
              "PRIV2BB11": {
                "bit": 11,
                "description": "PRIV2BB11"
              },
              "PRIV2BB12": {
                "bit": 12,
                "description": "PRIV2BB12"
              },
              "PRIV2BB13": {
                "bit": 13,
                "description": "PRIV2BB13"
              },
              "PRIV2BB14": {
                "bit": 14,
                "description": "PRIV2BB14"
              },
              "PRIV2BB15": {
                "bit": 15,
                "description": "PRIV2BB15"
              },
              "PRIV2BB16": {
                "bit": 16,
                "description": "PRIV2BB16"
              },
              "PRIV2BB17": {
                "bit": 17,
                "description": "PRIV2BB17"
              },
              "PRIV2BB18": {
                "bit": 18,
                "description": "PRIV2BB18"
              },
              "PRIV2BB19": {
                "bit": 19,
                "description": "PRIV2BB19"
              },
              "PRIV2BB20": {
                "bit": 20,
                "description": "PRIV2BB20"
              },
              "PRIV2BB21": {
                "bit": 21,
                "description": "PRIV2BB21"
              },
              "PRIV2BB22": {
                "bit": 22,
                "description": "PRIV2BB22"
              },
              "PRIV2BB23": {
                "bit": 23,
                "description": "PRIV2BB23"
              },
              "PRIV2BB24": {
                "bit": 24,
                "description": "PRIV2BB24"
              },
              "PRIV2BB25": {
                "bit": 25,
                "description": "PRIV2BB25"
              },
              "PRIV2BB26": {
                "bit": 26,
                "description": "PRIV2BB26"
              },
              "PRIV2BB27": {
                "bit": 27,
                "description": "PRIV2BB27"
              },
              "PRIV2BB28": {
                "bit": 28,
                "description": "PRIV2BB28"
              },
              "PRIV2BB29": {
                "bit": 29,
                "description": "PRIV2BB29"
              },
              "PRIV2BB30": {
                "bit": 30,
                "description": "PRIV2BB30"
              },
              "PRIV2BB31": {
                "bit": 31,
                "description": "PRIV2BB31"
              }
            },
            "FLASH_PRIV2BBR8": {
              "PRIV2BB0": {
                "bit": 0,
                "description": "PRIV2BB0"
              },
              "PRIV2BB1": {
                "bit": 1,
                "description": "PRIV2BB1"
              },
              "PRIV2BB2": {
                "bit": 2,
                "description": "PRIV2BB2"
              },
              "PRIV2BB3": {
                "bit": 3,
                "description": "PRIV2BB3"
              },
              "PRIV2BB4": {
                "bit": 4,
                "description": "PRIV2BB4"
              },
              "PRIV2BB5": {
                "bit": 5,
                "description": "PRIV2BB5"
              },
              "PRIV2BB6": {
                "bit": 6,
                "description": "PRIV2BB6"
              },
              "PRIV2BB7": {
                "bit": 7,
                "description": "PRIV2BB7"
              },
              "PRIV2BB8": {
                "bit": 8,
                "description": "PRIV2BB8"
              },
              "PRIV2BB9": {
                "bit": 9,
                "description": "PRIV2BB9"
              },
              "PRIV2BB10": {
                "bit": 10,
                "description": "PRIV2BB10"
              },
              "PRIV2BB11": {
                "bit": 11,
                "description": "PRIV2BB11"
              },
              "PRIV2BB12": {
                "bit": 12,
                "description": "PRIV2BB12"
              },
              "PRIV2BB13": {
                "bit": 13,
                "description": "PRIV2BB13"
              },
              "PRIV2BB14": {
                "bit": 14,
                "description": "PRIV2BB14"
              },
              "PRIV2BB15": {
                "bit": 15,
                "description": "PRIV2BB15"
              },
              "PRIV2BB16": {
                "bit": 16,
                "description": "PRIV2BB16"
              },
              "PRIV2BB17": {
                "bit": 17,
                "description": "PRIV2BB17"
              },
              "PRIV2BB18": {
                "bit": 18,
                "description": "PRIV2BB18"
              },
              "PRIV2BB19": {
                "bit": 19,
                "description": "PRIV2BB19"
              },
              "PRIV2BB20": {
                "bit": 20,
                "description": "PRIV2BB20"
              },
              "PRIV2BB21": {
                "bit": 21,
                "description": "PRIV2BB21"
              },
              "PRIV2BB22": {
                "bit": 22,
                "description": "PRIV2BB22"
              },
              "PRIV2BB23": {
                "bit": 23,
                "description": "PRIV2BB23"
              },
              "PRIV2BB24": {
                "bit": 24,
                "description": "PRIV2BB24"
              },
              "PRIV2BB25": {
                "bit": 25,
                "description": "PRIV2BB25"
              },
              "PRIV2BB26": {
                "bit": 26,
                "description": "PRIV2BB26"
              },
              "PRIV2BB27": {
                "bit": 27,
                "description": "PRIV2BB27"
              },
              "PRIV2BB28": {
                "bit": 28,
                "description": "PRIV2BB28"
              },
              "PRIV2BB29": {
                "bit": 29,
                "description": "PRIV2BB29"
              },
              "PRIV2BB30": {
                "bit": 30,
                "description": "PRIV2BB30"
              },
              "PRIV2BB31": {
                "bit": 31,
                "description": "PRIV2BB31"
              }
            }
          }
        },
        "FMAC": {
          "instances": [
            {
              "name": "FMAC",
              "base": "0x40021400",
              "irq": 124
            }
          ],
          "registers": {
            "X1BUFCFG": {
              "offset": "0x00",
              "size": 32,
              "description": "FMAC X1 Buffer Configuration register"
            },
            "X2BUFCFG": {
              "offset": "0x04",
              "size": 32,
              "description": "FMAC X2 Buffer Configuration register"
            },
            "YBUFCFG": {
              "offset": "0x08",
              "size": 32,
              "description": "FMAC Y Buffer Configuration register"
            },
            "PARAM": {
              "offset": "0x0C",
              "size": 32,
              "description": "FMAC Parameter register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "FMAC Control register"
            },
            "SR": {
              "offset": "0x14",
              "size": 32,
              "description": "FMAC Status register"
            },
            "WDATA": {
              "offset": "0x18",
              "size": 32,
              "description": "FMAC Write Data register"
            },
            "RDATA": {
              "offset": "0x1C",
              "size": 32,
              "description": "FMAC Read Data register"
            }
          },
          "bits": {
            "X1BUFCFG": {
              "X1_BASE": {
                "bit": 0,
                "description": "Base address of X1 buffer",
                "width": 8
              },
              "X1_BUF_SIZE": {
                "bit": 8,
                "description": "Allocated size of X1 buffer in 16-bit words",
                "width": 8
              },
              "FULL_WM": {
                "bit": 24,
                "description": "Watermark for buffer full flag",
                "width": 2
              }
            },
            "X2BUFCFG": {
              "X2_BASE": {
                "bit": 0,
                "description": "Base address of X2 buffer",
                "width": 8
              },
              "X2_BUF_SIZE": {
                "bit": 8,
                "description": "Size of X2 buffer in 16-bit words",
                "width": 8
              }
            },
            "YBUFCFG": {
              "Y_BASE": {
                "bit": 0,
                "description": "Base address of Y buffer",
                "width": 8
              },
              "Y_BUF_SIZE": {
                "bit": 8,
                "description": "Size of Y buffer in 16-bit words",
                "width": 8
              },
              "EMPTY_WM": {
                "bit": 24,
                "description": "Watermark for buffer empty flag",
                "width": 2
              }
            },
            "PARAM": {
              "START": {
                "bit": 31,
                "description": "Enable execution"
              },
              "FUNC": {
                "bit": 24,
                "description": "Function",
                "width": 7
              },
              "R": {
                "bit": 16,
                "description": "Input parameter R",
                "width": 8
              },
              "Q": {
                "bit": 8,
                "description": "Input parameter Q",
                "width": 8
              },
              "P": {
                "bit": 0,
                "description": "Input parameter P",
                "width": 8
              }
            },
            "CR": {
              "RESET": {
                "bit": 16,
                "description": "Reset FMAC unit"
              },
              "CLIPEN": {
                "bit": 15,
                "description": "Enable clipping"
              },
              "DMAWEN": {
                "bit": 9,
                "description": "Enable DMA write channel requests"
              },
              "DMAREN": {
                "bit": 8,
                "description": "Enable DMA read channel requests"
              },
              "SATIEN": {
                "bit": 4,
                "description": "Enable saturation error interrupts"
              },
              "UNFLIEN": {
                "bit": 3,
                "description": "Enable underflow error interrupts"
              },
              "OVFLIEN": {
                "bit": 2,
                "description": "Enable overflow error interrupts"
              },
              "WIEN": {
                "bit": 1,
                "description": "Enable write interrupt"
              },
              "RIEN": {
                "bit": 0,
                "description": "Enable read interrupt"
              }
            },
            "SR": {
              "YEMPTY": {
                "bit": 0,
                "description": "Y buffer empty flag"
              },
              "X1FULL": {
                "bit": 1,
                "description": "X1 buffer full flag"
              },
              "OVFL": {
                "bit": 8,
                "description": "Overflow error flag"
              },
              "UNFL": {
                "bit": 9,
                "description": "Underflow error flag"
              },
              "SAT": {
                "bit": 10,
                "description": "Saturation error flag"
              }
            },
            "WDATA": {
              "WDATA": {
                "bit": 0,
                "description": "Write data",
                "width": 16
              }
            },
            "RDATA": {
              "RDATA": {
                "bit": 0,
                "description": "Read data",
                "width": 16
              }
            }
          }
        },
        "FMC": {
          "instances": [
            {
              "name": "FMC",
              "base": "0x420D0400",
              "irq": 75
            }
          ],
          "registers": {
            "BCR1": {
              "offset": "0x00",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select control register for bank 1"
            },
            "BCR2": {
              "offset": "0x08",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select control register for bank 2"
            },
            "BCR3": {
              "offset": "0x10",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select control register for bank 3"
            },
            "BCR4": {
              "offset": "0x18",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select control register for bank 4"
            },
            "BTR1": {
              "offset": "0x04",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select timing register for bank 1"
            },
            "BTR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select timing register for bank 2"
            },
            "BTR3": {
              "offset": "0x14",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select timing register for bank 3"
            },
            "BTR4": {
              "offset": "0x1C",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select timing register for bank 4"
            },
            "BWTR1": {
              "offset": "0x104",
              "size": 32,
              "description": "SRAM/NOR-Flash write timing registers 1"
            },
            "BWTR2": {
              "offset": "0x10C",
              "size": 32,
              "description": "SRAM/NOR-Flash write timing registers 2"
            },
            "BWTR3": {
              "offset": "0x114",
              "size": 32,
              "description": "SRAM/NOR-Flash write timing registers 3"
            },
            "BWTR4": {
              "offset": "0x11C",
              "size": 32,
              "description": "SRAM/NOR-Flash write timing registers 4"
            },
            "PCSCNTR": {
              "offset": "0x20",
              "size": 32,
              "description": "PSRAM chip select counter register"
            },
            "PCR": {
              "offset": "0x80",
              "size": 32,
              "description": "NAND Flash control registers"
            },
            "SR": {
              "offset": "0x84",
              "size": 32,
              "description": "status and interrupt register"
            },
            "PMEM": {
              "offset": "0x88",
              "size": 32,
              "description": "Common memory space timing register"
            },
            "PATT": {
              "offset": "0x8C",
              "size": 32,
              "description": "The FMC_PATT read/write register contains\n          the timing information for NAND Flash memory bank. It is\n          used for 8-bit accesses to the attribute memory space of\n          the NAND Flash for the last address write access if the\n          timing must differ from that of previous accesses (for\n          Ready/Busy management, refer to Section20.8.5: NAND Flash\n          prewait feature)."
            },
            "ECCR": {
              "offset": "0x94",
              "size": 32,
              "description": "This register contain the current error\n          correction code value computed by the ECC computation\n          modules of the FMC NAND controller. When the CPU\n          reads/writes the data from a NAND Flash memory page at\n          the correct address (refer to Section20.8.6: Computation\n          of the error correction code (ECC) in NAND Flash memory),\n          the data read/written from/to the NAND Flash memory are\n          processed automatically by the ECC computation module.\n          When X bytes have been read (according to the ECCPS field\n          in the FMC_PCR registers), the CPU must read the computed\n          ECC value from the FMC_ECC registers. It then verifies if\n          these computed parity data are the same as the parity\n          value recorded in the spare area, to determine whether a\n          page is valid, and, to correct it otherwise. The FMC_ECCR\n          register should be cleared after being read by setting\n          the ECCEN bit to 0. To compute a new data block, the\n          ECCEN bit must be set to 1."
            }
          },
          "bits": {
            "BCR1": {
              "MBKEN": {
                "bit": 0,
                "description": "Memory bank enable bit"
              },
              "MUXEN": {
                "bit": 1,
                "description": "Address/data multiplexing enable bit"
              },
              "MTYP": {
                "bit": 2,
                "description": "Memory type",
                "width": 2
              },
              "MWID": {
                "bit": 4,
                "description": "Memory data bus width",
                "width": 2
              },
              "FACCEN": {
                "bit": 6,
                "description": "Flash access enable"
              },
              "BURSTEN": {
                "bit": 8,
                "description": "Burst enable bit"
              },
              "WAITPOL": {
                "bit": 9,
                "description": "Wait signal polarity bit"
              },
              "WAITCFG": {
                "bit": 11,
                "description": "Wait timing configuration"
              },
              "WREN": {
                "bit": 12,
                "description": "Write enable bit"
              },
              "WAITEN": {
                "bit": 13,
                "description": "Wait enable bit"
              },
              "EXTMOD": {
                "bit": 14,
                "description": "Extended mode enable"
              },
              "ASYNCWAIT": {
                "bit": 15,
                "description": "Wait signal during asynchronous\n              transfers"
              },
              "CPSIZE": {
                "bit": 16,
                "description": "CRAM Page Size",
                "width": 3
              },
              "CBURSTRW": {
                "bit": 19,
                "description": "Write burst enable"
              },
              "CCLKEN": {
                "bit": 20,
                "description": "Continuous clock enable"
              },
              "WFDIS": {
                "bit": 21,
                "description": "Write FIFO disable"
              },
              "NBLSET": {
                "bit": 22,
                "description": "Byte lane (NBL) setup",
                "width": 2
              },
              "FMCEN": {
                "bit": 31,
                "description": "FMC controller enable"
              }
            },
            "BCR2": {
              "MBKEN": {
                "bit": 0,
                "description": "Memory bank enable bit"
              },
              "MUXEN": {
                "bit": 1,
                "description": "Address/data multiplexing enable bit"
              },
              "MTYP": {
                "bit": 2,
                "description": "Memory type",
                "width": 2
              },
              "MWID": {
                "bit": 4,
                "description": "Memory data bus width",
                "width": 2
              },
              "FACCEN": {
                "bit": 6,
                "description": "Flash access enable"
              },
              "BURSTEN": {
                "bit": 8,
                "description": "Burst enable bit"
              },
              "WAITPOL": {
                "bit": 9,
                "description": "Wait signal polarity bit"
              },
              "WAITCFG": {
                "bit": 11,
                "description": "Wait timing configuration"
              },
              "WREN": {
                "bit": 12,
                "description": "Write enable bit"
              },
              "WAITEN": {
                "bit": 13,
                "description": "Wait enable bit"
              },
              "EXTMOD": {
                "bit": 14,
                "description": "Extended mode enable"
              },
              "ASYNCWAIT": {
                "bit": 15,
                "description": "Wait signal during asynchronous\n              transfers"
              },
              "CPSIZE": {
                "bit": 16,
                "description": "CRAM Page Size",
                "width": 3
              },
              "CBURSTRW": {
                "bit": 19,
                "description": "Write burst enable"
              },
              "CCLKEN": {
                "bit": 20,
                "description": "Continuous clock enable"
              },
              "WFDIS": {
                "bit": 21,
                "description": "Write FIFO disable"
              },
              "NBLSET": {
                "bit": 22,
                "description": "Byte lane (NBL) setup",
                "width": 2
              },
              "FMCEN": {
                "bit": 31,
                "description": "FMC controller enable"
              }
            },
            "BCR3": {
              "MBKEN": {
                "bit": 0,
                "description": "Memory bank enable bit"
              },
              "MUXEN": {
                "bit": 1,
                "description": "Address/data multiplexing enable bit"
              },
              "MTYP": {
                "bit": 2,
                "description": "Memory type",
                "width": 2
              },
              "MWID": {
                "bit": 4,
                "description": "Memory data bus width",
                "width": 2
              },
              "FACCEN": {
                "bit": 6,
                "description": "Flash access enable"
              },
              "BURSTEN": {
                "bit": 8,
                "description": "Burst enable bit"
              },
              "WAITPOL": {
                "bit": 9,
                "description": "Wait signal polarity bit"
              },
              "WAITCFG": {
                "bit": 11,
                "description": "Wait timing configuration"
              },
              "WREN": {
                "bit": 12,
                "description": "Write enable bit"
              },
              "WAITEN": {
                "bit": 13,
                "description": "Wait enable bit"
              },
              "EXTMOD": {
                "bit": 14,
                "description": "Extended mode enable"
              },
              "ASYNCWAIT": {
                "bit": 15,
                "description": "Wait signal during asynchronous\n              transfers"
              },
              "CPSIZE": {
                "bit": 16,
                "description": "CRAM Page Size",
                "width": 3
              },
              "CBURSTRW": {
                "bit": 19,
                "description": "Write burst enable"
              },
              "CCLKEN": {
                "bit": 20,
                "description": "Continuous clock enable"
              },
              "WFDIS": {
                "bit": 21,
                "description": "Write FIFO disable"
              },
              "NBLSET": {
                "bit": 22,
                "description": "Byte lane (NBL) setup",
                "width": 2
              },
              "FMCEN": {
                "bit": 31,
                "description": "FMC controller enable"
              }
            },
            "BCR4": {
              "MBKEN": {
                "bit": 0,
                "description": "Memory bank enable bit"
              },
              "MUXEN": {
                "bit": 1,
                "description": "Address/data multiplexing enable bit"
              },
              "MTYP": {
                "bit": 2,
                "description": "Memory type",
                "width": 2
              },
              "MWID": {
                "bit": 4,
                "description": "Memory data bus width",
                "width": 2
              },
              "FACCEN": {
                "bit": 6,
                "description": "Flash access enable"
              },
              "BURSTEN": {
                "bit": 8,
                "description": "Burst enable bit"
              },
              "WAITPOL": {
                "bit": 9,
                "description": "Wait signal polarity bit"
              },
              "WAITCFG": {
                "bit": 11,
                "description": "Wait timing configuration"
              },
              "WREN": {
                "bit": 12,
                "description": "Write enable bit"
              },
              "WAITEN": {
                "bit": 13,
                "description": "Wait enable bit"
              },
              "EXTMOD": {
                "bit": 14,
                "description": "Extended mode enable"
              },
              "ASYNCWAIT": {
                "bit": 15,
                "description": "Wait signal during asynchronous\n              transfers"
              },
              "CPSIZE": {
                "bit": 16,
                "description": "CRAM Page Size",
                "width": 3
              },
              "CBURSTRW": {
                "bit": 19,
                "description": "Write burst enable"
              },
              "CCLKEN": {
                "bit": 20,
                "description": "Continuous clock enable"
              },
              "WFDIS": {
                "bit": 21,
                "description": "Write FIFO disable"
              },
              "NBLSET": {
                "bit": 22,
                "description": "Byte lane (NBL) setup",
                "width": 2
              },
              "FMCEN": {
                "bit": 31,
                "description": "FMC controller enable"
              }
            },
            "BTR1": {
              "ADDSET": {
                "bit": 0,
                "description": "Address setup phase duration",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "Address-hold phase duration",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "Data-phase duration",
                "width": 8
              },
              "BUSTURN": {
                "bit": 16,
                "description": "Bus turnaround phase duration",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "Clock divide ratio (for FMC_CLK signal)",
                "width": 4
              },
              "DATLAT": {
                "bit": 24,
                "description": "Data latency for synchronous memory",
                "width": 4
              },
              "ACCMOD": {
                "bit": 28,
                "description": "Access mode",
                "width": 2
              },
              "DATAHLD": {
                "bit": 30,
                "description": "Data hold phase duration",
                "width": 2
              }
            },
            "BTR2": {
              "ADDSET": {
                "bit": 0,
                "description": "Address setup phase duration",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "Address-hold phase duration",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "Data-phase duration",
                "width": 8
              },
              "BUSTURN": {
                "bit": 16,
                "description": "Bus turnaround phase duration",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "Clock divide ratio (for FMC_CLK signal)",
                "width": 4
              },
              "DATLAT": {
                "bit": 24,
                "description": "Data latency for synchronous memory",
                "width": 4
              },
              "ACCMOD": {
                "bit": 28,
                "description": "Access mode",
                "width": 2
              },
              "DATAHLD": {
                "bit": 30,
                "description": "Data hold phase duration",
                "width": 2
              }
            },
            "BTR3": {
              "ADDSET": {
                "bit": 0,
                "description": "Address setup phase duration",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "Address-hold phase duration",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "Data-phase duration",
                "width": 8
              },
              "BUSTURN": {
                "bit": 16,
                "description": "Bus turnaround phase duration",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "Clock divide ratio (for FMC_CLK signal)",
                "width": 4
              },
              "DATLAT": {
                "bit": 24,
                "description": "Data latency for synchronous memory",
                "width": 4
              },
              "ACCMOD": {
                "bit": 28,
                "description": "Access mode",
                "width": 2
              },
              "DATAHLD": {
                "bit": 30,
                "description": "Data hold phase duration",
                "width": 2
              }
            },
            "BTR4": {
              "ADDSET": {
                "bit": 0,
                "description": "Address setup phase duration",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "Address-hold phase duration",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "Data-phase duration",
                "width": 8
              },
              "BUSTURN": {
                "bit": 16,
                "description": "Bus turnaround phase duration",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "Clock divide ratio (for FMC_CLK signal)",
                "width": 4
              },
              "DATLAT": {
                "bit": 24,
                "description": "Data latency for synchronous memory",
                "width": 4
              },
              "ACCMOD": {
                "bit": 28,
                "description": "Access mode",
                "width": 2
              },
              "DATAHLD": {
                "bit": 30,
                "description": "Data hold phase duration",
                "width": 2
              }
            },
            "BWTR1": {
              "ADDSET": {
                "bit": 0,
                "description": "Address setup phase duration",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "Address-hold phase duration",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "Data-phase duration",
                "width": 8
              },
              "BUSTURN": {
                "bit": 16,
                "description": "Bus turnaround phase duration",
                "width": 4
              },
              "ACCMOD": {
                "bit": 28,
                "description": "Access mode",
                "width": 2
              },
              "DATAHLD": {
                "bit": 30,
                "description": "Data hold phase duration",
                "width": 2
              }
            },
            "BWTR2": {
              "ADDSET": {
                "bit": 0,
                "description": "Address setup phase duration",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "Address-hold phase duration",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "Data-phase duration",
                "width": 8
              },
              "BUSTURN": {
                "bit": 16,
                "description": "Bus turnaround phase duration",
                "width": 4
              },
              "ACCMOD": {
                "bit": 28,
                "description": "Access mode",
                "width": 2
              },
              "DATAHLD": {
                "bit": 30,
                "description": "Data hold phase duration",
                "width": 2
              }
            },
            "BWTR3": {
              "ADDSET": {
                "bit": 0,
                "description": "Address setup phase duration",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "Address-hold phase duration",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "Data-phase duration",
                "width": 8
              },
              "BUSTURN": {
                "bit": 16,
                "description": "Bus turnaround phase duration",
                "width": 4
              },
              "ACCMOD": {
                "bit": 28,
                "description": "Access mode",
                "width": 2
              },
              "DATAHLD": {
                "bit": 30,
                "description": "Data hold phase duration",
                "width": 2
              }
            },
            "BWTR4": {
              "ADDSET": {
                "bit": 0,
                "description": "Address setup phase duration",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "Address-hold phase duration",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "Data-phase duration",
                "width": 8
              },
              "BUSTURN": {
                "bit": 16,
                "description": "Bus turnaround phase duration",
                "width": 4
              },
              "ACCMOD": {
                "bit": 28,
                "description": "Access mode",
                "width": 2
              },
              "DATAHLD": {
                "bit": 30,
                "description": "Data hold phase duration",
                "width": 2
              }
            },
            "PCSCNTR": {
              "CSCOUNT": {
                "bit": 0,
                "description": "Chip select counter",
                "width": 16
              },
              "CNTB1EN": {
                "bit": 16,
                "description": "Counter Bank 1 enable"
              },
              "CNTB2EN": {
                "bit": 17,
                "description": "Counter Bank 2 enable"
              },
              "CNTB3EN": {
                "bit": 18,
                "description": "Counter Bank 3 enable"
              },
              "CNTB4EN": {
                "bit": 19,
                "description": "Counter Bank 4 enable"
              }
            },
            "PCR": {
              "PWAITEN": {
                "bit": 1,
                "description": "Wait feature enable bit"
              },
              "PBKEN": {
                "bit": 2,
                "description": "NAND Flash memory bank enable bit"
              },
              "PTYP": {
                "bit": 3,
                "description": "Memory type"
              },
              "PWID": {
                "bit": 4,
                "description": "Data bus width",
                "width": 2
              },
              "ECCEN": {
                "bit": 6,
                "description": "ECC computation logic enable bit"
              },
              "TCLR": {
                "bit": 9,
                "description": "CLE to RE delay",
                "width": 4
              },
              "TAR": {
                "bit": 13,
                "description": "ALE to RE delay",
                "width": 3
              },
              "ECCPS": {
                "bit": 17,
                "description": "ECC page size",
                "width": 3
              }
            },
            "SR": {
              "IRS": {
                "bit": 0,
                "description": "Interrupt rising edge status The flag is\n              set by hardware and reset by software. Note: If this\n              bit is written by software to 1 it will be\n              set."
              },
              "ILS": {
                "bit": 1,
                "description": "Interrupt high-level status The flag is\n              set by hardware and reset by software."
              },
              "IFS": {
                "bit": 2,
                "description": "Interrupt falling edge status The flag\n              is set by hardware and reset by software. Note: If\n              this bit is written by software to 1 it will be\n              set."
              },
              "IREN": {
                "bit": 3,
                "description": "Interrupt rising edge detection enable\n              bit"
              },
              "ILEN": {
                "bit": 4,
                "description": "Interrupt high-level detection enable\n              bit"
              },
              "IFEN": {
                "bit": 5,
                "description": "Interrupt falling edge detection enable\n              bit"
              },
              "FEMPT": {
                "bit": 6,
                "description": "FIFO empty. Read-only bit that provides\n              the status of the FIFO"
              }
            },
            "PMEM": {
              "MEMSET": {
                "bit": 0,
                "description": "Common memory x setup time These bits\n              define the number of KCK_FMC (+1) clock cycles to set\n              up the address before the command assertion (NWE,\n              NOE), for NAND Flash read or write access to common\n              memory space:",
                "width": 8
              },
              "MEMWAIT": {
                "bit": 8,
                "description": "Common memory wait time These bits\n              define the minimum number of KCK_FMC (+1) clock\n              cycles to assert the command (NWE, NOE), for NAND\n              Flash read or write access to common memory space.\n              The duration of command assertion is extended if the\n              wait signal (NWAIT) is active (low) at the end of the\n              programmed value of KCK_FMC:",
                "width": 8
              },
              "MEMHOLD": {
                "bit": 16,
                "description": "Common memory hold time These bits\n              define the number of KCK_FMC clock cycles for write\n              accesses and KCK_FMC+1 clock cycles for read accesses\n              during which the address is held (and data for write\n              accesses) after the command is de-asserted (NWE,\n              NOE), for NAND Flash read or write access to common\n              memory space:",
                "width": 8
              },
              "MEMHIZ": {
                "bit": 24,
                "description": "Common memory x data bus Hi-Z time These\n              bits define the number of KCK_FMC clock cycles during\n              which the data bus is kept Hi-Z after the start of a\n              NAND Flash write access to common memory space. This\n              is only valid for write transactions:",
                "width": 8
              }
            },
            "PATT": {
              "ATTSET": {
                "bit": 0,
                "description": "Attribute memory setup time These bits\n              define the number of KCK_FMC (+1) clock cycles to set\n              up address before the command assertion (NWE, NOE),\n              for NAND Flash read or write access to attribute\n              memory space:",
                "width": 8
              },
              "ATTWAIT": {
                "bit": 8,
                "description": "Attribute memory wait time These bits\n              define the minimum number of x KCK_FMC (+1) clock\n              cycles to assert the command (NWE, NOE), for NAND\n              Flash read or write access to attribute memory space.\n              The duration for command assertion is extended if the\n              wait signal (NWAIT) is active (low) at the end of the\n              programmed value of KCK_FMC:",
                "width": 8
              },
              "ATTHOLD": {
                "bit": 16,
                "description": "Attribute memory hold time These bits\n              define the number of KCK_FMC clock cycles during\n              which the address is held (and data for write access)\n              after the command de-assertion (NWE, NOE), for NAND\n              Flash read or write access to attribute memory\n              space:",
                "width": 8
              },
              "ATTHIZ": {
                "bit": 24,
                "description": "Attribute memory data bus Hi-Z time\n              These bits define the number of KCK_FMC clock cycles\n              during which the data bus is kept in Hi-Z after the\n              start of a NAND Flash write access to attribute\n              memory space on socket. Only valid for writ\n              transaction:",
                "width": 8
              }
            },
            "ECCR": {
              "ECC": {
                "bit": 0,
                "description": "ECC result This field contains the value\n              computed by the ECC computation logic. Table167\n              describes the contents of these bit\n              fields.",
                "width": 32
              }
            }
          }
        },
        "GFXMMU": {
          "instances": [
            {
              "name": "GFXMMU",
              "base": "0x4002C000",
              "irq": 134
            }
          ],
          "registers": {
            "GFXMMU_CR": {
              "offset": "0x00",
              "size": 32,
              "description": "GFXMMU configuration register"
            },
            "GFXMMU_SR": {
              "offset": "0x04",
              "size": 32,
              "description": "GFXMMU status register"
            },
            "GFXMMU_FCR": {
              "offset": "0x08",
              "size": 32,
              "description": "GFXMMU flag clear register"
            },
            "GFXMMU_CCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "GFXMMU cache control register"
            },
            "GFXMMU_DVR": {
              "offset": "0x10",
              "size": 32,
              "description": "GFXMMU default value register"
            },
            "GFXMMU_B0CR": {
              "offset": "0x20",
              "size": 32,
              "description": "GFXMMU buffer 0 configuration register"
            },
            "GFXMMU_B1CR": {
              "offset": "0x24",
              "size": 32,
              "description": "GFXMMU buffer 1 configuration register"
            },
            "GFXMMU_B2CR": {
              "offset": "0x28",
              "size": 32,
              "description": "GFXMMU buffer 2 configuration register"
            },
            "GFXMMU_B3CR": {
              "offset": "0x2C",
              "size": 32,
              "description": "GFXMMU buffer 3 configuration register"
            },
            "GFXMMU_LUT0L": {
              "offset": "0x1000",
              "size": 32,
              "description": "GFXMMU LUT entry 0 low"
            },
            "GFXMMU_LUT0H": {
              "offset": "0x1004",
              "size": 32,
              "description": "GFXMMU LUT entry 0 high"
            },
            "GFXMMU_LUT1L": {
              "offset": "0x1008",
              "size": 32,
              "description": "GFXMMU LUT entry 1 low"
            },
            "GFXMMU_LUT1H": {
              "offset": "0x100C",
              "size": 32,
              "description": "GFXMMU LUT entry 1 high"
            },
            "GFXMMU_LUT2L": {
              "offset": "0x1010",
              "size": 32,
              "description": "GFXMMU LUT entry 2 low"
            },
            "GFXMMU_LUT2H": {
              "offset": "0x1014",
              "size": 32,
              "description": "GFXMMU LUT entry 2 high"
            },
            "GFXMMU_LUT3L": {
              "offset": "0x1018",
              "size": 32,
              "description": "GFXMMU LUT entry 3 low"
            },
            "GFXMMU_LUT3H": {
              "offset": "0x101C",
              "size": 32,
              "description": "GFXMMU LUT entry 3 high"
            },
            "GFXMMU_LUT4L": {
              "offset": "0x1020",
              "size": 32,
              "description": "GFXMMU LUT entry 4 low"
            },
            "GFXMMU_LUT4H": {
              "offset": "0x1024",
              "size": 32,
              "description": "GFXMMU LUT entry 4 high"
            },
            "GFXMMU_LUT5L": {
              "offset": "0x1028",
              "size": 32,
              "description": "GFXMMU LUT entry 5 low"
            },
            "GFXMMU_LUT5H": {
              "offset": "0x102C",
              "size": 32,
              "description": "GFXMMU LUT entry 5 high"
            },
            "GFXMMU_LUT6L": {
              "offset": "0x1030",
              "size": 32,
              "description": "GFXMMU LUT entry 6 low"
            },
            "GFXMMU_LUT6H": {
              "offset": "0x1034",
              "size": 32,
              "description": "GFXMMU LUT entry 6 high"
            },
            "GFXMMU_LUT7L": {
              "offset": "0x1038",
              "size": 32,
              "description": "GFXMMU LUT entry 7 low"
            },
            "GFXMMU_LUT7H": {
              "offset": "0x103C",
              "size": 32,
              "description": "GFXMMU LUT entry 7 high"
            },
            "GFXMMU_LUT8L": {
              "offset": "0x1040",
              "size": 32,
              "description": "GFXMMU LUT entry 8 low"
            },
            "GFXMMU_LUT8H": {
              "offset": "0x1044",
              "size": 32,
              "description": "GFXMMU LUT entry 8 high"
            },
            "GFXMMU_LUT9L": {
              "offset": "0x1048",
              "size": 32,
              "description": "GFXMMU LUT entry 9 low"
            },
            "GFXMMU_LUT9H": {
              "offset": "0x104C",
              "size": 32,
              "description": "GFXMMU LUT entry 9 high"
            },
            "GFXMMU_LUT10L": {
              "offset": "0x1050",
              "size": 32,
              "description": "GFXMMU LUT entry 10 low"
            },
            "GFXMMU_LUT10H": {
              "offset": "0x1054",
              "size": 32,
              "description": "GFXMMU LUT entry 10 high"
            },
            "GFXMMU_LUT11L": {
              "offset": "0x1058",
              "size": 32,
              "description": "GFXMMU LUT entry 11 low"
            },
            "GFXMMU_LUT11H": {
              "offset": "0x105C",
              "size": 32,
              "description": "GFXMMU LUT entry 11 high"
            },
            "GFXMMU_LUT12L": {
              "offset": "0x1060",
              "size": 32,
              "description": "GFXMMU LUT entry 12 low"
            },
            "GFXMMU_LUT12H": {
              "offset": "0x1064",
              "size": 32,
              "description": "GFXMMU LUT entry 12 high"
            },
            "GFXMMU_LUT13L": {
              "offset": "0x1068",
              "size": 32,
              "description": "GFXMMU LUT entry 13 low"
            },
            "GFXMMU_LUT13H": {
              "offset": "0x106C",
              "size": 32,
              "description": "GFXMMU LUT entry 13 high"
            },
            "GFXMMU_LUT14L": {
              "offset": "0x1070",
              "size": 32,
              "description": "GFXMMU LUT entry 14 low"
            },
            "GFXMMU_LUT14H": {
              "offset": "0x1074",
              "size": 32,
              "description": "GFXMMU LUT entry 14 high"
            },
            "GFXMMU_LUT15L": {
              "offset": "0x1078",
              "size": 32,
              "description": "GFXMMU LUT entry 15 low"
            },
            "GFXMMU_LUT15H": {
              "offset": "0x107C",
              "size": 32,
              "description": "GFXMMU LUT entry 15 high"
            },
            "GFXMMU_LUT16L": {
              "offset": "0x1080",
              "size": 32,
              "description": "GFXMMU LUT entry 16 low"
            },
            "GFXMMU_LUT16H": {
              "offset": "0x1084",
              "size": 32,
              "description": "GFXMMU LUT entry 16 high"
            },
            "GFXMMU_LUT17L": {
              "offset": "0x1088",
              "size": 32,
              "description": "GFXMMU LUT entry 17 low"
            },
            "GFXMMU_LUT17H": {
              "offset": "0x108C",
              "size": 32,
              "description": "GFXMMU LUT entry 17 high"
            },
            "GFXMMU_LUT18L": {
              "offset": "0x1090",
              "size": 32,
              "description": "GFXMMU LUT entry 18 low"
            },
            "GFXMMU_LUT18H": {
              "offset": "0x1094",
              "size": 32,
              "description": "GFXMMU LUT entry 18 high"
            },
            "GFXMMU_LUT19L": {
              "offset": "0x1098",
              "size": 32,
              "description": "GFXMMU LUT entry 19 low"
            },
            "GFXMMU_LUT19H": {
              "offset": "0x109C",
              "size": 32,
              "description": "GFXMMU LUT entry 19 high"
            },
            "GFXMMU_LUT20L": {
              "offset": "0x10A0",
              "size": 32,
              "description": "GFXMMU LUT entry 20 low"
            },
            "GFXMMU_LUT20H": {
              "offset": "0x10A4",
              "size": 32,
              "description": "GFXMMU LUT entry 20 high"
            },
            "GFXMMU_LUT21L": {
              "offset": "0x10A8",
              "size": 32,
              "description": "GFXMMU LUT entry 21 low"
            },
            "GFXMMU_LUT21H": {
              "offset": "0x10AC",
              "size": 32,
              "description": "GFXMMU LUT entry 21 high"
            },
            "GFXMMU_LUT22L": {
              "offset": "0x10B0",
              "size": 32,
              "description": "GFXMMU LUT entry 22 low"
            },
            "GFXMMU_LUT22H": {
              "offset": "0x10B4",
              "size": 32,
              "description": "GFXMMU LUT entry 22 high"
            },
            "GFXMMU_LUT23L": {
              "offset": "0x10B8",
              "size": 32,
              "description": "GFXMMU LUT entry 23 low"
            },
            "GFXMMU_LUT23H": {
              "offset": "0x10BC",
              "size": 32,
              "description": "GFXMMU LUT entry 23 high"
            },
            "GFXMMU_LUT24L": {
              "offset": "0x10C0",
              "size": 32,
              "description": "GFXMMU LUT entry 24 low"
            },
            "GFXMMU_LUT24H": {
              "offset": "0x10C4",
              "size": 32,
              "description": "GFXMMU LUT entry 24 high"
            },
            "GFXMMU_LUT25L": {
              "offset": "0x10C8",
              "size": 32,
              "description": "GFXMMU LUT entry 25 low"
            },
            "GFXMMU_LUT25H": {
              "offset": "0x10CC",
              "size": 32,
              "description": "GFXMMU LUT entry 25 high"
            },
            "GFXMMU_LUT26L": {
              "offset": "0x10D0",
              "size": 32,
              "description": "GFXMMU LUT entry 26 low"
            },
            "GFXMMU_LUT26H": {
              "offset": "0x10D4",
              "size": 32,
              "description": "GFXMMU LUT entry 26 high"
            },
            "GFXMMU_LUT27L": {
              "offset": "0x10D8",
              "size": 32,
              "description": "GFXMMU LUT entry 27 low"
            },
            "GFXMMU_LUT27H": {
              "offset": "0x10DC",
              "size": 32,
              "description": "GFXMMU LUT entry 27 high"
            },
            "GFXMMU_LUT28L": {
              "offset": "0x10E0",
              "size": 32,
              "description": "GFXMMU LUT entry 28 low"
            },
            "GFXMMU_LUT28H": {
              "offset": "0x10E4",
              "size": 32,
              "description": "GFXMMU LUT entry 28 high"
            },
            "GFXMMU_LUT29L": {
              "offset": "0x10E8",
              "size": 32,
              "description": "GFXMMU LUT entry 29 low"
            },
            "GFXMMU_LUT29H": {
              "offset": "0x10EC",
              "size": 32,
              "description": "GFXMMU LUT entry 29 high"
            },
            "GFXMMU_LUT30L": {
              "offset": "0x10F0",
              "size": 32,
              "description": "GFXMMU LUT entry 30 low"
            },
            "GFXMMU_LUT30H": {
              "offset": "0x10F4",
              "size": 32,
              "description": "GFXMMU LUT entry 30 high"
            },
            "GFXMMU_LUT31L": {
              "offset": "0x10F8",
              "size": 32,
              "description": "GFXMMU LUT entry 31 low"
            },
            "GFXMMU_LUT31H": {
              "offset": "0x10FC",
              "size": 32,
              "description": "GFXMMU LUT entry 31 high"
            },
            "GFXMMU_LUT32L": {
              "offset": "0x1100",
              "size": 32,
              "description": "GFXMMU LUT entry 32 low"
            },
            "GFXMMU_LUT32H": {
              "offset": "0x1104",
              "size": 32,
              "description": "GFXMMU LUT entry 32 high"
            },
            "GFXMMU_LUT33L": {
              "offset": "0x1108",
              "size": 32,
              "description": "GFXMMU LUT entry 33 low"
            },
            "GFXMMU_LUT33H": {
              "offset": "0x110C",
              "size": 32,
              "description": "GFXMMU LUT entry 33 high"
            },
            "GFXMMU_LUT34L": {
              "offset": "0x1110",
              "size": 32,
              "description": "GFXMMU LUT entry 34 low"
            },
            "GFXMMU_LUT34H": {
              "offset": "0x1114",
              "size": 32,
              "description": "GFXMMU LUT entry 34 high"
            },
            "GFXMMU_LUT35L": {
              "offset": "0x1118",
              "size": 32,
              "description": "GFXMMU LUT entry 35 low"
            },
            "GFXMMU_LUT35H": {
              "offset": "0x111C",
              "size": 32,
              "description": "GFXMMU LUT entry 35 high"
            },
            "GFXMMU_LUT36L": {
              "offset": "0x1120",
              "size": 32,
              "description": "GFXMMU LUT entry 36 low"
            },
            "GFXMMU_LUT36H": {
              "offset": "0x1124",
              "size": 32,
              "description": "GFXMMU LUT entry 36 high"
            },
            "GFXMMU_LUT37L": {
              "offset": "0x1128",
              "size": 32,
              "description": "GFXMMU LUT entry 37 low"
            },
            "GFXMMU_LUT37H": {
              "offset": "0x112C",
              "size": 32,
              "description": "GFXMMU LUT entry 37 high"
            },
            "GFXMMU_LUT38L": {
              "offset": "0x1130",
              "size": 32,
              "description": "GFXMMU LUT entry 38 low"
            },
            "GFXMMU_LUT38H": {
              "offset": "0x1134",
              "size": 32,
              "description": "GFXMMU LUT entry 38 high"
            },
            "GFXMMU_LUT39L": {
              "offset": "0x1138",
              "size": 32,
              "description": "GFXMMU LUT entry 39 low"
            },
            "GFXMMU_LUT39H": {
              "offset": "0x113C",
              "size": 32,
              "description": "GFXMMU LUT entry 39 high"
            },
            "GFXMMU_LUT40L": {
              "offset": "0x1140",
              "size": 32,
              "description": "GFXMMU LUT entry 40 low"
            },
            "GFXMMU_LUT40H": {
              "offset": "0x1144",
              "size": 32,
              "description": "GFXMMU LUT entry 40 high"
            },
            "GFXMMU_LUT41L": {
              "offset": "0x1148",
              "size": 32,
              "description": "GFXMMU LUT entry 41 low"
            },
            "GFXMMU_LUT41H": {
              "offset": "0x114C",
              "size": 32,
              "description": "GFXMMU LUT entry 41 high"
            },
            "GFXMMU_LUT42L": {
              "offset": "0x1150",
              "size": 32,
              "description": "GFXMMU LUT entry 42 low"
            },
            "GFXMMU_LUT42H": {
              "offset": "0x1154",
              "size": 32,
              "description": "GFXMMU LUT entry 42 high"
            },
            "GFXMMU_LUT43L": {
              "offset": "0x1158",
              "size": 32,
              "description": "GFXMMU LUT entry 43 low"
            },
            "GFXMMU_LUT43H": {
              "offset": "0x115C",
              "size": 32,
              "description": "GFXMMU LUT entry 43 high"
            },
            "GFXMMU_LUT44L": {
              "offset": "0x1160",
              "size": 32,
              "description": "GFXMMU LUT entry 44 low"
            },
            "GFXMMU_LUT44H": {
              "offset": "0x1164",
              "size": 32,
              "description": "GFXMMU LUT entry 44 high"
            },
            "GFXMMU_LUT45L": {
              "offset": "0x1168",
              "size": 32,
              "description": "GFXMMU LUT entry 45 low"
            },
            "GFXMMU_LUT45H": {
              "offset": "0x116C",
              "size": 32,
              "description": "GFXMMU LUT entry 45 high"
            },
            "GFXMMU_LUT46L": {
              "offset": "0x1170",
              "size": 32,
              "description": "GFXMMU LUT entry 46 low"
            },
            "GFXMMU_LUT46H": {
              "offset": "0x1174",
              "size": 32,
              "description": "GFXMMU LUT entry 46 high"
            },
            "GFXMMU_LUT47L": {
              "offset": "0x1178",
              "size": 32,
              "description": "GFXMMU LUT entry 47 low"
            },
            "GFXMMU_LUT47H": {
              "offset": "0x117C",
              "size": 32,
              "description": "GFXMMU LUT entry 47 high"
            },
            "GFXMMU_LUT48L": {
              "offset": "0x1180",
              "size": 32,
              "description": "GFXMMU LUT entry 48 low"
            },
            "GFXMMU_LUT48H": {
              "offset": "0x1184",
              "size": 32,
              "description": "GFXMMU LUT entry 48 high"
            },
            "GFXMMU_LUT49L": {
              "offset": "0x1188",
              "size": 32,
              "description": "GFXMMU LUT entry 49 low"
            },
            "GFXMMU_LUT49H": {
              "offset": "0x118C",
              "size": 32,
              "description": "GFXMMU LUT entry 49 high"
            },
            "GFXMMU_LUT50L": {
              "offset": "0x1190",
              "size": 32,
              "description": "GFXMMU LUT entry 50 low"
            },
            "GFXMMU_LUT50H": {
              "offset": "0x1194",
              "size": 32,
              "description": "GFXMMU LUT entry 50 high"
            },
            "GFXMMU_LUT51L": {
              "offset": "0x1198",
              "size": 32,
              "description": "GFXMMU LUT entry 51 low"
            },
            "GFXMMU_LUT51H": {
              "offset": "0x119C",
              "size": 32,
              "description": "GFXMMU LUT entry 51 high"
            },
            "GFXMMU_LUT52L": {
              "offset": "0x11A0",
              "size": 32,
              "description": "GFXMMU LUT entry 52 low"
            },
            "GFXMMU_LUT52H": {
              "offset": "0x11A4",
              "size": 32,
              "description": "GFXMMU LUT entry 52 high"
            },
            "GFXMMU_LUT53L": {
              "offset": "0x11A8",
              "size": 32,
              "description": "GFXMMU LUT entry 53 low"
            },
            "GFXMMU_LUT53H": {
              "offset": "0x11AC",
              "size": 32,
              "description": "GFXMMU LUT entry 53 high"
            },
            "GFXMMU_LUT54L": {
              "offset": "0x11B0",
              "size": 32,
              "description": "GFXMMU LUT entry 54 low"
            },
            "GFXMMU_LUT54H": {
              "offset": "0x11B4",
              "size": 32,
              "description": "GFXMMU LUT entry 54 high"
            },
            "GFXMMU_LUT55L": {
              "offset": "0x11B8",
              "size": 32,
              "description": "GFXMMU LUT entry 55 low"
            },
            "GFXMMU_LUT55H": {
              "offset": "0x11BC",
              "size": 32,
              "description": "GFXMMU LUT entry 55 high"
            },
            "GFXMMU_LUT56L": {
              "offset": "0x11C0",
              "size": 32,
              "description": "GFXMMU LUT entry 56 low"
            },
            "GFXMMU_LUT56H": {
              "offset": "0x11C4",
              "size": 32,
              "description": "GFXMMU LUT entry 56 high"
            },
            "GFXMMU_LUT57L": {
              "offset": "0x11C8",
              "size": 32,
              "description": "GFXMMU LUT entry 57 low"
            },
            "GFXMMU_LUT57H": {
              "offset": "0x11CC",
              "size": 32,
              "description": "GFXMMU LUT entry 57 high"
            },
            "GFXMMU_LUT58L": {
              "offset": "0x11D0",
              "size": 32,
              "description": "GFXMMU LUT entry 58 low"
            },
            "GFXMMU_LUT58H": {
              "offset": "0x11D4",
              "size": 32,
              "description": "GFXMMU LUT entry 58 high"
            },
            "GFXMMU_LUT59L": {
              "offset": "0x11D8",
              "size": 32,
              "description": "GFXMMU LUT entry 59 low"
            },
            "GFXMMU_LUT59H": {
              "offset": "0x11DC",
              "size": 32,
              "description": "GFXMMU LUT entry 59 high"
            },
            "GFXMMU_LUT60L": {
              "offset": "0x11E0",
              "size": 32,
              "description": "GFXMMU LUT entry 60 low"
            },
            "GFXMMU_LUT60H": {
              "offset": "0x11E4",
              "size": 32,
              "description": "GFXMMU LUT entry 60 high"
            },
            "GFXMMU_LUT61L": {
              "offset": "0x11E8",
              "size": 32,
              "description": "GFXMMU LUT entry 61 low"
            },
            "GFXMMU_LUT61H": {
              "offset": "0x11EC",
              "size": 32,
              "description": "GFXMMU LUT entry 61 high"
            },
            "GFXMMU_LUT62L": {
              "offset": "0x11F0",
              "size": 32,
              "description": "GFXMMU LUT entry 62 low"
            },
            "GFXMMU_LUT62H": {
              "offset": "0x11F4",
              "size": 32,
              "description": "GFXMMU LUT entry 62 high"
            },
            "GFXMMU_LUT63L": {
              "offset": "0x11F8",
              "size": 32,
              "description": "GFXMMU LUT entry 63 low"
            },
            "GFXMMU_LUT63H": {
              "offset": "0x11FC",
              "size": 32,
              "description": "GFXMMU LUT entry 63 high"
            },
            "GFXMMU_LUT64L": {
              "offset": "0x1200",
              "size": 32,
              "description": "GFXMMU LUT entry 64 low"
            },
            "GFXMMU_LUT64H": {
              "offset": "0x1204",
              "size": 32,
              "description": "GFXMMU LUT entry 64 high"
            },
            "GFXMMU_LUT65L": {
              "offset": "0x1208",
              "size": 32,
              "description": "GFXMMU LUT entry 65 low"
            },
            "GFXMMU_LUT65H": {
              "offset": "0x120C",
              "size": 32,
              "description": "GFXMMU LUT entry 65 high"
            },
            "GFXMMU_LUT66L": {
              "offset": "0x1210",
              "size": 32,
              "description": "GFXMMU LUT entry 66 low"
            },
            "GFXMMU_LUT66H": {
              "offset": "0x1214",
              "size": 32,
              "description": "GFXMMU LUT entry 66 high"
            },
            "GFXMMU_LUT67L": {
              "offset": "0x1218",
              "size": 32,
              "description": "GFXMMU LUT entry 67 low"
            },
            "GFXMMU_LUT67H": {
              "offset": "0x121C",
              "size": 32,
              "description": "GFXMMU LUT entry 67 high"
            },
            "GFXMMU_LUT68L": {
              "offset": "0x1220",
              "size": 32,
              "description": "GFXMMU LUT entry 68 low"
            },
            "GFXMMU_LUT68H": {
              "offset": "0x1224",
              "size": 32,
              "description": "GFXMMU LUT entry 68 high"
            },
            "GFXMMU_LUT69L": {
              "offset": "0x1228",
              "size": 32,
              "description": "GFXMMU LUT entry 69 low"
            },
            "GFXMMU_LUT69H": {
              "offset": "0x122C",
              "size": 32,
              "description": "GFXMMU LUT entry 69 high"
            },
            "GFXMMU_LUT70L": {
              "offset": "0x1230",
              "size": 32,
              "description": "GFXMMU LUT entry 70 low"
            },
            "GFXMMU_LUT70H": {
              "offset": "0x1234",
              "size": 32,
              "description": "GFXMMU LUT entry 70 high"
            },
            "GFXMMU_LUT71L": {
              "offset": "0x1238",
              "size": 32,
              "description": "GFXMMU LUT entry 71 low"
            },
            "GFXMMU_LUT71H": {
              "offset": "0x123C",
              "size": 32,
              "description": "GFXMMU LUT entry 71 high"
            },
            "GFXMMU_LUT72L": {
              "offset": "0x1240",
              "size": 32,
              "description": "GFXMMU LUT entry 72 low"
            },
            "GFXMMU_LUT72H": {
              "offset": "0x1244",
              "size": 32,
              "description": "GFXMMU LUT entry 72 high"
            },
            "GFXMMU_LUT73L": {
              "offset": "0x1248",
              "size": 32,
              "description": "GFXMMU LUT entry 73 low"
            },
            "GFXMMU_LUT73H": {
              "offset": "0x124C",
              "size": 32,
              "description": "GFXMMU LUT entry 73 high"
            },
            "GFXMMU_LUT74L": {
              "offset": "0x1250",
              "size": 32,
              "description": "GFXMMU LUT entry 74 low"
            },
            "GFXMMU_LUT74H": {
              "offset": "0x1254",
              "size": 32,
              "description": "GFXMMU LUT entry 74 high"
            },
            "GFXMMU_LUT75L": {
              "offset": "0x1258",
              "size": 32,
              "description": "GFXMMU LUT entry 75 low"
            },
            "GFXMMU_LUT75H": {
              "offset": "0x125C",
              "size": 32,
              "description": "GFXMMU LUT entry 75 high"
            },
            "GFXMMU_LUT76L": {
              "offset": "0x1260",
              "size": 32,
              "description": "GFXMMU LUT entry 76 low"
            },
            "GFXMMU_LUT76H": {
              "offset": "0x1264",
              "size": 32,
              "description": "GFXMMU LUT entry 76 high"
            },
            "GFXMMU_LUT77L": {
              "offset": "0x1268",
              "size": 32,
              "description": "GFXMMU LUT entry 77 low"
            },
            "GFXMMU_LUT77H": {
              "offset": "0x126C",
              "size": 32,
              "description": "GFXMMU LUT entry 77 high"
            },
            "GFXMMU_LUT78L": {
              "offset": "0x1270",
              "size": 32,
              "description": "GFXMMU LUT entry 78 low"
            },
            "GFXMMU_LUT78H": {
              "offset": "0x1274",
              "size": 32,
              "description": "GFXMMU LUT entry 78 high"
            },
            "GFXMMU_LUT79L": {
              "offset": "0x1278",
              "size": 32,
              "description": "GFXMMU LUT entry 79 low"
            },
            "GFXMMU_LUT79H": {
              "offset": "0x127C",
              "size": 32,
              "description": "GFXMMU LUT entry 79 high"
            },
            "GFXMMU_LUT80L": {
              "offset": "0x1280",
              "size": 32,
              "description": "GFXMMU LUT entry 80 low"
            },
            "GFXMMU_LUT80H": {
              "offset": "0x1284",
              "size": 32,
              "description": "GFXMMU LUT entry 80 high"
            },
            "GFXMMU_LUT81L": {
              "offset": "0x1288",
              "size": 32,
              "description": "GFXMMU LUT entry 81 low"
            },
            "GFXMMU_LUT81H": {
              "offset": "0x128C",
              "size": 32,
              "description": "GFXMMU LUT entry 81 high"
            },
            "GFXMMU_LUT82L": {
              "offset": "0x1290",
              "size": 32,
              "description": "GFXMMU LUT entry 82 low"
            },
            "GFXMMU_LUT82H": {
              "offset": "0x1294",
              "size": 32,
              "description": "GFXMMU LUT entry 82 high"
            },
            "GFXMMU_LUT83L": {
              "offset": "0x1298",
              "size": 32,
              "description": "GFXMMU LUT entry 83 low"
            },
            "GFXMMU_LUT83H": {
              "offset": "0x129C",
              "size": 32,
              "description": "GFXMMU LUT entry 83 high"
            },
            "GFXMMU_LUT84L": {
              "offset": "0x12A0",
              "size": 32,
              "description": "GFXMMU LUT entry 84 low"
            },
            "GFXMMU_LUT84H": {
              "offset": "0x12A4",
              "size": 32,
              "description": "GFXMMU LUT entry 84 high"
            },
            "GFXMMU_LUT85L": {
              "offset": "0x12A8",
              "size": 32,
              "description": "GFXMMU LUT entry 85 low"
            },
            "GFXMMU_LUT85H": {
              "offset": "0x12AC",
              "size": 32,
              "description": "GFXMMU LUT entry 85 high"
            },
            "GFXMMU_LUT86L": {
              "offset": "0x12B0",
              "size": 32,
              "description": "GFXMMU LUT entry 86 low"
            },
            "GFXMMU_LUT86H": {
              "offset": "0x12B4",
              "size": 32,
              "description": "GFXMMU LUT entry 86 high"
            },
            "GFXMMU_LUT87L": {
              "offset": "0x12B8",
              "size": 32,
              "description": "GFXMMU LUT entry 87 low"
            },
            "GFXMMU_LUT87H": {
              "offset": "0x12BC",
              "size": 32,
              "description": "GFXMMU LUT entry 87 high"
            },
            "GFXMMU_LUT88L": {
              "offset": "0x12C0",
              "size": 32,
              "description": "GFXMMU LUT entry 88 low"
            },
            "GFXMMU_LUT88H": {
              "offset": "0x12C4",
              "size": 32,
              "description": "GFXMMU LUT entry 88 high"
            },
            "GFXMMU_LUT89L": {
              "offset": "0x12C8",
              "size": 32,
              "description": "GFXMMU LUT entry 89 low"
            },
            "GFXMMU_LUT89H": {
              "offset": "0x12CC",
              "size": 32,
              "description": "GFXMMU LUT entry 89 high"
            },
            "GFXMMU_LUT90L": {
              "offset": "0x12D0",
              "size": 32,
              "description": "GFXMMU LUT entry 90 low"
            },
            "GFXMMU_LUT90H": {
              "offset": "0x12D4",
              "size": 32,
              "description": "GFXMMU LUT entry 90 high"
            },
            "GFXMMU_LUT91L": {
              "offset": "0x12D8",
              "size": 32,
              "description": "GFXMMU LUT entry 91 low"
            },
            "GFXMMU_LUT91H": {
              "offset": "0x12DC",
              "size": 32,
              "description": "GFXMMU LUT entry 91 high"
            },
            "GFXMMU_LUT92L": {
              "offset": "0x12E0",
              "size": 32,
              "description": "GFXMMU LUT entry 92 low"
            },
            "GFXMMU_LUT92H": {
              "offset": "0x12E4",
              "size": 32,
              "description": "GFXMMU LUT entry 92 high"
            },
            "GFXMMU_LUT93L": {
              "offset": "0x12E8",
              "size": 32,
              "description": "GFXMMU LUT entry 93 low"
            },
            "GFXMMU_LUT93H": {
              "offset": "0x12EC",
              "size": 32,
              "description": "GFXMMU LUT entry 93 high"
            },
            "GFXMMU_LUT94L": {
              "offset": "0x12F0",
              "size": 32,
              "description": "GFXMMU LUT entry 94 low"
            },
            "GFXMMU_LUT94H": {
              "offset": "0x12F4",
              "size": 32,
              "description": "GFXMMU LUT entry 94 high"
            },
            "GFXMMU_LUT95L": {
              "offset": "0x12F8",
              "size": 32,
              "description": "GFXMMU LUT entry 95 low"
            },
            "GFXMMU_LUT95H": {
              "offset": "0x12FC",
              "size": 32,
              "description": "GFXMMU LUT entry 95 high"
            },
            "GFXMMU_LUT96L": {
              "offset": "0x1300",
              "size": 32,
              "description": "GFXMMU LUT entry 96 low"
            },
            "GFXMMU_LUT96H": {
              "offset": "0x1304",
              "size": 32,
              "description": "GFXMMU LUT entry 96 high"
            },
            "GFXMMU_LUT97L": {
              "offset": "0x1308",
              "size": 32,
              "description": "GFXMMU LUT entry 97 low"
            },
            "GFXMMU_LUT97H": {
              "offset": "0x130C",
              "size": 32,
              "description": "GFXMMU LUT entry 97 high"
            },
            "GFXMMU_LUT98L": {
              "offset": "0x1310",
              "size": 32,
              "description": "GFXMMU LUT entry 98 low"
            },
            "GFXMMU_LUT98H": {
              "offset": "0x1314",
              "size": 32,
              "description": "GFXMMU LUT entry 98 high"
            },
            "GFXMMU_LUT99L": {
              "offset": "0x1318",
              "size": 32,
              "description": "GFXMMU LUT entry 99 low"
            },
            "GFXMMU_LUT99H": {
              "offset": "0x131C",
              "size": 32,
              "description": "GFXMMU LUT entry 99 high"
            },
            "GFXMMU_LUT100L": {
              "offset": "0x1320",
              "size": 32,
              "description": "GFXMMU LUT entry 100 low"
            },
            "GFXMMU_LUT100H": {
              "offset": "0x1324",
              "size": 32,
              "description": "GFXMMU LUT entry 100 high"
            },
            "GFXMMU_LUT101L": {
              "offset": "0x1328",
              "size": 32,
              "description": "GFXMMU LUT entry 101 low"
            },
            "GFXMMU_LUT101H": {
              "offset": "0x132C",
              "size": 32,
              "description": "GFXMMU LUT entry 101 high"
            },
            "GFXMMU_LUT102L": {
              "offset": "0x1330",
              "size": 32,
              "description": "GFXMMU LUT entry 102 low"
            },
            "GFXMMU_LUT102H": {
              "offset": "0x1334",
              "size": 32,
              "description": "GFXMMU LUT entry 102 high"
            },
            "GFXMMU_LUT103L": {
              "offset": "0x1338",
              "size": 32,
              "description": "GFXMMU LUT entry 103 low"
            },
            "GFXMMU_LUT103H": {
              "offset": "0x133C",
              "size": 32,
              "description": "GFXMMU LUT entry 103 high"
            },
            "GFXMMU_LUT104L": {
              "offset": "0x1340",
              "size": 32,
              "description": "GFXMMU LUT entry 104 low"
            },
            "GFXMMU_LUT104H": {
              "offset": "0x1344",
              "size": 32,
              "description": "GFXMMU LUT entry 104 high"
            },
            "GFXMMU_LUT105L": {
              "offset": "0x1348",
              "size": 32,
              "description": "GFXMMU LUT entry 105 low"
            },
            "GFXMMU_LUT105H": {
              "offset": "0x134C",
              "size": 32,
              "description": "GFXMMU LUT entry 105 high"
            },
            "GFXMMU_LUT106L": {
              "offset": "0x1350",
              "size": 32,
              "description": "GFXMMU LUT entry 106 low"
            },
            "GFXMMU_LUT106H": {
              "offset": "0x1354",
              "size": 32,
              "description": "GFXMMU LUT entry 106 high"
            },
            "GFXMMU_LUT107L": {
              "offset": "0x1358",
              "size": 32,
              "description": "GFXMMU LUT entry 107 low"
            },
            "GFXMMU_LUT107H": {
              "offset": "0x135C",
              "size": 32,
              "description": "GFXMMU LUT entry 107 high"
            },
            "GFXMMU_LUT108L": {
              "offset": "0x1360",
              "size": 32,
              "description": "GFXMMU LUT entry 108 low"
            },
            "GFXMMU_LUT108H": {
              "offset": "0x1364",
              "size": 32,
              "description": "GFXMMU LUT entry 108 high"
            },
            "GFXMMU_LUT109L": {
              "offset": "0x1368",
              "size": 32,
              "description": "GFXMMU LUT entry 109 low"
            },
            "GFXMMU_LUT109H": {
              "offset": "0x136C",
              "size": 32,
              "description": "GFXMMU LUT entry 109 high"
            },
            "GFXMMU_LUT110L": {
              "offset": "0x1370",
              "size": 32,
              "description": "GFXMMU LUT entry 110 low"
            },
            "GFXMMU_LUT110H": {
              "offset": "0x1374",
              "size": 32,
              "description": "GFXMMU LUT entry 110 high"
            },
            "GFXMMU_LUT111L": {
              "offset": "0x1378",
              "size": 32,
              "description": "GFXMMU LUT entry 111 low"
            },
            "GFXMMU_LUT111H": {
              "offset": "0x137C",
              "size": 32,
              "description": "GFXMMU LUT entry 111 high"
            },
            "GFXMMU_LUT112L": {
              "offset": "0x1380",
              "size": 32,
              "description": "GFXMMU LUT entry 112 low"
            },
            "GFXMMU_LUT112H": {
              "offset": "0x1384",
              "size": 32,
              "description": "GFXMMU LUT entry 112 high"
            },
            "GFXMMU_LUT113L": {
              "offset": "0x1388",
              "size": 32,
              "description": "GFXMMU LUT entry 113 low"
            },
            "GFXMMU_LUT113H": {
              "offset": "0x138C",
              "size": 32,
              "description": "GFXMMU LUT entry 113 high"
            },
            "GFXMMU_LUT114L": {
              "offset": "0x1390",
              "size": 32,
              "description": "GFXMMU LUT entry 114 low"
            },
            "GFXMMU_LUT114H": {
              "offset": "0x1394",
              "size": 32,
              "description": "GFXMMU LUT entry 114 high"
            },
            "GFXMMU_LUT115L": {
              "offset": "0x1398",
              "size": 32,
              "description": "GFXMMU LUT entry 115 low"
            },
            "GFXMMU_LUT115H": {
              "offset": "0x139C",
              "size": 32,
              "description": "GFXMMU LUT entry 115 high"
            },
            "GFXMMU_LUT116L": {
              "offset": "0x13A0",
              "size": 32,
              "description": "GFXMMU LUT entry 116 low"
            },
            "GFXMMU_LUT116H": {
              "offset": "0x13A4",
              "size": 32,
              "description": "GFXMMU LUT entry 116 high"
            },
            "GFXMMU_LUT117L": {
              "offset": "0x13A8",
              "size": 32,
              "description": "GFXMMU LUT entry 117 low"
            },
            "GFXMMU_LUT117H": {
              "offset": "0x13AC",
              "size": 32,
              "description": "GFXMMU LUT entry 117 high"
            },
            "GFXMMU_LUT118L": {
              "offset": "0x13B0",
              "size": 32,
              "description": "GFXMMU LUT entry 118 low"
            },
            "GFXMMU_LUT118H": {
              "offset": "0x13B4",
              "size": 32,
              "description": "GFXMMU LUT entry 118 high"
            },
            "GFXMMU_LUT119L": {
              "offset": "0x13B8",
              "size": 32,
              "description": "GFXMMU LUT entry 119 low"
            },
            "GFXMMU_LUT119H": {
              "offset": "0x13BC",
              "size": 32,
              "description": "GFXMMU LUT entry 119 high"
            },
            "GFXMMU_LUT120L": {
              "offset": "0x13C0",
              "size": 32,
              "description": "GFXMMU LUT entry 120 low"
            },
            "GFXMMU_LUT120H": {
              "offset": "0x13C4",
              "size": 32,
              "description": "GFXMMU LUT entry 120 high"
            },
            "GFXMMU_LUT121L": {
              "offset": "0x13C8",
              "size": 32,
              "description": "GFXMMU LUT entry 121 low"
            },
            "GFXMMU_LUT121H": {
              "offset": "0x13CC",
              "size": 32,
              "description": "GFXMMU LUT entry 121 high"
            },
            "GFXMMU_LUT122L": {
              "offset": "0x13D0",
              "size": 32,
              "description": "GFXMMU LUT entry 122 low"
            },
            "GFXMMU_LUT122H": {
              "offset": "0x13D4",
              "size": 32,
              "description": "GFXMMU LUT entry 122 high"
            },
            "GFXMMU_LUT123L": {
              "offset": "0x13D8",
              "size": 32,
              "description": "GFXMMU LUT entry 123 low"
            },
            "GFXMMU_LUT123H": {
              "offset": "0x13DC",
              "size": 32,
              "description": "GFXMMU LUT entry 123 high"
            },
            "GFXMMU_LUT124L": {
              "offset": "0x13E0",
              "size": 32,
              "description": "GFXMMU LUT entry 124 low"
            },
            "GFXMMU_LUT124H": {
              "offset": "0x13E4",
              "size": 32,
              "description": "GFXMMU LUT entry 124 high"
            },
            "GFXMMU_LUT125L": {
              "offset": "0x13E8",
              "size": 32,
              "description": "GFXMMU LUT entry 125 low"
            },
            "GFXMMU_LUT125H": {
              "offset": "0x13EC",
              "size": 32,
              "description": "GFXMMU LUT entry 125 high"
            },
            "GFXMMU_LUT126L": {
              "offset": "0x13F0",
              "size": 32,
              "description": "GFXMMU LUT entry 126 low"
            },
            "GFXMMU_LUT126H": {
              "offset": "0x13F4",
              "size": 32,
              "description": "GFXMMU LUT entry 126 high"
            },
            "GFXMMU_LUT127L": {
              "offset": "0x13F8",
              "size": 32,
              "description": "GFXMMU LUT entry 127 low"
            },
            "GFXMMU_LUT127H": {
              "offset": "0x13FC",
              "size": 32,
              "description": "GFXMMU LUT entry 127 high"
            },
            "GFXMMU_LUT128L": {
              "offset": "0x1400",
              "size": 32,
              "description": "GFXMMU LUT entry 128 low"
            },
            "GFXMMU_LUT128H": {
              "offset": "0x1404",
              "size": 32,
              "description": "GFXMMU LUT entry 128 high"
            },
            "GFXMMU_LUT129L": {
              "offset": "0x1408",
              "size": 32,
              "description": "GFXMMU LUT entry 129 low"
            },
            "GFXMMU_LUT129H": {
              "offset": "0x140C",
              "size": 32,
              "description": "GFXMMU LUT entry 129 high"
            },
            "GFXMMU_LUT130L": {
              "offset": "0x1410",
              "size": 32,
              "description": "GFXMMU LUT entry 130 low"
            },
            "GFXMMU_LUT130H": {
              "offset": "0x1414",
              "size": 32,
              "description": "GFXMMU LUT entry 130 high"
            },
            "GFXMMU_LUT131L": {
              "offset": "0x1418",
              "size": 32,
              "description": "GFXMMU LUT entry 131 low"
            },
            "GFXMMU_LUT131H": {
              "offset": "0x141C",
              "size": 32,
              "description": "GFXMMU LUT entry 131 high"
            },
            "GFXMMU_LUT132L": {
              "offset": "0x1420",
              "size": 32,
              "description": "GFXMMU LUT entry 132 low"
            },
            "GFXMMU_LUT132H": {
              "offset": "0x1424",
              "size": 32,
              "description": "GFXMMU LUT entry 132 high"
            },
            "GFXMMU_LUT133L": {
              "offset": "0x1428",
              "size": 32,
              "description": "GFXMMU LUT entry 133 low"
            },
            "GFXMMU_LUT133H": {
              "offset": "0x142C",
              "size": 32,
              "description": "GFXMMU LUT entry 133 high"
            },
            "GFXMMU_LUT134L": {
              "offset": "0x1430",
              "size": 32,
              "description": "GFXMMU LUT entry 134 low"
            },
            "GFXMMU_LUT134H": {
              "offset": "0x1434",
              "size": 32,
              "description": "GFXMMU LUT entry 134 high"
            },
            "GFXMMU_LUT135L": {
              "offset": "0x1438",
              "size": 32,
              "description": "GFXMMU LUT entry 135 low"
            },
            "GFXMMU_LUT135H": {
              "offset": "0x143C",
              "size": 32,
              "description": "GFXMMU LUT entry 135 high"
            },
            "GFXMMU_LUT136L": {
              "offset": "0x1440",
              "size": 32,
              "description": "GFXMMU LUT entry 136 low"
            },
            "GFXMMU_LUT136H": {
              "offset": "0x1444",
              "size": 32,
              "description": "GFXMMU LUT entry 136 high"
            },
            "GFXMMU_LUT137L": {
              "offset": "0x1448",
              "size": 32,
              "description": "GFXMMU LUT entry 137 low"
            },
            "GFXMMU_LUT137H": {
              "offset": "0x144C",
              "size": 32,
              "description": "GFXMMU LUT entry 137 high"
            },
            "GFXMMU_LUT138L": {
              "offset": "0x1450",
              "size": 32,
              "description": "GFXMMU LUT entry 138 low"
            },
            "GFXMMU_LUT138H": {
              "offset": "0x1454",
              "size": 32,
              "description": "GFXMMU LUT entry 138 high"
            },
            "GFXMMU_LUT139L": {
              "offset": "0x1458",
              "size": 32,
              "description": "GFXMMU LUT entry 139 low"
            },
            "GFXMMU_LUT139H": {
              "offset": "0x145C",
              "size": 32,
              "description": "GFXMMU LUT entry 139 high"
            },
            "GFXMMU_LUT140L": {
              "offset": "0x1460",
              "size": 32,
              "description": "GFXMMU LUT entry 140 low"
            },
            "GFXMMU_LUT140H": {
              "offset": "0x1464",
              "size": 32,
              "description": "GFXMMU LUT entry 140 high"
            },
            "GFXMMU_LUT141L": {
              "offset": "0x1468",
              "size": 32,
              "description": "GFXMMU LUT entry 141 low"
            },
            "GFXMMU_LUT141H": {
              "offset": "0x146C",
              "size": 32,
              "description": "GFXMMU LUT entry 141 high"
            },
            "GFXMMU_LUT142L": {
              "offset": "0x1470",
              "size": 32,
              "description": "GFXMMU LUT entry 142 low"
            },
            "GFXMMU_LUT142H": {
              "offset": "0x1474",
              "size": 32,
              "description": "GFXMMU LUT entry 142 high"
            },
            "GFXMMU_LUT143L": {
              "offset": "0x1478",
              "size": 32,
              "description": "GFXMMU LUT entry 143 low"
            },
            "GFXMMU_LUT143H": {
              "offset": "0x147C",
              "size": 32,
              "description": "GFXMMU LUT entry 143 high"
            },
            "GFXMMU_LUT144L": {
              "offset": "0x1480",
              "size": 32,
              "description": "GFXMMU LUT entry 144 low"
            },
            "GFXMMU_LUT144H": {
              "offset": "0x1484",
              "size": 32,
              "description": "GFXMMU LUT entry 144 high"
            },
            "GFXMMU_LUT145L": {
              "offset": "0x1488",
              "size": 32,
              "description": "GFXMMU LUT entry 145 low"
            },
            "GFXMMU_LUT145H": {
              "offset": "0x148C",
              "size": 32,
              "description": "GFXMMU LUT entry 145 high"
            },
            "GFXMMU_LUT146L": {
              "offset": "0x1490",
              "size": 32,
              "description": "GFXMMU LUT entry 146 low"
            },
            "GFXMMU_LUT146H": {
              "offset": "0x1494",
              "size": 32,
              "description": "GFXMMU LUT entry 146 high"
            },
            "GFXMMU_LUT147L": {
              "offset": "0x1498",
              "size": 32,
              "description": "GFXMMU LUT entry 147 low"
            },
            "GFXMMU_LUT147H": {
              "offset": "0x149C",
              "size": 32,
              "description": "GFXMMU LUT entry 147 high"
            },
            "GFXMMU_LUT148L": {
              "offset": "0x14A0",
              "size": 32,
              "description": "GFXMMU LUT entry 148 low"
            },
            "GFXMMU_LUT148H": {
              "offset": "0x14A4",
              "size": 32,
              "description": "GFXMMU LUT entry 148 high"
            },
            "GFXMMU_LUT149L": {
              "offset": "0x14A8",
              "size": 32,
              "description": "GFXMMU LUT entry 149 low"
            },
            "GFXMMU_LUT149H": {
              "offset": "0x14AC",
              "size": 32,
              "description": "GFXMMU LUT entry 149 high"
            },
            "GFXMMU_LUT150L": {
              "offset": "0x14B0",
              "size": 32,
              "description": "GFXMMU LUT entry 150 low"
            },
            "GFXMMU_LUT150H": {
              "offset": "0x14B4",
              "size": 32,
              "description": "GFXMMU LUT entry 150 high"
            },
            "GFXMMU_LUT151L": {
              "offset": "0x14B8",
              "size": 32,
              "description": "GFXMMU LUT entry 151 low"
            },
            "GFXMMU_LUT151H": {
              "offset": "0x14BC",
              "size": 32,
              "description": "GFXMMU LUT entry 151 high"
            },
            "GFXMMU_LUT152L": {
              "offset": "0x14C0",
              "size": 32,
              "description": "GFXMMU LUT entry 152 low"
            },
            "GFXMMU_LUT152H": {
              "offset": "0x14C4",
              "size": 32,
              "description": "GFXMMU LUT entry 152 high"
            },
            "GFXMMU_LUT153L": {
              "offset": "0x14C8",
              "size": 32,
              "description": "GFXMMU LUT entry 153 low"
            },
            "GFXMMU_LUT153H": {
              "offset": "0x14CC",
              "size": 32,
              "description": "GFXMMU LUT entry 153 high"
            },
            "GFXMMU_LUT154L": {
              "offset": "0x14D0",
              "size": 32,
              "description": "GFXMMU LUT entry 154 low"
            },
            "GFXMMU_LUT154H": {
              "offset": "0x14D4",
              "size": 32,
              "description": "GFXMMU LUT entry 154 high"
            },
            "GFXMMU_LUT155L": {
              "offset": "0x14D8",
              "size": 32,
              "description": "GFXMMU LUT entry 155 low"
            },
            "GFXMMU_LUT155H": {
              "offset": "0x14DC",
              "size": 32,
              "description": "GFXMMU LUT entry 155 high"
            },
            "GFXMMU_LUT156L": {
              "offset": "0x14E0",
              "size": 32,
              "description": "GFXMMU LUT entry 156 low"
            },
            "GFXMMU_LUT156H": {
              "offset": "0x14E4",
              "size": 32,
              "description": "GFXMMU LUT entry 156 high"
            },
            "GFXMMU_LUT157L": {
              "offset": "0x14E8",
              "size": 32,
              "description": "GFXMMU LUT entry 157 low"
            },
            "GFXMMU_LUT157H": {
              "offset": "0x14EC",
              "size": 32,
              "description": "GFXMMU LUT entry 157 high"
            },
            "GFXMMU_LUT158L": {
              "offset": "0x14F0",
              "size": 32,
              "description": "GFXMMU LUT entry 158 low"
            },
            "GFXMMU_LUT158H": {
              "offset": "0x14F4",
              "size": 32,
              "description": "GFXMMU LUT entry 158 high"
            },
            "GFXMMU_LUT159L": {
              "offset": "0x14F8",
              "size": 32,
              "description": "GFXMMU LUT entry 159 low"
            },
            "GFXMMU_LUT159H": {
              "offset": "0x14FC",
              "size": 32,
              "description": "GFXMMU LUT entry 159 high"
            },
            "GFXMMU_LUT160L": {
              "offset": "0x1500",
              "size": 32,
              "description": "GFXMMU LUT entry 160 low"
            },
            "GFXMMU_LUT160H": {
              "offset": "0x1504",
              "size": 32,
              "description": "GFXMMU LUT entry 160 high"
            },
            "GFXMMU_LUT161L": {
              "offset": "0x1508",
              "size": 32,
              "description": "GFXMMU LUT entry 161 low"
            },
            "GFXMMU_LUT161H": {
              "offset": "0x150C",
              "size": 32,
              "description": "GFXMMU LUT entry 161 high"
            },
            "GFXMMU_LUT162L": {
              "offset": "0x1510",
              "size": 32,
              "description": "GFXMMU LUT entry 162 low"
            },
            "GFXMMU_LUT162H": {
              "offset": "0x1514",
              "size": 32,
              "description": "GFXMMU LUT entry 162 high"
            },
            "GFXMMU_LUT163L": {
              "offset": "0x1518",
              "size": 32,
              "description": "GFXMMU LUT entry 163 low"
            },
            "GFXMMU_LUT163H": {
              "offset": "0x151C",
              "size": 32,
              "description": "GFXMMU LUT entry 163 high"
            },
            "GFXMMU_LUT164L": {
              "offset": "0x1520",
              "size": 32,
              "description": "GFXMMU LUT entry 164 low"
            },
            "GFXMMU_LUT164H": {
              "offset": "0x1524",
              "size": 32,
              "description": "GFXMMU LUT entry 164 high"
            },
            "GFXMMU_LUT165L": {
              "offset": "0x1528",
              "size": 32,
              "description": "GFXMMU LUT entry 165 low"
            },
            "GFXMMU_LUT165H": {
              "offset": "0x152C",
              "size": 32,
              "description": "GFXMMU LUT entry 165 high"
            },
            "GFXMMU_LUT166L": {
              "offset": "0x1530",
              "size": 32,
              "description": "GFXMMU LUT entry 166 low"
            },
            "GFXMMU_LUT166H": {
              "offset": "0x1534",
              "size": 32,
              "description": "GFXMMU LUT entry 166 high"
            },
            "GFXMMU_LUT167L": {
              "offset": "0x1538",
              "size": 32,
              "description": "GFXMMU LUT entry 167 low"
            },
            "GFXMMU_LUT167H": {
              "offset": "0x153C",
              "size": 32,
              "description": "GFXMMU LUT entry 167 high"
            },
            "GFXMMU_LUT168L": {
              "offset": "0x1540",
              "size": 32,
              "description": "GFXMMU LUT entry 168 low"
            },
            "GFXMMU_LUT168H": {
              "offset": "0x1544",
              "size": 32,
              "description": "GFXMMU LUT entry 168 high"
            },
            "GFXMMU_LUT169L": {
              "offset": "0x1548",
              "size": 32,
              "description": "GFXMMU LUT entry 169 low"
            },
            "GFXMMU_LUT169H": {
              "offset": "0x154C",
              "size": 32,
              "description": "GFXMMU LUT entry 169 high"
            },
            "GFXMMU_LUT170L": {
              "offset": "0x1550",
              "size": 32,
              "description": "GFXMMU LUT entry 170 low"
            },
            "GFXMMU_LUT170H": {
              "offset": "0x1554",
              "size": 32,
              "description": "GFXMMU LUT entry 170 high"
            },
            "GFXMMU_LUT171L": {
              "offset": "0x1558",
              "size": 32,
              "description": "GFXMMU LUT entry 171 low"
            },
            "GFXMMU_LUT171H": {
              "offset": "0x155C",
              "size": 32,
              "description": "GFXMMU LUT entry 171 high"
            },
            "GFXMMU_LUT172L": {
              "offset": "0x1560",
              "size": 32,
              "description": "GFXMMU LUT entry 172 low"
            },
            "GFXMMU_LUT172H": {
              "offset": "0x1564",
              "size": 32,
              "description": "GFXMMU LUT entry 172 high"
            },
            "GFXMMU_LUT173L": {
              "offset": "0x1568",
              "size": 32,
              "description": "GFXMMU LUT entry 173 low"
            },
            "GFXMMU_LUT173H": {
              "offset": "0x156C",
              "size": 32,
              "description": "GFXMMU LUT entry 173 high"
            },
            "GFXMMU_LUT174L": {
              "offset": "0x1570",
              "size": 32,
              "description": "GFXMMU LUT entry 174 low"
            },
            "GFXMMU_LUT174H": {
              "offset": "0x1574",
              "size": 32,
              "description": "GFXMMU LUT entry 174 high"
            },
            "GFXMMU_LUT175L": {
              "offset": "0x1578",
              "size": 32,
              "description": "GFXMMU LUT entry 175 low"
            },
            "GFXMMU_LUT175H": {
              "offset": "0x157C",
              "size": 32,
              "description": "GFXMMU LUT entry 175 high"
            },
            "GFXMMU_LUT176L": {
              "offset": "0x1580",
              "size": 32,
              "description": "GFXMMU LUT entry 176 low"
            },
            "GFXMMU_LUT176H": {
              "offset": "0x1584",
              "size": 32,
              "description": "GFXMMU LUT entry 176 high"
            },
            "GFXMMU_LUT177L": {
              "offset": "0x1588",
              "size": 32,
              "description": "GFXMMU LUT entry 177 low"
            },
            "GFXMMU_LUT177H": {
              "offset": "0x158C",
              "size": 32,
              "description": "GFXMMU LUT entry 177 high"
            },
            "GFXMMU_LUT178L": {
              "offset": "0x1590",
              "size": 32,
              "description": "GFXMMU LUT entry 178 low"
            },
            "GFXMMU_LUT178H": {
              "offset": "0x1594",
              "size": 32,
              "description": "GFXMMU LUT entry 178 high"
            },
            "GFXMMU_LUT179L": {
              "offset": "0x1598",
              "size": 32,
              "description": "GFXMMU LUT entry 179 low"
            },
            "GFXMMU_LUT179H": {
              "offset": "0x159C",
              "size": 32,
              "description": "GFXMMU LUT entry 179 high"
            },
            "GFXMMU_LUT180L": {
              "offset": "0x15A0",
              "size": 32,
              "description": "GFXMMU LUT entry 180 low"
            },
            "GFXMMU_LUT180H": {
              "offset": "0x15A4",
              "size": 32,
              "description": "GFXMMU LUT entry 180 high"
            },
            "GFXMMU_LUT181L": {
              "offset": "0x15A8",
              "size": 32,
              "description": "GFXMMU LUT entry 181 low"
            },
            "GFXMMU_LUT181H": {
              "offset": "0x15AC",
              "size": 32,
              "description": "GFXMMU LUT entry 181 high"
            },
            "GFXMMU_LUT182L": {
              "offset": "0x15B0",
              "size": 32,
              "description": "GFXMMU LUT entry 182 low"
            },
            "GFXMMU_LUT182H": {
              "offset": "0x15B4",
              "size": 32,
              "description": "GFXMMU LUT entry 182 high"
            },
            "GFXMMU_LUT183L": {
              "offset": "0x15B8",
              "size": 32,
              "description": "GFXMMU LUT entry 183 low"
            },
            "GFXMMU_LUT183H": {
              "offset": "0x15BC",
              "size": 32,
              "description": "GFXMMU LUT entry 183 high"
            },
            "GFXMMU_LUT184L": {
              "offset": "0x15C0",
              "size": 32,
              "description": "GFXMMU LUT entry 184 low"
            },
            "GFXMMU_LUT184H": {
              "offset": "0x15C4",
              "size": 32,
              "description": "GFXMMU LUT entry 184 high"
            },
            "GFXMMU_LUT185L": {
              "offset": "0x15C8",
              "size": 32,
              "description": "GFXMMU LUT entry 185 low"
            },
            "GFXMMU_LUT185H": {
              "offset": "0x15CC",
              "size": 32,
              "description": "GFXMMU LUT entry 185 high"
            },
            "GFXMMU_LUT186L": {
              "offset": "0x15D0",
              "size": 32,
              "description": "GFXMMU LUT entry 186 low"
            },
            "GFXMMU_LUT186H": {
              "offset": "0x15D4",
              "size": 32,
              "description": "GFXMMU LUT entry 186 high"
            },
            "GFXMMU_LUT187L": {
              "offset": "0x15D8",
              "size": 32,
              "description": "GFXMMU LUT entry 187 low"
            },
            "GFXMMU_LUT187H": {
              "offset": "0x15DC",
              "size": 32,
              "description": "GFXMMU LUT entry 187 high"
            },
            "GFXMMU_LUT188L": {
              "offset": "0x15E0",
              "size": 32,
              "description": "GFXMMU LUT entry 188 low"
            },
            "GFXMMU_LUT188H": {
              "offset": "0x15E4",
              "size": 32,
              "description": "GFXMMU LUT entry 188 high"
            },
            "GFXMMU_LUT189L": {
              "offset": "0x15E8",
              "size": 32,
              "description": "GFXMMU LUT entry 189 low"
            },
            "GFXMMU_LUT189H": {
              "offset": "0x15EC",
              "size": 32,
              "description": "GFXMMU LUT entry 189 high"
            },
            "GFXMMU_LUT190L": {
              "offset": "0x15F0",
              "size": 32,
              "description": "GFXMMU LUT entry 190 low"
            },
            "GFXMMU_LUT190H": {
              "offset": "0x15F4",
              "size": 32,
              "description": "GFXMMU LUT entry 190 high"
            },
            "GFXMMU_LUT191L": {
              "offset": "0x15F8",
              "size": 32,
              "description": "GFXMMU LUT entry 191 low"
            },
            "GFXMMU_LUT191H": {
              "offset": "0x15FC",
              "size": 32,
              "description": "GFXMMU LUT entry 191 high"
            },
            "GFXMMU_LUT192L": {
              "offset": "0x1600",
              "size": 32,
              "description": "GFXMMU LUT entry 192 low"
            },
            "GFXMMU_LUT192H": {
              "offset": "0x1604",
              "size": 32,
              "description": "GFXMMU LUT entry 192 high"
            },
            "GFXMMU_LUT193L": {
              "offset": "0x1608",
              "size": 32,
              "description": "GFXMMU LUT entry 193 low"
            },
            "GFXMMU_LUT193H": {
              "offset": "0x160C",
              "size": 32,
              "description": "GFXMMU LUT entry 193 high"
            },
            "GFXMMU_LUT194L": {
              "offset": "0x1610",
              "size": 32,
              "description": "GFXMMU LUT entry 194 low"
            },
            "GFXMMU_LUT194H": {
              "offset": "0x1614",
              "size": 32,
              "description": "GFXMMU LUT entry 194 high"
            },
            "GFXMMU_LUT195L": {
              "offset": "0x1618",
              "size": 32,
              "description": "GFXMMU LUT entry 195 low"
            },
            "GFXMMU_LUT195H": {
              "offset": "0x161C",
              "size": 32,
              "description": "GFXMMU LUT entry 195 high"
            },
            "GFXMMU_LUT196L": {
              "offset": "0x1620",
              "size": 32,
              "description": "GFXMMU LUT entry 196 low"
            },
            "GFXMMU_LUT196H": {
              "offset": "0x1624",
              "size": 32,
              "description": "GFXMMU LUT entry 196 high"
            },
            "GFXMMU_LUT197L": {
              "offset": "0x1628",
              "size": 32,
              "description": "GFXMMU LUT entry 197 low"
            },
            "GFXMMU_LUT197H": {
              "offset": "0x162C",
              "size": 32,
              "description": "GFXMMU LUT entry 197 high"
            },
            "GFXMMU_LUT198L": {
              "offset": "0x1630",
              "size": 32,
              "description": "GFXMMU LUT entry 198 low"
            },
            "GFXMMU_LUT198H": {
              "offset": "0x1634",
              "size": 32,
              "description": "GFXMMU LUT entry 198 high"
            },
            "GFXMMU_LUT199L": {
              "offset": "0x1638",
              "size": 32,
              "description": "GFXMMU LUT entry 199 low"
            },
            "GFXMMU_LUT199H": {
              "offset": "0x163C",
              "size": 32,
              "description": "GFXMMU LUT entry 199 high"
            },
            "GFXMMU_LUT200L": {
              "offset": "0x1640",
              "size": 32,
              "description": "GFXMMU LUT entry 200 low"
            },
            "GFXMMU_LUT200H": {
              "offset": "0x1644",
              "size": 32,
              "description": "GFXMMU LUT entry 200 high"
            },
            "GFXMMU_LUT201L": {
              "offset": "0x1648",
              "size": 32,
              "description": "GFXMMU LUT entry 201 low"
            },
            "GFXMMU_LUT201H": {
              "offset": "0x164C",
              "size": 32,
              "description": "GFXMMU LUT entry 201 high"
            },
            "GFXMMU_LUT202L": {
              "offset": "0x1650",
              "size": 32,
              "description": "GFXMMU LUT entry 202 low"
            },
            "GFXMMU_LUT202H": {
              "offset": "0x1654",
              "size": 32,
              "description": "GFXMMU LUT entry 202 high"
            },
            "GFXMMU_LUT203L": {
              "offset": "0x1658",
              "size": 32,
              "description": "GFXMMU LUT entry 203 low"
            },
            "GFXMMU_LUT203H": {
              "offset": "0x165C",
              "size": 32,
              "description": "GFXMMU LUT entry 203 high"
            },
            "GFXMMU_LUT204L": {
              "offset": "0x1660",
              "size": 32,
              "description": "GFXMMU LUT entry 204 low"
            },
            "GFXMMU_LUT204H": {
              "offset": "0x1664",
              "size": 32,
              "description": "GFXMMU LUT entry 204 high"
            },
            "GFXMMU_LUT205L": {
              "offset": "0x1668",
              "size": 32,
              "description": "GFXMMU LUT entry 205 low"
            },
            "GFXMMU_LUT205H": {
              "offset": "0x166C",
              "size": 32,
              "description": "GFXMMU LUT entry 205 high"
            },
            "GFXMMU_LUT206L": {
              "offset": "0x1670",
              "size": 32,
              "description": "GFXMMU LUT entry 206 low"
            },
            "GFXMMU_LUT206H": {
              "offset": "0x1674",
              "size": 32,
              "description": "GFXMMU LUT entry 206 high"
            },
            "GFXMMU_LUT207L": {
              "offset": "0x1678",
              "size": 32,
              "description": "GFXMMU LUT entry 207 low"
            },
            "GFXMMU_LUT207H": {
              "offset": "0x167C",
              "size": 32,
              "description": "GFXMMU LUT entry 207 high"
            },
            "GFXMMU_LUT208L": {
              "offset": "0x1680",
              "size": 32,
              "description": "GFXMMU LUT entry 208 low"
            },
            "GFXMMU_LUT208H": {
              "offset": "0x1684",
              "size": 32,
              "description": "GFXMMU LUT entry 208 high"
            },
            "GFXMMU_LUT209L": {
              "offset": "0x1688",
              "size": 32,
              "description": "GFXMMU LUT entry 209 low"
            },
            "GFXMMU_LUT209H": {
              "offset": "0x168C",
              "size": 32,
              "description": "GFXMMU LUT entry 209 high"
            },
            "GFXMMU_LUT210L": {
              "offset": "0x1690",
              "size": 32,
              "description": "GFXMMU LUT entry 210 low"
            },
            "GFXMMU_LUT210H": {
              "offset": "0x1694",
              "size": 32,
              "description": "GFXMMU LUT entry 210 high"
            },
            "GFXMMU_LUT211L": {
              "offset": "0x1698",
              "size": 32,
              "description": "GFXMMU LUT entry 211 low"
            },
            "GFXMMU_LUT211H": {
              "offset": "0x169C",
              "size": 32,
              "description": "GFXMMU LUT entry 211 high"
            },
            "GFXMMU_LUT212L": {
              "offset": "0x16A0",
              "size": 32,
              "description": "GFXMMU LUT entry 212 low"
            },
            "GFXMMU_LUT212H": {
              "offset": "0x16A4",
              "size": 32,
              "description": "GFXMMU LUT entry 212 high"
            },
            "GFXMMU_LUT213L": {
              "offset": "0x16A8",
              "size": 32,
              "description": "GFXMMU LUT entry 213 low"
            },
            "GFXMMU_LUT213H": {
              "offset": "0x16AC",
              "size": 32,
              "description": "GFXMMU LUT entry 213 high"
            },
            "GFXMMU_LUT214L": {
              "offset": "0x16B0",
              "size": 32,
              "description": "GFXMMU LUT entry 214 low"
            },
            "GFXMMU_LUT214H": {
              "offset": "0x16B4",
              "size": 32,
              "description": "GFXMMU LUT entry 214 high"
            },
            "GFXMMU_LUT215L": {
              "offset": "0x16B8",
              "size": 32,
              "description": "GFXMMU LUT entry 215 low"
            },
            "GFXMMU_LUT215H": {
              "offset": "0x16BC",
              "size": 32,
              "description": "GFXMMU LUT entry 215 high"
            },
            "GFXMMU_LUT216L": {
              "offset": "0x16C0",
              "size": 32,
              "description": "GFXMMU LUT entry 216 low"
            },
            "GFXMMU_LUT216H": {
              "offset": "0x16C4",
              "size": 32,
              "description": "GFXMMU LUT entry 216 high"
            },
            "GFXMMU_LUT217L": {
              "offset": "0x16C8",
              "size": 32,
              "description": "GFXMMU LUT entry 217 low"
            },
            "GFXMMU_LUT217H": {
              "offset": "0x16CC",
              "size": 32,
              "description": "GFXMMU LUT entry 217 high"
            },
            "GFXMMU_LUT218L": {
              "offset": "0x16D0",
              "size": 32,
              "description": "GFXMMU LUT entry 218 low"
            },
            "GFXMMU_LUT218H": {
              "offset": "0x16D4",
              "size": 32,
              "description": "GFXMMU LUT entry 218 high"
            },
            "GFXMMU_LUT219L": {
              "offset": "0x16D8",
              "size": 32,
              "description": "GFXMMU LUT entry 219 low"
            },
            "GFXMMU_LUT219H": {
              "offset": "0x16DC",
              "size": 32,
              "description": "GFXMMU LUT entry 219 high"
            },
            "GFXMMU_LUT220L": {
              "offset": "0x16E0",
              "size": 32,
              "description": "GFXMMU LUT entry 220 low"
            },
            "GFXMMU_LUT220H": {
              "offset": "0x16E4",
              "size": 32,
              "description": "GFXMMU LUT entry 220 high"
            },
            "GFXMMU_LUT221L": {
              "offset": "0x16E8",
              "size": 32,
              "description": "GFXMMU LUT entry 221 low"
            },
            "GFXMMU_LUT221H": {
              "offset": "0x16EC",
              "size": 32,
              "description": "GFXMMU LUT entry 221 high"
            },
            "GFXMMU_LUT222L": {
              "offset": "0x16F0",
              "size": 32,
              "description": "GFXMMU LUT entry 222 low"
            },
            "GFXMMU_LUT222H": {
              "offset": "0x16F4",
              "size": 32,
              "description": "GFXMMU LUT entry 222 high"
            },
            "GFXMMU_LUT223L": {
              "offset": "0x16F8",
              "size": 32,
              "description": "GFXMMU LUT entry 223 low"
            },
            "GFXMMU_LUT223H": {
              "offset": "0x16FC",
              "size": 32,
              "description": "GFXMMU LUT entry 223 high"
            },
            "GFXMMU_LUT224L": {
              "offset": "0x1700",
              "size": 32,
              "description": "GFXMMU LUT entry 224 low"
            },
            "GFXMMU_LUT224H": {
              "offset": "0x1704",
              "size": 32,
              "description": "GFXMMU LUT entry 224 high"
            },
            "GFXMMU_LUT225L": {
              "offset": "0x1708",
              "size": 32,
              "description": "GFXMMU LUT entry 225 low"
            },
            "GFXMMU_LUT225H": {
              "offset": "0x170C",
              "size": 32,
              "description": "GFXMMU LUT entry 225 high"
            },
            "GFXMMU_LUT226L": {
              "offset": "0x1710",
              "size": 32,
              "description": "GFXMMU LUT entry 226 low"
            },
            "GFXMMU_LUT226H": {
              "offset": "0x1714",
              "size": 32,
              "description": "GFXMMU LUT entry 226 high"
            },
            "GFXMMU_LUT227L": {
              "offset": "0x1718",
              "size": 32,
              "description": "GFXMMU LUT entry 227 low"
            },
            "GFXMMU_LUT227H": {
              "offset": "0x171C",
              "size": 32,
              "description": "GFXMMU LUT entry 227 high"
            },
            "GFXMMU_LUT228L": {
              "offset": "0x1720",
              "size": 32,
              "description": "GFXMMU LUT entry 228 low"
            },
            "GFXMMU_LUT228H": {
              "offset": "0x1724",
              "size": 32,
              "description": "GFXMMU LUT entry 228 high"
            },
            "GFXMMU_LUT229L": {
              "offset": "0x1728",
              "size": 32,
              "description": "GFXMMU LUT entry 229 low"
            },
            "GFXMMU_LUT229H": {
              "offset": "0x172C",
              "size": 32,
              "description": "GFXMMU LUT entry 229 high"
            },
            "GFXMMU_LUT230L": {
              "offset": "0x1730",
              "size": 32,
              "description": "GFXMMU LUT entry 230 low"
            },
            "GFXMMU_LUT230H": {
              "offset": "0x1734",
              "size": 32,
              "description": "GFXMMU LUT entry 230 high"
            },
            "GFXMMU_LUT231L": {
              "offset": "0x1738",
              "size": 32,
              "description": "GFXMMU LUT entry 231 low"
            },
            "GFXMMU_LUT231H": {
              "offset": "0x173C",
              "size": 32,
              "description": "GFXMMU LUT entry 231 high"
            },
            "GFXMMU_LUT232L": {
              "offset": "0x1740",
              "size": 32,
              "description": "GFXMMU LUT entry 232 low"
            },
            "GFXMMU_LUT232H": {
              "offset": "0x1744",
              "size": 32,
              "description": "GFXMMU LUT entry 232 high"
            },
            "GFXMMU_LUT233L": {
              "offset": "0x1748",
              "size": 32,
              "description": "GFXMMU LUT entry 233 low"
            },
            "GFXMMU_LUT233H": {
              "offset": "0x174C",
              "size": 32,
              "description": "GFXMMU LUT entry 233 high"
            },
            "GFXMMU_LUT234L": {
              "offset": "0x1750",
              "size": 32,
              "description": "GFXMMU LUT entry 234 low"
            },
            "GFXMMU_LUT234H": {
              "offset": "0x1754",
              "size": 32,
              "description": "GFXMMU LUT entry 234 high"
            },
            "GFXMMU_LUT235L": {
              "offset": "0x1758",
              "size": 32,
              "description": "GFXMMU LUT entry 235 low"
            },
            "GFXMMU_LUT235H": {
              "offset": "0x175C",
              "size": 32,
              "description": "GFXMMU LUT entry 235 high"
            },
            "GFXMMU_LUT236L": {
              "offset": "0x1760",
              "size": 32,
              "description": "GFXMMU LUT entry 236 low"
            },
            "GFXMMU_LUT236H": {
              "offset": "0x1764",
              "size": 32,
              "description": "GFXMMU LUT entry 236 high"
            },
            "GFXMMU_LUT237L": {
              "offset": "0x1768",
              "size": 32,
              "description": "GFXMMU LUT entry 237 low"
            },
            "GFXMMU_LUT237H": {
              "offset": "0x176C",
              "size": 32,
              "description": "GFXMMU LUT entry 237 high"
            },
            "GFXMMU_LUT238L": {
              "offset": "0x1770",
              "size": 32,
              "description": "GFXMMU LUT entry 238 low"
            },
            "GFXMMU_LUT238H": {
              "offset": "0x1774",
              "size": 32,
              "description": "GFXMMU LUT entry 238 high"
            },
            "GFXMMU_LUT239L": {
              "offset": "0x1778",
              "size": 32,
              "description": "GFXMMU LUT entry 239 low"
            },
            "GFXMMU_LUT239H": {
              "offset": "0x177C",
              "size": 32,
              "description": "GFXMMU LUT entry 239 high"
            },
            "GFXMMU_LUT240L": {
              "offset": "0x1780",
              "size": 32,
              "description": "GFXMMU LUT entry 240 low"
            },
            "GFXMMU_LUT240H": {
              "offset": "0x1784",
              "size": 32,
              "description": "GFXMMU LUT entry 240 high"
            },
            "GFXMMU_LUT241L": {
              "offset": "0x1788",
              "size": 32,
              "description": "GFXMMU LUT entry 241 low"
            },
            "GFXMMU_LUT241H": {
              "offset": "0x178C",
              "size": 32,
              "description": "GFXMMU LUT entry 241 high"
            },
            "GFXMMU_LUT242L": {
              "offset": "0x1790",
              "size": 32,
              "description": "GFXMMU LUT entry 242 low"
            },
            "GFXMMU_LUT242H": {
              "offset": "0x1794",
              "size": 32,
              "description": "GFXMMU LUT entry 242 high"
            },
            "GFXMMU_LUT243L": {
              "offset": "0x1798",
              "size": 32,
              "description": "GFXMMU LUT entry 243 low"
            },
            "GFXMMU_LUT243H": {
              "offset": "0x179C",
              "size": 32,
              "description": "GFXMMU LUT entry 243 high"
            },
            "GFXMMU_LUT244L": {
              "offset": "0x17A0",
              "size": 32,
              "description": "GFXMMU LUT entry 244 low"
            },
            "GFXMMU_LUT244H": {
              "offset": "0x17A4",
              "size": 32,
              "description": "GFXMMU LUT entry 244 high"
            },
            "GFXMMU_LUT245L": {
              "offset": "0x17A8",
              "size": 32,
              "description": "GFXMMU LUT entry 245 low"
            },
            "GFXMMU_LUT245H": {
              "offset": "0x17AC",
              "size": 32,
              "description": "GFXMMU LUT entry 245 high"
            },
            "GFXMMU_LUT246L": {
              "offset": "0x17B0",
              "size": 32,
              "description": "GFXMMU LUT entry 246 low"
            },
            "GFXMMU_LUT246H": {
              "offset": "0x17B4",
              "size": 32,
              "description": "GFXMMU LUT entry 246 high"
            },
            "GFXMMU_LUT247L": {
              "offset": "0x17B8",
              "size": 32,
              "description": "GFXMMU LUT entry 247 low"
            },
            "GFXMMU_LUT247H": {
              "offset": "0x17BC",
              "size": 32,
              "description": "GFXMMU LUT entry 247 high"
            },
            "GFXMMU_LUT248L": {
              "offset": "0x17C0",
              "size": 32,
              "description": "GFXMMU LUT entry 248 low"
            },
            "GFXMMU_LUT248H": {
              "offset": "0x17C4",
              "size": 32,
              "description": "GFXMMU LUT entry 248 high"
            },
            "GFXMMU_LUT249L": {
              "offset": "0x17C8",
              "size": 32,
              "description": "GFXMMU LUT entry 249 low"
            },
            "GFXMMU_LUT249H": {
              "offset": "0x17CC",
              "size": 32,
              "description": "GFXMMU LUT entry 249 high"
            },
            "GFXMMU_LUT250L": {
              "offset": "0x17D0",
              "size": 32,
              "description": "GFXMMU LUT entry 250 low"
            },
            "GFXMMU_LUT250H": {
              "offset": "0x17D4",
              "size": 32,
              "description": "GFXMMU LUT entry 250 high"
            },
            "GFXMMU_LUT251L": {
              "offset": "0x17D8",
              "size": 32,
              "description": "GFXMMU LUT entry 251 low"
            },
            "GFXMMU_LUT251H": {
              "offset": "0x17DC",
              "size": 32,
              "description": "GFXMMU LUT entry 251 high"
            },
            "GFXMMU_LUT252L": {
              "offset": "0x17E0",
              "size": 32,
              "description": "GFXMMU LUT entry 252 low"
            },
            "GFXMMU_LUT252H": {
              "offset": "0x17E4",
              "size": 32,
              "description": "GFXMMU LUT entry 252 high"
            },
            "GFXMMU_LUT253L": {
              "offset": "0x17E8",
              "size": 32,
              "description": "GFXMMU LUT entry 253 low"
            },
            "GFXMMU_LUT253H": {
              "offset": "0x17EC",
              "size": 32,
              "description": "GFXMMU LUT entry 253 high"
            },
            "GFXMMU_LUT254L": {
              "offset": "0x17F0",
              "size": 32,
              "description": "GFXMMU LUT entry 254 low"
            },
            "GFXMMU_LUT254H": {
              "offset": "0x17F4",
              "size": 32,
              "description": "GFXMMU LUT entry 254 high"
            },
            "GFXMMU_LUT255L": {
              "offset": "0x17F8",
              "size": 32,
              "description": "GFXMMU LUT entry 255 low"
            },
            "GFXMMU_LUT255H": {
              "offset": "0x17FC",
              "size": 32,
              "description": "GFXMMU LUT entry 255 high"
            },
            "GFXMMU_LUT256L": {
              "offset": "0x1800",
              "size": 32,
              "description": "GFXMMU LUT entry 256 low"
            },
            "GFXMMU_LUT256H": {
              "offset": "0x1804",
              "size": 32,
              "description": "GFXMMU LUT entry 256 high"
            },
            "GFXMMU_LUT257L": {
              "offset": "0x1808",
              "size": 32,
              "description": "GFXMMU LUT entry 257 low"
            },
            "GFXMMU_LUT257H": {
              "offset": "0x180C",
              "size": 32,
              "description": "GFXMMU LUT entry 257 high"
            },
            "GFXMMU_LUT258L": {
              "offset": "0x1810",
              "size": 32,
              "description": "GFXMMU LUT entry 258 low"
            },
            "GFXMMU_LUT258H": {
              "offset": "0x1814",
              "size": 32,
              "description": "GFXMMU LUT entry 258 high"
            },
            "GFXMMU_LUT259L": {
              "offset": "0x1818",
              "size": 32,
              "description": "GFXMMU LUT entry 259 low"
            },
            "GFXMMU_LUT259H": {
              "offset": "0x181C",
              "size": 32,
              "description": "GFXMMU LUT entry 259 high"
            },
            "GFXMMU_LUT260L": {
              "offset": "0x1820",
              "size": 32,
              "description": "GFXMMU LUT entry 260 low"
            },
            "GFXMMU_LUT260H": {
              "offset": "0x1824",
              "size": 32,
              "description": "GFXMMU LUT entry 260 high"
            },
            "GFXMMU_LUT261L": {
              "offset": "0x1828",
              "size": 32,
              "description": "GFXMMU LUT entry 261 low"
            },
            "GFXMMU_LUT261H": {
              "offset": "0x182C",
              "size": 32,
              "description": "GFXMMU LUT entry 261 high"
            },
            "GFXMMU_LUT262L": {
              "offset": "0x1830",
              "size": 32,
              "description": "GFXMMU LUT entry 262 low"
            },
            "GFXMMU_LUT262H": {
              "offset": "0x1834",
              "size": 32,
              "description": "GFXMMU LUT entry 262 high"
            },
            "GFXMMU_LUT263L": {
              "offset": "0x1838",
              "size": 32,
              "description": "GFXMMU LUT entry 263 low"
            },
            "GFXMMU_LUT263H": {
              "offset": "0x183C",
              "size": 32,
              "description": "GFXMMU LUT entry 263 high"
            },
            "GFXMMU_LUT264L": {
              "offset": "0x1840",
              "size": 32,
              "description": "GFXMMU LUT entry 264 low"
            },
            "GFXMMU_LUT264H": {
              "offset": "0x1844",
              "size": 32,
              "description": "GFXMMU LUT entry 264 high"
            },
            "GFXMMU_LUT265L": {
              "offset": "0x1848",
              "size": 32,
              "description": "GFXMMU LUT entry 265 low"
            },
            "GFXMMU_LUT265H": {
              "offset": "0x184C",
              "size": 32,
              "description": "GFXMMU LUT entry 265 high"
            },
            "GFXMMU_LUT266L": {
              "offset": "0x1850",
              "size": 32,
              "description": "GFXMMU LUT entry 266 low"
            },
            "GFXMMU_LUT266H": {
              "offset": "0x1854",
              "size": 32,
              "description": "GFXMMU LUT entry 266 high"
            },
            "GFXMMU_LUT267L": {
              "offset": "0x1858",
              "size": 32,
              "description": "GFXMMU LUT entry 267 low"
            },
            "GFXMMU_LUT267H": {
              "offset": "0x185C",
              "size": 32,
              "description": "GFXMMU LUT entry 267 high"
            },
            "GFXMMU_LUT268L": {
              "offset": "0x1860",
              "size": 32,
              "description": "GFXMMU LUT entry 268 low"
            },
            "GFXMMU_LUT268H": {
              "offset": "0x1864",
              "size": 32,
              "description": "GFXMMU LUT entry 268 high"
            },
            "GFXMMU_LUT269L": {
              "offset": "0x1868",
              "size": 32,
              "description": "GFXMMU LUT entry 269 low"
            },
            "GFXMMU_LUT269H": {
              "offset": "0x186C",
              "size": 32,
              "description": "GFXMMU LUT entry 269 high"
            },
            "GFXMMU_LUT270L": {
              "offset": "0x1870",
              "size": 32,
              "description": "GFXMMU LUT entry 270 low"
            },
            "GFXMMU_LUT270H": {
              "offset": "0x1874",
              "size": 32,
              "description": "GFXMMU LUT entry 270 high"
            },
            "GFXMMU_LUT271L": {
              "offset": "0x1878",
              "size": 32,
              "description": "GFXMMU LUT entry 271 low"
            },
            "GFXMMU_LUT271H": {
              "offset": "0x187C",
              "size": 32,
              "description": "GFXMMU LUT entry 271 high"
            },
            "GFXMMU_LUT272L": {
              "offset": "0x1880",
              "size": 32,
              "description": "GFXMMU LUT entry 272 low"
            },
            "GFXMMU_LUT272H": {
              "offset": "0x1884",
              "size": 32,
              "description": "GFXMMU LUT entry 272 high"
            },
            "GFXMMU_LUT273L": {
              "offset": "0x1888",
              "size": 32,
              "description": "GFXMMU LUT entry 273 low"
            },
            "GFXMMU_LUT273H": {
              "offset": "0x188C",
              "size": 32,
              "description": "GFXMMU LUT entry 273 high"
            },
            "GFXMMU_LUT274L": {
              "offset": "0x1890",
              "size": 32,
              "description": "GFXMMU LUT entry 274 low"
            },
            "GFXMMU_LUT274H": {
              "offset": "0x1894",
              "size": 32,
              "description": "GFXMMU LUT entry 274 high"
            },
            "GFXMMU_LUT275L": {
              "offset": "0x1898",
              "size": 32,
              "description": "GFXMMU LUT entry 275 low"
            },
            "GFXMMU_LUT275H": {
              "offset": "0x189C",
              "size": 32,
              "description": "GFXMMU LUT entry 275 high"
            },
            "GFXMMU_LUT276L": {
              "offset": "0x18A0",
              "size": 32,
              "description": "GFXMMU LUT entry 276 low"
            },
            "GFXMMU_LUT276H": {
              "offset": "0x18A4",
              "size": 32,
              "description": "GFXMMU LUT entry 276 high"
            },
            "GFXMMU_LUT277L": {
              "offset": "0x18A8",
              "size": 32,
              "description": "GFXMMU LUT entry 277 low"
            },
            "GFXMMU_LUT277H": {
              "offset": "0x18AC",
              "size": 32,
              "description": "GFXMMU LUT entry 277 high"
            },
            "GFXMMU_LUT278L": {
              "offset": "0x18B0",
              "size": 32,
              "description": "GFXMMU LUT entry 278 low"
            },
            "GFXMMU_LUT278H": {
              "offset": "0x18B4",
              "size": 32,
              "description": "GFXMMU LUT entry 278 high"
            },
            "GFXMMU_LUT279L": {
              "offset": "0x18B8",
              "size": 32,
              "description": "GFXMMU LUT entry 279 low"
            },
            "GFXMMU_LUT279H": {
              "offset": "0x18BC",
              "size": 32,
              "description": "GFXMMU LUT entry 279 high"
            },
            "GFXMMU_LUT280L": {
              "offset": "0x18C0",
              "size": 32,
              "description": "GFXMMU LUT entry 280 low"
            },
            "GFXMMU_LUT280H": {
              "offset": "0x18C4",
              "size": 32,
              "description": "GFXMMU LUT entry 280 high"
            },
            "GFXMMU_LUT281L": {
              "offset": "0x18C8",
              "size": 32,
              "description": "GFXMMU LUT entry 281 low"
            },
            "GFXMMU_LUT281H": {
              "offset": "0x18CC",
              "size": 32,
              "description": "GFXMMU LUT entry 281 high"
            },
            "GFXMMU_LUT282L": {
              "offset": "0x18D0",
              "size": 32,
              "description": "GFXMMU LUT entry 282 low"
            },
            "GFXMMU_LUT282H": {
              "offset": "0x18D4",
              "size": 32,
              "description": "GFXMMU LUT entry 282 high"
            },
            "GFXMMU_LUT283L": {
              "offset": "0x18D8",
              "size": 32,
              "description": "GFXMMU LUT entry 283 low"
            },
            "GFXMMU_LUT283H": {
              "offset": "0x18DC",
              "size": 32,
              "description": "GFXMMU LUT entry 283 high"
            },
            "GFXMMU_LUT284L": {
              "offset": "0x18E0",
              "size": 32,
              "description": "GFXMMU LUT entry 284 low"
            },
            "GFXMMU_LUT284H": {
              "offset": "0x18E4",
              "size": 32,
              "description": "GFXMMU LUT entry 284 high"
            },
            "GFXMMU_LUT285L": {
              "offset": "0x18E8",
              "size": 32,
              "description": "GFXMMU LUT entry 285 low"
            },
            "GFXMMU_LUT285H": {
              "offset": "0x18EC",
              "size": 32,
              "description": "GFXMMU LUT entry 285 high"
            },
            "GFXMMU_LUT286L": {
              "offset": "0x18F0",
              "size": 32,
              "description": "GFXMMU LUT entry 286 low"
            },
            "GFXMMU_LUT286H": {
              "offset": "0x18F4",
              "size": 32,
              "description": "GFXMMU LUT entry 286 high"
            },
            "GFXMMU_LUT287L": {
              "offset": "0x18F8",
              "size": 32,
              "description": "GFXMMU LUT entry 287 low"
            },
            "GFXMMU_LUT287H": {
              "offset": "0x18FC",
              "size": 32,
              "description": "GFXMMU LUT entry 287 high"
            },
            "GFXMMU_LUT288L": {
              "offset": "0x1900",
              "size": 32,
              "description": "GFXMMU LUT entry 288 low"
            },
            "GFXMMU_LUT288H": {
              "offset": "0x1904",
              "size": 32,
              "description": "GFXMMU LUT entry 288 high"
            },
            "GFXMMU_LUT289L": {
              "offset": "0x1908",
              "size": 32,
              "description": "GFXMMU LUT entry 289 low"
            },
            "GFXMMU_LUT289H": {
              "offset": "0x190C",
              "size": 32,
              "description": "GFXMMU LUT entry 289 high"
            },
            "GFXMMU_LUT290L": {
              "offset": "0x1910",
              "size": 32,
              "description": "GFXMMU LUT entry 290 low"
            },
            "GFXMMU_LUT290H": {
              "offset": "0x1914",
              "size": 32,
              "description": "GFXMMU LUT entry 290 high"
            },
            "GFXMMU_LUT291L": {
              "offset": "0x1918",
              "size": 32,
              "description": "GFXMMU LUT entry 291 low"
            },
            "GFXMMU_LUT291H": {
              "offset": "0x191C",
              "size": 32,
              "description": "GFXMMU LUT entry 291 high"
            },
            "GFXMMU_LUT292L": {
              "offset": "0x1920",
              "size": 32,
              "description": "GFXMMU LUT entry 292 low"
            },
            "GFXMMU_LUT292H": {
              "offset": "0x1924",
              "size": 32,
              "description": "GFXMMU LUT entry 292 high"
            },
            "GFXMMU_LUT293L": {
              "offset": "0x1928",
              "size": 32,
              "description": "GFXMMU LUT entry 293 low"
            },
            "GFXMMU_LUT293H": {
              "offset": "0x192C",
              "size": 32,
              "description": "GFXMMU LUT entry 293 high"
            },
            "GFXMMU_LUT294L": {
              "offset": "0x1930",
              "size": 32,
              "description": "GFXMMU LUT entry 294 low"
            },
            "GFXMMU_LUT294H": {
              "offset": "0x1934",
              "size": 32,
              "description": "GFXMMU LUT entry 294 high"
            },
            "GFXMMU_LUT295L": {
              "offset": "0x1938",
              "size": 32,
              "description": "GFXMMU LUT entry 295 low"
            },
            "GFXMMU_LUT295H": {
              "offset": "0x193C",
              "size": 32,
              "description": "GFXMMU LUT entry 295 high"
            },
            "GFXMMU_LUT296L": {
              "offset": "0x1940",
              "size": 32,
              "description": "GFXMMU LUT entry 296 low"
            },
            "GFXMMU_LUT296H": {
              "offset": "0x1944",
              "size": 32,
              "description": "GFXMMU LUT entry 296 high"
            },
            "GFXMMU_LUT297L": {
              "offset": "0x1948",
              "size": 32,
              "description": "GFXMMU LUT entry 297 low"
            },
            "GFXMMU_LUT297H": {
              "offset": "0x194C",
              "size": 32,
              "description": "GFXMMU LUT entry 297 high"
            },
            "GFXMMU_LUT298L": {
              "offset": "0x1950",
              "size": 32,
              "description": "GFXMMU LUT entry 298 low"
            },
            "GFXMMU_LUT298H": {
              "offset": "0x1954",
              "size": 32,
              "description": "GFXMMU LUT entry 298 high"
            },
            "GFXMMU_LUT299L": {
              "offset": "0x1958",
              "size": 32,
              "description": "GFXMMU LUT entry 299 low"
            },
            "GFXMMU_LUT299H": {
              "offset": "0x195C",
              "size": 32,
              "description": "GFXMMU LUT entry 299 high"
            },
            "GFXMMU_LUT300L": {
              "offset": "0x1960",
              "size": 32,
              "description": "GFXMMU LUT entry 300 low"
            },
            "GFXMMU_LUT300H": {
              "offset": "0x1964",
              "size": 32,
              "description": "GFXMMU LUT entry 300 high"
            },
            "GFXMMU_LUT301L": {
              "offset": "0x1968",
              "size": 32,
              "description": "GFXMMU LUT entry 301 low"
            },
            "GFXMMU_LUT301H": {
              "offset": "0x196C",
              "size": 32,
              "description": "GFXMMU LUT entry 301 high"
            },
            "GFXMMU_LUT302L": {
              "offset": "0x1970",
              "size": 32,
              "description": "GFXMMU LUT entry 302 low"
            },
            "GFXMMU_LUT302H": {
              "offset": "0x1974",
              "size": 32,
              "description": "GFXMMU LUT entry 302 high"
            },
            "GFXMMU_LUT303L": {
              "offset": "0x1978",
              "size": 32,
              "description": "GFXMMU LUT entry 303 low"
            },
            "GFXMMU_LUT303H": {
              "offset": "0x197C",
              "size": 32,
              "description": "GFXMMU LUT entry 303 high"
            },
            "GFXMMU_LUT304L": {
              "offset": "0x1980",
              "size": 32,
              "description": "GFXMMU LUT entry 304 low"
            },
            "GFXMMU_LUT304H": {
              "offset": "0x1984",
              "size": 32,
              "description": "GFXMMU LUT entry 304 high"
            },
            "GFXMMU_LUT305L": {
              "offset": "0x1988",
              "size": 32,
              "description": "GFXMMU LUT entry 305 low"
            },
            "GFXMMU_LUT305H": {
              "offset": "0x198C",
              "size": 32,
              "description": "GFXMMU LUT entry 305 high"
            },
            "GFXMMU_LUT306L": {
              "offset": "0x1990",
              "size": 32,
              "description": "GFXMMU LUT entry 306 low"
            },
            "GFXMMU_LUT306H": {
              "offset": "0x1994",
              "size": 32,
              "description": "GFXMMU LUT entry 306 high"
            },
            "GFXMMU_LUT307L": {
              "offset": "0x1998",
              "size": 32,
              "description": "GFXMMU LUT entry 307 low"
            },
            "GFXMMU_LUT307H": {
              "offset": "0x199C",
              "size": 32,
              "description": "GFXMMU LUT entry 307 high"
            },
            "GFXMMU_LUT308L": {
              "offset": "0x19A0",
              "size": 32,
              "description": "GFXMMU LUT entry 308 low"
            },
            "GFXMMU_LUT308H": {
              "offset": "0x19A4",
              "size": 32,
              "description": "GFXMMU LUT entry 308 high"
            },
            "GFXMMU_LUT309L": {
              "offset": "0x19A8",
              "size": 32,
              "description": "GFXMMU LUT entry 309 low"
            },
            "GFXMMU_LUT309H": {
              "offset": "0x19AC",
              "size": 32,
              "description": "GFXMMU LUT entry 309 high"
            },
            "GFXMMU_LUT310L": {
              "offset": "0x19B0",
              "size": 32,
              "description": "GFXMMU LUT entry 310 low"
            },
            "GFXMMU_LUT310H": {
              "offset": "0x19B4",
              "size": 32,
              "description": "GFXMMU LUT entry 310 high"
            },
            "GFXMMU_LUT311L": {
              "offset": "0x19B8",
              "size": 32,
              "description": "GFXMMU LUT entry 311 low"
            },
            "GFXMMU_LUT311H": {
              "offset": "0x19BC",
              "size": 32,
              "description": "GFXMMU LUT entry 311 high"
            },
            "GFXMMU_LUT312L": {
              "offset": "0x19C0",
              "size": 32,
              "description": "GFXMMU LUT entry 312 low"
            },
            "GFXMMU_LUT312H": {
              "offset": "0x19C4",
              "size": 32,
              "description": "GFXMMU LUT entry 312 high"
            },
            "GFXMMU_LUT313L": {
              "offset": "0x19C8",
              "size": 32,
              "description": "GFXMMU LUT entry 313 low"
            },
            "GFXMMU_LUT313H": {
              "offset": "0x19CC",
              "size": 32,
              "description": "GFXMMU LUT entry 313 high"
            },
            "GFXMMU_LUT314L": {
              "offset": "0x19D0",
              "size": 32,
              "description": "GFXMMU LUT entry 314 low"
            },
            "GFXMMU_LUT314H": {
              "offset": "0x19D4",
              "size": 32,
              "description": "GFXMMU LUT entry 314 high"
            },
            "GFXMMU_LUT315L": {
              "offset": "0x19D8",
              "size": 32,
              "description": "GFXMMU LUT entry 315 low"
            },
            "GFXMMU_LUT315H": {
              "offset": "0x19DC",
              "size": 32,
              "description": "GFXMMU LUT entry 315 high"
            },
            "GFXMMU_LUT316L": {
              "offset": "0x19E0",
              "size": 32,
              "description": "GFXMMU LUT entry 316 low"
            },
            "GFXMMU_LUT316H": {
              "offset": "0x19E4",
              "size": 32,
              "description": "GFXMMU LUT entry 316 high"
            },
            "GFXMMU_LUT317L": {
              "offset": "0x19E8",
              "size": 32,
              "description": "GFXMMU LUT entry 317 low"
            },
            "GFXMMU_LUT317H": {
              "offset": "0x19EC",
              "size": 32,
              "description": "GFXMMU LUT entry 317 high"
            },
            "GFXMMU_LUT318L": {
              "offset": "0x19F0",
              "size": 32,
              "description": "GFXMMU LUT entry 318 low"
            },
            "GFXMMU_LUT318H": {
              "offset": "0x19F4",
              "size": 32,
              "description": "GFXMMU LUT entry 318 high"
            },
            "GFXMMU_LUT319L": {
              "offset": "0x19F8",
              "size": 32,
              "description": "GFXMMU LUT entry 319 low"
            },
            "GFXMMU_LUT319H": {
              "offset": "0x19FC",
              "size": 32,
              "description": "GFXMMU LUT entry 319 high"
            },
            "GFXMMU_LUT320L": {
              "offset": "0x1A00",
              "size": 32,
              "description": "GFXMMU LUT entry 320 low"
            },
            "GFXMMU_LUT320H": {
              "offset": "0x1A04",
              "size": 32,
              "description": "GFXMMU LUT entry 320 high"
            },
            "GFXMMU_LUT321L": {
              "offset": "0x1A08",
              "size": 32,
              "description": "GFXMMU LUT entry 321 low"
            },
            "GFXMMU_LUT321H": {
              "offset": "0x1A0C",
              "size": 32,
              "description": "GFXMMU LUT entry 321 high"
            },
            "GFXMMU_LUT322L": {
              "offset": "0x1A10",
              "size": 32,
              "description": "GFXMMU LUT entry 322 low"
            },
            "GFXMMU_LUT322H": {
              "offset": "0x1A14",
              "size": 32,
              "description": "GFXMMU LUT entry 322 high"
            },
            "GFXMMU_LUT323L": {
              "offset": "0x1A18",
              "size": 32,
              "description": "GFXMMU LUT entry 323 low"
            },
            "GFXMMU_LUT323H": {
              "offset": "0x1A1C",
              "size": 32,
              "description": "GFXMMU LUT entry 323 high"
            },
            "GFXMMU_LUT324L": {
              "offset": "0x1A20",
              "size": 32,
              "description": "GFXMMU LUT entry 324 low"
            },
            "GFXMMU_LUT324H": {
              "offset": "0x1A24",
              "size": 32,
              "description": "GFXMMU LUT entry 324 high"
            },
            "GFXMMU_LUT325L": {
              "offset": "0x1A28",
              "size": 32,
              "description": "GFXMMU LUT entry 325 low"
            },
            "GFXMMU_LUT325H": {
              "offset": "0x1A2C",
              "size": 32,
              "description": "GFXMMU LUT entry 325 high"
            },
            "GFXMMU_LUT326L": {
              "offset": "0x1A30",
              "size": 32,
              "description": "GFXMMU LUT entry 326 low"
            },
            "GFXMMU_LUT326H": {
              "offset": "0x1A34",
              "size": 32,
              "description": "GFXMMU LUT entry 326 high"
            },
            "GFXMMU_LUT327L": {
              "offset": "0x1A38",
              "size": 32,
              "description": "GFXMMU LUT entry 327 low"
            },
            "GFXMMU_LUT327H": {
              "offset": "0x1A3C",
              "size": 32,
              "description": "GFXMMU LUT entry 327 high"
            },
            "GFXMMU_LUT328L": {
              "offset": "0x1A40",
              "size": 32,
              "description": "GFXMMU LUT entry 328 low"
            },
            "GFXMMU_LUT328H": {
              "offset": "0x1A44",
              "size": 32,
              "description": "GFXMMU LUT entry 328 high"
            },
            "GFXMMU_LUT329L": {
              "offset": "0x1A48",
              "size": 32,
              "description": "GFXMMU LUT entry 329 low"
            },
            "GFXMMU_LUT329H": {
              "offset": "0x1A4C",
              "size": 32,
              "description": "GFXMMU LUT entry 329 high"
            },
            "GFXMMU_LUT330L": {
              "offset": "0x1A50",
              "size": 32,
              "description": "GFXMMU LUT entry 330 low"
            },
            "GFXMMU_LUT330H": {
              "offset": "0x1A54",
              "size": 32,
              "description": "GFXMMU LUT entry 330 high"
            },
            "GFXMMU_LUT331L": {
              "offset": "0x1A58",
              "size": 32,
              "description": "GFXMMU LUT entry 331 low"
            },
            "GFXMMU_LUT331H": {
              "offset": "0x1A5C",
              "size": 32,
              "description": "GFXMMU LUT entry 331 high"
            },
            "GFXMMU_LUT332L": {
              "offset": "0x1A60",
              "size": 32,
              "description": "GFXMMU LUT entry 332 low"
            },
            "GFXMMU_LUT332H": {
              "offset": "0x1A64",
              "size": 32,
              "description": "GFXMMU LUT entry 332 high"
            },
            "GFXMMU_LUT333L": {
              "offset": "0x1A68",
              "size": 32,
              "description": "GFXMMU LUT entry 333 low"
            },
            "GFXMMU_LUT333H": {
              "offset": "0x1A6C",
              "size": 32,
              "description": "GFXMMU LUT entry 333 high"
            },
            "GFXMMU_LUT334L": {
              "offset": "0x1A70",
              "size": 32,
              "description": "GFXMMU LUT entry 334 low"
            },
            "GFXMMU_LUT334H": {
              "offset": "0x1A74",
              "size": 32,
              "description": "GFXMMU LUT entry 334 high"
            },
            "GFXMMU_LUT335L": {
              "offset": "0x1A78",
              "size": 32,
              "description": "GFXMMU LUT entry 335 low"
            },
            "GFXMMU_LUT335H": {
              "offset": "0x1A7C",
              "size": 32,
              "description": "GFXMMU LUT entry 335 high"
            },
            "GFXMMU_LUT336L": {
              "offset": "0x1A80",
              "size": 32,
              "description": "GFXMMU LUT entry 336 low"
            },
            "GFXMMU_LUT336H": {
              "offset": "0x1A84",
              "size": 32,
              "description": "GFXMMU LUT entry 336 high"
            },
            "GFXMMU_LUT337L": {
              "offset": "0x1A88",
              "size": 32,
              "description": "GFXMMU LUT entry 337 low"
            },
            "GFXMMU_LUT337H": {
              "offset": "0x1A8C",
              "size": 32,
              "description": "GFXMMU LUT entry 337 high"
            },
            "GFXMMU_LUT338L": {
              "offset": "0x1A90",
              "size": 32,
              "description": "GFXMMU LUT entry 338 low"
            },
            "GFXMMU_LUT338H": {
              "offset": "0x1A94",
              "size": 32,
              "description": "GFXMMU LUT entry 338 high"
            },
            "GFXMMU_LUT339L": {
              "offset": "0x1A98",
              "size": 32,
              "description": "GFXMMU LUT entry 339 low"
            },
            "GFXMMU_LUT339H": {
              "offset": "0x1A9C",
              "size": 32,
              "description": "GFXMMU LUT entry 339 high"
            },
            "GFXMMU_LUT340L": {
              "offset": "0x1AA0",
              "size": 32,
              "description": "GFXMMU LUT entry 340 low"
            },
            "GFXMMU_LUT340H": {
              "offset": "0x1AA4",
              "size": 32,
              "description": "GFXMMU LUT entry 340 high"
            },
            "GFXMMU_LUT341L": {
              "offset": "0x1AA8",
              "size": 32,
              "description": "GFXMMU LUT entry 341 low"
            },
            "GFXMMU_LUT341H": {
              "offset": "0x1AAC",
              "size": 32,
              "description": "GFXMMU LUT entry 341 high"
            },
            "GFXMMU_LUT342L": {
              "offset": "0x1AB0",
              "size": 32,
              "description": "GFXMMU LUT entry 342 low"
            },
            "GFXMMU_LUT342H": {
              "offset": "0x1AB4",
              "size": 32,
              "description": "GFXMMU LUT entry 342 high"
            },
            "GFXMMU_LUT343L": {
              "offset": "0x1AB8",
              "size": 32,
              "description": "GFXMMU LUT entry 343 low"
            },
            "GFXMMU_LUT343H": {
              "offset": "0x1ABC",
              "size": 32,
              "description": "GFXMMU LUT entry 343 high"
            },
            "GFXMMU_LUT344L": {
              "offset": "0x1AC0",
              "size": 32,
              "description": "GFXMMU LUT entry 344 low"
            },
            "GFXMMU_LUT344H": {
              "offset": "0x1AC4",
              "size": 32,
              "description": "GFXMMU LUT entry 344 high"
            },
            "GFXMMU_LUT345L": {
              "offset": "0x1AC8",
              "size": 32,
              "description": "GFXMMU LUT entry 345 low"
            },
            "GFXMMU_LUT345H": {
              "offset": "0x1ACC",
              "size": 32,
              "description": "GFXMMU LUT entry 345 high"
            },
            "GFXMMU_LUT346L": {
              "offset": "0x1AD0",
              "size": 32,
              "description": "GFXMMU LUT entry 346 low"
            },
            "GFXMMU_LUT346H": {
              "offset": "0x1AD4",
              "size": 32,
              "description": "GFXMMU LUT entry 346 high"
            },
            "GFXMMU_LUT347L": {
              "offset": "0x1AD8",
              "size": 32,
              "description": "GFXMMU LUT entry 347 low"
            },
            "GFXMMU_LUT347H": {
              "offset": "0x1ADC",
              "size": 32,
              "description": "GFXMMU LUT entry 347 high"
            },
            "GFXMMU_LUT348L": {
              "offset": "0x1AE0",
              "size": 32,
              "description": "GFXMMU LUT entry 348 low"
            },
            "GFXMMU_LUT348H": {
              "offset": "0x1AE4",
              "size": 32,
              "description": "GFXMMU LUT entry 348 high"
            },
            "GFXMMU_LUT349L": {
              "offset": "0x1AE8",
              "size": 32,
              "description": "GFXMMU LUT entry 349 low"
            },
            "GFXMMU_LUT349H": {
              "offset": "0x1AEC",
              "size": 32,
              "description": "GFXMMU LUT entry 349 high"
            },
            "GFXMMU_LUT350L": {
              "offset": "0x1AF0",
              "size": 32,
              "description": "GFXMMU LUT entry 350 low"
            },
            "GFXMMU_LUT350H": {
              "offset": "0x1AF4",
              "size": 32,
              "description": "GFXMMU LUT entry 350 high"
            },
            "GFXMMU_LUT351L": {
              "offset": "0x1AF8",
              "size": 32,
              "description": "GFXMMU LUT entry 351 low"
            },
            "GFXMMU_LUT351H": {
              "offset": "0x1AFC",
              "size": 32,
              "description": "GFXMMU LUT entry 351 high"
            },
            "GFXMMU_LUT352L": {
              "offset": "0x1B00",
              "size": 32,
              "description": "GFXMMU LUT entry 352 low"
            },
            "GFXMMU_LUT352H": {
              "offset": "0x1B04",
              "size": 32,
              "description": "GFXMMU LUT entry 352 high"
            },
            "GFXMMU_LUT353L": {
              "offset": "0x1B08",
              "size": 32,
              "description": "GFXMMU LUT entry 353 low"
            },
            "GFXMMU_LUT353H": {
              "offset": "0x1B0C",
              "size": 32,
              "description": "GFXMMU LUT entry 353 high"
            },
            "GFXMMU_LUT354L": {
              "offset": "0x1B10",
              "size": 32,
              "description": "GFXMMU LUT entry 354 low"
            },
            "GFXMMU_LUT354H": {
              "offset": "0x1B14",
              "size": 32,
              "description": "GFXMMU LUT entry 354 high"
            },
            "GFXMMU_LUT355L": {
              "offset": "0x1B18",
              "size": 32,
              "description": "GFXMMU LUT entry 355 low"
            },
            "GFXMMU_LUT355H": {
              "offset": "0x1B1C",
              "size": 32,
              "description": "GFXMMU LUT entry 355 high"
            },
            "GFXMMU_LUT356L": {
              "offset": "0x1B20",
              "size": 32,
              "description": "GFXMMU LUT entry 356 low"
            },
            "GFXMMU_LUT356H": {
              "offset": "0x1B24",
              "size": 32,
              "description": "GFXMMU LUT entry 356 high"
            },
            "GFXMMU_LUT357L": {
              "offset": "0x1B28",
              "size": 32,
              "description": "GFXMMU LUT entry 357 low"
            },
            "GFXMMU_LUT357H": {
              "offset": "0x1B2C",
              "size": 32,
              "description": "GFXMMU LUT entry 357 high"
            },
            "GFXMMU_LUT358L": {
              "offset": "0x1B30",
              "size": 32,
              "description": "GFXMMU LUT entry 358 low"
            },
            "GFXMMU_LUT358H": {
              "offset": "0x1B34",
              "size": 32,
              "description": "GFXMMU LUT entry 358 high"
            },
            "GFXMMU_LUT359L": {
              "offset": "0x1B38",
              "size": 32,
              "description": "GFXMMU LUT entry 359 low"
            },
            "GFXMMU_LUT359H": {
              "offset": "0x1B3C",
              "size": 32,
              "description": "GFXMMU LUT entry 359 high"
            },
            "GFXMMU_LUT360L": {
              "offset": "0x1B40",
              "size": 32,
              "description": "GFXMMU LUT entry 360 low"
            },
            "GFXMMU_LUT360H": {
              "offset": "0x1B44",
              "size": 32,
              "description": "GFXMMU LUT entry 360 high"
            },
            "GFXMMU_LUT361L": {
              "offset": "0x1B48",
              "size": 32,
              "description": "GFXMMU LUT entry 361 low"
            },
            "GFXMMU_LUT361H": {
              "offset": "0x1B4C",
              "size": 32,
              "description": "GFXMMU LUT entry 361 high"
            },
            "GFXMMU_LUT362L": {
              "offset": "0x1B50",
              "size": 32,
              "description": "GFXMMU LUT entry 362 low"
            },
            "GFXMMU_LUT362H": {
              "offset": "0x1B54",
              "size": 32,
              "description": "GFXMMU LUT entry 362 high"
            },
            "GFXMMU_LUT363L": {
              "offset": "0x1B58",
              "size": 32,
              "description": "GFXMMU LUT entry 363 low"
            },
            "GFXMMU_LUT363H": {
              "offset": "0x1B5C",
              "size": 32,
              "description": "GFXMMU LUT entry 363 high"
            },
            "GFXMMU_LUT364L": {
              "offset": "0x1B60",
              "size": 32,
              "description": "GFXMMU LUT entry 364 low"
            },
            "GFXMMU_LUT364H": {
              "offset": "0x1B64",
              "size": 32,
              "description": "GFXMMU LUT entry 364 high"
            },
            "GFXMMU_LUT365L": {
              "offset": "0x1B68",
              "size": 32,
              "description": "GFXMMU LUT entry 365 low"
            },
            "GFXMMU_LUT365H": {
              "offset": "0x1B6C",
              "size": 32,
              "description": "GFXMMU LUT entry 365 high"
            },
            "GFXMMU_LUT366L": {
              "offset": "0x1B70",
              "size": 32,
              "description": "GFXMMU LUT entry 366 low"
            },
            "GFXMMU_LUT366H": {
              "offset": "0x1B74",
              "size": 32,
              "description": "GFXMMU LUT entry 366 high"
            },
            "GFXMMU_LUT367L": {
              "offset": "0x1B78",
              "size": 32,
              "description": "GFXMMU LUT entry 367 low"
            },
            "GFXMMU_LUT367H": {
              "offset": "0x1B7C",
              "size": 32,
              "description": "GFXMMU LUT entry 367 high"
            },
            "GFXMMU_LUT368L": {
              "offset": "0x1B80",
              "size": 32,
              "description": "GFXMMU LUT entry 368 low"
            },
            "GFXMMU_LUT368H": {
              "offset": "0x1B84",
              "size": 32,
              "description": "GFXMMU LUT entry 368 high"
            },
            "GFXMMU_LUT369L": {
              "offset": "0x1B88",
              "size": 32,
              "description": "GFXMMU LUT entry 369 low"
            },
            "GFXMMU_LUT369H": {
              "offset": "0x1B8C",
              "size": 32,
              "description": "GFXMMU LUT entry 369 high"
            },
            "GFXMMU_LUT370L": {
              "offset": "0x1B90",
              "size": 32,
              "description": "GFXMMU LUT entry 370 low"
            },
            "GFXMMU_LUT370H": {
              "offset": "0x1B94",
              "size": 32,
              "description": "GFXMMU LUT entry 370 high"
            },
            "GFXMMU_LUT371L": {
              "offset": "0x1B98",
              "size": 32,
              "description": "GFXMMU LUT entry 371 low"
            },
            "GFXMMU_LUT371H": {
              "offset": "0x1B9C",
              "size": 32,
              "description": "GFXMMU LUT entry 371 high"
            },
            "GFXMMU_LUT372L": {
              "offset": "0x1BA0",
              "size": 32,
              "description": "GFXMMU LUT entry 372 low"
            },
            "GFXMMU_LUT372H": {
              "offset": "0x1BA4",
              "size": 32,
              "description": "GFXMMU LUT entry 372 high"
            },
            "GFXMMU_LUT373L": {
              "offset": "0x1BA8",
              "size": 32,
              "description": "GFXMMU LUT entry 373 low"
            },
            "GFXMMU_LUT373H": {
              "offset": "0x1BAC",
              "size": 32,
              "description": "GFXMMU LUT entry 373 high"
            },
            "GFXMMU_LUT374L": {
              "offset": "0x1BB0",
              "size": 32,
              "description": "GFXMMU LUT entry 374 low"
            },
            "GFXMMU_LUT374H": {
              "offset": "0x1BB4",
              "size": 32,
              "description": "GFXMMU LUT entry 374 high"
            },
            "GFXMMU_LUT375L": {
              "offset": "0x1BB8",
              "size": 32,
              "description": "GFXMMU LUT entry 375 low"
            },
            "GFXMMU_LUT375H": {
              "offset": "0x1BBC",
              "size": 32,
              "description": "GFXMMU LUT entry 375 high"
            },
            "GFXMMU_LUT376L": {
              "offset": "0x1BC0",
              "size": 32,
              "description": "GFXMMU LUT entry 376 low"
            },
            "GFXMMU_LUT376H": {
              "offset": "0x1BC4",
              "size": 32,
              "description": "GFXMMU LUT entry 376 high"
            },
            "GFXMMU_LUT377L": {
              "offset": "0x1BC8",
              "size": 32,
              "description": "GFXMMU LUT entry 377 low"
            },
            "GFXMMU_LUT377H": {
              "offset": "0x1BCC",
              "size": 32,
              "description": "GFXMMU LUT entry 377 high"
            },
            "GFXMMU_LUT378L": {
              "offset": "0x1BD0",
              "size": 32,
              "description": "GFXMMU LUT entry 378 low"
            },
            "GFXMMU_LUT378H": {
              "offset": "0x1BD4",
              "size": 32,
              "description": "GFXMMU LUT entry 378 high"
            },
            "GFXMMU_LUT379L": {
              "offset": "0x1BD8",
              "size": 32,
              "description": "GFXMMU LUT entry 379 low"
            },
            "GFXMMU_LUT379H": {
              "offset": "0x1BDC",
              "size": 32,
              "description": "GFXMMU LUT entry 379 high"
            },
            "GFXMMU_LUT380L": {
              "offset": "0x1BE0",
              "size": 32,
              "description": "GFXMMU LUT entry 380 low"
            },
            "GFXMMU_LUT380H": {
              "offset": "0x1BE4",
              "size": 32,
              "description": "GFXMMU LUT entry 380 high"
            },
            "GFXMMU_LUT381L": {
              "offset": "0x1BE8",
              "size": 32,
              "description": "GFXMMU LUT entry 381 low"
            },
            "GFXMMU_LUT381H": {
              "offset": "0x1BEC",
              "size": 32,
              "description": "GFXMMU LUT entry 381 high"
            },
            "GFXMMU_LUT382L": {
              "offset": "0x1BF0",
              "size": 32,
              "description": "GFXMMU LUT entry 382 low"
            },
            "GFXMMU_LUT382H": {
              "offset": "0x1BF4",
              "size": 32,
              "description": "GFXMMU LUT entry 382 high"
            },
            "GFXMMU_LUT383L": {
              "offset": "0x1BF8",
              "size": 32,
              "description": "GFXMMU LUT entry 383 low"
            },
            "GFXMMU_LUT383H": {
              "offset": "0x1BFC",
              "size": 32,
              "description": "GFXMMU LUT entry 383 high"
            },
            "GFXMMU_LUT384L": {
              "offset": "0x1C00",
              "size": 32,
              "description": "GFXMMU LUT entry 384 low"
            },
            "GFXMMU_LUT384H": {
              "offset": "0x1C04",
              "size": 32,
              "description": "GFXMMU LUT entry 384 high"
            },
            "GFXMMU_LUT385L": {
              "offset": "0x1C08",
              "size": 32,
              "description": "GFXMMU LUT entry 385 low"
            },
            "GFXMMU_LUT385H": {
              "offset": "0x1C0C",
              "size": 32,
              "description": "GFXMMU LUT entry 385 high"
            },
            "GFXMMU_LUT386L": {
              "offset": "0x1C10",
              "size": 32,
              "description": "GFXMMU LUT entry 386 low"
            },
            "GFXMMU_LUT386H": {
              "offset": "0x1C14",
              "size": 32,
              "description": "GFXMMU LUT entry 386 high"
            },
            "GFXMMU_LUT387L": {
              "offset": "0x1C18",
              "size": 32,
              "description": "GFXMMU LUT entry 387 low"
            },
            "GFXMMU_LUT387H": {
              "offset": "0x1C1C",
              "size": 32,
              "description": "GFXMMU LUT entry 387 high"
            },
            "GFXMMU_LUT388L": {
              "offset": "0x1C20",
              "size": 32,
              "description": "GFXMMU LUT entry 388 low"
            },
            "GFXMMU_LUT388H": {
              "offset": "0x1C24",
              "size": 32,
              "description": "GFXMMU LUT entry 388 high"
            },
            "GFXMMU_LUT389L": {
              "offset": "0x1C28",
              "size": 32,
              "description": "GFXMMU LUT entry 389 low"
            },
            "GFXMMU_LUT389H": {
              "offset": "0x1C2C",
              "size": 32,
              "description": "GFXMMU LUT entry 389 high"
            },
            "GFXMMU_LUT390L": {
              "offset": "0x1C30",
              "size": 32,
              "description": "GFXMMU LUT entry 390 low"
            },
            "GFXMMU_LUT390H": {
              "offset": "0x1C34",
              "size": 32,
              "description": "GFXMMU LUT entry 390 high"
            },
            "GFXMMU_LUT391L": {
              "offset": "0x1C38",
              "size": 32,
              "description": "GFXMMU LUT entry 391 low"
            },
            "GFXMMU_LUT391H": {
              "offset": "0x1C3C",
              "size": 32,
              "description": "GFXMMU LUT entry 391 high"
            },
            "GFXMMU_LUT392L": {
              "offset": "0x1C40",
              "size": 32,
              "description": "GFXMMU LUT entry 392 low"
            },
            "GFXMMU_LUT392H": {
              "offset": "0x1C44",
              "size": 32,
              "description": "GFXMMU LUT entry 392 high"
            },
            "GFXMMU_LUT393L": {
              "offset": "0x1C48",
              "size": 32,
              "description": "GFXMMU LUT entry 393 low"
            },
            "GFXMMU_LUT393H": {
              "offset": "0x1C4C",
              "size": 32,
              "description": "GFXMMU LUT entry 393 high"
            },
            "GFXMMU_LUT394L": {
              "offset": "0x1C50",
              "size": 32,
              "description": "GFXMMU LUT entry 394 low"
            },
            "GFXMMU_LUT394H": {
              "offset": "0x1C54",
              "size": 32,
              "description": "GFXMMU LUT entry 394 high"
            },
            "GFXMMU_LUT395L": {
              "offset": "0x1C58",
              "size": 32,
              "description": "GFXMMU LUT entry 395 low"
            },
            "GFXMMU_LUT395H": {
              "offset": "0x1C5C",
              "size": 32,
              "description": "GFXMMU LUT entry 395 high"
            },
            "GFXMMU_LUT396L": {
              "offset": "0x1C60",
              "size": 32,
              "description": "GFXMMU LUT entry 396 low"
            },
            "GFXMMU_LUT396H": {
              "offset": "0x1C64",
              "size": 32,
              "description": "GFXMMU LUT entry 396 high"
            },
            "GFXMMU_LUT397L": {
              "offset": "0x1C68",
              "size": 32,
              "description": "GFXMMU LUT entry 397 low"
            },
            "GFXMMU_LUT397H": {
              "offset": "0x1C6C",
              "size": 32,
              "description": "GFXMMU LUT entry 397 high"
            },
            "GFXMMU_LUT398L": {
              "offset": "0x1C70",
              "size": 32,
              "description": "GFXMMU LUT entry 398 low"
            },
            "GFXMMU_LUT398H": {
              "offset": "0x1C74",
              "size": 32,
              "description": "GFXMMU LUT entry 398 high"
            },
            "GFXMMU_LUT399L": {
              "offset": "0x1C78",
              "size": 32,
              "description": "GFXMMU LUT entry 399 low"
            },
            "GFXMMU_LUT399H": {
              "offset": "0x1C7C",
              "size": 32,
              "description": "GFXMMU LUT entry 399 high"
            },
            "GFXMMU_LUT400L": {
              "offset": "0x1C80",
              "size": 32,
              "description": "GFXMMU LUT entry 400 low"
            },
            "GFXMMU_LUT400H": {
              "offset": "0x1C84",
              "size": 32,
              "description": "GFXMMU LUT entry 400 high"
            },
            "GFXMMU_LUT401L": {
              "offset": "0x1C88",
              "size": 32,
              "description": "GFXMMU LUT entry 401 low"
            },
            "GFXMMU_LUT401H": {
              "offset": "0x1C8C",
              "size": 32,
              "description": "GFXMMU LUT entry 401 high"
            },
            "GFXMMU_LUT402L": {
              "offset": "0x1C90",
              "size": 32,
              "description": "GFXMMU LUT entry 402 low"
            },
            "GFXMMU_LUT402H": {
              "offset": "0x1C94",
              "size": 32,
              "description": "GFXMMU LUT entry 402 high"
            },
            "GFXMMU_LUT403L": {
              "offset": "0x1C98",
              "size": 32,
              "description": "GFXMMU LUT entry 403 low"
            },
            "GFXMMU_LUT403H": {
              "offset": "0x1C9C",
              "size": 32,
              "description": "GFXMMU LUT entry 403 high"
            },
            "GFXMMU_LUT404L": {
              "offset": "0x1CA0",
              "size": 32,
              "description": "GFXMMU LUT entry 404 low"
            },
            "GFXMMU_LUT404H": {
              "offset": "0x1CA4",
              "size": 32,
              "description": "GFXMMU LUT entry 404 high"
            },
            "GFXMMU_LUT405L": {
              "offset": "0x1CA8",
              "size": 32,
              "description": "GFXMMU LUT entry 405 low"
            },
            "GFXMMU_LUT405H": {
              "offset": "0x1CAC",
              "size": 32,
              "description": "GFXMMU LUT entry 405 high"
            },
            "GFXMMU_LUT406L": {
              "offset": "0x1CB0",
              "size": 32,
              "description": "GFXMMU LUT entry 406 low"
            },
            "GFXMMU_LUT406H": {
              "offset": "0x1CB4",
              "size": 32,
              "description": "GFXMMU LUT entry 406 high"
            },
            "GFXMMU_LUT407L": {
              "offset": "0x1CB8",
              "size": 32,
              "description": "GFXMMU LUT entry 407 low"
            },
            "GFXMMU_LUT407H": {
              "offset": "0x1CBC",
              "size": 32,
              "description": "GFXMMU LUT entry 407 high"
            },
            "GFXMMU_LUT408L": {
              "offset": "0x1CC0",
              "size": 32,
              "description": "GFXMMU LUT entry 408 low"
            },
            "GFXMMU_LUT408H": {
              "offset": "0x1CC4",
              "size": 32,
              "description": "GFXMMU LUT entry 408 high"
            },
            "GFXMMU_LUT409L": {
              "offset": "0x1CC8",
              "size": 32,
              "description": "GFXMMU LUT entry 409 low"
            },
            "GFXMMU_LUT409H": {
              "offset": "0x1CCC",
              "size": 32,
              "description": "GFXMMU LUT entry 409 high"
            },
            "GFXMMU_LUT410L": {
              "offset": "0x1CD0",
              "size": 32,
              "description": "GFXMMU LUT entry 410 low"
            },
            "GFXMMU_LUT410H": {
              "offset": "0x1CD4",
              "size": 32,
              "description": "GFXMMU LUT entry 410 high"
            },
            "GFXMMU_LUT411L": {
              "offset": "0x1CD8",
              "size": 32,
              "description": "GFXMMU LUT entry 411 low"
            },
            "GFXMMU_LUT411H": {
              "offset": "0x1CDC",
              "size": 32,
              "description": "GFXMMU LUT entry 411 high"
            },
            "GFXMMU_LUT412L": {
              "offset": "0x1CE0",
              "size": 32,
              "description": "GFXMMU LUT entry 412 low"
            },
            "GFXMMU_LUT412H": {
              "offset": "0x1CE4",
              "size": 32,
              "description": "GFXMMU LUT entry 412 high"
            },
            "GFXMMU_LUT413L": {
              "offset": "0x1CE8",
              "size": 32,
              "description": "GFXMMU LUT entry 413 low"
            },
            "GFXMMU_LUT413H": {
              "offset": "0x1CEC",
              "size": 32,
              "description": "GFXMMU LUT entry 413 high"
            },
            "GFXMMU_LUT414L": {
              "offset": "0x1CF0",
              "size": 32,
              "description": "GFXMMU LUT entry 414 low"
            },
            "GFXMMU_LUT414H": {
              "offset": "0x1CF4",
              "size": 32,
              "description": "GFXMMU LUT entry 414 high"
            },
            "GFXMMU_LUT415L": {
              "offset": "0x1CF8",
              "size": 32,
              "description": "GFXMMU LUT entry 415 low"
            },
            "GFXMMU_LUT415H": {
              "offset": "0x1CFC",
              "size": 32,
              "description": "GFXMMU LUT entry 415 high"
            },
            "GFXMMU_LUT416L": {
              "offset": "0x1D00",
              "size": 32,
              "description": "GFXMMU LUT entry 416 low"
            },
            "GFXMMU_LUT416H": {
              "offset": "0x1D04",
              "size": 32,
              "description": "GFXMMU LUT entry 416 high"
            },
            "GFXMMU_LUT417L": {
              "offset": "0x1D08",
              "size": 32,
              "description": "GFXMMU LUT entry 417 low"
            },
            "GFXMMU_LUT417H": {
              "offset": "0x1D0C",
              "size": 32,
              "description": "GFXMMU LUT entry 417 high"
            },
            "GFXMMU_LUT418L": {
              "offset": "0x1D10",
              "size": 32,
              "description": "GFXMMU LUT entry 418 low"
            },
            "GFXMMU_LUT418H": {
              "offset": "0x1D14",
              "size": 32,
              "description": "GFXMMU LUT entry 418 high"
            },
            "GFXMMU_LUT419L": {
              "offset": "0x1D18",
              "size": 32,
              "description": "GFXMMU LUT entry 419 low"
            },
            "GFXMMU_LUT419H": {
              "offset": "0x1D1C",
              "size": 32,
              "description": "GFXMMU LUT entry 419 high"
            },
            "GFXMMU_LUT420L": {
              "offset": "0x1D20",
              "size": 32,
              "description": "GFXMMU LUT entry 420 low"
            },
            "GFXMMU_LUT420H": {
              "offset": "0x1D24",
              "size": 32,
              "description": "GFXMMU LUT entry 420 high"
            },
            "GFXMMU_LUT421L": {
              "offset": "0x1D28",
              "size": 32,
              "description": "GFXMMU LUT entry 421 low"
            },
            "GFXMMU_LUT421H": {
              "offset": "0x1D2C",
              "size": 32,
              "description": "GFXMMU LUT entry 421 high"
            },
            "GFXMMU_LUT422L": {
              "offset": "0x1D30",
              "size": 32,
              "description": "GFXMMU LUT entry 422 low"
            },
            "GFXMMU_LUT422H": {
              "offset": "0x1D34",
              "size": 32,
              "description": "GFXMMU LUT entry 422 high"
            },
            "GFXMMU_LUT423L": {
              "offset": "0x1D38",
              "size": 32,
              "description": "GFXMMU LUT entry 423 low"
            },
            "GFXMMU_LUT423H": {
              "offset": "0x1D3C",
              "size": 32,
              "description": "GFXMMU LUT entry 423 high"
            },
            "GFXMMU_LUT424L": {
              "offset": "0x1D40",
              "size": 32,
              "description": "GFXMMU LUT entry 424 low"
            },
            "GFXMMU_LUT424H": {
              "offset": "0x1D44",
              "size": 32,
              "description": "GFXMMU LUT entry 424 high"
            },
            "GFXMMU_LUT425L": {
              "offset": "0x1D48",
              "size": 32,
              "description": "GFXMMU LUT entry 425 low"
            },
            "GFXMMU_LUT425H": {
              "offset": "0x1D4C",
              "size": 32,
              "description": "GFXMMU LUT entry 425 high"
            },
            "GFXMMU_LUT426L": {
              "offset": "0x1D50",
              "size": 32,
              "description": "GFXMMU LUT entry 426 low"
            },
            "GFXMMU_LUT426H": {
              "offset": "0x1D54",
              "size": 32,
              "description": "GFXMMU LUT entry 426 high"
            },
            "GFXMMU_LUT427L": {
              "offset": "0x1D58",
              "size": 32,
              "description": "GFXMMU LUT entry 427 low"
            },
            "GFXMMU_LUT427H": {
              "offset": "0x1D5C",
              "size": 32,
              "description": "GFXMMU LUT entry 427 high"
            },
            "GFXMMU_LUT428L": {
              "offset": "0x1D60",
              "size": 32,
              "description": "GFXMMU LUT entry 428 low"
            },
            "GFXMMU_LUT428H": {
              "offset": "0x1D64",
              "size": 32,
              "description": "GFXMMU LUT entry 428 high"
            },
            "GFXMMU_LUT429L": {
              "offset": "0x1D68",
              "size": 32,
              "description": "GFXMMU LUT entry 429 low"
            },
            "GFXMMU_LUT429H": {
              "offset": "0x1D6C",
              "size": 32,
              "description": "GFXMMU LUT entry 429 high"
            },
            "GFXMMU_LUT430L": {
              "offset": "0x1D70",
              "size": 32,
              "description": "GFXMMU LUT entry 430 low"
            },
            "GFXMMU_LUT430H": {
              "offset": "0x1D74",
              "size": 32,
              "description": "GFXMMU LUT entry 430 high"
            },
            "GFXMMU_LUT431L": {
              "offset": "0x1D78",
              "size": 32,
              "description": "GFXMMU LUT entry 431 low"
            },
            "GFXMMU_LUT431H": {
              "offset": "0x1D7C",
              "size": 32,
              "description": "GFXMMU LUT entry 431 high"
            },
            "GFXMMU_LUT432L": {
              "offset": "0x1D80",
              "size": 32,
              "description": "GFXMMU LUT entry 432 low"
            },
            "GFXMMU_LUT432H": {
              "offset": "0x1D84",
              "size": 32,
              "description": "GFXMMU LUT entry 432 high"
            },
            "GFXMMU_LUT433L": {
              "offset": "0x1D88",
              "size": 32,
              "description": "GFXMMU LUT entry 433 low"
            },
            "GFXMMU_LUT433H": {
              "offset": "0x1D8C",
              "size": 32,
              "description": "GFXMMU LUT entry 433 high"
            },
            "GFXMMU_LUT434L": {
              "offset": "0x1D90",
              "size": 32,
              "description": "GFXMMU LUT entry 434 low"
            },
            "GFXMMU_LUT434H": {
              "offset": "0x1D94",
              "size": 32,
              "description": "GFXMMU LUT entry 434 high"
            },
            "GFXMMU_LUT435L": {
              "offset": "0x1D98",
              "size": 32,
              "description": "GFXMMU LUT entry 435 low"
            },
            "GFXMMU_LUT435H": {
              "offset": "0x1D9C",
              "size": 32,
              "description": "GFXMMU LUT entry 435 high"
            },
            "GFXMMU_LUT436L": {
              "offset": "0x1DA0",
              "size": 32,
              "description": "GFXMMU LUT entry 436 low"
            },
            "GFXMMU_LUT436H": {
              "offset": "0x1DA4",
              "size": 32,
              "description": "GFXMMU LUT entry 436 high"
            },
            "GFXMMU_LUT437L": {
              "offset": "0x1DA8",
              "size": 32,
              "description": "GFXMMU LUT entry 437 low"
            },
            "GFXMMU_LUT437H": {
              "offset": "0x1DAC",
              "size": 32,
              "description": "GFXMMU LUT entry 437 high"
            },
            "GFXMMU_LUT438L": {
              "offset": "0x1DB0",
              "size": 32,
              "description": "GFXMMU LUT entry 438 low"
            },
            "GFXMMU_LUT438H": {
              "offset": "0x1DB4",
              "size": 32,
              "description": "GFXMMU LUT entry 438 high"
            },
            "GFXMMU_LUT439L": {
              "offset": "0x1DB8",
              "size": 32,
              "description": "GFXMMU LUT entry 439 low"
            },
            "GFXMMU_LUT439H": {
              "offset": "0x1DBC",
              "size": 32,
              "description": "GFXMMU LUT entry 439 high"
            },
            "GFXMMU_LUT440L": {
              "offset": "0x1DC0",
              "size": 32,
              "description": "GFXMMU LUT entry 440 low"
            },
            "GFXMMU_LUT440H": {
              "offset": "0x1DC4",
              "size": 32,
              "description": "GFXMMU LUT entry 440 high"
            },
            "GFXMMU_LUT441L": {
              "offset": "0x1DC8",
              "size": 32,
              "description": "GFXMMU LUT entry 441 low"
            },
            "GFXMMU_LUT441H": {
              "offset": "0x1DCC",
              "size": 32,
              "description": "GFXMMU LUT entry 441 high"
            },
            "GFXMMU_LUT442L": {
              "offset": "0x1DD0",
              "size": 32,
              "description": "GFXMMU LUT entry 442 low"
            },
            "GFXMMU_LUT442H": {
              "offset": "0x1DD4",
              "size": 32,
              "description": "GFXMMU LUT entry 442 high"
            },
            "GFXMMU_LUT443L": {
              "offset": "0x1DD8",
              "size": 32,
              "description": "GFXMMU LUT entry 443 low"
            },
            "GFXMMU_LUT443H": {
              "offset": "0x1DDC",
              "size": 32,
              "description": "GFXMMU LUT entry 443 high"
            },
            "GFXMMU_LUT444L": {
              "offset": "0x1DE0",
              "size": 32,
              "description": "GFXMMU LUT entry 444 low"
            },
            "GFXMMU_LUT444H": {
              "offset": "0x1DE4",
              "size": 32,
              "description": "GFXMMU LUT entry 444 high"
            },
            "GFXMMU_LUT445L": {
              "offset": "0x1DE8",
              "size": 32,
              "description": "GFXMMU LUT entry 445 low"
            },
            "GFXMMU_LUT445H": {
              "offset": "0x1DEC",
              "size": 32,
              "description": "GFXMMU LUT entry 445 high"
            },
            "GFXMMU_LUT446L": {
              "offset": "0x1DF0",
              "size": 32,
              "description": "GFXMMU LUT entry 446 low"
            },
            "GFXMMU_LUT446H": {
              "offset": "0x1DF4",
              "size": 32,
              "description": "GFXMMU LUT entry 446 high"
            },
            "GFXMMU_LUT447L": {
              "offset": "0x1DF8",
              "size": 32,
              "description": "GFXMMU LUT entry 447 low"
            },
            "GFXMMU_LUT447H": {
              "offset": "0x1DFC",
              "size": 32,
              "description": "GFXMMU LUT entry 447 high"
            },
            "GFXMMU_LUT448L": {
              "offset": "0x1E00",
              "size": 32,
              "description": "GFXMMU LUT entry 448 low"
            },
            "GFXMMU_LUT448H": {
              "offset": "0x1E04",
              "size": 32,
              "description": "GFXMMU LUT entry 448 high"
            },
            "GFXMMU_LUT449L": {
              "offset": "0x1E08",
              "size": 32,
              "description": "GFXMMU LUT entry 449 low"
            },
            "GFXMMU_LUT449H": {
              "offset": "0x1E0C",
              "size": 32,
              "description": "GFXMMU LUT entry 449 high"
            },
            "GFXMMU_LUT450L": {
              "offset": "0x1E10",
              "size": 32,
              "description": "GFXMMU LUT entry 450 low"
            },
            "GFXMMU_LUT450H": {
              "offset": "0x1E14",
              "size": 32,
              "description": "GFXMMU LUT entry 450 high"
            },
            "GFXMMU_LUT451L": {
              "offset": "0x1E18",
              "size": 32,
              "description": "GFXMMU LUT entry 451 low"
            },
            "GFXMMU_LUT451H": {
              "offset": "0x1E1C",
              "size": 32,
              "description": "GFXMMU LUT entry 451 high"
            },
            "GFXMMU_LUT452L": {
              "offset": "0x1E20",
              "size": 32,
              "description": "GFXMMU LUT entry 452 low"
            },
            "GFXMMU_LUT452H": {
              "offset": "0x1E24",
              "size": 32,
              "description": "GFXMMU LUT entry 452 high"
            },
            "GFXMMU_LUT453L": {
              "offset": "0x1E28",
              "size": 32,
              "description": "GFXMMU LUT entry 453 low"
            },
            "GFXMMU_LUT453H": {
              "offset": "0x1E2C",
              "size": 32,
              "description": "GFXMMU LUT entry 453 high"
            },
            "GFXMMU_LUT454L": {
              "offset": "0x1E30",
              "size": 32,
              "description": "GFXMMU LUT entry 454 low"
            },
            "GFXMMU_LUT454H": {
              "offset": "0x1E34",
              "size": 32,
              "description": "GFXMMU LUT entry 454 high"
            },
            "GFXMMU_LUT455L": {
              "offset": "0x1E38",
              "size": 32,
              "description": "GFXMMU LUT entry 455 low"
            },
            "GFXMMU_LUT455H": {
              "offset": "0x1E3C",
              "size": 32,
              "description": "GFXMMU LUT entry 455 high"
            },
            "GFXMMU_LUT456L": {
              "offset": "0x1E40",
              "size": 32,
              "description": "GFXMMU LUT entry 456 low"
            },
            "GFXMMU_LUT456H": {
              "offset": "0x1E44",
              "size": 32,
              "description": "GFXMMU LUT entry 456 high"
            },
            "GFXMMU_LUT457L": {
              "offset": "0x1E48",
              "size": 32,
              "description": "GFXMMU LUT entry 457 low"
            },
            "GFXMMU_LUT457H": {
              "offset": "0x1E4C",
              "size": 32,
              "description": "GFXMMU LUT entry 457 high"
            },
            "GFXMMU_LUT458L": {
              "offset": "0x1E50",
              "size": 32,
              "description": "GFXMMU LUT entry 458 low"
            },
            "GFXMMU_LUT458H": {
              "offset": "0x1E54",
              "size": 32,
              "description": "GFXMMU LUT entry 458 high"
            },
            "GFXMMU_LUT459L": {
              "offset": "0x1E58",
              "size": 32,
              "description": "GFXMMU LUT entry 459 low"
            },
            "GFXMMU_LUT459H": {
              "offset": "0x1E5C",
              "size": 32,
              "description": "GFXMMU LUT entry 459 high"
            },
            "GFXMMU_LUT460L": {
              "offset": "0x1E60",
              "size": 32,
              "description": "GFXMMU LUT entry 460 low"
            },
            "GFXMMU_LUT460H": {
              "offset": "0x1E64",
              "size": 32,
              "description": "GFXMMU LUT entry 460 high"
            },
            "GFXMMU_LUT461L": {
              "offset": "0x1E68",
              "size": 32,
              "description": "GFXMMU LUT entry 461 low"
            },
            "GFXMMU_LUT461H": {
              "offset": "0x1E6C",
              "size": 32,
              "description": "GFXMMU LUT entry 461 high"
            },
            "GFXMMU_LUT462L": {
              "offset": "0x1E70",
              "size": 32,
              "description": "GFXMMU LUT entry 462 low"
            },
            "GFXMMU_LUT462H": {
              "offset": "0x1E74",
              "size": 32,
              "description": "GFXMMU LUT entry 462 high"
            },
            "GFXMMU_LUT463L": {
              "offset": "0x1E78",
              "size": 32,
              "description": "GFXMMU LUT entry 463 low"
            },
            "GFXMMU_LUT463H": {
              "offset": "0x1E7C",
              "size": 32,
              "description": "GFXMMU LUT entry 463 high"
            },
            "GFXMMU_LUT464L": {
              "offset": "0x1E80",
              "size": 32,
              "description": "GFXMMU LUT entry 464 low"
            },
            "GFXMMU_LUT464H": {
              "offset": "0x1E84",
              "size": 32,
              "description": "GFXMMU LUT entry 464 high"
            },
            "GFXMMU_LUT465L": {
              "offset": "0x1E88",
              "size": 32,
              "description": "GFXMMU LUT entry 465 low"
            },
            "GFXMMU_LUT465H": {
              "offset": "0x1E8C",
              "size": 32,
              "description": "GFXMMU LUT entry 465 high"
            },
            "GFXMMU_LUT466L": {
              "offset": "0x1E90",
              "size": 32,
              "description": "GFXMMU LUT entry 466 low"
            },
            "GFXMMU_LUT466H": {
              "offset": "0x1E94",
              "size": 32,
              "description": "GFXMMU LUT entry 466 high"
            },
            "GFXMMU_LUT467L": {
              "offset": "0x1E98",
              "size": 32,
              "description": "GFXMMU LUT entry 467 low"
            },
            "GFXMMU_LUT467H": {
              "offset": "0x1E9C",
              "size": 32,
              "description": "GFXMMU LUT entry 467 high"
            },
            "GFXMMU_LUT468L": {
              "offset": "0x1EA0",
              "size": 32,
              "description": "GFXMMU LUT entry 468 low"
            },
            "GFXMMU_LUT468H": {
              "offset": "0x1EA4",
              "size": 32,
              "description": "GFXMMU LUT entry 468 high"
            },
            "GFXMMU_LUT469L": {
              "offset": "0x1EA8",
              "size": 32,
              "description": "GFXMMU LUT entry 469 low"
            },
            "GFXMMU_LUT469H": {
              "offset": "0x1EAC",
              "size": 32,
              "description": "GFXMMU LUT entry 469 high"
            },
            "GFXMMU_LUT470L": {
              "offset": "0x1EB0",
              "size": 32,
              "description": "GFXMMU LUT entry 470 low"
            },
            "GFXMMU_LUT470H": {
              "offset": "0x1EB4",
              "size": 32,
              "description": "GFXMMU LUT entry 470 high"
            },
            "GFXMMU_LUT471L": {
              "offset": "0x1EB8",
              "size": 32,
              "description": "GFXMMU LUT entry 471 low"
            },
            "GFXMMU_LUT471H": {
              "offset": "0x1EBC",
              "size": 32,
              "description": "GFXMMU LUT entry 471 high"
            },
            "GFXMMU_LUT472L": {
              "offset": "0x1EC0",
              "size": 32,
              "description": "GFXMMU LUT entry 472 low"
            },
            "GFXMMU_LUT472H": {
              "offset": "0x1EC4",
              "size": 32,
              "description": "GFXMMU LUT entry 472 high"
            },
            "GFXMMU_LUT473L": {
              "offset": "0x1EC8",
              "size": 32,
              "description": "GFXMMU LUT entry 473 low"
            },
            "GFXMMU_LUT473H": {
              "offset": "0x1ECC",
              "size": 32,
              "description": "GFXMMU LUT entry 473 high"
            },
            "GFXMMU_LUT474L": {
              "offset": "0x1ED0",
              "size": 32,
              "description": "GFXMMU LUT entry 474 low"
            },
            "GFXMMU_LUT474H": {
              "offset": "0x1ED4",
              "size": 32,
              "description": "GFXMMU LUT entry 474 high"
            },
            "GFXMMU_LUT475L": {
              "offset": "0x1ED8",
              "size": 32,
              "description": "GFXMMU LUT entry 475 low"
            },
            "GFXMMU_LUT475H": {
              "offset": "0x1EDC",
              "size": 32,
              "description": "GFXMMU LUT entry 475 high"
            },
            "GFXMMU_LUT476L": {
              "offset": "0x1EE0",
              "size": 32,
              "description": "GFXMMU LUT entry 476 low"
            },
            "GFXMMU_LUT476H": {
              "offset": "0x1EE4",
              "size": 32,
              "description": "GFXMMU LUT entry 476 high"
            },
            "GFXMMU_LUT477L": {
              "offset": "0x1EE8",
              "size": 32,
              "description": "GFXMMU LUT entry 477 low"
            },
            "GFXMMU_LUT477H": {
              "offset": "0x1EEC",
              "size": 32,
              "description": "GFXMMU LUT entry 477 high"
            },
            "GFXMMU_LUT478L": {
              "offset": "0x1EF0",
              "size": 32,
              "description": "GFXMMU LUT entry 478 low"
            },
            "GFXMMU_LUT478H": {
              "offset": "0x1EF4",
              "size": 32,
              "description": "GFXMMU LUT entry 478 high"
            },
            "GFXMMU_LUT479L": {
              "offset": "0x1EF8",
              "size": 32,
              "description": "GFXMMU LUT entry 479 low"
            },
            "GFXMMU_LUT479H": {
              "offset": "0x1EFC",
              "size": 32,
              "description": "GFXMMU LUT entry 479 high"
            },
            "GFXMMU_LUT480L": {
              "offset": "0x1F00",
              "size": 32,
              "description": "GFXMMU LUT entry 480 low"
            },
            "GFXMMU_LUT480H": {
              "offset": "0x1F04",
              "size": 32,
              "description": "GFXMMU LUT entry 480 high"
            },
            "GFXMMU_LUT481L": {
              "offset": "0x1F08",
              "size": 32,
              "description": "GFXMMU LUT entry 481 low"
            },
            "GFXMMU_LUT481H": {
              "offset": "0x1F0C",
              "size": 32,
              "description": "GFXMMU LUT entry 481 high"
            },
            "GFXMMU_LUT482L": {
              "offset": "0x1F10",
              "size": 32,
              "description": "GFXMMU LUT entry 482 low"
            },
            "GFXMMU_LUT482H": {
              "offset": "0x1F14",
              "size": 32,
              "description": "GFXMMU LUT entry 482 high"
            },
            "GFXMMU_LUT483L": {
              "offset": "0x1F18",
              "size": 32,
              "description": "GFXMMU LUT entry 483 low"
            },
            "GFXMMU_LUT483H": {
              "offset": "0x1F1C",
              "size": 32,
              "description": "GFXMMU LUT entry 483 high"
            },
            "GFXMMU_LUT484L": {
              "offset": "0x1F20",
              "size": 32,
              "description": "GFXMMU LUT entry 484 low"
            },
            "GFXMMU_LUT484H": {
              "offset": "0x1F24",
              "size": 32,
              "description": "GFXMMU LUT entry 484 high"
            },
            "GFXMMU_LUT485L": {
              "offset": "0x1F28",
              "size": 32,
              "description": "GFXMMU LUT entry 485 low"
            },
            "GFXMMU_LUT485H": {
              "offset": "0x1F2C",
              "size": 32,
              "description": "GFXMMU LUT entry 485 high"
            },
            "GFXMMU_LUT486L": {
              "offset": "0x1F30",
              "size": 32,
              "description": "GFXMMU LUT entry 486 low"
            },
            "GFXMMU_LUT486H": {
              "offset": "0x1F34",
              "size": 32,
              "description": "GFXMMU LUT entry 486 high"
            },
            "GFXMMU_LUT487L": {
              "offset": "0x1F38",
              "size": 32,
              "description": "GFXMMU LUT entry 487 low"
            },
            "GFXMMU_LUT487H": {
              "offset": "0x1F3C",
              "size": 32,
              "description": "GFXMMU LUT entry 487 high"
            },
            "GFXMMU_LUT488L": {
              "offset": "0x1F40",
              "size": 32,
              "description": "GFXMMU LUT entry 488 low"
            },
            "GFXMMU_LUT488H": {
              "offset": "0x1F44",
              "size": 32,
              "description": "GFXMMU LUT entry 488 high"
            },
            "GFXMMU_LUT489L": {
              "offset": "0x1F48",
              "size": 32,
              "description": "GFXMMU LUT entry 489 low"
            },
            "GFXMMU_LUT489H": {
              "offset": "0x1F4C",
              "size": 32,
              "description": "GFXMMU LUT entry 489 high"
            },
            "GFXMMU_LUT490L": {
              "offset": "0x1F50",
              "size": 32,
              "description": "GFXMMU LUT entry 490 low"
            },
            "GFXMMU_LUT490H": {
              "offset": "0x1F54",
              "size": 32,
              "description": "GFXMMU LUT entry 490 high"
            },
            "GFXMMU_LUT491L": {
              "offset": "0x1F58",
              "size": 32,
              "description": "GFXMMU LUT entry 491 low"
            },
            "GFXMMU_LUT491H": {
              "offset": "0x1F5C",
              "size": 32,
              "description": "GFXMMU LUT entry 491 high"
            },
            "GFXMMU_LUT492L": {
              "offset": "0x1F60",
              "size": 32,
              "description": "GFXMMU LUT entry 492 low"
            },
            "GFXMMU_LUT492H": {
              "offset": "0x1F64",
              "size": 32,
              "description": "GFXMMU LUT entry 492 high"
            },
            "GFXMMU_LUT493L": {
              "offset": "0x1F68",
              "size": 32,
              "description": "GFXMMU LUT entry 493 low"
            },
            "GFXMMU_LUT493H": {
              "offset": "0x1F6C",
              "size": 32,
              "description": "GFXMMU LUT entry 493 high"
            },
            "GFXMMU_LUT494L": {
              "offset": "0x1F70",
              "size": 32,
              "description": "GFXMMU LUT entry 494 low"
            },
            "GFXMMU_LUT494H": {
              "offset": "0x1F74",
              "size": 32,
              "description": "GFXMMU LUT entry 494 high"
            },
            "GFXMMU_LUT495L": {
              "offset": "0x1F78",
              "size": 32,
              "description": "GFXMMU LUT entry 495 low"
            },
            "GFXMMU_LUT495H": {
              "offset": "0x1F7C",
              "size": 32,
              "description": "GFXMMU LUT entry 495 high"
            },
            "GFXMMU_LUT496L": {
              "offset": "0x1F80",
              "size": 32,
              "description": "GFXMMU LUT entry 496 low"
            },
            "GFXMMU_LUT496H": {
              "offset": "0x1F84",
              "size": 32,
              "description": "GFXMMU LUT entry 496 high"
            },
            "GFXMMU_LUT497L": {
              "offset": "0x1F88",
              "size": 32,
              "description": "GFXMMU LUT entry 497 low"
            },
            "GFXMMU_LUT497H": {
              "offset": "0x1F8C",
              "size": 32,
              "description": "GFXMMU LUT entry 497 high"
            },
            "GFXMMU_LUT498L": {
              "offset": "0x1F90",
              "size": 32,
              "description": "GFXMMU LUT entry 498 low"
            },
            "GFXMMU_LUT498H": {
              "offset": "0x1F94",
              "size": 32,
              "description": "GFXMMU LUT entry 498 high"
            },
            "GFXMMU_LUT499L": {
              "offset": "0x1F98",
              "size": 32,
              "description": "GFXMMU LUT entry 499 low"
            },
            "GFXMMU_LUT499H": {
              "offset": "0x1F9C",
              "size": 32,
              "description": "GFXMMU LUT entry 499 high"
            },
            "GFXMMU_LUT500L": {
              "offset": "0x1FA0",
              "size": 32,
              "description": "GFXMMU LUT entry 500 low"
            },
            "GFXMMU_LUT500H": {
              "offset": "0x1FA4",
              "size": 32,
              "description": "GFXMMU LUT entry 500 high"
            },
            "GFXMMU_LUT501L": {
              "offset": "0x1FA8",
              "size": 32,
              "description": "GFXMMU LUT entry 501 low"
            },
            "GFXMMU_LUT501H": {
              "offset": "0x1FAC",
              "size": 32,
              "description": "GFXMMU LUT entry 501 high"
            },
            "GFXMMU_LUT502L": {
              "offset": "0x1FB0",
              "size": 32,
              "description": "GFXMMU LUT entry 502 low"
            },
            "GFXMMU_LUT502H": {
              "offset": "0x1FB4",
              "size": 32,
              "description": "GFXMMU LUT entry 502 high"
            },
            "GFXMMU_LUT503L": {
              "offset": "0x1FB8",
              "size": 32,
              "description": "GFXMMU LUT entry 503 low"
            },
            "GFXMMU_LUT503H": {
              "offset": "0x1FBC",
              "size": 32,
              "description": "GFXMMU LUT entry 503 high"
            },
            "GFXMMU_LUT504L": {
              "offset": "0x1FC0",
              "size": 32,
              "description": "GFXMMU LUT entry 504 low"
            },
            "GFXMMU_LUT504H": {
              "offset": "0x1FC4",
              "size": 32,
              "description": "GFXMMU LUT entry 504 high"
            },
            "GFXMMU_LUT505L": {
              "offset": "0x1FC8",
              "size": 32,
              "description": "GFXMMU LUT entry 505 low"
            },
            "GFXMMU_LUT505H": {
              "offset": "0x1FCC",
              "size": 32,
              "description": "GFXMMU LUT entry 505 high"
            },
            "GFXMMU_LUT506L": {
              "offset": "0x1FD0",
              "size": 32,
              "description": "GFXMMU LUT entry 506 low"
            },
            "GFXMMU_LUT506H": {
              "offset": "0x1FD4",
              "size": 32,
              "description": "GFXMMU LUT entry 506 high"
            },
            "GFXMMU_LUT507L": {
              "offset": "0x1FD8",
              "size": 32,
              "description": "GFXMMU LUT entry 507 low"
            },
            "GFXMMU_LUT507H": {
              "offset": "0x1FDC",
              "size": 32,
              "description": "GFXMMU LUT entry 507 high"
            },
            "GFXMMU_LUT508L": {
              "offset": "0x1FE0",
              "size": 32,
              "description": "GFXMMU LUT entry 508 low"
            },
            "GFXMMU_LUT508H": {
              "offset": "0x1FE4",
              "size": 32,
              "description": "GFXMMU LUT entry 508 high"
            },
            "GFXMMU_LUT509L": {
              "offset": "0x1FE8",
              "size": 32,
              "description": "GFXMMU LUT entry 509 low"
            },
            "GFXMMU_LUT509H": {
              "offset": "0x1FEC",
              "size": 32,
              "description": "GFXMMU LUT entry 509 high"
            },
            "GFXMMU_LUT510L": {
              "offset": "0x1FF0",
              "size": 32,
              "description": "GFXMMU LUT entry 510 low"
            },
            "GFXMMU_LUT510H": {
              "offset": "0x1FF4",
              "size": 32,
              "description": "GFXMMU LUT entry 510 high"
            },
            "GFXMMU_LUT511L": {
              "offset": "0x1FF8",
              "size": 32,
              "description": "GFXMMU LUT entry 511 low"
            },
            "GFXMMU_LUT511H": {
              "offset": "0x1FFC",
              "size": 32,
              "description": "GFXMMU LUT entry 511 high"
            },
            "GFXMMU_LUT512L": {
              "offset": "0x2000",
              "size": 32,
              "description": "GFXMMU LUT entry 512 low"
            },
            "GFXMMU_LUT512H": {
              "offset": "0x2004",
              "size": 32,
              "description": "GFXMMU LUT entry 512 high"
            },
            "GFXMMU_LUT513L": {
              "offset": "0x2008",
              "size": 32,
              "description": "GFXMMU LUT entry 513 low"
            },
            "GFXMMU_LUT513H": {
              "offset": "0x200C",
              "size": 32,
              "description": "GFXMMU LUT entry 513 high"
            },
            "GFXMMU_LUT514L": {
              "offset": "0x2010",
              "size": 32,
              "description": "GFXMMU LUT entry 514 low"
            },
            "GFXMMU_LUT514H": {
              "offset": "0x2014",
              "size": 32,
              "description": "GFXMMU LUT entry 514 high"
            },
            "GFXMMU_LUT515L": {
              "offset": "0x2018",
              "size": 32,
              "description": "GFXMMU LUT entry 515 low"
            },
            "GFXMMU_LUT515H": {
              "offset": "0x201C",
              "size": 32,
              "description": "GFXMMU LUT entry 515 high"
            },
            "GFXMMU_LUT516L": {
              "offset": "0x2020",
              "size": 32,
              "description": "GFXMMU LUT entry 516 low"
            },
            "GFXMMU_LUT516H": {
              "offset": "0x2024",
              "size": 32,
              "description": "GFXMMU LUT entry 516 high"
            },
            "GFXMMU_LUT517L": {
              "offset": "0x2028",
              "size": 32,
              "description": "GFXMMU LUT entry 517 low"
            },
            "GFXMMU_LUT517H": {
              "offset": "0x202C",
              "size": 32,
              "description": "GFXMMU LUT entry 517 high"
            },
            "GFXMMU_LUT518L": {
              "offset": "0x2030",
              "size": 32,
              "description": "GFXMMU LUT entry 518 low"
            },
            "GFXMMU_LUT518H": {
              "offset": "0x2034",
              "size": 32,
              "description": "GFXMMU LUT entry 518 high"
            },
            "GFXMMU_LUT519L": {
              "offset": "0x2038",
              "size": 32,
              "description": "GFXMMU LUT entry 519 low"
            },
            "GFXMMU_LUT519H": {
              "offset": "0x203C",
              "size": 32,
              "description": "GFXMMU LUT entry 519 high"
            },
            "GFXMMU_LUT520L": {
              "offset": "0x2040",
              "size": 32,
              "description": "GFXMMU LUT entry 520 low"
            },
            "GFXMMU_LUT520H": {
              "offset": "0x2044",
              "size": 32,
              "description": "GFXMMU LUT entry 520 high"
            },
            "GFXMMU_LUT521L": {
              "offset": "0x2048",
              "size": 32,
              "description": "GFXMMU LUT entry 521 low"
            },
            "GFXMMU_LUT521H": {
              "offset": "0x204C",
              "size": 32,
              "description": "GFXMMU LUT entry 521 high"
            },
            "GFXMMU_LUT522L": {
              "offset": "0x2050",
              "size": 32,
              "description": "GFXMMU LUT entry 522 low"
            },
            "GFXMMU_LUT522H": {
              "offset": "0x2054",
              "size": 32,
              "description": "GFXMMU LUT entry 522 high"
            },
            "GFXMMU_LUT523L": {
              "offset": "0x2058",
              "size": 32,
              "description": "GFXMMU LUT entry 523 low"
            },
            "GFXMMU_LUT523H": {
              "offset": "0x205C",
              "size": 32,
              "description": "GFXMMU LUT entry 523 high"
            },
            "GFXMMU_LUT524L": {
              "offset": "0x2060",
              "size": 32,
              "description": "GFXMMU LUT entry 524 low"
            },
            "GFXMMU_LUT524H": {
              "offset": "0x2064",
              "size": 32,
              "description": "GFXMMU LUT entry 524 high"
            },
            "GFXMMU_LUT525L": {
              "offset": "0x2068",
              "size": 32,
              "description": "GFXMMU LUT entry 525 low"
            },
            "GFXMMU_LUT525H": {
              "offset": "0x206C",
              "size": 32,
              "description": "GFXMMU LUT entry 525 high"
            },
            "GFXMMU_LUT526L": {
              "offset": "0x2070",
              "size": 32,
              "description": "GFXMMU LUT entry 526 low"
            },
            "GFXMMU_LUT526H": {
              "offset": "0x2074",
              "size": 32,
              "description": "GFXMMU LUT entry 526 high"
            },
            "GFXMMU_LUT527L": {
              "offset": "0x2078",
              "size": 32,
              "description": "GFXMMU LUT entry 527 low"
            },
            "GFXMMU_LUT527H": {
              "offset": "0x207C",
              "size": 32,
              "description": "GFXMMU LUT entry 527 high"
            },
            "GFXMMU_LUT528L": {
              "offset": "0x2080",
              "size": 32,
              "description": "GFXMMU LUT entry 528 low"
            },
            "GFXMMU_LUT528H": {
              "offset": "0x2084",
              "size": 32,
              "description": "GFXMMU LUT entry 528 high"
            },
            "GFXMMU_LUT529L": {
              "offset": "0x2088",
              "size": 32,
              "description": "GFXMMU LUT entry 529 low"
            },
            "GFXMMU_LUT529H": {
              "offset": "0x208C",
              "size": 32,
              "description": "GFXMMU LUT entry 529 high"
            },
            "GFXMMU_LUT530L": {
              "offset": "0x2090",
              "size": 32,
              "description": "GFXMMU LUT entry 530 low"
            },
            "GFXMMU_LUT530H": {
              "offset": "0x2094",
              "size": 32,
              "description": "GFXMMU LUT entry 530 high"
            },
            "GFXMMU_LUT531L": {
              "offset": "0x2098",
              "size": 32,
              "description": "GFXMMU LUT entry 531 low"
            },
            "GFXMMU_LUT531H": {
              "offset": "0x209C",
              "size": 32,
              "description": "GFXMMU LUT entry 531 high"
            },
            "GFXMMU_LUT532L": {
              "offset": "0x20A0",
              "size": 32,
              "description": "GFXMMU LUT entry 532 low"
            },
            "GFXMMU_LUT532H": {
              "offset": "0x20A4",
              "size": 32,
              "description": "GFXMMU LUT entry 532 high"
            },
            "GFXMMU_LUT533L": {
              "offset": "0x20A8",
              "size": 32,
              "description": "GFXMMU LUT entry 533 low"
            },
            "GFXMMU_LUT533H": {
              "offset": "0x20AC",
              "size": 32,
              "description": "GFXMMU LUT entry 533 high"
            },
            "GFXMMU_LUT534L": {
              "offset": "0x20B0",
              "size": 32,
              "description": "GFXMMU LUT entry 534 low"
            },
            "GFXMMU_LUT534H": {
              "offset": "0x20B4",
              "size": 32,
              "description": "GFXMMU LUT entry 534 high"
            },
            "GFXMMU_LUT535L": {
              "offset": "0x20B8",
              "size": 32,
              "description": "GFXMMU LUT entry 535 low"
            },
            "GFXMMU_LUT535H": {
              "offset": "0x20BC",
              "size": 32,
              "description": "GFXMMU LUT entry 535 high"
            },
            "GFXMMU_LUT536L": {
              "offset": "0x20C0",
              "size": 32,
              "description": "GFXMMU LUT entry 536 low"
            },
            "GFXMMU_LUT536H": {
              "offset": "0x20C4",
              "size": 32,
              "description": "GFXMMU LUT entry 536 high"
            },
            "GFXMMU_LUT537L": {
              "offset": "0x20C8",
              "size": 32,
              "description": "GFXMMU LUT entry 537 low"
            },
            "GFXMMU_LUT537H": {
              "offset": "0x20CC",
              "size": 32,
              "description": "GFXMMU LUT entry 537 high"
            },
            "GFXMMU_LUT538L": {
              "offset": "0x20D0",
              "size": 32,
              "description": "GFXMMU LUT entry 538 low"
            },
            "GFXMMU_LUT538H": {
              "offset": "0x20D4",
              "size": 32,
              "description": "GFXMMU LUT entry 538 high"
            },
            "GFXMMU_LUT539L": {
              "offset": "0x20D8",
              "size": 32,
              "description": "GFXMMU LUT entry 539 low"
            },
            "GFXMMU_LUT539H": {
              "offset": "0x20DC",
              "size": 32,
              "description": "GFXMMU LUT entry 539 high"
            },
            "GFXMMU_LUT540L": {
              "offset": "0x20E0",
              "size": 32,
              "description": "GFXMMU LUT entry 540 low"
            },
            "GFXMMU_LUT540H": {
              "offset": "0x20E4",
              "size": 32,
              "description": "GFXMMU LUT entry 540 high"
            },
            "GFXMMU_LUT541L": {
              "offset": "0x20E8",
              "size": 32,
              "description": "GFXMMU LUT entry 541 low"
            },
            "GFXMMU_LUT541H": {
              "offset": "0x20EC",
              "size": 32,
              "description": "GFXMMU LUT entry 541 high"
            },
            "GFXMMU_LUT542L": {
              "offset": "0x20F0",
              "size": 32,
              "description": "GFXMMU LUT entry 542 low"
            },
            "GFXMMU_LUT542H": {
              "offset": "0x20F4",
              "size": 32,
              "description": "GFXMMU LUT entry 542 high"
            },
            "GFXMMU_LUT543L": {
              "offset": "0x20F8",
              "size": 32,
              "description": "GFXMMU LUT entry 543 low"
            },
            "GFXMMU_LUT543H": {
              "offset": "0x20FC",
              "size": 32,
              "description": "GFXMMU LUT entry 543 high"
            },
            "GFXMMU_LUT544L": {
              "offset": "0x2100",
              "size": 32,
              "description": "GFXMMU LUT entry 544 low"
            },
            "GFXMMU_LUT544H": {
              "offset": "0x2104",
              "size": 32,
              "description": "GFXMMU LUT entry 544 high"
            },
            "GFXMMU_LUT545L": {
              "offset": "0x2108",
              "size": 32,
              "description": "GFXMMU LUT entry 545 low"
            },
            "GFXMMU_LUT545H": {
              "offset": "0x210C",
              "size": 32,
              "description": "GFXMMU LUT entry 545 high"
            },
            "GFXMMU_LUT546L": {
              "offset": "0x2110",
              "size": 32,
              "description": "GFXMMU LUT entry 546 low"
            },
            "GFXMMU_LUT546H": {
              "offset": "0x2114",
              "size": 32,
              "description": "GFXMMU LUT entry 546 high"
            },
            "GFXMMU_LUT547L": {
              "offset": "0x2118",
              "size": 32,
              "description": "GFXMMU LUT entry 547 low"
            },
            "GFXMMU_LUT547H": {
              "offset": "0x211C",
              "size": 32,
              "description": "GFXMMU LUT entry 547 high"
            },
            "GFXMMU_LUT548L": {
              "offset": "0x2120",
              "size": 32,
              "description": "GFXMMU LUT entry 548 low"
            },
            "GFXMMU_LUT548H": {
              "offset": "0x2124",
              "size": 32,
              "description": "GFXMMU LUT entry 548 high"
            },
            "GFXMMU_LUT549L": {
              "offset": "0x2128",
              "size": 32,
              "description": "GFXMMU LUT entry 549 low"
            },
            "GFXMMU_LUT549H": {
              "offset": "0x212C",
              "size": 32,
              "description": "GFXMMU LUT entry 549 high"
            },
            "GFXMMU_LUT550L": {
              "offset": "0x2130",
              "size": 32,
              "description": "GFXMMU LUT entry 550 low"
            },
            "GFXMMU_LUT550H": {
              "offset": "0x2134",
              "size": 32,
              "description": "GFXMMU LUT entry 550 high"
            },
            "GFXMMU_LUT551L": {
              "offset": "0x2138",
              "size": 32,
              "description": "GFXMMU LUT entry 551 low"
            },
            "GFXMMU_LUT551H": {
              "offset": "0x213C",
              "size": 32,
              "description": "GFXMMU LUT entry 551 high"
            },
            "GFXMMU_LUT552L": {
              "offset": "0x2140",
              "size": 32,
              "description": "GFXMMU LUT entry 552 low"
            },
            "GFXMMU_LUT552H": {
              "offset": "0x2144",
              "size": 32,
              "description": "GFXMMU LUT entry 552 high"
            },
            "GFXMMU_LUT553L": {
              "offset": "0x2148",
              "size": 32,
              "description": "GFXMMU LUT entry 553 low"
            },
            "GFXMMU_LUT553H": {
              "offset": "0x214C",
              "size": 32,
              "description": "GFXMMU LUT entry 553 high"
            },
            "GFXMMU_LUT554L": {
              "offset": "0x2150",
              "size": 32,
              "description": "GFXMMU LUT entry 554 low"
            },
            "GFXMMU_LUT554H": {
              "offset": "0x2154",
              "size": 32,
              "description": "GFXMMU LUT entry 554 high"
            },
            "GFXMMU_LUT555L": {
              "offset": "0x2158",
              "size": 32,
              "description": "GFXMMU LUT entry 555 low"
            },
            "GFXMMU_LUT555H": {
              "offset": "0x215C",
              "size": 32,
              "description": "GFXMMU LUT entry 555 high"
            },
            "GFXMMU_LUT556L": {
              "offset": "0x2160",
              "size": 32,
              "description": "GFXMMU LUT entry 556 low"
            },
            "GFXMMU_LUT556H": {
              "offset": "0x2164",
              "size": 32,
              "description": "GFXMMU LUT entry 556 high"
            },
            "GFXMMU_LUT557L": {
              "offset": "0x2168",
              "size": 32,
              "description": "GFXMMU LUT entry 557 low"
            },
            "GFXMMU_LUT557H": {
              "offset": "0x216C",
              "size": 32,
              "description": "GFXMMU LUT entry 557 high"
            },
            "GFXMMU_LUT558L": {
              "offset": "0x2170",
              "size": 32,
              "description": "GFXMMU LUT entry 558 low"
            },
            "GFXMMU_LUT558H": {
              "offset": "0x2174",
              "size": 32,
              "description": "GFXMMU LUT entry 558 high"
            },
            "GFXMMU_LUT559L": {
              "offset": "0x2178",
              "size": 32,
              "description": "GFXMMU LUT entry 559 low"
            },
            "GFXMMU_LUT559H": {
              "offset": "0x217C",
              "size": 32,
              "description": "GFXMMU LUT entry 559 high"
            },
            "GFXMMU_LUT560L": {
              "offset": "0x2180",
              "size": 32,
              "description": "GFXMMU LUT entry 560 low"
            },
            "GFXMMU_LUT560H": {
              "offset": "0x2184",
              "size": 32,
              "description": "GFXMMU LUT entry 560 high"
            },
            "GFXMMU_LUT561L": {
              "offset": "0x2188",
              "size": 32,
              "description": "GFXMMU LUT entry 561 low"
            },
            "GFXMMU_LUT561H": {
              "offset": "0x218C",
              "size": 32,
              "description": "GFXMMU LUT entry 561 high"
            },
            "GFXMMU_LUT562L": {
              "offset": "0x2190",
              "size": 32,
              "description": "GFXMMU LUT entry 562 low"
            },
            "GFXMMU_LUT562H": {
              "offset": "0x2194",
              "size": 32,
              "description": "GFXMMU LUT entry 562 high"
            },
            "GFXMMU_LUT563L": {
              "offset": "0x2198",
              "size": 32,
              "description": "GFXMMU LUT entry 563 low"
            },
            "GFXMMU_LUT563H": {
              "offset": "0x219C",
              "size": 32,
              "description": "GFXMMU LUT entry 563 high"
            },
            "GFXMMU_LUT564L": {
              "offset": "0x21A0",
              "size": 32,
              "description": "GFXMMU LUT entry 564 low"
            },
            "GFXMMU_LUT564H": {
              "offset": "0x21A4",
              "size": 32,
              "description": "GFXMMU LUT entry 564 high"
            },
            "GFXMMU_LUT565L": {
              "offset": "0x21A8",
              "size": 32,
              "description": "GFXMMU LUT entry 565 low"
            },
            "GFXMMU_LUT565H": {
              "offset": "0x21AC",
              "size": 32,
              "description": "GFXMMU LUT entry 565 high"
            },
            "GFXMMU_LUT566L": {
              "offset": "0x21B0",
              "size": 32,
              "description": "GFXMMU LUT entry 566 low"
            },
            "GFXMMU_LUT566H": {
              "offset": "0x21B4",
              "size": 32,
              "description": "GFXMMU LUT entry 566 high"
            },
            "GFXMMU_LUT567L": {
              "offset": "0x21B8",
              "size": 32,
              "description": "GFXMMU LUT entry 567 low"
            },
            "GFXMMU_LUT567H": {
              "offset": "0x21BC",
              "size": 32,
              "description": "GFXMMU LUT entry 567 high"
            },
            "GFXMMU_LUT568L": {
              "offset": "0x21C0",
              "size": 32,
              "description": "GFXMMU LUT entry 568 low"
            },
            "GFXMMU_LUT568H": {
              "offset": "0x21C4",
              "size": 32,
              "description": "GFXMMU LUT entry 568 high"
            },
            "GFXMMU_LUT569L": {
              "offset": "0x21C8",
              "size": 32,
              "description": "GFXMMU LUT entry 569 low"
            },
            "GFXMMU_LUT569H": {
              "offset": "0x21CC",
              "size": 32,
              "description": "GFXMMU LUT entry 569 high"
            },
            "GFXMMU_LUT570L": {
              "offset": "0x21D0",
              "size": 32,
              "description": "GFXMMU LUT entry 570 low"
            },
            "GFXMMU_LUT570H": {
              "offset": "0x21D4",
              "size": 32,
              "description": "GFXMMU LUT entry 570 high"
            },
            "GFXMMU_LUT571L": {
              "offset": "0x21D8",
              "size": 32,
              "description": "GFXMMU LUT entry 571 low"
            },
            "GFXMMU_LUT571H": {
              "offset": "0x21DC",
              "size": 32,
              "description": "GFXMMU LUT entry 571 high"
            },
            "GFXMMU_LUT572L": {
              "offset": "0x21E0",
              "size": 32,
              "description": "GFXMMU LUT entry 572 low"
            },
            "GFXMMU_LUT572H": {
              "offset": "0x21E4",
              "size": 32,
              "description": "GFXMMU LUT entry 572 high"
            },
            "GFXMMU_LUT573L": {
              "offset": "0x21E8",
              "size": 32,
              "description": "GFXMMU LUT entry 573 low"
            },
            "GFXMMU_LUT573H": {
              "offset": "0x21EC",
              "size": 32,
              "description": "GFXMMU LUT entry 573 high"
            },
            "GFXMMU_LUT574L": {
              "offset": "0x21F0",
              "size": 32,
              "description": "GFXMMU LUT entry 574 low"
            },
            "GFXMMU_LUT574H": {
              "offset": "0x21F4",
              "size": 32,
              "description": "GFXMMU LUT entry 574 high"
            },
            "GFXMMU_LUT575L": {
              "offset": "0x21F8",
              "size": 32,
              "description": "GFXMMU LUT entry 575 low"
            },
            "GFXMMU_LUT575H": {
              "offset": "0x21FC",
              "size": 32,
              "description": "GFXMMU LUT entry 575 high"
            },
            "GFXMMU_LUT576L": {
              "offset": "0x2200",
              "size": 32,
              "description": "GFXMMU LUT entry 576 low"
            },
            "GFXMMU_LUT576H": {
              "offset": "0x2204",
              "size": 32,
              "description": "GFXMMU LUT entry 576 high"
            },
            "GFXMMU_LUT577L": {
              "offset": "0x2208",
              "size": 32,
              "description": "GFXMMU LUT entry 577 low"
            },
            "GFXMMU_LUT577H": {
              "offset": "0x220C",
              "size": 32,
              "description": "GFXMMU LUT entry 577 high"
            },
            "GFXMMU_LUT578L": {
              "offset": "0x2210",
              "size": 32,
              "description": "GFXMMU LUT entry 578 low"
            },
            "GFXMMU_LUT578H": {
              "offset": "0x2214",
              "size": 32,
              "description": "GFXMMU LUT entry 578 high"
            },
            "GFXMMU_LUT579L": {
              "offset": "0x2218",
              "size": 32,
              "description": "GFXMMU LUT entry 579 low"
            },
            "GFXMMU_LUT579H": {
              "offset": "0x221C",
              "size": 32,
              "description": "GFXMMU LUT entry 579 high"
            },
            "GFXMMU_LUT580L": {
              "offset": "0x2220",
              "size": 32,
              "description": "GFXMMU LUT entry 580 low"
            },
            "GFXMMU_LUT580H": {
              "offset": "0x2224",
              "size": 32,
              "description": "GFXMMU LUT entry 580 high"
            },
            "GFXMMU_LUT581L": {
              "offset": "0x2228",
              "size": 32,
              "description": "GFXMMU LUT entry 581 low"
            },
            "GFXMMU_LUT581H": {
              "offset": "0x222C",
              "size": 32,
              "description": "GFXMMU LUT entry 581 high"
            },
            "GFXMMU_LUT582L": {
              "offset": "0x2230",
              "size": 32,
              "description": "GFXMMU LUT entry 582 low"
            },
            "GFXMMU_LUT582H": {
              "offset": "0x2234",
              "size": 32,
              "description": "GFXMMU LUT entry 582 high"
            },
            "GFXMMU_LUT583L": {
              "offset": "0x2238",
              "size": 32,
              "description": "GFXMMU LUT entry 583 low"
            },
            "GFXMMU_LUT583H": {
              "offset": "0x223C",
              "size": 32,
              "description": "GFXMMU LUT entry 583 high"
            },
            "GFXMMU_LUT584L": {
              "offset": "0x2240",
              "size": 32,
              "description": "GFXMMU LUT entry 584 low"
            },
            "GFXMMU_LUT584H": {
              "offset": "0x2244",
              "size": 32,
              "description": "GFXMMU LUT entry 584 high"
            },
            "GFXMMU_LUT585L": {
              "offset": "0x2248",
              "size": 32,
              "description": "GFXMMU LUT entry 585 low"
            },
            "GFXMMU_LUT585H": {
              "offset": "0x224C",
              "size": 32,
              "description": "GFXMMU LUT entry 585 high"
            },
            "GFXMMU_LUT586L": {
              "offset": "0x2250",
              "size": 32,
              "description": "GFXMMU LUT entry 586 low"
            },
            "GFXMMU_LUT586H": {
              "offset": "0x2254",
              "size": 32,
              "description": "GFXMMU LUT entry 586 high"
            },
            "GFXMMU_LUT587L": {
              "offset": "0x2258",
              "size": 32,
              "description": "GFXMMU LUT entry 587 low"
            },
            "GFXMMU_LUT587H": {
              "offset": "0x225C",
              "size": 32,
              "description": "GFXMMU LUT entry 587 high"
            },
            "GFXMMU_LUT588L": {
              "offset": "0x2260",
              "size": 32,
              "description": "GFXMMU LUT entry 588 low"
            },
            "GFXMMU_LUT588H": {
              "offset": "0x2264",
              "size": 32,
              "description": "GFXMMU LUT entry 588 high"
            },
            "GFXMMU_LUT589L": {
              "offset": "0x2268",
              "size": 32,
              "description": "GFXMMU LUT entry 589 low"
            },
            "GFXMMU_LUT589H": {
              "offset": "0x226C",
              "size": 32,
              "description": "GFXMMU LUT entry 589 high"
            },
            "GFXMMU_LUT590L": {
              "offset": "0x2270",
              "size": 32,
              "description": "GFXMMU LUT entry 590 low"
            },
            "GFXMMU_LUT590H": {
              "offset": "0x2274",
              "size": 32,
              "description": "GFXMMU LUT entry 590 high"
            },
            "GFXMMU_LUT591L": {
              "offset": "0x2278",
              "size": 32,
              "description": "GFXMMU LUT entry 591 low"
            },
            "GFXMMU_LUT591H": {
              "offset": "0x227C",
              "size": 32,
              "description": "GFXMMU LUT entry 591 high"
            },
            "GFXMMU_LUT592L": {
              "offset": "0x2280",
              "size": 32,
              "description": "GFXMMU LUT entry 592 low"
            },
            "GFXMMU_LUT592H": {
              "offset": "0x2284",
              "size": 32,
              "description": "GFXMMU LUT entry 592 high"
            },
            "GFXMMU_LUT593L": {
              "offset": "0x2288",
              "size": 32,
              "description": "GFXMMU LUT entry 593 low"
            },
            "GFXMMU_LUT593H": {
              "offset": "0x228C",
              "size": 32,
              "description": "GFXMMU LUT entry 593 high"
            },
            "GFXMMU_LUT594L": {
              "offset": "0x2290",
              "size": 32,
              "description": "GFXMMU LUT entry 594 low"
            },
            "GFXMMU_LUT594H": {
              "offset": "0x2294",
              "size": 32,
              "description": "GFXMMU LUT entry 594 high"
            },
            "GFXMMU_LUT595L": {
              "offset": "0x2298",
              "size": 32,
              "description": "GFXMMU LUT entry 595 low"
            },
            "GFXMMU_LUT595H": {
              "offset": "0x229C",
              "size": 32,
              "description": "GFXMMU LUT entry 595 high"
            },
            "GFXMMU_LUT596L": {
              "offset": "0x22A0",
              "size": 32,
              "description": "GFXMMU LUT entry 596 low"
            },
            "GFXMMU_LUT596H": {
              "offset": "0x22A4",
              "size": 32,
              "description": "GFXMMU LUT entry 596 high"
            },
            "GFXMMU_LUT597L": {
              "offset": "0x22A8",
              "size": 32,
              "description": "GFXMMU LUT entry 597 low"
            },
            "GFXMMU_LUT597H": {
              "offset": "0x22AC",
              "size": 32,
              "description": "GFXMMU LUT entry 597 high"
            },
            "GFXMMU_LUT598L": {
              "offset": "0x22B0",
              "size": 32,
              "description": "GFXMMU LUT entry 598 low"
            },
            "GFXMMU_LUT598H": {
              "offset": "0x22B4",
              "size": 32,
              "description": "GFXMMU LUT entry 598 high"
            },
            "GFXMMU_LUT599L": {
              "offset": "0x22B8",
              "size": 32,
              "description": "GFXMMU LUT entry 599 low"
            },
            "GFXMMU_LUT599H": {
              "offset": "0x22BC",
              "size": 32,
              "description": "GFXMMU LUT entry 599 high"
            },
            "GFXMMU_LUT600L": {
              "offset": "0x22C0",
              "size": 32,
              "description": "GFXMMU LUT entry 600 low"
            },
            "GFXMMU_LUT600H": {
              "offset": "0x22C4",
              "size": 32,
              "description": "GFXMMU LUT entry 600 high"
            },
            "GFXMMU_LUT601L": {
              "offset": "0x22C8",
              "size": 32,
              "description": "GFXMMU LUT entry 601 low"
            },
            "GFXMMU_LUT601H": {
              "offset": "0x22CC",
              "size": 32,
              "description": "GFXMMU LUT entry 601 high"
            },
            "GFXMMU_LUT602L": {
              "offset": "0x22D0",
              "size": 32,
              "description": "GFXMMU LUT entry 602 low"
            },
            "GFXMMU_LUT602H": {
              "offset": "0x22D4",
              "size": 32,
              "description": "GFXMMU LUT entry 602 high"
            },
            "GFXMMU_LUT603L": {
              "offset": "0x22D8",
              "size": 32,
              "description": "GFXMMU LUT entry 603 low"
            },
            "GFXMMU_LUT603H": {
              "offset": "0x22DC",
              "size": 32,
              "description": "GFXMMU LUT entry 603 high"
            },
            "GFXMMU_LUT604L": {
              "offset": "0x22E0",
              "size": 32,
              "description": "GFXMMU LUT entry 604 low"
            },
            "GFXMMU_LUT604H": {
              "offset": "0x22E4",
              "size": 32,
              "description": "GFXMMU LUT entry 604 high"
            },
            "GFXMMU_LUT605L": {
              "offset": "0x22E8",
              "size": 32,
              "description": "GFXMMU LUT entry 605 low"
            },
            "GFXMMU_LUT605H": {
              "offset": "0x22EC",
              "size": 32,
              "description": "GFXMMU LUT entry 605 high"
            },
            "GFXMMU_LUT606L": {
              "offset": "0x22F0",
              "size": 32,
              "description": "GFXMMU LUT entry 606 low"
            },
            "GFXMMU_LUT606H": {
              "offset": "0x22F4",
              "size": 32,
              "description": "GFXMMU LUT entry 606 high"
            },
            "GFXMMU_LUT607L": {
              "offset": "0x22F8",
              "size": 32,
              "description": "GFXMMU LUT entry 607 low"
            },
            "GFXMMU_LUT607H": {
              "offset": "0x22FC",
              "size": 32,
              "description": "GFXMMU LUT entry 607 high"
            },
            "GFXMMU_LUT608L": {
              "offset": "0x2300",
              "size": 32,
              "description": "GFXMMU LUT entry 608 low"
            },
            "GFXMMU_LUT608H": {
              "offset": "0x2304",
              "size": 32,
              "description": "GFXMMU LUT entry 608 high"
            },
            "GFXMMU_LUT609L": {
              "offset": "0x2308",
              "size": 32,
              "description": "GFXMMU LUT entry 609 low"
            },
            "GFXMMU_LUT609H": {
              "offset": "0x230C",
              "size": 32,
              "description": "GFXMMU LUT entry 609 high"
            },
            "GFXMMU_LUT610L": {
              "offset": "0x2310",
              "size": 32,
              "description": "GFXMMU LUT entry 610 low"
            },
            "GFXMMU_LUT610H": {
              "offset": "0x2314",
              "size": 32,
              "description": "GFXMMU LUT entry 610 high"
            },
            "GFXMMU_LUT611L": {
              "offset": "0x2318",
              "size": 32,
              "description": "GFXMMU LUT entry 611 low"
            },
            "GFXMMU_LUT611H": {
              "offset": "0x231C",
              "size": 32,
              "description": "GFXMMU LUT entry 611 high"
            },
            "GFXMMU_LUT612L": {
              "offset": "0x2320",
              "size": 32,
              "description": "GFXMMU LUT entry 612 low"
            },
            "GFXMMU_LUT612H": {
              "offset": "0x2324",
              "size": 32,
              "description": "GFXMMU LUT entry 612 high"
            },
            "GFXMMU_LUT613L": {
              "offset": "0x2328",
              "size": 32,
              "description": "GFXMMU LUT entry 613 low"
            },
            "GFXMMU_LUT613H": {
              "offset": "0x232C",
              "size": 32,
              "description": "GFXMMU LUT entry 613 high"
            },
            "GFXMMU_LUT614L": {
              "offset": "0x2330",
              "size": 32,
              "description": "GFXMMU LUT entry 614 low"
            },
            "GFXMMU_LUT614H": {
              "offset": "0x2334",
              "size": 32,
              "description": "GFXMMU LUT entry 614 high"
            },
            "GFXMMU_LUT615L": {
              "offset": "0x2338",
              "size": 32,
              "description": "GFXMMU LUT entry 615 low"
            },
            "GFXMMU_LUT615H": {
              "offset": "0x233C",
              "size": 32,
              "description": "GFXMMU LUT entry 615 high"
            },
            "GFXMMU_LUT616L": {
              "offset": "0x2340",
              "size": 32,
              "description": "GFXMMU LUT entry 616 low"
            },
            "GFXMMU_LUT616H": {
              "offset": "0x2344",
              "size": 32,
              "description": "GFXMMU LUT entry 616 high"
            },
            "GFXMMU_LUT617L": {
              "offset": "0x2348",
              "size": 32,
              "description": "GFXMMU LUT entry 617 low"
            },
            "GFXMMU_LUT617H": {
              "offset": "0x234C",
              "size": 32,
              "description": "GFXMMU LUT entry 617 high"
            },
            "GFXMMU_LUT618L": {
              "offset": "0x2350",
              "size": 32,
              "description": "GFXMMU LUT entry 618 low"
            },
            "GFXMMU_LUT618H": {
              "offset": "0x2354",
              "size": 32,
              "description": "GFXMMU LUT entry 618 high"
            },
            "GFXMMU_LUT619L": {
              "offset": "0x2358",
              "size": 32,
              "description": "GFXMMU LUT entry 619 low"
            },
            "GFXMMU_LUT619H": {
              "offset": "0x235C",
              "size": 32,
              "description": "GFXMMU LUT entry 619 high"
            },
            "GFXMMU_LUT620L": {
              "offset": "0x2360",
              "size": 32,
              "description": "GFXMMU LUT entry 620 low"
            },
            "GFXMMU_LUT620H": {
              "offset": "0x2364",
              "size": 32,
              "description": "GFXMMU LUT entry 620 high"
            },
            "GFXMMU_LUT621L": {
              "offset": "0x2368",
              "size": 32,
              "description": "GFXMMU LUT entry 621 low"
            },
            "GFXMMU_LUT621H": {
              "offset": "0x236C",
              "size": 32,
              "description": "GFXMMU LUT entry 621 high"
            },
            "GFXMMU_LUT622L": {
              "offset": "0x2370",
              "size": 32,
              "description": "GFXMMU LUT entry 622 low"
            },
            "GFXMMU_LUT622H": {
              "offset": "0x2374",
              "size": 32,
              "description": "GFXMMU LUT entry 622 high"
            },
            "GFXMMU_LUT623L": {
              "offset": "0x2378",
              "size": 32,
              "description": "GFXMMU LUT entry 623 low"
            },
            "GFXMMU_LUT623H": {
              "offset": "0x237C",
              "size": 32,
              "description": "GFXMMU LUT entry 623 high"
            },
            "GFXMMU_LUT624L": {
              "offset": "0x2380",
              "size": 32,
              "description": "GFXMMU LUT entry 624 low"
            },
            "GFXMMU_LUT624H": {
              "offset": "0x2384",
              "size": 32,
              "description": "GFXMMU LUT entry 624 high"
            },
            "GFXMMU_LUT625L": {
              "offset": "0x2388",
              "size": 32,
              "description": "GFXMMU LUT entry 625 low"
            },
            "GFXMMU_LUT625H": {
              "offset": "0x238C",
              "size": 32,
              "description": "GFXMMU LUT entry 625 high"
            },
            "GFXMMU_LUT626L": {
              "offset": "0x2390",
              "size": 32,
              "description": "GFXMMU LUT entry 626 low"
            },
            "GFXMMU_LUT626H": {
              "offset": "0x2394",
              "size": 32,
              "description": "GFXMMU LUT entry 626 high"
            },
            "GFXMMU_LUT627L": {
              "offset": "0x2398",
              "size": 32,
              "description": "GFXMMU LUT entry 627 low"
            },
            "GFXMMU_LUT627H": {
              "offset": "0x239C",
              "size": 32,
              "description": "GFXMMU LUT entry 627 high"
            },
            "GFXMMU_LUT628L": {
              "offset": "0x23A0",
              "size": 32,
              "description": "GFXMMU LUT entry 628 low"
            },
            "GFXMMU_LUT628H": {
              "offset": "0x23A4",
              "size": 32,
              "description": "GFXMMU LUT entry 628 high"
            },
            "GFXMMU_LUT629L": {
              "offset": "0x23A8",
              "size": 32,
              "description": "GFXMMU LUT entry 629 low"
            },
            "GFXMMU_LUT629H": {
              "offset": "0x23AC",
              "size": 32,
              "description": "GFXMMU LUT entry 629 high"
            },
            "GFXMMU_LUT630L": {
              "offset": "0x23B0",
              "size": 32,
              "description": "GFXMMU LUT entry 630 low"
            },
            "GFXMMU_LUT630H": {
              "offset": "0x23B4",
              "size": 32,
              "description": "GFXMMU LUT entry 630 high"
            },
            "GFXMMU_LUT631L": {
              "offset": "0x23B8",
              "size": 32,
              "description": "GFXMMU LUT entry 631 low"
            },
            "GFXMMU_LUT631H": {
              "offset": "0x23BC",
              "size": 32,
              "description": "GFXMMU LUT entry 631 high"
            },
            "GFXMMU_LUT632L": {
              "offset": "0x23C0",
              "size": 32,
              "description": "GFXMMU LUT entry 632 low"
            },
            "GFXMMU_LUT632H": {
              "offset": "0x23C4",
              "size": 32,
              "description": "GFXMMU LUT entry 632 high"
            },
            "GFXMMU_LUT633L": {
              "offset": "0x23C8",
              "size": 32,
              "description": "GFXMMU LUT entry 633 low"
            },
            "GFXMMU_LUT633H": {
              "offset": "0x23CC",
              "size": 32,
              "description": "GFXMMU LUT entry 633 high"
            },
            "GFXMMU_LUT634L": {
              "offset": "0x23D0",
              "size": 32,
              "description": "GFXMMU LUT entry 634 low"
            },
            "GFXMMU_LUT634H": {
              "offset": "0x23D4",
              "size": 32,
              "description": "GFXMMU LUT entry 634 high"
            },
            "GFXMMU_LUT635L": {
              "offset": "0x23D8",
              "size": 32,
              "description": "GFXMMU LUT entry 635 low"
            },
            "GFXMMU_LUT635H": {
              "offset": "0x23DC",
              "size": 32,
              "description": "GFXMMU LUT entry 635 high"
            },
            "GFXMMU_LUT636L": {
              "offset": "0x23E0",
              "size": 32,
              "description": "GFXMMU LUT entry 636 low"
            },
            "GFXMMU_LUT636H": {
              "offset": "0x23E4",
              "size": 32,
              "description": "GFXMMU LUT entry 636 high"
            },
            "GFXMMU_LUT637L": {
              "offset": "0x23E8",
              "size": 32,
              "description": "GFXMMU LUT entry 637 low"
            },
            "GFXMMU_LUT637H": {
              "offset": "0x23EC",
              "size": 32,
              "description": "GFXMMU LUT entry 637 high"
            },
            "GFXMMU_LUT638L": {
              "offset": "0x23F0",
              "size": 32,
              "description": "GFXMMU LUT entry 638 low"
            },
            "GFXMMU_LUT638H": {
              "offset": "0x23F4",
              "size": 32,
              "description": "GFXMMU LUT entry 638 high"
            },
            "GFXMMU_LUT639L": {
              "offset": "0x23F8",
              "size": 32,
              "description": "GFXMMU LUT entry 639 low"
            },
            "GFXMMU_LUT639H": {
              "offset": "0x23FC",
              "size": 32,
              "description": "GFXMMU LUT entry 639 high"
            },
            "GFXMMU_LUT640L": {
              "offset": "0x2400",
              "size": 32,
              "description": "GFXMMU LUT entry 640 low"
            },
            "GFXMMU_LUT640H": {
              "offset": "0x2404",
              "size": 32,
              "description": "GFXMMU LUT entry 640 high"
            },
            "GFXMMU_LUT641L": {
              "offset": "0x2408",
              "size": 32,
              "description": "GFXMMU LUT entry 641 low"
            },
            "GFXMMU_LUT641H": {
              "offset": "0x240C",
              "size": 32,
              "description": "GFXMMU LUT entry 641 high"
            },
            "GFXMMU_LUT642L": {
              "offset": "0x2410",
              "size": 32,
              "description": "GFXMMU LUT entry 642 low"
            },
            "GFXMMU_LUT642H": {
              "offset": "0x2414",
              "size": 32,
              "description": "GFXMMU LUT entry 642 high"
            },
            "GFXMMU_LUT643L": {
              "offset": "0x2418",
              "size": 32,
              "description": "GFXMMU LUT entry 643 low"
            },
            "GFXMMU_LUT643H": {
              "offset": "0x241C",
              "size": 32,
              "description": "GFXMMU LUT entry 643 high"
            },
            "GFXMMU_LUT644L": {
              "offset": "0x2420",
              "size": 32,
              "description": "GFXMMU LUT entry 644 low"
            },
            "GFXMMU_LUT644H": {
              "offset": "0x2424",
              "size": 32,
              "description": "GFXMMU LUT entry 644 high"
            },
            "GFXMMU_LUT645L": {
              "offset": "0x2428",
              "size": 32,
              "description": "GFXMMU LUT entry 645 low"
            },
            "GFXMMU_LUT645H": {
              "offset": "0x242C",
              "size": 32,
              "description": "GFXMMU LUT entry 645 high"
            },
            "GFXMMU_LUT646L": {
              "offset": "0x2430",
              "size": 32,
              "description": "GFXMMU LUT entry 646 low"
            },
            "GFXMMU_LUT646H": {
              "offset": "0x2434",
              "size": 32,
              "description": "GFXMMU LUT entry 646 high"
            },
            "GFXMMU_LUT647L": {
              "offset": "0x2438",
              "size": 32,
              "description": "GFXMMU LUT entry 647 low"
            },
            "GFXMMU_LUT647H": {
              "offset": "0x243C",
              "size": 32,
              "description": "GFXMMU LUT entry 647 high"
            },
            "GFXMMU_LUT648L": {
              "offset": "0x2440",
              "size": 32,
              "description": "GFXMMU LUT entry 648 low"
            },
            "GFXMMU_LUT648H": {
              "offset": "0x2444",
              "size": 32,
              "description": "GFXMMU LUT entry 648 high"
            },
            "GFXMMU_LUT649L": {
              "offset": "0x2448",
              "size": 32,
              "description": "GFXMMU LUT entry 649 low"
            },
            "GFXMMU_LUT649H": {
              "offset": "0x244C",
              "size": 32,
              "description": "GFXMMU LUT entry 649 high"
            },
            "GFXMMU_LUT650L": {
              "offset": "0x2450",
              "size": 32,
              "description": "GFXMMU LUT entry 650 low"
            },
            "GFXMMU_LUT650H": {
              "offset": "0x2454",
              "size": 32,
              "description": "GFXMMU LUT entry 650 high"
            },
            "GFXMMU_LUT651L": {
              "offset": "0x2458",
              "size": 32,
              "description": "GFXMMU LUT entry 651 low"
            },
            "GFXMMU_LUT651H": {
              "offset": "0x245C",
              "size": 32,
              "description": "GFXMMU LUT entry 651 high"
            },
            "GFXMMU_LUT652L": {
              "offset": "0x2460",
              "size": 32,
              "description": "GFXMMU LUT entry 652 low"
            },
            "GFXMMU_LUT652H": {
              "offset": "0x2464",
              "size": 32,
              "description": "GFXMMU LUT entry 652 high"
            },
            "GFXMMU_LUT653L": {
              "offset": "0x2468",
              "size": 32,
              "description": "GFXMMU LUT entry 653 low"
            },
            "GFXMMU_LUT653H": {
              "offset": "0x246C",
              "size": 32,
              "description": "GFXMMU LUT entry 653 high"
            },
            "GFXMMU_LUT654L": {
              "offset": "0x2470",
              "size": 32,
              "description": "GFXMMU LUT entry 654 low"
            },
            "GFXMMU_LUT654H": {
              "offset": "0x2474",
              "size": 32,
              "description": "GFXMMU LUT entry 654 high"
            },
            "GFXMMU_LUT655L": {
              "offset": "0x2478",
              "size": 32,
              "description": "GFXMMU LUT entry 655 low"
            },
            "GFXMMU_LUT655H": {
              "offset": "0x247C",
              "size": 32,
              "description": "GFXMMU LUT entry 655 high"
            },
            "GFXMMU_LUT656L": {
              "offset": "0x2480",
              "size": 32,
              "description": "GFXMMU LUT entry 656 low"
            },
            "GFXMMU_LUT656H": {
              "offset": "0x2484",
              "size": 32,
              "description": "GFXMMU LUT entry 656 high"
            },
            "GFXMMU_LUT657L": {
              "offset": "0x2488",
              "size": 32,
              "description": "GFXMMU LUT entry 657 low"
            },
            "GFXMMU_LUT657H": {
              "offset": "0x248C",
              "size": 32,
              "description": "GFXMMU LUT entry 657 high"
            },
            "GFXMMU_LUT658L": {
              "offset": "0x2490",
              "size": 32,
              "description": "GFXMMU LUT entry 658 low"
            },
            "GFXMMU_LUT658H": {
              "offset": "0x2494",
              "size": 32,
              "description": "GFXMMU LUT entry 658 high"
            },
            "GFXMMU_LUT659L": {
              "offset": "0x2498",
              "size": 32,
              "description": "GFXMMU LUT entry 659 low"
            },
            "GFXMMU_LUT659H": {
              "offset": "0x249C",
              "size": 32,
              "description": "GFXMMU LUT entry 659 high"
            },
            "GFXMMU_LUT660L": {
              "offset": "0x24A0",
              "size": 32,
              "description": "GFXMMU LUT entry 660 low"
            },
            "GFXMMU_LUT660H": {
              "offset": "0x24A4",
              "size": 32,
              "description": "GFXMMU LUT entry 660 high"
            },
            "GFXMMU_LUT661L": {
              "offset": "0x24A8",
              "size": 32,
              "description": "GFXMMU LUT entry 661 low"
            },
            "GFXMMU_LUT661H": {
              "offset": "0x24AC",
              "size": 32,
              "description": "GFXMMU LUT entry 661 high"
            },
            "GFXMMU_LUT662L": {
              "offset": "0x24B0",
              "size": 32,
              "description": "GFXMMU LUT entry 662 low"
            },
            "GFXMMU_LUT662H": {
              "offset": "0x24B4",
              "size": 32,
              "description": "GFXMMU LUT entry 662 high"
            },
            "GFXMMU_LUT663L": {
              "offset": "0x24B8",
              "size": 32,
              "description": "GFXMMU LUT entry 663 low"
            },
            "GFXMMU_LUT663H": {
              "offset": "0x24BC",
              "size": 32,
              "description": "GFXMMU LUT entry 663 high"
            },
            "GFXMMU_LUT664L": {
              "offset": "0x24C0",
              "size": 32,
              "description": "GFXMMU LUT entry 664 low"
            },
            "GFXMMU_LUT664H": {
              "offset": "0x24C4",
              "size": 32,
              "description": "GFXMMU LUT entry 664 high"
            },
            "GFXMMU_LUT665L": {
              "offset": "0x24C8",
              "size": 32,
              "description": "GFXMMU LUT entry 665 low"
            },
            "GFXMMU_LUT665H": {
              "offset": "0x24CC",
              "size": 32,
              "description": "GFXMMU LUT entry 665 high"
            },
            "GFXMMU_LUT666L": {
              "offset": "0x24D0",
              "size": 32,
              "description": "GFXMMU LUT entry 666 low"
            },
            "GFXMMU_LUT666H": {
              "offset": "0x24D4",
              "size": 32,
              "description": "GFXMMU LUT entry 666 high"
            },
            "GFXMMU_LUT667L": {
              "offset": "0x24D8",
              "size": 32,
              "description": "GFXMMU LUT entry 667 low"
            },
            "GFXMMU_LUT667H": {
              "offset": "0x24DC",
              "size": 32,
              "description": "GFXMMU LUT entry 667 high"
            },
            "GFXMMU_LUT668L": {
              "offset": "0x24E0",
              "size": 32,
              "description": "GFXMMU LUT entry 668 low"
            },
            "GFXMMU_LUT668H": {
              "offset": "0x24E4",
              "size": 32,
              "description": "GFXMMU LUT entry 668 high"
            },
            "GFXMMU_LUT669L": {
              "offset": "0x24E8",
              "size": 32,
              "description": "GFXMMU LUT entry 669 low"
            },
            "GFXMMU_LUT669H": {
              "offset": "0x24EC",
              "size": 32,
              "description": "GFXMMU LUT entry 669 high"
            },
            "GFXMMU_LUT670L": {
              "offset": "0x24F0",
              "size": 32,
              "description": "GFXMMU LUT entry 670 low"
            },
            "GFXMMU_LUT670H": {
              "offset": "0x24F4",
              "size": 32,
              "description": "GFXMMU LUT entry 670 high"
            },
            "GFXMMU_LUT671L": {
              "offset": "0x24F8",
              "size": 32,
              "description": "GFXMMU LUT entry 671 low"
            },
            "GFXMMU_LUT671H": {
              "offset": "0x24FC",
              "size": 32,
              "description": "GFXMMU LUT entry 671 high"
            },
            "GFXMMU_LUT672L": {
              "offset": "0x2500",
              "size": 32,
              "description": "GFXMMU LUT entry 672 low"
            },
            "GFXMMU_LUT672H": {
              "offset": "0x2504",
              "size": 32,
              "description": "GFXMMU LUT entry 672 high"
            },
            "GFXMMU_LUT673L": {
              "offset": "0x2508",
              "size": 32,
              "description": "GFXMMU LUT entry 673 low"
            },
            "GFXMMU_LUT673H": {
              "offset": "0x250C",
              "size": 32,
              "description": "GFXMMU LUT entry 673 high"
            },
            "GFXMMU_LUT674L": {
              "offset": "0x2510",
              "size": 32,
              "description": "GFXMMU LUT entry 674 low"
            },
            "GFXMMU_LUT674H": {
              "offset": "0x2514",
              "size": 32,
              "description": "GFXMMU LUT entry 674 high"
            },
            "GFXMMU_LUT675L": {
              "offset": "0x2518",
              "size": 32,
              "description": "GFXMMU LUT entry 675 low"
            },
            "GFXMMU_LUT675H": {
              "offset": "0x251C",
              "size": 32,
              "description": "GFXMMU LUT entry 675 high"
            },
            "GFXMMU_LUT676L": {
              "offset": "0x2520",
              "size": 32,
              "description": "GFXMMU LUT entry 676 low"
            },
            "GFXMMU_LUT676H": {
              "offset": "0x2524",
              "size": 32,
              "description": "GFXMMU LUT entry 676 high"
            },
            "GFXMMU_LUT677L": {
              "offset": "0x2528",
              "size": 32,
              "description": "GFXMMU LUT entry 677 low"
            },
            "GFXMMU_LUT677H": {
              "offset": "0x252C",
              "size": 32,
              "description": "GFXMMU LUT entry 677 high"
            },
            "GFXMMU_LUT678L": {
              "offset": "0x2530",
              "size": 32,
              "description": "GFXMMU LUT entry 678 low"
            },
            "GFXMMU_LUT678H": {
              "offset": "0x2534",
              "size": 32,
              "description": "GFXMMU LUT entry 678 high"
            },
            "GFXMMU_LUT679L": {
              "offset": "0x2538",
              "size": 32,
              "description": "GFXMMU LUT entry 679 low"
            },
            "GFXMMU_LUT679H": {
              "offset": "0x253C",
              "size": 32,
              "description": "GFXMMU LUT entry 679 high"
            },
            "GFXMMU_LUT680L": {
              "offset": "0x2540",
              "size": 32,
              "description": "GFXMMU LUT entry 680 low"
            },
            "GFXMMU_LUT680H": {
              "offset": "0x2544",
              "size": 32,
              "description": "GFXMMU LUT entry 680 high"
            },
            "GFXMMU_LUT681L": {
              "offset": "0x2548",
              "size": 32,
              "description": "GFXMMU LUT entry 681 low"
            },
            "GFXMMU_LUT681H": {
              "offset": "0x254C",
              "size": 32,
              "description": "GFXMMU LUT entry 681 high"
            },
            "GFXMMU_LUT682L": {
              "offset": "0x2550",
              "size": 32,
              "description": "GFXMMU LUT entry 682 low"
            },
            "GFXMMU_LUT682H": {
              "offset": "0x2554",
              "size": 32,
              "description": "GFXMMU LUT entry 682 high"
            },
            "GFXMMU_LUT683L": {
              "offset": "0x2558",
              "size": 32,
              "description": "GFXMMU LUT entry 683 low"
            },
            "GFXMMU_LUT683H": {
              "offset": "0x255C",
              "size": 32,
              "description": "GFXMMU LUT entry 683 high"
            },
            "GFXMMU_LUT684L": {
              "offset": "0x2560",
              "size": 32,
              "description": "GFXMMU LUT entry 684 low"
            },
            "GFXMMU_LUT684H": {
              "offset": "0x2564",
              "size": 32,
              "description": "GFXMMU LUT entry 684 high"
            },
            "GFXMMU_LUT685L": {
              "offset": "0x2568",
              "size": 32,
              "description": "GFXMMU LUT entry 685 low"
            },
            "GFXMMU_LUT685H": {
              "offset": "0x256C",
              "size": 32,
              "description": "GFXMMU LUT entry 685 high"
            },
            "GFXMMU_LUT686L": {
              "offset": "0x2570",
              "size": 32,
              "description": "GFXMMU LUT entry 686 low"
            },
            "GFXMMU_LUT686H": {
              "offset": "0x2574",
              "size": 32,
              "description": "GFXMMU LUT entry 686 high"
            },
            "GFXMMU_LUT687L": {
              "offset": "0x2578",
              "size": 32,
              "description": "GFXMMU LUT entry 687 low"
            },
            "GFXMMU_LUT687H": {
              "offset": "0x257C",
              "size": 32,
              "description": "GFXMMU LUT entry 687 high"
            },
            "GFXMMU_LUT688L": {
              "offset": "0x2580",
              "size": 32,
              "description": "GFXMMU LUT entry 688 low"
            },
            "GFXMMU_LUT688H": {
              "offset": "0x2584",
              "size": 32,
              "description": "GFXMMU LUT entry 688 high"
            },
            "GFXMMU_LUT689L": {
              "offset": "0x2588",
              "size": 32,
              "description": "GFXMMU LUT entry 689 low"
            },
            "GFXMMU_LUT689H": {
              "offset": "0x258C",
              "size": 32,
              "description": "GFXMMU LUT entry 689 high"
            },
            "GFXMMU_LUT690L": {
              "offset": "0x2590",
              "size": 32,
              "description": "GFXMMU LUT entry 690 low"
            },
            "GFXMMU_LUT690H": {
              "offset": "0x2594",
              "size": 32,
              "description": "GFXMMU LUT entry 690 high"
            },
            "GFXMMU_LUT691L": {
              "offset": "0x2598",
              "size": 32,
              "description": "GFXMMU LUT entry 691 low"
            },
            "GFXMMU_LUT691H": {
              "offset": "0x259C",
              "size": 32,
              "description": "GFXMMU LUT entry 691 high"
            },
            "GFXMMU_LUT692L": {
              "offset": "0x25A0",
              "size": 32,
              "description": "GFXMMU LUT entry 692 low"
            },
            "GFXMMU_LUT692H": {
              "offset": "0x25A4",
              "size": 32,
              "description": "GFXMMU LUT entry 692 high"
            },
            "GFXMMU_LUT693L": {
              "offset": "0x25A8",
              "size": 32,
              "description": "GFXMMU LUT entry 693 low"
            },
            "GFXMMU_LUT693H": {
              "offset": "0x25AC",
              "size": 32,
              "description": "GFXMMU LUT entry 693 high"
            },
            "GFXMMU_LUT694L": {
              "offset": "0x25B0",
              "size": 32,
              "description": "GFXMMU LUT entry 694 low"
            },
            "GFXMMU_LUT694H": {
              "offset": "0x25B4",
              "size": 32,
              "description": "GFXMMU LUT entry 694 high"
            },
            "GFXMMU_LUT695L": {
              "offset": "0x25B8",
              "size": 32,
              "description": "GFXMMU LUT entry 695 low"
            },
            "GFXMMU_LUT695H": {
              "offset": "0x25BC",
              "size": 32,
              "description": "GFXMMU LUT entry 695 high"
            },
            "GFXMMU_LUT696L": {
              "offset": "0x25C0",
              "size": 32,
              "description": "GFXMMU LUT entry 696 low"
            },
            "GFXMMU_LUT696H": {
              "offset": "0x25C4",
              "size": 32,
              "description": "GFXMMU LUT entry 696 high"
            },
            "GFXMMU_LUT697L": {
              "offset": "0x25C8",
              "size": 32,
              "description": "GFXMMU LUT entry 697 low"
            },
            "GFXMMU_LUT697H": {
              "offset": "0x25CC",
              "size": 32,
              "description": "GFXMMU LUT entry 697 high"
            },
            "GFXMMU_LUT698L": {
              "offset": "0x25D0",
              "size": 32,
              "description": "GFXMMU LUT entry 698 low"
            },
            "GFXMMU_LUT698H": {
              "offset": "0x25D4",
              "size": 32,
              "description": "GFXMMU LUT entry 698 high"
            },
            "GFXMMU_LUT699L": {
              "offset": "0x25D8",
              "size": 32,
              "description": "GFXMMU LUT entry 699 low"
            },
            "GFXMMU_LUT699H": {
              "offset": "0x25DC",
              "size": 32,
              "description": "GFXMMU LUT entry 699 high"
            },
            "GFXMMU_LUT700L": {
              "offset": "0x25E0",
              "size": 32,
              "description": "GFXMMU LUT entry 700 low"
            },
            "GFXMMU_LUT700H": {
              "offset": "0x25E4",
              "size": 32,
              "description": "GFXMMU LUT entry 700 high"
            },
            "GFXMMU_LUT701L": {
              "offset": "0x25E8",
              "size": 32,
              "description": "GFXMMU LUT entry 701 low"
            },
            "GFXMMU_LUT701H": {
              "offset": "0x25EC",
              "size": 32,
              "description": "GFXMMU LUT entry 701 high"
            },
            "GFXMMU_LUT702L": {
              "offset": "0x25F0",
              "size": 32,
              "description": "GFXMMU LUT entry 702 low"
            },
            "GFXMMU_LUT702H": {
              "offset": "0x25F4",
              "size": 32,
              "description": "GFXMMU LUT entry 702 high"
            },
            "GFXMMU_LUT703L": {
              "offset": "0x25F8",
              "size": 32,
              "description": "GFXMMU LUT entry 703 low"
            },
            "GFXMMU_LUT703H": {
              "offset": "0x25FC",
              "size": 32,
              "description": "GFXMMU LUT entry 703 high"
            },
            "GFXMMU_LUT704L": {
              "offset": "0x2600",
              "size": 32,
              "description": "GFXMMU LUT entry 704 low"
            },
            "GFXMMU_LUT704H": {
              "offset": "0x2604",
              "size": 32,
              "description": "GFXMMU LUT entry 704 high"
            },
            "GFXMMU_LUT705L": {
              "offset": "0x2608",
              "size": 32,
              "description": "GFXMMU LUT entry 705 low"
            },
            "GFXMMU_LUT705H": {
              "offset": "0x260C",
              "size": 32,
              "description": "GFXMMU LUT entry 705 high"
            },
            "GFXMMU_LUT706L": {
              "offset": "0x2610",
              "size": 32,
              "description": "GFXMMU LUT entry 706 low"
            },
            "GFXMMU_LUT706H": {
              "offset": "0x2614",
              "size": 32,
              "description": "GFXMMU LUT entry 706 high"
            },
            "GFXMMU_LUT707L": {
              "offset": "0x2618",
              "size": 32,
              "description": "GFXMMU LUT entry 707 low"
            },
            "GFXMMU_LUT707H": {
              "offset": "0x261C",
              "size": 32,
              "description": "GFXMMU LUT entry 707 high"
            },
            "GFXMMU_LUT708L": {
              "offset": "0x2620",
              "size": 32,
              "description": "GFXMMU LUT entry 708 low"
            },
            "GFXMMU_LUT708H": {
              "offset": "0x2624",
              "size": 32,
              "description": "GFXMMU LUT entry 708 high"
            },
            "GFXMMU_LUT709L": {
              "offset": "0x2628",
              "size": 32,
              "description": "GFXMMU LUT entry 709 low"
            },
            "GFXMMU_LUT709H": {
              "offset": "0x262C",
              "size": 32,
              "description": "GFXMMU LUT entry 709 high"
            },
            "GFXMMU_LUT710L": {
              "offset": "0x2630",
              "size": 32,
              "description": "GFXMMU LUT entry 710 low"
            },
            "GFXMMU_LUT710H": {
              "offset": "0x2634",
              "size": 32,
              "description": "GFXMMU LUT entry 710 high"
            },
            "GFXMMU_LUT711L": {
              "offset": "0x2638",
              "size": 32,
              "description": "GFXMMU LUT entry 711 low"
            },
            "GFXMMU_LUT711H": {
              "offset": "0x263C",
              "size": 32,
              "description": "GFXMMU LUT entry 711 high"
            },
            "GFXMMU_LUT712L": {
              "offset": "0x2640",
              "size": 32,
              "description": "GFXMMU LUT entry 712 low"
            },
            "GFXMMU_LUT712H": {
              "offset": "0x2644",
              "size": 32,
              "description": "GFXMMU LUT entry 712 high"
            },
            "GFXMMU_LUT713L": {
              "offset": "0x2648",
              "size": 32,
              "description": "GFXMMU LUT entry 713 low"
            },
            "GFXMMU_LUT713H": {
              "offset": "0x264C",
              "size": 32,
              "description": "GFXMMU LUT entry 713 high"
            },
            "GFXMMU_LUT714L": {
              "offset": "0x2650",
              "size": 32,
              "description": "GFXMMU LUT entry 714 low"
            },
            "GFXMMU_LUT714H": {
              "offset": "0x2654",
              "size": 32,
              "description": "GFXMMU LUT entry 714 high"
            },
            "GFXMMU_LUT715L": {
              "offset": "0x2658",
              "size": 32,
              "description": "GFXMMU LUT entry 715 low"
            },
            "GFXMMU_LUT715H": {
              "offset": "0x265C",
              "size": 32,
              "description": "GFXMMU LUT entry 715 high"
            },
            "GFXMMU_LUT716L": {
              "offset": "0x2660",
              "size": 32,
              "description": "GFXMMU LUT entry 716 low"
            },
            "GFXMMU_LUT716H": {
              "offset": "0x2664",
              "size": 32,
              "description": "GFXMMU LUT entry 716 high"
            },
            "GFXMMU_LUT717L": {
              "offset": "0x2668",
              "size": 32,
              "description": "GFXMMU LUT entry 717 low"
            },
            "GFXMMU_LUT717H": {
              "offset": "0x266C",
              "size": 32,
              "description": "GFXMMU LUT entry 717 high"
            },
            "GFXMMU_LUT718L": {
              "offset": "0x2670",
              "size": 32,
              "description": "GFXMMU LUT entry 718 low"
            },
            "GFXMMU_LUT718H": {
              "offset": "0x2674",
              "size": 32,
              "description": "GFXMMU LUT entry 718 high"
            },
            "GFXMMU_LUT719L": {
              "offset": "0x2678",
              "size": 32,
              "description": "GFXMMU LUT entry 719 low"
            },
            "GFXMMU_LUT719H": {
              "offset": "0x267C",
              "size": 32,
              "description": "GFXMMU LUT entry 719 high"
            },
            "GFXMMU_LUT720L": {
              "offset": "0x2680",
              "size": 32,
              "description": "GFXMMU LUT entry 720 low"
            },
            "GFXMMU_LUT720H": {
              "offset": "0x2684",
              "size": 32,
              "description": "GFXMMU LUT entry 720 high"
            },
            "GFXMMU_LUT721L": {
              "offset": "0x2688",
              "size": 32,
              "description": "GFXMMU LUT entry 721 low"
            },
            "GFXMMU_LUT721H": {
              "offset": "0x268C",
              "size": 32,
              "description": "GFXMMU LUT entry 721 high"
            },
            "GFXMMU_LUT722L": {
              "offset": "0x2690",
              "size": 32,
              "description": "GFXMMU LUT entry 722 low"
            },
            "GFXMMU_LUT722H": {
              "offset": "0x2694",
              "size": 32,
              "description": "GFXMMU LUT entry 722 high"
            },
            "GFXMMU_LUT723L": {
              "offset": "0x2698",
              "size": 32,
              "description": "GFXMMU LUT entry 723 low"
            },
            "GFXMMU_LUT723H": {
              "offset": "0x269C",
              "size": 32,
              "description": "GFXMMU LUT entry 723 high"
            },
            "GFXMMU_LUT724L": {
              "offset": "0x26A0",
              "size": 32,
              "description": "GFXMMU LUT entry 724 low"
            },
            "GFXMMU_LUT724H": {
              "offset": "0x26A4",
              "size": 32,
              "description": "GFXMMU LUT entry 724 high"
            },
            "GFXMMU_LUT725L": {
              "offset": "0x26A8",
              "size": 32,
              "description": "GFXMMU LUT entry 725 low"
            },
            "GFXMMU_LUT725H": {
              "offset": "0x26AC",
              "size": 32,
              "description": "GFXMMU LUT entry 725 high"
            },
            "GFXMMU_LUT726L": {
              "offset": "0x26B0",
              "size": 32,
              "description": "GFXMMU LUT entry 726 low"
            },
            "GFXMMU_LUT726H": {
              "offset": "0x26B4",
              "size": 32,
              "description": "GFXMMU LUT entry 726 high"
            },
            "GFXMMU_LUT727L": {
              "offset": "0x26B8",
              "size": 32,
              "description": "GFXMMU LUT entry 727 low"
            },
            "GFXMMU_LUT727H": {
              "offset": "0x26BC",
              "size": 32,
              "description": "GFXMMU LUT entry 727 high"
            },
            "GFXMMU_LUT728L": {
              "offset": "0x26C0",
              "size": 32,
              "description": "GFXMMU LUT entry 728 low"
            },
            "GFXMMU_LUT728H": {
              "offset": "0x26C4",
              "size": 32,
              "description": "GFXMMU LUT entry 728 high"
            },
            "GFXMMU_LUT729L": {
              "offset": "0x26C8",
              "size": 32,
              "description": "GFXMMU LUT entry 729 low"
            },
            "GFXMMU_LUT729H": {
              "offset": "0x26CC",
              "size": 32,
              "description": "GFXMMU LUT entry 729 high"
            },
            "GFXMMU_LUT730L": {
              "offset": "0x26D0",
              "size": 32,
              "description": "GFXMMU LUT entry 730 low"
            },
            "GFXMMU_LUT730H": {
              "offset": "0x26D4",
              "size": 32,
              "description": "GFXMMU LUT entry 730 high"
            },
            "GFXMMU_LUT731L": {
              "offset": "0x26D8",
              "size": 32,
              "description": "GFXMMU LUT entry 731 low"
            },
            "GFXMMU_LUT731H": {
              "offset": "0x26DC",
              "size": 32,
              "description": "GFXMMU LUT entry 731 high"
            },
            "GFXMMU_LUT732L": {
              "offset": "0x26E0",
              "size": 32,
              "description": "GFXMMU LUT entry 732 low"
            },
            "GFXMMU_LUT732H": {
              "offset": "0x26E4",
              "size": 32,
              "description": "GFXMMU LUT entry 732 high"
            },
            "GFXMMU_LUT733L": {
              "offset": "0x26E8",
              "size": 32,
              "description": "GFXMMU LUT entry 733 low"
            },
            "GFXMMU_LUT733H": {
              "offset": "0x26EC",
              "size": 32,
              "description": "GFXMMU LUT entry 733 high"
            },
            "GFXMMU_LUT734L": {
              "offset": "0x26F0",
              "size": 32,
              "description": "GFXMMU LUT entry 734 low"
            },
            "GFXMMU_LUT734H": {
              "offset": "0x26F4",
              "size": 32,
              "description": "GFXMMU LUT entry 734 high"
            },
            "GFXMMU_LUT735L": {
              "offset": "0x26F8",
              "size": 32,
              "description": "GFXMMU LUT entry 735 low"
            },
            "GFXMMU_LUT735H": {
              "offset": "0x26FC",
              "size": 32,
              "description": "GFXMMU LUT entry 735 high"
            },
            "GFXMMU_LUT736L": {
              "offset": "0x2700",
              "size": 32,
              "description": "GFXMMU LUT entry 736 low"
            },
            "GFXMMU_LUT736H": {
              "offset": "0x2704",
              "size": 32,
              "description": "GFXMMU LUT entry 736 high"
            },
            "GFXMMU_LUT737L": {
              "offset": "0x2708",
              "size": 32,
              "description": "GFXMMU LUT entry 737 low"
            },
            "GFXMMU_LUT737H": {
              "offset": "0x270C",
              "size": 32,
              "description": "GFXMMU LUT entry 737 high"
            },
            "GFXMMU_LUT738L": {
              "offset": "0x2710",
              "size": 32,
              "description": "GFXMMU LUT entry 738 low"
            },
            "GFXMMU_LUT738H": {
              "offset": "0x2714",
              "size": 32,
              "description": "GFXMMU LUT entry 738 high"
            },
            "GFXMMU_LUT739L": {
              "offset": "0x2718",
              "size": 32,
              "description": "GFXMMU LUT entry 739 low"
            },
            "GFXMMU_LUT739H": {
              "offset": "0x271C",
              "size": 32,
              "description": "GFXMMU LUT entry 739 high"
            },
            "GFXMMU_LUT740L": {
              "offset": "0x2720",
              "size": 32,
              "description": "GFXMMU LUT entry 740 low"
            },
            "GFXMMU_LUT740H": {
              "offset": "0x2724",
              "size": 32,
              "description": "GFXMMU LUT entry 740 high"
            },
            "GFXMMU_LUT741L": {
              "offset": "0x2728",
              "size": 32,
              "description": "GFXMMU LUT entry 741 low"
            },
            "GFXMMU_LUT741H": {
              "offset": "0x272C",
              "size": 32,
              "description": "GFXMMU LUT entry 741 high"
            },
            "GFXMMU_LUT742L": {
              "offset": "0x2730",
              "size": 32,
              "description": "GFXMMU LUT entry 742 low"
            },
            "GFXMMU_LUT742H": {
              "offset": "0x2734",
              "size": 32,
              "description": "GFXMMU LUT entry 742 high"
            },
            "GFXMMU_LUT743L": {
              "offset": "0x2738",
              "size": 32,
              "description": "GFXMMU LUT entry 743 low"
            },
            "GFXMMU_LUT743H": {
              "offset": "0x273C",
              "size": 32,
              "description": "GFXMMU LUT entry 743 high"
            },
            "GFXMMU_LUT744L": {
              "offset": "0x2740",
              "size": 32,
              "description": "GFXMMU LUT entry 744 low"
            },
            "GFXMMU_LUT744H": {
              "offset": "0x2744",
              "size": 32,
              "description": "GFXMMU LUT entry 744 high"
            },
            "GFXMMU_LUT745L": {
              "offset": "0x2748",
              "size": 32,
              "description": "GFXMMU LUT entry 745 low"
            },
            "GFXMMU_LUT745H": {
              "offset": "0x274C",
              "size": 32,
              "description": "GFXMMU LUT entry 745 high"
            },
            "GFXMMU_LUT746L": {
              "offset": "0x2750",
              "size": 32,
              "description": "GFXMMU LUT entry 746 low"
            },
            "GFXMMU_LUT746H": {
              "offset": "0x2754",
              "size": 32,
              "description": "GFXMMU LUT entry 746 high"
            },
            "GFXMMU_LUT747L": {
              "offset": "0x2758",
              "size": 32,
              "description": "GFXMMU LUT entry 747 low"
            },
            "GFXMMU_LUT747H": {
              "offset": "0x275C",
              "size": 32,
              "description": "GFXMMU LUT entry 747 high"
            },
            "GFXMMU_LUT748L": {
              "offset": "0x2760",
              "size": 32,
              "description": "GFXMMU LUT entry 748 low"
            },
            "GFXMMU_LUT748H": {
              "offset": "0x2764",
              "size": 32,
              "description": "GFXMMU LUT entry 748 high"
            },
            "GFXMMU_LUT749L": {
              "offset": "0x2768",
              "size": 32,
              "description": "GFXMMU LUT entry 749 low"
            },
            "GFXMMU_LUT749H": {
              "offset": "0x276C",
              "size": 32,
              "description": "GFXMMU LUT entry 749 high"
            },
            "GFXMMU_LUT750L": {
              "offset": "0x2770",
              "size": 32,
              "description": "GFXMMU LUT entry 750 low"
            },
            "GFXMMU_LUT750H": {
              "offset": "0x2774",
              "size": 32,
              "description": "GFXMMU LUT entry 750 high"
            },
            "GFXMMU_LUT751L": {
              "offset": "0x2778",
              "size": 32,
              "description": "GFXMMU LUT entry 751 low"
            },
            "GFXMMU_LUT751H": {
              "offset": "0x277C",
              "size": 32,
              "description": "GFXMMU LUT entry 751 high"
            },
            "GFXMMU_LUT752L": {
              "offset": "0x2780",
              "size": 32,
              "description": "GFXMMU LUT entry 752 low"
            },
            "GFXMMU_LUT752H": {
              "offset": "0x2784",
              "size": 32,
              "description": "GFXMMU LUT entry 752 high"
            },
            "GFXMMU_LUT753L": {
              "offset": "0x2788",
              "size": 32,
              "description": "GFXMMU LUT entry 753 low"
            },
            "GFXMMU_LUT753H": {
              "offset": "0x278C",
              "size": 32,
              "description": "GFXMMU LUT entry 753 high"
            },
            "GFXMMU_LUT754L": {
              "offset": "0x2790",
              "size": 32,
              "description": "GFXMMU LUT entry 754 low"
            },
            "GFXMMU_LUT754H": {
              "offset": "0x2794",
              "size": 32,
              "description": "GFXMMU LUT entry 754 high"
            },
            "GFXMMU_LUT755L": {
              "offset": "0x2798",
              "size": 32,
              "description": "GFXMMU LUT entry 755 low"
            },
            "GFXMMU_LUT755H": {
              "offset": "0x279C",
              "size": 32,
              "description": "GFXMMU LUT entry 755 high"
            },
            "GFXMMU_LUT756L": {
              "offset": "0x27A0",
              "size": 32,
              "description": "GFXMMU LUT entry 756 low"
            },
            "GFXMMU_LUT756H": {
              "offset": "0x27A4",
              "size": 32,
              "description": "GFXMMU LUT entry 756 high"
            },
            "GFXMMU_LUT757L": {
              "offset": "0x27A8",
              "size": 32,
              "description": "GFXMMU LUT entry 757 low"
            },
            "GFXMMU_LUT757H": {
              "offset": "0x27AC",
              "size": 32,
              "description": "GFXMMU LUT entry 757 high"
            },
            "GFXMMU_LUT758L": {
              "offset": "0x27B0",
              "size": 32,
              "description": "GFXMMU LUT entry 758 low"
            },
            "GFXMMU_LUT758H": {
              "offset": "0x27B4",
              "size": 32,
              "description": "GFXMMU LUT entry 758 high"
            },
            "GFXMMU_LUT759L": {
              "offset": "0x27B8",
              "size": 32,
              "description": "GFXMMU LUT entry 759 low"
            },
            "GFXMMU_LUT759H": {
              "offset": "0x27BC",
              "size": 32,
              "description": "GFXMMU LUT entry 759 high"
            },
            "GFXMMU_LUT760L": {
              "offset": "0x27C0",
              "size": 32,
              "description": "GFXMMU LUT entry 760 low"
            },
            "GFXMMU_LUT760H": {
              "offset": "0x27C4",
              "size": 32,
              "description": "GFXMMU LUT entry 760 high"
            },
            "GFXMMU_LUT761L": {
              "offset": "0x27C8",
              "size": 32,
              "description": "GFXMMU LUT entry 761 low"
            },
            "GFXMMU_LUT761H": {
              "offset": "0x27CC",
              "size": 32,
              "description": "GFXMMU LUT entry 761 high"
            },
            "GFXMMU_LUT762L": {
              "offset": "0x27D0",
              "size": 32,
              "description": "GFXMMU LUT entry 762 low"
            },
            "GFXMMU_LUT762H": {
              "offset": "0x27D4",
              "size": 32,
              "description": "GFXMMU LUT entry 762 high"
            },
            "GFXMMU_LUT763L": {
              "offset": "0x27D8",
              "size": 32,
              "description": "GFXMMU LUT entry 763 low"
            },
            "GFXMMU_LUT763H": {
              "offset": "0x27DC",
              "size": 32,
              "description": "GFXMMU LUT entry 763 high"
            },
            "GFXMMU_LUT764L": {
              "offset": "0x27E0",
              "size": 32,
              "description": "GFXMMU LUT entry 764 low"
            },
            "GFXMMU_LUT764H": {
              "offset": "0x27E4",
              "size": 32,
              "description": "GFXMMU LUT entry 764 high"
            },
            "GFXMMU_LUT765L": {
              "offset": "0x27E8",
              "size": 32,
              "description": "GFXMMU LUT entry 765 low"
            },
            "GFXMMU_LUT765H": {
              "offset": "0x27EC",
              "size": 32,
              "description": "GFXMMU LUT entry 765 high"
            },
            "GFXMMU_LUT766L": {
              "offset": "0x27F0",
              "size": 32,
              "description": "GFXMMU LUT entry 766 low"
            },
            "GFXMMU_LUT766H": {
              "offset": "0x27F4",
              "size": 32,
              "description": "GFXMMU LUT entry 766 high"
            },
            "GFXMMU_LUT767L": {
              "offset": "0x27F8",
              "size": 32,
              "description": "GFXMMU LUT entry 767 low"
            },
            "GFXMMU_LUT767H": {
              "offset": "0x27FC",
              "size": 32,
              "description": "GFXMMU LUT entry 767 high"
            },
            "GFXMMU_LUT768L": {
              "offset": "0x2800",
              "size": 32,
              "description": "GFXMMU LUT entry 768 low"
            },
            "GFXMMU_LUT768H": {
              "offset": "0x2804",
              "size": 32,
              "description": "GFXMMU LUT entry 768 high"
            },
            "GFXMMU_LUT769L": {
              "offset": "0x2808",
              "size": 32,
              "description": "GFXMMU LUT entry 769 low"
            },
            "GFXMMU_LUT769H": {
              "offset": "0x280C",
              "size": 32,
              "description": "GFXMMU LUT entry 769 high"
            },
            "GFXMMU_LUT770L": {
              "offset": "0x2810",
              "size": 32,
              "description": "GFXMMU LUT entry 770 low"
            },
            "GFXMMU_LUT770H": {
              "offset": "0x2814",
              "size": 32,
              "description": "GFXMMU LUT entry 770 high"
            },
            "GFXMMU_LUT771L": {
              "offset": "0x2818",
              "size": 32,
              "description": "GFXMMU LUT entry 771 low"
            },
            "GFXMMU_LUT771H": {
              "offset": "0x281C",
              "size": 32,
              "description": "GFXMMU LUT entry 771 high"
            },
            "GFXMMU_LUT772L": {
              "offset": "0x2820",
              "size": 32,
              "description": "GFXMMU LUT entry 772 low"
            },
            "GFXMMU_LUT772H": {
              "offset": "0x2824",
              "size": 32,
              "description": "GFXMMU LUT entry 772 high"
            },
            "GFXMMU_LUT773L": {
              "offset": "0x2828",
              "size": 32,
              "description": "GFXMMU LUT entry 773 low"
            },
            "GFXMMU_LUT773H": {
              "offset": "0x282C",
              "size": 32,
              "description": "GFXMMU LUT entry 773 high"
            },
            "GFXMMU_LUT774L": {
              "offset": "0x2830",
              "size": 32,
              "description": "GFXMMU LUT entry 774 low"
            },
            "GFXMMU_LUT774H": {
              "offset": "0x2834",
              "size": 32,
              "description": "GFXMMU LUT entry 774 high"
            },
            "GFXMMU_LUT775L": {
              "offset": "0x2838",
              "size": 32,
              "description": "GFXMMU LUT entry 775 low"
            },
            "GFXMMU_LUT775H": {
              "offset": "0x283C",
              "size": 32,
              "description": "GFXMMU LUT entry 775 high"
            },
            "GFXMMU_LUT776L": {
              "offset": "0x2840",
              "size": 32,
              "description": "GFXMMU LUT entry 776 low"
            },
            "GFXMMU_LUT776H": {
              "offset": "0x2844",
              "size": 32,
              "description": "GFXMMU LUT entry 776 high"
            },
            "GFXMMU_LUT777L": {
              "offset": "0x2848",
              "size": 32,
              "description": "GFXMMU LUT entry 777 low"
            },
            "GFXMMU_LUT777H": {
              "offset": "0x284C",
              "size": 32,
              "description": "GFXMMU LUT entry 777 high"
            },
            "GFXMMU_LUT778L": {
              "offset": "0x2850",
              "size": 32,
              "description": "GFXMMU LUT entry 778 low"
            },
            "GFXMMU_LUT778H": {
              "offset": "0x2854",
              "size": 32,
              "description": "GFXMMU LUT entry 778 high"
            },
            "GFXMMU_LUT779L": {
              "offset": "0x2858",
              "size": 32,
              "description": "GFXMMU LUT entry 779 low"
            },
            "GFXMMU_LUT779H": {
              "offset": "0x285C",
              "size": 32,
              "description": "GFXMMU LUT entry 779 high"
            },
            "GFXMMU_LUT780L": {
              "offset": "0x2860",
              "size": 32,
              "description": "GFXMMU LUT entry 780 low"
            },
            "GFXMMU_LUT780H": {
              "offset": "0x2864",
              "size": 32,
              "description": "GFXMMU LUT entry 780 high"
            },
            "GFXMMU_LUT781L": {
              "offset": "0x2868",
              "size": 32,
              "description": "GFXMMU LUT entry 781 low"
            },
            "GFXMMU_LUT781H": {
              "offset": "0x286C",
              "size": 32,
              "description": "GFXMMU LUT entry 781 high"
            },
            "GFXMMU_LUT782L": {
              "offset": "0x2870",
              "size": 32,
              "description": "GFXMMU LUT entry 782 low"
            },
            "GFXMMU_LUT782H": {
              "offset": "0x2874",
              "size": 32,
              "description": "GFXMMU LUT entry 782 high"
            },
            "GFXMMU_LUT783L": {
              "offset": "0x2878",
              "size": 32,
              "description": "GFXMMU LUT entry 783 low"
            },
            "GFXMMU_LUT783H": {
              "offset": "0x287C",
              "size": 32,
              "description": "GFXMMU LUT entry 783 high"
            },
            "GFXMMU_LUT784L": {
              "offset": "0x2880",
              "size": 32,
              "description": "GFXMMU LUT entry 784 low"
            },
            "GFXMMU_LUT784H": {
              "offset": "0x2884",
              "size": 32,
              "description": "GFXMMU LUT entry 784 high"
            },
            "GFXMMU_LUT785L": {
              "offset": "0x2888",
              "size": 32,
              "description": "GFXMMU LUT entry 785 low"
            },
            "GFXMMU_LUT785H": {
              "offset": "0x288C",
              "size": 32,
              "description": "GFXMMU LUT entry 785 high"
            },
            "GFXMMU_LUT786L": {
              "offset": "0x2890",
              "size": 32,
              "description": "GFXMMU LUT entry 786 low"
            },
            "GFXMMU_LUT786H": {
              "offset": "0x2894",
              "size": 32,
              "description": "GFXMMU LUT entry 786 high"
            },
            "GFXMMU_LUT787L": {
              "offset": "0x2898",
              "size": 32,
              "description": "GFXMMU LUT entry 787 low"
            },
            "GFXMMU_LUT787H": {
              "offset": "0x289C",
              "size": 32,
              "description": "GFXMMU LUT entry 787 high"
            },
            "GFXMMU_LUT788L": {
              "offset": "0x28A0",
              "size": 32,
              "description": "GFXMMU LUT entry 788 low"
            },
            "GFXMMU_LUT788H": {
              "offset": "0x28A4",
              "size": 32,
              "description": "GFXMMU LUT entry 788 high"
            },
            "GFXMMU_LUT789L": {
              "offset": "0x28A8",
              "size": 32,
              "description": "GFXMMU LUT entry 789 low"
            },
            "GFXMMU_LUT789H": {
              "offset": "0x28AC",
              "size": 32,
              "description": "GFXMMU LUT entry 789 high"
            },
            "GFXMMU_LUT790L": {
              "offset": "0x28B0",
              "size": 32,
              "description": "GFXMMU LUT entry 790 low"
            },
            "GFXMMU_LUT790H": {
              "offset": "0x28B4",
              "size": 32,
              "description": "GFXMMU LUT entry 790 high"
            },
            "GFXMMU_LUT791L": {
              "offset": "0x28B8",
              "size": 32,
              "description": "GFXMMU LUT entry 791 low"
            },
            "GFXMMU_LUT791H": {
              "offset": "0x28BC",
              "size": 32,
              "description": "GFXMMU LUT entry 791 high"
            },
            "GFXMMU_LUT792L": {
              "offset": "0x28C0",
              "size": 32,
              "description": "GFXMMU LUT entry 792 low"
            },
            "GFXMMU_LUT792H": {
              "offset": "0x28C4",
              "size": 32,
              "description": "GFXMMU LUT entry 792 high"
            },
            "GFXMMU_LUT793L": {
              "offset": "0x28C8",
              "size": 32,
              "description": "GFXMMU LUT entry 793 low"
            },
            "GFXMMU_LUT793H": {
              "offset": "0x28CC",
              "size": 32,
              "description": "GFXMMU LUT entry 793 high"
            },
            "GFXMMU_LUT794L": {
              "offset": "0x28D0",
              "size": 32,
              "description": "GFXMMU LUT entry 794 low"
            },
            "GFXMMU_LUT794H": {
              "offset": "0x28D4",
              "size": 32,
              "description": "GFXMMU LUT entry 794 high"
            },
            "GFXMMU_LUT795L": {
              "offset": "0x28D8",
              "size": 32,
              "description": "GFXMMU LUT entry 795 low"
            },
            "GFXMMU_LUT795H": {
              "offset": "0x28DC",
              "size": 32,
              "description": "GFXMMU LUT entry 795 high"
            },
            "GFXMMU_LUT796L": {
              "offset": "0x28E0",
              "size": 32,
              "description": "GFXMMU LUT entry 796 low"
            },
            "GFXMMU_LUT796H": {
              "offset": "0x28E4",
              "size": 32,
              "description": "GFXMMU LUT entry 796 high"
            },
            "GFXMMU_LUT797L": {
              "offset": "0x28E8",
              "size": 32,
              "description": "GFXMMU LUT entry 797 low"
            },
            "GFXMMU_LUT797H": {
              "offset": "0x28EC",
              "size": 32,
              "description": "GFXMMU LUT entry 797 high"
            },
            "GFXMMU_LUT798L": {
              "offset": "0x28F0",
              "size": 32,
              "description": "GFXMMU LUT entry 798 low"
            },
            "GFXMMU_LUT798H": {
              "offset": "0x28F4",
              "size": 32,
              "description": "GFXMMU LUT entry 798 high"
            },
            "GFXMMU_LUT799L": {
              "offset": "0x28F8",
              "size": 32,
              "description": "GFXMMU LUT entry 799 low"
            },
            "GFXMMU_LUT799H": {
              "offset": "0x28FC",
              "size": 32,
              "description": "GFXMMU LUT entry 799 high"
            },
            "GFXMMU_LUT800L": {
              "offset": "0x2900",
              "size": 32,
              "description": "GFXMMU LUT entry 800 low"
            },
            "GFXMMU_LUT800H": {
              "offset": "0x2904",
              "size": 32,
              "description": "GFXMMU LUT entry 800 high"
            },
            "GFXMMU_LUT801L": {
              "offset": "0x2908",
              "size": 32,
              "description": "GFXMMU LUT entry 801 low"
            },
            "GFXMMU_LUT801H": {
              "offset": "0x290C",
              "size": 32,
              "description": "GFXMMU LUT entry 801 high"
            },
            "GFXMMU_LUT802L": {
              "offset": "0x2910",
              "size": 32,
              "description": "GFXMMU LUT entry 802 low"
            },
            "GFXMMU_LUT802H": {
              "offset": "0x2914",
              "size": 32,
              "description": "GFXMMU LUT entry 802 high"
            },
            "GFXMMU_LUT803L": {
              "offset": "0x2918",
              "size": 32,
              "description": "GFXMMU LUT entry 803 low"
            },
            "GFXMMU_LUT803H": {
              "offset": "0x291C",
              "size": 32,
              "description": "GFXMMU LUT entry 803 high"
            },
            "GFXMMU_LUT804L": {
              "offset": "0x2920",
              "size": 32,
              "description": "GFXMMU LUT entry 804 low"
            },
            "GFXMMU_LUT804H": {
              "offset": "0x2924",
              "size": 32,
              "description": "GFXMMU LUT entry 804 high"
            },
            "GFXMMU_LUT805L": {
              "offset": "0x2928",
              "size": 32,
              "description": "GFXMMU LUT entry 805 low"
            },
            "GFXMMU_LUT805H": {
              "offset": "0x292C",
              "size": 32,
              "description": "GFXMMU LUT entry 805 high"
            },
            "GFXMMU_LUT806L": {
              "offset": "0x2930",
              "size": 32,
              "description": "GFXMMU LUT entry 806 low"
            },
            "GFXMMU_LUT806H": {
              "offset": "0x2934",
              "size": 32,
              "description": "GFXMMU LUT entry 806 high"
            },
            "GFXMMU_LUT807L": {
              "offset": "0x2938",
              "size": 32,
              "description": "GFXMMU LUT entry 807 low"
            },
            "GFXMMU_LUT807H": {
              "offset": "0x293C",
              "size": 32,
              "description": "GFXMMU LUT entry 807 high"
            },
            "GFXMMU_LUT808L": {
              "offset": "0x2940",
              "size": 32,
              "description": "GFXMMU LUT entry 808 low"
            },
            "GFXMMU_LUT808H": {
              "offset": "0x2944",
              "size": 32,
              "description": "GFXMMU LUT entry 808 high"
            },
            "GFXMMU_LUT809L": {
              "offset": "0x2948",
              "size": 32,
              "description": "GFXMMU LUT entry 809 low"
            },
            "GFXMMU_LUT809H": {
              "offset": "0x294C",
              "size": 32,
              "description": "GFXMMU LUT entry 809 high"
            },
            "GFXMMU_LUT810L": {
              "offset": "0x2950",
              "size": 32,
              "description": "GFXMMU LUT entry 810 low"
            },
            "GFXMMU_LUT810H": {
              "offset": "0x2954",
              "size": 32,
              "description": "GFXMMU LUT entry 810 high"
            },
            "GFXMMU_LUT811L": {
              "offset": "0x2958",
              "size": 32,
              "description": "GFXMMU LUT entry 811 low"
            },
            "GFXMMU_LUT811H": {
              "offset": "0x295C",
              "size": 32,
              "description": "GFXMMU LUT entry 811 high"
            },
            "GFXMMU_LUT812L": {
              "offset": "0x2960",
              "size": 32,
              "description": "GFXMMU LUT entry 812 low"
            },
            "GFXMMU_LUT812H": {
              "offset": "0x2964",
              "size": 32,
              "description": "GFXMMU LUT entry 812 high"
            },
            "GFXMMU_LUT813L": {
              "offset": "0x2968",
              "size": 32,
              "description": "GFXMMU LUT entry 813 low"
            },
            "GFXMMU_LUT813H": {
              "offset": "0x296C",
              "size": 32,
              "description": "GFXMMU LUT entry 813 high"
            },
            "GFXMMU_LUT814L": {
              "offset": "0x2970",
              "size": 32,
              "description": "GFXMMU LUT entry 814 low"
            },
            "GFXMMU_LUT814H": {
              "offset": "0x2974",
              "size": 32,
              "description": "GFXMMU LUT entry 814 high"
            },
            "GFXMMU_LUT815L": {
              "offset": "0x2978",
              "size": 32,
              "description": "GFXMMU LUT entry 815 low"
            },
            "GFXMMU_LUT815H": {
              "offset": "0x297C",
              "size": 32,
              "description": "GFXMMU LUT entry 815 high"
            },
            "GFXMMU_LUT816L": {
              "offset": "0x2980",
              "size": 32,
              "description": "GFXMMU LUT entry 816 low"
            },
            "GFXMMU_LUT816H": {
              "offset": "0x2984",
              "size": 32,
              "description": "GFXMMU LUT entry 816 high"
            },
            "GFXMMU_LUT817L": {
              "offset": "0x2988",
              "size": 32,
              "description": "GFXMMU LUT entry 817 low"
            },
            "GFXMMU_LUT817H": {
              "offset": "0x298C",
              "size": 32,
              "description": "GFXMMU LUT entry 817 high"
            },
            "GFXMMU_LUT818L": {
              "offset": "0x2990",
              "size": 32,
              "description": "GFXMMU LUT entry 818 low"
            },
            "GFXMMU_LUT818H": {
              "offset": "0x2994",
              "size": 32,
              "description": "GFXMMU LUT entry 818 high"
            },
            "GFXMMU_LUT819L": {
              "offset": "0x2998",
              "size": 32,
              "description": "GFXMMU LUT entry 819 low"
            },
            "GFXMMU_LUT819H": {
              "offset": "0x299C",
              "size": 32,
              "description": "GFXMMU LUT entry 819 high"
            },
            "GFXMMU_LUT820L": {
              "offset": "0x29A0",
              "size": 32,
              "description": "GFXMMU LUT entry 820 low"
            },
            "GFXMMU_LUT820H": {
              "offset": "0x29A4",
              "size": 32,
              "description": "GFXMMU LUT entry 820 high"
            },
            "GFXMMU_LUT821L": {
              "offset": "0x29A8",
              "size": 32,
              "description": "GFXMMU LUT entry 821 low"
            },
            "GFXMMU_LUT821H": {
              "offset": "0x29AC",
              "size": 32,
              "description": "GFXMMU LUT entry 821 high"
            },
            "GFXMMU_LUT822L": {
              "offset": "0x29B0",
              "size": 32,
              "description": "GFXMMU LUT entry 822 low"
            },
            "GFXMMU_LUT822H": {
              "offset": "0x29B4",
              "size": 32,
              "description": "GFXMMU LUT entry 822 high"
            },
            "GFXMMU_LUT823L": {
              "offset": "0x29B8",
              "size": 32,
              "description": "GFXMMU LUT entry 823 low"
            },
            "GFXMMU_LUT823H": {
              "offset": "0x29BC",
              "size": 32,
              "description": "GFXMMU LUT entry 823 high"
            },
            "GFXMMU_LUT824L": {
              "offset": "0x29C0",
              "size": 32,
              "description": "GFXMMU LUT entry 824 low"
            },
            "GFXMMU_LUT824H": {
              "offset": "0x29C4",
              "size": 32,
              "description": "GFXMMU LUT entry 824 high"
            },
            "GFXMMU_LUT825L": {
              "offset": "0x29C8",
              "size": 32,
              "description": "GFXMMU LUT entry 825 low"
            },
            "GFXMMU_LUT825H": {
              "offset": "0x29CC",
              "size": 32,
              "description": "GFXMMU LUT entry 825 high"
            },
            "GFXMMU_LUT826L": {
              "offset": "0x29D0",
              "size": 32,
              "description": "GFXMMU LUT entry 826 low"
            },
            "GFXMMU_LUT826H": {
              "offset": "0x29D4",
              "size": 32,
              "description": "GFXMMU LUT entry 826 high"
            },
            "GFXMMU_LUT827L": {
              "offset": "0x29D8",
              "size": 32,
              "description": "GFXMMU LUT entry 827 low"
            },
            "GFXMMU_LUT827H": {
              "offset": "0x29DC",
              "size": 32,
              "description": "GFXMMU LUT entry 827 high"
            },
            "GFXMMU_LUT828L": {
              "offset": "0x29E0",
              "size": 32,
              "description": "GFXMMU LUT entry 828 low"
            },
            "GFXMMU_LUT828H": {
              "offset": "0x29E4",
              "size": 32,
              "description": "GFXMMU LUT entry 828 high"
            },
            "GFXMMU_LUT829L": {
              "offset": "0x29E8",
              "size": 32,
              "description": "GFXMMU LUT entry 829 low"
            },
            "GFXMMU_LUT829H": {
              "offset": "0x29EC",
              "size": 32,
              "description": "GFXMMU LUT entry 829 high"
            },
            "GFXMMU_LUT830L": {
              "offset": "0x29F0",
              "size": 32,
              "description": "GFXMMU LUT entry 830 low"
            },
            "GFXMMU_LUT830H": {
              "offset": "0x29F4",
              "size": 32,
              "description": "GFXMMU LUT entry 830 high"
            },
            "GFXMMU_LUT831L": {
              "offset": "0x29F8",
              "size": 32,
              "description": "GFXMMU LUT entry 831 low"
            },
            "GFXMMU_LUT831H": {
              "offset": "0x29FC",
              "size": 32,
              "description": "GFXMMU LUT entry 831 high"
            },
            "GFXMMU_LUT832L": {
              "offset": "0x2A00",
              "size": 32,
              "description": "GFXMMU LUT entry 832 low"
            },
            "GFXMMU_LUT832H": {
              "offset": "0x2A04",
              "size": 32,
              "description": "GFXMMU LUT entry 832 high"
            },
            "GFXMMU_LUT833L": {
              "offset": "0x2A08",
              "size": 32,
              "description": "GFXMMU LUT entry 833 low"
            },
            "GFXMMU_LUT833H": {
              "offset": "0x2A0C",
              "size": 32,
              "description": "GFXMMU LUT entry 833 high"
            },
            "GFXMMU_LUT834L": {
              "offset": "0x2A10",
              "size": 32,
              "description": "GFXMMU LUT entry 834 low"
            },
            "GFXMMU_LUT834H": {
              "offset": "0x2A14",
              "size": 32,
              "description": "GFXMMU LUT entry 834 high"
            },
            "GFXMMU_LUT835L": {
              "offset": "0x2A18",
              "size": 32,
              "description": "GFXMMU LUT entry 835 low"
            },
            "GFXMMU_LUT835H": {
              "offset": "0x2A1C",
              "size": 32,
              "description": "GFXMMU LUT entry 835 high"
            },
            "GFXMMU_LUT836L": {
              "offset": "0x2A20",
              "size": 32,
              "description": "GFXMMU LUT entry 836 low"
            },
            "GFXMMU_LUT836H": {
              "offset": "0x2A24",
              "size": 32,
              "description": "GFXMMU LUT entry 836 high"
            },
            "GFXMMU_LUT837L": {
              "offset": "0x2A28",
              "size": 32,
              "description": "GFXMMU LUT entry 837 low"
            },
            "GFXMMU_LUT837H": {
              "offset": "0x2A2C",
              "size": 32,
              "description": "GFXMMU LUT entry 837 high"
            },
            "GFXMMU_LUT838L": {
              "offset": "0x2A30",
              "size": 32,
              "description": "GFXMMU LUT entry 838 low"
            },
            "GFXMMU_LUT838H": {
              "offset": "0x2A34",
              "size": 32,
              "description": "GFXMMU LUT entry 838 high"
            },
            "GFXMMU_LUT839L": {
              "offset": "0x2A38",
              "size": 32,
              "description": "GFXMMU LUT entry 839 low"
            },
            "GFXMMU_LUT839H": {
              "offset": "0x2A3C",
              "size": 32,
              "description": "GFXMMU LUT entry 839 high"
            },
            "GFXMMU_LUT840L": {
              "offset": "0x2A40",
              "size": 32,
              "description": "GFXMMU LUT entry 840 low"
            },
            "GFXMMU_LUT840H": {
              "offset": "0x2A44",
              "size": 32,
              "description": "GFXMMU LUT entry 840 high"
            },
            "GFXMMU_LUT841L": {
              "offset": "0x2A48",
              "size": 32,
              "description": "GFXMMU LUT entry 841 low"
            },
            "GFXMMU_LUT841H": {
              "offset": "0x2A4C",
              "size": 32,
              "description": "GFXMMU LUT entry 841 high"
            },
            "GFXMMU_LUT842L": {
              "offset": "0x2A50",
              "size": 32,
              "description": "GFXMMU LUT entry 842 low"
            },
            "GFXMMU_LUT842H": {
              "offset": "0x2A54",
              "size": 32,
              "description": "GFXMMU LUT entry 842 high"
            },
            "GFXMMU_LUT843L": {
              "offset": "0x2A58",
              "size": 32,
              "description": "GFXMMU LUT entry 843 low"
            },
            "GFXMMU_LUT843H": {
              "offset": "0x2A5C",
              "size": 32,
              "description": "GFXMMU LUT entry 843 high"
            },
            "GFXMMU_LUT844L": {
              "offset": "0x2A60",
              "size": 32,
              "description": "GFXMMU LUT entry 844 low"
            },
            "GFXMMU_LUT844H": {
              "offset": "0x2A64",
              "size": 32,
              "description": "GFXMMU LUT entry 844 high"
            },
            "GFXMMU_LUT845L": {
              "offset": "0x2A68",
              "size": 32,
              "description": "GFXMMU LUT entry 845 low"
            },
            "GFXMMU_LUT845H": {
              "offset": "0x2A6C",
              "size": 32,
              "description": "GFXMMU LUT entry 845 high"
            },
            "GFXMMU_LUT846L": {
              "offset": "0x2A70",
              "size": 32,
              "description": "GFXMMU LUT entry 846 low"
            },
            "GFXMMU_LUT846H": {
              "offset": "0x2A74",
              "size": 32,
              "description": "GFXMMU LUT entry 846 high"
            },
            "GFXMMU_LUT847L": {
              "offset": "0x2A78",
              "size": 32,
              "description": "GFXMMU LUT entry 847 low"
            },
            "GFXMMU_LUT847H": {
              "offset": "0x2A7C",
              "size": 32,
              "description": "GFXMMU LUT entry 847 high"
            },
            "GFXMMU_LUT848L": {
              "offset": "0x2A80",
              "size": 32,
              "description": "GFXMMU LUT entry 848 low"
            },
            "GFXMMU_LUT848H": {
              "offset": "0x2A84",
              "size": 32,
              "description": "GFXMMU LUT entry 848 high"
            },
            "GFXMMU_LUT849L": {
              "offset": "0x2A88",
              "size": 32,
              "description": "GFXMMU LUT entry 849 low"
            },
            "GFXMMU_LUT849H": {
              "offset": "0x2A8C",
              "size": 32,
              "description": "GFXMMU LUT entry 849 high"
            },
            "GFXMMU_LUT850L": {
              "offset": "0x2A90",
              "size": 32,
              "description": "GFXMMU LUT entry 850 low"
            },
            "GFXMMU_LUT850H": {
              "offset": "0x2A94",
              "size": 32,
              "description": "GFXMMU LUT entry 850 high"
            },
            "GFXMMU_LUT851L": {
              "offset": "0x2A98",
              "size": 32,
              "description": "GFXMMU LUT entry 851 low"
            },
            "GFXMMU_LUT851H": {
              "offset": "0x2A9C",
              "size": 32,
              "description": "GFXMMU LUT entry 851 high"
            },
            "GFXMMU_LUT852L": {
              "offset": "0x2AA0",
              "size": 32,
              "description": "GFXMMU LUT entry 852 low"
            },
            "GFXMMU_LUT852H": {
              "offset": "0x2AA4",
              "size": 32,
              "description": "GFXMMU LUT entry 852 high"
            },
            "GFXMMU_LUT853L": {
              "offset": "0x2AA8",
              "size": 32,
              "description": "GFXMMU LUT entry 853 low"
            },
            "GFXMMU_LUT853H": {
              "offset": "0x2AAC",
              "size": 32,
              "description": "GFXMMU LUT entry 853 high"
            },
            "GFXMMU_LUT854L": {
              "offset": "0x2AB0",
              "size": 32,
              "description": "GFXMMU LUT entry 854 low"
            },
            "GFXMMU_LUT854H": {
              "offset": "0x2AB4",
              "size": 32,
              "description": "GFXMMU LUT entry 854 high"
            },
            "GFXMMU_LUT855L": {
              "offset": "0x2AB8",
              "size": 32,
              "description": "GFXMMU LUT entry 855 low"
            },
            "GFXMMU_LUT855H": {
              "offset": "0x2ABC",
              "size": 32,
              "description": "GFXMMU LUT entry 855 high"
            },
            "GFXMMU_LUT856L": {
              "offset": "0x2AC0",
              "size": 32,
              "description": "GFXMMU LUT entry 856 low"
            },
            "GFXMMU_LUT856H": {
              "offset": "0x2AC4",
              "size": 32,
              "description": "GFXMMU LUT entry 856 high"
            },
            "GFXMMU_LUT857L": {
              "offset": "0x2AC8",
              "size": 32,
              "description": "GFXMMU LUT entry 857 low"
            },
            "GFXMMU_LUT857H": {
              "offset": "0x2ACC",
              "size": 32,
              "description": "GFXMMU LUT entry 857 high"
            },
            "GFXMMU_LUT858L": {
              "offset": "0x2AD0",
              "size": 32,
              "description": "GFXMMU LUT entry 858 low"
            },
            "GFXMMU_LUT858H": {
              "offset": "0x2AD4",
              "size": 32,
              "description": "GFXMMU LUT entry 858 high"
            },
            "GFXMMU_LUT859L": {
              "offset": "0x2AD8",
              "size": 32,
              "description": "GFXMMU LUT entry 859 low"
            },
            "GFXMMU_LUT859H": {
              "offset": "0x2ADC",
              "size": 32,
              "description": "GFXMMU LUT entry 859 high"
            },
            "GFXMMU_LUT860L": {
              "offset": "0x2AE0",
              "size": 32,
              "description": "GFXMMU LUT entry 860 low"
            },
            "GFXMMU_LUT860H": {
              "offset": "0x2AE4",
              "size": 32,
              "description": "GFXMMU LUT entry 860 high"
            },
            "GFXMMU_LUT861L": {
              "offset": "0x2AE8",
              "size": 32,
              "description": "GFXMMU LUT entry 861 low"
            },
            "GFXMMU_LUT861H": {
              "offset": "0x2AEC",
              "size": 32,
              "description": "GFXMMU LUT entry 861 high"
            },
            "GFXMMU_LUT862L": {
              "offset": "0x2AF0",
              "size": 32,
              "description": "GFXMMU LUT entry 862 low"
            },
            "GFXMMU_LUT862H": {
              "offset": "0x2AF4",
              "size": 32,
              "description": "GFXMMU LUT entry 862 high"
            },
            "GFXMMU_LUT863L": {
              "offset": "0x2AF8",
              "size": 32,
              "description": "GFXMMU LUT entry 863 low"
            },
            "GFXMMU_LUT863H": {
              "offset": "0x2AFC",
              "size": 32,
              "description": "GFXMMU LUT entry 863 high"
            },
            "GFXMMU_LUT864L": {
              "offset": "0x2B00",
              "size": 32,
              "description": "GFXMMU LUT entry 864 low"
            },
            "GFXMMU_LUT864H": {
              "offset": "0x2B04",
              "size": 32,
              "description": "GFXMMU LUT entry 864 high"
            },
            "GFXMMU_LUT865L": {
              "offset": "0x2B08",
              "size": 32,
              "description": "GFXMMU LUT entry 865 low"
            },
            "GFXMMU_LUT865H": {
              "offset": "0x2B0C",
              "size": 32,
              "description": "GFXMMU LUT entry 865 high"
            },
            "GFXMMU_LUT866L": {
              "offset": "0x2B10",
              "size": 32,
              "description": "GFXMMU LUT entry 866 low"
            },
            "GFXMMU_LUT866H": {
              "offset": "0x2B14",
              "size": 32,
              "description": "GFXMMU LUT entry 866 high"
            },
            "GFXMMU_LUT867L": {
              "offset": "0x2B18",
              "size": 32,
              "description": "GFXMMU LUT entry 867 low"
            },
            "GFXMMU_LUT867H": {
              "offset": "0x2B1C",
              "size": 32,
              "description": "GFXMMU LUT entry 867 high"
            },
            "GFXMMU_LUT868L": {
              "offset": "0x2B20",
              "size": 32,
              "description": "GFXMMU LUT entry 868 low"
            },
            "GFXMMU_LUT868H": {
              "offset": "0x2B24",
              "size": 32,
              "description": "GFXMMU LUT entry 868 high"
            },
            "GFXMMU_LUT869L": {
              "offset": "0x2B28",
              "size": 32,
              "description": "GFXMMU LUT entry 869 low"
            },
            "GFXMMU_LUT869H": {
              "offset": "0x2B2C",
              "size": 32,
              "description": "GFXMMU LUT entry 869 high"
            },
            "GFXMMU_LUT870L": {
              "offset": "0x2B30",
              "size": 32,
              "description": "GFXMMU LUT entry 870 low"
            },
            "GFXMMU_LUT870H": {
              "offset": "0x2B34",
              "size": 32,
              "description": "GFXMMU LUT entry 870 high"
            },
            "GFXMMU_LUT871L": {
              "offset": "0x2B38",
              "size": 32,
              "description": "GFXMMU LUT entry 871 low"
            },
            "GFXMMU_LUT871H": {
              "offset": "0x2B3C",
              "size": 32,
              "description": "GFXMMU LUT entry 871 high"
            },
            "GFXMMU_LUT872L": {
              "offset": "0x2B40",
              "size": 32,
              "description": "GFXMMU LUT entry 872 low"
            },
            "GFXMMU_LUT872H": {
              "offset": "0x2B44",
              "size": 32,
              "description": "GFXMMU LUT entry 872 high"
            },
            "GFXMMU_LUT873L": {
              "offset": "0x2B48",
              "size": 32,
              "description": "GFXMMU LUT entry 873 low"
            },
            "GFXMMU_LUT873H": {
              "offset": "0x2B4C",
              "size": 32,
              "description": "GFXMMU LUT entry 873 high"
            },
            "GFXMMU_LUT874L": {
              "offset": "0x2B50",
              "size": 32,
              "description": "GFXMMU LUT entry 874 low"
            },
            "GFXMMU_LUT874H": {
              "offset": "0x2B54",
              "size": 32,
              "description": "GFXMMU LUT entry 874 high"
            },
            "GFXMMU_LUT875L": {
              "offset": "0x2B58",
              "size": 32,
              "description": "GFXMMU LUT entry 875 low"
            },
            "GFXMMU_LUT875H": {
              "offset": "0x2B5C",
              "size": 32,
              "description": "GFXMMU LUT entry 875 high"
            },
            "GFXMMU_LUT876L": {
              "offset": "0x2B60",
              "size": 32,
              "description": "GFXMMU LUT entry 876 low"
            },
            "GFXMMU_LUT876H": {
              "offset": "0x2B64",
              "size": 32,
              "description": "GFXMMU LUT entry 876 high"
            },
            "GFXMMU_LUT877L": {
              "offset": "0x2B68",
              "size": 32,
              "description": "GFXMMU LUT entry 877 low"
            },
            "GFXMMU_LUT877H": {
              "offset": "0x2B6C",
              "size": 32,
              "description": "GFXMMU LUT entry 877 high"
            },
            "GFXMMU_LUT878L": {
              "offset": "0x2B70",
              "size": 32,
              "description": "GFXMMU LUT entry 878 low"
            },
            "GFXMMU_LUT878H": {
              "offset": "0x2B74",
              "size": 32,
              "description": "GFXMMU LUT entry 878 high"
            },
            "GFXMMU_LUT879L": {
              "offset": "0x2B78",
              "size": 32,
              "description": "GFXMMU LUT entry 879 low"
            },
            "GFXMMU_LUT879H": {
              "offset": "0x2B7C",
              "size": 32,
              "description": "GFXMMU LUT entry 879 high"
            },
            "GFXMMU_LUT880L": {
              "offset": "0x2B80",
              "size": 32,
              "description": "GFXMMU LUT entry 880 low"
            },
            "GFXMMU_LUT880H": {
              "offset": "0x2B84",
              "size": 32,
              "description": "GFXMMU LUT entry 880 high"
            },
            "GFXMMU_LUT881L": {
              "offset": "0x2B88",
              "size": 32,
              "description": "GFXMMU LUT entry 881 low"
            },
            "GFXMMU_LUT881H": {
              "offset": "0x2B8C",
              "size": 32,
              "description": "GFXMMU LUT entry 881 high"
            },
            "GFXMMU_LUT882L": {
              "offset": "0x2B90",
              "size": 32,
              "description": "GFXMMU LUT entry 882 low"
            },
            "GFXMMU_LUT882H": {
              "offset": "0x2B94",
              "size": 32,
              "description": "GFXMMU LUT entry 882 high"
            },
            "GFXMMU_LUT883L": {
              "offset": "0x2B98",
              "size": 32,
              "description": "GFXMMU LUT entry 883 low"
            },
            "GFXMMU_LUT883H": {
              "offset": "0x2B9C",
              "size": 32,
              "description": "GFXMMU LUT entry 883 high"
            },
            "GFXMMU_LUT884L": {
              "offset": "0x2BA0",
              "size": 32,
              "description": "GFXMMU LUT entry 884 low"
            },
            "GFXMMU_LUT884H": {
              "offset": "0x2BA4",
              "size": 32,
              "description": "GFXMMU LUT entry 884 high"
            },
            "GFXMMU_LUT885L": {
              "offset": "0x2BA8",
              "size": 32,
              "description": "GFXMMU LUT entry 885 low"
            },
            "GFXMMU_LUT885H": {
              "offset": "0x2BAC",
              "size": 32,
              "description": "GFXMMU LUT entry 885 high"
            },
            "GFXMMU_LUT886L": {
              "offset": "0x2BB0",
              "size": 32,
              "description": "GFXMMU LUT entry 886 low"
            },
            "GFXMMU_LUT886H": {
              "offset": "0x2BB4",
              "size": 32,
              "description": "GFXMMU LUT entry 886 high"
            },
            "GFXMMU_LUT887L": {
              "offset": "0x2BB8",
              "size": 32,
              "description": "GFXMMU LUT entry 887 low"
            },
            "GFXMMU_LUT887H": {
              "offset": "0x2BBC",
              "size": 32,
              "description": "GFXMMU LUT entry 887 high"
            },
            "GFXMMU_LUT888L": {
              "offset": "0x2BC0",
              "size": 32,
              "description": "GFXMMU LUT entry 888 low"
            },
            "GFXMMU_LUT888H": {
              "offset": "0x2BC4",
              "size": 32,
              "description": "GFXMMU LUT entry 888 high"
            },
            "GFXMMU_LUT889L": {
              "offset": "0x2BC8",
              "size": 32,
              "description": "GFXMMU LUT entry 889 low"
            },
            "GFXMMU_LUT889H": {
              "offset": "0x2BCC",
              "size": 32,
              "description": "GFXMMU LUT entry 889 high"
            },
            "GFXMMU_LUT890L": {
              "offset": "0x2BD0",
              "size": 32,
              "description": "GFXMMU LUT entry 890 low"
            },
            "GFXMMU_LUT890H": {
              "offset": "0x2BD4",
              "size": 32,
              "description": "GFXMMU LUT entry 890 high"
            },
            "GFXMMU_LUT891L": {
              "offset": "0x2BD8",
              "size": 32,
              "description": "GFXMMU LUT entry 891 low"
            },
            "GFXMMU_LUT891H": {
              "offset": "0x2BDC",
              "size": 32,
              "description": "GFXMMU LUT entry 891 high"
            },
            "GFXMMU_LUT892L": {
              "offset": "0x2BE0",
              "size": 32,
              "description": "GFXMMU LUT entry 892 low"
            },
            "GFXMMU_LUT892H": {
              "offset": "0x2BE4",
              "size": 32,
              "description": "GFXMMU LUT entry 892 high"
            },
            "GFXMMU_LUT893L": {
              "offset": "0x2BE8",
              "size": 32,
              "description": "GFXMMU LUT entry 893 low"
            },
            "GFXMMU_LUT893H": {
              "offset": "0x2BEC",
              "size": 32,
              "description": "GFXMMU LUT entry 893 high"
            },
            "GFXMMU_LUT894L": {
              "offset": "0x2BF0",
              "size": 32,
              "description": "GFXMMU LUT entry 894 low"
            },
            "GFXMMU_LUT894H": {
              "offset": "0x2BF4",
              "size": 32,
              "description": "GFXMMU LUT entry 894 high"
            },
            "GFXMMU_LUT895L": {
              "offset": "0x2BF8",
              "size": 32,
              "description": "GFXMMU LUT entry 895 low"
            },
            "GFXMMU_LUT895H": {
              "offset": "0x2BFC",
              "size": 32,
              "description": "GFXMMU LUT entry 895 high"
            },
            "GFXMMU_LUT896L": {
              "offset": "0x2C00",
              "size": 32,
              "description": "GFXMMU LUT entry 896 low"
            },
            "GFXMMU_LUT896H": {
              "offset": "0x2C04",
              "size": 32,
              "description": "GFXMMU LUT entry 896 high"
            },
            "GFXMMU_LUT897L": {
              "offset": "0x2C08",
              "size": 32,
              "description": "GFXMMU LUT entry 897 low"
            },
            "GFXMMU_LUT897H": {
              "offset": "0x2C0C",
              "size": 32,
              "description": "GFXMMU LUT entry 897 high"
            },
            "GFXMMU_LUT898L": {
              "offset": "0x2C10",
              "size": 32,
              "description": "GFXMMU LUT entry 898 low"
            },
            "GFXMMU_LUT898H": {
              "offset": "0x2C14",
              "size": 32,
              "description": "GFXMMU LUT entry 898 high"
            },
            "GFXMMU_LUT899L": {
              "offset": "0x2C18",
              "size": 32,
              "description": "GFXMMU LUT entry 899 low"
            },
            "GFXMMU_LUT899H": {
              "offset": "0x2C1C",
              "size": 32,
              "description": "GFXMMU LUT entry 899 high"
            },
            "GFXMMU_LUT900L": {
              "offset": "0x2C20",
              "size": 32,
              "description": "GFXMMU LUT entry 900 low"
            },
            "GFXMMU_LUT900H": {
              "offset": "0x2C24",
              "size": 32,
              "description": "GFXMMU LUT entry 900 high"
            },
            "GFXMMU_LUT901L": {
              "offset": "0x2C28",
              "size": 32,
              "description": "GFXMMU LUT entry 901 low"
            },
            "GFXMMU_LUT901H": {
              "offset": "0x2C2C",
              "size": 32,
              "description": "GFXMMU LUT entry 901 high"
            },
            "GFXMMU_LUT902L": {
              "offset": "0x2C30",
              "size": 32,
              "description": "GFXMMU LUT entry 902 low"
            },
            "GFXMMU_LUT902H": {
              "offset": "0x2C34",
              "size": 32,
              "description": "GFXMMU LUT entry 902 high"
            },
            "GFXMMU_LUT903L": {
              "offset": "0x2C38",
              "size": 32,
              "description": "GFXMMU LUT entry 903 low"
            },
            "GFXMMU_LUT903H": {
              "offset": "0x2C3C",
              "size": 32,
              "description": "GFXMMU LUT entry 903 high"
            },
            "GFXMMU_LUT904L": {
              "offset": "0x2C40",
              "size": 32,
              "description": "GFXMMU LUT entry 904 low"
            },
            "GFXMMU_LUT904H": {
              "offset": "0x2C44",
              "size": 32,
              "description": "GFXMMU LUT entry 904 high"
            },
            "GFXMMU_LUT905L": {
              "offset": "0x2C48",
              "size": 32,
              "description": "GFXMMU LUT entry 905 low"
            },
            "GFXMMU_LUT905H": {
              "offset": "0x2C4C",
              "size": 32,
              "description": "GFXMMU LUT entry 905 high"
            },
            "GFXMMU_LUT906L": {
              "offset": "0x2C50",
              "size": 32,
              "description": "GFXMMU LUT entry 906 low"
            },
            "GFXMMU_LUT906H": {
              "offset": "0x2C54",
              "size": 32,
              "description": "GFXMMU LUT entry 906 high"
            },
            "GFXMMU_LUT907L": {
              "offset": "0x2C58",
              "size": 32,
              "description": "GFXMMU LUT entry 907 low"
            },
            "GFXMMU_LUT907H": {
              "offset": "0x2C5C",
              "size": 32,
              "description": "GFXMMU LUT entry 907 high"
            },
            "GFXMMU_LUT908L": {
              "offset": "0x2C60",
              "size": 32,
              "description": "GFXMMU LUT entry 908 low"
            },
            "GFXMMU_LUT908H": {
              "offset": "0x2C64",
              "size": 32,
              "description": "GFXMMU LUT entry 908 high"
            },
            "GFXMMU_LUT909L": {
              "offset": "0x2C68",
              "size": 32,
              "description": "GFXMMU LUT entry 909 low"
            },
            "GFXMMU_LUT909H": {
              "offset": "0x2C6C",
              "size": 32,
              "description": "GFXMMU LUT entry 909 high"
            },
            "GFXMMU_LUT910L": {
              "offset": "0x2C70",
              "size": 32,
              "description": "GFXMMU LUT entry 910 low"
            },
            "GFXMMU_LUT910H": {
              "offset": "0x2C74",
              "size": 32,
              "description": "GFXMMU LUT entry 910 high"
            },
            "GFXMMU_LUT911L": {
              "offset": "0x2C78",
              "size": 32,
              "description": "GFXMMU LUT entry 911 low"
            },
            "GFXMMU_LUT911H": {
              "offset": "0x2C7C",
              "size": 32,
              "description": "GFXMMU LUT entry 911 high"
            },
            "GFXMMU_LUT912L": {
              "offset": "0x2C80",
              "size": 32,
              "description": "GFXMMU LUT entry 912 low"
            },
            "GFXMMU_LUT912H": {
              "offset": "0x2C84",
              "size": 32,
              "description": "GFXMMU LUT entry 912 high"
            },
            "GFXMMU_LUT913L": {
              "offset": "0x2C88",
              "size": 32,
              "description": "GFXMMU LUT entry 913 low"
            },
            "GFXMMU_LUT913H": {
              "offset": "0x2C8C",
              "size": 32,
              "description": "GFXMMU LUT entry 913 high"
            },
            "GFXMMU_LUT914L": {
              "offset": "0x2C90",
              "size": 32,
              "description": "GFXMMU LUT entry 914 low"
            },
            "GFXMMU_LUT914H": {
              "offset": "0x2C94",
              "size": 32,
              "description": "GFXMMU LUT entry 914 high"
            },
            "GFXMMU_LUT915L": {
              "offset": "0x2C98",
              "size": 32,
              "description": "GFXMMU LUT entry 915 low"
            },
            "GFXMMU_LUT915H": {
              "offset": "0x2C9C",
              "size": 32,
              "description": "GFXMMU LUT entry 915 high"
            },
            "GFXMMU_LUT916L": {
              "offset": "0x2CA0",
              "size": 32,
              "description": "GFXMMU LUT entry 916 low"
            },
            "GFXMMU_LUT916H": {
              "offset": "0x2CA4",
              "size": 32,
              "description": "GFXMMU LUT entry 916 high"
            },
            "GFXMMU_LUT917L": {
              "offset": "0x2CA8",
              "size": 32,
              "description": "GFXMMU LUT entry 917 low"
            },
            "GFXMMU_LUT917H": {
              "offset": "0x2CAC",
              "size": 32,
              "description": "GFXMMU LUT entry 917 high"
            },
            "GFXMMU_LUT918L": {
              "offset": "0x2CB0",
              "size": 32,
              "description": "GFXMMU LUT entry 918 low"
            },
            "GFXMMU_LUT918H": {
              "offset": "0x2CB4",
              "size": 32,
              "description": "GFXMMU LUT entry 918 high"
            },
            "GFXMMU_LUT919L": {
              "offset": "0x2CB8",
              "size": 32,
              "description": "GFXMMU LUT entry 919 low"
            },
            "GFXMMU_LUT919H": {
              "offset": "0x2CBC",
              "size": 32,
              "description": "GFXMMU LUT entry 919 high"
            },
            "GFXMMU_LUT920L": {
              "offset": "0x2CC0",
              "size": 32,
              "description": "GFXMMU LUT entry 920 low"
            },
            "GFXMMU_LUT920H": {
              "offset": "0x2CC4",
              "size": 32,
              "description": "GFXMMU LUT entry 920 high"
            },
            "GFXMMU_LUT921L": {
              "offset": "0x2CC8",
              "size": 32,
              "description": "GFXMMU LUT entry 921 low"
            },
            "GFXMMU_LUT921H": {
              "offset": "0x2CCC",
              "size": 32,
              "description": "GFXMMU LUT entry 921 high"
            },
            "GFXMMU_LUT922L": {
              "offset": "0x2CD0",
              "size": 32,
              "description": "GFXMMU LUT entry 922 low"
            },
            "GFXMMU_LUT922H": {
              "offset": "0x2CD4",
              "size": 32,
              "description": "GFXMMU LUT entry 922 high"
            },
            "GFXMMU_LUT923L": {
              "offset": "0x2CD8",
              "size": 32,
              "description": "GFXMMU LUT entry 923 low"
            },
            "GFXMMU_LUT923H": {
              "offset": "0x2CDC",
              "size": 32,
              "description": "GFXMMU LUT entry 923 high"
            },
            "GFXMMU_LUT924L": {
              "offset": "0x2CE0",
              "size": 32,
              "description": "GFXMMU LUT entry 924 low"
            },
            "GFXMMU_LUT924H": {
              "offset": "0x2CE4",
              "size": 32,
              "description": "GFXMMU LUT entry 924 high"
            },
            "GFXMMU_LUT925L": {
              "offset": "0x2CE8",
              "size": 32,
              "description": "GFXMMU LUT entry 925 low"
            },
            "GFXMMU_LUT925H": {
              "offset": "0x2CEC",
              "size": 32,
              "description": "GFXMMU LUT entry 925 high"
            },
            "GFXMMU_LUT926L": {
              "offset": "0x2CF0",
              "size": 32,
              "description": "GFXMMU LUT entry 926 low"
            },
            "GFXMMU_LUT926H": {
              "offset": "0x2CF4",
              "size": 32,
              "description": "GFXMMU LUT entry 926 high"
            },
            "GFXMMU_LUT927L": {
              "offset": "0x2CF8",
              "size": 32,
              "description": "GFXMMU LUT entry 927 low"
            },
            "GFXMMU_LUT927H": {
              "offset": "0x2CFC",
              "size": 32,
              "description": "GFXMMU LUT entry 927 high"
            },
            "GFXMMU_LUT928L": {
              "offset": "0x2D00",
              "size": 32,
              "description": "GFXMMU LUT entry 928 low"
            },
            "GFXMMU_LUT928H": {
              "offset": "0x2D04",
              "size": 32,
              "description": "GFXMMU LUT entry 928 high"
            },
            "GFXMMU_LUT929L": {
              "offset": "0x2D08",
              "size": 32,
              "description": "GFXMMU LUT entry 929 low"
            },
            "GFXMMU_LUT929H": {
              "offset": "0x2D0C",
              "size": 32,
              "description": "GFXMMU LUT entry 929 high"
            },
            "GFXMMU_LUT930L": {
              "offset": "0x2D10",
              "size": 32,
              "description": "GFXMMU LUT entry 930 low"
            },
            "GFXMMU_LUT930H": {
              "offset": "0x2D14",
              "size": 32,
              "description": "GFXMMU LUT entry 930 high"
            },
            "GFXMMU_LUT931L": {
              "offset": "0x2D18",
              "size": 32,
              "description": "GFXMMU LUT entry 931 low"
            },
            "GFXMMU_LUT931H": {
              "offset": "0x2D1C",
              "size": 32,
              "description": "GFXMMU LUT entry 931 high"
            },
            "GFXMMU_LUT932L": {
              "offset": "0x2D20",
              "size": 32,
              "description": "GFXMMU LUT entry 932 low"
            },
            "GFXMMU_LUT932H": {
              "offset": "0x2D24",
              "size": 32,
              "description": "GFXMMU LUT entry 932 high"
            },
            "GFXMMU_LUT933L": {
              "offset": "0x2D28",
              "size": 32,
              "description": "GFXMMU LUT entry 933 low"
            },
            "GFXMMU_LUT933H": {
              "offset": "0x2D2C",
              "size": 32,
              "description": "GFXMMU LUT entry 933 high"
            },
            "GFXMMU_LUT934L": {
              "offset": "0x2D30",
              "size": 32,
              "description": "GFXMMU LUT entry 934 low"
            },
            "GFXMMU_LUT934H": {
              "offset": "0x2D34",
              "size": 32,
              "description": "GFXMMU LUT entry 934 high"
            },
            "GFXMMU_LUT935L": {
              "offset": "0x2D38",
              "size": 32,
              "description": "GFXMMU LUT entry 935 low"
            },
            "GFXMMU_LUT935H": {
              "offset": "0x2D3C",
              "size": 32,
              "description": "GFXMMU LUT entry 935 high"
            },
            "GFXMMU_LUT936L": {
              "offset": "0x2D40",
              "size": 32,
              "description": "GFXMMU LUT entry 936 low"
            },
            "GFXMMU_LUT936H": {
              "offset": "0x2D44",
              "size": 32,
              "description": "GFXMMU LUT entry 936 high"
            },
            "GFXMMU_LUT937L": {
              "offset": "0x2D48",
              "size": 32,
              "description": "GFXMMU LUT entry 937 low"
            },
            "GFXMMU_LUT937H": {
              "offset": "0x2D4C",
              "size": 32,
              "description": "GFXMMU LUT entry 937 high"
            },
            "GFXMMU_LUT938L": {
              "offset": "0x2D50",
              "size": 32,
              "description": "GFXMMU LUT entry 938 low"
            },
            "GFXMMU_LUT938H": {
              "offset": "0x2D54",
              "size": 32,
              "description": "GFXMMU LUT entry 938 high"
            },
            "GFXMMU_LUT939L": {
              "offset": "0x2D58",
              "size": 32,
              "description": "GFXMMU LUT entry 939 low"
            },
            "GFXMMU_LUT939H": {
              "offset": "0x2D5C",
              "size": 32,
              "description": "GFXMMU LUT entry 939 high"
            },
            "GFXMMU_LUT940L": {
              "offset": "0x2D60",
              "size": 32,
              "description": "GFXMMU LUT entry 940 low"
            },
            "GFXMMU_LUT940H": {
              "offset": "0x2D64",
              "size": 32,
              "description": "GFXMMU LUT entry 940 high"
            },
            "GFXMMU_LUT941L": {
              "offset": "0x2D68",
              "size": 32,
              "description": "GFXMMU LUT entry 941 low"
            },
            "GFXMMU_LUT941H": {
              "offset": "0x2D6C",
              "size": 32,
              "description": "GFXMMU LUT entry 941 high"
            },
            "GFXMMU_LUT942L": {
              "offset": "0x2D70",
              "size": 32,
              "description": "GFXMMU LUT entry 942 low"
            },
            "GFXMMU_LUT942H": {
              "offset": "0x2D74",
              "size": 32,
              "description": "GFXMMU LUT entry 942 high"
            },
            "GFXMMU_LUT943L": {
              "offset": "0x2D78",
              "size": 32,
              "description": "GFXMMU LUT entry 943 low"
            },
            "GFXMMU_LUT943H": {
              "offset": "0x2D7C",
              "size": 32,
              "description": "GFXMMU LUT entry 943 high"
            },
            "GFXMMU_LUT944L": {
              "offset": "0x2D80",
              "size": 32,
              "description": "GFXMMU LUT entry 944 low"
            },
            "GFXMMU_LUT944H": {
              "offset": "0x2D84",
              "size": 32,
              "description": "GFXMMU LUT entry 944 high"
            },
            "GFXMMU_LUT945L": {
              "offset": "0x2D88",
              "size": 32,
              "description": "GFXMMU LUT entry 945 low"
            },
            "GFXMMU_LUT945H": {
              "offset": "0x2D8C",
              "size": 32,
              "description": "GFXMMU LUT entry 945 high"
            },
            "GFXMMU_LUT946L": {
              "offset": "0x2D90",
              "size": 32,
              "description": "GFXMMU LUT entry 946 low"
            },
            "GFXMMU_LUT946H": {
              "offset": "0x2D94",
              "size": 32,
              "description": "GFXMMU LUT entry 946 high"
            },
            "GFXMMU_LUT947L": {
              "offset": "0x2D98",
              "size": 32,
              "description": "GFXMMU LUT entry 947 low"
            },
            "GFXMMU_LUT947H": {
              "offset": "0x2D9C",
              "size": 32,
              "description": "GFXMMU LUT entry 947 high"
            },
            "GFXMMU_LUT948L": {
              "offset": "0x2DA0",
              "size": 32,
              "description": "GFXMMU LUT entry 948 low"
            },
            "GFXMMU_LUT948H": {
              "offset": "0x2DA4",
              "size": 32,
              "description": "GFXMMU LUT entry 948 high"
            },
            "GFXMMU_LUT949L": {
              "offset": "0x2DA8",
              "size": 32,
              "description": "GFXMMU LUT entry 949 low"
            },
            "GFXMMU_LUT949H": {
              "offset": "0x2DAC",
              "size": 32,
              "description": "GFXMMU LUT entry 949 high"
            },
            "GFXMMU_LUT950L": {
              "offset": "0x2DB0",
              "size": 32,
              "description": "GFXMMU LUT entry 950 low"
            },
            "GFXMMU_LUT950H": {
              "offset": "0x2DB4",
              "size": 32,
              "description": "GFXMMU LUT entry 950 high"
            },
            "GFXMMU_LUT951L": {
              "offset": "0x2DB8",
              "size": 32,
              "description": "GFXMMU LUT entry 951 low"
            },
            "GFXMMU_LUT951H": {
              "offset": "0x2DBC",
              "size": 32,
              "description": "GFXMMU LUT entry 951 high"
            },
            "GFXMMU_LUT952L": {
              "offset": "0x2DC0",
              "size": 32,
              "description": "GFXMMU LUT entry 952 low"
            },
            "GFXMMU_LUT952H": {
              "offset": "0x2DC4",
              "size": 32,
              "description": "GFXMMU LUT entry 952 high"
            },
            "GFXMMU_LUT953L": {
              "offset": "0x2DC8",
              "size": 32,
              "description": "GFXMMU LUT entry 953 low"
            },
            "GFXMMU_LUT953H": {
              "offset": "0x2DCC",
              "size": 32,
              "description": "GFXMMU LUT entry 953 high"
            },
            "GFXMMU_LUT954L": {
              "offset": "0x2DD0",
              "size": 32,
              "description": "GFXMMU LUT entry 954 low"
            },
            "GFXMMU_LUT954H": {
              "offset": "0x2DD4",
              "size": 32,
              "description": "GFXMMU LUT entry 954 high"
            },
            "GFXMMU_LUT955L": {
              "offset": "0x2DD8",
              "size": 32,
              "description": "GFXMMU LUT entry 955 low"
            },
            "GFXMMU_LUT955H": {
              "offset": "0x2DDC",
              "size": 32,
              "description": "GFXMMU LUT entry 955 high"
            },
            "GFXMMU_LUT956L": {
              "offset": "0x2DE0",
              "size": 32,
              "description": "GFXMMU LUT entry 956 low"
            },
            "GFXMMU_LUT956H": {
              "offset": "0x2DE4",
              "size": 32,
              "description": "GFXMMU LUT entry 956 high"
            },
            "GFXMMU_LUT957L": {
              "offset": "0x2DE8",
              "size": 32,
              "description": "GFXMMU LUT entry 957 low"
            },
            "GFXMMU_LUT957H": {
              "offset": "0x2DEC",
              "size": 32,
              "description": "GFXMMU LUT entry 957 high"
            },
            "GFXMMU_LUT958L": {
              "offset": "0x2DF0",
              "size": 32,
              "description": "GFXMMU LUT entry 958 low"
            },
            "GFXMMU_LUT958H": {
              "offset": "0x2DF4",
              "size": 32,
              "description": "GFXMMU LUT entry 958 high"
            },
            "GFXMMU_LUT959L": {
              "offset": "0x2DF8",
              "size": 32,
              "description": "GFXMMU LUT entry 959 low"
            },
            "GFXMMU_LUT959H": {
              "offset": "0x2DFC",
              "size": 32,
              "description": "GFXMMU LUT entry 959 high"
            },
            "GFXMMU_LUT960L": {
              "offset": "0x2E00",
              "size": 32,
              "description": "GFXMMU LUT entry 960 low"
            },
            "GFXMMU_LUT960H": {
              "offset": "0x2E04",
              "size": 32,
              "description": "GFXMMU LUT entry 960 high"
            },
            "GFXMMU_LUT961L": {
              "offset": "0x2E08",
              "size": 32,
              "description": "GFXMMU LUT entry 961 low"
            },
            "GFXMMU_LUT961H": {
              "offset": "0x2E0C",
              "size": 32,
              "description": "GFXMMU LUT entry 961 high"
            },
            "GFXMMU_LUT962L": {
              "offset": "0x2E10",
              "size": 32,
              "description": "GFXMMU LUT entry 962 low"
            },
            "GFXMMU_LUT962H": {
              "offset": "0x2E14",
              "size": 32,
              "description": "GFXMMU LUT entry 962 high"
            },
            "GFXMMU_LUT963L": {
              "offset": "0x2E18",
              "size": 32,
              "description": "GFXMMU LUT entry 963 low"
            },
            "GFXMMU_LUT963H": {
              "offset": "0x2E1C",
              "size": 32,
              "description": "GFXMMU LUT entry 963 high"
            },
            "GFXMMU_LUT964L": {
              "offset": "0x2E20",
              "size": 32,
              "description": "GFXMMU LUT entry 964 low"
            },
            "GFXMMU_LUT964H": {
              "offset": "0x2E24",
              "size": 32,
              "description": "GFXMMU LUT entry 964 high"
            },
            "GFXMMU_LUT965L": {
              "offset": "0x2E28",
              "size": 32,
              "description": "GFXMMU LUT entry 965 low"
            },
            "GFXMMU_LUT965H": {
              "offset": "0x2E2C",
              "size": 32,
              "description": "GFXMMU LUT entry 965 high"
            },
            "GFXMMU_LUT966L": {
              "offset": "0x2E30",
              "size": 32,
              "description": "GFXMMU LUT entry 966 low"
            },
            "GFXMMU_LUT966H": {
              "offset": "0x2E34",
              "size": 32,
              "description": "GFXMMU LUT entry 966 high"
            },
            "GFXMMU_LUT967L": {
              "offset": "0x2E38",
              "size": 32,
              "description": "GFXMMU LUT entry 967 low"
            },
            "GFXMMU_LUT967H": {
              "offset": "0x2E3C",
              "size": 32,
              "description": "GFXMMU LUT entry 967 high"
            },
            "GFXMMU_LUT968L": {
              "offset": "0x2E40",
              "size": 32,
              "description": "GFXMMU LUT entry 968 low"
            },
            "GFXMMU_LUT968H": {
              "offset": "0x2E44",
              "size": 32,
              "description": "GFXMMU LUT entry 968 high"
            },
            "GFXMMU_LUT969L": {
              "offset": "0x2E48",
              "size": 32,
              "description": "GFXMMU LUT entry 969 low"
            },
            "GFXMMU_LUT969H": {
              "offset": "0x2E4C",
              "size": 32,
              "description": "GFXMMU LUT entry 969 high"
            },
            "GFXMMU_LUT970L": {
              "offset": "0x2E50",
              "size": 32,
              "description": "GFXMMU LUT entry 970 low"
            },
            "GFXMMU_LUT970H": {
              "offset": "0x2E54",
              "size": 32,
              "description": "GFXMMU LUT entry 970 high"
            },
            "GFXMMU_LUT971L": {
              "offset": "0x2E58",
              "size": 32,
              "description": "GFXMMU LUT entry 971 low"
            },
            "GFXMMU_LUT971H": {
              "offset": "0x2E5C",
              "size": 32,
              "description": "GFXMMU LUT entry 971 high"
            },
            "GFXMMU_LUT972L": {
              "offset": "0x2E60",
              "size": 32,
              "description": "GFXMMU LUT entry 972 low"
            },
            "GFXMMU_LUT972H": {
              "offset": "0x2E64",
              "size": 32,
              "description": "GFXMMU LUT entry 972 high"
            },
            "GFXMMU_LUT973L": {
              "offset": "0x2E68",
              "size": 32,
              "description": "GFXMMU LUT entry 973 low"
            },
            "GFXMMU_LUT973H": {
              "offset": "0x2E6C",
              "size": 32,
              "description": "GFXMMU LUT entry 973 high"
            },
            "GFXMMU_LUT974L": {
              "offset": "0x2E70",
              "size": 32,
              "description": "GFXMMU LUT entry 974 low"
            },
            "GFXMMU_LUT974H": {
              "offset": "0x2E74",
              "size": 32,
              "description": "GFXMMU LUT entry 974 high"
            },
            "GFXMMU_LUT975L": {
              "offset": "0x2E78",
              "size": 32,
              "description": "GFXMMU LUT entry 975 low"
            },
            "GFXMMU_LUT975H": {
              "offset": "0x2E7C",
              "size": 32,
              "description": "GFXMMU LUT entry 975 high"
            },
            "GFXMMU_LUT976L": {
              "offset": "0x2E80",
              "size": 32,
              "description": "GFXMMU LUT entry 976 low"
            },
            "GFXMMU_LUT976H": {
              "offset": "0x2E84",
              "size": 32,
              "description": "GFXMMU LUT entry 976 high"
            },
            "GFXMMU_LUT977L": {
              "offset": "0x2E88",
              "size": 32,
              "description": "GFXMMU LUT entry 977 low"
            },
            "GFXMMU_LUT977H": {
              "offset": "0x2E8C",
              "size": 32,
              "description": "GFXMMU LUT entry 977 high"
            },
            "GFXMMU_LUT978L": {
              "offset": "0x2E90",
              "size": 32,
              "description": "GFXMMU LUT entry 978 low"
            },
            "GFXMMU_LUT978H": {
              "offset": "0x2E94",
              "size": 32,
              "description": "GFXMMU LUT entry 978 high"
            },
            "GFXMMU_LUT979L": {
              "offset": "0x2E98",
              "size": 32,
              "description": "GFXMMU LUT entry 979 low"
            },
            "GFXMMU_LUT979H": {
              "offset": "0x2E9C",
              "size": 32,
              "description": "GFXMMU LUT entry 979 high"
            },
            "GFXMMU_LUT980L": {
              "offset": "0x2EA0",
              "size": 32,
              "description": "GFXMMU LUT entry 980 low"
            },
            "GFXMMU_LUT980H": {
              "offset": "0x2EA4",
              "size": 32,
              "description": "GFXMMU LUT entry 980 high"
            },
            "GFXMMU_LUT981L": {
              "offset": "0x2EA8",
              "size": 32,
              "description": "GFXMMU LUT entry 981 low"
            },
            "GFXMMU_LUT981H": {
              "offset": "0x2EAC",
              "size": 32,
              "description": "GFXMMU LUT entry 981 high"
            },
            "GFXMMU_LUT982L": {
              "offset": "0x2EB0",
              "size": 32,
              "description": "GFXMMU LUT entry 982 low"
            },
            "GFXMMU_LUT982H": {
              "offset": "0x2EB4",
              "size": 32,
              "description": "GFXMMU LUT entry 982 high"
            },
            "GFXMMU_LUT983L": {
              "offset": "0x2EB8",
              "size": 32,
              "description": "GFXMMU LUT entry 983 low"
            },
            "GFXMMU_LUT983H": {
              "offset": "0x2EBC",
              "size": 32,
              "description": "GFXMMU LUT entry 983 high"
            },
            "GFXMMU_LUT984L": {
              "offset": "0x2EC0",
              "size": 32,
              "description": "GFXMMU LUT entry 984 low"
            },
            "GFXMMU_LUT984H": {
              "offset": "0x2EC4",
              "size": 32,
              "description": "GFXMMU LUT entry 984 high"
            },
            "GFXMMU_LUT985L": {
              "offset": "0x2EC8",
              "size": 32,
              "description": "GFXMMU LUT entry 985 low"
            },
            "GFXMMU_LUT985H": {
              "offset": "0x2ECC",
              "size": 32,
              "description": "GFXMMU LUT entry 985 high"
            },
            "GFXMMU_LUT986L": {
              "offset": "0x2ED0",
              "size": 32,
              "description": "GFXMMU LUT entry 986 low"
            },
            "GFXMMU_LUT986H": {
              "offset": "0x2ED4",
              "size": 32,
              "description": "GFXMMU LUT entry 986 high"
            },
            "GFXMMU_LUT987L": {
              "offset": "0x2ED8",
              "size": 32,
              "description": "GFXMMU LUT entry 987 low"
            },
            "GFXMMU_LUT987H": {
              "offset": "0x2EDC",
              "size": 32,
              "description": "GFXMMU LUT entry 987 high"
            },
            "GFXMMU_LUT988L": {
              "offset": "0x2EE0",
              "size": 32,
              "description": "GFXMMU LUT entry 988 low"
            },
            "GFXMMU_LUT988H": {
              "offset": "0x2EE4",
              "size": 32,
              "description": "GFXMMU LUT entry 988 high"
            },
            "GFXMMU_LUT989L": {
              "offset": "0x2EE8",
              "size": 32,
              "description": "GFXMMU LUT entry 989 low"
            },
            "GFXMMU_LUT989H": {
              "offset": "0x2EEC",
              "size": 32,
              "description": "GFXMMU LUT entry 989 high"
            },
            "GFXMMU_LUT990L": {
              "offset": "0x2EF0",
              "size": 32,
              "description": "GFXMMU LUT entry 990 low"
            },
            "GFXMMU_LUT990H": {
              "offset": "0x2EF4",
              "size": 32,
              "description": "GFXMMU LUT entry 990 high"
            },
            "GFXMMU_LUT991L": {
              "offset": "0x2EF8",
              "size": 32,
              "description": "GFXMMU LUT entry 991 low"
            },
            "GFXMMU_LUT991H": {
              "offset": "0x2EFC",
              "size": 32,
              "description": "GFXMMU LUT entry 991 high"
            },
            "GFXMMU_LUT992L": {
              "offset": "0x2F00",
              "size": 32,
              "description": "GFXMMU LUT entry 992 low"
            },
            "GFXMMU_LUT992H": {
              "offset": "0x2F04",
              "size": 32,
              "description": "GFXMMU LUT entry 992 high"
            },
            "GFXMMU_LUT993L": {
              "offset": "0x2F08",
              "size": 32,
              "description": "GFXMMU LUT entry 993 low"
            },
            "GFXMMU_LUT993H": {
              "offset": "0x2F0C",
              "size": 32,
              "description": "GFXMMU LUT entry 993 high"
            },
            "GFXMMU_LUT994L": {
              "offset": "0x2F10",
              "size": 32,
              "description": "GFXMMU LUT entry 994 low"
            },
            "GFXMMU_LUT994H": {
              "offset": "0x2F14",
              "size": 32,
              "description": "GFXMMU LUT entry 994 high"
            },
            "GFXMMU_LUT995L": {
              "offset": "0x2F18",
              "size": 32,
              "description": "GFXMMU LUT entry 995 low"
            },
            "GFXMMU_LUT995H": {
              "offset": "0x2F1C",
              "size": 32,
              "description": "GFXMMU LUT entry 995 high"
            },
            "GFXMMU_LUT996L": {
              "offset": "0x2F20",
              "size": 32,
              "description": "GFXMMU LUT entry 996 low"
            },
            "GFXMMU_LUT996H": {
              "offset": "0x2F24",
              "size": 32,
              "description": "GFXMMU LUT entry 996 high"
            },
            "GFXMMU_LUT997L": {
              "offset": "0x2F28",
              "size": 32,
              "description": "GFXMMU LUT entry 997 low"
            },
            "GFXMMU_LUT997H": {
              "offset": "0x2F2C",
              "size": 32,
              "description": "GFXMMU LUT entry 997 high"
            },
            "GFXMMU_LUT998L": {
              "offset": "0x2F30",
              "size": 32,
              "description": "GFXMMU LUT entry 998 low"
            },
            "GFXMMU_LUT998H": {
              "offset": "0x2F34",
              "size": 32,
              "description": "GFXMMU LUT entry 998 high"
            },
            "GFXMMU_LUT999L": {
              "offset": "0x2F38",
              "size": 32,
              "description": "GFXMMU LUT entry 999 low"
            },
            "GFXMMU_LUT999H": {
              "offset": "0x2F3C",
              "size": 32,
              "description": "GFXMMU LUT entry 999 high"
            },
            "GFXMMU_LUT1000L": {
              "offset": "0x2F40",
              "size": 32,
              "description": "GFXMMU LUT entry 1000 low"
            },
            "GFXMMU_LUT1000H": {
              "offset": "0x2F44",
              "size": 32,
              "description": "GFXMMU LUT entry 1000 high"
            },
            "GFXMMU_LUT1001L": {
              "offset": "0x2F48",
              "size": 32,
              "description": "GFXMMU LUT entry 1001 low"
            },
            "GFXMMU_LUT1001H": {
              "offset": "0x2F4C",
              "size": 32,
              "description": "GFXMMU LUT entry 1001 high"
            },
            "GFXMMU_LUT1002L": {
              "offset": "0x2F50",
              "size": 32,
              "description": "GFXMMU LUT entry 1002 low"
            },
            "GFXMMU_LUT1002H": {
              "offset": "0x2F54",
              "size": 32,
              "description": "GFXMMU LUT entry 1002 high"
            },
            "GFXMMU_LUT1003L": {
              "offset": "0x2F58",
              "size": 32,
              "description": "GFXMMU LUT entry 1003 low"
            },
            "GFXMMU_LUT1003H": {
              "offset": "0x2F5C",
              "size": 32,
              "description": "GFXMMU LUT entry 1003 high"
            },
            "GFXMMU_LUT1004L": {
              "offset": "0x2F60",
              "size": 32,
              "description": "GFXMMU LUT entry 1004 low"
            },
            "GFXMMU_LUT1004H": {
              "offset": "0x2F64",
              "size": 32,
              "description": "GFXMMU LUT entry 1004 high"
            },
            "GFXMMU_LUT1005L": {
              "offset": "0x2F68",
              "size": 32,
              "description": "GFXMMU LUT entry 1005 low"
            },
            "GFXMMU_LUT1005H": {
              "offset": "0x2F6C",
              "size": 32,
              "description": "GFXMMU LUT entry 1005 high"
            },
            "GFXMMU_LUT1006L": {
              "offset": "0x2F70",
              "size": 32,
              "description": "GFXMMU LUT entry 1006 low"
            },
            "GFXMMU_LUT1006H": {
              "offset": "0x2F74",
              "size": 32,
              "description": "GFXMMU LUT entry 1006 high"
            },
            "GFXMMU_LUT1007L": {
              "offset": "0x2F78",
              "size": 32,
              "description": "GFXMMU LUT entry 1007 low"
            },
            "GFXMMU_LUT1007H": {
              "offset": "0x2F7C",
              "size": 32,
              "description": "GFXMMU LUT entry 1007 high"
            },
            "GFXMMU_LUT1008L": {
              "offset": "0x2F80",
              "size": 32,
              "description": "GFXMMU LUT entry 1008 low"
            },
            "GFXMMU_LUT1008H": {
              "offset": "0x2F84",
              "size": 32,
              "description": "GFXMMU LUT entry 1008 high"
            },
            "GFXMMU_LUT1009L": {
              "offset": "0x2F88",
              "size": 32,
              "description": "GFXMMU LUT entry 1009 low"
            },
            "GFXMMU_LUT1009H": {
              "offset": "0x2F8C",
              "size": 32,
              "description": "GFXMMU LUT entry 1009 high"
            },
            "GFXMMU_LUT1010L": {
              "offset": "0x2F90",
              "size": 32,
              "description": "GFXMMU LUT entry 1010 low"
            },
            "GFXMMU_LUT1010H": {
              "offset": "0x2F94",
              "size": 32,
              "description": "GFXMMU LUT entry 1010 high"
            },
            "GFXMMU_LUT1011L": {
              "offset": "0x2F98",
              "size": 32,
              "description": "GFXMMU LUT entry 1011 low"
            },
            "GFXMMU_LUT1011H": {
              "offset": "0x2F9C",
              "size": 32,
              "description": "GFXMMU LUT entry 1011 high"
            },
            "GFXMMU_LUT1012L": {
              "offset": "0x2FA0",
              "size": 32,
              "description": "GFXMMU LUT entry 1012 low"
            },
            "GFXMMU_LUT1012H": {
              "offset": "0x2FA4",
              "size": 32,
              "description": "GFXMMU LUT entry 1012 high"
            },
            "GFXMMU_LUT1013L": {
              "offset": "0x2FA8",
              "size": 32,
              "description": "GFXMMU LUT entry 1013 low"
            },
            "GFXMMU_LUT1013H": {
              "offset": "0x2FAC",
              "size": 32,
              "description": "GFXMMU LUT entry 1013 high"
            },
            "GFXMMU_LUT1014L": {
              "offset": "0x2FB0",
              "size": 32,
              "description": "GFXMMU LUT entry 1014 low"
            },
            "GFXMMU_LUT1014H": {
              "offset": "0x2FB4",
              "size": 32,
              "description": "GFXMMU LUT entry 1014 high"
            },
            "GFXMMU_LUT1015L": {
              "offset": "0x2FB8",
              "size": 32,
              "description": "GFXMMU LUT entry 1015 low"
            },
            "GFXMMU_LUT1015H": {
              "offset": "0x2FBC",
              "size": 32,
              "description": "GFXMMU LUT entry 1015 high"
            },
            "GFXMMU_LUT1016L": {
              "offset": "0x2FC0",
              "size": 32,
              "description": "GFXMMU LUT entry 1016 low"
            },
            "GFXMMU_LUT1016H": {
              "offset": "0x2FC4",
              "size": 32,
              "description": "GFXMMU LUT entry 1016 high"
            },
            "GFXMMU_LUT1017L": {
              "offset": "0x2FC8",
              "size": 32,
              "description": "GFXMMU LUT entry 1017 low"
            },
            "GFXMMU_LUT1017H": {
              "offset": "0x2FCC",
              "size": 32,
              "description": "GFXMMU LUT entry 1017 high"
            },
            "GFXMMU_LUT1018L": {
              "offset": "0x2FD0",
              "size": 32,
              "description": "GFXMMU LUT entry 1018 low"
            },
            "GFXMMU_LUT1018H": {
              "offset": "0x2FD4",
              "size": 32,
              "description": "GFXMMU LUT entry 1018 high"
            },
            "GFXMMU_LUT1019L": {
              "offset": "0x2FD8",
              "size": 32,
              "description": "GFXMMU LUT entry 1019 low"
            },
            "GFXMMU_LUT1019H": {
              "offset": "0x2FDC",
              "size": 32,
              "description": "GFXMMU LUT entry 1019 high"
            },
            "GFXMMU_LUT1020L": {
              "offset": "0x2FE0",
              "size": 32,
              "description": "GFXMMU LUT entry 1020 low"
            },
            "GFXMMU_LUT1020H": {
              "offset": "0x2FE4",
              "size": 32,
              "description": "GFXMMU LUT entry 1020 high"
            },
            "GFXMMU_LUT1021L": {
              "offset": "0x2FE8",
              "size": 32,
              "description": "GFXMMU LUT entry 1021 low"
            },
            "GFXMMU_LUT1021H": {
              "offset": "0x2FEC",
              "size": 32,
              "description": "GFXMMU LUT entry 1021 high"
            },
            "GFXMMU_LUT1022L": {
              "offset": "0x2FF0",
              "size": 32,
              "description": "GFXMMU LUT entry 1022 low"
            },
            "GFXMMU_LUT1022H": {
              "offset": "0x2FF4",
              "size": 32,
              "description": "GFXMMU LUT entry 1022 high"
            },
            "GFXMMU_LUT1023L": {
              "offset": "0x2FF8",
              "size": 32,
              "description": "GFXMMU LUT entry 1023 low"
            },
            "GFXMMU_LUT1023H": {
              "offset": "0x2FFC",
              "size": 32,
              "description": "GFXMMU LUT entry 1023 high"
            }
          },
          "bits": {
            "GFXMMU_CR": {
              "B0OIE": {
                "bit": 0,
                "description": "Buffer 0 overflow interrupt enable\nThis bit enables the buffer 0 overflow interrupt."
              },
              "B1OIE": {
                "bit": 1,
                "description": "Buffer 1 overflow interrupt enable\nThis bit enables the buffer 1 overflow interrupt."
              },
              "B2OIE": {
                "bit": 2,
                "description": "Buffer 2 overflow interrupt enable\nThis bit enables the buffer 2 overflow interrupt."
              },
              "B3OIE": {
                "bit": 3,
                "description": "Buffer 3 overflow interrupt enable\nThis bit enables the buffer 3 overflow interrupt."
              },
              "AMEIE": {
                "bit": 4,
                "description": "AHB master error interrupt enable\nThis bit enables the AHB master error interrupt."
              },
              "BM192": {
                "bit": 6,
                "description": "192 Block mode\nThis bit defines the number of blocks per line"
              },
              "CE": {
                "bit": 7,
                "description": "Cache enable\nThis bit enables the cache unit."
              },
              "CL": {
                "bit": 8,
                "description": "Cache lock\nThis bit lock the cache onto the buffer defined in the CLB field."
              },
              "CLB": {
                "bit": 9,
                "description": "Cache lock buffer\nThis field select the buffer on which the cache is locked.",
                "width": 2
              },
              "FC": {
                "bit": 11,
                "description": "Force caching\nThis bit force the caching into the cache regardless of the MPU attributes.\nThe cache must be enable (CE bit set)."
              },
              "PD": {
                "bit": 12,
                "description": "Prefetch disable\nThis bit disables the prefetch of the cache."
              },
              "OC": {
                "bit": 16,
                "description": "Outter cachability\nThis bit configure the cachability of an access generated by the GFXMMU cache."
              },
              "OB": {
                "bit": 17,
                "description": "Outter bufferability\nThis bit configure the bufferability of an access generated by the GFXMMU cache."
              }
            },
            "GFXMMU_SR": {
              "B0OF": {
                "bit": 0,
                "description": "Buffer 0 overflow flag\nThis bit is set when an overflow occurs during the offset calculation of the buffer 0. It is cleared by writing 1 to CB0OF."
              },
              "B1OF": {
                "bit": 1,
                "description": "Buffer 1 overflow flag\nThis bit is set when an overflow occurs during the offset calculation of the buffer 1. It is cleared by writing 1 to CB1OF."
              },
              "B2OF": {
                "bit": 2,
                "description": "Buffer 2 overflow flag\nThis bit is set when an overflow occurs during the offset calculation of the buffer 2. It is cleared by writing 1 to CB2OF."
              },
              "B3OF": {
                "bit": 3,
                "description": "Buffer 3 overflow flag\nThis bit is set when an overflow occurs during the offset calculation of the buffer 3. It is cleared by writing 1 to CB3OF."
              },
              "AMEF": {
                "bit": 4,
                "description": "AHB master error flag\nThis bit is set when an AHB error happens during a transaction. It is cleared by writing 1 to CAMEF."
              }
            },
            "GFXMMU_FCR": {
              "CB0OF": {
                "bit": 0,
                "description": "Clear buffer 0 overflow flag\nWriting 1 clears the buffer 0 overflow flag in the GFXMMU_SR register."
              },
              "CB1OF": {
                "bit": 1,
                "description": "Clear buffer 1 overflow flag\nWriting 1 clears the buffer 1 overflow flag in the GFXMMU_SR register."
              },
              "CB2OF": {
                "bit": 2,
                "description": "Clear buffer 2 overflow flag\nWriting 1 clears the buffer 2 overflow flag in the GFXMMU_SR register."
              },
              "CB3OF": {
                "bit": 3,
                "description": "Clear buffer 3 overflow flag\nWriting 1 clears the buffer 3 overflow flag in the GFXMMU_SR register."
              },
              "CAMEF": {
                "bit": 4,
                "description": "Clear AHB master error flag\nWriting 1 clears the AHB master error flag in the GFXMMU_SR register."
              }
            },
            "GFXMMU_CCR": {
              "FF": {
                "bit": 0,
                "description": "Force flush\nWhen set, the cache entries are flushed. This bit is reset by hardware when the flushing is complete. Write 0 has no effect."
              },
              "FI": {
                "bit": 1,
                "description": "Force invalidate\nWhen set, the cache entries are invalidated. This bit is reset by hardware when the invalidation is complete. Write 0 has no effect."
              }
            },
            "GFXMMU_DVR": {
              "DV": {
                "bit": 0,
                "description": "Default value\nThis field indicates the default 32-bit value which is returned when a master accesses a virtual memory location not physically mapped.",
                "width": 32
              }
            },
            "GFXMMU_B0CR": {
              "PBO": {
                "bit": 4,
                "description": "Physical buffer offset\nOffset of the physical buffer.",
                "width": 19
              },
              "PBBA": {
                "bit": 23,
                "description": "Physical buffer base address\nBase address MSB of the physical buffer.",
                "width": 9
              }
            },
            "GFXMMU_B1CR": {
              "PBO": {
                "bit": 4,
                "description": "Physical buffer offset\nOffset of the physical buffer.",
                "width": 19
              },
              "PBBA": {
                "bit": 23,
                "description": "Physical buffer base address\nBase address MSB of the physical buffer.",
                "width": 9
              }
            },
            "GFXMMU_B2CR": {
              "PBO": {
                "bit": 4,
                "description": "Physical buffer offset\nOffset of the physical buffer.",
                "width": 19
              },
              "PBBA": {
                "bit": 23,
                "description": "Physical buffer base address\nBase address MSB of the physical buffer.",
                "width": 9
              }
            },
            "GFXMMU_B3CR": {
              "PBO": {
                "bit": 4,
                "description": "Physical buffer offset\nOffset of the physical buffer.",
                "width": 19
              },
              "PBBA": {
                "bit": 23,
                "description": "Physical buffer base address\nBase address MSB of the physical buffer.",
                "width": 9
              }
            },
            "GFXMMU_LUT0L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT0H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT1L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT1H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT2L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT2H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT3L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT3H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT4L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT4H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT5L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT5H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT6L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT6H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT7L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT7H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT8L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT8H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT9L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT9H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT10L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT10H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT11L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT11H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT12L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT12H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT13L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT13H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT14L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT14H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT15L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT15H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT16L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT16H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT17L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT17H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT18L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT18H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT19L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT19H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT20L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT20H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT21L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT21H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT22L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT22H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT23L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT23H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT24L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT24H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT25L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT25H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT26L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT26H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT27L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT27H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT28L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT28H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT29L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT29H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT30L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT30H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT31L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT31H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT32L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT32H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT33L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT33H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT34L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT34H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT35L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT35H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT36L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT36H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT37L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT37H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT38L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT38H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT39L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT39H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT40L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT40H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT41L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT41H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT42L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT42H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT43L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT43H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT44L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT44H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT45L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT45H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT46L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT46H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT47L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT47H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT48L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT48H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT49L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT49H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT50L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT50H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT51L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT51H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT52L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT52H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT53L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT53H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT54L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT54H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT55L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT55H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT56L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT56H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT57L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT57H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT58L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT58H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT59L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT59H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT60L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT60H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT61L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT61H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT62L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT62H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT63L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT63H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT64L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT64H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT65L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT65H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT66L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT66H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT67L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT67H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT68L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT68H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT69L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT69H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT70L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT70H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT71L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT71H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT72L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT72H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT73L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT73H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT74L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT74H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT75L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT75H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT76L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT76H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT77L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT77H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT78L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT78H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT79L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT79H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT80L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT80H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT81L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT81H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT82L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT82H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT83L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT83H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT84L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT84H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT85L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT85H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT86L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT86H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT87L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT87H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT88L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT88H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT89L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT89H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT90L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT90H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT91L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT91H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT92L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT92H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT93L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT93H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT94L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT94H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT95L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT95H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT96L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT96H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT97L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT97H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT98L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT98H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT99L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT99H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT100L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT100H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT101L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT101H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT102L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT102H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT103L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT103H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT104L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT104H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT105L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT105H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT106L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT106H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT107L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT107H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT108L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT108H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT109L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT109H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT110L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT110H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT111L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT111H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT112L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT112H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT113L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT113H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT114L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT114H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT115L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT115H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT116L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT116H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT117L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT117H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT118L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT118H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT119L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT119H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT120L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT120H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT121L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT121H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT122L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT122H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT123L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT123H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT124L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT124H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT125L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT125H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT126L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT126H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT127L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT127H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT128L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT128H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT129L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT129H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT130L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT130H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT131L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT131H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT132L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT132H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT133L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT133H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT134L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT134H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT135L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT135H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT136L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT136H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT137L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT137H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT138L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT138H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT139L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT139H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT140L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT140H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT141L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT141H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT142L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT142H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT143L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT143H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT144L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT144H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT145L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT145H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT146L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT146H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT147L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT147H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT148L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT148H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT149L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT149H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT150L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT150H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT151L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT151H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT152L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT152H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT153L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT153H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT154L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT154H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT155L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT155H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT156L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT156H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT157L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT157H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT158L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT158H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT159L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT159H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT160L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT160H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT161L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT161H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT162L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT162H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT163L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT163H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT164L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT164H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT165L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT165H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT166L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT166H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT167L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT167H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT168L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT168H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT169L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT169H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT170L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT170H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT171L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT171H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT172L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT172H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT173L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT173H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT174L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT174H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT175L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT175H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT176L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT176H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT177L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT177H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT178L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT178H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT179L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT179H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT180L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT180H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT181L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT181H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT182L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT182H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT183L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT183H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT184L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT184H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT185L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT185H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT186L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT186H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT187L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT187H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT188L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT188H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT189L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT189H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT190L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT190H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT191L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT191H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT192L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT192H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT193L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT193H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT194L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT194H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT195L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT195H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT196L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT196H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT197L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT197H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT198L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT198H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT199L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT199H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT200L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT200H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT201L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT201H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT202L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT202H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT203L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT203H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT204L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT204H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT205L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT205H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT206L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT206H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT207L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT207H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT208L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT208H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT209L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT209H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT210L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT210H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT211L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT211H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT212L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT212H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT213L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT213H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT214L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT214H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT215L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT215H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT216L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT216H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT217L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT217H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT218L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT218H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT219L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT219H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT220L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT220H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT221L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT221H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT222L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT222H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT223L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT223H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT224L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT224H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT225L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT225H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT226L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT226H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT227L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT227H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT228L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT228H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT229L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT229H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT230L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT230H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT231L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT231H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT232L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT232H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT233L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT233H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT234L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT234H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT235L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT235H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT236L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT236H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT237L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT237H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT238L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT238H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT239L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT239H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT240L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT240H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT241L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT241H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT242L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT242H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT243L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT243H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT244L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT244H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT245L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT245H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT246L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT246H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT247L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT247H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT248L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT248H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT249L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT249H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT250L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT250H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT251L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT251H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT252L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT252H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT253L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT253H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT254L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT254H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT255L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT255H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT256L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT256H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT257L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT257H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT258L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT258H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT259L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT259H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT260L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT260H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT261L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT261H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT262L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT262H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT263L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT263H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT264L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT264H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT265L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT265H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT266L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT266H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT267L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT267H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT268L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT268H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT269L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT269H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT270L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT270H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT271L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT271H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT272L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT272H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT273L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT273H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT274L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT274H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT275L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT275H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT276L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT276H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT277L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT277H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT278L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT278H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT279L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT279H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT280L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT280H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT281L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT281H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT282L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT282H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT283L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT283H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT284L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT284H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT285L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT285H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT286L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT286H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT287L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT287H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT288L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT288H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT289L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT289H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT290L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT290H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT291L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT291H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT292L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT292H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT293L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT293H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT294L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT294H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT295L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT295H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT296L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT296H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT297L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT297H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT298L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT298H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT299L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT299H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT300L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT300H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT301L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT301H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT302L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT302H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT303L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT303H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT304L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT304H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT305L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT305H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT306L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT306H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT307L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT307H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT308L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT308H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT309L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT309H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT310L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT310H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT311L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT311H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT312L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT312H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT313L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT313H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT314L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT314H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT315L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT315H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT316L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT316H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT317L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT317H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT318L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT318H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT319L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT319H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT320L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT320H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT321L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT321H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT322L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT322H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT323L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT323H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT324L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT324H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT325L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT325H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT326L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT326H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT327L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT327H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT328L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT328H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT329L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT329H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT330L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT330H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT331L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT331H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT332L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT332H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT333L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT333H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT334L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT334H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT335L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT335H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT336L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT336H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT337L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT337H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT338L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT338H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT339L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT339H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT340L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT340H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT341L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT341H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT342L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT342H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT343L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT343H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT344L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT344H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT345L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT345H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT346L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT346H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT347L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT347H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT348L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT348H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT349L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT349H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT350L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT350H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT351L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT351H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT352L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT352H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT353L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT353H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT354L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT354H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT355L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT355H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT356L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT356H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT357L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT357H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT358L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT358H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT359L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT359H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT360L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT360H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT361L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT361H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT362L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT362H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT363L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT363H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT364L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT364H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT365L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT365H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT366L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT366H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT367L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT367H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT368L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT368H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT369L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT369H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT370L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT370H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT371L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT371H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT372L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT372H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT373L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT373H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT374L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT374H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT375L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT375H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT376L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT376H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT377L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT377H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT378L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT378H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT379L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT379H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT380L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT380H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT381L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT381H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT382L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT382H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT383L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT383H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT384L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT384H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT385L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT385H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT386L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT386H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT387L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT387H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT388L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT388H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT389L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT389H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT390L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT390H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT391L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT391H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT392L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT392H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT393L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT393H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT394L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT394H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT395L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT395H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT396L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT396H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT397L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT397H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT398L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT398H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT399L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT399H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT400L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT400H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT401L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT401H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT402L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT402H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT403L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT403H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT404L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT404H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT405L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT405H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT406L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT406H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT407L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT407H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT408L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT408H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT409L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT409H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT410L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT410H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT411L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT411H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT412L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT412H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT413L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT413H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT414L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT414H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT415L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT415H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT416L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT416H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT417L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT417H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT418L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT418H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT419L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT419H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT420L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT420H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT421L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT421H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT422L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT422H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT423L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT423H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT424L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT424H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT425L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT425H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT426L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT426H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT427L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT427H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT428L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT428H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT429L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT429H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT430L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT430H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT431L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT431H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT432L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT432H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT433L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT433H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT434L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT434H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT435L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT435H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT436L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT436H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT437L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT437H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT438L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT438H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT439L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT439H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT440L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT440H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT441L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT441H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT442L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT442H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT443L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT443H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT444L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT444H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT445L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT445H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT446L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT446H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT447L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT447H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT448L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT448H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT449L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT449H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT450L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT450H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT451L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT451H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT452L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT452H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT453L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT453H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT454L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT454H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT455L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT455H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT456L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT456H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT457L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT457H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT458L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT458H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT459L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT459H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT460L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT460H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT461L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT461H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT462L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT462H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT463L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT463H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT464L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT464H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT465L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT465H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT466L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT466H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT467L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT467H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT468L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT468H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT469L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT469H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT470L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT470H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT471L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT471H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT472L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT472H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT473L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT473H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT474L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT474H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT475L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT475H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT476L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT476H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT477L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT477H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT478L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT478H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT479L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT479H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT480L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT480H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT481L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT481H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT482L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT482H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT483L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT483H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT484L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT484H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT485L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT485H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT486L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT486H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT487L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT487H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT488L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT488H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT489L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT489H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT490L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT490H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT491L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT491H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT492L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT492H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT493L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT493H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT494L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT494H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT495L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT495H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT496L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT496H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT497L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT497H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT498L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT498H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT499L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT499H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT500L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT500H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT501L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT501H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT502L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT502H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT503L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT503H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT504L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT504H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT505L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT505H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT506L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT506H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT507L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT507H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT508L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT508H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT509L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT509H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT510L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT510H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT511L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT511H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT512L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT512H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT513L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT513H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT514L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT514H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT515L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT515H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT516L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT516H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT517L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT517H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT518L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT518H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT519L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT519H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT520L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT520H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT521L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT521H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT522L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT522H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT523L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT523H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT524L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT524H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT525L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT525H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT526L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT526H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT527L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT527H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT528L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT528H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT529L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT529H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT530L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT530H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT531L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT531H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT532L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT532H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT533L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT533H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT534L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT534H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT535L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT535H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT536L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT536H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT537L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT537H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT538L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT538H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT539L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT539H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT540L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT540H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT541L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT541H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT542L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT542H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT543L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT543H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT544L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT544H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT545L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT545H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT546L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT546H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT547L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT547H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT548L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT548H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT549L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT549H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT550L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT550H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT551L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT551H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT552L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT552H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT553L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT553H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT554L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT554H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT555L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT555H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT556L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT556H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT557L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT557H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT558L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT558H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT559L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT559H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT560L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT560H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT561L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT561H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT562L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT562H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT563L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT563H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT564L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT564H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT565L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT565H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT566L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT566H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT567L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT567H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT568L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT568H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT569L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT569H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT570L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT570H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT571L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT571H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT572L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT572H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT573L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT573H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT574L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT574H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT575L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT575H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT576L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT576H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT577L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT577H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT578L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT578H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT579L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT579H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT580L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT580H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT581L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT581H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT582L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT582H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT583L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT583H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT584L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT584H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT585L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT585H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT586L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT586H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT587L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT587H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT588L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT588H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT589L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT589H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT590L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT590H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT591L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT591H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT592L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT592H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT593L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT593H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT594L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT594H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT595L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT595H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT596L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT596H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT597L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT597H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT598L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT598H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT599L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT599H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT600L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT600H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT601L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT601H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT602L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT602H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT603L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT603H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT604L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT604H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT605L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT605H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT606L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT606H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT607L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT607H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT608L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT608H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT609L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT609H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT610L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT610H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT611L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT611H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT612L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT612H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT613L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT613H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT614L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT614H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT615L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT615H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT616L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT616H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT617L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT617H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT618L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT618H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT619L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT619H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT620L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT620H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT621L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT621H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT622L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT622H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT623L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT623H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT624L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT624H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT625L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT625H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT626L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT626H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT627L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT627H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT628L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT628H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT629L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT629H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT630L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT630H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT631L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT631H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT632L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT632H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT633L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT633H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT634L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT634H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT635L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT635H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT636L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT636H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT637L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT637H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT638L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT638H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT639L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT639H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT640L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT640H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT641L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT641H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT642L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT642H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT643L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT643H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT644L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT644H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT645L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT645H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT646L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT646H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT647L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT647H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT648L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT648H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT649L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT649H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT650L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT650H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT651L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT651H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT652L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT652H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT653L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT653H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT654L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT654H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT655L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT655H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT656L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT656H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT657L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT657H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT658L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT658H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT659L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT659H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT660L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT660H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT661L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT661H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT662L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT662H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT663L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT663H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT664L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT664H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT665L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT665H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT666L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT666H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT667L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT667H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT668L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT668H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT669L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT669H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT670L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT670H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT671L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT671H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT672L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT672H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT673L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT673H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT674L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT674H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT675L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT675H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT676L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT676H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT677L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT677H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT678L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT678H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT679L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT679H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT680L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT680H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT681L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT681H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT682L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT682H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT683L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT683H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT684L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT684H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT685L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT685H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT686L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT686H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT687L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT687H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT688L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT688H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT689L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT689H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT690L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT690H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT691L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT691H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT692L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT692H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT693L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT693H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT694L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT694H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT695L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT695H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT696L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT696H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT697L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT697H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT698L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT698H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT699L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT699H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT700L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT700H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT701L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT701H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT702L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT702H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT703L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT703H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT704L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT704H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT705L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT705H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT706L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT706H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT707L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT707H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT708L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT708H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT709L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT709H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT710L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT710H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT711L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT711H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT712L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT712H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT713L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT713H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT714L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT714H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT715L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT715H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT716L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT716H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT717L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT717H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT718L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT718H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT719L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT719H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT720L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT720H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT721L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT721H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT722L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT722H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT723L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT723H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT724L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT724H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT725L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT725H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT726L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT726H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT727L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT727H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT728L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT728H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT729L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT729H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT730L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT730H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT731L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT731H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT732L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT732H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT733L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT733H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT734L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT734H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT735L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT735H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT736L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT736H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT737L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT737H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT738L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT738H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT739L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT739H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT740L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT740H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT741L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT741H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT742L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT742H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT743L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT743H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT744L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT744H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT745L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT745H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT746L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT746H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT747L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT747H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT748L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT748H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT749L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT749H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT750L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT750H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT751L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT751H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT752L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT752H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT753L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT753H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT754L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT754H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT755L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT755H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT756L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT756H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT757L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT757H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT758L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT758H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT759L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT759H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT760L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT760H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT761L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT761H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT762L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT762H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT763L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT763H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT764L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT764H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT765L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT765H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT766L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT766H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT767L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT767H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT768L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT768H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT769L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT769H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT770L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT770H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT771L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT771H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT772L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT772H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT773L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT773H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT774L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT774H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT775L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT775H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT776L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT776H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT777L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT777H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT778L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT778H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT779L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT779H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT780L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT780H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT781L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT781H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT782L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT782H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT783L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT783H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT784L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT784H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT785L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT785H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT786L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT786H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT787L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT787H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT788L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT788H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT789L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT789H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT790L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT790H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT791L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT791H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT792L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT792H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT793L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT793H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT794L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT794H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT795L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT795H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT796L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT796H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT797L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT797H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT798L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT798H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT799L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT799H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT800L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT800H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT801L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT801H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT802L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT802H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT803L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT803H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT804L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT804H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT805L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT805H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT806L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT806H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT807L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT807H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT808L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT808H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT809L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT809H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT810L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT810H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT811L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT811H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT812L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT812H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT813L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT813H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT814L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT814H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT815L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT815H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT816L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT816H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT817L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT817H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT818L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT818H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT819L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT819H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT820L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT820H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT821L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT821H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT822L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT822H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT823L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT823H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT824L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT824H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT825L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT825H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT826L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT826H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT827L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT827H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT828L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT828H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT829L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT829H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT830L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT830H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT831L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT831H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT832L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT832H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT833L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT833H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT834L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT834H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT835L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT835H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT836L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT836H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT837L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT837H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT838L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT838H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT839L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT839H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT840L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT840H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT841L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT841H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT842L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT842H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT843L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT843H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT844L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT844H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT845L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT845H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT846L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT846H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT847L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT847H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT848L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT848H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT849L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT849H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT850L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT850H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT851L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT851H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT852L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT852H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT853L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT853H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT854L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT854H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT855L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT855H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT856L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT856H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT857L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT857H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT858L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT858H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT859L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT859H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT860L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT860H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT861L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT861H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT862L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT862H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT863L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT863H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT864L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT864H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT865L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT865H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT866L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT866H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT867L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT867H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT868L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT868H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT869L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT869H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT870L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT870H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT871L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT871H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT872L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT872H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT873L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT873H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT874L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT874H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT875L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT875H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT876L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT876H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT877L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT877H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT878L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT878H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT879L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT879H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT880L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT880H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT881L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT881H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT882L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT882H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT883L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT883H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT884L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT884H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT885L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT885H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT886L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT886H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT887L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT887H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT888L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT888H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT889L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT889H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT890L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT890H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT891L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT891H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT892L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT892H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT893L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT893H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT894L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT894H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT895L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT895H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT896L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT896H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT897L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT897H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT898L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT898H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT899L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT899H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT900L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT900H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT901L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT901H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT902L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT902H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT903L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT903H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT904L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT904H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT905L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT905H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT906L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT906H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT907L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT907H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT908L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT908H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT909L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT909H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT910L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT910H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT911L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT911H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT912L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT912H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT913L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT913H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT914L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT914H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT915L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT915H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT916L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT916H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT917L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT917H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT918L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT918H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT919L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT919H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT920L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT920H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT921L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT921H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT922L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT922H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT923L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT923H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT924L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT924H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT925L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT925H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT926L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT926H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT927L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT927H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT928L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT928H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT929L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT929H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT930L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT930H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT931L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT931H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT932L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT932H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT933L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT933H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT934L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT934H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT935L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT935H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT936L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT936H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT937L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT937H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT938L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT938H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT939L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT939H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT940L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT940H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT941L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT941H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT942L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT942H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT943L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT943H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT944L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT944H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT945L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT945H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT946L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT946H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT947L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT947H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT948L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT948H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT949L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT949H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT950L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT950H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT951L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT951H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT952L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT952H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT953L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT953H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT954L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT954H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT955L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT955H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT956L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT956H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT957L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT957H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT958L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT958H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT959L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT959H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT960L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT960H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT961L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT961H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT962L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT962H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT963L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT963H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT964L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT964H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT965L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT965H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT966L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT966H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT967L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT967H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT968L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT968H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT969L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT969H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT970L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT970H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT971L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT971H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT972L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT972H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT973L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT973H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT974L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT974H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT975L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT975H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT976L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT976H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT977L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT977H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT978L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT978H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT979L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT979H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT980L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT980H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT981L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT981H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT982L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT982H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT983L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT983H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT984L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT984H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT985L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT985H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT986L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT986H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT987L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT987H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT988L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT988H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT989L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT989H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT990L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT990H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT991L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT991H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT992L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT992H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT993L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT993H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT994L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT994H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT995L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT995H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT996L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT996H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT997L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT997H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT998L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT998H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT999L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT999H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT1000L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT1000H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT1001L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT1001H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT1002L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT1002H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT1003L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT1003H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT1004L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT1004H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT1005L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT1005H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT1006L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT1006H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT1007L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT1007H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT1008L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT1008H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT1009L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT1009H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT1010L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT1010H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT1011L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT1011H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT1012L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT1012H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT1013L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT1013H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT1014L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT1014H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT1015L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT1015H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT1016L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT1016H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT1017L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT1017H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT1018L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT1018H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT1019L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT1019H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT1020L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT1020H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT1021L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT1021H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT1022L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT1022H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            },
            "GFXMMU_LUT1023L": {
              "EN": {
                "bit": 0,
                "description": "Enable\nLine enable."
              },
              "FVB": {
                "bit": 8,
                "description": "First Valid Block\nNumber of the first valid block of line number x.",
                "width": 8
              },
              "LVB": {
                "bit": 16,
                "description": "Last Valid Block\nNumber of the last valid block of line number X.",
                "width": 8
              }
            },
            "GFXMMU_LUT1023H": {
              "LO": {
                "bit": 4,
                "description": "Line offset\nLine offset of line number x (i.e. offset of block 0 of line x)",
                "width": 18
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "GFXTIM",
              "base": "0x40016400",
              "irq": 139
            },
            {
              "name": "SEC_GFXTIM",
              "base": "0x50016400"
            },
            {
              "name": "LPTIM1",
              "base": "0x46004400",
              "irq": 67
            },
            {
              "name": "SEC_LPTIM1",
              "base": "0x56004400"
            },
            {
              "name": "LPTIM2",
              "base": "0x40009400",
              "irq": 68
            },
            {
              "name": "SEC_LPTIM2",
              "base": "0x50009400"
            },
            {
              "name": "LPTIM3",
              "base": "0x46004800",
              "irq": 98
            },
            {
              "name": "SEC_LPTIM3",
              "base": "0x56004800"
            },
            {
              "name": "LPTIM4",
              "base": "0x46004C00",
              "irq": 110
            },
            {
              "name": "SEC_LPTIM4",
              "base": "0x56004C00"
            },
            {
              "name": "TIM1",
              "base": "0x40012C00",
              "irq": 41
            },
            {
              "name": "SEC_TIM1",
              "base": "0x50012C00"
            },
            {
              "name": "TIM2",
              "base": "0x40000000",
              "irq": 45
            },
            {
              "name": "SEC_TIM2",
              "base": "0x50000000"
            },
            {
              "name": "TIM3",
              "base": "0x40000400",
              "irq": 46
            },
            {
              "name": "SEC_TIM3",
              "base": "0x50000400"
            },
            {
              "name": "TIM4",
              "base": "0x40000800",
              "irq": 47
            },
            {
              "name": "SEC_TIM4",
              "base": "0x50000800"
            },
            {
              "name": "TIM5",
              "base": "0x40000C00",
              "irq": 48
            },
            {
              "name": "SEC_TIM5",
              "base": "0x50000C00"
            },
            {
              "name": "TIM6",
              "base": "0x40001000",
              "irq": 49
            },
            {
              "name": "SEC_TIM6",
              "base": "0x50001000"
            },
            {
              "name": "TIM7",
              "base": "0x40001400",
              "irq": 50
            },
            {
              "name": "SEC_TIM7",
              "base": "0x50001400"
            },
            {
              "name": "TIM8",
              "base": "0x40013400",
              "irq": 51
            },
            {
              "name": "SEC_TIM8",
              "base": "0x50013400"
            },
            {
              "name": "TIM15",
              "base": "0x40014000",
              "irq": 69
            },
            {
              "name": "SEC_TIM15",
              "base": "0x50014000"
            },
            {
              "name": "TIM16",
              "base": "0x40014400",
              "irq": 70
            },
            {
              "name": "SEC_TIM16",
              "base": "0x50014400"
            },
            {
              "name": "TIM17",
              "base": "0x40014800",
              "irq": 71
            },
            {
              "name": "SEC_TIM17",
              "base": "0x50014800"
            }
          ],
          "registers": {
            "GFXTIM_CR": {
              "offset": "0x00",
              "size": 32,
              "description": "GFXTIM configuration register"
            },
            "GFXTIM_CGCR": {
              "offset": "0x04",
              "size": 32,
              "description": "GFXTIM clock generator configuration register"
            },
            "GFXTIM_TCR": {
              "offset": "0x08",
              "size": 32,
              "description": "GFXTIM timers configuration register"
            },
            "GFXTIM_TDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "GFXTIM timers disable register"
            },
            "GFXTIM_EVCR": {
              "offset": "0x10",
              "size": 32,
              "description": "GFXTIM events control register"
            },
            "GFXTIM_EVSR": {
              "offset": "0x14",
              "size": 32,
              "description": "GFXTIM events selection register"
            },
            "GFXTIM_WDGTCR": {
              "offset": "0x20",
              "size": 32,
              "description": "GFXTIM watchdog timer configuration register"
            },
            "GFXTIM_ISR": {
              "offset": "0x30",
              "size": 32,
              "description": "GFXTIM interrupt status register"
            },
            "GFXTIM_ICR": {
              "offset": "0x34",
              "size": 32,
              "description": "GFXTIM interrupt clear register"
            },
            "GFXTIM_IER": {
              "offset": "0x38",
              "size": 32,
              "description": "GFXTIM interrupt enable register"
            },
            "GFXTIM_TSR": {
              "offset": "0x3C",
              "size": 32,
              "description": "GFXTIM timers status register"
            },
            "GFXTIM_LCCRR": {
              "offset": "0x40",
              "size": 32,
              "description": "GFXTIM line clock counter reload register"
            },
            "GFXTIM_FCCRR": {
              "offset": "0x44",
              "size": 32,
              "description": "GFXTIM frame clock counter reload register"
            },
            "GFXTIM_ATR": {
              "offset": "0x50",
              "size": 32,
              "description": "GFXTIM absolute time register"
            },
            "GFXTIM_AFCR": {
              "offset": "0x54",
              "size": 32,
              "description": "GFXTIM absolute frame counter register"
            },
            "GFXTIM_ALCR": {
              "offset": "0x58",
              "size": 32,
              "description": "GFXTIM absolute line counter register"
            },
            "GFXTIM_AFCC1R": {
              "offset": "0x60",
              "size": 32,
              "description": "GFXTIM absolute frame counter compare 1 register"
            },
            "GFXTIM_ALCC1R": {
              "offset": "0x70",
              "size": 32,
              "description": "GFXTIM absolute line counter compare 1 register"
            },
            "GFXTIM_ALCC2R": {
              "offset": "0x74",
              "size": 32,
              "description": "GFXTIM absolute line counter compare 2 register"
            },
            "GFXTIM_RFC1R": {
              "offset": "0x80",
              "size": 32,
              "description": "GFXTIM relative frame counter 1 register"
            },
            "GFXTIM_RFC1RR": {
              "offset": "0x84",
              "size": 32,
              "description": "GFXTIM relative frame counter 1 reload register"
            },
            "GFXTIM_RFC2R": {
              "offset": "0x88",
              "size": 32,
              "description": "GFXTIM relative frame counter 2 register"
            },
            "GFXTIM_RFC2RR": {
              "offset": "0x8C",
              "size": 32,
              "description": "GFXTIM relative frame counter 2 reload register"
            },
            "GFXTIM_WDGCR": {
              "offset": "0xA0",
              "size": 32,
              "description": "GFXTIM watchdog counter register"
            },
            "GFXTIM_WDGRR": {
              "offset": "0xA4",
              "size": 32,
              "description": "GFXTIM watchdog reload register"
            },
            "GFXTIM_WDGPAR": {
              "offset": "0xA8",
              "size": 32,
              "description": "GFXTIM watchdog pre-alarm register"
            }
          },
          "bits": {
            "GFXTIM_CR": {
              "TES": {
                "bit": 0,
                "description": "tearing source\nThis field selects the tearing-effect source.",
                "width": 2
              },
              "TEPOL": {
                "bit": 4,
                "description": "tearing--effect polarity\nThis bit selects the tearing-effect polarity."
              },
              "SYNCS": {
                "bit": 8,
                "description": "synchronization source\nThis field selects the synchronization signals (HSYNC and VSYNC) sources.",
                "width": 2
              },
              "FCCOE": {
                "bit": 16,
                "description": "frame-clock calibration output enable\nThis bit enables the frame-clock output."
              },
              "LCCOE": {
                "bit": 17,
                "description": "line-clock calibration output enable\nThis bit enables the line-clock output."
              }
            },
            "GFXTIM_CGCR": {
              "LCS": {
                "bit": 0,
                "description": "line clock source\nThis field configures the line clock source.",
                "width": 3
              },
              "LCCCS": {
                "bit": 4,
                "description": "line clock counter clock source\nThis bit configures the clock source for the line clock counter."
              },
              "LCCFR": {
                "bit": 8,
                "description": "line clock counter force reload\nThis bit forces line clock counter reload."
              },
              "LCCHRS": {
                "bit": 12,
                "description": "line clock counter hardware reload source\nThis field configures the hardware reload source for the line clock counter.",
                "width": 3
              },
              "FCS": {
                "bit": 16,
                "description": "frame clock source\nThis field configures the frame clock source",
                "width": 3
              },
              "FCCCS": {
                "bit": 20,
                "description": "frame clock counter clock source\nThis field configures the clock source for the frame clock counter.",
                "width": 3
              },
              "FCCFR": {
                "bit": 24,
                "description": "frame clock counter force reload\nThis bit forces frame clock counter reload"
              },
              "FCCHRS": {
                "bit": 28,
                "description": "frame- -clock counter hardware reload source\nThis field configures the hardware reload source for the frame- -clock counter.",
                "width": 3
              }
            },
            "GFXTIM_TCR": {
              "AFCEN": {
                "bit": 0,
                "description": "absolute frame counter enable\nThis bit enables the absolute frame counter."
              },
              "FAFCR": {
                "bit": 1,
                "description": "force absolute frame counter reset\nThis bit forces the reset of the absolute frame counter."
              },
              "ALCEN": {
                "bit": 4,
                "description": "absolute line counter enable\nThis bit enables the absolute line counter."
              },
              "FALCR": {
                "bit": 5,
                "description": "force absolute line counter reset\nThis bit forces the reset of the absolute line counter."
              },
              "RFC1EN": {
                "bit": 16,
                "description": "relative frame counter 1 enable\nThis bit enables the relative frame counter 1."
              },
              "RFC1CM": {
                "bit": 17,
                "description": "relative frame counter 1 continuous mode\nThis bit enables the continuous mode of the relative frame counter 1."
              },
              "FRFC1R": {
                "bit": 18,
                "description": "force relative frame counter 1 reload\nThis bit forces the reload of the relative frame counter 1."
              },
              "RFC2EN": {
                "bit": 20,
                "description": "relative frame counter 2 enable\nThis bit enables the relative frame counter 2."
              },
              "RFC2CM": {
                "bit": 21,
                "description": "relative frame counter 2 continuous mode\nThis bit enables the continuous mode of the relative frame counter 2."
              },
              "FRFC2R": {
                "bit": 22,
                "description": "force relative frame counter 2 reload\nThis bit forces the reload of the relative frame counter 2."
              }
            },
            "GFXTIM_TDR": {
              "AFCDIS": {
                "bit": 0,
                "description": "absolute frame counter disable\nThis bit disables the absolute frame counter."
              },
              "ALCDIS": {
                "bit": 4,
                "description": "absolute line counter disable\nThis bit disables the absolute line counter."
              },
              "RFC1DIS": {
                "bit": 16,
                "description": "relative frame counter 1 disable\nThis bit disables the relative frame counter 1."
              },
              "RFC2DIS": {
                "bit": 20,
                "description": "relative frame counter 2 disable\nThis bit disables the relative frame counter 2."
              }
            },
            "GFXTIM_EVCR": {
              "EV1EN": {
                "bit": 0,
                "description": "event 1 enable\nThis bit enables the complex event 1 generation."
              },
              "EV2EN": {
                "bit": 1,
                "description": "event 2 enable\nThis bit enables the complex event 2 generation."
              },
              "EV3EN": {
                "bit": 2,
                "description": "event 3 enable\nThis bit enables the complex event 3 generation."
              },
              "EV4EN": {
                "bit": 3,
                "description": "event 4 enable\nThis bit enables the complex event 4 generation."
              }
            },
            "GFXTIM_EVSR": {
              "LES1": {
                "bit": 0,
                "description": "line-event selection 1\nThis field defines the line-event selection for complex event 1 generation.\nothers: reserved",
                "width": 3
              },
              "FES1": {
                "bit": 4,
                "description": "frame-event selection 1\nThis field defines the frame-event selection for complex event 1 generation.\nothers: reserved",
                "width": 3
              },
              "LES2": {
                "bit": 8,
                "description": "line-event selection 2\nThis field defines the line-event selection for complex event 2 generation.\nothers: reserved",
                "width": 3
              },
              "FES2": {
                "bit": 12,
                "description": "frame-event selection 2\nThis field defines the frame-event selection for complex event 2 generation.\nothers: reserved",
                "width": 3
              },
              "LES3": {
                "bit": 16,
                "description": "line-event selection 3\nThis field defines the line-event selection for complex event 3 generation.\nothers: reserved",
                "width": 3
              },
              "FES3": {
                "bit": 20,
                "description": "frame-event selection 3\nThis field defines the frame-event selection for complex event 3 generation.\nothers: reserved",
                "width": 3
              },
              "LES4": {
                "bit": 24,
                "description": "line-event selection 4\nThis field defines the line-event selection for complex event 4 generation.\nothers: Reserved",
                "width": 3
              },
              "FES4": {
                "bit": 28,
                "description": "frame-event selection 4\nThis field defines the frame-event selection for complex event 4 generation.\nothers: reserved",
                "width": 3
              }
            },
            "GFXTIM_WDGTCR": {
              "WDGEN": {
                "bit": 0,
                "description": "watchdog enable\nThis bit enables the graphic watchdog."
              },
              "WDGDIS": {
                "bit": 1,
                "description": "watchdog disable\nThis bit disables the graphic watchdog."
              },
              "WDGS": {
                "bit": 2,
                "description": "watchdog status\nThis bit returns the status of the graphic watchdog."
              },
              "WDGHRC": {
                "bit": 4,
                "description": "watchdog hardware reload configuration\nThis field configures the watchdog hardware reload.",
                "width": 2
              },
              "WDGCS": {
                "bit": 8,
                "description": "watchdog clock source\nThis field selects the watchdog clock source.\nothers: reserved",
                "width": 4
              },
              "FWDGR": {
                "bit": 16,
                "description": "force watchdog reload\nThis bit forces the reload of the graphic watchdog."
              }
            },
            "GFXTIM_ISR": {
              "AFCOF": {
                "bit": 0,
                "description": "absolute frame counter overflow flag\nThis bit indicates an overflow occurred on the absolute frame counter."
              },
              "ALCOF": {
                "bit": 1,
                "description": "absolute line counter overflow flag\nThis bit indicates an overflow occurred on the absolute line counter."
              },
              "TEF": {
                "bit": 2,
                "description": "tearing-effect flag\nThis bit indicates a tearing effect event occurred."
              },
              "AFCC1F": {
                "bit": 4,
                "description": "absolute frame counter compare 1 flag\nThis bit indicates match on compare 1 of the absolute frame counter."
              },
              "ALCC1F": {
                "bit": 8,
                "description": "absolute line counter compare 1 flag\nThis bit indicates match on compare 1 of the absolute line counter."
              },
              "ALCC2F": {
                "bit": 9,
                "description": "absolute line counter compare 2 flag\nThis bit indicates match on compare 2 of the absolute line counter."
              },
              "RFC1RF": {
                "bit": 12,
                "description": "relative frame counter 1 reload flag\nThis bit indicates relative frame counter 1 has been reloaded."
              },
              "RFC2RF": {
                "bit": 13,
                "description": "relative frame counter 2 reload flag\nThis bit indicates relative frame counter 2 has been reloaded."
              },
              "EV1F": {
                "bit": 16,
                "description": "event 1 flag\nThis bit indicates a complex event 1 occurred."
              },
              "EV2F": {
                "bit": 17,
                "description": "event 2 flag\nThis bit indicates a complex event 2 occurred."
              },
              "EV3F": {
                "bit": 18,
                "description": "event 3 flag\nThis bit indicates a complex event 3 occurred."
              },
              "EV4F": {
                "bit": 19,
                "description": "event 4 flag\nThis bit indicates a complex event 4 occurred."
              },
              "WDGAF": {
                "bit": 24,
                "description": "watchdog alarm flag\nThis bit indicates that a graphic watchdog alarm occurred."
              },
              "WDGPF": {
                "bit": 25,
                "description": "watchdog pre-alarm flag\nThis bit indicates that a graphic watchdog pre-alarm occurred."
              }
            },
            "GFXTIM_ICR": {
              "CAFCOF": {
                "bit": 0,
                "description": "clear absolute frame counter overflow flag\nThis bit clears AFCOF in GXTIM_ISR."
              },
              "CALCOF": {
                "bit": 1,
                "description": "clear absolute line counter overflow flag\nThis bit clears ALCOF in GXTIM_ISR."
              },
              "CTEF": {
                "bit": 2,
                "description": "clear tearing-effect flag\nThis bit clears TEF in GXTIM_ISR."
              },
              "CAFCC1F": {
                "bit": 4,
                "description": "clear absolute frame counter compare 1 flag\nThis bit clears AFCC1F in GXTIM_ISR."
              },
              "CALCC1F": {
                "bit": 8,
                "description": "clear absolute line counter compare 1 flag\nThis bit clears ALCC1F in GXTIM_ISR."
              },
              "CALCC2F": {
                "bit": 9,
                "description": "clear absolute line counter compare 2 flag\nThis bit clears ALCC2F in GXTIM_ISR."
              },
              "CRFC1RF": {
                "bit": 12,
                "description": "clear relative frame counter 1 reload flag\nThis bit clears RFC1RF in GXTIM_ISR."
              },
              "CRFC2RF": {
                "bit": 13,
                "description": "clear relative frame counter 2 reload flag\nThis bit clears RFC2RF in GXFXTIM_ISR."
              },
              "CEV1F": {
                "bit": 16,
                "description": "clear event 1 flag\nThis bit EV1F in GXFXTIM_ISR."
              },
              "CEV2F": {
                "bit": 17,
                "description": "clear event 2 flag\nThis bit clears EV2F in GXFXTIM_ISR."
              },
              "CEV3F": {
                "bit": 18,
                "description": "clear event 3 flag\nThis bit clears EV3F in GXFXTIM_ISR."
              },
              "CEV4F": {
                "bit": 19,
                "description": "clear event 4 flag\nThis bit clears EV4F in GXFXTIM_ISR."
              },
              "CWDGAF": {
                "bit": 24,
                "description": "clear watchdog alarm flag\nThis bit clears WDGAF in GXFXTIM_ISR."
              },
              "CWDGPF": {
                "bit": 25,
                "description": "clear watchdog pre-alarm flag\nThis bit clears WDGPF in GXFXTIM_ISR."
              }
            },
            "GFXTIM_IER": {
              "AFCOIE": {
                "bit": 0,
                "description": "absolute frame counter overflow interrupt enable\nThis bit enables the absolute frame counter overflow interrupt generation."
              },
              "ALCOIE": {
                "bit": 1,
                "description": "absolute line counter overflow interrupt enable\nThis bit enables the absolute line counter overflow interrupt generation."
              },
              "TEIE": {
                "bit": 2,
                "description": "tearing-effect interrupt enable\nThis bit enables the Tearing Effect interrupt generation."
              },
              "AFCC1IE": {
                "bit": 4,
                "description": "absolute frame counter compare 1 interrupt enable\nThis bit enables the absolute frame counter compare interrupt generation."
              },
              "ALCC1IE": {
                "bit": 8,
                "description": "absolute line counter compare 1 interrupt enable\nThis bit enables the absolute line counter compare 1 interrupt generation."
              },
              "ALCC2IE": {
                "bit": 9,
                "description": "absolute line counter compare 2 interrupt enable\nThis bit enables the absolute line counter compare 2 interrupt generation."
              },
              "RFC1RIE": {
                "bit": 12,
                "description": "relative frame counter 1 reload interrupt enable\nThis bit enables the relative frame counter 1 reload interrupt generation."
              },
              "RFC2RIE": {
                "bit": 13,
                "description": "relative frame counter 2 reload interrupt enable\nThis bit enables the relative frame counter 2 reload interrupt generation."
              },
              "EV1IE": {
                "bit": 16,
                "description": "event 1 interrupt enable\nThis bit enables the complex event 1 interrupt generation."
              },
              "EV2IE": {
                "bit": 17,
                "description": "event 2 interrupt enable\nThis bit enables the complex event 2 interrupt generation."
              },
              "EV3IE": {
                "bit": 18,
                "description": "event 3 interrupt enable\nThis bit enables the complex event 3 interrupt generation."
              },
              "EV4IE": {
                "bit": 19,
                "description": "event 4 interrupt enable\nThis bit enables the complex event 4 interrupt generation."
              },
              "WDGAIE": {
                "bit": 24,
                "description": "watchdog alarm interrupt enable\nThis bit enables the watchdog alarm interrupt generation."
              },
              "WDGPIE": {
                "bit": 25,
                "description": "watchdog pre-alarm interrupt enable\nThis bit enables the watchdog pre-alarm interrupt generation."
              }
            },
            "GFXTIM_TSR": {
              "AFCS": {
                "bit": 0,
                "description": "absolute frame counter status\nThis bit returns the status of the absolute frame counter."
              },
              "ALCS": {
                "bit": 4,
                "description": "absolute line counter status\nThis bit returns the status of the absolute line counter."
              },
              "RFC1S": {
                "bit": 16,
                "description": "relative frame counter 1 status\nThis bit returns the status of the relative frame counter 1."
              },
              "RFC2S": {
                "bit": 20,
                "description": "relative frame counter 2 status\nThis bit returns the status of the relative frame counter 2."
              }
            },
            "GFXTIM_LCCRR": {
              "RELOAD": {
                "bit": 0,
                "description": "reload value\nReload value of the line clock counter.",
                "width": 22
              }
            },
            "GFXTIM_FCCRR": {
              "RELOAD": {
                "bit": 0,
                "description": "reload value\nReload value of the frame clock counter.",
                "width": 12
              }
            },
            "GFXTIM_ATR": {
              "LINE": {
                "bit": 0,
                "description": "line number\nCurrent value of the absolute line counter.",
                "width": 12
              },
              "FRAME": {
                "bit": 12,
                "description": "fame number\nCurrent value of the absolute frame counter.",
                "width": 20
              }
            },
            "GFXTIM_AFCR": {
              "FRAME": {
                "bit": 0,
                "description": "frame number\nCurrent value of the absolute frame counter.\nNote: This field can only be written when the absolute frame counter is disabled.",
                "width": 20
              }
            },
            "GFXTIM_ALCR": {
              "LINE": {
                "bit": 0,
                "description": "line number\nCurrent value of the absolute line counter.\nNote: This field can only be written when the absolute frame counter is disabled.",
                "width": 12
              }
            },
            "GFXTIM_AFCC1R": {
              "FRAME": {
                "bit": 0,
                "description": "frame number\nCompare 1 value for the absolute frame counter.",
                "width": 20
              }
            },
            "GFXTIM_ALCC1R": {
              "LINE": {
                "bit": 0,
                "description": "line number\nCompare value 1 for the absolute line counter.",
                "width": 12
              }
            },
            "GFXTIM_ALCC2R": {
              "LINE": {
                "bit": 0,
                "description": "line number\nCompare value 2 for the absolute line counter.",
                "width": 12
              }
            },
            "GFXTIM_RFC1R": {
              "FRAME": {
                "bit": 0,
                "description": "frame number\nCurrent value of the relative frame counter 1.",
                "width": 12
              }
            },
            "GFXTIM_RFC1RR": {
              "FRAME": {
                "bit": 0,
                "description": "frame reload value\nReload value for the relative frame counter 1.",
                "width": 12
              }
            },
            "GFXTIM_RFC2R": {
              "FRAME": {
                "bit": 0,
                "description": "frame number\nCurrent value of the relative frame counter 2.",
                "width": 12
              }
            },
            "GFXTIM_RFC2RR": {
              "FRAME": {
                "bit": 0,
                "description": "frame reload value\nReload value for the relative frame counter 2.",
                "width": 12
              }
            },
            "GFXTIM_WDGCR": {
              "VALUE": {
                "bit": 0,
                "description": "value\nCurrent value of the watchdog counter.",
                "width": 16
              }
            },
            "GFXTIM_WDGRR": {
              "RELOAD": {
                "bit": 0,
                "description": "reload value\nReload value of the watchdog counter.",
                "width": 16
              }
            },
            "GFXTIM_WDGPAR": {
              "PREALARM": {
                "bit": 0,
                "description": "pre-alarm value\nPre-alarm value of the watchdog counter.",
                "width": 16
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIOA",
              "base": "0x42020000"
            },
            {
              "name": "SEC_GPIOA",
              "base": "0x52020000"
            },
            {
              "name": "GPIOB",
              "base": "0x42020400"
            },
            {
              "name": "SEC_GPIOB",
              "base": "0x52020400"
            },
            {
              "name": "GPIOC",
              "base": "0x42020800"
            },
            {
              "name": "SEC_GPIOC",
              "base": "0x52020800"
            },
            {
              "name": "GPIOD",
              "base": "0x42020C00"
            },
            {
              "name": "SEC_GPIOD",
              "base": "0x52020C00"
            },
            {
              "name": "GPIOE",
              "base": "0x42021000"
            },
            {
              "name": "SEC_GPIOE",
              "base": "0x52021000"
            },
            {
              "name": "GPIOF",
              "base": "0x42021400"
            },
            {
              "name": "SEC_GPIOF",
              "base": "0x52021400"
            },
            {
              "name": "GPIOG",
              "base": "0x42021800"
            },
            {
              "name": "SEC_GPIOG",
              "base": "0x52021800"
            },
            {
              "name": "GPIOH",
              "base": "0x42021C00"
            },
            {
              "name": "SEC_GPIOH",
              "base": "0x52021C00"
            },
            {
              "name": "GPIOI",
              "base": "0x42022000"
            },
            {
              "name": "SEC_GPIOI",
              "base": "0x52022000"
            },
            {
              "name": "GPIOJ",
              "base": "0x42022400"
            },
            {
              "name": "SEC_GPIOJ",
              "base": "0x52022400"
            },
            {
              "name": "LPGPIO1",
              "base": "0x46020000"
            },
            {
              "name": "SEC_LPGPIO1",
              "base": "0x56020000"
            }
          ],
          "registers": {
            "GPIO_MODER": {
              "offset": "0x00",
              "size": 32,
              "description": "GPIO port mode register"
            },
            "GPIO_OTYPER": {
              "offset": "0x04",
              "size": 32,
              "description": "GPIO port output type register"
            },
            "GPIO_OSPEEDR": {
              "offset": "0x08",
              "size": 32,
              "description": "GPIO port output speed register"
            },
            "GPIO_PUPDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "GPIO port pull-up/pull-down register"
            },
            "GPIO_IDR": {
              "offset": "0x10",
              "size": 32,
              "description": "GPIO port input data register"
            },
            "GPIO_ODR": {
              "offset": "0x14",
              "size": 32,
              "description": "GPIO port output data register"
            },
            "GPIO_BSRR": {
              "offset": "0x18",
              "size": 32,
              "description": "GPIO port bit set/reset register"
            },
            "GPIO_LCKR": {
              "offset": "0x1C",
              "size": 32,
              "description": "GPIO port configuration lock register"
            },
            "GPIO_AFRL": {
              "offset": "0x20",
              "size": 32,
              "description": "GPIO alternate function low register"
            },
            "GPIO_AFRH": {
              "offset": "0x24",
              "size": 32,
              "description": "GPIO alternate function high register"
            },
            "GPIO_BRR": {
              "offset": "0x28",
              "size": 32,
              "description": "GPIO port bit reset register"
            },
            "GPIO_HSLVR": {
              "offset": "0x2C",
              "size": 32,
              "description": "GPIO high-speed low-voltage register"
            },
            "GPIO_SECCFGR": {
              "offset": "0x30",
              "size": 32,
              "description": "GPIO secure configuration register"
            }
          },
          "bits": {
            "GPIO_MODER": {
              "MODE0": {
                "bit": 0,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O mode.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "MODE1": {
                "bit": 2,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O mode.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "MODE2": {
                "bit": 4,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O mode.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "MODE3": {
                "bit": 6,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O mode.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "MODE4": {
                "bit": 8,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O mode.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "MODE5": {
                "bit": 10,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O mode.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "MODE6": {
                "bit": 12,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O mode.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "MODE7": {
                "bit": 14,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O mode.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "MODE8": {
                "bit": 16,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O mode.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "MODE9": {
                "bit": 18,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O mode.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "MODE10": {
                "bit": 20,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O mode.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "MODE11": {
                "bit": 22,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O mode.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "MODE12": {
                "bit": 24,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O mode.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "MODE13": {
                "bit": 26,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O mode.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "MODE14": {
                "bit": 28,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O mode.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "MODE15": {
                "bit": 30,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O mode.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              }
            },
            "GPIO_OTYPER": {
              "OT0": {
                "bit": 0,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output type.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OT1": {
                "bit": 1,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output type.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OT2": {
                "bit": 2,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output type.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OT3": {
                "bit": 3,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output type.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OT4": {
                "bit": 4,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output type.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OT5": {
                "bit": 5,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output type.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OT6": {
                "bit": 6,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output type.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OT7": {
                "bit": 7,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output type.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OT8": {
                "bit": 8,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output type.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OT9": {
                "bit": 9,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output type.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OT10": {
                "bit": 10,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output type.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OT11": {
                "bit": 11,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output type.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OT12": {
                "bit": 12,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output type.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OT13": {
                "bit": 13,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output type.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OT14": {
                "bit": 14,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output type.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OT15": {
                "bit": 15,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output type.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              }
            },
            "GPIO_OSPEEDR": {
              "OSPEED0": {
                "bit": 0,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output speed.\nNote: Refer to the device datasheet for the frequency specifications, and the power supply and load conditions for each speed.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "OSPEED1": {
                "bit": 2,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output speed.\nNote: Refer to the device datasheet for the frequency specifications, and the power supply and load conditions for each speed.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "OSPEED2": {
                "bit": 4,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output speed.\nNote: Refer to the device datasheet for the frequency specifications, and the power supply and load conditions for each speed.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "OSPEED3": {
                "bit": 6,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output speed.\nNote: Refer to the device datasheet for the frequency specifications, and the power supply and load conditions for each speed.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "OSPEED4": {
                "bit": 8,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output speed.\nNote: Refer to the device datasheet for the frequency specifications, and the power supply and load conditions for each speed.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "OSPEED5": {
                "bit": 10,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output speed.\nNote: Refer to the device datasheet for the frequency specifications, and the power supply and load conditions for each speed.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "OSPEED6": {
                "bit": 12,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output speed.\nNote: Refer to the device datasheet for the frequency specifications, and the power supply and load conditions for each speed.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "OSPEED7": {
                "bit": 14,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output speed.\nNote: Refer to the device datasheet for the frequency specifications, and the power supply and load conditions for each speed.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "OSPEED8": {
                "bit": 16,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output speed.\nNote: Refer to the device datasheet for the frequency specifications, and the power supply and load conditions for each speed.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "OSPEED9": {
                "bit": 18,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output speed.\nNote: Refer to the device datasheet for the frequency specifications, and the power supply and load conditions for each speed.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "OSPEED10": {
                "bit": 20,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output speed.\nNote: Refer to the device datasheet for the frequency specifications, and the power supply and load conditions for each speed.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "OSPEED11": {
                "bit": 22,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output speed.\nNote: Refer to the device datasheet for the frequency specifications, and the power supply and load conditions for each speed.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "OSPEED12": {
                "bit": 24,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output speed.\nNote: Refer to the device datasheet for the frequency specifications, and the power supply and load conditions for each speed.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "OSPEED13": {
                "bit": 26,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output speed.\nNote: Refer to the device datasheet for the frequency specifications, and the power supply and load conditions for each speed.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "OSPEED14": {
                "bit": 28,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output speed.\nNote: Refer to the device datasheet for the frequency specifications, and the power supply and load conditions for each speed.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "OSPEED15": {
                "bit": 30,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O output speed.\nNote: Refer to the device datasheet for the frequency specifications, and the power supply and load conditions for each speed.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              }
            },
            "GPIO_PUPDR": {
              "PUPD0": {
                "bit": 0,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "PUPD1": {
                "bit": 2,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "PUPD2": {
                "bit": 4,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "PUPD3": {
                "bit": 6,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "PUPD4": {
                "bit": 8,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "PUPD5": {
                "bit": 10,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "PUPD6": {
                "bit": 12,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "PUPD7": {
                "bit": 14,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "PUPD8": {
                "bit": 16,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "PUPD9": {
                "bit": 18,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "PUPD10": {
                "bit": 20,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "PUPD11": {
                "bit": 22,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "PUPD12": {
                "bit": 24,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "PUPD13": {
                "bit": 26,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "PUPD14": {
                "bit": 28,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              },
              "PUPD15": {
                "bit": 30,
                "description": "Port x configuration I/O pin y\nThese bits are written by software to configure the I/O pull-up or pull-down\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 2
              }
            },
            "GPIO_IDR": {
              "ID0": {
                "bit": 0,
                "description": "Port x input data I/O pin y\nThese bits are read-only. They contain the input value of the corresponding I/O port.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "ID1": {
                "bit": 1,
                "description": "Port x input data I/O pin y\nThese bits are read-only. They contain the input value of the corresponding I/O port.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "ID2": {
                "bit": 2,
                "description": "Port x input data I/O pin y\nThese bits are read-only. They contain the input value of the corresponding I/O port.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "ID3": {
                "bit": 3,
                "description": "Port x input data I/O pin y\nThese bits are read-only. They contain the input value of the corresponding I/O port.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "ID4": {
                "bit": 4,
                "description": "Port x input data I/O pin y\nThese bits are read-only. They contain the input value of the corresponding I/O port.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "ID5": {
                "bit": 5,
                "description": "Port x input data I/O pin y\nThese bits are read-only. They contain the input value of the corresponding I/O port.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "ID6": {
                "bit": 6,
                "description": "Port x input data I/O pin y\nThese bits are read-only. They contain the input value of the corresponding I/O port.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "ID7": {
                "bit": 7,
                "description": "Port x input data I/O pin y\nThese bits are read-only. They contain the input value of the corresponding I/O port.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "ID8": {
                "bit": 8,
                "description": "Port x input data I/O pin y\nThese bits are read-only. They contain the input value of the corresponding I/O port.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "ID9": {
                "bit": 9,
                "description": "Port x input data I/O pin y\nThese bits are read-only. They contain the input value of the corresponding I/O port.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "ID10": {
                "bit": 10,
                "description": "Port x input data I/O pin y\nThese bits are read-only. They contain the input value of the corresponding I/O port.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "ID11": {
                "bit": 11,
                "description": "Port x input data I/O pin y\nThese bits are read-only. They contain the input value of the corresponding I/O port.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "ID12": {
                "bit": 12,
                "description": "Port x input data I/O pin y\nThese bits are read-only. They contain the input value of the corresponding I/O port.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "ID13": {
                "bit": 13,
                "description": "Port x input data I/O pin y\nThese bits are read-only. They contain the input value of the corresponding I/O port.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "ID14": {
                "bit": 14,
                "description": "Port x input data I/O pin y\nThese bits are read-only. They contain the input value of the corresponding I/O port.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "ID15": {
                "bit": 15,
                "description": "Port x input data I/O pin y\nThese bits are read-only. They contain the input value of the corresponding I/O port.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              }
            },
            "GPIO_ODR": {
              "OD0": {
                "bit": 0,
                "description": "Port output data I/O pin y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, these bits can be individually set and/or reset by writing to\ufffdGPIOx_BSRR or GPIOx_BRR (x = A to J).\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OD1": {
                "bit": 1,
                "description": "Port output data I/O pin y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, these bits can be individually set and/or reset by writing to\ufffdGPIOx_BSRR or GPIOx_BRR (x = A to J).\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OD2": {
                "bit": 2,
                "description": "Port output data I/O pin y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, these bits can be individually set and/or reset by writing to\ufffdGPIOx_BSRR or GPIOx_BRR (x = A to J).\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OD3": {
                "bit": 3,
                "description": "Port output data I/O pin y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, these bits can be individually set and/or reset by writing to\ufffdGPIOx_BSRR or GPIOx_BRR (x = A to J).\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OD4": {
                "bit": 4,
                "description": "Port output data I/O pin y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, these bits can be individually set and/or reset by writing to\ufffdGPIOx_BSRR or GPIOx_BRR (x = A to J).\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OD5": {
                "bit": 5,
                "description": "Port output data I/O pin y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, these bits can be individually set and/or reset by writing to\ufffdGPIOx_BSRR or GPIOx_BRR (x = A to J).\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OD6": {
                "bit": 6,
                "description": "Port output data I/O pin y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, these bits can be individually set and/or reset by writing to\ufffdGPIOx_BSRR or GPIOx_BRR (x = A to J).\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OD7": {
                "bit": 7,
                "description": "Port output data I/O pin y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, these bits can be individually set and/or reset by writing to\ufffdGPIOx_BSRR or GPIOx_BRR (x = A to J).\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OD8": {
                "bit": 8,
                "description": "Port output data I/O pin y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, these bits can be individually set and/or reset by writing to\ufffdGPIOx_BSRR or GPIOx_BRR (x = A to J).\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OD9": {
                "bit": 9,
                "description": "Port output data I/O pin y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, these bits can be individually set and/or reset by writing to\ufffdGPIOx_BSRR or GPIOx_BRR (x = A to J).\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OD10": {
                "bit": 10,
                "description": "Port output data I/O pin y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, these bits can be individually set and/or reset by writing to\ufffdGPIOx_BSRR or GPIOx_BRR (x = A to J).\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OD11": {
                "bit": 11,
                "description": "Port output data I/O pin y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, these bits can be individually set and/or reset by writing to\ufffdGPIOx_BSRR or GPIOx_BRR (x = A to J).\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OD12": {
                "bit": 12,
                "description": "Port output data I/O pin y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, these bits can be individually set and/or reset by writing to\ufffdGPIOx_BSRR or GPIOx_BRR (x = A to J).\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OD13": {
                "bit": 13,
                "description": "Port output data I/O pin y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, these bits can be individually set and/or reset by writing to\ufffdGPIOx_BSRR or GPIOx_BRR (x = A to J).\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OD14": {
                "bit": 14,
                "description": "Port output data I/O pin y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, these bits can be individually set and/or reset by writing to\ufffdGPIOx_BSRR or GPIOx_BRR (x = A to J).\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "OD15": {
                "bit": 15,
                "description": "Port output data I/O pin y\nThese bits can be read and written by software.\nNote: For atomic bit set/reset, these bits can be individually set and/or reset by writing to\ufffdGPIOx_BSRR or GPIOx_BRR (x = A to J).\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              }
            },
            "GPIO_BSRR": {
              "BS0": {
                "bit": 0,
                "description": "Port x set I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: The bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BS1": {
                "bit": 1,
                "description": "Port x set I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: The bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BS2": {
                "bit": 2,
                "description": "Port x set I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: The bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BS3": {
                "bit": 3,
                "description": "Port x set I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: The bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BS4": {
                "bit": 4,
                "description": "Port x set I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: The bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BS5": {
                "bit": 5,
                "description": "Port x set I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: The bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BS6": {
                "bit": 6,
                "description": "Port x set I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: The bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BS7": {
                "bit": 7,
                "description": "Port x set I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: The bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BS8": {
                "bit": 8,
                "description": "Port x set I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: The bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BS9": {
                "bit": 9,
                "description": "Port x set I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: The bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BS10": {
                "bit": 10,
                "description": "Port x set I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: The bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BS11": {
                "bit": 11,
                "description": "Port x set I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: The bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BS12": {
                "bit": 12,
                "description": "Port x set I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: The bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BS13": {
                "bit": 13,
                "description": "Port x set I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: The bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BS14": {
                "bit": 14,
                "description": "Port x set I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: The bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BS15": {
                "bit": 15,
                "description": "Port x set I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: The bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR0": {
                "bit": 16,
                "description": "Port x reset I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: If both BSy and BRy are set, BSy has priority.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR1": {
                "bit": 17,
                "description": "Port x reset I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: If both BSy and BRy are set, BSy has priority.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR2": {
                "bit": 18,
                "description": "Port x reset I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: If both BSy and BRy are set, BSy has priority.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR3": {
                "bit": 19,
                "description": "Port x reset I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: If both BSy and BRy are set, BSy has priority.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR4": {
                "bit": 20,
                "description": "Port x reset I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: If both BSy and BRy are set, BSy has priority.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR5": {
                "bit": 21,
                "description": "Port x reset I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: If both BSy and BRy are set, BSy has priority.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR6": {
                "bit": 22,
                "description": "Port x reset I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: If both BSy and BRy are set, BSy has priority.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR7": {
                "bit": 23,
                "description": "Port x reset I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: If both BSy and BRy are set, BSy has priority.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR8": {
                "bit": 24,
                "description": "Port x reset I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: If both BSy and BRy are set, BSy has priority.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR9": {
                "bit": 25,
                "description": "Port x reset I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: If both BSy and BRy are set, BSy has priority.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR10": {
                "bit": 26,
                "description": "Port x reset I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: If both BSy and BRy are set, BSy has priority.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR11": {
                "bit": 27,
                "description": "Port x reset I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: If both BSy and BRy are set, BSy has priority.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR12": {
                "bit": 28,
                "description": "Port x reset I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: If both BSy and BRy are set, BSy has priority.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR13": {
                "bit": 29,
                "description": "Port x reset I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: If both BSy and BRy are set, BSy has priority.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR14": {
                "bit": 30,
                "description": "Port x reset I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: If both BSy and BRy are set, BSy has priority.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR15": {
                "bit": 31,
                "description": "Port x reset I/O pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: If both BSy and BRy are set, BSy has priority.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              }
            },
            "GPIO_LCKR": {
              "LCK0": {
                "bit": 0,
                "description": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is 0\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "LCK1": {
                "bit": 1,
                "description": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is 0\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "LCK2": {
                "bit": 2,
                "description": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is 0\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "LCK3": {
                "bit": 3,
                "description": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is 0\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "LCK4": {
                "bit": 4,
                "description": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is 0\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "LCK5": {
                "bit": 5,
                "description": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is 0\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "LCK6": {
                "bit": 6,
                "description": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is 0\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "LCK7": {
                "bit": 7,
                "description": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is 0\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "LCK8": {
                "bit": 8,
                "description": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is 0\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "LCK9": {
                "bit": 9,
                "description": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is 0\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "LCK10": {
                "bit": 10,
                "description": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is 0\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "LCK11": {
                "bit": 11,
                "description": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is 0\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "LCK12": {
                "bit": 12,
                "description": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is 0\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "LCK13": {
                "bit": 13,
                "description": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is 0\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "LCK14": {
                "bit": 14,
                "description": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is 0\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "LCK15": {
                "bit": 15,
                "description": "Port x lock I/O pin y\nThese bits are read/write but can only be written when the LCKK bit is 0\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "LCKK": {
                "bit": 16,
                "description": "Lock key\nThis bit can be read any time. It can only be modified using the lock key write sequence.\n- LOCK key write sequence:\nWR LCKR[16] = 1 + LCKR[15:0]\nWR LCKR[16] = 0 + LCKR[15:0]\nWR LCKR[16] = 1 + LCKR[15:0]\n- LOCK key read\nRD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active)\nNote: During the lock key write sequence, the value of LCK[15:0] must not change.\nNote: Any error in the lock sequence aborts the LOCK.\nNote: After the first lock sequence on any bit of the port, any read access on the LCKK bit returns 1 until the next MCU reset or peripheral reset."
              }
            },
            "GPIO_AFRL": {
              "AFSEL0": {
                "bit": 0,
                "description": "Alternate function selection for port x I/O pin y\nThese bits are written by software to configure alternate function I/Os.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 4
              },
              "AFSEL1": {
                "bit": 4,
                "description": "Alternate function selection for port x I/O pin y\nThese bits are written by software to configure alternate function I/Os.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 4
              },
              "AFSEL2": {
                "bit": 8,
                "description": "Alternate function selection for port x I/O pin y\nThese bits are written by software to configure alternate function I/Os.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 4
              },
              "AFSEL3": {
                "bit": 12,
                "description": "Alternate function selection for port x I/O pin y\nThese bits are written by software to configure alternate function I/Os.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 4
              },
              "AFSEL4": {
                "bit": 16,
                "description": "Alternate function selection for port x I/O pin y\nThese bits are written by software to configure alternate function I/Os.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 4
              },
              "AFSEL5": {
                "bit": 20,
                "description": "Alternate function selection for port x I/O pin y\nThese bits are written by software to configure alternate function I/Os.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 4
              },
              "AFSEL6": {
                "bit": 24,
                "description": "Alternate function selection for port x I/O pin y\nThese bits are written by software to configure alternate function I/Os.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 4
              },
              "AFSEL7": {
                "bit": 28,
                "description": "Alternate function selection for port x I/O pin y\nThese bits are written by software to configure alternate function I/Os.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 4
              }
            },
            "GPIO_AFRH": {
              "AFSEL8": {
                "bit": 0,
                "description": "Alternate function selection for port x I/O pin y\nThese bits are written by the software to configure alternate function I/Os.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 4
              },
              "AFSEL9": {
                "bit": 4,
                "description": "Alternate function selection for port x I/O pin y\nThese bits are written by the software to configure alternate function I/Os.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 4
              },
              "AFSEL10": {
                "bit": 8,
                "description": "Alternate function selection for port x I/O pin y\nThese bits are written by the software to configure alternate function I/Os.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 4
              },
              "AFSEL11": {
                "bit": 12,
                "description": "Alternate function selection for port x I/O pin y\nThese bits are written by the software to configure alternate function I/Os.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 4
              },
              "AFSEL12": {
                "bit": 16,
                "description": "Alternate function selection for port x I/O pin y\nThese bits are written by the software to configure alternate function I/Os.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 4
              },
              "AFSEL13": {
                "bit": 20,
                "description": "Alternate function selection for port x I/O pin y\nThese bits are written by the software to configure alternate function I/Os.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 4
              },
              "AFSEL14": {
                "bit": 24,
                "description": "Alternate function selection for port x I/O pin y\nThese bits are written by the software to configure alternate function I/Os.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 4
              },
              "AFSEL15": {
                "bit": 28,
                "description": "Alternate function selection for port x I/O pin y\nThese bits are written by the software to configure alternate function I/Os.\nNote: This field is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package.",
                "width": 4
              }
            },
            "GPIO_BRR": {
              "BR0": {
                "bit": 0,
                "description": "Port x reset IO pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR1": {
                "bit": 1,
                "description": "Port x reset IO pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR2": {
                "bit": 2,
                "description": "Port x reset IO pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR3": {
                "bit": 3,
                "description": "Port x reset IO pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR4": {
                "bit": 4,
                "description": "Port x reset IO pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR5": {
                "bit": 5,
                "description": "Port x reset IO pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR6": {
                "bit": 6,
                "description": "Port x reset IO pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR7": {
                "bit": 7,
                "description": "Port x reset IO pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR8": {
                "bit": 8,
                "description": "Port x reset IO pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR9": {
                "bit": 9,
                "description": "Port x reset IO pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR10": {
                "bit": 10,
                "description": "Port x reset IO pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR11": {
                "bit": 11,
                "description": "Port x reset IO pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR12": {
                "bit": 12,
                "description": "Port x reset IO pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR13": {
                "bit": 13,
                "description": "Port x reset IO pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR14": {
                "bit": 14,
                "description": "Port x reset IO pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "BR15": {
                "bit": 15,
                "description": "Port x reset IO pin y\nThese bits are write-only. A read to these bits returns the value 0x0000.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              }
            },
            "GPIO_HSLVR": {
              "HSLV0": {
                "bit": 0,
                "description": "Port x high-speed low-voltage configuration\nThese bits are written by software to optimize the I/O speed when the I/O supply is low.\nEach bit is active only if the corresponding IO_VDD_HSLV/IO_VDDIO2_HSLV user option bit is set. It must be used only if the I/O supply voltage is below 2.7 V. \nSetting these bits when the I/O supply (VDD or VDDIO2) is higher than 2.7 V may be destructive. \nNote: Not all I/Os support the HSLV mode. Refer to the I/O structure in the corresponding datasheet for the list of I/Os supporting this feature. Other I/Os HSLV configuration must be kept at reset value.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "HSLV1": {
                "bit": 1,
                "description": "Port x high-speed low-voltage configuration\nThese bits are written by software to optimize the I/O speed when the I/O supply is low.\nEach bit is active only if the corresponding IO_VDD_HSLV/IO_VDDIO2_HSLV user option bit is set. It must be used only if the I/O supply voltage is below 2.7 V. \nSetting these bits when the I/O supply (VDD or VDDIO2) is higher than 2.7 V may be destructive. \nNote: Not all I/Os support the HSLV mode. Refer to the I/O structure in the corresponding datasheet for the list of I/Os supporting this feature. Other I/Os HSLV configuration must be kept at reset value.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "HSLV2": {
                "bit": 2,
                "description": "Port x high-speed low-voltage configuration\nThese bits are written by software to optimize the I/O speed when the I/O supply is low.\nEach bit is active only if the corresponding IO_VDD_HSLV/IO_VDDIO2_HSLV user option bit is set. It must be used only if the I/O supply voltage is below 2.7 V. \nSetting these bits when the I/O supply (VDD or VDDIO2) is higher than 2.7 V may be destructive. \nNote: Not all I/Os support the HSLV mode. Refer to the I/O structure in the corresponding datasheet for the list of I/Os supporting this feature. Other I/Os HSLV configuration must be kept at reset value.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "HSLV3": {
                "bit": 3,
                "description": "Port x high-speed low-voltage configuration\nThese bits are written by software to optimize the I/O speed when the I/O supply is low.\nEach bit is active only if the corresponding IO_VDD_HSLV/IO_VDDIO2_HSLV user option bit is set. It must be used only if the I/O supply voltage is below 2.7 V. \nSetting these bits when the I/O supply (VDD or VDDIO2) is higher than 2.7 V may be destructive. \nNote: Not all I/Os support the HSLV mode. Refer to the I/O structure in the corresponding datasheet for the list of I/Os supporting this feature. Other I/Os HSLV configuration must be kept at reset value.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "HSLV4": {
                "bit": 4,
                "description": "Port x high-speed low-voltage configuration\nThese bits are written by software to optimize the I/O speed when the I/O supply is low.\nEach bit is active only if the corresponding IO_VDD_HSLV/IO_VDDIO2_HSLV user option bit is set. It must be used only if the I/O supply voltage is below 2.7 V. \nSetting these bits when the I/O supply (VDD or VDDIO2) is higher than 2.7 V may be destructive. \nNote: Not all I/Os support the HSLV mode. Refer to the I/O structure in the corresponding datasheet for the list of I/Os supporting this feature. Other I/Os HSLV configuration must be kept at reset value.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "HSLV5": {
                "bit": 5,
                "description": "Port x high-speed low-voltage configuration\nThese bits are written by software to optimize the I/O speed when the I/O supply is low.\nEach bit is active only if the corresponding IO_VDD_HSLV/IO_VDDIO2_HSLV user option bit is set. It must be used only if the I/O supply voltage is below 2.7 V. \nSetting these bits when the I/O supply (VDD or VDDIO2) is higher than 2.7 V may be destructive. \nNote: Not all I/Os support the HSLV mode. Refer to the I/O structure in the corresponding datasheet for the list of I/Os supporting this feature. Other I/Os HSLV configuration must be kept at reset value.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "HSLV6": {
                "bit": 6,
                "description": "Port x high-speed low-voltage configuration\nThese bits are written by software to optimize the I/O speed when the I/O supply is low.\nEach bit is active only if the corresponding IO_VDD_HSLV/IO_VDDIO2_HSLV user option bit is set. It must be used only if the I/O supply voltage is below 2.7 V. \nSetting these bits when the I/O supply (VDD or VDDIO2) is higher than 2.7 V may be destructive. \nNote: Not all I/Os support the HSLV mode. Refer to the I/O structure in the corresponding datasheet for the list of I/Os supporting this feature. Other I/Os HSLV configuration must be kept at reset value.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "HSLV7": {
                "bit": 7,
                "description": "Port x high-speed low-voltage configuration\nThese bits are written by software to optimize the I/O speed when the I/O supply is low.\nEach bit is active only if the corresponding IO_VDD_HSLV/IO_VDDIO2_HSLV user option bit is set. It must be used only if the I/O supply voltage is below 2.7 V. \nSetting these bits when the I/O supply (VDD or VDDIO2) is higher than 2.7 V may be destructive. \nNote: Not all I/Os support the HSLV mode. Refer to the I/O structure in the corresponding datasheet for the list of I/Os supporting this feature. Other I/Os HSLV configuration must be kept at reset value.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "HSLV8": {
                "bit": 8,
                "description": "Port x high-speed low-voltage configuration\nThese bits are written by software to optimize the I/O speed when the I/O supply is low.\nEach bit is active only if the corresponding IO_VDD_HSLV/IO_VDDIO2_HSLV user option bit is set. It must be used only if the I/O supply voltage is below 2.7 V. \nSetting these bits when the I/O supply (VDD or VDDIO2) is higher than 2.7 V may be destructive. \nNote: Not all I/Os support the HSLV mode. Refer to the I/O structure in the corresponding datasheet for the list of I/Os supporting this feature. Other I/Os HSLV configuration must be kept at reset value.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "HSLV9": {
                "bit": 9,
                "description": "Port x high-speed low-voltage configuration\nThese bits are written by software to optimize the I/O speed when the I/O supply is low.\nEach bit is active only if the corresponding IO_VDD_HSLV/IO_VDDIO2_HSLV user option bit is set. It must be used only if the I/O supply voltage is below 2.7 V. \nSetting these bits when the I/O supply (VDD or VDDIO2) is higher than 2.7 V may be destructive. \nNote: Not all I/Os support the HSLV mode. Refer to the I/O structure in the corresponding datasheet for the list of I/Os supporting this feature. Other I/Os HSLV configuration must be kept at reset value.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "HSLV10": {
                "bit": 10,
                "description": "Port x high-speed low-voltage configuration\nThese bits are written by software to optimize the I/O speed when the I/O supply is low.\nEach bit is active only if the corresponding IO_VDD_HSLV/IO_VDDIO2_HSLV user option bit is set. It must be used only if the I/O supply voltage is below 2.7 V. \nSetting these bits when the I/O supply (VDD or VDDIO2) is higher than 2.7 V may be destructive. \nNote: Not all I/Os support the HSLV mode. Refer to the I/O structure in the corresponding datasheet for the list of I/Os supporting this feature. Other I/Os HSLV configuration must be kept at reset value.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "HSLV11": {
                "bit": 11,
                "description": "Port x high-speed low-voltage configuration\nThese bits are written by software to optimize the I/O speed when the I/O supply is low.\nEach bit is active only if the corresponding IO_VDD_HSLV/IO_VDDIO2_HSLV user option bit is set. It must be used only if the I/O supply voltage is below 2.7 V. \nSetting these bits when the I/O supply (VDD or VDDIO2) is higher than 2.7 V may be destructive. \nNote: Not all I/Os support the HSLV mode. Refer to the I/O structure in the corresponding datasheet for the list of I/Os supporting this feature. Other I/Os HSLV configuration must be kept at reset value.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "HSLV12": {
                "bit": 12,
                "description": "Port x high-speed low-voltage configuration\nThese bits are written by software to optimize the I/O speed when the I/O supply is low.\nEach bit is active only if the corresponding IO_VDD_HSLV/IO_VDDIO2_HSLV user option bit is set. It must be used only if the I/O supply voltage is below 2.7 V. \nSetting these bits when the I/O supply (VDD or VDDIO2) is higher than 2.7 V may be destructive. \nNote: Not all I/Os support the HSLV mode. Refer to the I/O structure in the corresponding datasheet for the list of I/Os supporting this feature. Other I/Os HSLV configuration must be kept at reset value.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "HSLV13": {
                "bit": 13,
                "description": "Port x high-speed low-voltage configuration\nThese bits are written by software to optimize the I/O speed when the I/O supply is low.\nEach bit is active only if the corresponding IO_VDD_HSLV/IO_VDDIO2_HSLV user option bit is set. It must be used only if the I/O supply voltage is below 2.7 V. \nSetting these bits when the I/O supply (VDD or VDDIO2) is higher than 2.7 V may be destructive. \nNote: Not all I/Os support the HSLV mode. Refer to the I/O structure in the corresponding datasheet for the list of I/Os supporting this feature. Other I/Os HSLV configuration must be kept at reset value.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "HSLV14": {
                "bit": 14,
                "description": "Port x high-speed low-voltage configuration\nThese bits are written by software to optimize the I/O speed when the I/O supply is low.\nEach bit is active only if the corresponding IO_VDD_HSLV/IO_VDDIO2_HSLV user option bit is set. It must be used only if the I/O supply voltage is below 2.7 V. \nSetting these bits when the I/O supply (VDD or VDDIO2) is higher than 2.7 V may be destructive. \nNote: Not all I/Os support the HSLV mode. Refer to the I/O structure in the corresponding datasheet for the list of I/Os supporting this feature. Other I/Os HSLV configuration must be kept at reset value.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              },
              "HSLV15": {
                "bit": 15,
                "description": "Port x high-speed low-voltage configuration\nThese bits are written by software to optimize the I/O speed when the I/O supply is low.\nEach bit is active only if the corresponding IO_VDD_HSLV/IO_VDDIO2_HSLV user option bit is set. It must be used only if the I/O supply voltage is below 2.7 V. \nSetting these bits when the I/O supply (VDD or VDDIO2) is higher than 2.7 V may be destructive. \nNote: Not all I/Os support the HSLV mode. Refer to the I/O structure in the corresponding datasheet for the list of I/Os supporting this feature. Other I/Os HSLV configuration must be kept at reset value.\nNote: This bit is reserved and must be kept at reset value when the corresponding I/O is not available on the selected package."
              }
            },
            "GPIO_SECCFGR": {
              "SEC0": {
                "bit": 0,
                "description": "I/O pin of Port x secure bit enable y\nThese bits are written by software to enable or disable the I/O port pin security. \nNote: The bit is reserved and must be kept to reset value when the corresponding I/O is not available on the selected package."
              },
              "SEC1": {
                "bit": 1,
                "description": "I/O pin of Port x secure bit enable y\nThese bits are written by software to enable or disable the I/O port pin security. \nNote: The bit is reserved and must be kept to reset value when the corresponding I/O is not available on the selected package."
              },
              "SEC2": {
                "bit": 2,
                "description": "I/O pin of Port x secure bit enable y\nThese bits are written by software to enable or disable the I/O port pin security. \nNote: The bit is reserved and must be kept to reset value when the corresponding I/O is not available on the selected package."
              },
              "SEC3": {
                "bit": 3,
                "description": "I/O pin of Port x secure bit enable y\nThese bits are written by software to enable or disable the I/O port pin security. \nNote: The bit is reserved and must be kept to reset value when the corresponding I/O is not available on the selected package."
              },
              "SEC4": {
                "bit": 4,
                "description": "I/O pin of Port x secure bit enable y\nThese bits are written by software to enable or disable the I/O port pin security. \nNote: The bit is reserved and must be kept to reset value when the corresponding I/O is not available on the selected package."
              },
              "SEC5": {
                "bit": 5,
                "description": "I/O pin of Port x secure bit enable y\nThese bits are written by software to enable or disable the I/O port pin security. \nNote: The bit is reserved and must be kept to reset value when the corresponding I/O is not available on the selected package."
              },
              "SEC6": {
                "bit": 6,
                "description": "I/O pin of Port x secure bit enable y\nThese bits are written by software to enable or disable the I/O port pin security. \nNote: The bit is reserved and must be kept to reset value when the corresponding I/O is not available on the selected package."
              },
              "SEC7": {
                "bit": 7,
                "description": "I/O pin of Port x secure bit enable y\nThese bits are written by software to enable or disable the I/O port pin security. \nNote: The bit is reserved and must be kept to reset value when the corresponding I/O is not available on the selected package."
              },
              "SEC8": {
                "bit": 8,
                "description": "I/O pin of Port x secure bit enable y\nThese bits are written by software to enable or disable the I/O port pin security. \nNote: The bit is reserved and must be kept to reset value when the corresponding I/O is not available on the selected package."
              },
              "SEC9": {
                "bit": 9,
                "description": "I/O pin of Port x secure bit enable y\nThese bits are written by software to enable or disable the I/O port pin security. \nNote: The bit is reserved and must be kept to reset value when the corresponding I/O is not available on the selected package."
              },
              "SEC10": {
                "bit": 10,
                "description": "I/O pin of Port x secure bit enable y\nThese bits are written by software to enable or disable the I/O port pin security. \nNote: The bit is reserved and must be kept to reset value when the corresponding I/O is not available on the selected package."
              },
              "SEC11": {
                "bit": 11,
                "description": "I/O pin of Port x secure bit enable y\nThese bits are written by software to enable or disable the I/O port pin security. \nNote: The bit is reserved and must be kept to reset value when the corresponding I/O is not available on the selected package."
              },
              "SEC12": {
                "bit": 12,
                "description": "I/O pin of Port x secure bit enable y\nThese bits are written by software to enable or disable the I/O port pin security. \nNote: The bit is reserved and must be kept to reset value when the corresponding I/O is not available on the selected package."
              },
              "SEC13": {
                "bit": 13,
                "description": "I/O pin of Port x secure bit enable y\nThese bits are written by software to enable or disable the I/O port pin security. \nNote: The bit is reserved and must be kept to reset value when the corresponding I/O is not available on the selected package."
              },
              "SEC14": {
                "bit": 14,
                "description": "I/O pin of Port x secure bit enable y\nThese bits are written by software to enable or disable the I/O port pin security. \nNote: The bit is reserved and must be kept to reset value when the corresponding I/O is not available on the selected package."
              },
              "SEC15": {
                "bit": 15,
                "description": "I/O pin of Port x secure bit enable y\nThese bits are written by software to enable or disable the I/O port pin security. \nNote: The bit is reserved and must be kept to reset value when the corresponding I/O is not available on the selected package."
              }
            }
          }
        },
        "GTZC1": {
          "instances": [
            {
              "name": "GTZC1_MPCBB1",
              "base": "0x40032C00",
              "irq": 8
            },
            {
              "name": "GTZC1_MPCBB2",
              "base": "0x40033000"
            },
            {
              "name": "GTZC1_MPCBB3",
              "base": "0x40033400"
            },
            {
              "name": "GTZC1_MPCBB5",
              "base": "0x40033800"
            },
            {
              "name": "GTZC1_MPCBB6",
              "base": "0x40033C00"
            },
            {
              "name": "GTZC1_TZIC",
              "base": "0x40032800"
            },
            {
              "name": "GTZC1_TZSC",
              "base": "0x40032400"
            }
          ],
          "registers": {
            "MPCBB1_CR": {
              "offset": "0x00",
              "size": 32,
              "description": "MPCBB control register"
            },
            "MPCBB1_CFGLOCK1": {
              "offset": "0x10",
              "size": 32,
              "description": "GTZC1 SRAMz MPCBB configuration lock register 1"
            },
            "MPCBB1_CFGLOCK2": {
              "offset": "0x14",
              "size": 32,
              "description": "GTZC1 SRAMz MPCBB configuration lock register 2"
            },
            "MPCBB1_SECCFGR0": {
              "offset": "0x100",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR1": {
              "offset": "0x104",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR2": {
              "offset": "0x108",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR3": {
              "offset": "0x10C",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR4": {
              "offset": "0x110",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR5": {
              "offset": "0x114",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR6": {
              "offset": "0x118",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR7": {
              "offset": "0x11C",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR8": {
              "offset": "0x120",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR9": {
              "offset": "0x124",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR10": {
              "offset": "0x128",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR11": {
              "offset": "0x12C",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR12": {
              "offset": "0x130",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR13": {
              "offset": "0x134",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR14": {
              "offset": "0x138",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR15": {
              "offset": "0x13C",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR16": {
              "offset": "0x140",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR17": {
              "offset": "0x144",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR18": {
              "offset": "0x148",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR19": {
              "offset": "0x14C",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR20": {
              "offset": "0x150",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR21": {
              "offset": "0x154",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR22": {
              "offset": "0x158",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR23": {
              "offset": "0x15C",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR24": {
              "offset": "0x160",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR25": {
              "offset": "0x164",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR26": {
              "offset": "0x168",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR27": {
              "offset": "0x16C",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR28": {
              "offset": "0x170",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR29": {
              "offset": "0x174",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR30": {
              "offset": "0x178",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR31": {
              "offset": "0x17C",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR32": {
              "offset": "0x180",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR33": {
              "offset": "0x184",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR34": {
              "offset": "0x188",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR35": {
              "offset": "0x18C",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR36": {
              "offset": "0x190",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR37": {
              "offset": "0x194",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR38": {
              "offset": "0x198",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR39": {
              "offset": "0x19C",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR40": {
              "offset": "0x1A0",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR41": {
              "offset": "0x1A4",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR42": {
              "offset": "0x1A8",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR43": {
              "offset": "0x1AC",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR44": {
              "offset": "0x1B0",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR45": {
              "offset": "0x1B4",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR46": {
              "offset": "0x1B8",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR47": {
              "offset": "0x1BC",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR48": {
              "offset": "0x1C0",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR49": {
              "offset": "0x1C4",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR50": {
              "offset": "0x1C8",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_SECCFGR51": {
              "offset": "0x1CC",
              "size": 32,
              "description": "MPCBBx security configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR0": {
              "offset": "0x200",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR1": {
              "offset": "0x204",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR2": {
              "offset": "0x208",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR3": {
              "offset": "0x20C",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR4": {
              "offset": "0x210",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR5": {
              "offset": "0x214",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR6": {
              "offset": "0x218",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR7": {
              "offset": "0x21C",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR8": {
              "offset": "0x220",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR9": {
              "offset": "0x224",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR10": {
              "offset": "0x228",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR11": {
              "offset": "0x22C",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR12": {
              "offset": "0x230",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR13": {
              "offset": "0x234",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR14": {
              "offset": "0x238",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR15": {
              "offset": "0x23C",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR16": {
              "offset": "0x240",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR17": {
              "offset": "0x244",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR18": {
              "offset": "0x248",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR19": {
              "offset": "0x24C",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR20": {
              "offset": "0x250",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR21": {
              "offset": "0x254",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR22": {
              "offset": "0x258",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR23": {
              "offset": "0x25C",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR24": {
              "offset": "0x260",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR25": {
              "offset": "0x264",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR26": {
              "offset": "0x268",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR27": {
              "offset": "0x26C",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR28": {
              "offset": "0x270",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR29": {
              "offset": "0x274",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR30": {
              "offset": "0x278",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR31": {
              "offset": "0x27C",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR32": {
              "offset": "0x280",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR33": {
              "offset": "0x284",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR34": {
              "offset": "0x288",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR35": {
              "offset": "0x28C",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR36": {
              "offset": "0x290",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR37": {
              "offset": "0x294",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR38": {
              "offset": "0x298",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR39": {
              "offset": "0x29C",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR40": {
              "offset": "0x2A0",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR41": {
              "offset": "0x2A4",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR42": {
              "offset": "0x2A8",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR43": {
              "offset": "0x2AC",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR44": {
              "offset": "0x2B0",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR45": {
              "offset": "0x2B4",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR46": {
              "offset": "0x2B8",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR47": {
              "offset": "0x2BC",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR48": {
              "offset": "0x2C0",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR49": {
              "offset": "0x2C4",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR50": {
              "offset": "0x2C8",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            },
            "MPCBB1_PRIVCFGR51": {
              "offset": "0x2CC",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block x register"
            }
          },
          "bits": {
            "MPCBB1_CR": {
              "GLOCK": {
                "bit": 0,
                "description": "lock the control register of the MPCBB until next reset"
              },
              "INVSECSTATE": {
                "bit": 30,
                "description": "SRAMx clocks security state"
              },
              "SRWILADIS": {
                "bit": 31,
                "description": "secure read/write illegal access disable"
              }
            },
            "MPCBB1_CFGLOCK1": {
              "SPLCK0": {
                "bit": 0,
                "description": "SPLCK0"
              },
              "SPLCK1": {
                "bit": 1,
                "description": "SPLCK1"
              },
              "SPLCK2": {
                "bit": 2,
                "description": "SPLCK2"
              },
              "SPLCK3": {
                "bit": 3,
                "description": "SPLCK3"
              },
              "SPLCK4": {
                "bit": 4,
                "description": "SPLCK4"
              },
              "SPLCK5": {
                "bit": 5,
                "description": "SPLCK5"
              },
              "SPLCK6": {
                "bit": 6,
                "description": "SPLCK6"
              },
              "SPLCK7": {
                "bit": 7,
                "description": "SPLCK7"
              },
              "SPLCK8": {
                "bit": 8,
                "description": "SPLCK8"
              },
              "SPLCK9": {
                "bit": 9,
                "description": "SPLCK9"
              },
              "SPLCK10": {
                "bit": 10,
                "description": "SPLCK10"
              },
              "SPLCK11": {
                "bit": 11,
                "description": "SPLCK11"
              },
              "SPLCK12": {
                "bit": 12,
                "description": "SPLCK12"
              },
              "SPLCK13": {
                "bit": 13,
                "description": "SPLCK13"
              },
              "SPLCK14": {
                "bit": 14,
                "description": "SPLCK14"
              },
              "SPLCK15": {
                "bit": 15,
                "description": "SPLCK15"
              },
              "SPLCK16": {
                "bit": 16,
                "description": "SPLCK16"
              },
              "SPLCK17": {
                "bit": 17,
                "description": "SPLCK17"
              },
              "SPLCK18": {
                "bit": 18,
                "description": "SPLCK18"
              },
              "SPLCK19": {
                "bit": 19,
                "description": "SPLCK19"
              },
              "SPLCK20": {
                "bit": 20,
                "description": "SPLCK20"
              },
              "SPLCK21": {
                "bit": 21,
                "description": "SPLCK21"
              },
              "SPLCK22": {
                "bit": 22,
                "description": "SPLCK22"
              },
              "SPLCK23": {
                "bit": 23,
                "description": "SPLCK23"
              },
              "SPLCK24": {
                "bit": 24,
                "description": "SPLCK24"
              },
              "SPLCK25": {
                "bit": 25,
                "description": "SPLCK25"
              },
              "SPLCK26": {
                "bit": 26,
                "description": "SPLCK26"
              },
              "SPLCK27": {
                "bit": 27,
                "description": "SPLCK27"
              },
              "SPLCK28": {
                "bit": 28,
                "description": "SPLCK28"
              },
              "SPLCK29": {
                "bit": 29,
                "description": "SPLCK29"
              },
              "SPLCK30": {
                "bit": 30,
                "description": "SPLCK30"
              },
              "SPLCK31": {
                "bit": 31,
                "description": "SPLCK31"
              }
            },
            "MPCBB1_CFGLOCK2": {
              "SPLCK32": {
                "bit": 0,
                "description": "SPLCK32"
              },
              "SPLCK33": {
                "bit": 1,
                "description": "SPLCK33"
              },
              "SPLCK34": {
                "bit": 2,
                "description": "SPLCK34"
              },
              "SPLCK35": {
                "bit": 3,
                "description": "SPLCK35"
              },
              "SPLCK36": {
                "bit": 4,
                "description": "SPLCK36"
              },
              "SPLCK37": {
                "bit": 5,
                "description": "SPLCK37"
              },
              "SPLCK38": {
                "bit": 6,
                "description": "SPLCK38"
              },
              "SPLCK39": {
                "bit": 7,
                "description": "SPLCK39"
              },
              "SPLCK40": {
                "bit": 8,
                "description": "SPLCK40"
              },
              "SPLCK41": {
                "bit": 9,
                "description": "SPLCK41"
              },
              "SPLCK42": {
                "bit": 10,
                "description": "SPLCK42"
              },
              "SPLCK43": {
                "bit": 11,
                "description": "SPLCK43"
              },
              "SPLCK44": {
                "bit": 12,
                "description": "SPLCK44"
              },
              "SPLCK45": {
                "bit": 13,
                "description": "SPLCK45"
              },
              "SPLCK46": {
                "bit": 14,
                "description": "SPLCK46"
              },
              "SPLCK47": {
                "bit": 15,
                "description": "SPLCK47"
              },
              "SPLCK48": {
                "bit": 16,
                "description": "SPLCK48"
              },
              "SPLCK49": {
                "bit": 17,
                "description": "SPLCK49"
              },
              "SPLCK50": {
                "bit": 18,
                "description": "SPLCK50"
              },
              "SPLCK51": {
                "bit": 19,
                "description": "SPLCK51"
              }
            },
            "MPCBB1_SECCFGR0": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR1": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR2": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR3": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR4": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR5": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR6": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR7": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR8": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR9": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR10": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR11": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR12": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR13": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR14": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR15": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR16": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR17": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR18": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR19": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR20": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR21": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR22": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR23": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR24": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR25": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR26": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR27": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR28": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR29": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR30": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR31": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR32": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR33": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR34": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR35": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR36": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR37": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR38": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR39": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR40": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR41": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR42": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR43": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR44": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR45": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR46": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR47": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR48": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR49": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR50": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_SECCFGR51": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB1_PRIVCFGR0": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR1": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR2": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR3": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR4": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR5": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR6": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR7": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR8": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR9": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR10": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR11": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR12": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR13": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR14": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR15": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR16": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR17": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR18": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR19": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR20": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR21": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR22": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR23": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR24": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR25": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR26": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR27": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR28": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR29": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR30": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR31": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR32": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR33": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR34": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR35": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR36": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR37": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR38": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR39": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR40": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR41": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR42": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR43": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR44": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR45": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR46": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR47": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR48": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR49": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR50": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            },
            "MPCBB1_PRIVCFGR51": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            }
          }
        },
        "GTZC2": {
          "instances": [
            {
              "name": "GTZC2_MPCBB4",
              "base": "0x46023800"
            },
            {
              "name": "GTZC2_TZIC",
              "base": "0x46023400"
            },
            {
              "name": "GTZC2_TZSC",
              "base": "0x46023000"
            }
          ],
          "registers": {
            "MPCBB4_CR": {
              "offset": "0x00",
              "size": 32,
              "description": "MPCBB control register"
            },
            "MPCBB4_CFGLOCK": {
              "offset": "0x10",
              "size": 32,
              "description": "GTZC2 SRAM4 MPCBB configuration lock register"
            },
            "MPCBB4_SECCFGR0": {
              "offset": "0x100",
              "size": 32,
              "description": "MPCBB security configuration for super-block 0 register"
            },
            "MPCBB4_PRIVCFGR0": {
              "offset": "0x200",
              "size": 32,
              "description": "MPCBB privileged configuration for super-block 0 register"
            }
          },
          "bits": {
            "MPCBB4_CR": {
              "GLOCK": {
                "bit": 0,
                "description": "lock the control register of the MPCBB until next reset"
              },
              "INVSECSTATE": {
                "bit": 30,
                "description": "SRAMx clocks security state"
              },
              "SRWILADIS": {
                "bit": 31,
                "description": "secure read/write illegal access disable"
              }
            },
            "MPCBB4_CFGLOCK": {
              "SPLCK0": {
                "bit": 0,
                "description": "Security/privilege configuration lock for super-block 0"
              }
            },
            "MPCBB4_SECCFGR0": {
              "SEC0": {
                "bit": 0,
                "description": "SEC0"
              },
              "SEC1": {
                "bit": 1,
                "description": "SEC1"
              },
              "SEC2": {
                "bit": 2,
                "description": "SEC2"
              },
              "SEC3": {
                "bit": 3,
                "description": "SEC3"
              },
              "SEC4": {
                "bit": 4,
                "description": "SEC4"
              },
              "SEC5": {
                "bit": 5,
                "description": "SEC5"
              },
              "SEC6": {
                "bit": 6,
                "description": "SEC6"
              },
              "SEC7": {
                "bit": 7,
                "description": "SEC7"
              },
              "SEC8": {
                "bit": 8,
                "description": "SEC8"
              },
              "SEC9": {
                "bit": 9,
                "description": "SEC9"
              },
              "SEC10": {
                "bit": 10,
                "description": "SEC10"
              },
              "SEC11": {
                "bit": 11,
                "description": "SEC11"
              },
              "SEC12": {
                "bit": 12,
                "description": "SEC12"
              },
              "SEC13": {
                "bit": 13,
                "description": "SEC13"
              },
              "SEC14": {
                "bit": 14,
                "description": "SEC14"
              },
              "SEC15": {
                "bit": 15,
                "description": "SEC15"
              },
              "SEC16": {
                "bit": 16,
                "description": "SEC16"
              },
              "SEC17": {
                "bit": 17,
                "description": "SEC17"
              },
              "SEC18": {
                "bit": 18,
                "description": "SEC18"
              },
              "SEC19": {
                "bit": 19,
                "description": "SEC19"
              },
              "SEC20": {
                "bit": 20,
                "description": "SEC20"
              },
              "SEC21": {
                "bit": 21,
                "description": "SEC21"
              },
              "SEC22": {
                "bit": 22,
                "description": "SEC22"
              },
              "SEC23": {
                "bit": 23,
                "description": "SEC23"
              },
              "SEC24": {
                "bit": 24,
                "description": "SEC24"
              },
              "SEC25": {
                "bit": 25,
                "description": "SEC25"
              },
              "SEC26": {
                "bit": 26,
                "description": "SEC26"
              },
              "SEC27": {
                "bit": 27,
                "description": "SEC27"
              },
              "SEC28": {
                "bit": 28,
                "description": "SEC28"
              },
              "SEC29": {
                "bit": 29,
                "description": "SEC29"
              },
              "SEC30": {
                "bit": 30,
                "description": "SEC30"
              },
              "SEC31": {
                "bit": 31,
                "description": "SEC31"
              }
            },
            "MPCBB4_PRIVCFGR0": {
              "PRIV0": {
                "bit": 0,
                "description": "PRIV0"
              },
              "PRIV1": {
                "bit": 1,
                "description": "PRIV1"
              },
              "PRIV2": {
                "bit": 2,
                "description": "PRIV2"
              },
              "PRIV3": {
                "bit": 3,
                "description": "PRIV3"
              },
              "PRIV4": {
                "bit": 4,
                "description": "PRIV4"
              },
              "PRIV5": {
                "bit": 5,
                "description": "PRIV5"
              },
              "PRIV6": {
                "bit": 6,
                "description": "PRIV6"
              },
              "PRIV7": {
                "bit": 7,
                "description": "PRIV7"
              },
              "PRIV8": {
                "bit": 8,
                "description": "PRIV8"
              },
              "PRIV9": {
                "bit": 9,
                "description": "PRIV9"
              },
              "PRIV10": {
                "bit": 10,
                "description": "PRIV10"
              },
              "PRIV11": {
                "bit": 11,
                "description": "PRIV11"
              },
              "PRIV12": {
                "bit": 12,
                "description": "PRIV12"
              },
              "PRIV13": {
                "bit": 13,
                "description": "PRIV13"
              },
              "PRIV14": {
                "bit": 14,
                "description": "PRIV14"
              },
              "PRIV15": {
                "bit": 15,
                "description": "PRIV15"
              },
              "PRIV16": {
                "bit": 16,
                "description": "PRIV16"
              },
              "PRIV17": {
                "bit": 17,
                "description": "PRIV17"
              },
              "PRIV18": {
                "bit": 18,
                "description": "PRIV18"
              },
              "PRIV19": {
                "bit": 19,
                "description": "PRIV19"
              },
              "PRIV20": {
                "bit": 20,
                "description": "PRIV20"
              },
              "PRIV21": {
                "bit": 21,
                "description": "PRIV21"
              },
              "PRIV22": {
                "bit": 22,
                "description": "PRIV22"
              },
              "PRIV23": {
                "bit": 23,
                "description": "PRIV23"
              },
              "PRIV24": {
                "bit": 24,
                "description": "PRIV24"
              },
              "PRIV25": {
                "bit": 25,
                "description": "PRIV25"
              },
              "PRIV26": {
                "bit": 26,
                "description": "PRIV26"
              },
              "PRIV27": {
                "bit": 27,
                "description": "PRIV27"
              },
              "PRIV28": {
                "bit": 28,
                "description": "PRIV28"
              },
              "PRIV29": {
                "bit": 29,
                "description": "PRIV29"
              },
              "PRIV30": {
                "bit": 30,
                "description": "PRIV30"
              },
              "PRIV31": {
                "bit": 31,
                "description": "PRIV31"
              }
            }
          }
        },
        "HASH": {
          "instances": [
            {
              "name": "HASH",
              "base": "0x420C0400",
              "irq": 96
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "DIN": {
              "offset": "0x04",
              "size": 32,
              "description": "data input register"
            },
            "STR": {
              "offset": "0x08",
              "size": 32,
              "description": "start register"
            },
            "HRA0": {
              "offset": "0x0C",
              "size": 32,
              "description": "HASH aliased digest register 0"
            },
            "HRA1": {
              "offset": "0x10",
              "size": 32,
              "description": "HASH aliased digest register 1"
            },
            "HRA2": {
              "offset": "0x14",
              "size": 32,
              "description": "HASH aliased digest register 2"
            },
            "HRA3": {
              "offset": "0x18",
              "size": 32,
              "description": "HASH aliased digest register 3"
            },
            "HRA4": {
              "offset": "0x1C",
              "size": 32,
              "description": "HASH aliased digest register 4"
            },
            "HR0": {
              "offset": "0x310",
              "size": 32,
              "description": "digest register 0"
            },
            "HR1": {
              "offset": "0x314",
              "size": 32,
              "description": "digest register 1"
            },
            "HR2": {
              "offset": "0x318",
              "size": 32,
              "description": "digest register 4"
            },
            "HR3": {
              "offset": "0x31C",
              "size": 32,
              "description": "digest register 3"
            },
            "HR4": {
              "offset": "0x320",
              "size": 32,
              "description": "digest register 4"
            },
            "HR5": {
              "offset": "0x324",
              "size": 32,
              "description": "supplementary digest register 5"
            },
            "HR6": {
              "offset": "0x328",
              "size": 32,
              "description": "supplementary digest register 6"
            },
            "HR7": {
              "offset": "0x32C",
              "size": 32,
              "description": "supplementary digest register 7"
            },
            "IMR": {
              "offset": "0x20",
              "size": 32,
              "description": "interrupt enable register"
            },
            "SR": {
              "offset": "0x24",
              "size": 32,
              "description": "status register"
            },
            "CSR0": {
              "offset": "0xF8",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR1": {
              "offset": "0xFC",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR2": {
              "offset": "0x100",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR3": {
              "offset": "0x104",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR4": {
              "offset": "0x108",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR5": {
              "offset": "0x10C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR6": {
              "offset": "0x110",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR7": {
              "offset": "0x114",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR8": {
              "offset": "0x118",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR9": {
              "offset": "0x11C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR10": {
              "offset": "0x120",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR11": {
              "offset": "0x124",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR12": {
              "offset": "0x128",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR13": {
              "offset": "0x12C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR14": {
              "offset": "0x130",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR15": {
              "offset": "0x134",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR16": {
              "offset": "0x138",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR17": {
              "offset": "0x13C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR18": {
              "offset": "0x140",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR19": {
              "offset": "0x144",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR20": {
              "offset": "0x148",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR21": {
              "offset": "0x14C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR22": {
              "offset": "0x150",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR23": {
              "offset": "0x154",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR24": {
              "offset": "0x158",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR25": {
              "offset": "0x15C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR26": {
              "offset": "0x160",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR27": {
              "offset": "0x164",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR28": {
              "offset": "0x168",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR29": {
              "offset": "0x16C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR30": {
              "offset": "0x170",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR31": {
              "offset": "0x174",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR32": {
              "offset": "0x178",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR33": {
              "offset": "0x17C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR34": {
              "offset": "0x180",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR35": {
              "offset": "0x184",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR36": {
              "offset": "0x188",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR37": {
              "offset": "0x18C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR38": {
              "offset": "0x190",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR39": {
              "offset": "0x194",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR40": {
              "offset": "0x198",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR41": {
              "offset": "0x19C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR42": {
              "offset": "0x1A0",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR43": {
              "offset": "0x1A4",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR44": {
              "offset": "0x1A8",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR45": {
              "offset": "0x1AC",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR46": {
              "offset": "0x1B0",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR47": {
              "offset": "0x1B4",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR48": {
              "offset": "0x1B8",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR49": {
              "offset": "0x1BC",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR50": {
              "offset": "0x1C0",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR51": {
              "offset": "0x1C4",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR52": {
              "offset": "0x1C8",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR53": {
              "offset": "0x1CC",
              "size": 32,
              "description": "context swap registers"
            }
          },
          "bits": {
            "CR": {
              "INIT": {
                "bit": 2,
                "description": "Initialize message digest calculation"
              },
              "DMAE": {
                "bit": 3,
                "description": "DMA enable"
              },
              "DATATYPE": {
                "bit": 4,
                "description": "Data type selection",
                "width": 2
              },
              "MODE": {
                "bit": 6,
                "description": "Mode selection"
              },
              "ALGO": {
                "bit": 17,
                "description": "Algorithm selection",
                "width": 2
              },
              "NBW": {
                "bit": 8,
                "description": "Number of words already               pushed",
                "width": 4
              },
              "DINNE": {
                "bit": 12,
                "description": "DIN not empty"
              },
              "MDMAT": {
                "bit": 13,
                "description": "Multiple DMA Transfers"
              },
              "LKEY": {
                "bit": 16,
                "description": "Long key selection"
              }
            },
            "DIN": {
              "DATAIN": {
                "bit": 0,
                "description": "Data input",
                "width": 32
              }
            },
            "STR": {
              "DCAL": {
                "bit": 8,
                "description": "Digest calculation"
              },
              "NBLW": {
                "bit": 0,
                "description": "Number of valid bits in the last word of               the message",
                "width": 5
              }
            },
            "HRA0": {
              "H0": {
                "bit": 0,
                "description": "H0",
                "width": 32
              }
            },
            "HRA1": {
              "H1": {
                "bit": 0,
                "description": "H1",
                "width": 32
              }
            },
            "HRA2": {
              "H2": {
                "bit": 0,
                "description": "H2",
                "width": 32
              }
            },
            "HRA3": {
              "H3": {
                "bit": 0,
                "description": "H3",
                "width": 32
              }
            },
            "HRA4": {
              "H4": {
                "bit": 0,
                "description": "H4",
                "width": 32
              }
            },
            "HR0": {
              "H0": {
                "bit": 0,
                "description": "H0",
                "width": 32
              }
            },
            "HR1": {
              "H1": {
                "bit": 0,
                "description": "H1",
                "width": 32
              }
            },
            "HR2": {
              "H2": {
                "bit": 0,
                "description": "H2",
                "width": 32
              }
            },
            "HR3": {
              "H3": {
                "bit": 0,
                "description": "H3",
                "width": 32
              }
            },
            "HR4": {
              "H4": {
                "bit": 0,
                "description": "H4",
                "width": 32
              }
            },
            "HR5": {
              "H5": {
                "bit": 0,
                "description": "H5",
                "width": 32
              }
            },
            "HR6": {
              "H6": {
                "bit": 0,
                "description": "H6",
                "width": 32
              }
            },
            "HR7": {
              "H7": {
                "bit": 0,
                "description": "H7",
                "width": 32
              }
            },
            "IMR": {
              "DCIE": {
                "bit": 1,
                "description": "Digest calculation completion interrupt               enable"
              },
              "DINIE": {
                "bit": 0,
                "description": "Data input interrupt               enable"
              }
            },
            "SR": {
              "BUSY": {
                "bit": 3,
                "description": "Busy bit"
              },
              "DMAS": {
                "bit": 2,
                "description": "DMA Status"
              },
              "DCIS": {
                "bit": 1,
                "description": "Digest calculation completion interrupt               status"
              },
              "DINIS": {
                "bit": 0,
                "description": "Data input interrupt               status"
              },
              "NBWE": {
                "bit": 16,
                "description": "Number of words expected",
                "width": 5
              },
              "DINNE": {
                "bit": 15,
                "description": "DIN not empty"
              },
              "NBWP": {
                "bit": 9,
                "description": "Number of words already pushed",
                "width": 5
              }
            },
            "CSR0": {
              "CS0": {
                "bit": 0,
                "description": "CS0",
                "width": 32
              }
            },
            "CSR1": {
              "CS1": {
                "bit": 0,
                "description": "CS1",
                "width": 32
              }
            },
            "CSR2": {
              "CS2": {
                "bit": 0,
                "description": "CS2",
                "width": 32
              }
            },
            "CSR3": {
              "CS3": {
                "bit": 0,
                "description": "CS3",
                "width": 32
              }
            },
            "CSR4": {
              "CS4": {
                "bit": 0,
                "description": "CS4",
                "width": 32
              }
            },
            "CSR5": {
              "CS5": {
                "bit": 0,
                "description": "CS5",
                "width": 32
              }
            },
            "CSR6": {
              "CS6": {
                "bit": 0,
                "description": "CS6",
                "width": 32
              }
            },
            "CSR7": {
              "CS7": {
                "bit": 0,
                "description": "CS7",
                "width": 32
              }
            },
            "CSR8": {
              "CS8": {
                "bit": 0,
                "description": "CS8",
                "width": 32
              }
            },
            "CSR9": {
              "CS9": {
                "bit": 0,
                "description": "CS9",
                "width": 32
              }
            },
            "CSR10": {
              "CS10": {
                "bit": 0,
                "description": "CS10",
                "width": 32
              }
            },
            "CSR11": {
              "CS11": {
                "bit": 0,
                "description": "CS11",
                "width": 32
              }
            },
            "CSR12": {
              "CS12": {
                "bit": 0,
                "description": "CS12",
                "width": 32
              }
            },
            "CSR13": {
              "CS13": {
                "bit": 0,
                "description": "CS13",
                "width": 32
              }
            },
            "CSR14": {
              "CS14": {
                "bit": 0,
                "description": "CS14",
                "width": 32
              }
            },
            "CSR15": {
              "CS15": {
                "bit": 0,
                "description": "CS15",
                "width": 32
              }
            },
            "CSR16": {
              "CS16": {
                "bit": 0,
                "description": "CS16",
                "width": 32
              }
            },
            "CSR17": {
              "CS17": {
                "bit": 0,
                "description": "CS17",
                "width": 32
              }
            },
            "CSR18": {
              "CS18": {
                "bit": 0,
                "description": "CS18",
                "width": 32
              }
            },
            "CSR19": {
              "CS19": {
                "bit": 0,
                "description": "CS19",
                "width": 32
              }
            },
            "CSR20": {
              "CS20": {
                "bit": 0,
                "description": "CS20",
                "width": 32
              }
            },
            "CSR21": {
              "CS21": {
                "bit": 0,
                "description": "CS21",
                "width": 32
              }
            },
            "CSR22": {
              "CS22": {
                "bit": 0,
                "description": "CS22",
                "width": 32
              }
            },
            "CSR23": {
              "CS23": {
                "bit": 0,
                "description": "CS23",
                "width": 32
              }
            },
            "CSR24": {
              "CS24": {
                "bit": 0,
                "description": "CS24",
                "width": 32
              }
            },
            "CSR25": {
              "CS25": {
                "bit": 0,
                "description": "CS25",
                "width": 32
              }
            },
            "CSR26": {
              "CS26": {
                "bit": 0,
                "description": "CS26",
                "width": 32
              }
            },
            "CSR27": {
              "CS27": {
                "bit": 0,
                "description": "CS27",
                "width": 32
              }
            },
            "CSR28": {
              "CS28": {
                "bit": 0,
                "description": "CS28",
                "width": 32
              }
            },
            "CSR29": {
              "CS29": {
                "bit": 0,
                "description": "CS29",
                "width": 32
              }
            },
            "CSR30": {
              "CS30": {
                "bit": 0,
                "description": "CS30",
                "width": 32
              }
            },
            "CSR31": {
              "CS31": {
                "bit": 0,
                "description": "CS31",
                "width": 32
              }
            },
            "CSR32": {
              "CS32": {
                "bit": 0,
                "description": "CS32",
                "width": 32
              }
            },
            "CSR33": {
              "CS33": {
                "bit": 0,
                "description": "CS33",
                "width": 32
              }
            },
            "CSR34": {
              "CS34": {
                "bit": 0,
                "description": "CS34",
                "width": 32
              }
            },
            "CSR35": {
              "CS35": {
                "bit": 0,
                "description": "CS35",
                "width": 32
              }
            },
            "CSR36": {
              "CS36": {
                "bit": 0,
                "description": "CS36",
                "width": 32
              }
            },
            "CSR37": {
              "CS37": {
                "bit": 0,
                "description": "CS37",
                "width": 32
              }
            },
            "CSR38": {
              "CS38": {
                "bit": 0,
                "description": "CS38",
                "width": 32
              }
            },
            "CSR39": {
              "CS39": {
                "bit": 0,
                "description": "CS39",
                "width": 32
              }
            },
            "CSR40": {
              "CS40": {
                "bit": 0,
                "description": "CS40",
                "width": 32
              }
            },
            "CSR41": {
              "CS41": {
                "bit": 0,
                "description": "CS41",
                "width": 32
              }
            },
            "CSR42": {
              "CS42": {
                "bit": 0,
                "description": "CS42",
                "width": 32
              }
            },
            "CSR43": {
              "CS43": {
                "bit": 0,
                "description": "CS43",
                "width": 32
              }
            },
            "CSR44": {
              "CS44": {
                "bit": 0,
                "description": "CS44",
                "width": 32
              }
            },
            "CSR45": {
              "CS45": {
                "bit": 0,
                "description": "CS45",
                "width": 32
              }
            },
            "CSR46": {
              "CS46": {
                "bit": 0,
                "description": "CS46",
                "width": 32
              }
            },
            "CSR47": {
              "CS47": {
                "bit": 0,
                "description": "CS47",
                "width": 32
              }
            },
            "CSR48": {
              "CS48": {
                "bit": 0,
                "description": "CS48",
                "width": 32
              }
            },
            "CSR49": {
              "CS49": {
                "bit": 0,
                "description": "CS49",
                "width": 32
              }
            },
            "CSR50": {
              "CS50": {
                "bit": 0,
                "description": "CS50",
                "width": 32
              }
            },
            "CSR51": {
              "CS51": {
                "bit": 0,
                "description": "CS51",
                "width": 32
              }
            },
            "CSR52": {
              "CS52": {
                "bit": 0,
                "description": "CS52",
                "width": 32
              }
            },
            "CSR53": {
              "CS53": {
                "bit": 0,
                "description": "CS53",
                "width": 32
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "HSPI1",
              "base": "0x420D3400",
              "irq": 131
            },
            {
              "name": "SEC_HSPI1",
              "base": "0x520D3400"
            },
            {
              "name": "OCTOSPI1",
              "base": "0x420D1400",
              "irq": 76
            },
            {
              "name": "SEC_OCTOSPI1",
              "base": "0x520D1400"
            },
            {
              "name": "OCTOSPI2",
              "base": "0x420D2400",
              "irq": 120
            },
            {
              "name": "SEC_OCTOSPI2",
              "base": "0x520D2400"
            },
            {
              "name": "OCTOSPIM",
              "base": "0x420C4000"
            },
            {
              "name": "SEC_OCTOSPIM",
              "base": "0x520C4000"
            },
            {
              "name": "SPI1",
              "base": "0x40013000",
              "irq": 59
            },
            {
              "name": "SEC_SPI1",
              "base": "0x50013000"
            },
            {
              "name": "SPI2",
              "base": "0x40003800",
              "irq": 60
            },
            {
              "name": "SEC_SPI2",
              "base": "0x50003800"
            },
            {
              "name": "SPI3",
              "base": "0x46002000",
              "irq": 99
            },
            {
              "name": "SEC_SPI3",
              "base": "0x56002000"
            }
          ],
          "registers": {
            "HSPI_CR": {
              "offset": "0x00",
              "size": 32,
              "description": "HSPI control register"
            },
            "HSPI_DCR1": {
              "offset": "0x08",
              "size": 32,
              "description": "HSPI device configuration register 1"
            },
            "HSPI_DCR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "HSPI device configuration register 2"
            },
            "HSPI_DCR3": {
              "offset": "0x10",
              "size": 32,
              "description": "HSPI device configuration register 3"
            },
            "HSPI_DCR4": {
              "offset": "0x14",
              "size": 32,
              "description": "HSPI device configuration register 4"
            },
            "HSPI_SR": {
              "offset": "0x20",
              "size": 32,
              "description": "Transfer error flag\nThis bit is set in Indirect mode when an invalid address is being accessed in Indirect mode.\nIt is cleared by writing 1 to CTEF."
            },
            "HSPI_FCR": {
              "offset": "0x24",
              "size": 32,
              "description": "Clear transfer error flag\nWriting 1 clears the TEF flag in the HSPI_SR register."
            },
            "HSPI_DLR": {
              "offset": "0x40",
              "size": 32,
              "description": "HSPI data length register"
            },
            "HSPI_AR": {
              "offset": "0x48",
              "size": 32,
              "description": "Address\nAddress to be sent to the external device. In HyperBus mode, this field must be even as this protocol is 16-bit word oriented. In dual-memory mode, AR[0] is forced to 1.\nWrites to this field are ignored when BUSY\u00c2\u00a0=\u00c2\u00a01 or when FMODE = 11 (Memory-mapped mode)."
            },
            "HSPI_DR": {
              "offset": "0x50",
              "size": 32,
              "description": "[31: 0]: Data\nData to be sent/received to/from the external SPI device\nIn Indirect-write mode, data written to this register is stored on the FIFO before it is sent to the external device during the data phase. If the FIFO is too full, a write operation is stalled until the FIFO has enough space to accept the amount of data being written.\nIn Indirect-read mode, reading this register gives (via the FIFO) the data that was received from the external device. If the FIFO does not have as many bytes as requested by the read operation and if BUSY\u00c2\u00a0=\u00c2\u00a01, the read operation is stalled until enough data is present or until the transfer is complete, whichever happens first.\nIn Automatic-polling mode, this register contains the last data read from the external device (without masking).\nWord, half-word, and byte accesses to this register are supported. In Indirect-write mode, a byte write adds 1 byte to the FIFO, a half-word write 2 bytes, and a word write 4 bytes.\nSimilarly, in Indirect-read mode, a byte read removes 1 byte from the FIFO, a halfword read 2\u00c2\u00a0bytes, and a word read 4\u00c2\u00a0bytes. Accesses in Indirect mode must be aligned to the bottom of this register: A byte read must read DATA[7:0] and a half-word read must read DATA[15:0]."
            },
            "HSPI_PSMKR": {
              "offset": "0x80",
              "size": 32,
              "description": "HSPI polling status mask register"
            },
            "HSPI_PSMAR": {
              "offset": "0x88",
              "size": 32,
              "description": "HSPI polling status match register"
            },
            "HSPI_PIR": {
              "offset": "0x90",
              "size": 32,
              "description": "HSPI polling interval register"
            },
            "HSPI_CCR": {
              "offset": "0x100",
              "size": 32,
              "description": "HSPI communication configuration register"
            },
            "HSPI_TCR": {
              "offset": "0x108",
              "size": 32,
              "description": "HSPI timing configuration register"
            },
            "HSPI_IR": {
              "offset": "0x110",
              "size": 32,
              "description": "HSPI instruction register"
            },
            "HSPI_ABR": {
              "offset": "0x120",
              "size": 32,
              "description": "HSPI alternate bytes register"
            },
            "HSPI_LPTR": {
              "offset": "0x130",
              "size": 32,
              "description": "HSPI low-power timeout register"
            },
            "HSPI_WPCCR": {
              "offset": "0x140",
              "size": 32,
              "description": "HSPI wrap communication configuration register"
            },
            "HSPI_WPTCR": {
              "offset": "0x148",
              "size": 32,
              "description": "HSPI wrap timing configuration register"
            },
            "HSPI_WPIR": {
              "offset": "0x150",
              "size": 32,
              "description": "HSPI wrap instruction register"
            },
            "HSPI_WPABR": {
              "offset": "0x160",
              "size": 32,
              "description": "HSPI wrap alternate bytes register"
            },
            "HSPI_WCCR": {
              "offset": "0x180",
              "size": 32,
              "description": "HSPI write communication configuration register"
            },
            "HSPI_WTCR": {
              "offset": "0x188",
              "size": 32,
              "description": "HSPI write timing configuration register"
            },
            "HSPI_WIR": {
              "offset": "0x190",
              "size": 32,
              "description": "HSPI write instruction register"
            },
            "HSPI_WABR": {
              "offset": "0x1A0",
              "size": 32,
              "description": "HSPI write alternate bytes register"
            },
            "HSPI_HLCR": {
              "offset": "0x200",
              "size": 32,
              "description": "HSPI HyperBus latency configuration register"
            },
            "HSPI_CALFCR": {
              "offset": "0x210",
              "size": 32,
              "description": "HSPI full-cycle calibration configuration"
            },
            "HSPI_CALMR": {
              "offset": "0x218",
              "size": 32,
              "description": "HSPI DLL master calibration configuration"
            },
            "HSPI_CALSOR": {
              "offset": "0x220",
              "size": 32,
              "description": "HSPI DLL slave output calibration configuration"
            },
            "HSPI_CALSIR": {
              "offset": "0x228",
              "size": 32,
              "description": "HSPI DLL slave input calibration configuration"
            }
          },
          "bits": {
            "HSPI_CR": {
              "EN": {
                "bit": 0,
                "description": "Enable\nThis bit enables the HSPI.\nNote: The DMA request can be aborted without having received the ACK in case this EN bit is cleared during the operation.\nIn case this bit is set to 0 during a DMA transfer, the REQ signal to DMA returns to inactive state without waiting for the ACK signal from DMA to be active."
              },
              "ABORT": {
                "bit": 1,
                "description": "Abort request\nThis bit aborts the on-going command sequence. It is automatically reset once the abort is completed. This bit stops the current transfer.\nNote: This bit is always read as 0."
              },
              "DMAEN": {
                "bit": 2,
                "description": "DMA enable\nIn Indirect mode, the DMA can be used to input or output data via HSPI_DR. DMA transfers are initiated when FTF is set.\nNote: Resetting the DMAEN bit while a DMA transfer is ongoing, breaks the handshake with the DMA. Do not write this bit during DMA operation."
              },
              "TCEN": {
                "bit": 3,
                "description": "Timeout counter enable\nThis bit is valid only when the Memory-mapped mode (FMODE[1:0]\u00c2\u00a0=\u00c2\u00a011) is selected. This bit enables the timeout counter."
              },
              "DMM": {
                "bit": 6,
                "description": "Dual-memory mode\nThis bit activates the Dual-memory mode, where two external devices are used simultaneously to double the throughput and the capacity"
              },
              "FSEL": {
                "bit": 7,
                "description": "Memory select\nThis bit is the mirror of bit 30. Refer to the description of MSEL[1:0] above.\nThis bit is set when 1 is written in bit 30 or bit 7. When this bit is set, both b30 and b7 are read as 1.\nThis bit is reset when bit 30 and bit7 are set to 0. When this bit is reset, both bit 30 and bit7 are read as 0."
              },
              "FTHRES": {
                "bit": 8,
                "description": "FIFO threshold level\nThis field defines, in Indirect mode, the threshold number of bytes in the FIFO that causes the FIFO threshold flag FTF in HSPI_SR, to be set.\n...\nNote: If DMAEN\u00c2\u00a0=\u00c2\u00a01, the DMA controller for the corresponding channel must be disabled before changing the FTHRES[5:0] value.",
                "width": 6
              },
              "TEIE": {
                "bit": 16,
                "description": "Transfer error interrupt enable\nThis bit enables the transfer error interrupt."
              },
              "TCIE": {
                "bit": 17,
                "description": "Transfer complete interrupt enable\nThis bit enables the transfer complete interrupt."
              },
              "FTIE": {
                "bit": 18,
                "description": "FIFO threshold interrupt enable\nThis bit enables the FIFO threshold interrupt."
              },
              "SMIE": {
                "bit": 19,
                "description": "Status match interrupt enable\nThis bit enables the status match interrupt."
              },
              "TOIE": {
                "bit": 20,
                "description": "Timeout interrupt enable\nThis bit enables the timeout interrupt."
              },
              "APMS": {
                "bit": 22,
                "description": "Automatic-polling mode stop\nThis bit determines if the automatic polling is stopped after a match."
              },
              "PMM": {
                "bit": 23,
                "description": "Polling match mode\nThis bit indicates which method must be used to determine a match during the Automatic-polling mode."
              },
              "FMODE": {
                "bit": 28,
                "description": "Functional mode\nThis field defines the HSPI functional mode of operation.\nIf DMAEN\u00c2\u00a0=\u00c2\u00a01 already, then the DMA controller for the corresponding channel must be disabled before changing the FMODE[1:0] value. If FMODE[1:0] and FTHRES[4:0] are wrongly updated while DMAEN\u00c2\u00a0=\u00c2\u00a01, the DMA request signal automatically goes to inactive state.",
                "width": 2
              },
              "MSEL": {
                "bit": 30,
                "description": "Flash select\nThese bits select the memory to be addressed in Single, Dual, Quad or Octal mode in single\u00e2\u0080\u0091memory configuration (when DMM = 0).\n- when in Quad mode:\n- when in Octal mode or Dual-quad mode:\n0x: data exchanged over IO[7:0]\n1x: data exchanged over IO[15:8]\nThese bits are ignored when in dual-octal configuration (data on 8 bits and DMM\u00c2\u00a0=\u00c2\u00a01) or 16\u00e2\u0080\u0091bit configuration (data exchanged over IO[15:0]).",
                "width": 2
              }
            },
            "HSPI_DCR1": {
              "CKMODE": {
                "bit": 0,
                "description": "Mode 0/Mode 3\nThis bit indicates the level taken by the CLK between commands (when nCS\u00c2\u00a0=\u00c2\u00a01)."
              },
              "FRCK": {
                "bit": 1,
                "description": "Free running clock\nThis bit configures the free running clock."
              },
              "DLYBYP": {
                "bit": 3,
                "description": "Delay block bypass"
              },
              "CSHT": {
                "bit": 8,
                "description": "Chip-select high time\nCSHT\u00c2\u00a0+\u00c2\u00a01 defines the minimum number of CLK cycles where the chip-select (nCS) must remain high between commands issued to the external device.\n...\n63: nCS stays high for at least 64 cycles between external device commands.\nNote: When the extended CSHT timeout feature is not supported, CSHT[5:3] are reserved and the number of cycles is limited to eight (refer to implementation).",
                "width": 6
              },
              "DEVSIZE": {
                "bit": 16,
                "description": "Device size\nThis field defines the size of the external device using the following formula:\nNumber of bytes in device = 2[DEVSIZE+1].\nDEVSIZE+1 is effectively the number of address bits required to address the external device. The device capacity can be up to 4\u00c2\u00a0Gbytes (addressed using 32-bits) in Indirect mode, but the addressable space in Memory-mapped mode is limited to 256\u00c2\u00a0Mbytes.\nIn Regular-command mode, if DMM\u00c2\u00a0=\u00c2\u00a01, DEVSIZE[4:0] indicates the total capacity of the two devices together.",
                "width": 5
              },
              "MTYP": {
                "bit": 24,
                "description": "Memory type\nThis bit indicates the type of memory to be supported.\nNote: In this mode, DQS signal polarity is inverted with respect to the memory clock signal. This is the default value and care must be taken to change MTYP[2:0] for memories different from Micron.\nOthers: Reserved",
                "width": 3
              }
            },
            "HSPI_DCR2": {
              "PRESCALER": {
                "bit": 0,
                "description": "Clock prescaler\nThis field defines the scaler factor for generating the CLK based on the kernel clock (value\u00c2\u00a0+\u00c2\u00a01).\n2: FCLK = FKERNEL/3\n...\n255: FCLK = FKERNEL/256\nFor odd clock division factors, the CLK duty cycle is not 50\u00c2\u00a0%. The clock signal remains low one cycle longer than it stays high.\nWriting this field automatically starts a new calibration of high-speed interface DLL at the start of next transfer, except in case HSPI_CALOSR or HSPI_CALISR have been written in the meantime. BUSY stays high during the whole calibration execution.",
                "width": 8
              },
              "WRAPSIZE": {
                "bit": 16,
                "description": "Wrap size\nThis field indicates the wrap size to which the memory is configured. For memories which have a separate command for wrapped instructions, this field indicates the wrap-size associated with the command held in the HSPI_WPIR register.\n110-111: Reserved",
                "width": 3
              }
            },
            "HSPI_DCR3": {
              "MAXTRAN": {
                "bit": 0,
                "description": "Maximum transfer\nThis field enables the communication regulation feature.\nThe nCS is released every MAXTRAN+1 clock cycles when the other HSPI request the access to the bus.\nothers: Maximum communication is set to MAXTRAN+1 bytes",
                "width": 8
              },
              "CSBOUND": {
                "bit": 16,
                "description": "CS boundary\nThis field enables the transaction boundary feature. When active, a minimum value of 3 is recommended.\nThe nCS is released on each boundary of 2CSBOUND bytes.\nothers: CS boundary set to 2CSBOUND bytes",
                "width": 5
              }
            },
            "HSPI_DCR4": {
              "REFRESH": {
                "bit": 0,
                "description": "Refresh rate\nThis field enables the refresh rate feature.\nThe nCS is released every REFRESH+1 clock cycles for writes, and REFRESH+4 clock cycles for reads.\nNote: These two values can be extended with few clock cycles when refresh occurs during a byte transmission in single, dual or quad mode, because the byte transmission must be completed.\nothers: Maximum communication length is set to REFRESH+1 clock cycles.",
                "width": 32
              }
            },
            "HSPI_SR": {
              "TEF": {
                "bit": 0,
                "description": "Transfer error flag\nThis bit is set in Indirect mode when an invalid address is being accessed in Indirect mode.\nIt is cleared by writing 1 to CTEF."
              },
              "TCF": {
                "bit": 1,
                "description": "Transfer complete flag\nThis bit is set in Indirect mode when the programmed number of data has been transferred or in any mode when the transfer has been aborted.It is cleared by writing 1 to CTCF."
              },
              "FTF": {
                "bit": 2,
                "description": "FIFO threshold flag\nIn Indirect mode, this bit is set when the FIFO threshold has been reached, or if there is any data left in the FIFO after the reads from the external device are complete.\nIt is cleared automatically as soon as the threshold condition is no longer true.\nIn Automatic-polling mode this bit is set every time the status register is read, and the bit is cleared when the data register is read."
              },
              "SMF": {
                "bit": 3,
                "description": "Status match flag\nThis bit is set in Automatic-polling mode when the unmasked received data matches the corresponding bits in the match register (HSPI_PSMAR).\nIt is cleared by writing 1 to CSMF."
              },
              "TOF": {
                "bit": 4,
                "description": "Timeout flag\nThis bit is set when timeout occurs. It is cleared by writing 1 to CTOF."
              },
              "BUSY": {
                "bit": 5,
                "description": "Busy\nThis bit is set when an operation is ongoing. It is cleared automatically when the operation with the external device is finished and the FIFO is empty."
              },
              "FLEVEL": {
                "bit": 8,
                "description": "FIFO level\nThis field gives the number of valid bytes that are being held in the FIFO. FLEVEL\u00c2\u00a0=\u00c2\u00a00 when the FIFO is empty, and 64 when it is full.\nIn Automatic-status polling mode, FLEVEL is zero.",
                "width": 7
              }
            },
            "HSPI_FCR": {
              "CTEF": {
                "bit": 0,
                "description": "Clear transfer error flag\nWriting 1 clears the TEF flag in the HSPI_SR register."
              },
              "CTCF": {
                "bit": 1,
                "description": "Clear transfer complete flag\nWriting 1 clears the TCF flag in the HSPI_SR register."
              },
              "CSMF": {
                "bit": 3,
                "description": "Clear status match flag\nWriting 1 clears the SMF flag in the HSPI_SR register."
              },
              "CTOF": {
                "bit": 4,
                "description": "Clear timeout flag\nWriting 1 clears the TOF flag in the HSPI_SR register."
              }
            },
            "HSPI_DLR": {
              "DL": {
                "bit": 0,
                "description": "[31: 0]: Data length\nNumber of data to be retrieved (value+1) in Indirect and Status-polling modes. A value not greater than three (indicating 4 bytes) must be used for status polling-mode.\nAll 1's in Indirect mode means undefined length, where HSPI continues until the end of the memory, as defined by DEVSIZE.\n0x0000_0000: 1 byte is to be transferred.\n0x0000_0001: 2 bytes are to be transferred.\n0x0000_0002: 3 bytes are to be transferred.\n0x0000_0003: 4 bytes are to be transferred.\n...\n0xFFFF_FFFD: 4,294,967,294 (4G-2) bytes are to be transferred.\n0xFFFF_FFFE: 4,294,967,295 (4G-1) bytes are to be transferred.\n0xFFFF_FFFF: undefined length; all bytes, until the end of the external device, (as defined by DEVSIZE) are to be transferred. Continue reading indefinitely if DEVSIZE\u00c2\u00a0=\u00c2\u00a00x1F.\nDL[0] is stuck at 1 in Dual-memory mode (DMM\u00c2\u00a0=\u00c2\u00a01) even when 0 is written to this bit, thus assuring that each access transfers an even number of bytes.\nThis field has no effect when in Memory-mapped mode.",
                "width": 32
              }
            },
            "HSPI_AR": {
              "ADDRESS": {
                "bit": 0,
                "description": "Address\nAddress to be sent to the external device. In HyperBus mode, this field must be even as this protocol is 16-bit word oriented. In dual-memory mode, AR[0] is forced to 1.\nWrites to this field are ignored when BUSY\u00c2\u00a0=\u00c2\u00a01 or when FMODE = 11 (Memory-mapped mode).",
                "width": 32
              }
            },
            "HSPI_DR": {
              "DATA": {
                "bit": 0,
                "description": "[31: 0]: Data\nData to be sent/received to/from the external SPI device\nIn Indirect-write mode, data written to this register is stored on the FIFO before it is sent to the external device during the data phase. If the FIFO is too full, a write operation is stalled until the FIFO has enough space to accept the amount of data being written.\nIn Indirect-read mode, reading this register gives (via the FIFO) the data that was received from the external device. If the FIFO does not have as many bytes as requested by the read operation and if BUSY\u00c2\u00a0=\u00c2\u00a01, the read operation is stalled until enough data is present or until the transfer is complete, whichever happens first.\nIn Automatic-polling mode, this register contains the last data read from the external device (without masking).\nWord, half-word, and byte accesses to this register are supported. In Indirect-write mode, a byte write adds 1 byte to the FIFO, a half-word write 2 bytes, and a word write 4 bytes.\nSimilarly, in Indirect-read mode, a byte read removes 1 byte from the FIFO, a halfword read 2\u00c2\u00a0bytes, and a word read 4\u00c2\u00a0bytes. Accesses in Indirect mode must be aligned to the bottom of this register: A byte read must read DATA[7:0] and a half-word read must read DATA[15:0].",
                "width": 32
              }
            },
            "HSPI_PSMKR": {
              "MASK": {
                "bit": 0,
                "description": "Status mask\nMask to be applied to the status bytes received in Polling mode\nFor bit n:",
                "width": 32
              }
            },
            "HSPI_PSMAR": {
              "MATCH": {
                "bit": 0,
                "description": "[31: 0]: Status match\nValue to be compared with the masked status register to get a match",
                "width": 32
              }
            },
            "HSPI_PIR": {
              "INTERVAL": {
                "bit": 0,
                "description": "[15: 0]: Polling interval\nNumber of CLK cycle between a read during the automatic-polling phases",
                "width": 16
              }
            },
            "HSPI_CCR": {
              "IMODE": {
                "bit": 0,
                "description": "Instruction mode\nThis field defines the instruction phase mode of operation.\n101-111: Reserved",
                "width": 3
              },
              "IDTR": {
                "bit": 3,
                "description": "Instruction double transfer rate\nThis bit sets the DTR mode for the instruction phase."
              },
              "ISIZE": {
                "bit": 4,
                "description": "Instruction size\nThis bit defines instruction size.",
                "width": 2
              },
              "ADMODE": {
                "bit": 8,
                "description": "Address mode\nThis field defines the address phase mode of operation.\n101-111: Reserved",
                "width": 3
              },
              "ADDTR": {
                "bit": 11,
                "description": "Address double transfer rate\nThis bit sets the DTR mode for the address phase."
              },
              "ADSIZE": {
                "bit": 12,
                "description": "Address size\nThis field defines address size.",
                "width": 2
              },
              "ABMODE": {
                "bit": 16,
                "description": "Alternate-byte mode\nThis field defines the alternate byte phase mode of operation.\n100-111: Reserved",
                "width": 3
              },
              "ABDTR": {
                "bit": 19,
                "description": "Alternate bytes double transfer rate\nThis bit sets the DTR mode for the alternate bytes phase.\nThis field can be written only when BUSY\u00c2\u00a0=\u00c2\u00a00."
              },
              "ABSIZE": {
                "bit": 20,
                "description": "Alternate bytes size\nThis bit defines alternate bytes size.",
                "width": 2
              },
              "DMODE": {
                "bit": 24,
                "description": "Data mode\nThis field defines the data phase mode of operation.\n110-111: Reserved",
                "width": 3
              },
              "DDTR": {
                "bit": 27,
                "description": "Data double transfer rate\nThis bit sets the DTR mode for the data phase."
              },
              "DQSE": {
                "bit": 29,
                "description": "DQS enable\nThis bit enables the data strobe management."
              },
              "SIOO": {
                "bit": 31,
                "description": "Send instruction only once mode\nThis bit has no effect when IMODE\u00c2\u00a0=\u00c2\u00a000 (see )."
              }
            },
            "HSPI_TCR": {
              "DCYC": {
                "bit": 0,
                "description": "Number of dummy cycles\nThis field defines the duration of the dummy phase.\nIn both SDR and DTR modes, it specifies a number of CLK cycles (0-31).",
                "width": 5
              },
              "DHQC": {
                "bit": 28,
                "description": "Delay hold quarter cycle"
              },
              "SSHIFT": {
                "bit": 30,
                "description": "Sample shift\nBy default, the HSPI samples data 1/2 of a CLK cycle after the data is driven by the external device.\nThis bit allows the data to be sampled later in order to consider the external signal delays.\nThe software must ensure that SSHIFT\u00c2\u00a0=\u00c2\u00a00 when the data phase is configured in DTR mode (when DDTR\u00c2\u00a0=\u00c2\u00a01.)"
              }
            },
            "HSPI_IR": {
              "INSTRUCTION": {
                "bit": 0,
                "description": "Instruction\nInstruction to be sent to the external SPI device",
                "width": 32
              }
            },
            "HSPI_ABR": {
              "ALTERNATE": {
                "bit": 0,
                "description": "[31: 0]: Alternate bytes\nOptional data to be send to the external SPI device right after the address.",
                "width": 32
              }
            },
            "HSPI_LPTR": {
              "TIMEOUT": {
                "bit": 0,
                "description": "[15: 0]: Timeout period\nAfter each access in Memory-mapped mode, the HSPI prefetches the subsequent bytes and hold them in the FIFO.\nThis field indicates how many CLK cycles the HSPI waits after the clock becomes inactive and until it raises the nCS, putting the external device in a lower-consumption state.",
                "width": 16
              }
            },
            "HSPI_WPCCR": {
              "IMODE": {
                "bit": 0,
                "description": "Instruction mode\nThis field defines the instruction phase mode of operation.\n101-111: Reserved",
                "width": 3
              },
              "IDTR": {
                "bit": 3,
                "description": "Instruction double transfer rate\nThis bit sets the DTR mode for the instruction phase."
              },
              "ISIZE": {
                "bit": 4,
                "description": "Instruction size\nThis field defines instruction size.",
                "width": 2
              },
              "ADMODE": {
                "bit": 8,
                "description": "Address mode\nThis field defines the address phase mode of operation.\n101-111: Reserved",
                "width": 3
              },
              "ADDTR": {
                "bit": 11,
                "description": "Address double transfer rate\nThis bit sets the DTR mode for the address phase."
              },
              "ADSIZE": {
                "bit": 12,
                "description": "Address size\nThis field defines address size.",
                "width": 2
              },
              "ABMODE": {
                "bit": 16,
                "description": "Alternate-byte mode\nThis field defines the alternate byte phase mode of operation.",
                "width": 3
              },
              "ABDTR": {
                "bit": 19,
                "description": "Alternate bytes double transfer rate\nThis bit sets the DTR mode for the alternate bytes phase."
              },
              "ABSIZE": {
                "bit": 20,
                "description": "Alternate bytes size\nThis bit defines alternate bytes size.",
                "width": 2
              },
              "DMODE": {
                "bit": 24,
                "description": "Data mode\nThis field defines the data phase mode of operation.\n101; Data on 16 lines\n110-111: Reserved",
                "width": 3
              },
              "DDTR": {
                "bit": 27,
                "description": "Data double transfer rate\nThis bit sets the DTR mode for the data phase."
              },
              "DQSE": {
                "bit": 29,
                "description": "DQS enable\nThis bit enables the data strobe management."
              }
            },
            "HSPI_WPTCR": {
              "DCYC": {
                "bit": 0,
                "description": "Number of dummy cycles\nThis field defines the duration of the dummy phase.\nIn both SDR and DTR modes, it specifies a number of CLK cycles (0-31). It is recommended to have at least 5 dummy cycles when using memories with DQS activated.",
                "width": 5
              },
              "DHQC": {
                "bit": 28,
                "description": "Delay hold quarter cycle\nAdd a quarter cycle delay on the outputs in DTR communication to match hold requirement."
              },
              "SSHIFT": {
                "bit": 30,
                "description": "Sample shift\nBy default, the HSPI samples data 1/2 of a CLK cycle after the data is driven by the external device.\nThis bit allows the data to be sampled later in order to consider the external signal delays.\nThe firmware must assure that SSHIFT=0 when the data phase is configured in DTR mode (when DDTR\u00c2\u00a0=\u00c2\u00a01)."
              }
            },
            "HSPI_WPIR": {
              "INSTRUCTION": {
                "bit": 0,
                "description": "[31: 0]: Instruction\nInstruction to be sent to the external SPI device",
                "width": 32
              }
            },
            "HSPI_WPABR": {
              "ALTERNATE": {
                "bit": 0,
                "description": "[31: 0]: Alternate bytes\nOptional data to be sent to the external SPI device right after the address",
                "width": 32
              }
            },
            "HSPI_WCCR": {
              "IMODE": {
                "bit": 0,
                "description": "Instruction mode\nThis field defines the instruction phase mode of operation.\n101-111: Reserved",
                "width": 3
              },
              "IDTR": {
                "bit": 3,
                "description": "Instruction double transfer rate\nThis bit sets the DTR mode for the instruction phase."
              },
              "ISIZE": {
                "bit": 4,
                "description": "Instruction size\nThis bit defines instruction size:",
                "width": 2
              },
              "ADMODE": {
                "bit": 8,
                "description": "Address mode\nThis field defines the address phase mode of operation.\n101-111: Reserved",
                "width": 3
              },
              "ADDTR": {
                "bit": 11,
                "description": "Address double transfer rate\nThis bit sets the DTR mode for the address phase."
              },
              "ADSIZE": {
                "bit": 12,
                "description": "Address size\nThis field defines address size.",
                "width": 2
              },
              "ABMODE": {
                "bit": 16,
                "description": "Alternate-byte mode\nThis field defines the alternate-byte phase mode of operation.\n101-111: Reserved",
                "width": 3
              },
              "ABDTR": {
                "bit": 19,
                "description": "Alternate bytes double-transfer rate\nThis bit sets the DTR mode for the alternate-bytes phase."
              },
              "ABSIZE": {
                "bit": 20,
                "description": "Alternate bytes size\nThis field defines alternate bytes size:",
                "width": 2
              },
              "DMODE": {
                "bit": 24,
                "description": "Data mode\nThis field defines the data phase mode of operation.",
                "width": 3
              },
              "DDTR": {
                "bit": 27,
                "description": "data double transfer rate\nThis bit sets the DTR mode for the data phase."
              },
              "DQSE": {
                "bit": 29,
                "description": "DQS enable\nThis bit enables the data strobe management."
              }
            },
            "HSPI_WTCR": {
              "DCYC": {
                "bit": 0,
                "description": "Number of dummy cycles\nThis field defines the duration of the dummy phase.\nIn both SDR and DTR modes, it specifies a number of CLK cycles (0-31). It is recommended to have at least 5 dummy cycles when using memories with DQS activated.",
                "width": 5
              }
            },
            "HSPI_WIR": {
              "INSTRUCTION": {
                "bit": 0,
                "description": "Instruction\nInstruction to be sent to the external SPI device",
                "width": 32
              }
            },
            "HSPI_WABR": {
              "ALTERNATE": {
                "bit": 0,
                "description": "[31: 0]: Alternate bytes\nOptional data to be sent to the external SPI device right after the address",
                "width": 32
              }
            },
            "HSPI_HLCR": {
              "LM": {
                "bit": 0,
                "description": "Latency mode\nThis bit selects the Latency mode."
              },
              "WZL": {
                "bit": 1,
                "description": "Write zero latency\nThis bit enables zero latency on write operations."
              },
              "TACC": {
                "bit": 8,
                "description": "[7: 0]: Access time\nDevice access time expressed in number of communication clock cycles",
                "width": 8
              },
              "TRWR": {
                "bit": 16,
                "description": "Read write recovery time\nDevice read write recovery time expressed in number of communication clock cycles",
                "width": 8
              }
            },
            "HSPI_CALFCR": {
              "FINE": {
                "bit": 0,
                "description": "[6: 0]: Fine calibration\nThe unitary value of delay for this field depends on product technology (refer to the product datasheet).",
                "width": 7
              },
              "COARSE": {
                "bit": 16,
                "description": "[4: 0]: Coarse calibration\nThe unitary value of delay for this field depends on product technology (refer to the product datasheet).",
                "width": 5
              },
              "CALMAX": {
                "bit": 31,
                "description": "Max value\nThis bit gets set when the memory-clock period is outside the range of DLLM, in which case HSPI_CALFCR and HSPI_CALSR are updated with the values for the maximum delay."
              }
            },
            "HSPI_CALMR": {
              "FINE": {
                "bit": 0,
                "description": "[6: 0]: Fine calibration\nThe unitary value of delay for this field depends on product technology (refer to the product datasheet).",
                "width": 7
              },
              "COARSE": {
                "bit": 16,
                "description": "[4: 0]: Coarse calibration\nThe unitary value of delay for this field depends on product technology (refer to the product datasheet).",
                "width": 5
              }
            },
            "HSPI_CALSOR": {
              "FINE": {
                "bit": 0,
                "description": "[6: 0]: Fine calibration\nThe unitary value of delay for this field depends on product technology (refer to the product datasheet).",
                "width": 7
              },
              "COARSE": {
                "bit": 16,
                "description": "[4: 0]: Coarse calibration\nThe unitary value of delay for this field depends on product technology (refer to the product datasheet).",
                "width": 5
              }
            },
            "HSPI_CALSIR": {
              "FINE": {
                "bit": 0,
                "description": "[6: 0]: Fine calibration\nThe unitary value of delay for this field depends on product technology (refer to the product datasheet).",
                "width": 7
              },
              "COARSE": {
                "bit": 16,
                "description": "[4: 0]: Coarse calibration\nThe unitary value of delay for this field depends on product technology (refer to the product datasheet).",
                "width": 5
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C1",
              "base": "0x40005400",
              "irq": 55
            },
            {
              "name": "SEC_I2C1",
              "base": "0x50005400"
            },
            {
              "name": "I2C2",
              "base": "0x40005800",
              "irq": 57
            },
            {
              "name": "SEC_I2C2",
              "base": "0x50005800"
            },
            {
              "name": "I2C3",
              "base": "0x46002800",
              "irq": 88
            },
            {
              "name": "SEC_I2C3",
              "base": "0x56002800"
            },
            {
              "name": "I2C4",
              "base": "0x40008400",
              "irq": 100
            },
            {
              "name": "SEC_I2C4",
              "base": "0x50008400"
            },
            {
              "name": "I2C5",
              "base": "0x40009800",
              "irq": 127
            },
            {
              "name": "SEC_I2C5",
              "base": "0x50009800"
            },
            {
              "name": "I2C6",
              "base": "0x40009C00",
              "irq": 129
            },
            {
              "name": "SEC_I2C6",
              "base": "0x50009C00"
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Control register 2"
            },
            "OAR1": {
              "offset": "0x08",
              "size": 32,
              "description": "Own address register 1"
            },
            "OAR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "Own address register 2"
            },
            "TIMINGR": {
              "offset": "0x10",
              "size": 32,
              "description": "Timing register"
            },
            "TIMEOUTR": {
              "offset": "0x14",
              "size": 32,
              "description": "Status register 1"
            },
            "ISR": {
              "offset": "0x18",
              "size": 32,
              "description": "Interrupt and Status register"
            },
            "ICR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt clear register"
            },
            "PECR": {
              "offset": "0x20",
              "size": 32,
              "description": "PEC register"
            },
            "RXDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Receive data register"
            },
            "TXDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Transmit data register"
            },
            "I2C_AUTOCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "I2C Autonomous mode control register"
            }
          },
          "bits": {
            "CR1": {
              "PE": {
                "bit": 0,
                "description": "Peripheral enable"
              },
              "TXIE": {
                "bit": 1,
                "description": "TX Interrupt enable"
              },
              "RXIE": {
                "bit": 2,
                "description": "RX Interrupt enable"
              },
              "ADDRIE": {
                "bit": 3,
                "description": "Address match interrupt enable (slave\n              only)"
              },
              "NACKIE": {
                "bit": 4,
                "description": "Not acknowledge received interrupt\n              enable"
              },
              "STOPIE": {
                "bit": 5,
                "description": "STOP detection Interrupt\n              enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transfer Complete interrupt\n              enable"
              },
              "ERRIE": {
                "bit": 7,
                "description": "Error interrupts enable"
              },
              "DNF": {
                "bit": 8,
                "description": "Digital noise filter",
                "width": 4
              },
              "ANFOFF": {
                "bit": 12,
                "description": "Analog noise filter OFF"
              },
              "TXDMAEN": {
                "bit": 14,
                "description": "DMA transmission requests\n              enable"
              },
              "RXDMAEN": {
                "bit": 15,
                "description": "DMA reception requests\n              enable"
              },
              "SBC": {
                "bit": 16,
                "description": "Slave byte control"
              },
              "NOSTRETCH": {
                "bit": 17,
                "description": "Clock stretching disable"
              },
              "WUPEN": {
                "bit": 18,
                "description": "Wakeup from STOP enable"
              },
              "GCEN": {
                "bit": 19,
                "description": "General call enable"
              },
              "SMBHEN": {
                "bit": 20,
                "description": "SMBus Host address enable"
              },
              "SMBDEN": {
                "bit": 21,
                "description": "SMBus Device Default address\n              enable"
              },
              "ALERTEN": {
                "bit": 22,
                "description": "SMBUS alert enable"
              },
              "PECEN": {
                "bit": 23,
                "description": "PEC enable"
              },
              "FMP": {
                "bit": 24,
                "description": "Fast-mode Plus 20 mA drive enable"
              },
              "ADDRACLR": {
                "bit": 30,
                "description": "Address match flag (ADDR) automatic clear"
              },
              "STOPFACLR": {
                "bit": 31,
                "description": "STOP detection flag (STOPF) automatic clear"
              }
            },
            "CR2": {
              "PECBYTE": {
                "bit": 26,
                "description": "Packet error checking byte"
              },
              "AUTOEND": {
                "bit": 25,
                "description": "Automatic end mode (master\n              mode)"
              },
              "RELOAD": {
                "bit": 24,
                "description": "NBYTES reload mode"
              },
              "NBYTES": {
                "bit": 16,
                "description": "Number of bytes",
                "width": 8
              },
              "NACK": {
                "bit": 15,
                "description": "NACK generation (slave\n              mode)"
              },
              "STOP": {
                "bit": 14,
                "description": "Stop generation (master\n              mode)"
              },
              "START": {
                "bit": 13,
                "description": "Start generation"
              },
              "HEAD10R": {
                "bit": 12,
                "description": "10-bit address header only read\n              direction (master receiver mode)"
              },
              "ADD10": {
                "bit": 11,
                "description": "10-bit addressing mode (master\n              mode)"
              },
              "RD_WRN": {
                "bit": 10,
                "description": "Transfer direction (master\n              mode)"
              },
              "SADD": {
                "bit": 0,
                "description": "Slave address bit (master\n              mode)",
                "width": 10
              }
            },
            "OAR1": {
              "OA1": {
                "bit": 0,
                "description": "Interface address",
                "width": 10
              },
              "OA1MODE": {
                "bit": 10,
                "description": "Own Address 1 10-bit mode"
              },
              "OA1EN": {
                "bit": 15,
                "description": "Own Address 1 enable"
              }
            },
            "OAR2": {
              "OA2": {
                "bit": 1,
                "description": "Interface address",
                "width": 7
              },
              "OA2MSK": {
                "bit": 8,
                "description": "Own Address 2 masks",
                "width": 3
              },
              "OA2EN": {
                "bit": 15,
                "description": "Own Address 2 enable"
              }
            },
            "TIMINGR": {
              "SCLL": {
                "bit": 0,
                "description": "SCL low period (master\n              mode)",
                "width": 8
              },
              "SCLH": {
                "bit": 8,
                "description": "SCL high period (master\n              mode)",
                "width": 8
              },
              "SDADEL": {
                "bit": 16,
                "description": "Data hold time",
                "width": 4
              },
              "SCLDEL": {
                "bit": 20,
                "description": "Data setup time",
                "width": 4
              },
              "PRESC": {
                "bit": 28,
                "description": "Timing prescaler",
                "width": 4
              }
            },
            "TIMEOUTR": {
              "TIMEOUTA": {
                "bit": 0,
                "description": "Bus timeout A",
                "width": 12
              },
              "TIDLE": {
                "bit": 12,
                "description": "Idle clock timeout\n              detection"
              },
              "TIMOUTEN": {
                "bit": 15,
                "description": "Clock timeout enable"
              },
              "TIMEOUTB": {
                "bit": 16,
                "description": "Bus timeout B",
                "width": 12
              },
              "TEXTEN": {
                "bit": 31,
                "description": "Extended clock timeout\n              enable"
              }
            },
            "ISR": {
              "ADDCODE": {
                "bit": 17,
                "description": "Address match code (Slave\n              mode)",
                "width": 7
              },
              "DIR": {
                "bit": 16,
                "description": "Transfer direction (Slave\n              mode)"
              },
              "BUSY": {
                "bit": 15,
                "description": "Bus busy"
              },
              "ALERT": {
                "bit": 13,
                "description": "SMBus alert"
              },
              "TIMEOUT": {
                "bit": 12,
                "description": "Timeout or t_low detection\n              flag"
              },
              "PECERR": {
                "bit": 11,
                "description": "PEC Error in reception"
              },
              "OVR": {
                "bit": 10,
                "description": "Overrun/Underrun (slave\n              mode)"
              },
              "ARLO": {
                "bit": 9,
                "description": "Arbitration lost"
              },
              "BERR": {
                "bit": 8,
                "description": "Bus error"
              },
              "TCR": {
                "bit": 7,
                "description": "Transfer Complete Reload"
              },
              "TC": {
                "bit": 6,
                "description": "Transfer Complete (master\n              mode)"
              },
              "STOPF": {
                "bit": 5,
                "description": "Stop detection flag"
              },
              "NACKF": {
                "bit": 4,
                "description": "Not acknowledge received\n              flag"
              },
              "ADDR": {
                "bit": 3,
                "description": "Address matched (slave\n              mode)"
              },
              "RXNE": {
                "bit": 2,
                "description": "Receive data register not empty\n              (receivers)"
              },
              "TXIS": {
                "bit": 1,
                "description": "Transmit interrupt status\n              (transmitters)"
              },
              "TXE": {
                "bit": 0,
                "description": "Transmit data register empty\n              (transmitters)"
              }
            },
            "ICR": {
              "ALERTCF": {
                "bit": 13,
                "description": "Alert flag clear"
              },
              "TIMOUTCF": {
                "bit": 12,
                "description": "Timeout detection flag\n              clear"
              },
              "PECCF": {
                "bit": 11,
                "description": "PEC Error flag clear"
              },
              "OVRCF": {
                "bit": 10,
                "description": "Overrun/Underrun flag\n              clear"
              },
              "ARLOCF": {
                "bit": 9,
                "description": "Arbitration lost flag\n              clear"
              },
              "BERRCF": {
                "bit": 8,
                "description": "Bus error flag clear"
              },
              "STOPCF": {
                "bit": 5,
                "description": "Stop detection flag clear"
              },
              "NACKCF": {
                "bit": 4,
                "description": "Not Acknowledge flag clear"
              },
              "ADDRCF": {
                "bit": 3,
                "description": "Address Matched flag clear"
              }
            },
            "PECR": {
              "PEC": {
                "bit": 0,
                "description": "Packet error checking\n              register",
                "width": 8
              }
            },
            "RXDR": {
              "RXDATA": {
                "bit": 0,
                "description": "8-bit receive data",
                "width": 8
              }
            },
            "TXDR": {
              "TXDATA": {
                "bit": 0,
                "description": "8-bit transmit data",
                "width": 8
              }
            },
            "I2C_AUTOCR": {
              "TCDMAEN": {
                "bit": 6,
                "description": "DMA request enable on Transfer Complete event"
              },
              "TCRDMAEN": {
                "bit": 7,
                "description": "DMA request enable on Transfer Complete Reload event"
              },
              "TRIGSEL": {
                "bit": 16,
                "description": "Trigger selection",
                "width": 4
              },
              "TRIGPOL": {
                "bit": 20,
                "description": "Trigger polarity"
              },
              "TRIGEN": {
                "bit": 21,
                "description": "Trigger enable"
              }
            }
          }
        },
        "ICache": {
          "instances": [
            {
              "name": "ICache",
              "base": "0x40030400",
              "irq": 107
            }
          ],
          "registers": {
            "ICACHE_CR": {
              "offset": "0x00",
              "size": 32,
              "description": "ICACHE control register"
            },
            "ICACHE_SR": {
              "offset": "0x04",
              "size": 32,
              "description": "ICACHE status register"
            },
            "ICACHE_IER": {
              "offset": "0x08",
              "size": 32,
              "description": "ICACHE interrupt enable\n          register"
            },
            "ICACHE_FCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "ICACHE flag clear register"
            },
            "ICACHE_HMONR": {
              "offset": "0x10",
              "size": 32,
              "description": "ICACHE hit monitor register"
            },
            "ICACHE_MMONR": {
              "offset": "0x14",
              "size": 32,
              "description": "ICACHE miss monitor register"
            },
            "ICACHE_CRR0": {
              "offset": "0x20",
              "size": 32,
              "description": "ICACHE region configuration\n          register"
            },
            "ICACHE_CRR1": {
              "offset": "0x24",
              "size": 32,
              "description": "ICACHE region configuration\n          register"
            },
            "ICACHE_CRR2": {
              "offset": "0x28",
              "size": 32,
              "description": "ICACHE region configuration\n          register"
            },
            "ICACHE_CRR3": {
              "offset": "0x2C",
              "size": 32,
              "description": "ICACHE region configuration\n          register"
            }
          },
          "bits": {
            "ICACHE_CR": {
              "EN": {
                "bit": 0,
                "description": "EN"
              },
              "CACHEINV": {
                "bit": 1,
                "description": "CACHEINV"
              },
              "WAYSEL": {
                "bit": 2,
                "description": "WAYSEL"
              },
              "HITMEN": {
                "bit": 16,
                "description": "HITMEN"
              },
              "MISSMEN": {
                "bit": 17,
                "description": "MISSMEN"
              },
              "HITMRST": {
                "bit": 18,
                "description": "HITMRST"
              },
              "MISSMRST": {
                "bit": 19,
                "description": "MISSMRST"
              }
            },
            "ICACHE_SR": {
              "BUSYF": {
                "bit": 0,
                "description": "BUSYF"
              },
              "BSYENDF": {
                "bit": 1,
                "description": "BSYENDF"
              },
              "ERRF": {
                "bit": 2,
                "description": "ERRF"
              }
            },
            "ICACHE_IER": {
              "BSYENDIE": {
                "bit": 1,
                "description": "BSYENDIE"
              },
              "ERRIE": {
                "bit": 2,
                "description": "ERRIE"
              }
            },
            "ICACHE_FCR": {
              "CBSYENDF": {
                "bit": 1,
                "description": "CBSYENDF"
              },
              "CERRF": {
                "bit": 2,
                "description": "CERRF"
              }
            },
            "ICACHE_HMONR": {
              "HITMON": {
                "bit": 0,
                "description": "HITMON",
                "width": 32
              }
            },
            "ICACHE_MMONR": {
              "MISSMON": {
                "bit": 0,
                "description": "MISSMON",
                "width": 16
              }
            },
            "ICACHE_CRR0": {
              "BASEADDR": {
                "bit": 0,
                "description": "BASEADDR",
                "width": 8
              },
              "RSIZE": {
                "bit": 9,
                "description": "RSIZE",
                "width": 3
              },
              "REN": {
                "bit": 15,
                "description": "REN"
              },
              "REMAPADDR": {
                "bit": 16,
                "description": "REMAPADDR",
                "width": 11
              },
              "MSTSEL": {
                "bit": 28,
                "description": "MSTSEL"
              },
              "HBURST": {
                "bit": 31,
                "description": "HBURST"
              }
            },
            "ICACHE_CRR1": {
              "BASEADDR": {
                "bit": 0,
                "description": "BASEADDR",
                "width": 8
              },
              "RSIZE": {
                "bit": 9,
                "description": "RSIZE",
                "width": 3
              },
              "REN": {
                "bit": 15,
                "description": "REN"
              },
              "REMAPADDR": {
                "bit": 16,
                "description": "REMAPADDR",
                "width": 11
              },
              "MSTSEL": {
                "bit": 28,
                "description": "MSTSEL"
              },
              "HBURST": {
                "bit": 31,
                "description": "HBURST"
              }
            },
            "ICACHE_CRR2": {
              "BASEADDR": {
                "bit": 0,
                "description": "BASEADDR",
                "width": 8
              },
              "RSIZE": {
                "bit": 9,
                "description": "RSIZE",
                "width": 3
              },
              "REN": {
                "bit": 15,
                "description": "REN"
              },
              "REMAPADDR": {
                "bit": 16,
                "description": "REMAPADDR",
                "width": 11
              },
              "MSTSEL": {
                "bit": 28,
                "description": "MSTSEL"
              },
              "HBURST": {
                "bit": 31,
                "description": "HBURST"
              }
            },
            "ICACHE_CRR3": {
              "BASEADDR": {
                "bit": 0,
                "description": "BASEADDR",
                "width": 8
              },
              "RSIZE": {
                "bit": 9,
                "description": "RSIZE",
                "width": 3
              },
              "REN": {
                "bit": 15,
                "description": "REN"
              },
              "REMAPADDR": {
                "bit": 16,
                "description": "REMAPADDR",
                "width": 11
              },
              "MSTSEL": {
                "bit": 28,
                "description": "MSTSEL"
              },
              "HBURST": {
                "bit": 31,
                "description": "HBURST"
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "IWDG",
              "base": "0x40003000",
              "irq": 27
            },
            {
              "name": "SEC_IWDG",
              "base": "0x50003000"
            },
            {
              "name": "WWDG",
              "base": "0x40002C00",
              "irq": 0
            },
            {
              "name": "SEC_WWDG",
              "base": "0x50002C00"
            }
          ],
          "registers": {
            "KR": {
              "offset": "0x00",
              "size": 32,
              "description": "Key register"
            },
            "PR": {
              "offset": "0x04",
              "size": 32,
              "description": "Prescaler register"
            },
            "RLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Reload register"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Status register"
            },
            "WINR": {
              "offset": "0x10",
              "size": 32,
              "description": "Window register"
            },
            "EWCR": {
              "offset": "0x14",
              "size": 32,
              "description": "IWDG early wakeup interrupt register"
            }
          },
          "bits": {
            "KR": {
              "KEY": {
                "bit": 0,
                "description": "Key value (write only, read\n              0x0000)",
                "width": 16
              }
            },
            "PR": {
              "PR": {
                "bit": 0,
                "description": "Prescaler divider",
                "width": 4
              }
            },
            "RLR": {
              "RL": {
                "bit": 0,
                "description": "Watchdog counter reload\n              value",
                "width": 12
              }
            },
            "SR": {
              "EWIF": {
                "bit": 14,
                "description": "Watchdog Early interrupt flag"
              },
              "EWU": {
                "bit": 3,
                "description": "Watchdog interrupt comparator value update"
              },
              "WVU": {
                "bit": 2,
                "description": "Watchdog counter window value\n              update"
              },
              "RVU": {
                "bit": 1,
                "description": "Watchdog counter reload value\n              update"
              },
              "PVU": {
                "bit": 0,
                "description": "Watchdog prescaler value\n              update"
              }
            },
            "WINR": {
              "WIN": {
                "bit": 0,
                "description": "Watchdog counter window\n              value",
                "width": 12
              }
            },
            "EWCR": {
              "EWIT": {
                "bit": 0,
                "description": "Watchdog counter window value",
                "width": 12
              },
              "EWIC": {
                "bit": 14,
                "description": "Watchdog early interrupt acknowledge"
              },
              "EWIE": {
                "bit": 15,
                "description": "Watchdog early interrupt enable"
              }
            }
          }
        },
        "JPEG": {
          "instances": [
            {
              "name": "JPEG",
              "base": "0x4002A000",
              "irq": 140
            }
          ],
          "registers": {
            "JPEG_CONFR0": {
              "offset": "0x00",
              "size": 32,
              "description": "JPEG codec control register"
            },
            "JPEG_CONFR1": {
              "offset": "0x04",
              "size": 32,
              "description": "JPEG codec configuration register 1"
            },
            "JPEG_CONFR2": {
              "offset": "0x08",
              "size": 32,
              "description": "JPEG codec configuration register 2"
            },
            "JPEG_CONFR3": {
              "offset": "0x0C",
              "size": 32,
              "description": "JPEG codec configuration register 3"
            },
            "JPEG_CONFR4": {
              "offset": "0x10",
              "size": 32,
              "description": "JPEG codec configuration register 4"
            },
            "JPEG_CONFR5": {
              "offset": "0x14",
              "size": 32,
              "description": "JPEG codec configuration register 5"
            },
            "JPEG_CONFR6": {
              "offset": "0x18",
              "size": 32,
              "description": "JPEG codec configuration register 6"
            },
            "JPEG_CONFR7": {
              "offset": "0x1C",
              "size": 32,
              "description": "JPEG codec configuration register 7"
            },
            "JPEG_CR": {
              "offset": "0x30",
              "size": 32,
              "description": "JPEG control register"
            },
            "JPEG_SR": {
              "offset": "0x34",
              "size": 32,
              "description": "JPEG status register"
            },
            "JPEG_CFR": {
              "offset": "0x38",
              "size": 32,
              "description": "JPEG clear flag register"
            },
            "JPEG_DIR": {
              "offset": "0x40",
              "size": 32,
              "description": "JPEG data input register"
            },
            "JPEG_DOR": {
              "offset": "0x44",
              "size": 32,
              "description": "JPEG data output register"
            },
            "JPEG_QMEM0_0": {
              "offset": "0x50",
              "size": 32,
              "description": "JPEG quantization memory 0"
            },
            "JPEG_QMEM0_1": {
              "offset": "0x54",
              "size": 32,
              "description": "JPEG quantization memory 0"
            },
            "JPEG_QMEM0_2": {
              "offset": "0x58",
              "size": 32,
              "description": "JPEG quantization memory 0"
            },
            "JPEG_QMEM0_3": {
              "offset": "0x5C",
              "size": 32,
              "description": "JPEG quantization memory 0"
            },
            "JPEG_QMEM0_4": {
              "offset": "0x60",
              "size": 32,
              "description": "JPEG quantization memory 0"
            },
            "JPEG_QMEM0_5": {
              "offset": "0x64",
              "size": 32,
              "description": "JPEG quantization memory 0"
            },
            "JPEG_QMEM0_6": {
              "offset": "0x68",
              "size": 32,
              "description": "JPEG quantization memory 0"
            },
            "JPEG_QMEM0_7": {
              "offset": "0x6C",
              "size": 32,
              "description": "JPEG quantization memory 0"
            },
            "JPEG_QMEM0_8": {
              "offset": "0x70",
              "size": 32,
              "description": "JPEG quantization memory 0"
            },
            "JPEG_QMEM0_9": {
              "offset": "0x74",
              "size": 32,
              "description": "JPEG quantization memory 0"
            },
            "JPEG_QMEM0_10": {
              "offset": "0x78",
              "size": 32,
              "description": "JPEG quantization memory 0"
            },
            "JPEG_QMEM0_11": {
              "offset": "0x7C",
              "size": 32,
              "description": "JPEG quantization memory 0"
            },
            "JPEG_QMEM0_12": {
              "offset": "0x80",
              "size": 32,
              "description": "JPEG quantization memory 0"
            },
            "JPEG_QMEM0_13": {
              "offset": "0x84",
              "size": 32,
              "description": "JPEG quantization memory 0"
            },
            "JPEG_QMEM0_14": {
              "offset": "0x88",
              "size": 32,
              "description": "JPEG quantization memory 0"
            },
            "JPEG_QMEM0_15": {
              "offset": "0x8C",
              "size": 32,
              "description": "JPEG quantization memory 0"
            },
            "JPEG_QMEM1_0": {
              "offset": "0x90",
              "size": 32,
              "description": "JPEG quantization memory 1"
            },
            "JPEG_QMEM1_1": {
              "offset": "0x94",
              "size": 32,
              "description": "JPEG quantization memory 1"
            },
            "JPEG_QMEM1_2": {
              "offset": "0x98",
              "size": 32,
              "description": "JPEG quantization memory 1"
            },
            "JPEG_QMEM1_3": {
              "offset": "0x9C",
              "size": 32,
              "description": "JPEG quantization memory 1"
            },
            "JPEG_QMEM1_4": {
              "offset": "0xA0",
              "size": 32,
              "description": "JPEG quantization memory 1"
            },
            "JPEG_QMEM1_5": {
              "offset": "0xA4",
              "size": 32,
              "description": "JPEG quantization memory 1"
            },
            "JPEG_QMEM1_6": {
              "offset": "0xA8",
              "size": 32,
              "description": "JPEG quantization memory 1"
            },
            "JPEG_QMEM1_7": {
              "offset": "0xAC",
              "size": 32,
              "description": "JPEG quantization memory 1"
            },
            "JPEG_QMEM1_8": {
              "offset": "0xB0",
              "size": 32,
              "description": "JPEG quantization memory 1"
            },
            "JPEG_QMEM1_9": {
              "offset": "0xB4",
              "size": 32,
              "description": "JPEG quantization memory 1"
            },
            "JPEG_QMEM1_10": {
              "offset": "0xB8",
              "size": 32,
              "description": "JPEG quantization memory 1"
            },
            "JPEG_QMEM1_11": {
              "offset": "0xBC",
              "size": 32,
              "description": "JPEG quantization memory 1"
            },
            "JPEG_QMEM1_12": {
              "offset": "0xC0",
              "size": 32,
              "description": "JPEG quantization memory 1"
            },
            "JPEG_QMEM1_13": {
              "offset": "0xC4",
              "size": 32,
              "description": "JPEG quantization memory 1"
            },
            "JPEG_QMEM1_14": {
              "offset": "0xC8",
              "size": 32,
              "description": "JPEG quantization memory 1"
            },
            "JPEG_QMEM1_15": {
              "offset": "0xCC",
              "size": 32,
              "description": "JPEG quantization memory 1"
            },
            "JPEG_QMEM2_0": {
              "offset": "0xD0",
              "size": 32,
              "description": "JPEG quantization memory 2"
            },
            "JPEG_QMEM2_1": {
              "offset": "0xD4",
              "size": 32,
              "description": "JPEG quantization memory 2"
            },
            "JPEG_QMEM2_2": {
              "offset": "0xD8",
              "size": 32,
              "description": "JPEG quantization memory 2"
            },
            "JPEG_QMEM2_3": {
              "offset": "0xDC",
              "size": 32,
              "description": "JPEG quantization memory 2"
            },
            "JPEG_QMEM2_4": {
              "offset": "0xE0",
              "size": 32,
              "description": "JPEG quantization memory 2"
            },
            "JPEG_QMEM2_5": {
              "offset": "0xE4",
              "size": 32,
              "description": "JPEG quantization memory 2"
            },
            "JPEG_QMEM2_6": {
              "offset": "0xE8",
              "size": 32,
              "description": "JPEG quantization memory 2"
            },
            "JPEG_QMEM2_7": {
              "offset": "0xEC",
              "size": 32,
              "description": "JPEG quantization memory 2"
            },
            "JPEG_QMEM2_8": {
              "offset": "0xF0",
              "size": 32,
              "description": "JPEG quantization memory 2"
            },
            "JPEG_QMEM2_9": {
              "offset": "0xF4",
              "size": 32,
              "description": "JPEG quantization memory 2"
            },
            "JPEG_QMEM2_10": {
              "offset": "0xF8",
              "size": 32,
              "description": "JPEG quantization memory 2"
            },
            "JPEG_QMEM2_11": {
              "offset": "0xFC",
              "size": 32,
              "description": "JPEG quantization memory 2"
            },
            "JPEG_QMEM2_12": {
              "offset": "0x100",
              "size": 32,
              "description": "JPEG quantization memory 2"
            },
            "JPEG_QMEM2_13": {
              "offset": "0x104",
              "size": 32,
              "description": "JPEG quantization memory 2"
            },
            "JPEG_QMEM2_14": {
              "offset": "0x108",
              "size": 32,
              "description": "JPEG quantization memory 2"
            },
            "JPEG_QMEM2_15": {
              "offset": "0x10C",
              "size": 32,
              "description": "JPEG quantization memory 2"
            },
            "JPEG_QMEM3_0": {
              "offset": "0x110",
              "size": 32,
              "description": "JPEG quantization memory 3"
            },
            "JPEG_QMEM3_1": {
              "offset": "0x114",
              "size": 32,
              "description": "JPEG quantization memory 3"
            },
            "JPEG_QMEM3_2": {
              "offset": "0x118",
              "size": 32,
              "description": "JPEG quantization memory 3"
            },
            "JPEG_QMEM3_3": {
              "offset": "0x11C",
              "size": 32,
              "description": "JPEG quantization memory 3"
            },
            "JPEG_QMEM3_4": {
              "offset": "0x120",
              "size": 32,
              "description": "JPEG quantization memory 3"
            },
            "JPEG_QMEM3_5": {
              "offset": "0x124",
              "size": 32,
              "description": "JPEG quantization memory 3"
            },
            "JPEG_QMEM3_6": {
              "offset": "0x128",
              "size": 32,
              "description": "JPEG quantization memory 3"
            },
            "JPEG_QMEM3_7": {
              "offset": "0x12C",
              "size": 32,
              "description": "JPEG quantization memory 3"
            },
            "JPEG_QMEM3_8": {
              "offset": "0x130",
              "size": 32,
              "description": "JPEG quantization memory 3"
            },
            "JPEG_QMEM3_9": {
              "offset": "0x134",
              "size": 32,
              "description": "JPEG quantization memory 3"
            },
            "JPEG_QMEM3_10": {
              "offset": "0x138",
              "size": 32,
              "description": "JPEG quantization memory 3"
            },
            "JPEG_QMEM3_11": {
              "offset": "0x13C",
              "size": 32,
              "description": "JPEG quantization memory 3"
            },
            "JPEG_QMEM3_12": {
              "offset": "0x140",
              "size": 32,
              "description": "JPEG quantization memory 3"
            },
            "JPEG_QMEM3_13": {
              "offset": "0x144",
              "size": 32,
              "description": "JPEG quantization memory 3"
            },
            "JPEG_QMEM3_14": {
              "offset": "0x148",
              "size": 32,
              "description": "JPEG quantization memory 3"
            },
            "JPEG_QMEM3_15": {
              "offset": "0x14C",
              "size": 32,
              "description": "JPEG quantization memory 3"
            },
            "JPEG_HUFFMIN0_0": {
              "offset": "0x150",
              "size": 32,
              "description": "JPEG Huffman min"
            },
            "JPEG_HUFFMIN0_1": {
              "offset": "0x154",
              "size": 32,
              "description": "JPEG Huffman min"
            },
            "JPEG_HUFFMIN0_2": {
              "offset": "0x158",
              "size": 32,
              "description": "JPEG Huffman min"
            },
            "JPEG_HUFFMIN0_3": {
              "offset": "0x15C",
              "size": 32,
              "description": "JPEG Huffman min 0 [alternate]"
            },
            "JPEG_HUFFMIN1_0": {
              "offset": "0x160",
              "size": 32,
              "description": "JPEG Huffman min"
            },
            "JPEG_HUFFMIN1_1": {
              "offset": "0x164",
              "size": 32,
              "description": "JPEG Huffman min"
            },
            "JPEG_HUFFMIN1_2": {
              "offset": "0x168",
              "size": 32,
              "description": "JPEG Huffman min"
            },
            "JPEG_HUFFMIN1_3": {
              "offset": "0x16C",
              "size": 32,
              "description": "JPEG Huffman min 1 [alternate]"
            },
            "JPEG_HUFFMIN2_0": {
              "offset": "0x170",
              "size": 32,
              "description": "JPEG Huffman min"
            },
            "JPEG_HUFFMIN2_1": {
              "offset": "0x174",
              "size": 32,
              "description": "JPEG Huffman min"
            },
            "JPEG_HUFFMIN2_2": {
              "offset": "0x178",
              "size": 32,
              "description": "JPEG Huffman min"
            },
            "JPEG_HUFFMIN2_3": {
              "offset": "0x17C",
              "size": 32,
              "description": "JPEG Huffman min 2 [alternate]"
            },
            "JPEG_HUFFMIN3_0": {
              "offset": "0x180",
              "size": 32,
              "description": "JPEG Huffman min"
            },
            "JPEG_HUFFMIN3_1": {
              "offset": "0x184",
              "size": 32,
              "description": "JPEG Huffman min"
            },
            "JPEG_HUFFMIN3_2": {
              "offset": "0x188",
              "size": 32,
              "description": "JPEG Huffman min"
            },
            "JPEG_HUFFMIN3_3": {
              "offset": "0x18C",
              "size": 32,
              "description": "JPEG Huffman min 3 [alternate]"
            },
            "JPEG_HUFFBASE0": {
              "offset": "0x190",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE1": {
              "offset": "0x194",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE2": {
              "offset": "0x198",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE3": {
              "offset": "0x19C",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE4": {
              "offset": "0x1A0",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE5": {
              "offset": "0x1A4",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE6": {
              "offset": "0x1A8",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE7": {
              "offset": "0x1AC",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE8": {
              "offset": "0x1B0",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE9": {
              "offset": "0x1B4",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE10": {
              "offset": "0x1B8",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE11": {
              "offset": "0x1BC",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE12": {
              "offset": "0x1C0",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE13": {
              "offset": "0x1C4",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE14": {
              "offset": "0x1C8",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE15": {
              "offset": "0x1CC",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE16": {
              "offset": "0x1D0",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE17": {
              "offset": "0x1D4",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE18": {
              "offset": "0x1D8",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE19": {
              "offset": "0x1DC",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE20": {
              "offset": "0x1E0",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE21": {
              "offset": "0x1E4",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE22": {
              "offset": "0x1E8",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE23": {
              "offset": "0x1EC",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE24": {
              "offset": "0x1F0",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE25": {
              "offset": "0x1F4",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE26": {
              "offset": "0x1F8",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE27": {
              "offset": "0x1FC",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE28": {
              "offset": "0x200",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE29": {
              "offset": "0x204",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE30": {
              "offset": "0x208",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFBASE31": {
              "offset": "0x20C",
              "size": 32,
              "description": "JPEG Huffman base"
            },
            "JPEG_HUFFSYMB0": {
              "offset": "0x210",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB1": {
              "offset": "0x214",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB2": {
              "offset": "0x218",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB3": {
              "offset": "0x21C",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB4": {
              "offset": "0x220",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB5": {
              "offset": "0x224",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB6": {
              "offset": "0x228",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB7": {
              "offset": "0x22C",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB8": {
              "offset": "0x230",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB9": {
              "offset": "0x234",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB10": {
              "offset": "0x238",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB11": {
              "offset": "0x23C",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB12": {
              "offset": "0x240",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB13": {
              "offset": "0x244",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB14": {
              "offset": "0x248",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB15": {
              "offset": "0x24C",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB16": {
              "offset": "0x250",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB17": {
              "offset": "0x254",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB18": {
              "offset": "0x258",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB19": {
              "offset": "0x25C",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB20": {
              "offset": "0x260",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB21": {
              "offset": "0x264",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB22": {
              "offset": "0x268",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB23": {
              "offset": "0x26C",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB24": {
              "offset": "0x270",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB25": {
              "offset": "0x274",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB26": {
              "offset": "0x278",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB27": {
              "offset": "0x27C",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB28": {
              "offset": "0x280",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB29": {
              "offset": "0x284",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB30": {
              "offset": "0x288",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB31": {
              "offset": "0x28C",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB32": {
              "offset": "0x290",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB33": {
              "offset": "0x294",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB34": {
              "offset": "0x298",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB35": {
              "offset": "0x29C",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB36": {
              "offset": "0x2A0",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB37": {
              "offset": "0x2A4",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB38": {
              "offset": "0x2A8",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB39": {
              "offset": "0x2AC",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB40": {
              "offset": "0x2B0",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB41": {
              "offset": "0x2B4",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB42": {
              "offset": "0x2B8",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB43": {
              "offset": "0x2BC",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB44": {
              "offset": "0x2C0",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB45": {
              "offset": "0x2C4",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB46": {
              "offset": "0x2C8",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB47": {
              "offset": "0x2CC",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB48": {
              "offset": "0x2D0",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB49": {
              "offset": "0x2D4",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB50": {
              "offset": "0x2D8",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB51": {
              "offset": "0x2DC",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB52": {
              "offset": "0x2E0",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB53": {
              "offset": "0x2E4",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB54": {
              "offset": "0x2E8",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB55": {
              "offset": "0x2EC",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB56": {
              "offset": "0x2F0",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB57": {
              "offset": "0x2F4",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB58": {
              "offset": "0x2F8",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB59": {
              "offset": "0x2FC",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB60": {
              "offset": "0x300",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB61": {
              "offset": "0x304",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB62": {
              "offset": "0x308",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB63": {
              "offset": "0x30C",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB64": {
              "offset": "0x310",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB65": {
              "offset": "0x314",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB66": {
              "offset": "0x318",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB67": {
              "offset": "0x31C",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB68": {
              "offset": "0x320",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB69": {
              "offset": "0x324",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB70": {
              "offset": "0x328",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB71": {
              "offset": "0x32C",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB72": {
              "offset": "0x330",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB73": {
              "offset": "0x334",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB74": {
              "offset": "0x338",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB75": {
              "offset": "0x33C",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB76": {
              "offset": "0x340",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB77": {
              "offset": "0x344",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB78": {
              "offset": "0x348",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB79": {
              "offset": "0x34C",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB80": {
              "offset": "0x350",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB81": {
              "offset": "0x354",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB82": {
              "offset": "0x358",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_HUFFSYMB83": {
              "offset": "0x35C",
              "size": 32,
              "description": "JPEG Huffman symbol"
            },
            "JPEG_DHTMEM0": {
              "offset": "0x360",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM1": {
              "offset": "0x364",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM2": {
              "offset": "0x368",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM3": {
              "offset": "0x36C",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM4": {
              "offset": "0x370",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM5": {
              "offset": "0x374",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM6": {
              "offset": "0x378",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM7": {
              "offset": "0x37C",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM8": {
              "offset": "0x380",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM9": {
              "offset": "0x384",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM10": {
              "offset": "0x388",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM11": {
              "offset": "0x38C",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM12": {
              "offset": "0x390",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM13": {
              "offset": "0x394",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM14": {
              "offset": "0x398",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM15": {
              "offset": "0x39C",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM16": {
              "offset": "0x3A0",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM17": {
              "offset": "0x3A4",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM18": {
              "offset": "0x3A8",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM19": {
              "offset": "0x3AC",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM20": {
              "offset": "0x3B0",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM21": {
              "offset": "0x3B4",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM22": {
              "offset": "0x3B8",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM23": {
              "offset": "0x3BC",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM24": {
              "offset": "0x3C0",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM25": {
              "offset": "0x3C4",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM26": {
              "offset": "0x3C8",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM27": {
              "offset": "0x3CC",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM28": {
              "offset": "0x3D0",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM29": {
              "offset": "0x3D4",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM30": {
              "offset": "0x3D8",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM31": {
              "offset": "0x3DC",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM32": {
              "offset": "0x3E0",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM33": {
              "offset": "0x3E4",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM34": {
              "offset": "0x3E8",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM35": {
              "offset": "0x3EC",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM36": {
              "offset": "0x3F0",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM37": {
              "offset": "0x3F4",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM38": {
              "offset": "0x3F8",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM39": {
              "offset": "0x3FC",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM40": {
              "offset": "0x400",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM41": {
              "offset": "0x404",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM42": {
              "offset": "0x408",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM43": {
              "offset": "0x40C",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM44": {
              "offset": "0x410",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM45": {
              "offset": "0x414",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM46": {
              "offset": "0x418",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM47": {
              "offset": "0x41C",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM48": {
              "offset": "0x420",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM49": {
              "offset": "0x424",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM50": {
              "offset": "0x428",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM51": {
              "offset": "0x42C",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM52": {
              "offset": "0x430",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM53": {
              "offset": "0x434",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM54": {
              "offset": "0x438",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM55": {
              "offset": "0x43C",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM56": {
              "offset": "0x440",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM57": {
              "offset": "0x444",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM58": {
              "offset": "0x448",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM59": {
              "offset": "0x44C",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM60": {
              "offset": "0x450",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM61": {
              "offset": "0x454",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM62": {
              "offset": "0x458",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM63": {
              "offset": "0x45C",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM64": {
              "offset": "0x460",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM65": {
              "offset": "0x464",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM66": {
              "offset": "0x468",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM67": {
              "offset": "0x46C",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM68": {
              "offset": "0x470",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM69": {
              "offset": "0x474",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM70": {
              "offset": "0x478",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM71": {
              "offset": "0x47C",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM72": {
              "offset": "0x480",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM73": {
              "offset": "0x484",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM74": {
              "offset": "0x488",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM75": {
              "offset": "0x48C",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM76": {
              "offset": "0x490",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM77": {
              "offset": "0x494",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM78": {
              "offset": "0x498",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM79": {
              "offset": "0x49C",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM80": {
              "offset": "0x4A0",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM81": {
              "offset": "0x4A4",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM82": {
              "offset": "0x4A8",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM83": {
              "offset": "0x4AC",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM84": {
              "offset": "0x4B0",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM85": {
              "offset": "0x4B4",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM86": {
              "offset": "0x4B8",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM87": {
              "offset": "0x4BC",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM88": {
              "offset": "0x4C0",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM89": {
              "offset": "0x4C4",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM90": {
              "offset": "0x4C8",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM91": {
              "offset": "0x4CC",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM92": {
              "offset": "0x4D0",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM93": {
              "offset": "0x4D4",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM94": {
              "offset": "0x4D8",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM95": {
              "offset": "0x4DC",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM96": {
              "offset": "0x4E0",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM97": {
              "offset": "0x4E4",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM98": {
              "offset": "0x4E8",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM99": {
              "offset": "0x4EC",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM100": {
              "offset": "0x4F0",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM101": {
              "offset": "0x4F4",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_DHTMEM102": {
              "offset": "0x4F8",
              "size": 32,
              "description": "JPEG DHT memory"
            },
            "JPEG_HUFFENC_AC0_0": {
              "offset": "0x500",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_1": {
              "offset": "0x504",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_2": {
              "offset": "0x508",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_3": {
              "offset": "0x50C",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_4": {
              "offset": "0x510",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_5": {
              "offset": "0x514",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_6": {
              "offset": "0x518",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_7": {
              "offset": "0x51C",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_8": {
              "offset": "0x520",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_9": {
              "offset": "0x524",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_10": {
              "offset": "0x528",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_11": {
              "offset": "0x52C",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_12": {
              "offset": "0x530",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_13": {
              "offset": "0x534",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_14": {
              "offset": "0x538",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_15": {
              "offset": "0x53C",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_16": {
              "offset": "0x540",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_17": {
              "offset": "0x544",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_18": {
              "offset": "0x548",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_19": {
              "offset": "0x54C",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_20": {
              "offset": "0x550",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_21": {
              "offset": "0x554",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_22": {
              "offset": "0x558",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_23": {
              "offset": "0x55C",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_24": {
              "offset": "0x560",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_25": {
              "offset": "0x564",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_26": {
              "offset": "0x568",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_27": {
              "offset": "0x56C",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_28": {
              "offset": "0x570",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_29": {
              "offset": "0x574",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_30": {
              "offset": "0x578",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_31": {
              "offset": "0x57C",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_32": {
              "offset": "0x580",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_33": {
              "offset": "0x584",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_34": {
              "offset": "0x588",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_35": {
              "offset": "0x58C",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_36": {
              "offset": "0x590",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_37": {
              "offset": "0x594",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_38": {
              "offset": "0x598",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_39": {
              "offset": "0x59C",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_40": {
              "offset": "0x5A0",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_41": {
              "offset": "0x5A4",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_42": {
              "offset": "0x5A8",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_43": {
              "offset": "0x5AC",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_44": {
              "offset": "0x5B0",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_45": {
              "offset": "0x5B4",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_46": {
              "offset": "0x5B8",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_47": {
              "offset": "0x5BC",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_48": {
              "offset": "0x5C0",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_49": {
              "offset": "0x5C4",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_50": {
              "offset": "0x5C8",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_51": {
              "offset": "0x5CC",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_52": {
              "offset": "0x5D0",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_53": {
              "offset": "0x5D4",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_54": {
              "offset": "0x5D8",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC0_55": {
              "offset": "0x5DC",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_0": {
              "offset": "0x5DC",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_56": {
              "offset": "0x5E0",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_1": {
              "offset": "0x5E0",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_57": {
              "offset": "0x5E4",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_2": {
              "offset": "0x5E4",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_58": {
              "offset": "0x5E8",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_3": {
              "offset": "0x5E8",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_59": {
              "offset": "0x5EC",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_4": {
              "offset": "0x5EC",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_60": {
              "offset": "0x5F0",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_5": {
              "offset": "0x5F0",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_61": {
              "offset": "0x5F4",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_6": {
              "offset": "0x5F4",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_62": {
              "offset": "0x5F8",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_7": {
              "offset": "0x5F8",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_63": {
              "offset": "0x5FC",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_8": {
              "offset": "0x5FC",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_64": {
              "offset": "0x600",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_9": {
              "offset": "0x600",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_65": {
              "offset": "0x604",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_10": {
              "offset": "0x604",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_66": {
              "offset": "0x608",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_11": {
              "offset": "0x608",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_67": {
              "offset": "0x60C",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_12": {
              "offset": "0x60C",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_68": {
              "offset": "0x610",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_13": {
              "offset": "0x610",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_69": {
              "offset": "0x614",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_14": {
              "offset": "0x614",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_70": {
              "offset": "0x618",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_15": {
              "offset": "0x618",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_71": {
              "offset": "0x61C",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_16": {
              "offset": "0x61C",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_72": {
              "offset": "0x620",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_17": {
              "offset": "0x620",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_73": {
              "offset": "0x624",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_18": {
              "offset": "0x624",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_74": {
              "offset": "0x628",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_19": {
              "offset": "0x628",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_75": {
              "offset": "0x62C",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_20": {
              "offset": "0x62C",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_76": {
              "offset": "0x630",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_21": {
              "offset": "0x630",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_77": {
              "offset": "0x634",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_22": {
              "offset": "0x634",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_78": {
              "offset": "0x638",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_23": {
              "offset": "0x638",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_79": {
              "offset": "0x63C",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_24": {
              "offset": "0x63C",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_80": {
              "offset": "0x640",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_25": {
              "offset": "0x640",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_81": {
              "offset": "0x644",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_26": {
              "offset": "0x644",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_82": {
              "offset": "0x648",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_27": {
              "offset": "0x648",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_83": {
              "offset": "0x64C",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_28": {
              "offset": "0x64C",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_84": {
              "offset": "0x650",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_29": {
              "offset": "0x650",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_85": {
              "offset": "0x654",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_30": {
              "offset": "0x654",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_86": {
              "offset": "0x658",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_31": {
              "offset": "0x658",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC0_87": {
              "offset": "0x65C",
              "size": 32,
              "description": "JPEG Huffman encoder AC0"
            },
            "JPEG_HUFFENC_AC1_32": {
              "offset": "0x65C",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_33": {
              "offset": "0x660",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_34": {
              "offset": "0x664",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_35": {
              "offset": "0x668",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_36": {
              "offset": "0x66C",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_37": {
              "offset": "0x670",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_38": {
              "offset": "0x674",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_39": {
              "offset": "0x678",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_40": {
              "offset": "0x67C",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_41": {
              "offset": "0x680",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_42": {
              "offset": "0x684",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_43": {
              "offset": "0x688",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_44": {
              "offset": "0x68C",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_45": {
              "offset": "0x690",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_46": {
              "offset": "0x694",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_47": {
              "offset": "0x698",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_48": {
              "offset": "0x69C",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_49": {
              "offset": "0x6A0",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_50": {
              "offset": "0x6A4",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_51": {
              "offset": "0x6A8",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_52": {
              "offset": "0x6AC",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_53": {
              "offset": "0x6B0",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_54": {
              "offset": "0x6B4",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_55": {
              "offset": "0x6B8",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_56": {
              "offset": "0x6BC",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_57": {
              "offset": "0x6C0",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_58": {
              "offset": "0x6C4",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_59": {
              "offset": "0x6C8",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_60": {
              "offset": "0x6CC",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_61": {
              "offset": "0x6D0",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_62": {
              "offset": "0x6D4",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_63": {
              "offset": "0x6D8",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_64": {
              "offset": "0x6DC",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_65": {
              "offset": "0x6E0",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_66": {
              "offset": "0x6E4",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_67": {
              "offset": "0x6E8",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_68": {
              "offset": "0x6EC",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_69": {
              "offset": "0x6F0",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_70": {
              "offset": "0x6F4",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_71": {
              "offset": "0x6F8",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_72": {
              "offset": "0x6FC",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_73": {
              "offset": "0x700",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_74": {
              "offset": "0x704",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_75": {
              "offset": "0x708",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_76": {
              "offset": "0x70C",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_77": {
              "offset": "0x710",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_78": {
              "offset": "0x714",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_79": {
              "offset": "0x718",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_80": {
              "offset": "0x71C",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_81": {
              "offset": "0x720",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_82": {
              "offset": "0x724",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_83": {
              "offset": "0x728",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_84": {
              "offset": "0x72C",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_85": {
              "offset": "0x730",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_86": {
              "offset": "0x734",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_AC1_87": {
              "offset": "0x738",
              "size": 32,
              "description": "JPEG Huffman encoder AC1"
            },
            "JPEG_HUFFENC_DC0_0": {
              "offset": "0x7C0",
              "size": 32,
              "description": "JPEG Huffman encoder DC0"
            },
            "JPEG_HUFFENC_DC0_1": {
              "offset": "0x7C4",
              "size": 32,
              "description": "JPEG Huffman encoder DC0"
            },
            "JPEG_HUFFENC_DC0_2": {
              "offset": "0x7C8",
              "size": 32,
              "description": "JPEG Huffman encoder DC0"
            },
            "JPEG_HUFFENC_DC0_3": {
              "offset": "0x7CC",
              "size": 32,
              "description": "JPEG Huffman encoder DC0"
            },
            "JPEG_HUFFENC_DC0_4": {
              "offset": "0x7D0",
              "size": 32,
              "description": "JPEG Huffman encoder DC0"
            },
            "JPEG_HUFFENC_DC0_5": {
              "offset": "0x7D4",
              "size": 32,
              "description": "JPEG Huffman encoder DC0"
            },
            "JPEG_HUFFENC_DC0_6": {
              "offset": "0x7D8",
              "size": 32,
              "description": "JPEG Huffman encoder DC0"
            },
            "JPEG_HUFFENC_DC0_7": {
              "offset": "0x7DC",
              "size": 32,
              "description": "JPEG Huffman encoder DC0"
            },
            "JPEG_HUFFENC_DC1_0": {
              "offset": "0x89C",
              "size": 32,
              "description": "JPEG Huffman encoder DC1"
            },
            "JPEG_HUFFENC_DC1_1": {
              "offset": "0x8A0",
              "size": 32,
              "description": "JPEG Huffman encoder DC1"
            },
            "JPEG_HUFFENC_DC1_2": {
              "offset": "0x8A4",
              "size": 32,
              "description": "JPEG Huffman encoder DC1"
            },
            "JPEG_HUFFENC_DC1_3": {
              "offset": "0x8A8",
              "size": 32,
              "description": "JPEG Huffman encoder DC1"
            },
            "JPEG_HUFFENC_DC1_4": {
              "offset": "0x8AC",
              "size": 32,
              "description": "JPEG Huffman encoder DC1"
            },
            "JPEG_HUFFENC_DC1_5": {
              "offset": "0x8B0",
              "size": 32,
              "description": "JPEG Huffman encoder DC1"
            },
            "JPEG_HUFFENC_DC1_6": {
              "offset": "0x8B4",
              "size": 32,
              "description": "JPEG Huffman encoder DC1"
            },
            "JPEG_HUFFENC_DC1_7": {
              "offset": "0x8B8",
              "size": 32,
              "description": "JPEG Huffman encoder DC1"
            }
          },
          "bits": {
            "JPEG_CONFR0": {
              "START": {
                "bit": 0,
                "description": "Start\nThis bit start or stop the encoding or decoding process.\nNote: Reads always return 0."
              }
            },
            "JPEG_CONFR1": {
              "NF": {
                "bit": 0,
                "description": "Number of color components\nThis field defines the number of color components minus 1.",
                "width": 2
              },
              "DE": {
                "bit": 3,
                "description": "Codec operation as coder or decoder\nThis bit selects the code or decode process"
              },
              "COLSPACE": {
                "bit": 4,
                "description": "Color space\nThis filed defines the number of quantization tables minus 1 to insert in the output stream.",
                "width": 2
              },
              "NS": {
                "bit": 6,
                "description": "Number of components for scan\nThis field defines the number of components minus 1 for scan header marker segment.",
                "width": 2
              },
              "HDR": {
                "bit": 8,
                "description": "Header processing\nThis bit enables the header processing (generation/parsing)."
              },
              "YSIZE": {
                "bit": 16,
                "description": "Y Size\nThis field defines the number of lines in source image.",
                "width": 16
              }
            },
            "JPEG_CONFR2": {
              "NMCU": {
                "bit": 0,
                "description": "Number of MCUs\nFor encoding: this field defines the number of MCU units minus 1 to encode.\nFor decoding: this field indicates the number of complete MCU units minus 1 to be decoded (this field is updated after the JPEG header parsing). If the decoded image size has not a X or Y size multiple of 8 or 16 (depending on the sub-sampling process), the resulting incomplete or empty MCU must be added to this value to get the total number of MCUs generated.",
                "width": 26
              }
            },
            "JPEG_CONFR3": {
              "XSIZE": {
                "bit": 16,
                "description": "X size\nThis field defines the number of pixels per line.",
                "width": 16
              }
            },
            "JPEG_CONFR4": {
              "HD": {
                "bit": 0,
                "description": "Huffman DC\nSelects the Huffman table for encoding DC coefficients."
              },
              "HA": {
                "bit": 1,
                "description": "Huffman AC\nSelects the Huffman table for encoding AC coefficients."
              },
              "QT": {
                "bit": 2,
                "description": "Quantization table\nSelects quantization table used for component 0.",
                "width": 2
              },
              "NB": {
                "bit": 4,
                "description": "Number of blocks\nNumber of data units minus 1 that belong to a particular color in the MCU.",
                "width": 4
              },
              "VSF": {
                "bit": 8,
                "description": "Vertical sampling factor\nVertical sampling factor for component 0.",
                "width": 4
              },
              "HSF": {
                "bit": 12,
                "description": "Horizontal sampling factor\nHorizontal sampling factor for component 0.",
                "width": 4
              }
            },
            "JPEG_CONFR5": {
              "HD": {
                "bit": 0,
                "description": "Huffman DC\nSelects the Huffman table for encoding DC coefficients."
              },
              "HA": {
                "bit": 1,
                "description": "Huffman AC\nSelects the Huffman table for encoding AC coefficients."
              },
              "QT": {
                "bit": 2,
                "description": "Quantization table\nSelects quantization table used for component 1.",
                "width": 2
              },
              "NB": {
                "bit": 4,
                "description": "Number of blocks\nNumber of data units minus 1 that belong to a particular color in the MCU.",
                "width": 4
              },
              "VSF": {
                "bit": 8,
                "description": "Vertical sampling factor\nVertical sampling factor for component 1.",
                "width": 4
              },
              "HSF": {
                "bit": 12,
                "description": "Horizontal sampling factor\nHorizontal sampling factor for component 1.",
                "width": 4
              }
            },
            "JPEG_CONFR6": {
              "HD": {
                "bit": 0,
                "description": "Huffman DC\nSelects the Huffman table for encoding DC coefficients."
              },
              "HA": {
                "bit": 1,
                "description": "Huffman AC\nSelects the Huffman table for encoding AC coefficients."
              },
              "QT": {
                "bit": 2,
                "description": "Quantization table\nSelects quantization table used for component 2.",
                "width": 2
              },
              "NB": {
                "bit": 4,
                "description": "Number of blocks\nNumber of data units minus 1 that belong to a particular color in the MCU.",
                "width": 4
              },
              "VSF": {
                "bit": 8,
                "description": "Vertical sampling factor\nVertical sampling factor for component 2.",
                "width": 4
              },
              "HSF": {
                "bit": 12,
                "description": "Horizontal sampling factor\nHorizontal sampling factor for component 2.",
                "width": 4
              }
            },
            "JPEG_CONFR7": {
              "HD": {
                "bit": 0,
                "description": "Huffman DC\nSelects the Huffman table for encoding DC coefficients."
              },
              "HA": {
                "bit": 1,
                "description": "Huffman AC\nSelects the Huffman table for encoding AC coefficients."
              },
              "QT": {
                "bit": 2,
                "description": "Quantization table\nSelects quantization table used for component 3.",
                "width": 2
              },
              "NB": {
                "bit": 4,
                "description": "Number of blocks\nNumber of data units minus 1 that belong to a particular color in the MCU.",
                "width": 4
              },
              "VSF": {
                "bit": 8,
                "description": "Vertical sampling factor\nVertical sampling factor for component 3.",
                "width": 4
              },
              "HSF": {
                "bit": 12,
                "description": "Horizontal sampling factor\nHorizontal sampling factor for component 3.",
                "width": 4
              }
            },
            "JPEG_CR": {
              "JCEN": {
                "bit": 0,
                "description": "JPEG core enable\nThis bit enables the JPEG codec core."
              },
              "IFTIE": {
                "bit": 1,
                "description": "Input FIFO threshold interrupt enable\nThis bit enables interrupt generation when the input FIFO reaches a threshold."
              },
              "IFNFIE": {
                "bit": 2,
                "description": "Input FIFO not full interrupt enable\nThis bit enables interrupt generation when the input FIFO is not empty."
              },
              "OFTIE": {
                "bit": 3,
                "description": "Output FIFO threshold interrupt enable\nThis bit enables interrupt generation when the output FIFO reaches a threshold."
              },
              "OFNEIE": {
                "bit": 4,
                "description": "Output FIFO not empty interrupt enable\nThis bit enables interrupt generation when the output FIFO is not empty."
              },
              "EOCIE": {
                "bit": 5,
                "description": "End of conversion interrupt enable\nThis bit enables interrupt generation at the end of conversion."
              },
              "HPDIE": {
                "bit": 6,
                "description": "Header parsing done interrupt enable\nThis bit enables interrupt generation upon the completion of the header parsing operation."
              },
              "IDMAEN": {
                "bit": 11,
                "description": "Input DMA enable\nEnables DMA request generation for the input FIFO."
              },
              "ODMAEN": {
                "bit": 12,
                "description": "Output DMA enable\nEnables DMA request generation for the output FIFO."
              },
              "IFF": {
                "bit": 13,
                "description": "Input FIFO flush\nThis bit flushes the input FIFO. \nNote: Reads always return 0."
              },
              "OFF": {
                "bit": 14,
                "description": "Output FIFO flush\nThis bit flushes the output FIFO.\nNote: Reads always return 0."
              }
            },
            "JPEG_SR": {
              "IFTF": {
                "bit": 1,
                "description": "Input FIFO threshold flag\nThis bit flags that the amount of data in the input FIFO is below a threshold. This flag must not be considered when using DMA."
              },
              "IFNFF": {
                "bit": 2,
                "description": "Input FIFO not full flag\nThis bit flags that the input FIFO is not full (data can be written). This flag must not be considered when using DMA."
              },
              "OFTF": {
                "bit": 3,
                "description": "Output FIFO threshold flag\nThis bit flags that the amount of data in the output FIFO reaches or exceeds a threshold. This flag must not be considered when using DMA."
              },
              "OFNEF": {
                "bit": 4,
                "description": "Output FIFO not empty flag\nThis bit flags that data is available in the output FIFO. This flag must not be considered when using DMA."
              },
              "EOCF": {
                "bit": 5,
                "description": "End of conversion flag\nThis bit flags the completion of encode/decode process and data transfer to the output FIFO."
              },
              "HPDF": {
                "bit": 6,
                "description": "Header parsing done flag\nIn decode mode, this bit flags the completion of header parsing and updating internal registers."
              },
              "COF": {
                "bit": 7,
                "description": "Codec operation flag\nThis bit flags code/decode operation in progress."
              }
            },
            "JPEG_CFR": {
              "CEOCF": {
                "bit": 5,
                "description": "Clear end of conversion flag\nWriting 1 clears the ECF bit of the JPEG_SR register."
              },
              "CHPDF": {
                "bit": 6,
                "description": "Clear header parsing done flag\nWriting 1 clears the HPDF bit of the JPEG_SR register."
              }
            },
            "JPEG_DIR": {
              "DATAIN": {
                "bit": 0,
                "description": "Data input FIFO\nInput FIFO data register",
                "width": 32
              }
            },
            "JPEG_DOR": {
              "DATAOUT": {
                "bit": 0,
                "description": "Data output FIFO\nOutput FIFO data register.",
                "width": 32
              }
            },
            "JPEG_QMEM0_0": {
              "QCOEF0": {
                "bit": 0,
                "description": "Quantization coefficient 0\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF1": {
                "bit": 8,
                "description": "Quantization coefficient 1\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF2": {
                "bit": 16,
                "description": "Quantization coefficient 2\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF3": {
                "bit": 24,
                "description": "Quantization coefficient 3\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM0_1": {
              "QCOEF4": {
                "bit": 0,
                "description": "Quantization coefficient 4\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF5": {
                "bit": 8,
                "description": "Quantization coefficient 5\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF6": {
                "bit": 16,
                "description": "Quantization coefficient 6\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF7": {
                "bit": 24,
                "description": "Quantization coefficient 7\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM0_2": {
              "QCOEF8": {
                "bit": 0,
                "description": "Quantization coefficient 8\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF9": {
                "bit": 8,
                "description": "Quantization coefficient 9\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF10": {
                "bit": 16,
                "description": "Quantization coefficient 10\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF11": {
                "bit": 24,
                "description": "Quantization coefficient 11\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM0_3": {
              "QCOEF12": {
                "bit": 0,
                "description": "Quantization coefficient 12\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF13": {
                "bit": 8,
                "description": "Quantization coefficient 13\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF14": {
                "bit": 16,
                "description": "Quantization coefficient 14\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF15": {
                "bit": 24,
                "description": "Quantization coefficient 15\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM0_4": {
              "QCOEF16": {
                "bit": 0,
                "description": "Quantization coefficient 16\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF17": {
                "bit": 8,
                "description": "Quantization coefficient 17\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF18": {
                "bit": 16,
                "description": "Quantization coefficient 18\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF19": {
                "bit": 24,
                "description": "Quantization coefficient 19\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM0_5": {
              "QCOEF20": {
                "bit": 0,
                "description": "Quantization coefficient 20\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF21": {
                "bit": 8,
                "description": "Quantization coefficient 21\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF22": {
                "bit": 16,
                "description": "Quantization coefficient 22\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF23": {
                "bit": 24,
                "description": "Quantization coefficient 23\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM0_6": {
              "QCOEF24": {
                "bit": 0,
                "description": "Quantization coefficient 24\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF25": {
                "bit": 8,
                "description": "Quantization coefficient 25\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF26": {
                "bit": 16,
                "description": "Quantization coefficient 26\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF27": {
                "bit": 24,
                "description": "Quantization coefficient 27\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM0_7": {
              "QCOEF28": {
                "bit": 0,
                "description": "Quantization coefficient 28\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF29": {
                "bit": 8,
                "description": "Quantization coefficient 29\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF30": {
                "bit": 16,
                "description": "Quantization coefficient 30\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF31": {
                "bit": 24,
                "description": "Quantization coefficient 31\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM0_8": {
              "QCOEF32": {
                "bit": 0,
                "description": "Quantization coefficient 32\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF33": {
                "bit": 8,
                "description": "Quantization coefficient 33\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF34": {
                "bit": 16,
                "description": "Quantization coefficient 34\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF35": {
                "bit": 24,
                "description": "Quantization coefficient 35\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM0_9": {
              "QCOEF36": {
                "bit": 0,
                "description": "Quantization coefficient 36\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF37": {
                "bit": 8,
                "description": "Quantization coefficient 37\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF38": {
                "bit": 16,
                "description": "Quantization coefficient 38\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF39": {
                "bit": 24,
                "description": "Quantization coefficient 39\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM0_10": {
              "QCOEF40": {
                "bit": 0,
                "description": "Quantization coefficient 40\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF41": {
                "bit": 8,
                "description": "Quantization coefficient 41\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF42": {
                "bit": 16,
                "description": "Quantization coefficient 42\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF43": {
                "bit": 24,
                "description": "Quantization coefficient 43\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM0_11": {
              "QCOEF44": {
                "bit": 0,
                "description": "Quantization coefficient 44\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF45": {
                "bit": 8,
                "description": "Quantization coefficient 45\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF46": {
                "bit": 16,
                "description": "Quantization coefficient 46\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF47": {
                "bit": 24,
                "description": "Quantization coefficient 47\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM0_12": {
              "QCOEF48": {
                "bit": 0,
                "description": "Quantization coefficient 48\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF49": {
                "bit": 8,
                "description": "Quantization coefficient 49\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF50": {
                "bit": 16,
                "description": "Quantization coefficient 50\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF51": {
                "bit": 24,
                "description": "Quantization coefficient 51\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM0_13": {
              "QCOEF52": {
                "bit": 0,
                "description": "Quantization coefficient 52\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF53": {
                "bit": 8,
                "description": "Quantization coefficient 53\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF54": {
                "bit": 16,
                "description": "Quantization coefficient 54\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF55": {
                "bit": 24,
                "description": "Quantization coefficient 55\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM0_14": {
              "QCOEF56": {
                "bit": 0,
                "description": "Quantization coefficient 56\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF57": {
                "bit": 8,
                "description": "Quantization coefficient 57\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF58": {
                "bit": 16,
                "description": "Quantization coefficient 58\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF59": {
                "bit": 24,
                "description": "Quantization coefficient 59\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM0_15": {
              "QCOEF60": {
                "bit": 0,
                "description": "Quantization coefficient 60\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF61": {
                "bit": 8,
                "description": "Quantization coefficient 61\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF62": {
                "bit": 16,
                "description": "Quantization coefficient 62\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF63": {
                "bit": 24,
                "description": "Quantization coefficient 63\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM1_0": {
              "QCOEF0": {
                "bit": 0,
                "description": "Quantization coefficient 0\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF1": {
                "bit": 8,
                "description": "Quantization coefficient 1\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF2": {
                "bit": 16,
                "description": "Quantization coefficient 2\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF3": {
                "bit": 24,
                "description": "Quantization coefficient 3\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM1_1": {
              "QCOEF4": {
                "bit": 0,
                "description": "Quantization coefficient 4\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF5": {
                "bit": 8,
                "description": "Quantization coefficient 5\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF6": {
                "bit": 16,
                "description": "Quantization coefficient 6\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF7": {
                "bit": 24,
                "description": "Quantization coefficient 7\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM1_2": {
              "QCOEF8": {
                "bit": 0,
                "description": "Quantization coefficient 8\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF9": {
                "bit": 8,
                "description": "Quantization coefficient 9\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF10": {
                "bit": 16,
                "description": "Quantization coefficient 10\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF11": {
                "bit": 24,
                "description": "Quantization coefficient 11\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM1_3": {
              "QCOEF12": {
                "bit": 0,
                "description": "Quantization coefficient 12\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF13": {
                "bit": 8,
                "description": "Quantization coefficient 13\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF14": {
                "bit": 16,
                "description": "Quantization coefficient 14\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF15": {
                "bit": 24,
                "description": "Quantization coefficient 15\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM1_4": {
              "QCOEF16": {
                "bit": 0,
                "description": "Quantization coefficient 16\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF17": {
                "bit": 8,
                "description": "Quantization coefficient 17\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF18": {
                "bit": 16,
                "description": "Quantization coefficient 18\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF19": {
                "bit": 24,
                "description": "Quantization coefficient 19\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM1_5": {
              "QCOEF20": {
                "bit": 0,
                "description": "Quantization coefficient 20\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF21": {
                "bit": 8,
                "description": "Quantization coefficient 21\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF22": {
                "bit": 16,
                "description": "Quantization coefficient 22\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF23": {
                "bit": 24,
                "description": "Quantization coefficient 23\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM1_6": {
              "QCOEF24": {
                "bit": 0,
                "description": "Quantization coefficient 24\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF25": {
                "bit": 8,
                "description": "Quantization coefficient 25\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF26": {
                "bit": 16,
                "description": "Quantization coefficient 26\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF27": {
                "bit": 24,
                "description": "Quantization coefficient 27\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM1_7": {
              "QCOEF28": {
                "bit": 0,
                "description": "Quantization coefficient 28\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF29": {
                "bit": 8,
                "description": "Quantization coefficient 29\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF30": {
                "bit": 16,
                "description": "Quantization coefficient 30\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF31": {
                "bit": 24,
                "description": "Quantization coefficient 31\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM1_8": {
              "QCOEF32": {
                "bit": 0,
                "description": "Quantization coefficient 32\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF33": {
                "bit": 8,
                "description": "Quantization coefficient 33\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF34": {
                "bit": 16,
                "description": "Quantization coefficient 34\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF35": {
                "bit": 24,
                "description": "Quantization coefficient 35\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM1_9": {
              "QCOEF36": {
                "bit": 0,
                "description": "Quantization coefficient 36\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF37": {
                "bit": 8,
                "description": "Quantization coefficient 37\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF38": {
                "bit": 16,
                "description": "Quantization coefficient 38\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF39": {
                "bit": 24,
                "description": "Quantization coefficient 39\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM1_10": {
              "QCOEF40": {
                "bit": 0,
                "description": "Quantization coefficient 40\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF41": {
                "bit": 8,
                "description": "Quantization coefficient 41\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF42": {
                "bit": 16,
                "description": "Quantization coefficient 42\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF43": {
                "bit": 24,
                "description": "Quantization coefficient 43\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM1_11": {
              "QCOEF44": {
                "bit": 0,
                "description": "Quantization coefficient 44\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF45": {
                "bit": 8,
                "description": "Quantization coefficient 45\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF46": {
                "bit": 16,
                "description": "Quantization coefficient 46\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF47": {
                "bit": 24,
                "description": "Quantization coefficient 47\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM1_12": {
              "QCOEF48": {
                "bit": 0,
                "description": "Quantization coefficient 48\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF49": {
                "bit": 8,
                "description": "Quantization coefficient 49\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF50": {
                "bit": 16,
                "description": "Quantization coefficient 50\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF51": {
                "bit": 24,
                "description": "Quantization coefficient 51\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM1_13": {
              "QCOEF52": {
                "bit": 0,
                "description": "Quantization coefficient 52\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF53": {
                "bit": 8,
                "description": "Quantization coefficient 53\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF54": {
                "bit": 16,
                "description": "Quantization coefficient 54\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF55": {
                "bit": 24,
                "description": "Quantization coefficient 55\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM1_14": {
              "QCOEF56": {
                "bit": 0,
                "description": "Quantization coefficient 56\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF57": {
                "bit": 8,
                "description": "Quantization coefficient 57\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF58": {
                "bit": 16,
                "description": "Quantization coefficient 58\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF59": {
                "bit": 24,
                "description": "Quantization coefficient 59\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM1_15": {
              "QCOEF60": {
                "bit": 0,
                "description": "Quantization coefficient 60\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF61": {
                "bit": 8,
                "description": "Quantization coefficient 61\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF62": {
                "bit": 16,
                "description": "Quantization coefficient 62\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF63": {
                "bit": 24,
                "description": "Quantization coefficient 63\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM2_0": {
              "QCOEF0": {
                "bit": 0,
                "description": "Quantization coefficient 0\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF1": {
                "bit": 8,
                "description": "Quantization coefficient 1\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF2": {
                "bit": 16,
                "description": "Quantization coefficient 2\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF3": {
                "bit": 24,
                "description": "Quantization coefficient 3\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM2_1": {
              "QCOEF4": {
                "bit": 0,
                "description": "Quantization coefficient 4\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF5": {
                "bit": 8,
                "description": "Quantization coefficient 5\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF6": {
                "bit": 16,
                "description": "Quantization coefficient 6\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF7": {
                "bit": 24,
                "description": "Quantization coefficient 7\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM2_2": {
              "QCOEF8": {
                "bit": 0,
                "description": "Quantization coefficient 8\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF9": {
                "bit": 8,
                "description": "Quantization coefficient 9\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF10": {
                "bit": 16,
                "description": "Quantization coefficient 10\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF11": {
                "bit": 24,
                "description": "Quantization coefficient 11\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM2_3": {
              "QCOEF12": {
                "bit": 0,
                "description": "Quantization coefficient 12\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF13": {
                "bit": 8,
                "description": "Quantization coefficient 13\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF14": {
                "bit": 16,
                "description": "Quantization coefficient 14\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF15": {
                "bit": 24,
                "description": "Quantization coefficient 15\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM2_4": {
              "QCOEF16": {
                "bit": 0,
                "description": "Quantization coefficient 16\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF17": {
                "bit": 8,
                "description": "Quantization coefficient 17\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF18": {
                "bit": 16,
                "description": "Quantization coefficient 18\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF19": {
                "bit": 24,
                "description": "Quantization coefficient 19\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM2_5": {
              "QCOEF20": {
                "bit": 0,
                "description": "Quantization coefficient 20\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF21": {
                "bit": 8,
                "description": "Quantization coefficient 21\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF22": {
                "bit": 16,
                "description": "Quantization coefficient 22\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF23": {
                "bit": 24,
                "description": "Quantization coefficient 23\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM2_6": {
              "QCOEF24": {
                "bit": 0,
                "description": "Quantization coefficient 24\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF25": {
                "bit": 8,
                "description": "Quantization coefficient 25\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF26": {
                "bit": 16,
                "description": "Quantization coefficient 26\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF27": {
                "bit": 24,
                "description": "Quantization coefficient 27\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM2_7": {
              "QCOEF28": {
                "bit": 0,
                "description": "Quantization coefficient 28\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF29": {
                "bit": 8,
                "description": "Quantization coefficient 29\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF30": {
                "bit": 16,
                "description": "Quantization coefficient 30\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF31": {
                "bit": 24,
                "description": "Quantization coefficient 31\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM2_8": {
              "QCOEF32": {
                "bit": 0,
                "description": "Quantization coefficient 32\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF33": {
                "bit": 8,
                "description": "Quantization coefficient 33\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF34": {
                "bit": 16,
                "description": "Quantization coefficient 34\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF35": {
                "bit": 24,
                "description": "Quantization coefficient 35\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM2_9": {
              "QCOEF36": {
                "bit": 0,
                "description": "Quantization coefficient 36\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF37": {
                "bit": 8,
                "description": "Quantization coefficient 37\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF38": {
                "bit": 16,
                "description": "Quantization coefficient 38\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF39": {
                "bit": 24,
                "description": "Quantization coefficient 39\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM2_10": {
              "QCOEF40": {
                "bit": 0,
                "description": "Quantization coefficient 40\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF41": {
                "bit": 8,
                "description": "Quantization coefficient 41\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF42": {
                "bit": 16,
                "description": "Quantization coefficient 42\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF43": {
                "bit": 24,
                "description": "Quantization coefficient 43\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM2_11": {
              "QCOEF44": {
                "bit": 0,
                "description": "Quantization coefficient 44\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF45": {
                "bit": 8,
                "description": "Quantization coefficient 45\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF46": {
                "bit": 16,
                "description": "Quantization coefficient 46\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF47": {
                "bit": 24,
                "description": "Quantization coefficient 47\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM2_12": {
              "QCOEF48": {
                "bit": 0,
                "description": "Quantization coefficient 48\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF49": {
                "bit": 8,
                "description": "Quantization coefficient 49\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF50": {
                "bit": 16,
                "description": "Quantization coefficient 50\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF51": {
                "bit": 24,
                "description": "Quantization coefficient 51\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM2_13": {
              "QCOEF52": {
                "bit": 0,
                "description": "Quantization coefficient 52\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF53": {
                "bit": 8,
                "description": "Quantization coefficient 53\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF54": {
                "bit": 16,
                "description": "Quantization coefficient 54\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF55": {
                "bit": 24,
                "description": "Quantization coefficient 55\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM2_14": {
              "QCOEF56": {
                "bit": 0,
                "description": "Quantization coefficient 56\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF57": {
                "bit": 8,
                "description": "Quantization coefficient 57\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF58": {
                "bit": 16,
                "description": "Quantization coefficient 58\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF59": {
                "bit": 24,
                "description": "Quantization coefficient 59\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM2_15": {
              "QCOEF60": {
                "bit": 0,
                "description": "Quantization coefficient 60\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF61": {
                "bit": 8,
                "description": "Quantization coefficient 61\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF62": {
                "bit": 16,
                "description": "Quantization coefficient 62\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF63": {
                "bit": 24,
                "description": "Quantization coefficient 63\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM3_0": {
              "QCOEF0": {
                "bit": 0,
                "description": "Quantization coefficient 0\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF1": {
                "bit": 8,
                "description": "Quantization coefficient 1\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF2": {
                "bit": 16,
                "description": "Quantization coefficient 2\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF3": {
                "bit": 24,
                "description": "Quantization coefficient 3\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM3_1": {
              "QCOEF4": {
                "bit": 0,
                "description": "Quantization coefficient 4\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF5": {
                "bit": 8,
                "description": "Quantization coefficient 5\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF6": {
                "bit": 16,
                "description": "Quantization coefficient 6\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF7": {
                "bit": 24,
                "description": "Quantization coefficient 7\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM3_2": {
              "QCOEF8": {
                "bit": 0,
                "description": "Quantization coefficient 8\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF9": {
                "bit": 8,
                "description": "Quantization coefficient 9\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF10": {
                "bit": 16,
                "description": "Quantization coefficient 10\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF11": {
                "bit": 24,
                "description": "Quantization coefficient 11\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM3_3": {
              "QCOEF12": {
                "bit": 0,
                "description": "Quantization coefficient 12\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF13": {
                "bit": 8,
                "description": "Quantization coefficient 13\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF14": {
                "bit": 16,
                "description": "Quantization coefficient 14\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF15": {
                "bit": 24,
                "description": "Quantization coefficient 15\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM3_4": {
              "QCOEF16": {
                "bit": 0,
                "description": "Quantization coefficient 16\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF17": {
                "bit": 8,
                "description": "Quantization coefficient 17\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF18": {
                "bit": 16,
                "description": "Quantization coefficient 18\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF19": {
                "bit": 24,
                "description": "Quantization coefficient 19\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM3_5": {
              "QCOEF20": {
                "bit": 0,
                "description": "Quantization coefficient 20\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF21": {
                "bit": 8,
                "description": "Quantization coefficient 21\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF22": {
                "bit": 16,
                "description": "Quantization coefficient 22\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF23": {
                "bit": 24,
                "description": "Quantization coefficient 23\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM3_6": {
              "QCOEF24": {
                "bit": 0,
                "description": "Quantization coefficient 24\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF25": {
                "bit": 8,
                "description": "Quantization coefficient 25\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF26": {
                "bit": 16,
                "description": "Quantization coefficient 26\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF27": {
                "bit": 24,
                "description": "Quantization coefficient 27\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM3_7": {
              "QCOEF28": {
                "bit": 0,
                "description": "Quantization coefficient 28\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF29": {
                "bit": 8,
                "description": "Quantization coefficient 29\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF30": {
                "bit": 16,
                "description": "Quantization coefficient 30\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF31": {
                "bit": 24,
                "description": "Quantization coefficient 31\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM3_8": {
              "QCOEF32": {
                "bit": 0,
                "description": "Quantization coefficient 32\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF33": {
                "bit": 8,
                "description": "Quantization coefficient 33\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF34": {
                "bit": 16,
                "description": "Quantization coefficient 34\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF35": {
                "bit": 24,
                "description": "Quantization coefficient 35\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM3_9": {
              "QCOEF36": {
                "bit": 0,
                "description": "Quantization coefficient 36\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF37": {
                "bit": 8,
                "description": "Quantization coefficient 37\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF38": {
                "bit": 16,
                "description": "Quantization coefficient 38\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF39": {
                "bit": 24,
                "description": "Quantization coefficient 39\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM3_10": {
              "QCOEF40": {
                "bit": 0,
                "description": "Quantization coefficient 40\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF41": {
                "bit": 8,
                "description": "Quantization coefficient 41\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF42": {
                "bit": 16,
                "description": "Quantization coefficient 42\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF43": {
                "bit": 24,
                "description": "Quantization coefficient 43\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM3_11": {
              "QCOEF44": {
                "bit": 0,
                "description": "Quantization coefficient 44\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF45": {
                "bit": 8,
                "description": "Quantization coefficient 45\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF46": {
                "bit": 16,
                "description": "Quantization coefficient 46\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF47": {
                "bit": 24,
                "description": "Quantization coefficient 47\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM3_12": {
              "QCOEF48": {
                "bit": 0,
                "description": "Quantization coefficient 48\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF49": {
                "bit": 8,
                "description": "Quantization coefficient 49\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF50": {
                "bit": 16,
                "description": "Quantization coefficient 50\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF51": {
                "bit": 24,
                "description": "Quantization coefficient 51\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM3_13": {
              "QCOEF52": {
                "bit": 0,
                "description": "Quantization coefficient 52\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF53": {
                "bit": 8,
                "description": "Quantization coefficient 53\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF54": {
                "bit": 16,
                "description": "Quantization coefficient 54\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF55": {
                "bit": 24,
                "description": "Quantization coefficient 55\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM3_14": {
              "QCOEF56": {
                "bit": 0,
                "description": "Quantization coefficient 56\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF57": {
                "bit": 8,
                "description": "Quantization coefficient 57\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF58": {
                "bit": 16,
                "description": "Quantization coefficient 58\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF59": {
                "bit": 24,
                "description": "Quantization coefficient 59\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_QMEM3_15": {
              "QCOEF60": {
                "bit": 0,
                "description": "Quantization coefficient 60\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF61": {
                "bit": 8,
                "description": "Quantization coefficient 61\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF62": {
                "bit": 16,
                "description": "Quantization coefficient 62\n8-bit quantization coefficient.",
                "width": 8
              },
              "QCOEF63": {
                "bit": 24,
                "description": "Quantization coefficient 63\n8-bit quantization coefficient.",
                "width": 8
              }
            },
            "JPEG_HUFFMIN0_0": {
              "DATA0": {
                "bit": 0,
                "description": "Minimum Huffman value\n100-bit minimum Huffman value used internally by the JPEG decoder.",
                "width": 32
              }
            },
            "JPEG_HUFFMIN0_1": {
              "DATA0": {
                "bit": 0,
                "description": "Minimum Huffman value\n100-bit minimum Huffman value used internally by the JPEG decoder.",
                "width": 32
              }
            },
            "JPEG_HUFFMIN0_2": {
              "DATA0": {
                "bit": 0,
                "description": "Minimum Huffman value\n100-bit minimum Huffman value used internally by the JPEG decoder.",
                "width": 32
              }
            },
            "JPEG_HUFFMIN0_3": {
              "DATA0": {
                "bit": 0,
                "description": "Minimum Huffman value\n100-bit minimum Huffman value used internally by the JPEG decoder.",
                "width": 4
              }
            },
            "JPEG_HUFFMIN1_0": {
              "DATA1": {
                "bit": 0,
                "description": "Minimum Huffman value\n100-bit minimum Huffman value used internally by the JPEG decoder.",
                "width": 32
              }
            },
            "JPEG_HUFFMIN1_1": {
              "DATA1": {
                "bit": 0,
                "description": "Minimum Huffman value\n100-bit minimum Huffman value used internally by the JPEG decoder.",
                "width": 32
              }
            },
            "JPEG_HUFFMIN1_2": {
              "DATA1": {
                "bit": 0,
                "description": "Minimum Huffman value\n100-bit minimum Huffman value used internally by the JPEG decoder.",
                "width": 32
              }
            },
            "JPEG_HUFFMIN1_3": {
              "DATA1": {
                "bit": 0,
                "description": "Minimum Huffman value\n100-bit minimum Huffman value used internally by the JPEG decoder.",
                "width": 4
              }
            },
            "JPEG_HUFFMIN2_0": {
              "DATA2": {
                "bit": 0,
                "description": "Minimum Huffman value\n100-bit minimum Huffman value used internally by the JPEG decoder.",
                "width": 32
              }
            },
            "JPEG_HUFFMIN2_1": {
              "DATA2": {
                "bit": 0,
                "description": "Minimum Huffman value\n100-bit minimum Huffman value used internally by the JPEG decoder.",
                "width": 32
              }
            },
            "JPEG_HUFFMIN2_2": {
              "DATA2": {
                "bit": 0,
                "description": "Minimum Huffman value\n100-bit minimum Huffman value used internally by the JPEG decoder.",
                "width": 32
              }
            },
            "JPEG_HUFFMIN2_3": {
              "DATA2": {
                "bit": 0,
                "description": "Minimum Huffman value\n100-bit minimum Huffman value used internally by the JPEG decoder.",
                "width": 4
              }
            },
            "JPEG_HUFFMIN3_0": {
              "DATA3": {
                "bit": 0,
                "description": "Minimum Huffman value\n100-bit minimum Huffman value used internally by the JPEG decoder.",
                "width": 32
              }
            },
            "JPEG_HUFFMIN3_1": {
              "DATA3": {
                "bit": 0,
                "description": "Minimum Huffman value\n100-bit minimum Huffman value used internally by the JPEG decoder.",
                "width": 32
              }
            },
            "JPEG_HUFFMIN3_2": {
              "DATA3": {
                "bit": 0,
                "description": "Minimum Huffman value\n100-bit minimum Huffman value used internally by the JPEG decoder.",
                "width": 32
              }
            },
            "JPEG_HUFFMIN3_3": {
              "DATA3": {
                "bit": 0,
                "description": "Minimum Huffman value\n100-bit minimum Huffman value used internally by the JPEG decoder.",
                "width": 4
              }
            },
            "JPEG_HUFFBASE0": {
              "DATA0": {
                "bit": 0,
                "description": "Data 0\nBase Huffman value.",
                "width": 9
              },
              "DATA1": {
                "bit": 16,
                "description": "Data 1\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE1": {
              "DATA2": {
                "bit": 0,
                "description": "Data 2\nBase Huffman value.",
                "width": 9
              },
              "DATA3": {
                "bit": 16,
                "description": "Data 3\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE2": {
              "DATA4": {
                "bit": 0,
                "description": "Data 4\nBase Huffman value.",
                "width": 9
              },
              "DATA5": {
                "bit": 16,
                "description": "Data 5\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE3": {
              "DATA6": {
                "bit": 0,
                "description": "Data 6\nBase Huffman value.",
                "width": 9
              },
              "DATA7": {
                "bit": 16,
                "description": "Data 7\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE4": {
              "DATA8": {
                "bit": 0,
                "description": "Data 8\nBase Huffman value.",
                "width": 9
              },
              "DATA9": {
                "bit": 16,
                "description": "Data 9\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE5": {
              "DATA10": {
                "bit": 0,
                "description": "Data 10\nBase Huffman value.",
                "width": 9
              },
              "DATA11": {
                "bit": 16,
                "description": "Data 11\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE6": {
              "DATA12": {
                "bit": 0,
                "description": "Data 12\nBase Huffman value.",
                "width": 9
              },
              "DATA13": {
                "bit": 16,
                "description": "Data 13\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE7": {
              "DATA14": {
                "bit": 0,
                "description": "Data 14\nBase Huffman value.",
                "width": 9
              },
              "DATA15": {
                "bit": 16,
                "description": "Data 15\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE8": {
              "DATA16": {
                "bit": 0,
                "description": "Data 16\nBase Huffman value.",
                "width": 9
              },
              "DATA17": {
                "bit": 16,
                "description": "Data 17\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE9": {
              "DATA18": {
                "bit": 0,
                "description": "Data 18\nBase Huffman value.",
                "width": 9
              },
              "DATA19": {
                "bit": 16,
                "description": "Data 19\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE10": {
              "DATA20": {
                "bit": 0,
                "description": "Data 20\nBase Huffman value.",
                "width": 9
              },
              "DATA21": {
                "bit": 16,
                "description": "Data 21\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE11": {
              "DATA22": {
                "bit": 0,
                "description": "Data 22\nBase Huffman value.",
                "width": 9
              },
              "DATA23": {
                "bit": 16,
                "description": "Data 23\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE12": {
              "DATA24": {
                "bit": 0,
                "description": "Data 24\nBase Huffman value.",
                "width": 9
              },
              "DATA25": {
                "bit": 16,
                "description": "Data 25\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE13": {
              "DATA26": {
                "bit": 0,
                "description": "Data 26\nBase Huffman value.",
                "width": 9
              },
              "DATA27": {
                "bit": 16,
                "description": "Data 27\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE14": {
              "DATA28": {
                "bit": 0,
                "description": "Data 28\nBase Huffman value.",
                "width": 9
              },
              "DATA29": {
                "bit": 16,
                "description": "Data 29\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE15": {
              "DATA30": {
                "bit": 0,
                "description": "Data 30\nBase Huffman value.",
                "width": 9
              },
              "DATA31": {
                "bit": 16,
                "description": "Data 31\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE16": {
              "DATA32": {
                "bit": 0,
                "description": "Data 32\nBase Huffman value.",
                "width": 9
              },
              "DATA33": {
                "bit": 16,
                "description": "Data 33\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE17": {
              "DATA34": {
                "bit": 0,
                "description": "Data 34\nBase Huffman value.",
                "width": 9
              },
              "DATA35": {
                "bit": 16,
                "description": "Data 35\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE18": {
              "DATA36": {
                "bit": 0,
                "description": "Data 36\nBase Huffman value.",
                "width": 9
              },
              "DATA37": {
                "bit": 16,
                "description": "Data 37\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE19": {
              "DATA38": {
                "bit": 0,
                "description": "Data 38\nBase Huffman value.",
                "width": 9
              },
              "DATA39": {
                "bit": 16,
                "description": "Data 39\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE20": {
              "DATA40": {
                "bit": 0,
                "description": "Data 40\nBase Huffman value.",
                "width": 9
              },
              "DATA41": {
                "bit": 16,
                "description": "Data 41\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE21": {
              "DATA42": {
                "bit": 0,
                "description": "Data 42\nBase Huffman value.",
                "width": 9
              },
              "DATA43": {
                "bit": 16,
                "description": "Data 43\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE22": {
              "DATA44": {
                "bit": 0,
                "description": "Data 44\nBase Huffman value.",
                "width": 9
              },
              "DATA45": {
                "bit": 16,
                "description": "Data 45\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE23": {
              "DATA46": {
                "bit": 0,
                "description": "Data 46\nBase Huffman value.",
                "width": 9
              },
              "DATA47": {
                "bit": 16,
                "description": "Data 47\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE24": {
              "DATA48": {
                "bit": 0,
                "description": "Data 48\nBase Huffman value.",
                "width": 9
              },
              "DATA49": {
                "bit": 16,
                "description": "Data 49\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE25": {
              "DATA50": {
                "bit": 0,
                "description": "Data 50\nBase Huffman value.",
                "width": 9
              },
              "DATA51": {
                "bit": 16,
                "description": "Data 51\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE26": {
              "DATA52": {
                "bit": 0,
                "description": "Data 52\nBase Huffman value.",
                "width": 9
              },
              "DATA53": {
                "bit": 16,
                "description": "Data 53\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE27": {
              "DATA54": {
                "bit": 0,
                "description": "Data 54\nBase Huffman value.",
                "width": 9
              },
              "DATA55": {
                "bit": 16,
                "description": "Data 55\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE28": {
              "DATA56": {
                "bit": 0,
                "description": "Data 56\nBase Huffman value.",
                "width": 9
              },
              "DATA57": {
                "bit": 16,
                "description": "Data 57\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE29": {
              "DATA58": {
                "bit": 0,
                "description": "Data 58\nBase Huffman value.",
                "width": 9
              },
              "DATA59": {
                "bit": 16,
                "description": "Data 59\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE30": {
              "DATA60": {
                "bit": 0,
                "description": "Data 60\nBase Huffman value.",
                "width": 9
              },
              "DATA61": {
                "bit": 16,
                "description": "Data 61\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFBASE31": {
              "DATA62": {
                "bit": 0,
                "description": "Data 62\nBase Huffman value.",
                "width": 9
              },
              "DATA63": {
                "bit": 16,
                "description": "Data 63\nBase Huffman value.",
                "width": 9
              }
            },
            "JPEG_HUFFSYMB0": {
              "DATA0": {
                "bit": 0,
                "description": "Data 0\nHuffman symbol.",
                "width": 8
              },
              "DATA1": {
                "bit": 8,
                "description": "Data 1\nHuffman symbol.",
                "width": 8
              },
              "DATA2": {
                "bit": 16,
                "description": "Data 2\nHuffman symbol.",
                "width": 8
              },
              "DATA3": {
                "bit": 24,
                "description": "Data 3\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB1": {
              "DATA4": {
                "bit": 0,
                "description": "Data 4\nHuffman symbol.",
                "width": 8
              },
              "DATA5": {
                "bit": 8,
                "description": "Data 5\nHuffman symbol.",
                "width": 8
              },
              "DATA6": {
                "bit": 16,
                "description": "Data 6\nHuffman symbol.",
                "width": 8
              },
              "DATA7": {
                "bit": 24,
                "description": "Data 7\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB2": {
              "DATA8": {
                "bit": 0,
                "description": "Data 8\nHuffman symbol.",
                "width": 8
              },
              "DATA9": {
                "bit": 8,
                "description": "Data 9\nHuffman symbol.",
                "width": 8
              },
              "DATA10": {
                "bit": 16,
                "description": "Data 10\nHuffman symbol.",
                "width": 8
              },
              "DATA11": {
                "bit": 24,
                "description": "Data 11\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB3": {
              "DATA12": {
                "bit": 0,
                "description": "Data 12\nHuffman symbol.",
                "width": 8
              },
              "DATA13": {
                "bit": 8,
                "description": "Data 13\nHuffman symbol.",
                "width": 8
              },
              "DATA14": {
                "bit": 16,
                "description": "Data 14\nHuffman symbol.",
                "width": 8
              },
              "DATA15": {
                "bit": 24,
                "description": "Data 15\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB4": {
              "DATA16": {
                "bit": 0,
                "description": "Data 16\nHuffman symbol.",
                "width": 8
              },
              "DATA17": {
                "bit": 8,
                "description": "Data 17\nHuffman symbol.",
                "width": 8
              },
              "DATA18": {
                "bit": 16,
                "description": "Data 18\nHuffman symbol.",
                "width": 8
              },
              "DATA19": {
                "bit": 24,
                "description": "Data 19\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB5": {
              "DATA20": {
                "bit": 0,
                "description": "Data 20\nHuffman symbol.",
                "width": 8
              },
              "DATA21": {
                "bit": 8,
                "description": "Data 21\nHuffman symbol.",
                "width": 8
              },
              "DATA22": {
                "bit": 16,
                "description": "Data 22\nHuffman symbol.",
                "width": 8
              },
              "DATA23": {
                "bit": 24,
                "description": "Data 23\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB6": {
              "DATA24": {
                "bit": 0,
                "description": "Data 24\nHuffman symbol.",
                "width": 8
              },
              "DATA25": {
                "bit": 8,
                "description": "Data 25\nHuffman symbol.",
                "width": 8
              },
              "DATA26": {
                "bit": 16,
                "description": "Data 26\nHuffman symbol.",
                "width": 8
              },
              "DATA27": {
                "bit": 24,
                "description": "Data 27\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB7": {
              "DATA28": {
                "bit": 0,
                "description": "Data 28\nHuffman symbol.",
                "width": 8
              },
              "DATA29": {
                "bit": 8,
                "description": "Data 29\nHuffman symbol.",
                "width": 8
              },
              "DATA30": {
                "bit": 16,
                "description": "Data 30\nHuffman symbol.",
                "width": 8
              },
              "DATA31": {
                "bit": 24,
                "description": "Data 31\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB8": {
              "DATA32": {
                "bit": 0,
                "description": "Data 32\nHuffman symbol.",
                "width": 8
              },
              "DATA33": {
                "bit": 8,
                "description": "Data 33\nHuffman symbol.",
                "width": 8
              },
              "DATA34": {
                "bit": 16,
                "description": "Data 34\nHuffman symbol.",
                "width": 8
              },
              "DATA35": {
                "bit": 24,
                "description": "Data 35\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB9": {
              "DATA36": {
                "bit": 0,
                "description": "Data 36\nHuffman symbol.",
                "width": 8
              },
              "DATA37": {
                "bit": 8,
                "description": "Data 37\nHuffman symbol.",
                "width": 8
              },
              "DATA38": {
                "bit": 16,
                "description": "Data 38\nHuffman symbol.",
                "width": 8
              },
              "DATA39": {
                "bit": 24,
                "description": "Data 39\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB10": {
              "DATA40": {
                "bit": 0,
                "description": "Data 40\nHuffman symbol.",
                "width": 8
              },
              "DATA41": {
                "bit": 8,
                "description": "Data 41\nHuffman symbol.",
                "width": 8
              },
              "DATA42": {
                "bit": 16,
                "description": "Data 42\nHuffman symbol.",
                "width": 8
              },
              "DATA43": {
                "bit": 24,
                "description": "Data 43\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB11": {
              "DATA44": {
                "bit": 0,
                "description": "Data 44\nHuffman symbol.",
                "width": 8
              },
              "DATA45": {
                "bit": 8,
                "description": "Data 45\nHuffman symbol.",
                "width": 8
              },
              "DATA46": {
                "bit": 16,
                "description": "Data 46\nHuffman symbol.",
                "width": 8
              },
              "DATA47": {
                "bit": 24,
                "description": "Data 47\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB12": {
              "DATA48": {
                "bit": 0,
                "description": "Data 48\nHuffman symbol.",
                "width": 8
              },
              "DATA49": {
                "bit": 8,
                "description": "Data 49\nHuffman symbol.",
                "width": 8
              },
              "DATA50": {
                "bit": 16,
                "description": "Data 50\nHuffman symbol.",
                "width": 8
              },
              "DATA51": {
                "bit": 24,
                "description": "Data 51\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB13": {
              "DATA52": {
                "bit": 0,
                "description": "Data 52\nHuffman symbol.",
                "width": 8
              },
              "DATA53": {
                "bit": 8,
                "description": "Data 53\nHuffman symbol.",
                "width": 8
              },
              "DATA54": {
                "bit": 16,
                "description": "Data 54\nHuffman symbol.",
                "width": 8
              },
              "DATA55": {
                "bit": 24,
                "description": "Data 55\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB14": {
              "DATA56": {
                "bit": 0,
                "description": "Data 56\nHuffman symbol.",
                "width": 8
              },
              "DATA57": {
                "bit": 8,
                "description": "Data 57\nHuffman symbol.",
                "width": 8
              },
              "DATA58": {
                "bit": 16,
                "description": "Data 58\nHuffman symbol.",
                "width": 8
              },
              "DATA59": {
                "bit": 24,
                "description": "Data 59\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB15": {
              "DATA60": {
                "bit": 0,
                "description": "Data 60\nHuffman symbol.",
                "width": 8
              },
              "DATA61": {
                "bit": 8,
                "description": "Data 61\nHuffman symbol.",
                "width": 8
              },
              "DATA62": {
                "bit": 16,
                "description": "Data 62\nHuffman symbol.",
                "width": 8
              },
              "DATA63": {
                "bit": 24,
                "description": "Data 63\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB16": {
              "DATA64": {
                "bit": 0,
                "description": "Data 64\nHuffman symbol.",
                "width": 8
              },
              "DATA65": {
                "bit": 8,
                "description": "Data 65\nHuffman symbol.",
                "width": 8
              },
              "DATA66": {
                "bit": 16,
                "description": "Data 66\nHuffman symbol.",
                "width": 8
              },
              "DATA67": {
                "bit": 24,
                "description": "Data 67\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB17": {
              "DATA68": {
                "bit": 0,
                "description": "Data 68\nHuffman symbol.",
                "width": 8
              },
              "DATA69": {
                "bit": 8,
                "description": "Data 69\nHuffman symbol.",
                "width": 8
              },
              "DATA70": {
                "bit": 16,
                "description": "Data 70\nHuffman symbol.",
                "width": 8
              },
              "DATA71": {
                "bit": 24,
                "description": "Data 71\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB18": {
              "DATA72": {
                "bit": 0,
                "description": "Data 72\nHuffman symbol.",
                "width": 8
              },
              "DATA73": {
                "bit": 8,
                "description": "Data 73\nHuffman symbol.",
                "width": 8
              },
              "DATA74": {
                "bit": 16,
                "description": "Data 74\nHuffman symbol.",
                "width": 8
              },
              "DATA75": {
                "bit": 24,
                "description": "Data 75\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB19": {
              "DATA76": {
                "bit": 0,
                "description": "Data 76\nHuffman symbol.",
                "width": 8
              },
              "DATA77": {
                "bit": 8,
                "description": "Data 77\nHuffman symbol.",
                "width": 8
              },
              "DATA78": {
                "bit": 16,
                "description": "Data 78\nHuffman symbol.",
                "width": 8
              },
              "DATA79": {
                "bit": 24,
                "description": "Data 79\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB20": {
              "DATA80": {
                "bit": 0,
                "description": "Data 80\nHuffman symbol.",
                "width": 8
              },
              "DATA81": {
                "bit": 8,
                "description": "Data 81\nHuffman symbol.",
                "width": 8
              },
              "DATA82": {
                "bit": 16,
                "description": "Data 82\nHuffman symbol.",
                "width": 8
              },
              "DATA83": {
                "bit": 24,
                "description": "Data 83\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB21": {
              "DATA84": {
                "bit": 0,
                "description": "Data 84\nHuffman symbol.",
                "width": 8
              },
              "DATA85": {
                "bit": 8,
                "description": "Data 85\nHuffman symbol.",
                "width": 8
              },
              "DATA86": {
                "bit": 16,
                "description": "Data 86\nHuffman symbol.",
                "width": 8
              },
              "DATA87": {
                "bit": 24,
                "description": "Data 87\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB22": {
              "DATA88": {
                "bit": 0,
                "description": "Data 88\nHuffman symbol.",
                "width": 8
              },
              "DATA89": {
                "bit": 8,
                "description": "Data 89\nHuffman symbol.",
                "width": 8
              },
              "DATA90": {
                "bit": 16,
                "description": "Data 90\nHuffman symbol.",
                "width": 8
              },
              "DATA91": {
                "bit": 24,
                "description": "Data 91\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB23": {
              "DATA92": {
                "bit": 0,
                "description": "Data 92\nHuffman symbol.",
                "width": 8
              },
              "DATA93": {
                "bit": 8,
                "description": "Data 93\nHuffman symbol.",
                "width": 8
              },
              "DATA94": {
                "bit": 16,
                "description": "Data 94\nHuffman symbol.",
                "width": 8
              },
              "DATA95": {
                "bit": 24,
                "description": "Data 95\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB24": {
              "DATA96": {
                "bit": 0,
                "description": "Data 96\nHuffman symbol.",
                "width": 8
              },
              "DATA97": {
                "bit": 8,
                "description": "Data 97\nHuffman symbol.",
                "width": 8
              },
              "DATA98": {
                "bit": 16,
                "description": "Data 98\nHuffman symbol.",
                "width": 8
              },
              "DATA99": {
                "bit": 24,
                "description": "Data 99\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB25": {
              "DATA100": {
                "bit": 0,
                "description": "Data 100\nHuffman symbol.",
                "width": 8
              },
              "DATA101": {
                "bit": 8,
                "description": "Data 101\nHuffman symbol.",
                "width": 8
              },
              "DATA102": {
                "bit": 16,
                "description": "Data 102\nHuffman symbol.",
                "width": 8
              },
              "DATA103": {
                "bit": 24,
                "description": "Data 103\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB26": {
              "DATA104": {
                "bit": 0,
                "description": "Data 104\nHuffman symbol.",
                "width": 8
              },
              "DATA105": {
                "bit": 8,
                "description": "Data 105\nHuffman symbol.",
                "width": 8
              },
              "DATA106": {
                "bit": 16,
                "description": "Data 106\nHuffman symbol.",
                "width": 8
              },
              "DATA107": {
                "bit": 24,
                "description": "Data 107\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB27": {
              "DATA108": {
                "bit": 0,
                "description": "Data 108\nHuffman symbol.",
                "width": 8
              },
              "DATA109": {
                "bit": 8,
                "description": "Data 109\nHuffman symbol.",
                "width": 8
              },
              "DATA110": {
                "bit": 16,
                "description": "Data 110\nHuffman symbol.",
                "width": 8
              },
              "DATA111": {
                "bit": 24,
                "description": "Data 111\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB28": {
              "DATA112": {
                "bit": 0,
                "description": "Data 112\nHuffman symbol.",
                "width": 8
              },
              "DATA113": {
                "bit": 8,
                "description": "Data 113\nHuffman symbol.",
                "width": 8
              },
              "DATA114": {
                "bit": 16,
                "description": "Data 114\nHuffman symbol.",
                "width": 8
              },
              "DATA115": {
                "bit": 24,
                "description": "Data 115\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB29": {
              "DATA116": {
                "bit": 0,
                "description": "Data 116\nHuffman symbol.",
                "width": 8
              },
              "DATA117": {
                "bit": 8,
                "description": "Data 117\nHuffman symbol.",
                "width": 8
              },
              "DATA118": {
                "bit": 16,
                "description": "Data 118\nHuffman symbol.",
                "width": 8
              },
              "DATA119": {
                "bit": 24,
                "description": "Data 119\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB30": {
              "DATA120": {
                "bit": 0,
                "description": "Data 120\nHuffman symbol.",
                "width": 8
              },
              "DATA121": {
                "bit": 8,
                "description": "Data 121\nHuffman symbol.",
                "width": 8
              },
              "DATA122": {
                "bit": 16,
                "description": "Data 122\nHuffman symbol.",
                "width": 8
              },
              "DATA123": {
                "bit": 24,
                "description": "Data 123\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB31": {
              "DATA124": {
                "bit": 0,
                "description": "Data 124\nHuffman symbol.",
                "width": 8
              },
              "DATA125": {
                "bit": 8,
                "description": "Data 125\nHuffman symbol.",
                "width": 8
              },
              "DATA126": {
                "bit": 16,
                "description": "Data 126\nHuffman symbol.",
                "width": 8
              },
              "DATA127": {
                "bit": 24,
                "description": "Data 127\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB32": {
              "DATA128": {
                "bit": 0,
                "description": "Data 128\nHuffman symbol.",
                "width": 8
              },
              "DATA129": {
                "bit": 8,
                "description": "Data 129\nHuffman symbol.",
                "width": 8
              },
              "DATA130": {
                "bit": 16,
                "description": "Data 130\nHuffman symbol.",
                "width": 8
              },
              "DATA131": {
                "bit": 24,
                "description": "Data 131\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB33": {
              "DATA132": {
                "bit": 0,
                "description": "Data 132\nHuffman symbol.",
                "width": 8
              },
              "DATA133": {
                "bit": 8,
                "description": "Data 133\nHuffman symbol.",
                "width": 8
              },
              "DATA134": {
                "bit": 16,
                "description": "Data 134\nHuffman symbol.",
                "width": 8
              },
              "DATA135": {
                "bit": 24,
                "description": "Data 135\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB34": {
              "DATA136": {
                "bit": 0,
                "description": "Data 136\nHuffman symbol.",
                "width": 8
              },
              "DATA137": {
                "bit": 8,
                "description": "Data 137\nHuffman symbol.",
                "width": 8
              },
              "DATA138": {
                "bit": 16,
                "description": "Data 138\nHuffman symbol.",
                "width": 8
              },
              "DATA139": {
                "bit": 24,
                "description": "Data 139\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB35": {
              "DATA140": {
                "bit": 0,
                "description": "Data 140\nHuffman symbol.",
                "width": 8
              },
              "DATA141": {
                "bit": 8,
                "description": "Data 141\nHuffman symbol.",
                "width": 8
              },
              "DATA142": {
                "bit": 16,
                "description": "Data 142\nHuffman symbol.",
                "width": 8
              },
              "DATA143": {
                "bit": 24,
                "description": "Data 143\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB36": {
              "DATA144": {
                "bit": 0,
                "description": "Data 144\nHuffman symbol.",
                "width": 8
              },
              "DATA145": {
                "bit": 8,
                "description": "Data 145\nHuffman symbol.",
                "width": 8
              },
              "DATA146": {
                "bit": 16,
                "description": "Data 146\nHuffman symbol.",
                "width": 8
              },
              "DATA147": {
                "bit": 24,
                "description": "Data 147\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB37": {
              "DATA148": {
                "bit": 0,
                "description": "Data 148\nHuffman symbol.",
                "width": 8
              },
              "DATA149": {
                "bit": 8,
                "description": "Data 149\nHuffman symbol.",
                "width": 8
              },
              "DATA150": {
                "bit": 16,
                "description": "Data 150\nHuffman symbol.",
                "width": 8
              },
              "DATA151": {
                "bit": 24,
                "description": "Data 151\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB38": {
              "DATA152": {
                "bit": 0,
                "description": "Data 152\nHuffman symbol.",
                "width": 8
              },
              "DATA153": {
                "bit": 8,
                "description": "Data 153\nHuffman symbol.",
                "width": 8
              },
              "DATA154": {
                "bit": 16,
                "description": "Data 154\nHuffman symbol.",
                "width": 8
              },
              "DATA155": {
                "bit": 24,
                "description": "Data 155\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB39": {
              "DATA156": {
                "bit": 0,
                "description": "Data 156\nHuffman symbol.",
                "width": 8
              },
              "DATA157": {
                "bit": 8,
                "description": "Data 157\nHuffman symbol.",
                "width": 8
              },
              "DATA158": {
                "bit": 16,
                "description": "Data 158\nHuffman symbol.",
                "width": 8
              },
              "DATA159": {
                "bit": 24,
                "description": "Data 159\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB40": {
              "DATA160": {
                "bit": 0,
                "description": "Data 160\nHuffman symbol.",
                "width": 8
              },
              "DATA161": {
                "bit": 8,
                "description": "Data 161\nHuffman symbol.",
                "width": 8
              },
              "DATA162": {
                "bit": 16,
                "description": "Data 162\nHuffman symbol.",
                "width": 8
              },
              "DATA163": {
                "bit": 24,
                "description": "Data 163\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB41": {
              "DATA164": {
                "bit": 0,
                "description": "Data 164\nHuffman symbol.",
                "width": 8
              },
              "DATA165": {
                "bit": 8,
                "description": "Data 165\nHuffman symbol.",
                "width": 8
              },
              "DATA166": {
                "bit": 16,
                "description": "Data 166\nHuffman symbol.",
                "width": 8
              },
              "DATA167": {
                "bit": 24,
                "description": "Data 167\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB42": {
              "DATA168": {
                "bit": 0,
                "description": "Data 168\nHuffman symbol.",
                "width": 8
              },
              "DATA169": {
                "bit": 8,
                "description": "Data 169\nHuffman symbol.",
                "width": 8
              },
              "DATA170": {
                "bit": 16,
                "description": "Data 170\nHuffman symbol.",
                "width": 8
              },
              "DATA171": {
                "bit": 24,
                "description": "Data 171\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB43": {
              "DATA172": {
                "bit": 0,
                "description": "Data 172\nHuffman symbol.",
                "width": 8
              },
              "DATA173": {
                "bit": 8,
                "description": "Data 173\nHuffman symbol.",
                "width": 8
              },
              "DATA174": {
                "bit": 16,
                "description": "Data 174\nHuffman symbol.",
                "width": 8
              },
              "DATA175": {
                "bit": 24,
                "description": "Data 175\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB44": {
              "DATA176": {
                "bit": 0,
                "description": "Data 176\nHuffman symbol.",
                "width": 8
              },
              "DATA177": {
                "bit": 8,
                "description": "Data 177\nHuffman symbol.",
                "width": 8
              },
              "DATA178": {
                "bit": 16,
                "description": "Data 178\nHuffman symbol.",
                "width": 8
              },
              "DATA179": {
                "bit": 24,
                "description": "Data 179\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB45": {
              "DATA180": {
                "bit": 0,
                "description": "Data 180\nHuffman symbol.",
                "width": 8
              },
              "DATA181": {
                "bit": 8,
                "description": "Data 181\nHuffman symbol.",
                "width": 8
              },
              "DATA182": {
                "bit": 16,
                "description": "Data 182\nHuffman symbol.",
                "width": 8
              },
              "DATA183": {
                "bit": 24,
                "description": "Data 183\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB46": {
              "DATA184": {
                "bit": 0,
                "description": "Data 184\nHuffman symbol.",
                "width": 8
              },
              "DATA185": {
                "bit": 8,
                "description": "Data 185\nHuffman symbol.",
                "width": 8
              },
              "DATA186": {
                "bit": 16,
                "description": "Data 186\nHuffman symbol.",
                "width": 8
              },
              "DATA187": {
                "bit": 24,
                "description": "Data 187\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB47": {
              "DATA188": {
                "bit": 0,
                "description": "Data 188\nHuffman symbol.",
                "width": 8
              },
              "DATA189": {
                "bit": 8,
                "description": "Data 189\nHuffman symbol.",
                "width": 8
              },
              "DATA190": {
                "bit": 16,
                "description": "Data 190\nHuffman symbol.",
                "width": 8
              },
              "DATA191": {
                "bit": 24,
                "description": "Data 191\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB48": {
              "DATA192": {
                "bit": 0,
                "description": "Data 192\nHuffman symbol.",
                "width": 8
              },
              "DATA193": {
                "bit": 8,
                "description": "Data 193\nHuffman symbol.",
                "width": 8
              },
              "DATA194": {
                "bit": 16,
                "description": "Data 194\nHuffman symbol.",
                "width": 8
              },
              "DATA195": {
                "bit": 24,
                "description": "Data 195\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB49": {
              "DATA196": {
                "bit": 0,
                "description": "Data 196\nHuffman symbol.",
                "width": 8
              },
              "DATA197": {
                "bit": 8,
                "description": "Data 197\nHuffman symbol.",
                "width": 8
              },
              "DATA198": {
                "bit": 16,
                "description": "Data 198\nHuffman symbol.",
                "width": 8
              },
              "DATA199": {
                "bit": 24,
                "description": "Data 199\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB50": {
              "DATA200": {
                "bit": 0,
                "description": "Data 200\nHuffman symbol.",
                "width": 8
              },
              "DATA201": {
                "bit": 8,
                "description": "Data 201\nHuffman symbol.",
                "width": 8
              },
              "DATA202": {
                "bit": 16,
                "description": "Data 202\nHuffman symbol.",
                "width": 8
              },
              "DATA203": {
                "bit": 24,
                "description": "Data 203\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB51": {
              "DATA204": {
                "bit": 0,
                "description": "Data 204\nHuffman symbol.",
                "width": 8
              },
              "DATA205": {
                "bit": 8,
                "description": "Data 205\nHuffman symbol.",
                "width": 8
              },
              "DATA206": {
                "bit": 16,
                "description": "Data 206\nHuffman symbol.",
                "width": 8
              },
              "DATA207": {
                "bit": 24,
                "description": "Data 207\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB52": {
              "DATA208": {
                "bit": 0,
                "description": "Data 208\nHuffman symbol.",
                "width": 8
              },
              "DATA209": {
                "bit": 8,
                "description": "Data 209\nHuffman symbol.",
                "width": 8
              },
              "DATA210": {
                "bit": 16,
                "description": "Data 210\nHuffman symbol.",
                "width": 8
              },
              "DATA211": {
                "bit": 24,
                "description": "Data 211\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB53": {
              "DATA212": {
                "bit": 0,
                "description": "Data 212\nHuffman symbol.",
                "width": 8
              },
              "DATA213": {
                "bit": 8,
                "description": "Data 213\nHuffman symbol.",
                "width": 8
              },
              "DATA214": {
                "bit": 16,
                "description": "Data 214\nHuffman symbol.",
                "width": 8
              },
              "DATA215": {
                "bit": 24,
                "description": "Data 215\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB54": {
              "DATA216": {
                "bit": 0,
                "description": "Data 216\nHuffman symbol.",
                "width": 8
              },
              "DATA217": {
                "bit": 8,
                "description": "Data 217\nHuffman symbol.",
                "width": 8
              },
              "DATA218": {
                "bit": 16,
                "description": "Data 218\nHuffman symbol.",
                "width": 8
              },
              "DATA219": {
                "bit": 24,
                "description": "Data 219\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB55": {
              "DATA220": {
                "bit": 0,
                "description": "Data 220\nHuffman symbol.",
                "width": 8
              },
              "DATA221": {
                "bit": 8,
                "description": "Data 221\nHuffman symbol.",
                "width": 8
              },
              "DATA222": {
                "bit": 16,
                "description": "Data 222\nHuffman symbol.",
                "width": 8
              },
              "DATA223": {
                "bit": 24,
                "description": "Data 223\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB56": {
              "DATA224": {
                "bit": 0,
                "description": "Data 224\nHuffman symbol.",
                "width": 8
              },
              "DATA225": {
                "bit": 8,
                "description": "Data 225\nHuffman symbol.",
                "width": 8
              },
              "DATA226": {
                "bit": 16,
                "description": "Data 226\nHuffman symbol.",
                "width": 8
              },
              "DATA227": {
                "bit": 24,
                "description": "Data 227\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB57": {
              "DATA228": {
                "bit": 0,
                "description": "Data 228\nHuffman symbol.",
                "width": 8
              },
              "DATA229": {
                "bit": 8,
                "description": "Data 229\nHuffman symbol.",
                "width": 8
              },
              "DATA230": {
                "bit": 16,
                "description": "Data 230\nHuffman symbol.",
                "width": 8
              },
              "DATA231": {
                "bit": 24,
                "description": "Data 231\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB58": {
              "DATA232": {
                "bit": 0,
                "description": "Data 232\nHuffman symbol.",
                "width": 8
              },
              "DATA233": {
                "bit": 8,
                "description": "Data 233\nHuffman symbol.",
                "width": 8
              },
              "DATA234": {
                "bit": 16,
                "description": "Data 234\nHuffman symbol.",
                "width": 8
              },
              "DATA235": {
                "bit": 24,
                "description": "Data 235\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB59": {
              "DATA236": {
                "bit": 0,
                "description": "Data 236\nHuffman symbol.",
                "width": 8
              },
              "DATA237": {
                "bit": 8,
                "description": "Data 237\nHuffman symbol.",
                "width": 8
              },
              "DATA238": {
                "bit": 16,
                "description": "Data 238\nHuffman symbol.",
                "width": 8
              },
              "DATA239": {
                "bit": 24,
                "description": "Data 239\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB60": {
              "DATA240": {
                "bit": 0,
                "description": "Data 240\nHuffman symbol.",
                "width": 8
              },
              "DATA241": {
                "bit": 8,
                "description": "Data 241\nHuffman symbol.",
                "width": 8
              },
              "DATA242": {
                "bit": 16,
                "description": "Data 242\nHuffman symbol.",
                "width": 8
              },
              "DATA243": {
                "bit": 24,
                "description": "Data 243\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB61": {
              "DATA244": {
                "bit": 0,
                "description": "Data 244\nHuffman symbol.",
                "width": 8
              },
              "DATA245": {
                "bit": 8,
                "description": "Data 245\nHuffman symbol.",
                "width": 8
              },
              "DATA246": {
                "bit": 16,
                "description": "Data 246\nHuffman symbol.",
                "width": 8
              },
              "DATA247": {
                "bit": 24,
                "description": "Data 247\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB62": {
              "DATA248": {
                "bit": 0,
                "description": "Data 248\nHuffman symbol.",
                "width": 8
              },
              "DATA249": {
                "bit": 8,
                "description": "Data 249\nHuffman symbol.",
                "width": 8
              },
              "DATA250": {
                "bit": 16,
                "description": "Data 250\nHuffman symbol.",
                "width": 8
              },
              "DATA251": {
                "bit": 24,
                "description": "Data 251\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB63": {
              "DATA252": {
                "bit": 0,
                "description": "Data 252\nHuffman symbol.",
                "width": 8
              },
              "DATA253": {
                "bit": 8,
                "description": "Data 253\nHuffman symbol.",
                "width": 8
              },
              "DATA254": {
                "bit": 16,
                "description": "Data 254\nHuffman symbol.",
                "width": 8
              },
              "DATA255": {
                "bit": 24,
                "description": "Data 255\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB64": {
              "DATA256": {
                "bit": 0,
                "description": "Data 256\nHuffman symbol.",
                "width": 8
              },
              "DATA257": {
                "bit": 8,
                "description": "Data 257\nHuffman symbol.",
                "width": 8
              },
              "DATA258": {
                "bit": 16,
                "description": "Data 258\nHuffman symbol.",
                "width": 8
              },
              "DATA259": {
                "bit": 24,
                "description": "Data 259\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB65": {
              "DATA260": {
                "bit": 0,
                "description": "Data 260\nHuffman symbol.",
                "width": 8
              },
              "DATA261": {
                "bit": 8,
                "description": "Data 261\nHuffman symbol.",
                "width": 8
              },
              "DATA262": {
                "bit": 16,
                "description": "Data 262\nHuffman symbol.",
                "width": 8
              },
              "DATA263": {
                "bit": 24,
                "description": "Data 263\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB66": {
              "DATA264": {
                "bit": 0,
                "description": "Data 264\nHuffman symbol.",
                "width": 8
              },
              "DATA265": {
                "bit": 8,
                "description": "Data 265\nHuffman symbol.",
                "width": 8
              },
              "DATA266": {
                "bit": 16,
                "description": "Data 266\nHuffman symbol.",
                "width": 8
              },
              "DATA267": {
                "bit": 24,
                "description": "Data 267\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB67": {
              "DATA268": {
                "bit": 0,
                "description": "Data 268\nHuffman symbol.",
                "width": 8
              },
              "DATA269": {
                "bit": 8,
                "description": "Data 269\nHuffman symbol.",
                "width": 8
              },
              "DATA270": {
                "bit": 16,
                "description": "Data 270\nHuffman symbol.",
                "width": 8
              },
              "DATA271": {
                "bit": 24,
                "description": "Data 271\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB68": {
              "DATA272": {
                "bit": 0,
                "description": "Data 272\nHuffman symbol.",
                "width": 8
              },
              "DATA273": {
                "bit": 8,
                "description": "Data 273\nHuffman symbol.",
                "width": 8
              },
              "DATA274": {
                "bit": 16,
                "description": "Data 274\nHuffman symbol.",
                "width": 8
              },
              "DATA275": {
                "bit": 24,
                "description": "Data 275\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB69": {
              "DATA276": {
                "bit": 0,
                "description": "Data 276\nHuffman symbol.",
                "width": 8
              },
              "DATA277": {
                "bit": 8,
                "description": "Data 277\nHuffman symbol.",
                "width": 8
              },
              "DATA278": {
                "bit": 16,
                "description": "Data 278\nHuffman symbol.",
                "width": 8
              },
              "DATA279": {
                "bit": 24,
                "description": "Data 279\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB70": {
              "DATA280": {
                "bit": 0,
                "description": "Data 280\nHuffman symbol.",
                "width": 8
              },
              "DATA281": {
                "bit": 8,
                "description": "Data 281\nHuffman symbol.",
                "width": 8
              },
              "DATA282": {
                "bit": 16,
                "description": "Data 282\nHuffman symbol.",
                "width": 8
              },
              "DATA283": {
                "bit": 24,
                "description": "Data 283\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB71": {
              "DATA284": {
                "bit": 0,
                "description": "Data 284\nHuffman symbol.",
                "width": 8
              },
              "DATA285": {
                "bit": 8,
                "description": "Data 285\nHuffman symbol.",
                "width": 8
              },
              "DATA286": {
                "bit": 16,
                "description": "Data 286\nHuffman symbol.",
                "width": 8
              },
              "DATA287": {
                "bit": 24,
                "description": "Data 287\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB72": {
              "DATA288": {
                "bit": 0,
                "description": "Data 288\nHuffman symbol.",
                "width": 8
              },
              "DATA289": {
                "bit": 8,
                "description": "Data 289\nHuffman symbol.",
                "width": 8
              },
              "DATA290": {
                "bit": 16,
                "description": "Data 290\nHuffman symbol.",
                "width": 8
              },
              "DATA291": {
                "bit": 24,
                "description": "Data 291\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB73": {
              "DATA292": {
                "bit": 0,
                "description": "Data 292\nHuffman symbol.",
                "width": 8
              },
              "DATA293": {
                "bit": 8,
                "description": "Data 293\nHuffman symbol.",
                "width": 8
              },
              "DATA294": {
                "bit": 16,
                "description": "Data 294\nHuffman symbol.",
                "width": 8
              },
              "DATA295": {
                "bit": 24,
                "description": "Data 295\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB74": {
              "DATA296": {
                "bit": 0,
                "description": "Data 296\nHuffman symbol.",
                "width": 8
              },
              "DATA297": {
                "bit": 8,
                "description": "Data 297\nHuffman symbol.",
                "width": 8
              },
              "DATA298": {
                "bit": 16,
                "description": "Data 298\nHuffman symbol.",
                "width": 8
              },
              "DATA299": {
                "bit": 24,
                "description": "Data 299\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB75": {
              "DATA300": {
                "bit": 0,
                "description": "Data 300\nHuffman symbol.",
                "width": 8
              },
              "DATA301": {
                "bit": 8,
                "description": "Data 301\nHuffman symbol.",
                "width": 8
              },
              "DATA302": {
                "bit": 16,
                "description": "Data 302\nHuffman symbol.",
                "width": 8
              },
              "DATA303": {
                "bit": 24,
                "description": "Data 303\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB76": {
              "DATA304": {
                "bit": 0,
                "description": "Data 304\nHuffman symbol.",
                "width": 8
              },
              "DATA305": {
                "bit": 8,
                "description": "Data 305\nHuffman symbol.",
                "width": 8
              },
              "DATA306": {
                "bit": 16,
                "description": "Data 306\nHuffman symbol.",
                "width": 8
              },
              "DATA307": {
                "bit": 24,
                "description": "Data 307\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB77": {
              "DATA308": {
                "bit": 0,
                "description": "Data 308\nHuffman symbol.",
                "width": 8
              },
              "DATA309": {
                "bit": 8,
                "description": "Data 309\nHuffman symbol.",
                "width": 8
              },
              "DATA310": {
                "bit": 16,
                "description": "Data 310\nHuffman symbol.",
                "width": 8
              },
              "DATA311": {
                "bit": 24,
                "description": "Data 311\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB78": {
              "DATA312": {
                "bit": 0,
                "description": "Data 312\nHuffman symbol.",
                "width": 8
              },
              "DATA313": {
                "bit": 8,
                "description": "Data 313\nHuffman symbol.",
                "width": 8
              },
              "DATA314": {
                "bit": 16,
                "description": "Data 314\nHuffman symbol.",
                "width": 8
              },
              "DATA315": {
                "bit": 24,
                "description": "Data 315\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB79": {
              "DATA316": {
                "bit": 0,
                "description": "Data 316\nHuffman symbol.",
                "width": 8
              },
              "DATA317": {
                "bit": 8,
                "description": "Data 317\nHuffman symbol.",
                "width": 8
              },
              "DATA318": {
                "bit": 16,
                "description": "Data 318\nHuffman symbol.",
                "width": 8
              },
              "DATA319": {
                "bit": 24,
                "description": "Data 319\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB80": {
              "DATA320": {
                "bit": 0,
                "description": "Data 320\nHuffman symbol.",
                "width": 8
              },
              "DATA321": {
                "bit": 8,
                "description": "Data 321\nHuffman symbol.",
                "width": 8
              },
              "DATA322": {
                "bit": 16,
                "description": "Data 322\nHuffman symbol.",
                "width": 8
              },
              "DATA323": {
                "bit": 24,
                "description": "Data 323\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB81": {
              "DATA324": {
                "bit": 0,
                "description": "Data 324\nHuffman symbol.",
                "width": 8
              },
              "DATA325": {
                "bit": 8,
                "description": "Data 325\nHuffman symbol.",
                "width": 8
              },
              "DATA326": {
                "bit": 16,
                "description": "Data 326\nHuffman symbol.",
                "width": 8
              },
              "DATA327": {
                "bit": 24,
                "description": "Data 327\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB82": {
              "DATA328": {
                "bit": 0,
                "description": "Data 328\nHuffman symbol.",
                "width": 8
              },
              "DATA329": {
                "bit": 8,
                "description": "Data 329\nHuffman symbol.",
                "width": 8
              },
              "DATA330": {
                "bit": 16,
                "description": "Data 330\nHuffman symbol.",
                "width": 8
              },
              "DATA331": {
                "bit": 24,
                "description": "Data 331\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_HUFFSYMB83": {
              "DATA332": {
                "bit": 0,
                "description": "Data 332\nHuffman symbol.",
                "width": 8
              },
              "DATA333": {
                "bit": 8,
                "description": "Data 333\nHuffman symbol.",
                "width": 8
              },
              "DATA334": {
                "bit": 16,
                "description": "Data 334\nHuffman symbol.",
                "width": 8
              },
              "DATA335": {
                "bit": 24,
                "description": "Data 335\nHuffman symbol.",
                "width": 8
              }
            },
            "JPEG_DHTMEM0": {
              "DATA0": {
                "bit": 0,
                "description": "Huffman table data 0\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA1": {
                "bit": 8,
                "description": "Huffman table data 1\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA2": {
                "bit": 16,
                "description": "Huffman table data 2\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA3": {
                "bit": 24,
                "description": "Huffman table data 3\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM1": {
              "DATA4": {
                "bit": 0,
                "description": "Huffman table data 4\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA5": {
                "bit": 8,
                "description": "Huffman table data 5\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA6": {
                "bit": 16,
                "description": "Huffman table data 6\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA7": {
                "bit": 24,
                "description": "Huffman table data 7\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM2": {
              "DATA8": {
                "bit": 0,
                "description": "Huffman table data 8\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA9": {
                "bit": 8,
                "description": "Huffman table data 9\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA10": {
                "bit": 16,
                "description": "Huffman table data 10\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA11": {
                "bit": 24,
                "description": "Huffman table data 11\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM3": {
              "DATA12": {
                "bit": 0,
                "description": "Huffman table data 12\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA13": {
                "bit": 8,
                "description": "Huffman table data 13\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA14": {
                "bit": 16,
                "description": "Huffman table data 14\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA15": {
                "bit": 24,
                "description": "Huffman table data 15\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM4": {
              "DATA16": {
                "bit": 0,
                "description": "Huffman table data 16\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA17": {
                "bit": 8,
                "description": "Huffman table data 17\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA18": {
                "bit": 16,
                "description": "Huffman table data 18\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA19": {
                "bit": 24,
                "description": "Huffman table data 19\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM5": {
              "DATA20": {
                "bit": 0,
                "description": "Huffman table data 20\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA21": {
                "bit": 8,
                "description": "Huffman table data 21\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA22": {
                "bit": 16,
                "description": "Huffman table data 22\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA23": {
                "bit": 24,
                "description": "Huffman table data 23\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM6": {
              "DATA24": {
                "bit": 0,
                "description": "Huffman table data 24\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA25": {
                "bit": 8,
                "description": "Huffman table data 25\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA26": {
                "bit": 16,
                "description": "Huffman table data 26\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA27": {
                "bit": 24,
                "description": "Huffman table data 27\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM7": {
              "DATA28": {
                "bit": 0,
                "description": "Huffman table data 28\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA29": {
                "bit": 8,
                "description": "Huffman table data 29\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA30": {
                "bit": 16,
                "description": "Huffman table data 30\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA31": {
                "bit": 24,
                "description": "Huffman table data 31\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM8": {
              "DATA32": {
                "bit": 0,
                "description": "Huffman table data 32\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA33": {
                "bit": 8,
                "description": "Huffman table data 33\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA34": {
                "bit": 16,
                "description": "Huffman table data 34\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA35": {
                "bit": 24,
                "description": "Huffman table data 35\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM9": {
              "DATA36": {
                "bit": 0,
                "description": "Huffman table data 36\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA37": {
                "bit": 8,
                "description": "Huffman table data 37\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA38": {
                "bit": 16,
                "description": "Huffman table data 38\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA39": {
                "bit": 24,
                "description": "Huffman table data 39\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM10": {
              "DATA40": {
                "bit": 0,
                "description": "Huffman table data 40\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA41": {
                "bit": 8,
                "description": "Huffman table data 41\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA42": {
                "bit": 16,
                "description": "Huffman table data 42\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA43": {
                "bit": 24,
                "description": "Huffman table data 43\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM11": {
              "DATA44": {
                "bit": 0,
                "description": "Huffman table data 44\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA45": {
                "bit": 8,
                "description": "Huffman table data 45\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA46": {
                "bit": 16,
                "description": "Huffman table data 46\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA47": {
                "bit": 24,
                "description": "Huffman table data 47\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM12": {
              "DATA48": {
                "bit": 0,
                "description": "Huffman table data 48\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA49": {
                "bit": 8,
                "description": "Huffman table data 49\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA50": {
                "bit": 16,
                "description": "Huffman table data 50\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA51": {
                "bit": 24,
                "description": "Huffman table data 51\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM13": {
              "DATA52": {
                "bit": 0,
                "description": "Huffman table data 52\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA53": {
                "bit": 8,
                "description": "Huffman table data 53\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA54": {
                "bit": 16,
                "description": "Huffman table data 54\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA55": {
                "bit": 24,
                "description": "Huffman table data 55\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM14": {
              "DATA56": {
                "bit": 0,
                "description": "Huffman table data 56\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA57": {
                "bit": 8,
                "description": "Huffman table data 57\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA58": {
                "bit": 16,
                "description": "Huffman table data 58\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA59": {
                "bit": 24,
                "description": "Huffman table data 59\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM15": {
              "DATA60": {
                "bit": 0,
                "description": "Huffman table data 60\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA61": {
                "bit": 8,
                "description": "Huffman table data 61\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA62": {
                "bit": 16,
                "description": "Huffman table data 62\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA63": {
                "bit": 24,
                "description": "Huffman table data 63\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM16": {
              "DATA64": {
                "bit": 0,
                "description": "Huffman table data 64\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA65": {
                "bit": 8,
                "description": "Huffman table data 65\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA66": {
                "bit": 16,
                "description": "Huffman table data 66\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA67": {
                "bit": 24,
                "description": "Huffman table data 67\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM17": {
              "DATA68": {
                "bit": 0,
                "description": "Huffman table data 68\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA69": {
                "bit": 8,
                "description": "Huffman table data 69\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA70": {
                "bit": 16,
                "description": "Huffman table data 70\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA71": {
                "bit": 24,
                "description": "Huffman table data 71\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM18": {
              "DATA72": {
                "bit": 0,
                "description": "Huffman table data 72\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA73": {
                "bit": 8,
                "description": "Huffman table data 73\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA74": {
                "bit": 16,
                "description": "Huffman table data 74\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA75": {
                "bit": 24,
                "description": "Huffman table data 75\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM19": {
              "DATA76": {
                "bit": 0,
                "description": "Huffman table data 76\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA77": {
                "bit": 8,
                "description": "Huffman table data 77\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA78": {
                "bit": 16,
                "description": "Huffman table data 78\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA79": {
                "bit": 24,
                "description": "Huffman table data 79\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM20": {
              "DATA80": {
                "bit": 0,
                "description": "Huffman table data 80\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA81": {
                "bit": 8,
                "description": "Huffman table data 81\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA82": {
                "bit": 16,
                "description": "Huffman table data 82\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA83": {
                "bit": 24,
                "description": "Huffman table data 83\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM21": {
              "DATA84": {
                "bit": 0,
                "description": "Huffman table data 84\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA85": {
                "bit": 8,
                "description": "Huffman table data 85\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA86": {
                "bit": 16,
                "description": "Huffman table data 86\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA87": {
                "bit": 24,
                "description": "Huffman table data 87\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM22": {
              "DATA88": {
                "bit": 0,
                "description": "Huffman table data 88\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA89": {
                "bit": 8,
                "description": "Huffman table data 89\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA90": {
                "bit": 16,
                "description": "Huffman table data 90\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA91": {
                "bit": 24,
                "description": "Huffman table data 91\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM23": {
              "DATA92": {
                "bit": 0,
                "description": "Huffman table data 92\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA93": {
                "bit": 8,
                "description": "Huffman table data 93\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA94": {
                "bit": 16,
                "description": "Huffman table data 94\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA95": {
                "bit": 24,
                "description": "Huffman table data 95\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM24": {
              "DATA96": {
                "bit": 0,
                "description": "Huffman table data 96\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA97": {
                "bit": 8,
                "description": "Huffman table data 97\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA98": {
                "bit": 16,
                "description": "Huffman table data 98\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA99": {
                "bit": 24,
                "description": "Huffman table data 99\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM25": {
              "DATA100": {
                "bit": 0,
                "description": "Huffman table data 100\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA101": {
                "bit": 8,
                "description": "Huffman table data 101\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA102": {
                "bit": 16,
                "description": "Huffman table data 102\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA103": {
                "bit": 24,
                "description": "Huffman table data 103\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM26": {
              "DATA104": {
                "bit": 0,
                "description": "Huffman table data 104\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA105": {
                "bit": 8,
                "description": "Huffman table data 105\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA106": {
                "bit": 16,
                "description": "Huffman table data 106\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA107": {
                "bit": 24,
                "description": "Huffman table data 107\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM27": {
              "DATA108": {
                "bit": 0,
                "description": "Huffman table data 108\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA109": {
                "bit": 8,
                "description": "Huffman table data 109\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA110": {
                "bit": 16,
                "description": "Huffman table data 110\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA111": {
                "bit": 24,
                "description": "Huffman table data 111\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM28": {
              "DATA112": {
                "bit": 0,
                "description": "Huffman table data 112\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA113": {
                "bit": 8,
                "description": "Huffman table data 113\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA114": {
                "bit": 16,
                "description": "Huffman table data 114\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA115": {
                "bit": 24,
                "description": "Huffman table data 115\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM29": {
              "DATA116": {
                "bit": 0,
                "description": "Huffman table data 116\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA117": {
                "bit": 8,
                "description": "Huffman table data 117\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA118": {
                "bit": 16,
                "description": "Huffman table data 118\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA119": {
                "bit": 24,
                "description": "Huffman table data 119\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM30": {
              "DATA120": {
                "bit": 0,
                "description": "Huffman table data 120\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA121": {
                "bit": 8,
                "description": "Huffman table data 121\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA122": {
                "bit": 16,
                "description": "Huffman table data 122\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA123": {
                "bit": 24,
                "description": "Huffman table data 123\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM31": {
              "DATA124": {
                "bit": 0,
                "description": "Huffman table data 124\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA125": {
                "bit": 8,
                "description": "Huffman table data 125\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA126": {
                "bit": 16,
                "description": "Huffman table data 126\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA127": {
                "bit": 24,
                "description": "Huffman table data 127\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM32": {
              "DATA128": {
                "bit": 0,
                "description": "Huffman table data 128\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA129": {
                "bit": 8,
                "description": "Huffman table data 129\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA130": {
                "bit": 16,
                "description": "Huffman table data 130\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA131": {
                "bit": 24,
                "description": "Huffman table data 131\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM33": {
              "DATA132": {
                "bit": 0,
                "description": "Huffman table data 132\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA133": {
                "bit": 8,
                "description": "Huffman table data 133\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA134": {
                "bit": 16,
                "description": "Huffman table data 134\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA135": {
                "bit": 24,
                "description": "Huffman table data 135\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM34": {
              "DATA136": {
                "bit": 0,
                "description": "Huffman table data 136\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA137": {
                "bit": 8,
                "description": "Huffman table data 137\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA138": {
                "bit": 16,
                "description": "Huffman table data 138\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA139": {
                "bit": 24,
                "description": "Huffman table data 139\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM35": {
              "DATA140": {
                "bit": 0,
                "description": "Huffman table data 140\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA141": {
                "bit": 8,
                "description": "Huffman table data 141\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA142": {
                "bit": 16,
                "description": "Huffman table data 142\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA143": {
                "bit": 24,
                "description": "Huffman table data 143\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM36": {
              "DATA144": {
                "bit": 0,
                "description": "Huffman table data 144\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA145": {
                "bit": 8,
                "description": "Huffman table data 145\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA146": {
                "bit": 16,
                "description": "Huffman table data 146\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA147": {
                "bit": 24,
                "description": "Huffman table data 147\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM37": {
              "DATA148": {
                "bit": 0,
                "description": "Huffman table data 148\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA149": {
                "bit": 8,
                "description": "Huffman table data 149\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA150": {
                "bit": 16,
                "description": "Huffman table data 150\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA151": {
                "bit": 24,
                "description": "Huffman table data 151\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM38": {
              "DATA152": {
                "bit": 0,
                "description": "Huffman table data 152\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA153": {
                "bit": 8,
                "description": "Huffman table data 153\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA154": {
                "bit": 16,
                "description": "Huffman table data 154\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA155": {
                "bit": 24,
                "description": "Huffman table data 155\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM39": {
              "DATA156": {
                "bit": 0,
                "description": "Huffman table data 156\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA157": {
                "bit": 8,
                "description": "Huffman table data 157\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA158": {
                "bit": 16,
                "description": "Huffman table data 158\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA159": {
                "bit": 24,
                "description": "Huffman table data 159\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM40": {
              "DATA160": {
                "bit": 0,
                "description": "Huffman table data 160\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA161": {
                "bit": 8,
                "description": "Huffman table data 161\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA162": {
                "bit": 16,
                "description": "Huffman table data 162\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA163": {
                "bit": 24,
                "description": "Huffman table data 163\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM41": {
              "DATA164": {
                "bit": 0,
                "description": "Huffman table data 164\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA165": {
                "bit": 8,
                "description": "Huffman table data 165\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA166": {
                "bit": 16,
                "description": "Huffman table data 166\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA167": {
                "bit": 24,
                "description": "Huffman table data 167\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM42": {
              "DATA168": {
                "bit": 0,
                "description": "Huffman table data 168\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA169": {
                "bit": 8,
                "description": "Huffman table data 169\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA170": {
                "bit": 16,
                "description": "Huffman table data 170\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA171": {
                "bit": 24,
                "description": "Huffman table data 171\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM43": {
              "DATA172": {
                "bit": 0,
                "description": "Huffman table data 172\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA173": {
                "bit": 8,
                "description": "Huffman table data 173\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA174": {
                "bit": 16,
                "description": "Huffman table data 174\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA175": {
                "bit": 24,
                "description": "Huffman table data 175\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM44": {
              "DATA176": {
                "bit": 0,
                "description": "Huffman table data 176\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA177": {
                "bit": 8,
                "description": "Huffman table data 177\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA178": {
                "bit": 16,
                "description": "Huffman table data 178\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA179": {
                "bit": 24,
                "description": "Huffman table data 179\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM45": {
              "DATA180": {
                "bit": 0,
                "description": "Huffman table data 180\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA181": {
                "bit": 8,
                "description": "Huffman table data 181\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA182": {
                "bit": 16,
                "description": "Huffman table data 182\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA183": {
                "bit": 24,
                "description": "Huffman table data 183\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM46": {
              "DATA184": {
                "bit": 0,
                "description": "Huffman table data 184\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA185": {
                "bit": 8,
                "description": "Huffman table data 185\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA186": {
                "bit": 16,
                "description": "Huffman table data 186\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA187": {
                "bit": 24,
                "description": "Huffman table data 187\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM47": {
              "DATA188": {
                "bit": 0,
                "description": "Huffman table data 188\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA189": {
                "bit": 8,
                "description": "Huffman table data 189\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA190": {
                "bit": 16,
                "description": "Huffman table data 190\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA191": {
                "bit": 24,
                "description": "Huffman table data 191\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM48": {
              "DATA192": {
                "bit": 0,
                "description": "Huffman table data 192\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA193": {
                "bit": 8,
                "description": "Huffman table data 193\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA194": {
                "bit": 16,
                "description": "Huffman table data 194\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA195": {
                "bit": 24,
                "description": "Huffman table data 195\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM49": {
              "DATA196": {
                "bit": 0,
                "description": "Huffman table data 196\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA197": {
                "bit": 8,
                "description": "Huffman table data 197\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA198": {
                "bit": 16,
                "description": "Huffman table data 198\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA199": {
                "bit": 24,
                "description": "Huffman table data 199\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM50": {
              "DATA200": {
                "bit": 0,
                "description": "Huffman table data 200\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA201": {
                "bit": 8,
                "description": "Huffman table data 201\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA202": {
                "bit": 16,
                "description": "Huffman table data 202\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA203": {
                "bit": 24,
                "description": "Huffman table data 203\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM51": {
              "DATA204": {
                "bit": 0,
                "description": "Huffman table data 204\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA205": {
                "bit": 8,
                "description": "Huffman table data 205\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA206": {
                "bit": 16,
                "description": "Huffman table data 206\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA207": {
                "bit": 24,
                "description": "Huffman table data 207\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM52": {
              "DATA208": {
                "bit": 0,
                "description": "Huffman table data 208\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA209": {
                "bit": 8,
                "description": "Huffman table data 209\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA210": {
                "bit": 16,
                "description": "Huffman table data 210\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA211": {
                "bit": 24,
                "description": "Huffman table data 211\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM53": {
              "DATA212": {
                "bit": 0,
                "description": "Huffman table data 212\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA213": {
                "bit": 8,
                "description": "Huffman table data 213\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA214": {
                "bit": 16,
                "description": "Huffman table data 214\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA215": {
                "bit": 24,
                "description": "Huffman table data 215\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM54": {
              "DATA216": {
                "bit": 0,
                "description": "Huffman table data 216\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA217": {
                "bit": 8,
                "description": "Huffman table data 217\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA218": {
                "bit": 16,
                "description": "Huffman table data 218\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA219": {
                "bit": 24,
                "description": "Huffman table data 219\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM55": {
              "DATA220": {
                "bit": 0,
                "description": "Huffman table data 220\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA221": {
                "bit": 8,
                "description": "Huffman table data 221\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA222": {
                "bit": 16,
                "description": "Huffman table data 222\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA223": {
                "bit": 24,
                "description": "Huffman table data 223\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM56": {
              "DATA224": {
                "bit": 0,
                "description": "Huffman table data 224\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA225": {
                "bit": 8,
                "description": "Huffman table data 225\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA226": {
                "bit": 16,
                "description": "Huffman table data 226\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA227": {
                "bit": 24,
                "description": "Huffman table data 227\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM57": {
              "DATA228": {
                "bit": 0,
                "description": "Huffman table data 228\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA229": {
                "bit": 8,
                "description": "Huffman table data 229\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA230": {
                "bit": 16,
                "description": "Huffman table data 230\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA231": {
                "bit": 24,
                "description": "Huffman table data 231\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM58": {
              "DATA232": {
                "bit": 0,
                "description": "Huffman table data 232\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA233": {
                "bit": 8,
                "description": "Huffman table data 233\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA234": {
                "bit": 16,
                "description": "Huffman table data 234\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA235": {
                "bit": 24,
                "description": "Huffman table data 235\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM59": {
              "DATA236": {
                "bit": 0,
                "description": "Huffman table data 236\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA237": {
                "bit": 8,
                "description": "Huffman table data 237\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA238": {
                "bit": 16,
                "description": "Huffman table data 238\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA239": {
                "bit": 24,
                "description": "Huffman table data 239\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM60": {
              "DATA240": {
                "bit": 0,
                "description": "Huffman table data 240\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA241": {
                "bit": 8,
                "description": "Huffman table data 241\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA242": {
                "bit": 16,
                "description": "Huffman table data 242\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA243": {
                "bit": 24,
                "description": "Huffman table data 243\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM61": {
              "DATA244": {
                "bit": 0,
                "description": "Huffman table data 244\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA245": {
                "bit": 8,
                "description": "Huffman table data 245\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA246": {
                "bit": 16,
                "description": "Huffman table data 246\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA247": {
                "bit": 24,
                "description": "Huffman table data 247\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM62": {
              "DATA248": {
                "bit": 0,
                "description": "Huffman table data 248\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA249": {
                "bit": 8,
                "description": "Huffman table data 249\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA250": {
                "bit": 16,
                "description": "Huffman table data 250\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA251": {
                "bit": 24,
                "description": "Huffman table data 251\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM63": {
              "DATA252": {
                "bit": 0,
                "description": "Huffman table data 252\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA253": {
                "bit": 8,
                "description": "Huffman table data 253\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA254": {
                "bit": 16,
                "description": "Huffman table data 254\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA255": {
                "bit": 24,
                "description": "Huffman table data 255\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM64": {
              "DATA256": {
                "bit": 0,
                "description": "Huffman table data 256\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA257": {
                "bit": 8,
                "description": "Huffman table data 257\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA258": {
                "bit": 16,
                "description": "Huffman table data 258\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA259": {
                "bit": 24,
                "description": "Huffman table data 259\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM65": {
              "DATA260": {
                "bit": 0,
                "description": "Huffman table data 260\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA261": {
                "bit": 8,
                "description": "Huffman table data 261\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA262": {
                "bit": 16,
                "description": "Huffman table data 262\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA263": {
                "bit": 24,
                "description": "Huffman table data 263\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM66": {
              "DATA264": {
                "bit": 0,
                "description": "Huffman table data 264\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA265": {
                "bit": 8,
                "description": "Huffman table data 265\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA266": {
                "bit": 16,
                "description": "Huffman table data 266\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA267": {
                "bit": 24,
                "description": "Huffman table data 267\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM67": {
              "DATA268": {
                "bit": 0,
                "description": "Huffman table data 268\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA269": {
                "bit": 8,
                "description": "Huffman table data 269\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA270": {
                "bit": 16,
                "description": "Huffman table data 270\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA271": {
                "bit": 24,
                "description": "Huffman table data 271\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM68": {
              "DATA272": {
                "bit": 0,
                "description": "Huffman table data 272\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA273": {
                "bit": 8,
                "description": "Huffman table data 273\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA274": {
                "bit": 16,
                "description": "Huffman table data 274\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA275": {
                "bit": 24,
                "description": "Huffman table data 275\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM69": {
              "DATA276": {
                "bit": 0,
                "description": "Huffman table data 276\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA277": {
                "bit": 8,
                "description": "Huffman table data 277\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA278": {
                "bit": 16,
                "description": "Huffman table data 278\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA279": {
                "bit": 24,
                "description": "Huffman table data 279\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM70": {
              "DATA280": {
                "bit": 0,
                "description": "Huffman table data 280\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA281": {
                "bit": 8,
                "description": "Huffman table data 281\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA282": {
                "bit": 16,
                "description": "Huffman table data 282\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA283": {
                "bit": 24,
                "description": "Huffman table data 283\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM71": {
              "DATA284": {
                "bit": 0,
                "description": "Huffman table data 284\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA285": {
                "bit": 8,
                "description": "Huffman table data 285\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA286": {
                "bit": 16,
                "description": "Huffman table data 286\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA287": {
                "bit": 24,
                "description": "Huffman table data 287\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM72": {
              "DATA288": {
                "bit": 0,
                "description": "Huffman table data 288\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA289": {
                "bit": 8,
                "description": "Huffman table data 289\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA290": {
                "bit": 16,
                "description": "Huffman table data 290\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA291": {
                "bit": 24,
                "description": "Huffman table data 291\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM73": {
              "DATA292": {
                "bit": 0,
                "description": "Huffman table data 292\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA293": {
                "bit": 8,
                "description": "Huffman table data 293\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA294": {
                "bit": 16,
                "description": "Huffman table data 294\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA295": {
                "bit": 24,
                "description": "Huffman table data 295\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM74": {
              "DATA296": {
                "bit": 0,
                "description": "Huffman table data 296\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA297": {
                "bit": 8,
                "description": "Huffman table data 297\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA298": {
                "bit": 16,
                "description": "Huffman table data 298\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA299": {
                "bit": 24,
                "description": "Huffman table data 299\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM75": {
              "DATA300": {
                "bit": 0,
                "description": "Huffman table data 300\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA301": {
                "bit": 8,
                "description": "Huffman table data 301\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA302": {
                "bit": 16,
                "description": "Huffman table data 302\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA303": {
                "bit": 24,
                "description": "Huffman table data 303\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM76": {
              "DATA304": {
                "bit": 0,
                "description": "Huffman table data 304\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA305": {
                "bit": 8,
                "description": "Huffman table data 305\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA306": {
                "bit": 16,
                "description": "Huffman table data 306\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA307": {
                "bit": 24,
                "description": "Huffman table data 307\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM77": {
              "DATA308": {
                "bit": 0,
                "description": "Huffman table data 308\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA309": {
                "bit": 8,
                "description": "Huffman table data 309\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA310": {
                "bit": 16,
                "description": "Huffman table data 310\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA311": {
                "bit": 24,
                "description": "Huffman table data 311\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM78": {
              "DATA312": {
                "bit": 0,
                "description": "Huffman table data 312\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA313": {
                "bit": 8,
                "description": "Huffman table data 313\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA314": {
                "bit": 16,
                "description": "Huffman table data 314\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA315": {
                "bit": 24,
                "description": "Huffman table data 315\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM79": {
              "DATA316": {
                "bit": 0,
                "description": "Huffman table data 316\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA317": {
                "bit": 8,
                "description": "Huffman table data 317\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA318": {
                "bit": 16,
                "description": "Huffman table data 318\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA319": {
                "bit": 24,
                "description": "Huffman table data 319\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM80": {
              "DATA320": {
                "bit": 0,
                "description": "Huffman table data 320\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA321": {
                "bit": 8,
                "description": "Huffman table data 321\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA322": {
                "bit": 16,
                "description": "Huffman table data 322\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA323": {
                "bit": 24,
                "description": "Huffman table data 323\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM81": {
              "DATA324": {
                "bit": 0,
                "description": "Huffman table data 324\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA325": {
                "bit": 8,
                "description": "Huffman table data 325\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA326": {
                "bit": 16,
                "description": "Huffman table data 326\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA327": {
                "bit": 24,
                "description": "Huffman table data 327\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM82": {
              "DATA328": {
                "bit": 0,
                "description": "Huffman table data 328\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA329": {
                "bit": 8,
                "description": "Huffman table data 329\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA330": {
                "bit": 16,
                "description": "Huffman table data 330\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA331": {
                "bit": 24,
                "description": "Huffman table data 331\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM83": {
              "DATA332": {
                "bit": 0,
                "description": "Huffman table data 332\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA333": {
                "bit": 8,
                "description": "Huffman table data 333\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA334": {
                "bit": 16,
                "description": "Huffman table data 334\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA335": {
                "bit": 24,
                "description": "Huffman table data 335\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM84": {
              "DATA336": {
                "bit": 0,
                "description": "Huffman table data 336\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA337": {
                "bit": 8,
                "description": "Huffman table data 337\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA338": {
                "bit": 16,
                "description": "Huffman table data 338\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA339": {
                "bit": 24,
                "description": "Huffman table data 339\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM85": {
              "DATA340": {
                "bit": 0,
                "description": "Huffman table data 340\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA341": {
                "bit": 8,
                "description": "Huffman table data 341\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA342": {
                "bit": 16,
                "description": "Huffman table data 342\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA343": {
                "bit": 24,
                "description": "Huffman table data 343\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM86": {
              "DATA344": {
                "bit": 0,
                "description": "Huffman table data 344\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA345": {
                "bit": 8,
                "description": "Huffman table data 345\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA346": {
                "bit": 16,
                "description": "Huffman table data 346\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA347": {
                "bit": 24,
                "description": "Huffman table data 347\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM87": {
              "DATA348": {
                "bit": 0,
                "description": "Huffman table data 348\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA349": {
                "bit": 8,
                "description": "Huffman table data 349\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA350": {
                "bit": 16,
                "description": "Huffman table data 350\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA351": {
                "bit": 24,
                "description": "Huffman table data 351\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM88": {
              "DATA352": {
                "bit": 0,
                "description": "Huffman table data 352\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA353": {
                "bit": 8,
                "description": "Huffman table data 353\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA354": {
                "bit": 16,
                "description": "Huffman table data 354\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA355": {
                "bit": 24,
                "description": "Huffman table data 355\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM89": {
              "DATA356": {
                "bit": 0,
                "description": "Huffman table data 356\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA357": {
                "bit": 8,
                "description": "Huffman table data 357\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA358": {
                "bit": 16,
                "description": "Huffman table data 358\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA359": {
                "bit": 24,
                "description": "Huffman table data 359\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM90": {
              "DATA360": {
                "bit": 0,
                "description": "Huffman table data 360\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA361": {
                "bit": 8,
                "description": "Huffman table data 361\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA362": {
                "bit": 16,
                "description": "Huffman table data 362\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA363": {
                "bit": 24,
                "description": "Huffman table data 363\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM91": {
              "DATA364": {
                "bit": 0,
                "description": "Huffman table data 364\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA365": {
                "bit": 8,
                "description": "Huffman table data 365\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA366": {
                "bit": 16,
                "description": "Huffman table data 366\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA367": {
                "bit": 24,
                "description": "Huffman table data 367\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM92": {
              "DATA368": {
                "bit": 0,
                "description": "Huffman table data 368\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA369": {
                "bit": 8,
                "description": "Huffman table data 369\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA370": {
                "bit": 16,
                "description": "Huffman table data 370\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA371": {
                "bit": 24,
                "description": "Huffman table data 371\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM93": {
              "DATA372": {
                "bit": 0,
                "description": "Huffman table data 372\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA373": {
                "bit": 8,
                "description": "Huffman table data 373\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA374": {
                "bit": 16,
                "description": "Huffman table data 374\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA375": {
                "bit": 24,
                "description": "Huffman table data 375\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM94": {
              "DATA376": {
                "bit": 0,
                "description": "Huffman table data 376\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA377": {
                "bit": 8,
                "description": "Huffman table data 377\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA378": {
                "bit": 16,
                "description": "Huffman table data 378\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA379": {
                "bit": 24,
                "description": "Huffman table data 379\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM95": {
              "DATA380": {
                "bit": 0,
                "description": "Huffman table data 380\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA381": {
                "bit": 8,
                "description": "Huffman table data 381\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA382": {
                "bit": 16,
                "description": "Huffman table data 382\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA383": {
                "bit": 24,
                "description": "Huffman table data 383\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM96": {
              "DATA384": {
                "bit": 0,
                "description": "Huffman table data 384\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA385": {
                "bit": 8,
                "description": "Huffman table data 385\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA386": {
                "bit": 16,
                "description": "Huffman table data 386\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA387": {
                "bit": 24,
                "description": "Huffman table data 387\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM97": {
              "DATA388": {
                "bit": 0,
                "description": "Huffman table data 388\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA389": {
                "bit": 8,
                "description": "Huffman table data 389\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA390": {
                "bit": 16,
                "description": "Huffman table data 390\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA391": {
                "bit": 24,
                "description": "Huffman table data 391\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM98": {
              "DATA392": {
                "bit": 0,
                "description": "Huffman table data 392\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA393": {
                "bit": 8,
                "description": "Huffman table data 393\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA394": {
                "bit": 16,
                "description": "Huffman table data 394\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA395": {
                "bit": 24,
                "description": "Huffman table data 395\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM99": {
              "DATA396": {
                "bit": 0,
                "description": "Huffman table data 396\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA397": {
                "bit": 8,
                "description": "Huffman table data 397\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA398": {
                "bit": 16,
                "description": "Huffman table data 398\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA399": {
                "bit": 24,
                "description": "Huffman table data 399\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM100": {
              "DATA400": {
                "bit": 0,
                "description": "Huffman table data 400\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA401": {
                "bit": 8,
                "description": "Huffman table data 401\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA402": {
                "bit": 16,
                "description": "Huffman table data 402\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA403": {
                "bit": 24,
                "description": "Huffman table data 403\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM101": {
              "DATA404": {
                "bit": 0,
                "description": "Huffman table data 404\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA405": {
                "bit": 8,
                "description": "Huffman table data 405\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA406": {
                "bit": 16,
                "description": "Huffman table data 406\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA407": {
                "bit": 24,
                "description": "Huffman table data 407\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_DHTMEM102": {
              "DATA408": {
                "bit": 0,
                "description": "Huffman table data 408\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA409": {
                "bit": 8,
                "description": "Huffman table data 409\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA410": {
                "bit": 16,
                "description": "Huffman table data 410\nHuffman table data for DHT marker segment generation.",
                "width": 8
              },
              "DATA411": {
                "bit": 24,
                "description": "Huffman table data 411\nHuffman table data for DHT marker segment generation.",
                "width": 8
              }
            },
            "JPEG_HUFFENC_AC0_0": {
              "HCODE0": {
                "bit": 0,
                "description": "Huffman code 0\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN0": {
                "bit": 8,
                "description": "Huffman length 0\nNumber of bits in the Huffman code HCODE0 minus 1.",
                "width": 4
              },
              "HCODE1": {
                "bit": 16,
                "description": "Huffman code 1\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN1": {
                "bit": 24,
                "description": "Huffman length 1\nNumber of bits in the Huffman code HCODE1 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_1": {
              "HCODE2": {
                "bit": 0,
                "description": "Huffman code 2\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN2": {
                "bit": 8,
                "description": "Huffman length 2\nNumber of bits in the Huffman code HCODE2 minus 1.",
                "width": 4
              },
              "HCODE3": {
                "bit": 16,
                "description": "Huffman code 3\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN3": {
                "bit": 24,
                "description": "Huffman length 3\nNumber of bits in the Huffman code HCODE3 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_2": {
              "HCODE4": {
                "bit": 0,
                "description": "Huffman code 4\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN4": {
                "bit": 8,
                "description": "Huffman length 4\nNumber of bits in the Huffman code HCODE4 minus 1.",
                "width": 4
              },
              "HCODE5": {
                "bit": 16,
                "description": "Huffman code 5\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN5": {
                "bit": 24,
                "description": "Huffman length 5\nNumber of bits in the Huffman code HCODE5 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_3": {
              "HCODE6": {
                "bit": 0,
                "description": "Huffman code 6\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN6": {
                "bit": 8,
                "description": "Huffman length 6\nNumber of bits in the Huffman code HCODE6 minus 1.",
                "width": 4
              },
              "HCODE7": {
                "bit": 16,
                "description": "Huffman code 7\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN7": {
                "bit": 24,
                "description": "Huffman length 7\nNumber of bits in the Huffman code HCODE7 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_4": {
              "HCODE8": {
                "bit": 0,
                "description": "Huffman code 8\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN8": {
                "bit": 8,
                "description": "Huffman length 8\nNumber of bits in the Huffman code HCODE8 minus 1.",
                "width": 4
              },
              "HCODE9": {
                "bit": 16,
                "description": "Huffman code 9\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN9": {
                "bit": 24,
                "description": "Huffman length 9\nNumber of bits in the Huffman code HCODE9 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_5": {
              "HCODE10": {
                "bit": 0,
                "description": "Huffman code 10\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN10": {
                "bit": 8,
                "description": "Huffman length 10\nNumber of bits in the Huffman code HCODE10 minus 1.",
                "width": 4
              },
              "HCODE11": {
                "bit": 16,
                "description": "Huffman code 11\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN11": {
                "bit": 24,
                "description": "Huffman length 11\nNumber of bits in the Huffman code HCODE11 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_6": {
              "HCODE12": {
                "bit": 0,
                "description": "Huffman code 12\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN12": {
                "bit": 8,
                "description": "Huffman length 12\nNumber of bits in the Huffman code HCODE12 minus 1.",
                "width": 4
              },
              "HCODE13": {
                "bit": 16,
                "description": "Huffman code 13\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN13": {
                "bit": 24,
                "description": "Huffman length 13\nNumber of bits in the Huffman code HCODE13 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_7": {
              "HCODE14": {
                "bit": 0,
                "description": "Huffman code 14\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN14": {
                "bit": 8,
                "description": "Huffman length 14\nNumber of bits in the Huffman code HCODE14 minus 1.",
                "width": 4
              },
              "HCODE15": {
                "bit": 16,
                "description": "Huffman code 15\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN15": {
                "bit": 24,
                "description": "Huffman length 15\nNumber of bits in the Huffman code HCODE15 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_8": {
              "HCODE16": {
                "bit": 0,
                "description": "Huffman code 16\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN16": {
                "bit": 8,
                "description": "Huffman length 16\nNumber of bits in the Huffman code HCODE16 minus 1.",
                "width": 4
              },
              "HCODE17": {
                "bit": 16,
                "description": "Huffman code 17\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN17": {
                "bit": 24,
                "description": "Huffman length 17\nNumber of bits in the Huffman code HCODE17 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_9": {
              "HCODE18": {
                "bit": 0,
                "description": "Huffman code 18\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN18": {
                "bit": 8,
                "description": "Huffman length 18\nNumber of bits in the Huffman code HCODE18 minus 1.",
                "width": 4
              },
              "HCODE19": {
                "bit": 16,
                "description": "Huffman code 19\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN19": {
                "bit": 24,
                "description": "Huffman length 19\nNumber of bits in the Huffman code HCODE19 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_10": {
              "HCODE20": {
                "bit": 0,
                "description": "Huffman code 20\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN20": {
                "bit": 8,
                "description": "Huffman length 20\nNumber of bits in the Huffman code HCODE20 minus 1.",
                "width": 4
              },
              "HCODE21": {
                "bit": 16,
                "description": "Huffman code 21\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN21": {
                "bit": 24,
                "description": "Huffman length 21\nNumber of bits in the Huffman code HCODE21 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_11": {
              "HCODE22": {
                "bit": 0,
                "description": "Huffman code 22\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN22": {
                "bit": 8,
                "description": "Huffman length 22\nNumber of bits in the Huffman code HCODE22 minus 1.",
                "width": 4
              },
              "HCODE23": {
                "bit": 16,
                "description": "Huffman code 23\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN23": {
                "bit": 24,
                "description": "Huffman length 23\nNumber of bits in the Huffman code HCODE23 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_12": {
              "HCODE24": {
                "bit": 0,
                "description": "Huffman code 24\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN24": {
                "bit": 8,
                "description": "Huffman length 24\nNumber of bits in the Huffman code HCODE24 minus 1.",
                "width": 4
              },
              "HCODE25": {
                "bit": 16,
                "description": "Huffman code 25\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN25": {
                "bit": 24,
                "description": "Huffman length 25\nNumber of bits in the Huffman code HCODE25 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_13": {
              "HCODE26": {
                "bit": 0,
                "description": "Huffman code 26\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN26": {
                "bit": 8,
                "description": "Huffman length 26\nNumber of bits in the Huffman code HCODE26 minus 1.",
                "width": 4
              },
              "HCODE27": {
                "bit": 16,
                "description": "Huffman code 27\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN27": {
                "bit": 24,
                "description": "Huffman length 27\nNumber of bits in the Huffman code HCODE27 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_14": {
              "HCODE28": {
                "bit": 0,
                "description": "Huffman code 28\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN28": {
                "bit": 8,
                "description": "Huffman length 28\nNumber of bits in the Huffman code HCODE28 minus 1.",
                "width": 4
              },
              "HCODE29": {
                "bit": 16,
                "description": "Huffman code 29\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN29": {
                "bit": 24,
                "description": "Huffman length 29\nNumber of bits in the Huffman code HCODE29 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_15": {
              "HCODE30": {
                "bit": 0,
                "description": "Huffman code 30\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN30": {
                "bit": 8,
                "description": "Huffman length 30\nNumber of bits in the Huffman code HCODE30 minus 1.",
                "width": 4
              },
              "HCODE31": {
                "bit": 16,
                "description": "Huffman code 31\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN31": {
                "bit": 24,
                "description": "Huffman length 31\nNumber of bits in the Huffman code HCODE31 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_16": {
              "HCODE32": {
                "bit": 0,
                "description": "Huffman code 32\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN32": {
                "bit": 8,
                "description": "Huffman length 32\nNumber of bits in the Huffman code HCODE32 minus 1.",
                "width": 4
              },
              "HCODE33": {
                "bit": 16,
                "description": "Huffman code 33\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN33": {
                "bit": 24,
                "description": "Huffman length 33\nNumber of bits in the Huffman code HCODE33 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_17": {
              "HCODE34": {
                "bit": 0,
                "description": "Huffman code 34\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN34": {
                "bit": 8,
                "description": "Huffman length 34\nNumber of bits in the Huffman code HCODE34 minus 1.",
                "width": 4
              },
              "HCODE35": {
                "bit": 16,
                "description": "Huffman code 35\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN35": {
                "bit": 24,
                "description": "Huffman length 35\nNumber of bits in the Huffman code HCODE35 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_18": {
              "HCODE36": {
                "bit": 0,
                "description": "Huffman code 36\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN36": {
                "bit": 8,
                "description": "Huffman length 36\nNumber of bits in the Huffman code HCODE36 minus 1.",
                "width": 4
              },
              "HCODE37": {
                "bit": 16,
                "description": "Huffman code 37\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN37": {
                "bit": 24,
                "description": "Huffman length 37\nNumber of bits in the Huffman code HCODE37 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_19": {
              "HCODE38": {
                "bit": 0,
                "description": "Huffman code 38\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN38": {
                "bit": 8,
                "description": "Huffman length 38\nNumber of bits in the Huffman code HCODE38 minus 1.",
                "width": 4
              },
              "HCODE39": {
                "bit": 16,
                "description": "Huffman code 39\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN39": {
                "bit": 24,
                "description": "Huffman length 39\nNumber of bits in the Huffman code HCODE39 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_20": {
              "HCODE40": {
                "bit": 0,
                "description": "Huffman code 40\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN40": {
                "bit": 8,
                "description": "Huffman length 40\nNumber of bits in the Huffman code HCODE40 minus 1.",
                "width": 4
              },
              "HCODE41": {
                "bit": 16,
                "description": "Huffman code 41\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN41": {
                "bit": 24,
                "description": "Huffman length 41\nNumber of bits in the Huffman code HCODE41 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_21": {
              "HCODE42": {
                "bit": 0,
                "description": "Huffman code 42\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN42": {
                "bit": 8,
                "description": "Huffman length 42\nNumber of bits in the Huffman code HCODE42 minus 1.",
                "width": 4
              },
              "HCODE43": {
                "bit": 16,
                "description": "Huffman code 43\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN43": {
                "bit": 24,
                "description": "Huffman length 43\nNumber of bits in the Huffman code HCODE43 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_22": {
              "HCODE44": {
                "bit": 0,
                "description": "Huffman code 44\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN44": {
                "bit": 8,
                "description": "Huffman length 44\nNumber of bits in the Huffman code HCODE44 minus 1.",
                "width": 4
              },
              "HCODE45": {
                "bit": 16,
                "description": "Huffman code 45\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN45": {
                "bit": 24,
                "description": "Huffman length 45\nNumber of bits in the Huffman code HCODE45 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_23": {
              "HCODE46": {
                "bit": 0,
                "description": "Huffman code 46\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN46": {
                "bit": 8,
                "description": "Huffman length 46\nNumber of bits in the Huffman code HCODE46 minus 1.",
                "width": 4
              },
              "HCODE47": {
                "bit": 16,
                "description": "Huffman code 47\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN47": {
                "bit": 24,
                "description": "Huffman length 47\nNumber of bits in the Huffman code HCODE47 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_24": {
              "HCODE48": {
                "bit": 0,
                "description": "Huffman code 48\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN48": {
                "bit": 8,
                "description": "Huffman length 48\nNumber of bits in the Huffman code HCODE48 minus 1.",
                "width": 4
              },
              "HCODE49": {
                "bit": 16,
                "description": "Huffman code 49\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN49": {
                "bit": 24,
                "description": "Huffman length 49\nNumber of bits in the Huffman code HCODE49 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_25": {
              "HCODE50": {
                "bit": 0,
                "description": "Huffman code 50\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN50": {
                "bit": 8,
                "description": "Huffman length 50\nNumber of bits in the Huffman code HCODE50 minus 1.",
                "width": 4
              },
              "HCODE51": {
                "bit": 16,
                "description": "Huffman code 51\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN51": {
                "bit": 24,
                "description": "Huffman length 51\nNumber of bits in the Huffman code HCODE51 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_26": {
              "HCODE52": {
                "bit": 0,
                "description": "Huffman code 52\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN52": {
                "bit": 8,
                "description": "Huffman length 52\nNumber of bits in the Huffman code HCODE52 minus 1.",
                "width": 4
              },
              "HCODE53": {
                "bit": 16,
                "description": "Huffman code 53\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN53": {
                "bit": 24,
                "description": "Huffman length 53\nNumber of bits in the Huffman code HCODE53 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_27": {
              "HCODE54": {
                "bit": 0,
                "description": "Huffman code 54\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN54": {
                "bit": 8,
                "description": "Huffman length 54\nNumber of bits in the Huffman code HCODE54 minus 1.",
                "width": 4
              },
              "HCODE55": {
                "bit": 16,
                "description": "Huffman code 55\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN55": {
                "bit": 24,
                "description": "Huffman length 55\nNumber of bits in the Huffman code HCODE55 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_28": {
              "HCODE56": {
                "bit": 0,
                "description": "Huffman code 56\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN56": {
                "bit": 8,
                "description": "Huffman length 56\nNumber of bits in the Huffman code HCODE56 minus 1.",
                "width": 4
              },
              "HCODE57": {
                "bit": 16,
                "description": "Huffman code 57\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN57": {
                "bit": 24,
                "description": "Huffman length 57\nNumber of bits in the Huffman code HCODE57 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_29": {
              "HCODE58": {
                "bit": 0,
                "description": "Huffman code 58\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN58": {
                "bit": 8,
                "description": "Huffman length 58\nNumber of bits in the Huffman code HCODE58 minus 1.",
                "width": 4
              },
              "HCODE59": {
                "bit": 16,
                "description": "Huffman code 59\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN59": {
                "bit": 24,
                "description": "Huffman length 59\nNumber of bits in the Huffman code HCODE59 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_30": {
              "HCODE60": {
                "bit": 0,
                "description": "Huffman code 60\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN60": {
                "bit": 8,
                "description": "Huffman length 60\nNumber of bits in the Huffman code HCODE60 minus 1.",
                "width": 4
              },
              "HCODE61": {
                "bit": 16,
                "description": "Huffman code 61\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN61": {
                "bit": 24,
                "description": "Huffman length 61\nNumber of bits in the Huffman code HCODE61 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_31": {
              "HCODE62": {
                "bit": 0,
                "description": "Huffman code 62\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN62": {
                "bit": 8,
                "description": "Huffman length 62\nNumber of bits in the Huffman code HCODE62 minus 1.",
                "width": 4
              },
              "HCODE63": {
                "bit": 16,
                "description": "Huffman code 63\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN63": {
                "bit": 24,
                "description": "Huffman length 63\nNumber of bits in the Huffman code HCODE63 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_32": {
              "HCODE64": {
                "bit": 0,
                "description": "Huffman code 64\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN64": {
                "bit": 8,
                "description": "Huffman length 64\nNumber of bits in the Huffman code HCODE64 minus 1.",
                "width": 4
              },
              "HCODE65": {
                "bit": 16,
                "description": "Huffman code 65\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN65": {
                "bit": 24,
                "description": "Huffman length 65\nNumber of bits in the Huffman code HCODE65 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_33": {
              "HCODE66": {
                "bit": 0,
                "description": "Huffman code 66\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN66": {
                "bit": 8,
                "description": "Huffman length 66\nNumber of bits in the Huffman code HCODE66 minus 1.",
                "width": 4
              },
              "HCODE67": {
                "bit": 16,
                "description": "Huffman code 67\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN67": {
                "bit": 24,
                "description": "Huffman length 67\nNumber of bits in the Huffman code HCODE67 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_34": {
              "HCODE68": {
                "bit": 0,
                "description": "Huffman code 68\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN68": {
                "bit": 8,
                "description": "Huffman length 68\nNumber of bits in the Huffman code HCODE68 minus 1.",
                "width": 4
              },
              "HCODE69": {
                "bit": 16,
                "description": "Huffman code 69\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN69": {
                "bit": 24,
                "description": "Huffman length 69\nNumber of bits in the Huffman code HCODE69 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_35": {
              "HCODE70": {
                "bit": 0,
                "description": "Huffman code 70\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN70": {
                "bit": 8,
                "description": "Huffman length 70\nNumber of bits in the Huffman code HCODE70 minus 1.",
                "width": 4
              },
              "HCODE71": {
                "bit": 16,
                "description": "Huffman code 71\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN71": {
                "bit": 24,
                "description": "Huffman length 71\nNumber of bits in the Huffman code HCODE71 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_36": {
              "HCODE72": {
                "bit": 0,
                "description": "Huffman code 72\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN72": {
                "bit": 8,
                "description": "Huffman length 72\nNumber of bits in the Huffman code HCODE72 minus 1.",
                "width": 4
              },
              "HCODE73": {
                "bit": 16,
                "description": "Huffman code 73\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN73": {
                "bit": 24,
                "description": "Huffman length 73\nNumber of bits in the Huffman code HCODE73 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_37": {
              "HCODE74": {
                "bit": 0,
                "description": "Huffman code 74\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN74": {
                "bit": 8,
                "description": "Huffman length 74\nNumber of bits in the Huffman code HCODE74 minus 1.",
                "width": 4
              },
              "HCODE75": {
                "bit": 16,
                "description": "Huffman code 75\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN75": {
                "bit": 24,
                "description": "Huffman length 75\nNumber of bits in the Huffman code HCODE75 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_38": {
              "HCODE76": {
                "bit": 0,
                "description": "Huffman code 76\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN76": {
                "bit": 8,
                "description": "Huffman length 76\nNumber of bits in the Huffman code HCODE76 minus 1.",
                "width": 4
              },
              "HCODE77": {
                "bit": 16,
                "description": "Huffman code 77\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN77": {
                "bit": 24,
                "description": "Huffman length 77\nNumber of bits in the Huffman code HCODE77 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_39": {
              "HCODE78": {
                "bit": 0,
                "description": "Huffman code 78\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN78": {
                "bit": 8,
                "description": "Huffman length 78\nNumber of bits in the Huffman code HCODE78 minus 1.",
                "width": 4
              },
              "HCODE79": {
                "bit": 16,
                "description": "Huffman code 79\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN79": {
                "bit": 24,
                "description": "Huffman length 79\nNumber of bits in the Huffman code HCODE79 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_40": {
              "HCODE80": {
                "bit": 0,
                "description": "Huffman code 80\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN80": {
                "bit": 8,
                "description": "Huffman length 80\nNumber of bits in the Huffman code HCODE80 minus 1.",
                "width": 4
              },
              "HCODE81": {
                "bit": 16,
                "description": "Huffman code 81\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN81": {
                "bit": 24,
                "description": "Huffman length 81\nNumber of bits in the Huffman code HCODE81 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_41": {
              "HCODE82": {
                "bit": 0,
                "description": "Huffman code 82\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN82": {
                "bit": 8,
                "description": "Huffman length 82\nNumber of bits in the Huffman code HCODE82 minus 1.",
                "width": 4
              },
              "HCODE83": {
                "bit": 16,
                "description": "Huffman code 83\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN83": {
                "bit": 24,
                "description": "Huffman length 83\nNumber of bits in the Huffman code HCODE83 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_42": {
              "HCODE84": {
                "bit": 0,
                "description": "Huffman code 84\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN84": {
                "bit": 8,
                "description": "Huffman length 84\nNumber of bits in the Huffman code HCODE84 minus 1.",
                "width": 4
              },
              "HCODE85": {
                "bit": 16,
                "description": "Huffman code 85\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN85": {
                "bit": 24,
                "description": "Huffman length 85\nNumber of bits in the Huffman code HCODE85 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_43": {
              "HCODE86": {
                "bit": 0,
                "description": "Huffman code 86\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN86": {
                "bit": 8,
                "description": "Huffman length 86\nNumber of bits in the Huffman code HCODE86 minus 1.",
                "width": 4
              },
              "HCODE87": {
                "bit": 16,
                "description": "Huffman code 87\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN87": {
                "bit": 24,
                "description": "Huffman length 87\nNumber of bits in the Huffman code HCODE87 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_44": {
              "HCODE88": {
                "bit": 0,
                "description": "Huffman code 88\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN88": {
                "bit": 8,
                "description": "Huffman length 88\nNumber of bits in the Huffman code HCODE88 minus 1.",
                "width": 4
              },
              "HCODE89": {
                "bit": 16,
                "description": "Huffman code 89\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN89": {
                "bit": 24,
                "description": "Huffman length 89\nNumber of bits in the Huffman code HCODE89 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_45": {
              "HCODE90": {
                "bit": 0,
                "description": "Huffman code 90\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN90": {
                "bit": 8,
                "description": "Huffman length 90\nNumber of bits in the Huffman code HCODE90 minus 1.",
                "width": 4
              },
              "HCODE91": {
                "bit": 16,
                "description": "Huffman code 91\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN91": {
                "bit": 24,
                "description": "Huffman length 91\nNumber of bits in the Huffman code HCODE91 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_46": {
              "HCODE92": {
                "bit": 0,
                "description": "Huffman code 92\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN92": {
                "bit": 8,
                "description": "Huffman length 92\nNumber of bits in the Huffman code HCODE92 minus 1.",
                "width": 4
              },
              "HCODE93": {
                "bit": 16,
                "description": "Huffman code 93\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN93": {
                "bit": 24,
                "description": "Huffman length 93\nNumber of bits in the Huffman code HCODE93 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_47": {
              "HCODE94": {
                "bit": 0,
                "description": "Huffman code 94\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN94": {
                "bit": 8,
                "description": "Huffman length 94\nNumber of bits in the Huffman code HCODE94 minus 1.",
                "width": 4
              },
              "HCODE95": {
                "bit": 16,
                "description": "Huffman code 95\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN95": {
                "bit": 24,
                "description": "Huffman length 95\nNumber of bits in the Huffman code HCODE95 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_48": {
              "HCODE96": {
                "bit": 0,
                "description": "Huffman code 96\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN96": {
                "bit": 8,
                "description": "Huffman length 96\nNumber of bits in the Huffman code HCODE96 minus 1.",
                "width": 4
              },
              "HCODE97": {
                "bit": 16,
                "description": "Huffman code 97\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN97": {
                "bit": 24,
                "description": "Huffman length 97\nNumber of bits in the Huffman code HCODE97 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_49": {
              "HCODE98": {
                "bit": 0,
                "description": "Huffman code 98\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN98": {
                "bit": 8,
                "description": "Huffman length 98\nNumber of bits in the Huffman code HCODE98 minus 1.",
                "width": 4
              },
              "HCODE99": {
                "bit": 16,
                "description": "Huffman code 99\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN99": {
                "bit": 24,
                "description": "Huffman length 99\nNumber of bits in the Huffman code HCODE99 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_50": {
              "HCODE100": {
                "bit": 0,
                "description": "Huffman code 100\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN100": {
                "bit": 8,
                "description": "Huffman length 100\nNumber of bits in the Huffman code HCODE100 minus 1.",
                "width": 4
              },
              "HCODE101": {
                "bit": 16,
                "description": "Huffman code 101\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN101": {
                "bit": 24,
                "description": "Huffman length 101\nNumber of bits in the Huffman code HCODE101 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_51": {
              "HCODE102": {
                "bit": 0,
                "description": "Huffman code 102\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN102": {
                "bit": 8,
                "description": "Huffman length 102\nNumber of bits in the Huffman code HCODE102 minus 1.",
                "width": 4
              },
              "HCODE103": {
                "bit": 16,
                "description": "Huffman code 103\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN103": {
                "bit": 24,
                "description": "Huffman length 103\nNumber of bits in the Huffman code HCODE103 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_52": {
              "HCODE104": {
                "bit": 0,
                "description": "Huffman code 104\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN104": {
                "bit": 8,
                "description": "Huffman length 104\nNumber of bits in the Huffman code HCODE104 minus 1.",
                "width": 4
              },
              "HCODE105": {
                "bit": 16,
                "description": "Huffman code 105\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN105": {
                "bit": 24,
                "description": "Huffman length 105\nNumber of bits in the Huffman code HCODE105 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_53": {
              "HCODE106": {
                "bit": 0,
                "description": "Huffman code 106\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN106": {
                "bit": 8,
                "description": "Huffman length 106\nNumber of bits in the Huffman code HCODE106 minus 1.",
                "width": 4
              },
              "HCODE107": {
                "bit": 16,
                "description": "Huffman code 107\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN107": {
                "bit": 24,
                "description": "Huffman length 107\nNumber of bits in the Huffman code HCODE107 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_54": {
              "HCODE108": {
                "bit": 0,
                "description": "Huffman code 108\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN108": {
                "bit": 8,
                "description": "Huffman length 108\nNumber of bits in the Huffman code HCODE108 minus 1.",
                "width": 4
              },
              "HCODE109": {
                "bit": 16,
                "description": "Huffman code 109\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN109": {
                "bit": 24,
                "description": "Huffman length 109\nNumber of bits in the Huffman code HCODE109 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_55": {
              "HCODE110": {
                "bit": 0,
                "description": "Huffman code 110\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN110": {
                "bit": 8,
                "description": "Huffman length 110\nNumber of bits in the Huffman code HCODE110 minus 1.",
                "width": 4
              },
              "HCODE111": {
                "bit": 16,
                "description": "Huffman code 111\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN111": {
                "bit": 24,
                "description": "Huffman length 111\nNumber of bits in the Huffman code HCODE111 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_0": {
              "HCODE0": {
                "bit": 0,
                "description": "Huffman code 0\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN0": {
                "bit": 8,
                "description": "Huffman length 0\nNumber of bits in the Huffman code HCODE0 minus 1.",
                "width": 4
              },
              "HCODE1": {
                "bit": 16,
                "description": "Huffman code 1\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN1": {
                "bit": 24,
                "description": "Huffman length 1\nNumber of bits in the Huffman code HCODE1 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_56": {
              "HCODE112": {
                "bit": 0,
                "description": "Huffman code 112\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN112": {
                "bit": 8,
                "description": "Huffman length 112\nNumber of bits in the Huffman code HCODE112 minus 1.",
                "width": 4
              },
              "HCODE113": {
                "bit": 16,
                "description": "Huffman code 113\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN113": {
                "bit": 24,
                "description": "Huffman length 113\nNumber of bits in the Huffman code HCODE113 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_1": {
              "HCODE2": {
                "bit": 0,
                "description": "Huffman code 2\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN2": {
                "bit": 8,
                "description": "Huffman length 2\nNumber of bits in the Huffman code HCODE2 minus 1.",
                "width": 4
              },
              "HCODE3": {
                "bit": 16,
                "description": "Huffman code 3\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN3": {
                "bit": 24,
                "description": "Huffman length 3\nNumber of bits in the Huffman code HCODE3 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_57": {
              "HCODE114": {
                "bit": 0,
                "description": "Huffman code 114\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN114": {
                "bit": 8,
                "description": "Huffman length 114\nNumber of bits in the Huffman code HCODE114 minus 1.",
                "width": 4
              },
              "HCODE115": {
                "bit": 16,
                "description": "Huffman code 115\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN115": {
                "bit": 24,
                "description": "Huffman length 115\nNumber of bits in the Huffman code HCODE115 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_2": {
              "HCODE4": {
                "bit": 0,
                "description": "Huffman code 4\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN4": {
                "bit": 8,
                "description": "Huffman length 4\nNumber of bits in the Huffman code HCODE4 minus 1.",
                "width": 4
              },
              "HCODE5": {
                "bit": 16,
                "description": "Huffman code 5\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN5": {
                "bit": 24,
                "description": "Huffman length 5\nNumber of bits in the Huffman code HCODE5 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_58": {
              "HCODE116": {
                "bit": 0,
                "description": "Huffman code 116\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN116": {
                "bit": 8,
                "description": "Huffman length 116\nNumber of bits in the Huffman code HCODE116 minus 1.",
                "width": 4
              },
              "HCODE117": {
                "bit": 16,
                "description": "Huffman code 117\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN117": {
                "bit": 24,
                "description": "Huffman length 117\nNumber of bits in the Huffman code HCODE117 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_3": {
              "HCODE6": {
                "bit": 0,
                "description": "Huffman code 6\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN6": {
                "bit": 8,
                "description": "Huffman length 6\nNumber of bits in the Huffman code HCODE6 minus 1.",
                "width": 4
              },
              "HCODE7": {
                "bit": 16,
                "description": "Huffman code 7\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN7": {
                "bit": 24,
                "description": "Huffman length 7\nNumber of bits in the Huffman code HCODE7 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_59": {
              "HCODE118": {
                "bit": 0,
                "description": "Huffman code 118\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN118": {
                "bit": 8,
                "description": "Huffman length 118\nNumber of bits in the Huffman code HCODE118 minus 1.",
                "width": 4
              },
              "HCODE119": {
                "bit": 16,
                "description": "Huffman code 119\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN119": {
                "bit": 24,
                "description": "Huffman length 119\nNumber of bits in the Huffman code HCODE119 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_4": {
              "HCODE8": {
                "bit": 0,
                "description": "Huffman code 8\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN8": {
                "bit": 8,
                "description": "Huffman length 8\nNumber of bits in the Huffman code HCODE8 minus 1.",
                "width": 4
              },
              "HCODE9": {
                "bit": 16,
                "description": "Huffman code 9\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN9": {
                "bit": 24,
                "description": "Huffman length 9\nNumber of bits in the Huffman code HCODE9 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_60": {
              "HCODE120": {
                "bit": 0,
                "description": "Huffman code 120\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN120": {
                "bit": 8,
                "description": "Huffman length 120\nNumber of bits in the Huffman code HCODE120 minus 1.",
                "width": 4
              },
              "HCODE121": {
                "bit": 16,
                "description": "Huffman code 121\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN121": {
                "bit": 24,
                "description": "Huffman length 121\nNumber of bits in the Huffman code HCODE121 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_5": {
              "HCODE10": {
                "bit": 0,
                "description": "Huffman code 10\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN10": {
                "bit": 8,
                "description": "Huffman length 10\nNumber of bits in the Huffman code HCODE10 minus 1.",
                "width": 4
              },
              "HCODE11": {
                "bit": 16,
                "description": "Huffman code 11\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN11": {
                "bit": 24,
                "description": "Huffman length 11\nNumber of bits in the Huffman code HCODE11 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_61": {
              "HCODE122": {
                "bit": 0,
                "description": "Huffman code 122\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN122": {
                "bit": 8,
                "description": "Huffman length 122\nNumber of bits in the Huffman code HCODE122 minus 1.",
                "width": 4
              },
              "HCODE123": {
                "bit": 16,
                "description": "Huffman code 123\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN123": {
                "bit": 24,
                "description": "Huffman length 123\nNumber of bits in the Huffman code HCODE123 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_6": {
              "HCODE12": {
                "bit": 0,
                "description": "Huffman code 12\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN12": {
                "bit": 8,
                "description": "Huffman length 12\nNumber of bits in the Huffman code HCODE12 minus 1.",
                "width": 4
              },
              "HCODE13": {
                "bit": 16,
                "description": "Huffman code 13\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN13": {
                "bit": 24,
                "description": "Huffman length 13\nNumber of bits in the Huffman code HCODE13 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_62": {
              "HCODE124": {
                "bit": 0,
                "description": "Huffman code 124\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN124": {
                "bit": 8,
                "description": "Huffman length 124\nNumber of bits in the Huffman code HCODE124 minus 1.",
                "width": 4
              },
              "HCODE125": {
                "bit": 16,
                "description": "Huffman code 125\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN125": {
                "bit": 24,
                "description": "Huffman length 125\nNumber of bits in the Huffman code HCODE125 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_7": {
              "HCODE14": {
                "bit": 0,
                "description": "Huffman code 14\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN14": {
                "bit": 8,
                "description": "Huffman length 14\nNumber of bits in the Huffman code HCODE14 minus 1.",
                "width": 4
              },
              "HCODE15": {
                "bit": 16,
                "description": "Huffman code 15\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN15": {
                "bit": 24,
                "description": "Huffman length 15\nNumber of bits in the Huffman code HCODE15 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_63": {
              "HCODE126": {
                "bit": 0,
                "description": "Huffman code 126\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN126": {
                "bit": 8,
                "description": "Huffman length 126\nNumber of bits in the Huffman code HCODE126 minus 1.",
                "width": 4
              },
              "HCODE127": {
                "bit": 16,
                "description": "Huffman code 127\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN127": {
                "bit": 24,
                "description": "Huffman length 127\nNumber of bits in the Huffman code HCODE127 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_8": {
              "HCODE16": {
                "bit": 0,
                "description": "Huffman code 16\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN16": {
                "bit": 8,
                "description": "Huffman length 16\nNumber of bits in the Huffman code HCODE16 minus 1.",
                "width": 4
              },
              "HCODE17": {
                "bit": 16,
                "description": "Huffman code 17\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN17": {
                "bit": 24,
                "description": "Huffman length 17\nNumber of bits in the Huffman code HCODE17 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_64": {
              "HCODE128": {
                "bit": 0,
                "description": "Huffman code 128\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN128": {
                "bit": 8,
                "description": "Huffman length 128\nNumber of bits in the Huffman code HCODE128 minus 1.",
                "width": 4
              },
              "HCODE129": {
                "bit": 16,
                "description": "Huffman code 129\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN129": {
                "bit": 24,
                "description": "Huffman length 129\nNumber of bits in the Huffman code HCODE129 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_9": {
              "HCODE18": {
                "bit": 0,
                "description": "Huffman code 18\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN18": {
                "bit": 8,
                "description": "Huffman length 18\nNumber of bits in the Huffman code HCODE18 minus 1.",
                "width": 4
              },
              "HCODE19": {
                "bit": 16,
                "description": "Huffman code 19\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN19": {
                "bit": 24,
                "description": "Huffman length 19\nNumber of bits in the Huffman code HCODE19 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_65": {
              "HCODE130": {
                "bit": 0,
                "description": "Huffman code 130\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN130": {
                "bit": 8,
                "description": "Huffman length 130\nNumber of bits in the Huffman code HCODE130 minus 1.",
                "width": 4
              },
              "HCODE131": {
                "bit": 16,
                "description": "Huffman code 131\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN131": {
                "bit": 24,
                "description": "Huffman length 131\nNumber of bits in the Huffman code HCODE131 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_10": {
              "HCODE20": {
                "bit": 0,
                "description": "Huffman code 20\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN20": {
                "bit": 8,
                "description": "Huffman length 20\nNumber of bits in the Huffman code HCODE20 minus 1.",
                "width": 4
              },
              "HCODE21": {
                "bit": 16,
                "description": "Huffman code 21\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN21": {
                "bit": 24,
                "description": "Huffman length 21\nNumber of bits in the Huffman code HCODE21 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_66": {
              "HCODE132": {
                "bit": 0,
                "description": "Huffman code 132\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN132": {
                "bit": 8,
                "description": "Huffman length 132\nNumber of bits in the Huffman code HCODE132 minus 1.",
                "width": 4
              },
              "HCODE133": {
                "bit": 16,
                "description": "Huffman code 133\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN133": {
                "bit": 24,
                "description": "Huffman length 133\nNumber of bits in the Huffman code HCODE133 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_11": {
              "HCODE22": {
                "bit": 0,
                "description": "Huffman code 22\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN22": {
                "bit": 8,
                "description": "Huffman length 22\nNumber of bits in the Huffman code HCODE22 minus 1.",
                "width": 4
              },
              "HCODE23": {
                "bit": 16,
                "description": "Huffman code 23\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN23": {
                "bit": 24,
                "description": "Huffman length 23\nNumber of bits in the Huffman code HCODE23 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_67": {
              "HCODE134": {
                "bit": 0,
                "description": "Huffman code 134\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN134": {
                "bit": 8,
                "description": "Huffman length 134\nNumber of bits in the Huffman code HCODE134 minus 1.",
                "width": 4
              },
              "HCODE135": {
                "bit": 16,
                "description": "Huffman code 135\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN135": {
                "bit": 24,
                "description": "Huffman length 135\nNumber of bits in the Huffman code HCODE135 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_12": {
              "HCODE24": {
                "bit": 0,
                "description": "Huffman code 24\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN24": {
                "bit": 8,
                "description": "Huffman length 24\nNumber of bits in the Huffman code HCODE24 minus 1.",
                "width": 4
              },
              "HCODE25": {
                "bit": 16,
                "description": "Huffman code 25\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN25": {
                "bit": 24,
                "description": "Huffman length 25\nNumber of bits in the Huffman code HCODE25 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_68": {
              "HCODE136": {
                "bit": 0,
                "description": "Huffman code 136\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN136": {
                "bit": 8,
                "description": "Huffman length 136\nNumber of bits in the Huffman code HCODE136 minus 1.",
                "width": 4
              },
              "HCODE137": {
                "bit": 16,
                "description": "Huffman code 137\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN137": {
                "bit": 24,
                "description": "Huffman length 137\nNumber of bits in the Huffman code HCODE137 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_13": {
              "HCODE26": {
                "bit": 0,
                "description": "Huffman code 26\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN26": {
                "bit": 8,
                "description": "Huffman length 26\nNumber of bits in the Huffman code HCODE26 minus 1.",
                "width": 4
              },
              "HCODE27": {
                "bit": 16,
                "description": "Huffman code 27\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN27": {
                "bit": 24,
                "description": "Huffman length 27\nNumber of bits in the Huffman code HCODE27 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_69": {
              "HCODE138": {
                "bit": 0,
                "description": "Huffman code 138\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN138": {
                "bit": 8,
                "description": "Huffman length 138\nNumber of bits in the Huffman code HCODE138 minus 1.",
                "width": 4
              },
              "HCODE139": {
                "bit": 16,
                "description": "Huffman code 139\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN139": {
                "bit": 24,
                "description": "Huffman length 139\nNumber of bits in the Huffman code HCODE139 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_14": {
              "HCODE28": {
                "bit": 0,
                "description": "Huffman code 28\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN28": {
                "bit": 8,
                "description": "Huffman length 28\nNumber of bits in the Huffman code HCODE28 minus 1.",
                "width": 4
              },
              "HCODE29": {
                "bit": 16,
                "description": "Huffman code 29\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN29": {
                "bit": 24,
                "description": "Huffman length 29\nNumber of bits in the Huffman code HCODE29 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_70": {
              "HCODE140": {
                "bit": 0,
                "description": "Huffman code 140\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN140": {
                "bit": 8,
                "description": "Huffman length 140\nNumber of bits in the Huffman code HCODE140 minus 1.",
                "width": 4
              },
              "HCODE141": {
                "bit": 16,
                "description": "Huffman code 141\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN141": {
                "bit": 24,
                "description": "Huffman length 141\nNumber of bits in the Huffman code HCODE141 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_15": {
              "HCODE30": {
                "bit": 0,
                "description": "Huffman code 30\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN30": {
                "bit": 8,
                "description": "Huffman length 30\nNumber of bits in the Huffman code HCODE30 minus 1.",
                "width": 4
              },
              "HCODE31": {
                "bit": 16,
                "description": "Huffman code 31\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN31": {
                "bit": 24,
                "description": "Huffman length 31\nNumber of bits in the Huffman code HCODE31 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_71": {
              "HCODE142": {
                "bit": 0,
                "description": "Huffman code 142\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN142": {
                "bit": 8,
                "description": "Huffman length 142\nNumber of bits in the Huffman code HCODE142 minus 1.",
                "width": 4
              },
              "HCODE143": {
                "bit": 16,
                "description": "Huffman code 143\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN143": {
                "bit": 24,
                "description": "Huffman length 143\nNumber of bits in the Huffman code HCODE143 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_16": {
              "HCODE32": {
                "bit": 0,
                "description": "Huffman code 32\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN32": {
                "bit": 8,
                "description": "Huffman length 32\nNumber of bits in the Huffman code HCODE32 minus 1.",
                "width": 4
              },
              "HCODE33": {
                "bit": 16,
                "description": "Huffman code 33\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN33": {
                "bit": 24,
                "description": "Huffman length 33\nNumber of bits in the Huffman code HCODE33 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_72": {
              "HCODE144": {
                "bit": 0,
                "description": "Huffman code 144\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN144": {
                "bit": 8,
                "description": "Huffman length 144\nNumber of bits in the Huffman code HCODE144 minus 1.",
                "width": 4
              },
              "HCODE145": {
                "bit": 16,
                "description": "Huffman code 145\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN145": {
                "bit": 24,
                "description": "Huffman length 145\nNumber of bits in the Huffman code HCODE145 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_17": {
              "HCODE34": {
                "bit": 0,
                "description": "Huffman code 34\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN34": {
                "bit": 8,
                "description": "Huffman length 34\nNumber of bits in the Huffman code HCODE34 minus 1.",
                "width": 4
              },
              "HCODE35": {
                "bit": 16,
                "description": "Huffman code 35\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN35": {
                "bit": 24,
                "description": "Huffman length 35\nNumber of bits in the Huffman code HCODE35 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_73": {
              "HCODE146": {
                "bit": 0,
                "description": "Huffman code 146\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN146": {
                "bit": 8,
                "description": "Huffman length 146\nNumber of bits in the Huffman code HCODE146 minus 1.",
                "width": 4
              },
              "HCODE147": {
                "bit": 16,
                "description": "Huffman code 147\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN147": {
                "bit": 24,
                "description": "Huffman length 147\nNumber of bits in the Huffman code HCODE147 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_18": {
              "HCODE36": {
                "bit": 0,
                "description": "Huffman code 36\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN36": {
                "bit": 8,
                "description": "Huffman length 36\nNumber of bits in the Huffman code HCODE36 minus 1.",
                "width": 4
              },
              "HCODE37": {
                "bit": 16,
                "description": "Huffman code 37\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN37": {
                "bit": 24,
                "description": "Huffman length 37\nNumber of bits in the Huffman code HCODE37 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_74": {
              "HCODE148": {
                "bit": 0,
                "description": "Huffman code 148\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN148": {
                "bit": 8,
                "description": "Huffman length 148\nNumber of bits in the Huffman code HCODE148 minus 1.",
                "width": 4
              },
              "HCODE149": {
                "bit": 16,
                "description": "Huffman code 149\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN149": {
                "bit": 24,
                "description": "Huffman length 149\nNumber of bits in the Huffman code HCODE149 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_19": {
              "HCODE38": {
                "bit": 0,
                "description": "Huffman code 38\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN38": {
                "bit": 8,
                "description": "Huffman length 38\nNumber of bits in the Huffman code HCODE38 minus 1.",
                "width": 4
              },
              "HCODE39": {
                "bit": 16,
                "description": "Huffman code 39\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN39": {
                "bit": 24,
                "description": "Huffman length 39\nNumber of bits in the Huffman code HCODE39 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_75": {
              "HCODE150": {
                "bit": 0,
                "description": "Huffman code 150\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN150": {
                "bit": 8,
                "description": "Huffman length 150\nNumber of bits in the Huffman code HCODE150 minus 1.",
                "width": 4
              },
              "HCODE151": {
                "bit": 16,
                "description": "Huffman code 151\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN151": {
                "bit": 24,
                "description": "Huffman length 151\nNumber of bits in the Huffman code HCODE151 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_20": {
              "HCODE40": {
                "bit": 0,
                "description": "Huffman code 40\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN40": {
                "bit": 8,
                "description": "Huffman length 40\nNumber of bits in the Huffman code HCODE40 minus 1.",
                "width": 4
              },
              "HCODE41": {
                "bit": 16,
                "description": "Huffman code 41\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN41": {
                "bit": 24,
                "description": "Huffman length 41\nNumber of bits in the Huffman code HCODE41 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_76": {
              "HCODE152": {
                "bit": 0,
                "description": "Huffman code 152\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN152": {
                "bit": 8,
                "description": "Huffman length 152\nNumber of bits in the Huffman code HCODE152 minus 1.",
                "width": 4
              },
              "HCODE153": {
                "bit": 16,
                "description": "Huffman code 153\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN153": {
                "bit": 24,
                "description": "Huffman length 153\nNumber of bits in the Huffman code HCODE153 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_21": {
              "HCODE42": {
                "bit": 0,
                "description": "Huffman code 42\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN42": {
                "bit": 8,
                "description": "Huffman length 42\nNumber of bits in the Huffman code HCODE42 minus 1.",
                "width": 4
              },
              "HCODE43": {
                "bit": 16,
                "description": "Huffman code 43\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN43": {
                "bit": 24,
                "description": "Huffman length 43\nNumber of bits in the Huffman code HCODE43 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_77": {
              "HCODE154": {
                "bit": 0,
                "description": "Huffman code 154\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN154": {
                "bit": 8,
                "description": "Huffman length 154\nNumber of bits in the Huffman code HCODE154 minus 1.",
                "width": 4
              },
              "HCODE155": {
                "bit": 16,
                "description": "Huffman code 155\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN155": {
                "bit": 24,
                "description": "Huffman length 155\nNumber of bits in the Huffman code HCODE155 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_22": {
              "HCODE44": {
                "bit": 0,
                "description": "Huffman code 44\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN44": {
                "bit": 8,
                "description": "Huffman length 44\nNumber of bits in the Huffman code HCODE44 minus 1.",
                "width": 4
              },
              "HCODE45": {
                "bit": 16,
                "description": "Huffman code 45\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN45": {
                "bit": 24,
                "description": "Huffman length 45\nNumber of bits in the Huffman code HCODE45 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_78": {
              "HCODE156": {
                "bit": 0,
                "description": "Huffman code 156\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN156": {
                "bit": 8,
                "description": "Huffman length 156\nNumber of bits in the Huffman code HCODE156 minus 1.",
                "width": 4
              },
              "HCODE157": {
                "bit": 16,
                "description": "Huffman code 157\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN157": {
                "bit": 24,
                "description": "Huffman length 157\nNumber of bits in the Huffman code HCODE157 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_23": {
              "HCODE46": {
                "bit": 0,
                "description": "Huffman code 46\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN46": {
                "bit": 8,
                "description": "Huffman length 46\nNumber of bits in the Huffman code HCODE46 minus 1.",
                "width": 4
              },
              "HCODE47": {
                "bit": 16,
                "description": "Huffman code 47\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN47": {
                "bit": 24,
                "description": "Huffman length 47\nNumber of bits in the Huffman code HCODE47 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_79": {
              "HCODE158": {
                "bit": 0,
                "description": "Huffman code 158\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN158": {
                "bit": 8,
                "description": "Huffman length 158\nNumber of bits in the Huffman code HCODE158 minus 1.",
                "width": 4
              },
              "HCODE159": {
                "bit": 16,
                "description": "Huffman code 159\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN159": {
                "bit": 24,
                "description": "Huffman length 159\nNumber of bits in the Huffman code HCODE159 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_24": {
              "HCODE48": {
                "bit": 0,
                "description": "Huffman code 48\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN48": {
                "bit": 8,
                "description": "Huffman length 48\nNumber of bits in the Huffman code HCODE48 minus 1.",
                "width": 4
              },
              "HCODE49": {
                "bit": 16,
                "description": "Huffman code 49\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN49": {
                "bit": 24,
                "description": "Huffman length 49\nNumber of bits in the Huffman code HCODE49 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_80": {
              "HCODE160": {
                "bit": 0,
                "description": "Huffman code 160\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN160": {
                "bit": 8,
                "description": "Huffman length 160\nNumber of bits in the Huffman code HCODE160 minus 1.",
                "width": 4
              },
              "HCODE161": {
                "bit": 16,
                "description": "Huffman code 161\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN161": {
                "bit": 24,
                "description": "Huffman length 161\nNumber of bits in the Huffman code HCODE161 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_25": {
              "HCODE50": {
                "bit": 0,
                "description": "Huffman code 50\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN50": {
                "bit": 8,
                "description": "Huffman length 50\nNumber of bits in the Huffman code HCODE50 minus 1.",
                "width": 4
              },
              "HCODE51": {
                "bit": 16,
                "description": "Huffman code 51\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN51": {
                "bit": 24,
                "description": "Huffman length 51\nNumber of bits in the Huffman code HCODE51 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_81": {
              "HCODE162": {
                "bit": 0,
                "description": "Huffman code 162\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN162": {
                "bit": 8,
                "description": "Huffman length 162\nNumber of bits in the Huffman code HCODE162 minus 1.",
                "width": 4
              },
              "HCODE163": {
                "bit": 16,
                "description": "Huffman code 163\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN163": {
                "bit": 24,
                "description": "Huffman length 163\nNumber of bits in the Huffman code HCODE163 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_26": {
              "HCODE52": {
                "bit": 0,
                "description": "Huffman code 52\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN52": {
                "bit": 8,
                "description": "Huffman length 52\nNumber of bits in the Huffman code HCODE52 minus 1.",
                "width": 4
              },
              "HCODE53": {
                "bit": 16,
                "description": "Huffman code 53\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN53": {
                "bit": 24,
                "description": "Huffman length 53\nNumber of bits in the Huffman code HCODE53 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_82": {
              "HCODE164": {
                "bit": 0,
                "description": "Huffman code 164\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN164": {
                "bit": 8,
                "description": "Huffman length 164\nNumber of bits in the Huffman code HCODE164 minus 1.",
                "width": 4
              },
              "HCODE165": {
                "bit": 16,
                "description": "Huffman code 165\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN165": {
                "bit": 24,
                "description": "Huffman length 165\nNumber of bits in the Huffman code HCODE165 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_27": {
              "HCODE54": {
                "bit": 0,
                "description": "Huffman code 54\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN54": {
                "bit": 8,
                "description": "Huffman length 54\nNumber of bits in the Huffman code HCODE54 minus 1.",
                "width": 4
              },
              "HCODE55": {
                "bit": 16,
                "description": "Huffman code 55\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN55": {
                "bit": 24,
                "description": "Huffman length 55\nNumber of bits in the Huffman code HCODE55 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_83": {
              "HCODE166": {
                "bit": 0,
                "description": "Huffman code 166\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN166": {
                "bit": 8,
                "description": "Huffman length 166\nNumber of bits in the Huffman code HCODE166 minus 1.",
                "width": 4
              },
              "HCODE167": {
                "bit": 16,
                "description": "Huffman code 167\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN167": {
                "bit": 24,
                "description": "Huffman length 167\nNumber of bits in the Huffman code HCODE167 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_28": {
              "HCODE56": {
                "bit": 0,
                "description": "Huffman code 56\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN56": {
                "bit": 8,
                "description": "Huffman length 56\nNumber of bits in the Huffman code HCODE56 minus 1.",
                "width": 4
              },
              "HCODE57": {
                "bit": 16,
                "description": "Huffman code 57\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN57": {
                "bit": 24,
                "description": "Huffman length 57\nNumber of bits in the Huffman code HCODE57 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_84": {
              "HCODE168": {
                "bit": 0,
                "description": "Huffman code 168\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN168": {
                "bit": 8,
                "description": "Huffman length 168\nNumber of bits in the Huffman code HCODE168 minus 1.",
                "width": 4
              },
              "HCODE169": {
                "bit": 16,
                "description": "Huffman code 169\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN169": {
                "bit": 24,
                "description": "Huffman length 169\nNumber of bits in the Huffman code HCODE169 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_29": {
              "HCODE58": {
                "bit": 0,
                "description": "Huffman code 58\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN58": {
                "bit": 8,
                "description": "Huffman length 58\nNumber of bits in the Huffman code HCODE58 minus 1.",
                "width": 4
              },
              "HCODE59": {
                "bit": 16,
                "description": "Huffman code 59\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN59": {
                "bit": 24,
                "description": "Huffman length 59\nNumber of bits in the Huffman code HCODE59 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_85": {
              "HCODE170": {
                "bit": 0,
                "description": "Huffman code 170\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN170": {
                "bit": 8,
                "description": "Huffman length 170\nNumber of bits in the Huffman code HCODE170 minus 1.",
                "width": 4
              },
              "HCODE171": {
                "bit": 16,
                "description": "Huffman code 171\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN171": {
                "bit": 24,
                "description": "Huffman length 171\nNumber of bits in the Huffman code HCODE171 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_30": {
              "HCODE60": {
                "bit": 0,
                "description": "Huffman code 60\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN60": {
                "bit": 8,
                "description": "Huffman length 60\nNumber of bits in the Huffman code HCODE60 minus 1.",
                "width": 4
              },
              "HCODE61": {
                "bit": 16,
                "description": "Huffman code 61\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN61": {
                "bit": 24,
                "description": "Huffman length 61\nNumber of bits in the Huffman code HCODE61 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_86": {
              "HCODE172": {
                "bit": 0,
                "description": "Huffman code 172\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN172": {
                "bit": 8,
                "description": "Huffman length 172\nNumber of bits in the Huffman code HCODE172 minus 1.",
                "width": 4
              },
              "HCODE173": {
                "bit": 16,
                "description": "Huffman code 173\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN173": {
                "bit": 24,
                "description": "Huffman length 173\nNumber of bits in the Huffman code HCODE173 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_31": {
              "HCODE62": {
                "bit": 0,
                "description": "Huffman code 62\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN62": {
                "bit": 8,
                "description": "Huffman length 62\nNumber of bits in the Huffman code HCODE62 minus 1.",
                "width": 4
              },
              "HCODE63": {
                "bit": 16,
                "description": "Huffman code 63\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN63": {
                "bit": 24,
                "description": "Huffman length 63\nNumber of bits in the Huffman code HCODE63 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC0_87": {
              "HCODE174": {
                "bit": 0,
                "description": "Huffman code 174\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN174": {
                "bit": 8,
                "description": "Huffman length 174\nNumber of bits in the Huffman code HCODE174 minus 1.",
                "width": 4
              },
              "HCODE175": {
                "bit": 16,
                "description": "Huffman code 175\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN175": {
                "bit": 24,
                "description": "Huffman length 175\nNumber of bits in the Huffman code HCODE175 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_32": {
              "HCODE64": {
                "bit": 0,
                "description": "Huffman code 64\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN64": {
                "bit": 8,
                "description": "Huffman length 64\nNumber of bits in the Huffman code HCODE64 minus 1.",
                "width": 4
              },
              "HCODE65": {
                "bit": 16,
                "description": "Huffman code 65\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN65": {
                "bit": 24,
                "description": "Huffman length 65\nNumber of bits in the Huffman code HCODE65 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_33": {
              "HCODE66": {
                "bit": 0,
                "description": "Huffman code 66\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN66": {
                "bit": 8,
                "description": "Huffman length 66\nNumber of bits in the Huffman code HCODE66 minus 1.",
                "width": 4
              },
              "HCODE67": {
                "bit": 16,
                "description": "Huffman code 67\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN67": {
                "bit": 24,
                "description": "Huffman length 67\nNumber of bits in the Huffman code HCODE67 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_34": {
              "HCODE68": {
                "bit": 0,
                "description": "Huffman code 68\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN68": {
                "bit": 8,
                "description": "Huffman length 68\nNumber of bits in the Huffman code HCODE68 minus 1.",
                "width": 4
              },
              "HCODE69": {
                "bit": 16,
                "description": "Huffman code 69\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN69": {
                "bit": 24,
                "description": "Huffman length 69\nNumber of bits in the Huffman code HCODE69 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_35": {
              "HCODE70": {
                "bit": 0,
                "description": "Huffman code 70\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN70": {
                "bit": 8,
                "description": "Huffman length 70\nNumber of bits in the Huffman code HCODE70 minus 1.",
                "width": 4
              },
              "HCODE71": {
                "bit": 16,
                "description": "Huffman code 71\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN71": {
                "bit": 24,
                "description": "Huffman length 71\nNumber of bits in the Huffman code HCODE71 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_36": {
              "HCODE72": {
                "bit": 0,
                "description": "Huffman code 72\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN72": {
                "bit": 8,
                "description": "Huffman length 72\nNumber of bits in the Huffman code HCODE72 minus 1.",
                "width": 4
              },
              "HCODE73": {
                "bit": 16,
                "description": "Huffman code 73\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN73": {
                "bit": 24,
                "description": "Huffman length 73\nNumber of bits in the Huffman code HCODE73 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_37": {
              "HCODE74": {
                "bit": 0,
                "description": "Huffman code 74\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN74": {
                "bit": 8,
                "description": "Huffman length 74\nNumber of bits in the Huffman code HCODE74 minus 1.",
                "width": 4
              },
              "HCODE75": {
                "bit": 16,
                "description": "Huffman code 75\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN75": {
                "bit": 24,
                "description": "Huffman length 75\nNumber of bits in the Huffman code HCODE75 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_38": {
              "HCODE76": {
                "bit": 0,
                "description": "Huffman code 76\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN76": {
                "bit": 8,
                "description": "Huffman length 76\nNumber of bits in the Huffman code HCODE76 minus 1.",
                "width": 4
              },
              "HCODE77": {
                "bit": 16,
                "description": "Huffman code 77\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN77": {
                "bit": 24,
                "description": "Huffman length 77\nNumber of bits in the Huffman code HCODE77 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_39": {
              "HCODE78": {
                "bit": 0,
                "description": "Huffman code 78\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN78": {
                "bit": 8,
                "description": "Huffman length 78\nNumber of bits in the Huffman code HCODE78 minus 1.",
                "width": 4
              },
              "HCODE79": {
                "bit": 16,
                "description": "Huffman code 79\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN79": {
                "bit": 24,
                "description": "Huffman length 79\nNumber of bits in the Huffman code HCODE79 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_40": {
              "HCODE80": {
                "bit": 0,
                "description": "Huffman code 80\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN80": {
                "bit": 8,
                "description": "Huffman length 80\nNumber of bits in the Huffman code HCODE80 minus 1.",
                "width": 4
              },
              "HCODE81": {
                "bit": 16,
                "description": "Huffman code 81\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN81": {
                "bit": 24,
                "description": "Huffman length 81\nNumber of bits in the Huffman code HCODE81 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_41": {
              "HCODE82": {
                "bit": 0,
                "description": "Huffman code 82\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN82": {
                "bit": 8,
                "description": "Huffman length 82\nNumber of bits in the Huffman code HCODE82 minus 1.",
                "width": 4
              },
              "HCODE83": {
                "bit": 16,
                "description": "Huffman code 83\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN83": {
                "bit": 24,
                "description": "Huffman length 83\nNumber of bits in the Huffman code HCODE83 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_42": {
              "HCODE84": {
                "bit": 0,
                "description": "Huffman code 84\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN84": {
                "bit": 8,
                "description": "Huffman length 84\nNumber of bits in the Huffman code HCODE84 minus 1.",
                "width": 4
              },
              "HCODE85": {
                "bit": 16,
                "description": "Huffman code 85\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN85": {
                "bit": 24,
                "description": "Huffman length 85\nNumber of bits in the Huffman code HCODE85 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_43": {
              "HCODE86": {
                "bit": 0,
                "description": "Huffman code 86\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN86": {
                "bit": 8,
                "description": "Huffman length 86\nNumber of bits in the Huffman code HCODE86 minus 1.",
                "width": 4
              },
              "HCODE87": {
                "bit": 16,
                "description": "Huffman code 87\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN87": {
                "bit": 24,
                "description": "Huffman length 87\nNumber of bits in the Huffman code HCODE87 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_44": {
              "HCODE88": {
                "bit": 0,
                "description": "Huffman code 88\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN88": {
                "bit": 8,
                "description": "Huffman length 88\nNumber of bits in the Huffman code HCODE88 minus 1.",
                "width": 4
              },
              "HCODE89": {
                "bit": 16,
                "description": "Huffman code 89\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN89": {
                "bit": 24,
                "description": "Huffman length 89\nNumber of bits in the Huffman code HCODE89 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_45": {
              "HCODE90": {
                "bit": 0,
                "description": "Huffman code 90\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN90": {
                "bit": 8,
                "description": "Huffman length 90\nNumber of bits in the Huffman code HCODE90 minus 1.",
                "width": 4
              },
              "HCODE91": {
                "bit": 16,
                "description": "Huffman code 91\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN91": {
                "bit": 24,
                "description": "Huffman length 91\nNumber of bits in the Huffman code HCODE91 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_46": {
              "HCODE92": {
                "bit": 0,
                "description": "Huffman code 92\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN92": {
                "bit": 8,
                "description": "Huffman length 92\nNumber of bits in the Huffman code HCODE92 minus 1.",
                "width": 4
              },
              "HCODE93": {
                "bit": 16,
                "description": "Huffman code 93\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN93": {
                "bit": 24,
                "description": "Huffman length 93\nNumber of bits in the Huffman code HCODE93 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_47": {
              "HCODE94": {
                "bit": 0,
                "description": "Huffman code 94\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN94": {
                "bit": 8,
                "description": "Huffman length 94\nNumber of bits in the Huffman code HCODE94 minus 1.",
                "width": 4
              },
              "HCODE95": {
                "bit": 16,
                "description": "Huffman code 95\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN95": {
                "bit": 24,
                "description": "Huffman length 95\nNumber of bits in the Huffman code HCODE95 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_48": {
              "HCODE96": {
                "bit": 0,
                "description": "Huffman code 96\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN96": {
                "bit": 8,
                "description": "Huffman length 96\nNumber of bits in the Huffman code HCODE96 minus 1.",
                "width": 4
              },
              "HCODE97": {
                "bit": 16,
                "description": "Huffman code 97\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN97": {
                "bit": 24,
                "description": "Huffman length 97\nNumber of bits in the Huffman code HCODE97 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_49": {
              "HCODE98": {
                "bit": 0,
                "description": "Huffman code 98\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN98": {
                "bit": 8,
                "description": "Huffman length 98\nNumber of bits in the Huffman code HCODE98 minus 1.",
                "width": 4
              },
              "HCODE99": {
                "bit": 16,
                "description": "Huffman code 99\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN99": {
                "bit": 24,
                "description": "Huffman length 99\nNumber of bits in the Huffman code HCODE99 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_50": {
              "HCODE100": {
                "bit": 0,
                "description": "Huffman code 100\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN100": {
                "bit": 8,
                "description": "Huffman length 100\nNumber of bits in the Huffman code HCODE100 minus 1.",
                "width": 4
              },
              "HCODE101": {
                "bit": 16,
                "description": "Huffman code 101\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN101": {
                "bit": 24,
                "description": "Huffman length 101\nNumber of bits in the Huffman code HCODE101 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_51": {
              "HCODE102": {
                "bit": 0,
                "description": "Huffman code 102\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN102": {
                "bit": 8,
                "description": "Huffman length 102\nNumber of bits in the Huffman code HCODE102 minus 1.",
                "width": 4
              },
              "HCODE103": {
                "bit": 16,
                "description": "Huffman code 103\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN103": {
                "bit": 24,
                "description": "Huffman length 103\nNumber of bits in the Huffman code HCODE103 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_52": {
              "HCODE104": {
                "bit": 0,
                "description": "Huffman code 104\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN104": {
                "bit": 8,
                "description": "Huffman length 104\nNumber of bits in the Huffman code HCODE104 minus 1.",
                "width": 4
              },
              "HCODE105": {
                "bit": 16,
                "description": "Huffman code 105\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN105": {
                "bit": 24,
                "description": "Huffman length 105\nNumber of bits in the Huffman code HCODE105 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_53": {
              "HCODE106": {
                "bit": 0,
                "description": "Huffman code 106\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN106": {
                "bit": 8,
                "description": "Huffman length 106\nNumber of bits in the Huffman code HCODE106 minus 1.",
                "width": 4
              },
              "HCODE107": {
                "bit": 16,
                "description": "Huffman code 107\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN107": {
                "bit": 24,
                "description": "Huffman length 107\nNumber of bits in the Huffman code HCODE107 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_54": {
              "HCODE108": {
                "bit": 0,
                "description": "Huffman code 108\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN108": {
                "bit": 8,
                "description": "Huffman length 108\nNumber of bits in the Huffman code HCODE108 minus 1.",
                "width": 4
              },
              "HCODE109": {
                "bit": 16,
                "description": "Huffman code 109\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN109": {
                "bit": 24,
                "description": "Huffman length 109\nNumber of bits in the Huffman code HCODE109 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_55": {
              "HCODE110": {
                "bit": 0,
                "description": "Huffman code 110\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN110": {
                "bit": 8,
                "description": "Huffman length 110\nNumber of bits in the Huffman code HCODE110 minus 1.",
                "width": 4
              },
              "HCODE111": {
                "bit": 16,
                "description": "Huffman code 111\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN111": {
                "bit": 24,
                "description": "Huffman length 111\nNumber of bits in the Huffman code HCODE111 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_56": {
              "HCODE112": {
                "bit": 0,
                "description": "Huffman code 112\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN112": {
                "bit": 8,
                "description": "Huffman length 112\nNumber of bits in the Huffman code HCODE112 minus 1.",
                "width": 4
              },
              "HCODE113": {
                "bit": 16,
                "description": "Huffman code 113\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN113": {
                "bit": 24,
                "description": "Huffman length 113\nNumber of bits in the Huffman code HCODE113 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_57": {
              "HCODE114": {
                "bit": 0,
                "description": "Huffman code 114\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN114": {
                "bit": 8,
                "description": "Huffman length 114\nNumber of bits in the Huffman code HCODE114 minus 1.",
                "width": 4
              },
              "HCODE115": {
                "bit": 16,
                "description": "Huffman code 115\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN115": {
                "bit": 24,
                "description": "Huffman length 115\nNumber of bits in the Huffman code HCODE115 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_58": {
              "HCODE116": {
                "bit": 0,
                "description": "Huffman code 116\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN116": {
                "bit": 8,
                "description": "Huffman length 116\nNumber of bits in the Huffman code HCODE116 minus 1.",
                "width": 4
              },
              "HCODE117": {
                "bit": 16,
                "description": "Huffman code 117\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN117": {
                "bit": 24,
                "description": "Huffman length 117\nNumber of bits in the Huffman code HCODE117 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_59": {
              "HCODE118": {
                "bit": 0,
                "description": "Huffman code 118\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN118": {
                "bit": 8,
                "description": "Huffman length 118\nNumber of bits in the Huffman code HCODE118 minus 1.",
                "width": 4
              },
              "HCODE119": {
                "bit": 16,
                "description": "Huffman code 119\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN119": {
                "bit": 24,
                "description": "Huffman length 119\nNumber of bits in the Huffman code HCODE119 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_60": {
              "HCODE120": {
                "bit": 0,
                "description": "Huffman code 120\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN120": {
                "bit": 8,
                "description": "Huffman length 120\nNumber of bits in the Huffman code HCODE120 minus 1.",
                "width": 4
              },
              "HCODE121": {
                "bit": 16,
                "description": "Huffman code 121\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN121": {
                "bit": 24,
                "description": "Huffman length 121\nNumber of bits in the Huffman code HCODE121 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_61": {
              "HCODE122": {
                "bit": 0,
                "description": "Huffman code 122\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN122": {
                "bit": 8,
                "description": "Huffman length 122\nNumber of bits in the Huffman code HCODE122 minus 1.",
                "width": 4
              },
              "HCODE123": {
                "bit": 16,
                "description": "Huffman code 123\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN123": {
                "bit": 24,
                "description": "Huffman length 123\nNumber of bits in the Huffman code HCODE123 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_62": {
              "HCODE124": {
                "bit": 0,
                "description": "Huffman code 124\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN124": {
                "bit": 8,
                "description": "Huffman length 124\nNumber of bits in the Huffman code HCODE124 minus 1.",
                "width": 4
              },
              "HCODE125": {
                "bit": 16,
                "description": "Huffman code 125\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN125": {
                "bit": 24,
                "description": "Huffman length 125\nNumber of bits in the Huffman code HCODE125 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_63": {
              "HCODE126": {
                "bit": 0,
                "description": "Huffman code 126\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN126": {
                "bit": 8,
                "description": "Huffman length 126\nNumber of bits in the Huffman code HCODE126 minus 1.",
                "width": 4
              },
              "HCODE127": {
                "bit": 16,
                "description": "Huffman code 127\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN127": {
                "bit": 24,
                "description": "Huffman length 127\nNumber of bits in the Huffman code HCODE127 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_64": {
              "HCODE128": {
                "bit": 0,
                "description": "Huffman code 128\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN128": {
                "bit": 8,
                "description": "Huffman length 128\nNumber of bits in the Huffman code HCODE128 minus 1.",
                "width": 4
              },
              "HCODE129": {
                "bit": 16,
                "description": "Huffman code 129\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN129": {
                "bit": 24,
                "description": "Huffman length 129\nNumber of bits in the Huffman code HCODE129 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_65": {
              "HCODE130": {
                "bit": 0,
                "description": "Huffman code 130\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN130": {
                "bit": 8,
                "description": "Huffman length 130\nNumber of bits in the Huffman code HCODE130 minus 1.",
                "width": 4
              },
              "HCODE131": {
                "bit": 16,
                "description": "Huffman code 131\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN131": {
                "bit": 24,
                "description": "Huffman length 131\nNumber of bits in the Huffman code HCODE131 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_66": {
              "HCODE132": {
                "bit": 0,
                "description": "Huffman code 132\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN132": {
                "bit": 8,
                "description": "Huffman length 132\nNumber of bits in the Huffman code HCODE132 minus 1.",
                "width": 4
              },
              "HCODE133": {
                "bit": 16,
                "description": "Huffman code 133\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN133": {
                "bit": 24,
                "description": "Huffman length 133\nNumber of bits in the Huffman code HCODE133 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_67": {
              "HCODE134": {
                "bit": 0,
                "description": "Huffman code 134\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN134": {
                "bit": 8,
                "description": "Huffman length 134\nNumber of bits in the Huffman code HCODE134 minus 1.",
                "width": 4
              },
              "HCODE135": {
                "bit": 16,
                "description": "Huffman code 135\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN135": {
                "bit": 24,
                "description": "Huffman length 135\nNumber of bits in the Huffman code HCODE135 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_68": {
              "HCODE136": {
                "bit": 0,
                "description": "Huffman code 136\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN136": {
                "bit": 8,
                "description": "Huffman length 136\nNumber of bits in the Huffman code HCODE136 minus 1.",
                "width": 4
              },
              "HCODE137": {
                "bit": 16,
                "description": "Huffman code 137\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN137": {
                "bit": 24,
                "description": "Huffman length 137\nNumber of bits in the Huffman code HCODE137 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_69": {
              "HCODE138": {
                "bit": 0,
                "description": "Huffman code 138\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN138": {
                "bit": 8,
                "description": "Huffman length 138\nNumber of bits in the Huffman code HCODE138 minus 1.",
                "width": 4
              },
              "HCODE139": {
                "bit": 16,
                "description": "Huffman code 139\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN139": {
                "bit": 24,
                "description": "Huffman length 139\nNumber of bits in the Huffman code HCODE139 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_70": {
              "HCODE140": {
                "bit": 0,
                "description": "Huffman code 140\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN140": {
                "bit": 8,
                "description": "Huffman length 140\nNumber of bits in the Huffman code HCODE140 minus 1.",
                "width": 4
              },
              "HCODE141": {
                "bit": 16,
                "description": "Huffman code 141\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN141": {
                "bit": 24,
                "description": "Huffman length 141\nNumber of bits in the Huffman code HCODE141 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_71": {
              "HCODE142": {
                "bit": 0,
                "description": "Huffman code 142\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN142": {
                "bit": 8,
                "description": "Huffman length 142\nNumber of bits in the Huffman code HCODE142 minus 1.",
                "width": 4
              },
              "HCODE143": {
                "bit": 16,
                "description": "Huffman code 143\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN143": {
                "bit": 24,
                "description": "Huffman length 143\nNumber of bits in the Huffman code HCODE143 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_72": {
              "HCODE144": {
                "bit": 0,
                "description": "Huffman code 144\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN144": {
                "bit": 8,
                "description": "Huffman length 144\nNumber of bits in the Huffman code HCODE144 minus 1.",
                "width": 4
              },
              "HCODE145": {
                "bit": 16,
                "description": "Huffman code 145\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN145": {
                "bit": 24,
                "description": "Huffman length 145\nNumber of bits in the Huffman code HCODE145 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_73": {
              "HCODE146": {
                "bit": 0,
                "description": "Huffman code 146\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN146": {
                "bit": 8,
                "description": "Huffman length 146\nNumber of bits in the Huffman code HCODE146 minus 1.",
                "width": 4
              },
              "HCODE147": {
                "bit": 16,
                "description": "Huffman code 147\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN147": {
                "bit": 24,
                "description": "Huffman length 147\nNumber of bits in the Huffman code HCODE147 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_74": {
              "HCODE148": {
                "bit": 0,
                "description": "Huffman code 148\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN148": {
                "bit": 8,
                "description": "Huffman length 148\nNumber of bits in the Huffman code HCODE148 minus 1.",
                "width": 4
              },
              "HCODE149": {
                "bit": 16,
                "description": "Huffman code 149\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN149": {
                "bit": 24,
                "description": "Huffman length 149\nNumber of bits in the Huffman code HCODE149 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_75": {
              "HCODE150": {
                "bit": 0,
                "description": "Huffman code 150\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN150": {
                "bit": 8,
                "description": "Huffman length 150\nNumber of bits in the Huffman code HCODE150 minus 1.",
                "width": 4
              },
              "HCODE151": {
                "bit": 16,
                "description": "Huffman code 151\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN151": {
                "bit": 24,
                "description": "Huffman length 151\nNumber of bits in the Huffman code HCODE151 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_76": {
              "HCODE152": {
                "bit": 0,
                "description": "Huffman code 152\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN152": {
                "bit": 8,
                "description": "Huffman length 152\nNumber of bits in the Huffman code HCODE152 minus 1.",
                "width": 4
              },
              "HCODE153": {
                "bit": 16,
                "description": "Huffman code 153\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN153": {
                "bit": 24,
                "description": "Huffman length 153\nNumber of bits in the Huffman code HCODE153 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_77": {
              "HCODE154": {
                "bit": 0,
                "description": "Huffman code 154\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN154": {
                "bit": 8,
                "description": "Huffman length 154\nNumber of bits in the Huffman code HCODE154 minus 1.",
                "width": 4
              },
              "HCODE155": {
                "bit": 16,
                "description": "Huffman code 155\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN155": {
                "bit": 24,
                "description": "Huffman length 155\nNumber of bits in the Huffman code HCODE155 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_78": {
              "HCODE156": {
                "bit": 0,
                "description": "Huffman code 156\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN156": {
                "bit": 8,
                "description": "Huffman length 156\nNumber of bits in the Huffman code HCODE156 minus 1.",
                "width": 4
              },
              "HCODE157": {
                "bit": 16,
                "description": "Huffman code 157\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN157": {
                "bit": 24,
                "description": "Huffman length 157\nNumber of bits in the Huffman code HCODE157 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_79": {
              "HCODE158": {
                "bit": 0,
                "description": "Huffman code 158\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN158": {
                "bit": 8,
                "description": "Huffman length 158\nNumber of bits in the Huffman code HCODE158 minus 1.",
                "width": 4
              },
              "HCODE159": {
                "bit": 16,
                "description": "Huffman code 159\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN159": {
                "bit": 24,
                "description": "Huffman length 159\nNumber of bits in the Huffman code HCODE159 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_80": {
              "HCODE160": {
                "bit": 0,
                "description": "Huffman code 160\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN160": {
                "bit": 8,
                "description": "Huffman length 160\nNumber of bits in the Huffman code HCODE160 minus 1.",
                "width": 4
              },
              "HCODE161": {
                "bit": 16,
                "description": "Huffman code 161\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN161": {
                "bit": 24,
                "description": "Huffman length 161\nNumber of bits in the Huffman code HCODE161 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_81": {
              "HCODE162": {
                "bit": 0,
                "description": "Huffman code 162\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN162": {
                "bit": 8,
                "description": "Huffman length 162\nNumber of bits in the Huffman code HCODE162 minus 1.",
                "width": 4
              },
              "HCODE163": {
                "bit": 16,
                "description": "Huffman code 163\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN163": {
                "bit": 24,
                "description": "Huffman length 163\nNumber of bits in the Huffman code HCODE163 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_82": {
              "HCODE164": {
                "bit": 0,
                "description": "Huffman code 164\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN164": {
                "bit": 8,
                "description": "Huffman length 164\nNumber of bits in the Huffman code HCODE164 minus 1.",
                "width": 4
              },
              "HCODE165": {
                "bit": 16,
                "description": "Huffman code 165\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN165": {
                "bit": 24,
                "description": "Huffman length 165\nNumber of bits in the Huffman code HCODE165 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_83": {
              "HCODE166": {
                "bit": 0,
                "description": "Huffman code 166\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN166": {
                "bit": 8,
                "description": "Huffman length 166\nNumber of bits in the Huffman code HCODE166 minus 1.",
                "width": 4
              },
              "HCODE167": {
                "bit": 16,
                "description": "Huffman code 167\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN167": {
                "bit": 24,
                "description": "Huffman length 167\nNumber of bits in the Huffman code HCODE167 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_84": {
              "HCODE168": {
                "bit": 0,
                "description": "Huffman code 168\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN168": {
                "bit": 8,
                "description": "Huffman length 168\nNumber of bits in the Huffman code HCODE168 minus 1.",
                "width": 4
              },
              "HCODE169": {
                "bit": 16,
                "description": "Huffman code 169\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN169": {
                "bit": 24,
                "description": "Huffman length 169\nNumber of bits in the Huffman code HCODE169 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_85": {
              "HCODE170": {
                "bit": 0,
                "description": "Huffman code 170\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN170": {
                "bit": 8,
                "description": "Huffman length 170\nNumber of bits in the Huffman code HCODE170 minus 1.",
                "width": 4
              },
              "HCODE171": {
                "bit": 16,
                "description": "Huffman code 171\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN171": {
                "bit": 24,
                "description": "Huffman length 171\nNumber of bits in the Huffman code HCODE171 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_86": {
              "HCODE172": {
                "bit": 0,
                "description": "Huffman code 172\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN172": {
                "bit": 8,
                "description": "Huffman length 172\nNumber of bits in the Huffman code HCODE172 minus 1.",
                "width": 4
              },
              "HCODE173": {
                "bit": 16,
                "description": "Huffman code 173\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN173": {
                "bit": 24,
                "description": "Huffman length 173\nNumber of bits in the Huffman code HCODE173 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_AC1_87": {
              "HCODE174": {
                "bit": 0,
                "description": "Huffman code 174\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN174": {
                "bit": 8,
                "description": "Huffman length 174\nNumber of bits in the Huffman code HCODE174 minus 1.",
                "width": 4
              },
              "HCODE175": {
                "bit": 16,
                "description": "Huffman code 175\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN175": {
                "bit": 24,
                "description": "Huffman length 175\nNumber of bits in the Huffman code HCODE175 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_DC0_0": {
              "HCODE0": {
                "bit": 0,
                "description": "Huffman code 0\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN0": {
                "bit": 8,
                "description": "Huffman length 0\nNumber of bits in the Huffman code HCODE0 minus 1.",
                "width": 4
              },
              "HCODE1": {
                "bit": 16,
                "description": "Huffman code 1\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN1": {
                "bit": 24,
                "description": "Huffman length 1\nNumber of bits in the Huffman code HCODE1 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_DC0_1": {
              "HCODE2": {
                "bit": 0,
                "description": "Huffman code 2\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN2": {
                "bit": 8,
                "description": "Huffman length 2\nNumber of bits in the Huffman code HCODE2 minus 1.",
                "width": 4
              },
              "HCODE3": {
                "bit": 16,
                "description": "Huffman code 3\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN3": {
                "bit": 24,
                "description": "Huffman length 3\nNumber of bits in the Huffman code HCODE3 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_DC0_2": {
              "HCODE4": {
                "bit": 0,
                "description": "Huffman code 4\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN4": {
                "bit": 8,
                "description": "Huffman length 4\nNumber of bits in the Huffman code HCODE4 minus 1.",
                "width": 4
              },
              "HCODE5": {
                "bit": 16,
                "description": "Huffman code 5\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN5": {
                "bit": 24,
                "description": "Huffman length 5\nNumber of bits in the Huffman code HCODE5 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_DC0_3": {
              "HCODE6": {
                "bit": 0,
                "description": "Huffman code 6\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN6": {
                "bit": 8,
                "description": "Huffman length 6\nNumber of bits in the Huffman code HCODE6 minus 1.",
                "width": 4
              },
              "HCODE7": {
                "bit": 16,
                "description": "Huffman code 7\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN7": {
                "bit": 24,
                "description": "Huffman length 7\nNumber of bits in the Huffman code HCODE7 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_DC0_4": {
              "HCODE8": {
                "bit": 0,
                "description": "Huffman code 8\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN8": {
                "bit": 8,
                "description": "Huffman length 8\nNumber of bits in the Huffman code HCODE8 minus 1.",
                "width": 4
              },
              "HCODE9": {
                "bit": 16,
                "description": "Huffman code 9\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN9": {
                "bit": 24,
                "description": "Huffman length 9\nNumber of bits in the Huffman code HCODE9 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_DC0_5": {
              "HCODE10": {
                "bit": 0,
                "description": "Huffman code 10\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN10": {
                "bit": 8,
                "description": "Huffman length 10\nNumber of bits in the Huffman code HCODE10 minus 1.",
                "width": 4
              },
              "HCODE11": {
                "bit": 16,
                "description": "Huffman code 11\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN11": {
                "bit": 24,
                "description": "Huffman length 11\nNumber of bits in the Huffman code HCODE11 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_DC0_6": {
              "HCODE12": {
                "bit": 0,
                "description": "Huffman code 12\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN12": {
                "bit": 8,
                "description": "Huffman length 12\nNumber of bits in the Huffman code HCODE12 minus 1.",
                "width": 4
              },
              "HCODE13": {
                "bit": 16,
                "description": "Huffman code 13\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN13": {
                "bit": 24,
                "description": "Huffman length 13\nNumber of bits in the Huffman code HCODE13 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_DC0_7": {
              "HCODE14": {
                "bit": 0,
                "description": "Huffman code 14\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN14": {
                "bit": 8,
                "description": "Huffman length 14\nNumber of bits in the Huffman code HCODE14 minus 1.",
                "width": 4
              },
              "HCODE15": {
                "bit": 16,
                "description": "Huffman code 15\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN15": {
                "bit": 24,
                "description": "Huffman length 15\nNumber of bits in the Huffman code HCODE15 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_DC1_0": {
              "HCODE0": {
                "bit": 0,
                "description": "Huffman code 0\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN0": {
                "bit": 8,
                "description": "Huffman length 0\nNumber of bits in the Huffman code HCODE0 minus 1.",
                "width": 4
              },
              "HCODE1": {
                "bit": 16,
                "description": "Huffman code 1\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN1": {
                "bit": 24,
                "description": "Huffman length 1\nNumber of bits in the Huffman code HCODE1 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_DC1_1": {
              "HCODE2": {
                "bit": 0,
                "description": "Huffman code 2\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN2": {
                "bit": 8,
                "description": "Huffman length 2\nNumber of bits in the Huffman code HCODE2 minus 1.",
                "width": 4
              },
              "HCODE3": {
                "bit": 16,
                "description": "Huffman code 3\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN3": {
                "bit": 24,
                "description": "Huffman length 3\nNumber of bits in the Huffman code HCODE3 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_DC1_2": {
              "HCODE4": {
                "bit": 0,
                "description": "Huffman code 4\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN4": {
                "bit": 8,
                "description": "Huffman length 4\nNumber of bits in the Huffman code HCODE4 minus 1.",
                "width": 4
              },
              "HCODE5": {
                "bit": 16,
                "description": "Huffman code 5\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN5": {
                "bit": 24,
                "description": "Huffman length 5\nNumber of bits in the Huffman code HCODE5 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_DC1_3": {
              "HCODE6": {
                "bit": 0,
                "description": "Huffman code 6\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN6": {
                "bit": 8,
                "description": "Huffman length 6\nNumber of bits in the Huffman code HCODE6 minus 1.",
                "width": 4
              },
              "HCODE7": {
                "bit": 16,
                "description": "Huffman code 7\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN7": {
                "bit": 24,
                "description": "Huffman length 7\nNumber of bits in the Huffman code HCODE7 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_DC1_4": {
              "HCODE8": {
                "bit": 0,
                "description": "Huffman code 8\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN8": {
                "bit": 8,
                "description": "Huffman length 8\nNumber of bits in the Huffman code HCODE8 minus 1.",
                "width": 4
              },
              "HCODE9": {
                "bit": 16,
                "description": "Huffman code 9\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN9": {
                "bit": 24,
                "description": "Huffman length 9\nNumber of bits in the Huffman code HCODE9 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_DC1_5": {
              "HCODE10": {
                "bit": 0,
                "description": "Huffman code 10\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN10": {
                "bit": 8,
                "description": "Huffman length 10\nNumber of bits in the Huffman code HCODE10 minus 1.",
                "width": 4
              },
              "HCODE11": {
                "bit": 16,
                "description": "Huffman code 11\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN11": {
                "bit": 24,
                "description": "Huffman length 11\nNumber of bits in the Huffman code HCODE11 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_DC1_6": {
              "HCODE12": {
                "bit": 0,
                "description": "Huffman code 12\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN12": {
                "bit": 8,
                "description": "Huffman length 12\nNumber of bits in the Huffman code HCODE12 minus 1.",
                "width": 4
              },
              "HCODE13": {
                "bit": 16,
                "description": "Huffman code 13\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN13": {
                "bit": 24,
                "description": "Huffman length 13\nNumber of bits in the Huffman code HCODE13 minus 1.",
                "width": 4
              }
            },
            "JPEG_HUFFENC_DC1_7": {
              "HCODE14": {
                "bit": 0,
                "description": "Huffman code 14\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN14": {
                "bit": 8,
                "description": "Huffman length 14\nNumber of bits in the Huffman code HCODE14 minus 1.",
                "width": 4
              },
              "HCODE15": {
                "bit": 16,
                "description": "Huffman code 15\n8 least significant bits of the Huffman code.\nIf the Huffman code is less than 8 bits long, the unused bits must be 0.",
                "width": 8
              },
              "HLEN15": {
                "bit": 24,
                "description": "Huffman length 15\nNumber of bits in the Huffman code HCODE15 minus 1.",
                "width": 4
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "LPUART1",
              "base": "0x46002400",
              "irq": 66
            },
            {
              "name": "SEC_LPUART1",
              "base": "0x56002400"
            },
            {
              "name": "USART1",
              "base": "0x40013800",
              "irq": 61
            },
            {
              "name": "SEC_USART1",
              "base": "0x50013800"
            },
            {
              "name": "USART2",
              "base": "0x40004400",
              "irq": 62
            },
            {
              "name": "SEC_USART2",
              "base": "0x50004400"
            },
            {
              "name": "USART3",
              "base": "0x40004800",
              "irq": 63
            },
            {
              "name": "SEC_USART3",
              "base": "0x50004800"
            },
            {
              "name": "UART4",
              "base": "0x40004C00",
              "irq": 64
            },
            {
              "name": "SEC_UART4",
              "base": "0x50004C00"
            },
            {
              "name": "UART5",
              "base": "0x40005000",
              "irq": 65
            },
            {
              "name": "SEC_UART5",
              "base": "0x50005000"
            },
            {
              "name": "USART6",
              "base": "0x40006400",
              "irq": 126
            },
            {
              "name": "SEC_USART6",
              "base": "0x50006400"
            }
          ],
          "registers": {
            "CR1_enabled": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register 1"
            },
            "CR1_disabled": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Control register 2"
            },
            "CR3": {
              "offset": "0x08",
              "size": 32,
              "description": "Control register 3"
            },
            "BRR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Baud rate register"
            },
            "RQR": {
              "offset": "0x18",
              "size": 32,
              "description": "Request register"
            },
            "ISR_enabled": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt and status register"
            },
            "ISR_disabled": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt and status register"
            },
            "ICR": {
              "offset": "0x20",
              "size": 32,
              "description": "Interrupt flag clear register"
            },
            "RDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Receive data register"
            },
            "TDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Transmit data register"
            },
            "PRESC": {
              "offset": "0x2C",
              "size": 32,
              "description": "prescaler register"
            },
            "AUTOCR": {
              "offset": "0x30",
              "size": 32,
              "description": "Autonomous mode control register"
            }
          },
          "bits": {
            "CR1_enabled": {
              "RXFFIE": {
                "bit": 31,
                "description": "RXFFIE"
              },
              "TXFEIE": {
                "bit": 30,
                "description": "TXFEIE"
              },
              "FIFOEN": {
                "bit": 29,
                "description": "FIFOEN"
              },
              "M1": {
                "bit": 28,
                "description": "Word length"
              },
              "DEAT": {
                "bit": 21,
                "description": "DEAT",
                "width": 5
              },
              "DEDT": {
                "bit": 16,
                "description": "DEDT",
                "width": 5
              },
              "CMIE": {
                "bit": 14,
                "description": "Character match interrupt\n              enable"
              },
              "MME": {
                "bit": 13,
                "description": "Mute mode enable"
              },
              "M0": {
                "bit": 12,
                "description": "Word length"
              },
              "WAKE": {
                "bit": 11,
                "description": "Receiver wakeup method"
              },
              "PCE": {
                "bit": 10,
                "description": "Parity control enable"
              },
              "PS": {
                "bit": 9,
                "description": "Parity selection"
              },
              "PEIE": {
                "bit": 8,
                "description": "PE interrupt enable"
              },
              "TXFNFIE": {
                "bit": 7,
                "description": "TXFIFO not full interrupt enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transmission complete interrupt\n              enable"
              },
              "RXFNEIE": {
                "bit": 5,
                "description": "RXFNEIE"
              },
              "IDLEIE": {
                "bit": 4,
                "description": "IDLE interrupt enable"
              },
              "TE": {
                "bit": 3,
                "description": "Transmitter enable"
              },
              "RE": {
                "bit": 2,
                "description": "Receiver enable"
              },
              "UESM": {
                "bit": 1,
                "description": "USART enable in Stop mode"
              },
              "UE": {
                "bit": 0,
                "description": "USART enable"
              }
            },
            "CR1_disabled": {
              "FIFOEN": {
                "bit": 29,
                "description": "FIFOEN"
              },
              "M1": {
                "bit": 28,
                "description": "Word length"
              },
              "DEAT": {
                "bit": 21,
                "description": "DEAT",
                "width": 5
              },
              "DEDT": {
                "bit": 16,
                "description": "DEDT",
                "width": 5
              },
              "CMIE": {
                "bit": 14,
                "description": "Character match interrupt\n              enable"
              },
              "MME": {
                "bit": 13,
                "description": "Mute mode enable"
              },
              "M0": {
                "bit": 12,
                "description": "Word length"
              },
              "WAKE": {
                "bit": 11,
                "description": "Receiver wakeup method"
              },
              "PCE": {
                "bit": 10,
                "description": "Parity control enable"
              },
              "PS": {
                "bit": 9,
                "description": "Parity selection"
              },
              "PEIE": {
                "bit": 8,
                "description": "PE interrupt enable"
              },
              "TXFNFIE": {
                "bit": 7,
                "description": "TXFIFO not full interrupt enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transmission complete interrupt\n              enable"
              },
              "RXFNEIE": {
                "bit": 5,
                "description": "RXFNEIE"
              },
              "IDLEIE": {
                "bit": 4,
                "description": "IDLE interrupt enable"
              },
              "TE": {
                "bit": 3,
                "description": "Transmitter enable"
              },
              "RE": {
                "bit": 2,
                "description": "Receiver enable"
              },
              "UESM": {
                "bit": 1,
                "description": "USART enable in Stop mode"
              },
              "UE": {
                "bit": 0,
                "description": "USART enable"
              }
            },
            "CR2": {
              "ADD": {
                "bit": 24,
                "description": "Address of the LPUART node",
                "width": 8
              },
              "MSBFIRST": {
                "bit": 19,
                "description": "Most significant bit first"
              },
              "DATAINV": {
                "bit": 18,
                "description": "Binary data inversion"
              },
              "TXINV": {
                "bit": 17,
                "description": "TX pin active level\n              inversion"
              },
              "RXINV": {
                "bit": 16,
                "description": "RX pin active level\n              inversion"
              },
              "SWAP": {
                "bit": 15,
                "description": "Swap TX/RX pins"
              },
              "STOP": {
                "bit": 12,
                "description": "STOP bits",
                "width": 2
              },
              "ADDM7": {
                "bit": 4,
                "description": "7-bit Address Detection/4-bit Address\n              Detection"
              }
            },
            "CR3": {
              "TXFTCFG": {
                "bit": 29,
                "description": "TXFTCFG",
                "width": 3
              },
              "RXFTIE": {
                "bit": 28,
                "description": "RXFTIE"
              },
              "RXFTCFG": {
                "bit": 25,
                "description": "RXFTCFG",
                "width": 3
              },
              "TXFTIE": {
                "bit": 23,
                "description": "TXFTIE"
              },
              "DEP": {
                "bit": 15,
                "description": "Driver enable polarity\n              selection"
              },
              "DEM": {
                "bit": 14,
                "description": "Driver enable mode"
              },
              "DDRE": {
                "bit": 13,
                "description": "DMA Disable on Reception\n              Error"
              },
              "OVRDIS": {
                "bit": 12,
                "description": "Overrun Disable"
              },
              "CTSIE": {
                "bit": 10,
                "description": "CTS interrupt enable"
              },
              "CTSE": {
                "bit": 9,
                "description": "CTS enable"
              },
              "RTSE": {
                "bit": 8,
                "description": "RTS enable"
              },
              "DMAT": {
                "bit": 7,
                "description": "DMA enable transmitter"
              },
              "DMAR": {
                "bit": 6,
                "description": "DMA enable receiver"
              },
              "HDSEL": {
                "bit": 3,
                "description": "Half-duplex selection"
              },
              "EIE": {
                "bit": 0,
                "description": "Error interrupt enable"
              }
            },
            "BRR": {
              "BRR": {
                "bit": 0,
                "description": "BRR",
                "width": 20
              }
            },
            "RQR": {
              "TXFRQ": {
                "bit": 4,
                "description": "TXFRQ"
              },
              "RXFRQ": {
                "bit": 3,
                "description": "Receive data flush request"
              },
              "MMRQ": {
                "bit": 2,
                "description": "Mute mode request"
              },
              "SBKRQ": {
                "bit": 1,
                "description": "Send break request"
              }
            },
            "ISR_enabled": {
              "TXFT": {
                "bit": 27,
                "description": "TXFT"
              },
              "RXFT": {
                "bit": 26,
                "description": "RXFT"
              },
              "RXFF": {
                "bit": 24,
                "description": "RXFF"
              },
              "TXFF": {
                "bit": 23,
                "description": "TXFF"
              },
              "REACK": {
                "bit": 22,
                "description": "REACK"
              },
              "TEACK": {
                "bit": 21,
                "description": "TEACK"
              },
              "RWU": {
                "bit": 19,
                "description": "RWU"
              },
              "SBKF": {
                "bit": 18,
                "description": "SBKF"
              },
              "CMF": {
                "bit": 17,
                "description": "CMF"
              },
              "BUSY": {
                "bit": 16,
                "description": "BUSY"
              },
              "CTS": {
                "bit": 10,
                "description": "CTS"
              },
              "CTSIF": {
                "bit": 9,
                "description": "CTSIF"
              },
              "TXFNF": {
                "bit": 7,
                "description": "TXFNF"
              },
              "TC": {
                "bit": 6,
                "description": "TC"
              },
              "RXFNE": {
                "bit": 5,
                "description": "RXFNE"
              },
              "IDLE": {
                "bit": 4,
                "description": "IDLE"
              },
              "ORE": {
                "bit": 3,
                "description": "ORE"
              },
              "NE": {
                "bit": 2,
                "description": "NE"
              },
              "FE": {
                "bit": 1,
                "description": "FE"
              },
              "PE": {
                "bit": 0,
                "description": "PE"
              }
            },
            "ISR_disabled": {
              "REACK": {
                "bit": 22,
                "description": "REACK"
              },
              "TEACK": {
                "bit": 21,
                "description": "TEACK"
              },
              "RWU": {
                "bit": 19,
                "description": "RWU"
              },
              "SBKF": {
                "bit": 18,
                "description": "SBKF"
              },
              "CMF": {
                "bit": 17,
                "description": "CMF"
              },
              "BUSY": {
                "bit": 16,
                "description": "BUSY"
              },
              "CTS": {
                "bit": 10,
                "description": "CTS"
              },
              "CTSIF": {
                "bit": 9,
                "description": "CTSIF"
              },
              "TXE": {
                "bit": 7,
                "description": "TXE"
              },
              "TC": {
                "bit": 6,
                "description": "TC"
              },
              "RXNE": {
                "bit": 5,
                "description": "RXNE"
              },
              "IDLE": {
                "bit": 4,
                "description": "IDLE"
              },
              "ORE": {
                "bit": 3,
                "description": "ORE"
              },
              "NE": {
                "bit": 2,
                "description": "NE"
              },
              "FE": {
                "bit": 1,
                "description": "FE"
              },
              "PE": {
                "bit": 0,
                "description": "PE"
              }
            },
            "ICR": {
              "CMCF": {
                "bit": 17,
                "description": "Character match clear flag"
              },
              "CTSCF": {
                "bit": 9,
                "description": "CTS clear flag"
              },
              "TCCF": {
                "bit": 6,
                "description": "Transmission complete clear\n              flag"
              },
              "IDLECF": {
                "bit": 4,
                "description": "Idle line detected clear\n              flag"
              },
              "ORECF": {
                "bit": 3,
                "description": "Overrun error clear flag"
              },
              "NECF": {
                "bit": 2,
                "description": "Noise detected clear flag"
              },
              "FECF": {
                "bit": 1,
                "description": "Framing error clear flag"
              },
              "PECF": {
                "bit": 0,
                "description": "Parity error clear flag"
              }
            },
            "RDR": {
              "RDR": {
                "bit": 0,
                "description": "Receive data value",
                "width": 9
              }
            },
            "TDR": {
              "TDR": {
                "bit": 0,
                "description": "Transmit data value",
                "width": 9
              }
            },
            "PRESC": {
              "PRESCALER": {
                "bit": 0,
                "description": "PRESCALER",
                "width": 4
              }
            },
            "AUTOCR": {
              "TDN": {
                "bit": 0,
                "description": "TDN",
                "width": 16
              },
              "TRIGPOL": {
                "bit": 16,
                "description": "TRIGPOL"
              },
              "TRIGEN": {
                "bit": 17,
                "description": "TRIGEN"
              },
              "IDLEDIS": {
                "bit": 18,
                "description": "IDLEDIS"
              },
              "TRIGSEL": {
                "bit": 19,
                "description": "TRIGSEL",
                "width": 4
              }
            }
          }
        },
        "LTDC": {
          "instances": [
            {
              "name": "LTDC",
              "base": "0x40016800",
              "irq": 135
            }
          ],
          "registers": {
            "LTDC_SSCR": {
              "offset": "0x08",
              "size": 32,
              "description": "LTDC synchronization size configuration register"
            },
            "LTDC_BPCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "LTDC back porch configuration register"
            },
            "LTDC_AWCR": {
              "offset": "0x10",
              "size": 32,
              "description": "LTDC active width configuration register"
            },
            "LTDC_TWCR": {
              "offset": "0x14",
              "size": 32,
              "description": "LTDC total width configuration register"
            },
            "LTDC_GCR": {
              "offset": "0x18",
              "size": 32,
              "description": "LTDC global control register"
            },
            "LTDC_SRCR": {
              "offset": "0x24",
              "size": 32,
              "description": "LTDC shadow reload configuration register"
            },
            "LTDC_BCCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "LTDC background color configuration register"
            },
            "LTDC_IER": {
              "offset": "0x34",
              "size": 32,
              "description": "LTDC interrupt enable register"
            },
            "LTDC_ISR": {
              "offset": "0x38",
              "size": 32,
              "description": "LTDC interrupt status register"
            },
            "LTDC_ICR": {
              "offset": "0x3C",
              "size": 32,
              "description": "clears the line interrupt flag"
            },
            "LTDC_LIPCR": {
              "offset": "0x40",
              "size": 32,
              "description": "LTDC line interrupt position configuration register"
            },
            "LTDC_CPSR": {
              "offset": "0x44",
              "size": 32,
              "description": "current Y position\nThese bits return the current Y position."
            },
            "LTDC_CDSR": {
              "offset": "0x48",
              "size": 32,
              "description": "LTDC current display status register"
            },
            "LTDC_L1CR": {
              "offset": "0x84",
              "size": 32,
              "description": "layer enable\nThis bit is set and cleared by software."
            },
            "LTDC_L1WHPCR": {
              "offset": "0x88",
              "size": 32,
              "description": "LTDC layer 1 window horizontal position configuration register"
            },
            "LTDC_L1WVPCR": {
              "offset": "0x8C",
              "size": 32,
              "description": "LTDC layer 1 window vertical position configuration register"
            },
            "LTDC_L1CKCR": {
              "offset": "0x90",
              "size": 32,
              "description": "LTDC layer 1 color keying configuration register"
            },
            "LTDC_L1PFCR": {
              "offset": "0x94",
              "size": 32,
              "description": "LTDC layer 1 pixel format configuration register"
            },
            "LTDC_L1CACR": {
              "offset": "0x98",
              "size": 32,
              "description": "LTDC layer 1 constant alpha configuration register"
            },
            "LTDC_L1DCCR": {
              "offset": "0x9C",
              "size": 32,
              "description": "LTDC layer 1 default color configuration register"
            },
            "LTDC_L1BFCR": {
              "offset": "0xA0",
              "size": 32,
              "description": "LTDC layer 1 blending factors configuration register"
            },
            "LTDC_L1CFBAR": {
              "offset": "0xAC",
              "size": 32,
              "description": "LTDC layer 1 color frame buffer address register"
            },
            "LTDC_L1CFBLR": {
              "offset": "0xB0",
              "size": 32,
              "description": "LTDC layer 1 color frame buffer length register"
            },
            "LTDC_L1CFBLNR": {
              "offset": "0xB4",
              "size": 32,
              "description": "LTDC layer 1 color frame buffer line number register"
            },
            "LTDC_L1CLUTWR": {
              "offset": "0xC4",
              "size": 32,
              "description": "LTDC layer 1 CLUT write register"
            },
            "LTDC_L2CR": {
              "offset": "0x104",
              "size": 32,
              "description": "layer enable\nThis bit is set and cleared by software."
            },
            "LTDC_L2WHPCR": {
              "offset": "0x108",
              "size": 32,
              "description": "LTDC layer 2 window horizontal position configuration register"
            },
            "LTDC_L2WVPCR": {
              "offset": "0x10C",
              "size": 32,
              "description": "LTDC layer 2 window vertical position configuration register"
            },
            "LTDC_L2CKCR": {
              "offset": "0x110",
              "size": 32,
              "description": "LTDC layer 2 color keying configuration register"
            },
            "LTDC_L2PFCR": {
              "offset": "0x114",
              "size": 32,
              "description": "LTDC layer 2 pixel format configuration register"
            },
            "LTDC_L2CACR": {
              "offset": "0x118",
              "size": 32,
              "description": "LTDC layer 2 constant alpha configuration register"
            },
            "LTDC_L2DCCR": {
              "offset": "0x11C",
              "size": 32,
              "description": "LTDC layer 2 default color configuration register"
            },
            "LTDC_L2BFCR": {
              "offset": "0x120",
              "size": 32,
              "description": "LTDC layer 2 blending factors configuration register"
            },
            "LTDC_L2CFBAR": {
              "offset": "0x12C",
              "size": 32,
              "description": "LTDC layer 2 color frame buffer address register"
            },
            "LTDC_L2CFBLR": {
              "offset": "0x130",
              "size": 32,
              "description": "LTDC layer 2 color frame buffer length register"
            },
            "LTDC_L2CFBLNR": {
              "offset": "0x134",
              "size": 32,
              "description": "LTDC layer 2 color frame buffer line number register"
            },
            "LTDC_L2CLUTWR": {
              "offset": "0x144",
              "size": 32,
              "description": "LTDC layer 2 CLUT write register"
            }
          },
          "bits": {
            "LTDC_SSCR": {
              "VSH": {
                "bit": 0,
                "description": "vertical synchronization height (in units of horizontal scan line)\nThese bits define the vertical Synchronization height minus 1. It represents the number of horizontal synchronization lines.",
                "width": 11
              },
              "HSW": {
                "bit": 16,
                "description": "horizontal synchronization width (in units of pixel clock period)\nThese bits define the number of Horizontal Synchronization pixel minus 1.",
                "width": 12
              }
            },
            "LTDC_BPCR": {
              "AVBP": {
                "bit": 0,
                "description": "accumulated Vertical back porch (in units of horizontal scan line)\nThese bits define the accumulated vertical back porch width that includes the vertical synchronization and vertical back porch lines minus 1.\nThe vertical back porch is the number of horizontal scan lines at a start of frame to the start of the first active scan line of the next frame.",
                "width": 11
              },
              "AHBP": {
                "bit": 16,
                "description": "accumulated horizontal back porch (in units of pixel clock period)\nThese bits define the accumulated horizontal back porch width that includes the horizontal synchronization and horizontal back porch pixels minus 1.\nThe horizontal back porch is the period between horizontal synchronization going inactive and the start of the active display part of the next scan line.",
                "width": 12
              }
            },
            "LTDC_AWCR": {
              "AAH": {
                "bit": 0,
                "description": "accumulated active height (in units of horizontal scan line)\nThese bits define the accumulated height which includes the vertical synchronization, vertical back porch and the active height lines minus 1. The active height is the number of active lines in the panel.\nRefer to device datasheet for maximum active height supported following maximum pixel clock.",
                "width": 11
              },
              "AAW": {
                "bit": 16,
                "description": "accumulated active width (in units of pixel clock period)\nThese bits define the accumulated active width which includes the horizontal synchronization, horizontal back porch and active pixels minus 1.\nThe active width is the number of pixels in active display area of the panel scan line.\nRefer to device datasheet for maximum active width supported following maximum pixel clock.",
                "width": 12
              }
            },
            "LTDC_TWCR": {
              "TOTALH": {
                "bit": 0,
                "description": "total height (in units of horizontal scan line)\nThese bits defines the accumulated height which includes the vertical synchronization, vertical back porch, the active height and vertical front porch height lines minus 1.",
                "width": 11
              },
              "TOTALW": {
                "bit": 16,
                "description": "total width (in units of pixel clock period)\nThese bits defines the accumulated total width which includes the horizontal synchronization, horizontal back porch, active width and horizontal front porch pixels minus 1.",
                "width": 12
              }
            },
            "LTDC_GCR": {
              "LTDCEN": {
                "bit": 0,
                "description": "LCD-TFT controller enable\nThis bit is set and cleared by software."
              },
              "DBW": {
                "bit": 4,
                "description": "dither blue width\nThese bits return the dither blue bits.",
                "width": 3
              },
              "DGW": {
                "bit": 8,
                "description": "dither green width\nThese bits return the dither green bits.",
                "width": 3
              },
              "DRW": {
                "bit": 12,
                "description": "dither red width\nThese bits return the Dither Red Bits.",
                "width": 3
              },
              "DEN": {
                "bit": 16,
                "description": "dither enable\nThis bit is set and cleared by software."
              },
              "PCPOL": {
                "bit": 28,
                "description": "pixel clock polarity\nThis bit is set and cleared by software."
              },
              "DEPOL": {
                "bit": 29,
                "description": "not data enable polarity\nThis bit is set and cleared by software."
              },
              "VSPOL": {
                "bit": 30,
                "description": "vertical synchronization polarity\nThis bit is set and cleared by software."
              },
              "HSPOL": {
                "bit": 31,
                "description": "horizontal synchronization polarity\nThis bit is set and cleared by software."
              }
            },
            "LTDC_SRCR": {
              "IMR": {
                "bit": 0,
                "description": "immediate reload\nThis bit is set by software and cleared only by hardware after reload."
              },
              "VBR": {
                "bit": 1,
                "description": "vertical blanking reload\nThis bit is set by software and cleared only by hardware after reload (it cannot be cleared through register write once it is set)."
              }
            },
            "LTDC_BCCR": {
              "BCBLUE": {
                "bit": 0,
                "description": "background color blue value\nThese bits configure the background blue value.",
                "width": 8
              },
              "BCGREEN": {
                "bit": 8,
                "description": "background color green value\nThese bits configure the background green value.",
                "width": 8
              },
              "BCRED": {
                "bit": 16,
                "description": "background color red value\nThese bits configure the background red value.",
                "width": 8
              }
            },
            "LTDC_IER": {
              "LIE": {
                "bit": 0,
                "description": "line interrupt enable\nThis bit is set and cleared by software."
              },
              "FUIE": {
                "bit": 1,
                "description": "FIFO underrun interrupt enable\nThis bit is set and cleared by software."
              },
              "TERRIE": {
                "bit": 2,
                "description": "transfer error interrupt enable\nThis bit is set and cleared by software."
              },
              "RRIE": {
                "bit": 3,
                "description": "register reload interrupt enable\nThis bit is set and cleared by software."
              }
            },
            "LTDC_ISR": {
              "LIF": {
                "bit": 0,
                "description": "line interrupt flag"
              },
              "FUIF": {
                "bit": 1,
                "description": "FIFO underrun interrupt flag"
              },
              "TERRIF": {
                "bit": 2,
                "description": "transfer error interrupt flag"
              },
              "RRIF": {
                "bit": 3,
                "description": "register reload interrupt flag"
              }
            },
            "LTDC_ICR": {
              "CLIF": {
                "bit": 0,
                "description": "clears the line interrupt flag"
              },
              "CFUIF": {
                "bit": 1,
                "description": "clears the FIFO underrun interrupt flag"
              },
              "CTERRIF": {
                "bit": 2,
                "description": "clears the transfer error interrupt flag"
              },
              "CRRIF": {
                "bit": 3,
                "description": "clears register reload interrupt flag"
              }
            },
            "LTDC_LIPCR": {
              "LIPOS": {
                "bit": 0,
                "description": "line interrupt position\nThese bits configure the line interrupt position.",
                "width": 11
              }
            },
            "LTDC_CPSR": {
              "CYPOS": {
                "bit": 0,
                "description": "current Y position\nThese bits return the current Y position.",
                "width": 16
              },
              "CXPOS": {
                "bit": 16,
                "description": "current X position\nThese bits return the current X position.",
                "width": 16
              }
            },
            "LTDC_CDSR": {
              "VDES": {
                "bit": 0,
                "description": "vertical data enable display status"
              },
              "HDES": {
                "bit": 1,
                "description": "horizontal data enable display status"
              },
              "VSYNCS": {
                "bit": 2,
                "description": "vertical synchronization display status"
              },
              "HSYNCS": {
                "bit": 3,
                "description": "horizontal synchronization display status"
              }
            },
            "LTDC_L1CR": {
              "LEN": {
                "bit": 0,
                "description": "layer enable\nThis bit is set and cleared by software."
              },
              "COLKEN": {
                "bit": 1,
                "description": "color keying enable\nThis bit is set and cleared by software."
              },
              "CLUTEN": {
                "bit": 4,
                "description": "color look-up table enable\nThis bit is set and cleared by software.\nThe CLUT is only meaningful for L8, AL44 and AL88 pixel format. Refer to table (CLUT)"
              }
            },
            "LTDC_L1WHPCR": {
              "WHSTPOS": {
                "bit": 0,
                "description": "window horizontal start position\nThese bits configure the first visible pixel of a line of the layer window.\nWHSTPOS[11:0] must be \u2264 AAW[11:0] bits (programmed in LTDC_AWCR register).",
                "width": 12
              },
              "WHSPPOS": {
                "bit": 16,
                "description": "window horizontal stop position\nThese bits configure the last visible pixel of a line of the layer window.\nWHSPPOS[11:0] must be \u2265 AHBP[11:0] bits + 1 (programmed in LTDC_BPCR register).",
                "width": 12
              }
            },
            "LTDC_L1WVPCR": {
              "WVSTPOS": {
                "bit": 0,
                "description": "window vertical start position\nThese bits configure the first visible line of the layer window.\nWVSTPOS[10:0] must be \u2264 AAH[10:0] bits (programmed in LTDC_AWCR register).",
                "width": 11
              },
              "WVSPPOS": {
                "bit": 16,
                "description": "window vertical stop position\nThese bits configure the last visible line of the layer window.\nWVSPPOS[10:0] must be \u2265 AVBP[10:0] bits + 1 (programmed in LTDC_BPCR register).",
                "width": 11
              }
            },
            "LTDC_L1CKCR": {
              "CKBLUE": {
                "bit": 0,
                "description": "color key blue value",
                "width": 8
              },
              "CKGREEN": {
                "bit": 8,
                "description": "color key green value",
                "width": 8
              },
              "CKRED": {
                "bit": 16,
                "description": "color key red value",
                "width": 8
              }
            },
            "LTDC_L1PFCR": {
              "PF": {
                "bit": 0,
                "description": "pixel format\nThese bits configure the pixel format",
                "width": 3
              }
            },
            "LTDC_L1CACR": {
              "CONSTA": {
                "bit": 0,
                "description": "constant alpha\nThese bits configure the constant alpha used for blending. The constant alpha is divided by 255 by hardware.\nExample: if the programmed constant alpha is 0xFF, the constant alpha value is 255\u00a0/\u00a0255\u00a0=\u00a01.",
                "width": 8
              }
            },
            "LTDC_L1DCCR": {
              "DCBLUE": {
                "bit": 0,
                "description": "default color blue\nThese bits configure the default blue value.",
                "width": 8
              },
              "DCGREEN": {
                "bit": 8,
                "description": "default color green\nThese bits configure the default green value.",
                "width": 8
              },
              "DCRED": {
                "bit": 16,
                "description": "default color red\nThese bits configure the default red value.",
                "width": 8
              },
              "DCALPHA": {
                "bit": 24,
                "description": "default color alpha\nThese bits configure the default alpha value.",
                "width": 8
              }
            },
            "LTDC_L1BFCR": {
              "BF2": {
                "bit": 0,
                "description": "blending factor 2\nThese bits select the blending factor F2",
                "width": 3
              },
              "BF1": {
                "bit": 8,
                "description": "blending factor 1\nThese bits select the blending factor F1.",
                "width": 3
              }
            },
            "LTDC_L1CFBAR": {
              "CFBADD": {
                "bit": 0,
                "description": "color frame buffer start address\nThese bits define the color frame buffer start address.",
                "width": 32
              }
            },
            "LTDC_L1CFBLR": {
              "CFBLL": {
                "bit": 0,
                "description": "color frame buffer line length\nThese bits define the length of one line of pixels in bytes\u00a0+\u00a03.\nThe line length is computed as follows:\nactive high width\u00a0*\u00a0 number of bytes per pixel\u00a0+\u00a03.",
                "width": 13
              },
              "CFBP": {
                "bit": 16,
                "description": "color frame buffer pitch in bytes\nThese bits define the pitch that is the increment from the start of one line of pixels to the start of the next line in bytes.",
                "width": 13
              }
            },
            "LTDC_L1CFBLNR": {
              "CFBLNBR": {
                "bit": 0,
                "description": "frame buffer line number\nThese bits define the number of lines in the frame buffer that corresponds to the active high width.",
                "width": 11
              }
            },
            "LTDC_L1CLUTWR": {
              "BLUE": {
                "bit": 0,
                "description": "blue value\nThese bits configure the blue value.",
                "width": 8
              },
              "GREEN": {
                "bit": 8,
                "description": "green value\nThese bits configure the green value.",
                "width": 8
              },
              "RED": {
                "bit": 16,
                "description": "red value\nThese bits configure the red value.",
                "width": 8
              },
              "CLUTADD": {
                "bit": 24,
                "description": "CLUT address\nThese bits configure the CLUT address (color position within the CLUT) of each RGB value.",
                "width": 8
              }
            },
            "LTDC_L2CR": {
              "LEN": {
                "bit": 0,
                "description": "layer enable\nThis bit is set and cleared by software."
              },
              "COLKEN": {
                "bit": 1,
                "description": "color keying enable\nThis bit is set and cleared by software."
              },
              "CLUTEN": {
                "bit": 4,
                "description": "color look-up table enable\nThis bit is set and cleared by software.\nThe CLUT is only meaningful for L8, AL44 and AL88 pixel format. Refer to table (CLUT)"
              }
            },
            "LTDC_L2WHPCR": {
              "WHSTPOS": {
                "bit": 0,
                "description": "window horizontal start position\nThese bits configure the first visible pixel of a line of the layer window.\nWHSTPOS[11:0] must be \u2264 AAW[11:0] bits (programmed in LTDC_AWCR register).",
                "width": 12
              },
              "WHSPPOS": {
                "bit": 16,
                "description": "window horizontal stop position\nThese bits configure the last visible pixel of a line of the layer window.\nWHSPPOS[11:0] must be \u2265 AHBP[11:0] bits + 1 (programmed in LTDC_BPCR register).",
                "width": 12
              }
            },
            "LTDC_L2WVPCR": {
              "WVSTPOS": {
                "bit": 0,
                "description": "window vertical start position\nThese bits configure the first visible line of the layer window.\nWVSTPOS[10:0] must be \u2264 AAH[10:0] bits (programmed in LTDC_AWCR register).",
                "width": 11
              },
              "WVSPPOS": {
                "bit": 16,
                "description": "window vertical stop position\nThese bits configure the last visible line of the layer window.\nWVSPPOS[10:0] must be \u2265 AVBP[10:0] bits + 1 (programmed in LTDC_BPCR register).",
                "width": 11
              }
            },
            "LTDC_L2CKCR": {
              "CKBLUE": {
                "bit": 0,
                "description": "color key blue value",
                "width": 8
              },
              "CKGREEN": {
                "bit": 8,
                "description": "color key green value",
                "width": 8
              },
              "CKRED": {
                "bit": 16,
                "description": "color key red value",
                "width": 8
              }
            },
            "LTDC_L2PFCR": {
              "PF": {
                "bit": 0,
                "description": "pixel format\nThese bits configure the pixel format",
                "width": 3
              }
            },
            "LTDC_L2CACR": {
              "CONSTA": {
                "bit": 0,
                "description": "constant alpha\nThese bits configure the constant alpha used for blending. The constant alpha is divided by 255 by hardware.\nExample: if the programmed constant alpha is 0xFF, the constant alpha value is 255\u00a0/\u00a0255\u00a0=\u00a01.",
                "width": 8
              }
            },
            "LTDC_L2DCCR": {
              "DCBLUE": {
                "bit": 0,
                "description": "default color blue\nThese bits configure the default blue value.",
                "width": 8
              },
              "DCGREEN": {
                "bit": 8,
                "description": "default color green\nThese bits configure the default green value.",
                "width": 8
              },
              "DCRED": {
                "bit": 16,
                "description": "default color red\nThese bits configure the default red value.",
                "width": 8
              },
              "DCALPHA": {
                "bit": 24,
                "description": "default color alpha\nThese bits configure the default alpha value.",
                "width": 8
              }
            },
            "LTDC_L2BFCR": {
              "BF2": {
                "bit": 0,
                "description": "blending factor 2\nThese bits select the blending factor F2",
                "width": 3
              },
              "BF1": {
                "bit": 8,
                "description": "blending factor 1\nThese bits select the blending factor F1.",
                "width": 3
              }
            },
            "LTDC_L2CFBAR": {
              "CFBADD": {
                "bit": 0,
                "description": "color frame buffer start address\nThese bits define the color frame buffer start address.",
                "width": 32
              }
            },
            "LTDC_L2CFBLR": {
              "CFBLL": {
                "bit": 0,
                "description": "color frame buffer line length\nThese bits define the length of one line of pixels in bytes\u00a0+\u00a03.\nThe line length is computed as follows:\nactive high width\u00a0*\u00a0 number of bytes per pixel\u00a0+\u00a03.",
                "width": 13
              },
              "CFBP": {
                "bit": 16,
                "description": "color frame buffer pitch in bytes\nThese bits define the pitch that is the increment from the start of one line of pixels to the start of the next line in bytes.",
                "width": 13
              }
            },
            "LTDC_L2CFBLNR": {
              "CFBLNBR": {
                "bit": 0,
                "description": "frame buffer line number\nThese bits define the number of lines in the frame buffer that corresponds to the active high width.",
                "width": 11
              }
            },
            "LTDC_L2CLUTWR": {
              "BLUE": {
                "bit": 0,
                "description": "blue value\nThese bits configure the blue value.",
                "width": 8
              },
              "GREEN": {
                "bit": 8,
                "description": "green value\nThese bits configure the green value.",
                "width": 8
              },
              "RED": {
                "bit": 16,
                "description": "red value\nThese bits configure the red value.",
                "width": 8
              },
              "CLUTADD": {
                "bit": 24,
                "description": "CLUT address\nThese bits configure the CLUT address (color position within the CLUT) of each RGB value.",
                "width": 8
              }
            }
          }
        },
        "MDF1": {
          "instances": [
            {
              "name": "MDF1",
              "base": "0x40025000",
              "irq": 102
            }
          ],
          "registers": {
            "GCR": {
              "offset": "0x00",
              "size": 32,
              "description": "MDF global control register"
            },
            "CKGCR": {
              "offset": "0x04",
              "size": 32,
              "description": "MDF clock generator control register"
            },
            "MDF_SITF0CR": {
              "offset": "0x80",
              "size": 32,
              "description": "This register is used to control the serial interfaces (SITFx)."
            },
            "MDF_SITF1CR": {
              "offset": "0x100",
              "size": 32,
              "description": "This register is used to control the serial interfaces (SITFx)."
            },
            "MDF_SITF2CR": {
              "offset": "0x180",
              "size": 32,
              "description": "This register is used to control the serial interfaces (SITFx)."
            },
            "MDF_SITF3CR": {
              "offset": "0x200",
              "size": 32,
              "description": "This register is used to control the serial interfaces (SITFx)."
            },
            "MDF_SITF4CR": {
              "offset": "0x280",
              "size": 32,
              "description": "This register is used to control the serial interfaces (SITFx)."
            },
            "MDF_SITF5CR": {
              "offset": "0x300",
              "size": 32,
              "description": "This register is used to control the serial interfaces (SITFx)."
            },
            "MDF_BSMX0CR": {
              "offset": "0x84",
              "size": 32,
              "description": "This register is used to select the bitstream to be provided to the corresponding digital filter and to the SCD."
            },
            "MDF_BSMX1CR": {
              "offset": "0x104",
              "size": 32,
              "description": "This register is used to select the bitstream to be provided to the corresponding digital filter and to the SCD."
            },
            "MDF_BSMX2CR": {
              "offset": "0x184",
              "size": 32,
              "description": "This register is used to select the bitstream to be provided to the corresponding digital filter and to the SCD."
            },
            "MDF_BSMX3CR": {
              "offset": "0x204",
              "size": 32,
              "description": "This register is used to select the bitstream to be provided to the corresponding digital filter and to the SCD."
            },
            "MDF_BSMX4CR": {
              "offset": "0x284",
              "size": 32,
              "description": "This register is used to select the bitstream to be provided to the corresponding digital filter and to the SCD."
            },
            "MDF_BSMX5CR": {
              "offset": "0x304",
              "size": 32,
              "description": "This register is used to select the bitstream to be provided to the corresponding digital filter and to the SCD."
            },
            "MDF_DFLT0CR": {
              "offset": "0x88",
              "size": 32,
              "description": "This register is used to control the digital filter x."
            },
            "MDF_DFLT1CR": {
              "offset": "0x108",
              "size": 32,
              "description": "This register is used to control the digital filter x."
            },
            "MDF_DFLT2CR": {
              "offset": "0x188",
              "size": 32,
              "description": "This register is used to control the digital filter 2."
            },
            "MDF_DFLT3CR": {
              "offset": "0x208",
              "size": 32,
              "description": "This register is used to control the digital filter 3."
            },
            "MDF_DFLT4CR": {
              "offset": "0x288",
              "size": 32,
              "description": "This register is used to control the digital filter 4."
            },
            "MDF_DFLT5CR": {
              "offset": "0x308",
              "size": 32,
              "description": "This register is used to control the digital filter x."
            },
            "MDF_DFLT0CICR": {
              "offset": "0x8C",
              "size": 32,
              "description": "This register is used to control the main CIC filter."
            },
            "MDF_DFLT1CICR": {
              "offset": "0x10C",
              "size": 32,
              "description": "This register is used to control the main CIC filter."
            },
            "MDF_DFLT2CICR": {
              "offset": "0x18C",
              "size": 32,
              "description": "This register is used to control the main CIC filter."
            },
            "MDF_DFLT3CICR": {
              "offset": "0x20C",
              "size": 32,
              "description": "This register is used to control the main CIC filter."
            },
            "MDF_DFLT4CICR": {
              "offset": "0x28C",
              "size": 32,
              "description": "This register is used to control the main CIC filter."
            },
            "MDF_DFLT5CICR": {
              "offset": "0x30C",
              "size": 32,
              "description": "This register is used to control the main CIC filter."
            },
            "MDF_DFLT0RSFR": {
              "offset": "0x90",
              "size": 32,
              "description": "This register is used to control the reshape and HPF filters."
            },
            "MDF_DFLT1RSFR": {
              "offset": "0x110",
              "size": 32,
              "description": "This register is used to control the reshape and HPF filters."
            },
            "MDF_DFLT2RSFR": {
              "offset": "0x190",
              "size": 32,
              "description": "This register is used to control the reshape and HPF filters."
            },
            "MDF_DFLT3RSFR": {
              "offset": "0x210",
              "size": 32,
              "description": "This register is used to control the reshape and HPF filters."
            },
            "MDF_DFLT4RSFR": {
              "offset": "0x290",
              "size": 32,
              "description": "This register is used to control the reshape and HPF filters."
            },
            "MDF_DFLT5RSFR": {
              "offset": "0x310",
              "size": 32,
              "description": "This register is used to control the reshape and HPF filters."
            },
            "MDF_DFLT0INTR": {
              "offset": "0x94",
              "size": 32,
              "description": "This register is used to the integrator (INT) settings."
            },
            "MDF_DFLT1INTR": {
              "offset": "0x114",
              "size": 32,
              "description": "This register is used to the integrator (INT) settings."
            },
            "MDF_DFLT2INTR": {
              "offset": "0x194",
              "size": 32,
              "description": "This register is used to the integrator (INT) settings."
            },
            "MDF_DFLT3INTR": {
              "offset": "0x214",
              "size": 32,
              "description": "This register is used to the integrator (INT) settings."
            },
            "MDF_DFLT4INTR": {
              "offset": "0x294",
              "size": 32,
              "description": "This register is used to the integrator (INT) settings."
            },
            "MDF_DFLT5INTR": {
              "offset": "0x314",
              "size": 32,
              "description": "This register is used to the integrator (INT) settings."
            },
            "MDF_OLD0CR": {
              "offset": "0x98",
              "size": 32,
              "description": "This register is used to configure the Out-of Limit Detector function."
            },
            "MDF_OLD1CR": {
              "offset": "0x118",
              "size": 32,
              "description": "This register is used to configure the Out-of Limit Detector function."
            },
            "MDF_OLD2CR": {
              "offset": "0x198",
              "size": 32,
              "description": "This register is used to configure the Out-of Limit Detector function."
            },
            "MDF_OLD3CR": {
              "offset": "0x218",
              "size": 32,
              "description": "This register is used to configure the Out-of Limit Detector function."
            },
            "MDF_OLD4CR": {
              "offset": "0x298",
              "size": 32,
              "description": "This register is used to configure the Out-of Limit Detector function."
            },
            "MDF_OLD5CR": {
              "offset": "0x318",
              "size": 32,
              "description": "This register is used to configure the Out-of Limit Detector function."
            },
            "MDF_OLD0THLR": {
              "offset": "0x9C",
              "size": 32,
              "description": "This register is used for the adjustment of the Out-off Limit low threshold."
            },
            "MDF_OLD1THLR": {
              "offset": "0x11C",
              "size": 32,
              "description": "This register is used for the adjustment of the Out-off Limit low threshold."
            },
            "MDF_OLD2THLR": {
              "offset": "0x19C",
              "size": 32,
              "description": "This register is used for the adjustment of the Out-off Limit low threshold."
            },
            "MDF_OLD3THLR": {
              "offset": "0x21C",
              "size": 32,
              "description": "This register is used for the adjustment of the Out-off Limit low threshold."
            },
            "MDF_OLD4THLR": {
              "offset": "0x29C",
              "size": 32,
              "description": "This register is used for the adjustment of the Out-off Limit low threshold."
            },
            "MDF_OLD5THLR": {
              "offset": "0x31C",
              "size": 32,
              "description": "This register is used for the adjustment of the Out-off Limit low threshold."
            },
            "MDF_OLD0THHR": {
              "offset": "0xA0",
              "size": 32,
              "description": "This register is used for the adjustment of the Out-off Limit high threshold."
            },
            "MDF_OLD1THHR": {
              "offset": "0x120",
              "size": 32,
              "description": "This register is used for the adjustment of the Out-off Limit high threshold."
            },
            "MDF_OLD2THHR": {
              "offset": "0x1A0",
              "size": 32,
              "description": "This register is used for the adjustment of the Out-off Limit high threshold."
            },
            "MDF_OLD3THHR": {
              "offset": "0x220",
              "size": 32,
              "description": "This register is used for the adjustment of the Out-off Limit high threshold."
            },
            "MDF_OLD4THHR": {
              "offset": "0x2A0",
              "size": 32,
              "description": "This register is used for the adjustment of the Out-off Limit high threshold."
            },
            "MDF_OLD5THHR": {
              "offset": "0x320",
              "size": 32,
              "description": "This register is used for the adjustment of the Out-off Limit high threshold."
            },
            "MDF_DLY0CR": {
              "offset": "0xA4",
              "size": 32,
              "description": "This register is used for the adjustment stream delays."
            },
            "MDF_DLY1CR": {
              "offset": "0x124",
              "size": 32,
              "description": "This register is used for the adjustment stream delays."
            },
            "MDF_DLY2CR": {
              "offset": "0x1A4",
              "size": 32,
              "description": "This register is used for the adjustment stream delays."
            },
            "MDF_DLY3CR": {
              "offset": "0x224",
              "size": 32,
              "description": "This register is used for the adjustment stream delays."
            },
            "MDF_DLY4CR": {
              "offset": "0x2A4",
              "size": 32,
              "description": "This register is used for the adjustment stream delays."
            },
            "MDF_DLY5CR": {
              "offset": "0x324",
              "size": 32,
              "description": "This register is used for the adjustment stream delays."
            },
            "MDF_SCD0CR": {
              "offset": "0xA8",
              "size": 32,
              "description": "This register is used for the adjustment stream delays."
            },
            "MDF_SCD1CR": {
              "offset": "0x128",
              "size": 32,
              "description": "This register is used for the adjustment stream delays."
            },
            "MDF_SCD2CR": {
              "offset": "0x1A8",
              "size": 32,
              "description": "This register is used for the adjustment stream delays."
            },
            "MDF_SCD3CR": {
              "offset": "0x228",
              "size": 32,
              "description": "This register is used for the adjustment stream delays."
            },
            "MDF_SCD4CR": {
              "offset": "0x2A8",
              "size": 32,
              "description": "This register is used for the adjustment stream delays."
            },
            "MDF_SCD5CR": {
              "offset": "0x328",
              "size": 32,
              "description": "This register is used for the adjustment stream delays."
            },
            "MDF_DFLT0IER": {
              "offset": "0xAC",
              "size": 32,
              "description": "This register is used for allowing or not the events to generate an interrupt."
            },
            "MDF_DFLT0ISR": {
              "offset": "0xB0",
              "size": 32,
              "description": "MDF DFLT0 interrupt status register 0"
            },
            "MDF_DFLT1IER": {
              "offset": "0x12C",
              "size": 32,
              "description": "MDF DFLTx interrupt enable register x"
            },
            "MDF_DFLT2IER": {
              "offset": "0x1AC",
              "size": 32,
              "description": "MDF DFLTx interrupt enable register x"
            },
            "MDF_DFLT3IER": {
              "offset": "0x22C",
              "size": 32,
              "description": "MDF DFLTx interrupt enable register x"
            },
            "MDF_DFLT4IER": {
              "offset": "0x2AC",
              "size": 32,
              "description": "MDF DFLTx interrupt enable register x"
            },
            "MDF_DFLT5IER": {
              "offset": "0x32C",
              "size": 32,
              "description": "MDF DFLTx interrupt enable register x"
            },
            "MDF_DFLT1ISR": {
              "offset": "0x130",
              "size": 32,
              "description": "This register contains the status flags for each digital filter path."
            },
            "MDF_DFLT2ISR": {
              "offset": "0x1B0",
              "size": 32,
              "description": "This register contains the status flags for each digital filter path."
            },
            "MDF_DFLT3ISR": {
              "offset": "0x230",
              "size": 32,
              "description": "This register contains the status flags for each digital filter path."
            },
            "MDF_DFLT4ISR": {
              "offset": "0x2B0",
              "size": 32,
              "description": "This register contains the status flags for each digital filter path."
            },
            "MDF_DFLT5ISR": {
              "offset": "0x330",
              "size": 32,
              "description": "This register contains the status flags for each digital filter path."
            },
            "MDF_OEC0CR": {
              "offset": "0xB4",
              "size": 32,
              "description": "This register contains the offset compensation value."
            },
            "MDF_OEC1CR": {
              "offset": "0x134",
              "size": 32,
              "description": "This register contains the offset compensation value."
            },
            "MDF_OEC2CR": {
              "offset": "0x1B4",
              "size": 32,
              "description": "This register contains the offset compensation value."
            },
            "MDF_OEC3CR": {
              "offset": "0x234",
              "size": 32,
              "description": "This register contains the offset compensation value."
            },
            "MDF_OEC4CR": {
              "offset": "0x2B4",
              "size": 32,
              "description": "This register contains the offset compensation value."
            },
            "MDF_OEC5CR": {
              "offset": "0x334",
              "size": 32,
              "description": "This register contains the offset compensation value."
            },
            "MDF_SNPS0DR": {
              "offset": "0xEC",
              "size": 32,
              "description": "This register is used to read the data processed by each digital filter in snapshot mode."
            },
            "MDF_SNPS1DR": {
              "offset": "0x16C",
              "size": 32,
              "description": "This register is used to read the data processed by each digital filter in snapshot mode."
            },
            "MDF_SNPS2DR": {
              "offset": "0x1EC",
              "size": 32,
              "description": "This register is used to read the data processed by each digital filter in snapshot mode."
            },
            "MDF_SNPS3DR": {
              "offset": "0x26C",
              "size": 32,
              "description": "This register is used to read the data processed by each digital filter in snapshot mode."
            },
            "MDF_SNPS4DR": {
              "offset": "0x2EC",
              "size": 32,
              "description": "This register is used to read the data processed by each digital filter in snapshot mode."
            },
            "MDF_SNPS5DR": {
              "offset": "0x36C",
              "size": 32,
              "description": "This register is used to read the data processed by each digital filter in snapshot mode."
            },
            "MDF_DFLT0DR": {
              "offset": "0xF0",
              "size": 32,
              "description": "This register is used to read the data processed by each digital filter."
            },
            "MDF_DFLT1DR": {
              "offset": "0x170",
              "size": 32,
              "description": "This register is used to read the data processed by each digital filter."
            },
            "MDF_DFLT2DR": {
              "offset": "0x1F0",
              "size": 32,
              "description": "This register is used to read the data processed by each digital filter."
            },
            "MDF_DFLT3DR": {
              "offset": "0x270",
              "size": 32,
              "description": "This register is used to read the data processed by each digital filter."
            },
            "MDF_DFLT4DR": {
              "offset": "0x2F0",
              "size": 32,
              "description": "This register is used to read the data processed by each digital filter."
            },
            "MDF_DFLT5DR": {
              "offset": "0x370",
              "size": 32,
              "description": "This register is used to read the data processed by each digital filter."
            }
          },
          "bits": {
            "GCR": {
              "TRGO": {
                "bit": 0,
                "description": "TRGO"
              },
              "ILVNB": {
                "bit": 4,
                "description": "ILVNB",
                "width": 4
              }
            },
            "CKGCR": {
              "CKGDEN": {
                "bit": 0,
                "description": "CKGDEN"
              },
              "CCK0EN": {
                "bit": 1,
                "description": "CCK0EN"
              },
              "CCK1EN": {
                "bit": 2,
                "description": "CCK1EN"
              },
              "CKGMOD": {
                "bit": 4,
                "description": "CKGMOD"
              },
              "CCK0DIR": {
                "bit": 5,
                "description": "CCK0DIR"
              },
              "CCK1DIR": {
                "bit": 6,
                "description": "CCK1DIR"
              },
              "TRGSENS": {
                "bit": 8,
                "description": "TRGSENS"
              },
              "TRGSRC": {
                "bit": 12,
                "description": "TRGSRC",
                "width": 4
              },
              "CCKDIV": {
                "bit": 16,
                "description": "CCKDIV",
                "width": 4
              },
              "PROCDIV": {
                "bit": 24,
                "description": "PROCDIV",
                "width": 7
              },
              "CKGACTIVE": {
                "bit": 31,
                "description": "CKGACTIVE"
              }
            },
            "MDF_SITF0CR": {
              "SITFEN": {
                "bit": 0,
                "description": "Serial interface enable Set and cleared by software. This bit is used to enable/disable the serial interface. - 0: Serial interface disabled - 1: Serial interface enabled"
              },
              "SCKSRC": {
                "bit": 1,
                "description": "Serial clock source Set and cleared by software. This bit is used to select the clock source of the serial interface. - 00: Serial clock source is MDF_CCK0 - 01: Serial clock source is MDF_CCK1 1x: Serial clock source is MDF_CKIx, not allowed in LF_MASTER SPI mode This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "SITFMOD": {
                "bit": 4,
                "description": "Serial interface type Set and cleared by software. This field is used to defined the serial interface type. - 00: LF_MASTER (Low-Frequency MASTER) SPI mode - 01: Normal SPI mode - 10: Manchester mode: rising edge = logic 0, falling edge = logic 1 - 11: Manchester mode: rising edge = logic 1, falling edge = logic 0 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "STH": {
                "bit": 8,
                "description": "Manchester Symbol threshold / SPI threshold Set and cleared by software. This field is used for Manchester mode, in order to define the expected symbol threshold levels. Please refer to Section : Manchester mode for details on computation. In addition this field is used to define the timeout value for the clock absence detection in Normal SPI mode. Values of STH[4:0] lower than 4 are invalid. This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 5
              },
              "SITFACTIVE": {
                "bit": 31,
                "description": "Serial interface Active flag Set and cleared by hardware. This flag must be used by the application in order to check if the serial interface is effectively enabled (active) or not. The protected fields of this function can only be updated when the SITFACTIVE is set , please refer to Section 1.4.15: Register protection for details. The delay between a transition on SITFEN and a transition on SITFACTIVE is 2 periods of AHB clock and 2 periods of mdf_proc_ck. - 0: The serial interface is not active, and can be configured if needed - 1: The serial interface is active, and protected fields cannot be configured."
              }
            },
            "MDF_SITF1CR": {
              "SITFEN": {
                "bit": 0,
                "description": "Serial interface enable Set and cleared by software. This bit is used to enable/disable the serial interface. - 0: Serial interface disabled - 1: Serial interface enabled"
              },
              "SCKSRC": {
                "bit": 1,
                "description": "Serial clock source Set and cleared by software. This bit is used to select the clock source of the serial interface. - 00: Serial clock source is MDF_CCK0 - 01: Serial clock source is MDF_CCK1 1x: Serial clock source is MDF_CKIx, not allowed in LF_MASTER SPI mode This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "SITFMOD": {
                "bit": 4,
                "description": "Serial interface type Set and cleared by software. This field is used to defined the serial interface type. - 00: LF_MASTER (Low-Frequency MASTER) SPI mode - 01: Normal SPI mode - 10: Manchester mode: rising edge = logic 0, falling edge = logic 1 - 11: Manchester mode: rising edge = logic 1, falling edge = logic 0 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "STH": {
                "bit": 8,
                "description": "Manchester Symbol threshold / SPI threshold Set and cleared by software. This field is used for Manchester mode, in order to define the expected symbol threshold levels. Please refer to Section : Manchester mode for details on computation. In addition this field is used to define the timeout value for the clock absence detection in Normal SPI mode. Values of STH[4:0] lower than 4 are invalid. This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 5
              },
              "SITFACTIVE": {
                "bit": 31,
                "description": "Serial interface Active flag"
              }
            },
            "MDF_SITF2CR": {
              "SITFEN": {
                "bit": 0,
                "description": "Serial interface enable Set and cleared by software. This bit is used to enable/disable the serial interface. - 0: Serial interface disabled - 1: Serial interface enabled"
              },
              "SCKSRC": {
                "bit": 1,
                "description": "Serial clock source Set and cleared by software. This bit is used to select the clock source of the serial interface. - 00: Serial clock source is MDF_CCK0 - 01: Serial clock source is MDF_CCK1 1x: Serial clock source is MDF_CKIx, not allowed in LF_MASTER SPI mode This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "SITFMOD": {
                "bit": 4,
                "description": "Serial interface type Set and cleared by software. This field is used to defined the serial interface type. - 00: LF_MASTER (Low-Frequency MASTER) SPI mode - 01: Normal SPI mode - 10: Manchester mode: rising edge = logic 0, falling edge = logic 1 - 11: Manchester mode: rising edge = logic 1, falling edge = logic 0 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "STH": {
                "bit": 8,
                "description": "Manchester Symbol threshold / SPI threshold Set and cleared by software. This field is used for Manchester mode, in order to define the expected symbol threshold levels. Please refer to Section : Manchester mode for details on computation. In addition this field is used to define the timeout value for the clock absence detection in Normal SPI mode. Values of STH[4:0] lower than 4 are invalid. This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 5
              },
              "SITFACTIVE": {
                "bit": 31,
                "description": "Serial interface Active flag"
              }
            },
            "MDF_SITF3CR": {
              "SITFEN": {
                "bit": 0,
                "description": "Serial interface enable Set and cleared by software. This bit is used to enable/disable the serial interface. - 0: Serial interface disabled - 1: Serial interface enabled"
              },
              "SCKSRC": {
                "bit": 1,
                "description": "Serial clock source Set and cleared by software. This bit is used to select the clock source of the serial interface. - 00: Serial clock source is MDF_CCK0 - 01: Serial clock source is MDF_CCK1 1x: Serial clock source is MDF_CKIx, not allowed in LF_MASTER SPI mode This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "SITFMOD": {
                "bit": 4,
                "description": "Serial interface type Set and cleared by software. This field is used to defined the serial interface type. - 00: LF_MASTER (Low-Frequency MASTER) SPI mode - 01: Normal SPI mode - 10: Manchester mode: rising edge = logic 0, falling edge = logic 1 - 11: Manchester mode: rising edge = logic 1, falling edge = logic 0 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "STH": {
                "bit": 8,
                "description": "Manchester Symbol threshold / SPI threshold Set and cleared by software. This field is used for Manchester mode, in order to define the expected symbol threshold levels. Please refer to Section : Manchester mode for details on computation. In addition this field is used to define the timeout value for the clock absence detection in Normal SPI mode. Values of STH[4:0] lower than 4 are invalid. This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 5
              },
              "SITFACTIVE": {
                "bit": 31,
                "description": "Serial interface Active flag Set and cleared by hardware. This flag must be used by the application in order to check if the serial interface is effectively enabled (active) or not. The protected fields of this function can only be updated when the SITFACTIVE is set , please refer to Section 1.4.15: Register protection for details. The delay between a transition on SITFEN and a transition on SITFACTIVE is 2 periods of AHB clock and 2 periods of mdf_proc_ck. - 0: The serial interface is not active, and can be configured if needed - 1: The serial interface is active, and protected fields cannot be configured."
              }
            },
            "MDF_SITF4CR": {
              "SITFEN": {
                "bit": 0,
                "description": "Serial interface enable Set and cleared by software. This bit is used to enable/disable the serial interface. - 0: Serial interface disabled - 1: Serial interface enabled"
              },
              "SCKSRC": {
                "bit": 1,
                "description": "Serial clock source Set and cleared by software. This bit is used to select the clock source of the serial interface. - 00: Serial clock source is MDF_CCK0 - 01: Serial clock source is MDF_CCK1 1x: Serial clock source is MDF_CKIx, not allowed in LF_MASTER SPI mode This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "SITFMOD": {
                "bit": 4,
                "description": "Serial interface type Set and cleared by software. This field is used to defined the serial interface type. - 00: LF_MASTER (Low-Frequency MASTER) SPI mode - 01: Normal SPI mode - 10: Manchester mode: rising edge = logic 0, falling edge = logic 1 - 11: Manchester mode: rising edge = logic 1, falling edge = logic 0 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "STH": {
                "bit": 8,
                "description": "Manchester Symbol threshold / SPI threshold Set and cleared by software. This field is used for Manchester mode, in order to define the expected symbol threshold levels. Please refer to Section : Manchester mode for details on computation. In addition this field is used to define the timeout value for the clock absence detection in Normal SPI mode. Values of STH[4:0] lower than 4 are invalid. This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 5
              },
              "SITFACTIVE": {
                "bit": 31,
                "description": "Serial interface Active flag Set and cleared by hardware. This flag must be used by the application in order to check if the serial interface is effectively enabled (active) or not. The protected fields of this function can only be updated when the SITFACTIVE is set , please refer to Section 1.4.15: Register protection for details. The delay between a transition on SITFEN and a transition on SITFACTIVE is 2 periods of AHB clock and 2 periods of mdf_proc_ck. - 0: The serial interface is not active, and can be configured if needed - 1: The serial interface is active, and protected fields cannot be configured."
              }
            },
            "MDF_SITF5CR": {
              "SITFEN": {
                "bit": 0,
                "description": "Serial interface enable Set and cleared by software. This bit is used to enable/disable the serial interface. - 0: Serial interface disabled - 1: Serial interface enabled"
              },
              "SCKSRC": {
                "bit": 1,
                "description": "Serial clock source Set and cleared by software. This bit is used to select the clock source of the serial interface. - 00: Serial clock source is MDF_CCK0 - 01: Serial clock source is MDF_CCK1 1x: Serial clock source is MDF_CKIx, not allowed in LF_MASTER SPI mode This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "SITFMOD": {
                "bit": 4,
                "description": "Serial interface type Set and cleared by software. This field is used to defined the serial interface type. - 00: LF_MASTER (Low-Frequency MASTER) SPI mode - 01: Normal SPI mode - 10: Manchester mode: rising edge = logic 0, falling edge = logic 1 - 11: Manchester mode: rising edge = logic 1, falling edge = logic 0 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "STH": {
                "bit": 8,
                "description": "Manchester Symbol threshold / SPI threshold Set and cleared by software. This field is used for Manchester mode, in order to define the expected symbol threshold levels. Please refer to Section : Manchester mode for details on computation. In addition this field is used to define the timeout value for the clock absence detection in Normal SPI mode. Values of STH[4:0] lower than 4 are invalid. This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 5
              },
              "SITFACTIVE": {
                "bit": 31,
                "description": "Serial interface Active flag Set and cleared by hardware. This flag must be used by the application in order to check if the serial interface is effectively enabled (active) or not. The protected fields of this function can only be updated when the SITFACTIVE is set , please refer to Section 1.4.15: Register protection for details. The delay between a transition on SITFEN and a transition on SITFACTIVE is 2 periods of AHB clock and 2 periods of mdf_proc_ck. - 0: The serial interface is not active, and can be configured if needed - 1: The serial interface is active, and protected fields cannot be configured."
              }
            },
            "MDF_BSMX0CR": {
              "BSSEL": {
                "bit": 0,
                "description": "Bitstream Selection Set and cleared by software. This field is used to select the bitstream to be processed for the digital filter x and for the SCDx. The size of this field depends on the number of DFLTx instantiated. If the BSSEL is selecting an input which is not instantiated, the MDF will select the valid stream bs[x]_F having the higher index number. - 00000: The bitstream bs[0]_R is provided to DFLTx and SCDx - 00001: The bitstream bs[0]_F is provided to DFLTx and SCDx - 00010: The bitstream bs[1]_R is provided to DFLTx and SCDx (if instantiated) - 00011: The bitstream bs[1]_F is provided to DFLTx and SCDx (if instantiated) ... - 11110: The bitstream bs[15]_R is provided to DFLTx and SCDx (if instantiated) - 11111: The bitstream bs[15]_F is provided to DFLTx and SCDx (if instantiated) This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 5
              },
              "BSMXACTIVE": {
                "bit": 31,
                "description": "BSMX Active flag Set and cleared by hardware. This flag must be used by the application in order to check if the BSMX is effectively enabled (active) or not. BSSEL[4:0] can only be updated when the BSMXACTIVE is set . The BSMXACTIVE flag is a logical  between OLDACTIVE, DFLTACTIVE, and SCDACTIVE flags. Both of them must be set  in order update BSSEL[4:0] field. - 0: The BSMX is not active, and can be configured if needed - 1: The BSMX is active, and protected fields cannot be configured."
              }
            },
            "MDF_BSMX1CR": {
              "BSSEL": {
                "bit": 0,
                "description": "Bitstream Selection Set and cleared by software. This field is used to select the bitstream to be processed for the digital filter x and for the SCDx. The size of this field depends on the number of DFLTx instantiated. If the BSSEL is selecting an input which is not instantiated, the MDF will select the valid stream bs[x]_F having the higher index number. - 00000: The bitstream bs[0]_R is provided to DFLTx and SCDx - 00001: The bitstream bs[0]_F is provided to DFLTx and SCDx - 00010: The bitstream bs[1]_R is provided to DFLTx and SCDx (if instantiated) - 00011: The bitstream bs[1]_F is provided to DFLTx and SCDx (if instantiated) ... - 11110: The bitstream bs[15]_R is provided to DFLTx and SCDx (if instantiated) - 11111: The bitstream bs[15]_F is provided to DFLTx and SCDx (if instantiated) This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 5
              },
              "BSMXACTIVE": {
                "bit": 31,
                "description": "BSMX Active flag Set and cleared by hardware. This flag must be used by the application in order to check if the BSMX is effectively enabled (active) or not. BSSEL[4:0] can only be updated when the BSMXACTIVE is set . The BSMXACTIVE flag is a logical  between OLDACTIVE, DFLTACTIVE, and SCDACTIVE flags. Both of them must be set  in order update BSSEL[4:0] field. - 0: The BSMX is not active, and can be configured if needed - 1: The BSMX is active, and protected fields cannot be configured."
              }
            },
            "MDF_BSMX2CR": {
              "BSSEL": {
                "bit": 0,
                "description": "Bitstream Selection Set and cleared by software. This field is used to select the bitstream to be processed for the digital filter x and for the SCDx. The size of this field depends on the number of DFLTx instantiated. If the BSSEL is selecting an input which is not instantiated, the MDF will select the valid stream bs[x]_F having the higher index number. - 00000: The bitstream bs[0]_R is provided to DFLTx and SCDx - 00001: The bitstream bs[0]_F is provided to DFLTx and SCDx - 00010: The bitstream bs[1]_R is provided to DFLTx and SCDx (if instantiated) - 00011: The bitstream bs[1]_F is provided to DFLTx and SCDx (if instantiated) ... - 11110: The bitstream bs[15]_R is provided to DFLTx and SCDx (if instantiated) - 11111: The bitstream bs[15]_F is provided to DFLTx and SCDx (if instantiated) This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 5
              },
              "BSMXACTIVE": {
                "bit": 31,
                "description": "BSMX Active flag Set and cleared by hardware. This flag must be used by the application in order to check if the BSMX is effectively enabled (active) or not. BSSEL[4:0] can only be updated when the BSMXACTIVE is set to    a   . The BSMXACTIVE flag is a logical     between OLDACTIVE, DFLTACTIVE, and SCDACTIVE flags. Both of them must be set to     in order update BSSEL[4:0] field. - 0: The BSMX is not active, and can be configured if needed - 1: The BSMX is active, and protected fields cannot be configured."
              }
            },
            "MDF_BSMX3CR": {
              "BSSEL": {
                "bit": 0,
                "description": "Bitstream Selection Set and cleared by software. This field is used to select the bitstream to be processed for the digital filter x and for the SCDx. The size of this field depends on the number of DFLTx instantiated. If the BSSEL is selecting an input which is not instantiated, the MDF will select the valid stream bs[x]_F having the higher index number. - 00000: The bitstream bs[0]_R is provided to DFLTx and SCDx - 00001: The bitstream bs[0]_F is provided to DFLTx and SCDx - 00010: The bitstream bs[1]_R is provided to DFLTx and SCDx (if instantiated) - 00011: The bitstream bs[1]_F is provided to DFLTx and SCDx (if instantiated) ... - 11110: The bitstream bs[15]_R is provided to DFLTx and SCDx (if instantiated) - 11111: The bitstream bs[15]_F is provided to DFLTx and SCDx (if instantiated) This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 5
              },
              "BSMXACTIVE": {
                "bit": 31,
                "description": "BSMX Active flag Set and cleared by hardware. This flag must be used by the application in order to check if the BSMX is effectively enabled (active) or not. BSSEL[4:0] can only be updated when the BSMXACTIVE is set to    a   . The BSMXACTIVE flag is a logical    between OLDACTIVE, DFLTACTIVE, and SCDACTIVE flags. Both of them must be set to    a    in order update BSSEL[4:0] field. - 0: The BSMX is not active, and can be configured if needed - 1: The BSMX is active, and protected fields cannot be configured."
              }
            },
            "MDF_BSMX4CR": {
              "BSSEL": {
                "bit": 0,
                "description": "Bitstream Selection Set and cleared by software. This field is used to select the bitstream to be processed for the digital filter x and for the SCDx. The size of this field depends on the number of DFLTx instantiated. If the BSSEL is selecting an input which is not instantiated, the MDF will select the valid stream bs[x]_F having the higher index number. - 00000: The bitstream bs[0]_R is provided to DFLTx and SCDx - 00001: The bitstream bs[0]_F is provided to DFLTx and SCDx - 00010: The bitstream bs[1]_R is provided to DFLTx and SCDx (if instantiated) - 00011: The bitstream bs[1]_F is provided to DFLTx and SCDx (if instantiated) ... - 11110: The bitstream bs[15]_R is provided to DFLTx and SCDx (if instantiated) - 11111: The bitstream bs[15]_F is provided to DFLTx and SCDx (if instantiated) This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 5
              },
              "BSMXACTIVE": {
                "bit": 31,
                "description": "BSMX Active flag Set and cleared by hardware. This flag must be used by the application in order to check if the BSMX is effectively enabled (active) or not. BSSEL[4:0] can only be updated when the BSMXACTIVE is set to   . The BSMXACTIVE flag is a logical    between OLDACTIVE, DFLTACTIVE, and SCDACTIVE flags. Both of them must be set to     in order update BSSEL[4:0] field. - 0: The BSMX is not active, and can be configured if needed - 1: The BSMX is active, and protected fields cannot be configured."
              }
            },
            "MDF_BSMX5CR": {
              "BSSEL": {
                "bit": 0,
                "description": "Bitstream Selection Set and cleared by software. This field is used to select the bitstream to be processed for the digital filter x and for the SCDx. The size of this field depends on the number of DFLTx instantiated. If the BSSEL is selecting an input which is not instantiated, the MDF will select the valid stream bs[x]_F having the higher index number. - 00000: The bitstream bs[0]_R is provided to DFLTx and SCDx - 00001: The bitstream bs[0]_F is provided to DFLTx and SCDx - 00010: The bitstream bs[1]_R is provided to DFLTx and SCDx (if instantiated) - 00011: The bitstream bs[1]_F is provided to DFLTx and SCDx (if instantiated) ... - 11110: The bitstream bs[15]_R is provided to DFLTx and SCDx (if instantiated) - 11111: The bitstream bs[15]_F is provided to DFLTx and SCDx (if instantiated) This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 5
              },
              "BSMXACTIVE": {
                "bit": 31,
                "description": "BSMX Active flag Set and cleared by hardware. This flag must be used by the application in order to check if the BSMX is effectively enabled (active) or not. BSSEL[4:0] can only be updated when the BSMXACTIVE is set to    . The BSMXACTIVE flag is a logical     between OLDACTIVE, DFLTACTIVE, and SCDACTIVE flags. Both of them must be set to     in order update BSSEL[4:0] field. - 0: The BSMX is not active, and can be configured if needed - 1: The BSMX is active, and protected fields cannot be configured."
              }
            },
            "MDF_DFLT0CR": {
              "DFLTEN": {
                "bit": 0,
                "description": "Digital Filter Enable Set and cleared by software. This bit is used to control the start of acquisition of the corresponding digital filter path. The behavior of this bit depends on ACQMOD and external events. or the acquisition starts when the proper trigger event occurs if ACQMOD =  01x . The serial or parallel interface delivering the samples shall be enabled as well. - 0: The acquisition is stopped immediately - 1: The acquisition is immediately started if ACQMOD =  00x  or  1xx ,"
              },
              "DMAEN": {
                "bit": 1,
                "description": "DMA Requests Enable Set and cleared by software. This bit is used to control the generation of DMA request in order to transfer the processed samples into the memory. - 0: The DMA interface for the corresponding digital filter is disabled - 1: The DMA interface for the corresponding digital filter is enabled This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "FTH": {
                "bit": 2,
                "description": "RXFIFO Threshold selection Set and cleared by software."
              },
              "ACQMOD": {
                "bit": 4,
                "description": "Digital filter Trigger mode Set and cleared by software. This field is used to select the filter trigger mode. - 000: Asynchronous, continuous acquisition mode - 001: Asynchronous, single-shot acquisition mode - 010: Synchronous, continuous acquisition mode - 011: Synchronous, single-shot acquisition mode - 100: Window, continuous acquisition mode - 101: Synchronous, snapshot mode others: same a  000  This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 3
              },
              "TRGSENS": {
                "bit": 8,
                "description": "Digital filter Trigger sensitivity selection Set and cleared by software. This field is used to select the trigger sensitivity of the external signals - 0: A rising edge event triggers the acquisition - 1: A falling edge even triggers the acquisition Note that when the trigger source is TRGO or OLDx event, TRGSENS value is not taken into account. When TRGO is selected, the sensitivity is forced to falling edge, when OLDx event is selected, the sensitivity is forced to rising edge. This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "TRGSRC": {
                "bit": 12,
                "description": "Digital filter Trigger signal selection, Set and cleared by software. This field is used to select which external signals is used as trigger for the corresponding filter. - 0000: TRGO is selected - 0001: OLDx event is selected - 0010: mdf_trg[0] is selected ... - 1111: mdf_trg[13] is selected This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 4
              },
              "SNPSFMT": {
                "bit": 16,
                "description": "Snapshot data format Set and cleared by software. This field is used to select the data format for the snapshot mode. - 0: The integrator counter (INT_CNT) is not inserted into the MDF_SNPSxDR register, leaving a data resolution of 23 bits. - 1: The integrator counter (INT_CNT) is inserted at position [15:9] of MDF_SNPSxDR register, leaving a data resolution of 16 bits. This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "NBDIS": {
                "bit": 20,
                "description": "Number of samples to be discarded Set and cleared by software. This field is used to define the number of samples to be discarded every time the DFLTx is re-started. - 0: no sample discarded - 1: 1 sample discarded - 2: 2 samples discarded ... - 255: 255 samples discarded This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 8
              },
              "DFLTRUN": {
                "bit": 30,
                "description": "Digital filter Run Status Flag Set and cleared by hardware. This bit indicates if the digital filter is running or not. - 0: The digital filter is not running, and ready to accept a new trigger event - 1: The digital filter is running"
              },
              "DFLTACTIVE": {
                "bit": 31,
                "description": "Digital filter Active Flag Set and cleared by hardware. This bit indicates if the digital filter is active: can be running or waiting for events. - 0: The digital filter is not active, and can be re-enabled again (via DFLTEN bit) if needed - 1: The digital filter is active"
              }
            },
            "MDF_DFLT1CR": {
              "DFLTEN": {
                "bit": 0,
                "description": "Digital Filter Enable Set and cleared by software. This bit is used to control the start of acquisition of the corresponding digital filter path. The behavior of this bit depends on ACQMOD and external events. or the acquisition starts when the proper trigger event occurs if ACQMOD =  01x . The serial or parallel interface delivering the samples shall be enabled as well. - 0: The acquisition is stopped immediately - 1: The acquisition is immediately started if ACQMOD =  00x  or  1xx ,"
              },
              "DMAEN": {
                "bit": 1,
                "description": "DMA Requests Enable Set and cleared by software. This bit is used to control the generation of DMA request in order to transfer the processed samples into the memory. - 0: The DMA interface for the corresponding digital filter is disabled - 1: The DMA interface for the corresponding digital filter is enabled This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "FTH": {
                "bit": 2,
                "description": "RXFIFO Threshold selection Set and cleared by software. This bit is used to select the RXFIFO threshold. This bit is not significant for RXFIFOs working in interleaved transfer mode. Refer to Section 1.4.13.4: Using the interleaved transfer mode for details. - 0: RXFIFO threshold event generated when the RXFIFO is not empty - 1: RXFIFO threshold event generated when the RXFIFO is half-full This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "ACQMOD": {
                "bit": 4,
                "description": "Digital filter Trigger mode Set and cleared by software. This field is used to select the filter trigger mode. - 000: Asynchronous, continuous acquisition mode - 001: Asynchronous, single-shot acquisition mode - 010: Synchronous, continuous acquisition mode - 011: Synchronous, single-shot acquisition mode - 100: Window, continuous acquisition mode - 101: Synchronous, snapshot mode others: same a  000  This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 3
              },
              "TRGSENS": {
                "bit": 8,
                "description": "Digital filter Trigger sensitivity selection Set and cleared by software. This field is used to select the trigger sensitivity of the external signals - 0: A rising edge event triggers the acquisition - 1: A falling edge even triggers the acquisition Note that when the trigger source is TRGO or OLDx event, TRGSENS value is not taken into account. When TRGO is selected, the sensitivity is forced to falling edge, when OLDx event is selected, the sensitivity is forced to rising edge. This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "TRGSRC": {
                "bit": 12,
                "description": "Digital filter Trigger signal selection, Set and cleared by software. This field is used to select which external signals is used as trigger for the corresponding filter. - 0000: TRGO is selected - 0001: OLDx event is selected - 0010: mdf_trg[0] is selected ... - 1111: mdf_trg[13] is selected This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 4
              },
              "SNPSFMT": {
                "bit": 16,
                "description": "Snapshot data format Set and cleared by software. This field is used to select the data format for the snapshot mode. - 0: The integrator counter (INT_CNT) is not inserted into the MDF_SNPSxDR register, leaving a data resolution of 23 bits. - 1: The integrator counter (INT_CNT) is inserted at position [15:9] of MDF_SNPSxDR register, leaving a data resolution of 16 bits. This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "NBDIS": {
                "bit": 20,
                "description": "Number of samples to be discarded Set and cleared by software. This field is used to define the number of samples to be discarded every time the DFLTx is re-started. - 0: no sample discarded - 1: 1 sample discarded - 2: 2 samples discarded ... - 255: 255 samples discarded This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 8
              },
              "DFLTRUN": {
                "bit": 30,
                "description": "Digital filter Run Status Flag Set and cleared by hardware. This bit indicates if the digital filter is running or not. - 0: The digital filter is not running, and ready to accept a new trigger event - 1: The digital filter is running"
              },
              "DFLTACTIVE": {
                "bit": 31,
                "description": "Digital filter Active Flag Set and cleared by hardware. This bit indicates if the digital filter is active: can be running or waiting for events. - 0: The digital filter is not active, and can be re-enabled again (via DFLTEN bit) if needed - 1: The digital filter is active"
              }
            },
            "MDF_DFLT2CR": {
              "DFLTEN": {
                "bit": 0,
                "description": "Digital Filter Enable Set and cleared by software. This bit is used to control the start of acquisition of the corresponding digital filter path. The behavior of this bit depends on ACQMOD and external events. or the acquisition starts when the proper trigger event occurs if ACQMOD =  01x . The serial or parallel interface delivering the samples shall be enabled as well. - 0: The acquisition is stopped immediately - 1: The acquisition is immediately started if ACQMOD =  00x  or  1xx ,"
              },
              "DMAEN": {
                "bit": 1,
                "description": "DMA Requests Enable Set and cleared by software. This bit is used to control the generation of DMA request in order to transfer the processed samples into the memory. - 0: The DMA interface for the corresponding digital filter is disabled - 1: The DMA interface for the corresponding digital filter is enabled This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "FTH": {
                "bit": 2,
                "description": "RXFIFO Threshold selection Set and cleared by software. This bit is used to select the RXFIFO threshold. This bit is not significant for RXFIFOs working in a  interleaved transfer mode. Refer to Section 1.4.13.4: Using the interleaved transfer mode for details. - 0: RXFIFO threshold event generated when the RXFIFO is not empty - 1: RXFIFO threshold event generated when the RXFIFO is half-full This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "ACQMOD": {
                "bit": 4,
                "description": "Digital filter Trigger mode Set and cleared by software. This field is used to select the filter trigger mode. - 000: Asynchronous, continuous acquisition mode - 001: Asynchronous, single-shot acquisition mode - 010: Synchronous, continuous acquisition mode - 011: Synchronous, single-shot acquisition mode - 100: Window, continuous acquisition mode - 101: Synchronous, snapshot mode others: same a  000  This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 3
              },
              "TRGSENS": {
                "bit": 8,
                "description": "Digital filter Trigger sensitivity selection Set and cleared by software. This field is used to select the trigger sensitivity of the external signals - 0: A rising edge event triggers the acquisition - 1: A falling edge even triggers the acquisition Note that when the trigger source is TRGO or OLDx event, TRGSENS value is not taken into account. When TRGO is selected, the sensitivity is forced to falling edge, when OLDx event is selected, the sensitivity is forced to rising edge. This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "TRGSRC": {
                "bit": 12,
                "description": "Digital filter Trigger signal selection, Set and cleared by software. This field is used to select which external signals is used as trigger for the corresponding filter. - 0000: TRGO is selected - 0001: OLDx event is selected - 0010: mdf_trg[0] is selected ... - 1111: mdf_trg[13] is selected This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 4
              },
              "SNPSFMT": {
                "bit": 16,
                "description": "Snapshot data format Set and cleared by software. This field is used to select the data format for the snapshot mode. - 0: The integrator counter (INT_CNT) is not inserted into the MDF_SNPSxDR register, leaving a data resolution of 23 bits. - 1: The integrator counter (INT_CNT) is inserted at position [15:9] of MDF_SNPSxDR register, leaving a data resolution of 16 bits. This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "NBDIS": {
                "bit": 20,
                "description": "Number of samples to be discarded Set and cleared by software. This field is used to define the number of samples to be discarded every time the DFLTx is re-started. - 0: no sample discarded - 1: 1 sample discarded - 2: 2 samples discarded ... - 255: 255 samples discarded This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 8
              },
              "DFLTRUN": {
                "bit": 30,
                "description": "Digital filter Run Status Flag Set and cleared by hardware. This bit indicates if the digital filter is running or not. - 0: The digital filter is not running, and ready to accept a new trigger event - 1: The digital filter is running"
              },
              "DFLTACTIVE": {
                "bit": 31,
                "description": "Digital filter Active Flag Set and cleared by hardware. This bit indicates if the digital filter is active: can be running or waiting for events. - 0: The digital filter is not active, and can be re-enabled again (via DFLTEN bit) if needed - 1: The digital filter is active"
              }
            },
            "MDF_DFLT3CR": {
              "DFLTEN": {
                "bit": 0,
                "description": "Digital Filter Enable Set and cleared by software. This bit is used to control the start of acquisition of the corresponding digital filter path. The behavior of this bit depends on ACQMOD and external events. or the acquisition starts when the proper trigger event occurs if ACQMOD =  01x . The serial or parallel interface delivering the samples shall be enabled as well. - 0: The acquisition is stopped immediately - 1: The acquisition is immediately started if ACQMOD =  00x  or  1xx ,"
              },
              "DMAEN": {
                "bit": 1,
                "description": "DMA Requests Enable Set and cleared by software. This bit is used to control the generation of DMA request in order to transfer the processed samples into the memory. - 0: The DMA interface for the corresponding digital filter is disabled - 1: The DMA interface for the corresponding digital filter is enabled This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "FTH": {
                "bit": 2,
                "description": "RXFIFO Threshold selection Set and cleared by software. This bit is used to select the RXFIFO threshold. This bit is not significant for RXFIFOs working in a  interleaved transfer mode. Refer to Section 1.4.13.4: Using the interleaved transfer mode for details. - 0: RXFIFO threshold event generated when the RXFIFO is not empty - 1: RXFIFO threshold event generated when the RXFIFO is half-full This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "ACQMOD": {
                "bit": 4,
                "description": "Digital filter Trigger mode Set and cleared by software. This field is used to select the filter trigger mode. - 000: Asynchronous, continuous acquisition mode - 001: Asynchronous, single-shot acquisition mode - 010: Synchronous, continuous acquisition mode - 011: Synchronous, single-shot acquisition mode - 100: Window, continuous acquisition mode - 101: Synchronous, snapshot mode others: same a  000  This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 3
              },
              "TRGSENS": {
                "bit": 8,
                "description": "Digital filter Trigger sensitivity selection Set and cleared by software. This field is used to select the trigger sensitivity of the external signals - 0: A rising edge event triggers the acquisition - 1: A falling edge even triggers the acquisition Note that when the trigger source is TRGO or OLDx event, TRGSENS value is not taken into account. When TRGO is selected, the sensitivity is forced to falling edge, when OLDx event is selected, the sensitivity is forced to rising edge. This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "TRGSRC": {
                "bit": 12,
                "description": "Digital filter Trigger signal selection, Set and cleared by software. This field is used to select which external signals is used as trigger for the corresponding filter. - 0000: TRGO is selected - 0001: OLDx event is selected - 0010: mdf_trg[0] is selected ... - 1111: mdf_trg[13] is selected This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 4
              },
              "SNPSFMT": {
                "bit": 16,
                "description": "Snapshot data format Set and cleared by software. This field is used to select the data format for the snapshot mode. - 0: The integrator counter (INT_CNT) is not inserted into the MDF_SNPSxDR register, leaving a data resolution of 23 bits. - 1: The integrator counter (INT_CNT) is inserted at position [15:9] of MDF_SNPSxDR register, leaving a data resolution of 16 bits. This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "NBDIS": {
                "bit": 20,
                "description": "Number of samples to be discarded Set and cleared by software. This field is used to define the number of samples to be discarded every time the DFLTx is re-started. - 0: no sample discarded - 1: 1 sample discarded - 2: 2 samples discarded ... - 255: 255 samples discarded This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 8
              },
              "DFLTRUN": {
                "bit": 30,
                "description": "Digital filter Run Status Flag Set and cleared by hardware. This bit indicates if the digital filter is running or not. - 0: The digital filter is not running, and ready to accept a new trigger event - 1: The digital filter is running"
              },
              "DFLTACTIVE": {
                "bit": 31,
                "description": "Digital filter Active Flag Set and cleared by hardware. This bit indicates if the digital filter is active: can be running or waiting for events. - 0: The digital filter is not active, and can be re-enabled again (via DFLTEN bit) if needed - 1: The digital filter is active"
              }
            },
            "MDF_DFLT4CR": {
              "DFLTEN": {
                "bit": 0,
                "description": "Digital Filter Enable Set and cleared by software. This bit is used to control the start of acquisition of the corresponding digital filter path. The behavior of this bit depends on ACQMOD and external events. or the acquisition starts when the proper trigger event occurs if ACQMOD =  01x . The serial or parallel interface delivering the samples shall be enabled as well. - 0: The acquisition is stopped immediately - 1: The acquisition is immediately started if ACQMOD =  00x  or  1xx ,"
              },
              "DMAEN": {
                "bit": 1,
                "description": "DMA Requests Enable Set and cleared by software. This bit is used to control the generation of DMA request in order to transfer the processed samples into the memory. - 0: The DMA interface for the corresponding digital filter is disabled - 1: The DMA interface for the corresponding digital filter is enabled This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "FTH": {
                "bit": 2,
                "description": "RXFIFO Threshold selection Set and cleared by software. This bit is used to select the RXFIFO threshold. This bit is not significant for RXFIFOs working in a  interleaved transfer mode. Refer to Section 1.4.13.4: Using the interleaved transfer mode for details. - 0: RXFIFO threshold event generated when the RXFIFO is not empty - 1: RXFIFO threshold event generated when the RXFIFO is half-full This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "ACQMOD": {
                "bit": 4,
                "description": "Digital filter Trigger mode Set and cleared by software. This field is used to select the filter trigger mode. - 000: Asynchronous, continuous acquisition mode - 001: Asynchronous, single-shot acquisition mode - 010: Synchronous, continuous acquisition mode - 011: Synchronous, single-shot acquisition mode - 100: Window, continuous acquisition mode - 101: Synchronous, snapshot mode others: same a  000  This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 3
              },
              "TRGSENS": {
                "bit": 8,
                "description": "Digital filter Trigger sensitivity selection Set and cleared by software. This field is used to select the trigger sensitivity of the external signals - 0: A rising edge event triggers the acquisition - 1: A falling edge even triggers the acquisition Note that when the trigger source is TRGO or OLDx event, TRGSENS value is not taken into account. When TRGO is selected, the sensitivity is forced to falling edge, when OLDx event is selected, the sensitivity is forced to rising edge. This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "TRGSRC": {
                "bit": 12,
                "description": "Digital filter Trigger signal selection, Set and cleared by software. This field is used to select which external signals is used as trigger for the corresponding filter. - 0000: TRGO is selected - 0001: OLDx event is selected - 0010: mdf_trg[0] is selected ... - 1111: mdf_trg[13] is selected This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 4
              },
              "SNPSFMT": {
                "bit": 16,
                "description": "Snapshot data format Set and cleared by software. This field is used to select the data format for the snapshot mode. - 0: The integrator counter (INT_CNT) is not inserted into the MDF_SNPSxDR register, leaving a data resolution of 23 bits. - 1: The integrator counter (INT_CNT) is inserted at position [15:9] of MDF_SNPSxDR register, leaving a data resolution of 16 bits. This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "NBDIS": {
                "bit": 20,
                "description": "Number of samples to be discarded Set and cleared by software. This field is used to define the number of samples to be discarded every time the DFLTx is re-started. - 0: no sample discarded - 1: 1 sample discarded - 2: 2 samples discarded ... - 255: 255 samples discarded This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 8
              },
              "DFLTRUN": {
                "bit": 30,
                "description": "Digital filter Run Status Flag Set and cleared by hardware. This bit indicates if the digital filter is running or not. - 0: The digital filter is not running, and ready to accept a new trigger event - 1: The digital filter is running"
              },
              "DFLTACTIVE": {
                "bit": 31,
                "description": "Digital filter Active Flag Set and cleared by hardware. This bit indicates if the digital filter is active: can be running or waiting for events. - 0: The digital filter is not active, and can be re-enabled again (via DFLTEN bit) if needed - 1: The digital filter is active"
              }
            },
            "MDF_DFLT5CR": {
              "DFLTEN": {
                "bit": 0,
                "description": "Digital Filter Enable Set and cleared by software. This bit is used to control the start of acquisition of the corresponding digital filter path. The behavior of this bit depends on ACQMOD and external events. or the acquisition starts when the proper trigger event occurs if ACQMOD =  01x . The serial or parallel interface delivering the samples shall be enabled as well. - 0: The acquisition is stopped immediately - 1: The acquisition is immediately started if ACQMOD =  00x  or  1xx ,"
              },
              "DMAEN": {
                "bit": 1,
                "description": "DMA Requests Enable Set and cleared by software. This bit is used to control the generation of DMA request in order to transfer the processed samples into the memory. - 0: The DMA interface for the corresponding digital filter is disabled - 1: The DMA interface for the corresponding digital filter is enabled This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "FTH": {
                "bit": 2,
                "description": "RXFIFO Threshold selection Set and cleared by software. This bit is used to select the RXFIFO threshold. This bit is not significant for RXFIFOs working in interleaved transfer mode. Refer to Section 1.4.13.4: Using the interleaved transfer mode for details. - 0: RXFIFO threshold event generated when the RXFIFO is not empty - 1: RXFIFO threshold event generated when the RXFIFO is half-full This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "ACQMOD": {
                "bit": 4,
                "description": "Digital filter Trigger mode Set and cleared by software. This field is used to select the filter trigger mode. - 000: Asynchronous, continuous acquisition mode - 001: Asynchronous, single-shot acquisition mode - 010: Synchronous, continuous acquisition mode - 011: Synchronous, single-shot acquisition mode - 100: Window, continuous acquisition mode - 101: Synchronous, snapshot mode others: same a  000  This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 3
              },
              "TRGSENS": {
                "bit": 8,
                "description": "Digital filter Trigger sensitivity selection Set and cleared by software. This field is used to select the trigger sensitivity of the external signals - 0: A rising edge event triggers the acquisition - 1: A falling edge even triggers the acquisition Note that when the trigger source is TRGO or OLDx event, TRGSENS value is not taken into account. When TRGO is selected, the sensitivity is forced to falling edge, when OLDx event is selected, the sensitivity is forced to rising edge. This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "TRGSRC": {
                "bit": 12,
                "description": "Digital filter Trigger signal selection, Set and cleared by software. This field is used to select which external signals is used as trigger for the corresponding filter. - 0000: TRGO is selected - 0001: OLDx event is selected - 0010: mdf_trg[0] is selected ... - 1111: mdf_trg[13] is selected This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 4
              },
              "SNPSFMT": {
                "bit": 16,
                "description": "Snapshot data format Set and cleared by software. This field is used to select the data format for the snapshot mode. - 0: The integrator counter (INT_CNT) is not inserted into the MDF_SNPSxDR register, leaving a data resolution of 23 bits. - 1: The integrator counter (INT_CNT) is inserted at position [15:9] of MDF_SNPSxDR register, leaving a data resolution of 16 bits. This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "NBDIS": {
                "bit": 20,
                "description": "Number of samples to be discarded Set and cleared by software. This field is used to define the number of samples to be discarded every time the DFLTx is re-started. - 0: no sample discarded - 1: 1 sample discarded - 2: 2 samples discarded ... - 255: 255 samples discarded This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 8
              },
              "DFLTRUN": {
                "bit": 30,
                "description": "Digital filter Run Status Flag Set and cleared by hardware. This bit indicates if the digital filter is running or not. - 0: The digital filter is not running, and ready to accept a new trigger event - 1: The digital filter is running"
              },
              "DFLTACTIVE": {
                "bit": 31,
                "description": "Digital filter Active Flag Set and cleared by hardware. This bit indicates if the digital filter is active: can be running or waiting for events. - 0: The digital filter is not active, and can be re-enabled again (via DFLTEN bit) if needed - 1: The digital filter is active"
              }
            },
            "MDF_DFLT0CICR": {
              "DATSRC": {
                "bit": 0,
                "description": "Source data for the digital filter Set and cleared by software. 0x: Select the stream coming from the BSMX - 10: Select the stream coming from the ADCITF1 - 11: Select the stream coming from the ADCITF2 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "CICMOD": {
                "bit": 4,
                "description": "Select the CIC mode Set and cleared by software. This field allows the application to select the configuration and the order of the MCIC. When CICMOD[2:0] is equal to  0xx , the CIC is split into two filters: - The main CIC (MCIC) - The auxiliary CIC (ACIC), used for the out-off limit detector - 000: The CIC is split into 2 filters, and the main CIC (MCIC) is configured in FastSinc filter - 001: The CIC is split into 2 filters, and the main CIC (MCIC) is configured in Sinc1 filter - 010: The CIC is split into 2 filters, and the main CIC (MCIC) is configured in Sinc2 filter - 011: The CIC is split into 2 filters, and the main CIC (MCIC) is configured in Sinc3 filter - 100: The CIC is configured in single sinc4 filter others: The CIC is configured in single sinc5 filter This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 3
              },
              "MCICD": {
                "bit": 8,
                "description": "CIC decimation ratio selection Set and cleared by software. This bit is used to allow the application to select the decimation ratio of the CIC. Decimation ratio smaller than 2 is not allowed. The decimation ratio is given by (CICDEC+1). - 0: Decimation ratio is 2 - 1: Decimation ratio is 2 - 2: Decimation ratio is 3 - 3: Decimation ratio is 4 ... - 511: Decimation ratio is 512 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 9
              },
              "SCALE": {
                "bit": 20,
                "description": "Scaling factor selection Set and cleared by software. This field is used to allow the application to select the gain to be applied at CIC output. Please refer to Table 13: Possible gain values for details. If the application attempts to write a new gain value while the previous one is not yet applied, this new gain value is ignored. Reading back the SCALE[5:0] field will inform the application on the current gain value. - 100000: - 48.2 dB, or shift right by 8 bits (default value) - 100001: - 44.6 dB, - 100010: - 42.1 dB, or shift right by 7 bits - 100011: - 38.6 dB, ... - 101110: -6 dB, or shift right by 1 bit - 101111: -2.5 dB, - 000000: 0 dB - 000001: + 3.5 dB, - 000010: + 6 dB, or shift left by 1 bit ... - 011000: + 72 dB, or shift left by 12 bits",
                "width": 6
              }
            },
            "MDF_DFLT1CICR": {
              "DATSRC": {
                "bit": 0,
                "description": "Source data for the digital filter Set and cleared by software. 0x: Select the stream coming from the BSMX - 10: Select the stream coming from the ADCITF1 - 11: Select the stream coming from the ADCITF2 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "CICMOD": {
                "bit": 4,
                "description": "Select the CIC mode Set and cleared by software. This field allows the application to select the configuration and the order of the MCIC. When CICMOD[2:0] is equal to  0xx , the CIC is split into two filters: - The main CIC (MCIC) - The auxiliary CIC (ACIC), used for the out-off limit detector - 000: The CIC is split into 2 filters, and the main CIC (MCIC) is configured in FastSinc filter - 001: The CIC is split into 2 filters, and the main CIC (MCIC) is configured in Sinc1 filter - 010: The CIC is split into 2 filters, and the main CIC (MCIC) is configured in Sinc2 filter - 011: The CIC is split into 2 filters, and the main CIC (MCIC) is configured in Sinc3 filter - 100: The CIC is configured in single sinc4 filter others: The CIC is configured in single sinc5 filter This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 3
              },
              "MCICD": {
                "bit": 8,
                "description": "CIC decimation ratio selection Set and cleared by software. This bit is used to allow the application to select the decimation ratio of the CIC. Decimation ratio smaller than 2 is not allowed. The decimation ratio is given by (CICDEC+1). - 0: Decimation ratio is 2 - 1: Decimation ratio is 2 - 2: Decimation ratio is 3 - 3: Decimation ratio is 4 ... - 511: Decimation ratio is 512 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 9
              },
              "SCALE": {
                "bit": 20,
                "description": "Scaling factor selection Set and cleared by software. This field is used to allow the application to select the gain to be applied at CIC output. Please refer to Table 13: Possible gain values for details. If the application attempts to write a new gain value while the previous one is not yet applied, this new gain value is ignored. Reading back the SCALE[5:0] field will inform the application on the current gain value. - 100000: - 48.2 dB, or shift right by 8 bits (default value) - 100001: - 44.6 dB, - 100010: - 42.1 dB, or shift right by 7 bits - 100011: - 38.6 dB, ... - 101110: -6 dB, or shift right by 1 bit - 101111: -2.5 dB, - 000000: 0 dB - 000001: + 3.5 dB, - 000010: + 6 dB, or shift left by 1 bit ... - 011000: + 72 dB, or shift left by 12 bits",
                "width": 6
              }
            },
            "MDF_DFLT2CICR": {
              "DATSRC": {
                "bit": 0,
                "description": "Source data for the digital filter Set and cleared by software. 0x: Select the stream coming from the BSMX - 10: Select the stream coming from the ADCITF1 - 11: Select the stream coming from the ADCITF2 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "CICMOD": {
                "bit": 4,
                "description": "Select the CIC mode Set and cleared by software. This field allows the application to select the configuration and the order of the MCIC. When CICMOD[2:0] is equal to  0xx , the CIC is split into two filters: - The main CIC (MCIC) - The auxiliary CIC (ACIC), used for the out-off limit detector - 000: The CIC is split into 2 filters, and the main CIC (MCIC) is configured in FastSinc filter - 001: The CIC is split into 2 filters, and the main CIC (MCIC) is configured in Sinc1 filter - 010: The CIC is split into 2 filters, and the main CIC (MCIC) is configured in Sinc2 filter - 011: The CIC is split into 2 filters, and the main CIC (MCIC) is configured in Sinc3 filter - 100: The CIC is configured in single sinc4 filter others: The CIC is configured in single sinc5 filter This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 3
              },
              "MCICD": {
                "bit": 8,
                "description": "CIC decimation ratio selection Set and cleared by software. This bit is used to allow the application to select the decimation ratio of the CIC. Decimation ratio smaller than 2 is not allowed. The decimation ratio is given by (CICDEC+1). - 0: Decimation ratio is 2 - 1: Decimation ratio is 2 - 2: Decimation ratio is 3 - 3: Decimation ratio is 4 ... - 511: Decimation ratio is 512 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 9
              },
              "SCALE": {
                "bit": 20,
                "description": "Scaling factor selection Set and cleared by software. This field is used to allow the application to select the gain to be applied at CIC output. Please refer to Table 13: Possible gain values for details. If the application attempts to write a new gain value while the previous one is not yet applied, this new gain value is ignored. Reading back the SCALE[5:0] field will inform the application on the current gain value. - 100000: - 48.2 dB, or shift right by 8 bits (default value) - 100001: - 44.6 dB, - 100010: - 42.1 dB, or shift right by 7 bits - 100011: - 38.6 dB, ... - 101110: -6 dB, or shift right by 1 bit - 101111: -2.5 dB, - 000000: 0 dB - 000001: + 3.5 dB, - 000010: + 6 dB, or shift left by 1 bit ... - 011000: + 72 dB, or shift left by 12 bits",
                "width": 6
              }
            },
            "MDF_DFLT3CICR": {
              "DATSRC": {
                "bit": 0,
                "description": "Source data for the digital filter Set and cleared by software. 0x: Select the stream coming from the BSMX - 10: Select the stream coming from the ADCITF1 - 11: Select the stream coming from the ADCITF2 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "CICMOD": {
                "bit": 4,
                "description": "Select the CIC mode Set and cleared by software. This field allows the application to select the configuration and the order of the MCIC. When CICMOD[2:0] is equal to  0xx , the CIC is split into two filters: - The main CIC (MCIC) - The auxiliary CIC (ACIC), used for the out-off limit detector - 000: The CIC is split into 2 filters, and the main CIC (MCIC) is configured in FastSinc filter - 001: The CIC is split into 2 filters, and the main CIC (MCIC) is configured in Sinc1 filter - 010: The CIC is split into 2 filters, and the main CIC (MCIC) is configured in Sinc2 filter - 011: The CIC is split into 2 filters, and the main CIC (MCIC) is configured in Sinc3 filter - 100: The CIC is configured in single sinc4 filter others: The CIC is configured in single sinc5 filter This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 3
              },
              "MCICD": {
                "bit": 8,
                "description": "CIC decimation ratio selection Set and cleared by software. This bit is used to allow the application to select the decimation ratio of the CIC. Decimation ratio smaller than 2 is not allowed. The decimation ratio is given by (CICDEC+1). - 0: Decimation ratio is 2 - 1: Decimation ratio is 2 - 2: Decimation ratio is 3 - 3: Decimation ratio is 4 ... - 511: Decimation ratio is 512 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 9
              },
              "SCALE": {
                "bit": 20,
                "description": "Scaling factor selection Set and cleared by software. This field is used to allow the application to select the gain to be applied at CIC output. Please refer to Table 13: Possible gain values for details. If the application attempts to write a new gain value while the previous one is not yet applied, this new gain value is ignored. Reading back the SCALE[5:0] field will inform the application on the current gain value. - 100000: - 48.2 dB, or shift right by 8 bits (default value) - 100001: - 44.6 dB, - 100010: - 42.1 dB, or shift right by 7 bits - 100011: - 38.6 dB, ... - 101110: -6 dB, or shift right by 1 bit - 101111: -2.5 dB, - 000000: 0 dB - 000001: + 3.5 dB, - 000010: + 6 dB, or shift left by 1 bit ... - 011000: + 72 dB, or shift left by 12 bits",
                "width": 6
              }
            },
            "MDF_DFLT4CICR": {
              "DATSRC": {
                "bit": 0,
                "description": "Source data for the digital filter Set and cleared by software. 0x: Select the stream coming from the BSMX - 10: Select the stream coming from the ADCITF1 - 11: Select the stream coming from the ADCITF2 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "CICMOD": {
                "bit": 4,
                "description": "Select the CIC mode Set and cleared by software. This field allows the application to select the configuration and the order of the MCIC. When CICMOD[2:0] is equal to  0xx , the CIC is split into two filters: - The main CIC (MCIC) - The auxiliary CIC (ACIC), used for the out-off limit detector - 000: The CIC is split into 2 filters, and the main CIC (MCIC) is configured in FastSinc filter - 001: The CIC is split into 2 filters, and the main CIC (MCIC) is configured in Sinc1 filter - 010: The CIC is split into 2 filters, and the main CIC (MCIC) is configured in Sinc2 filter - 011: The CIC is split into 2 filters, and the main CIC (MCIC) is configured in Sinc3 filter - 100: The CIC is configured in single sinc4 filter others: The CIC is configured in single sinc5 filter This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 3
              },
              "MCICD": {
                "bit": 8,
                "description": "CIC decimation ratio selection Set and cleared by software. This bit is used to allow the application to select the decimation ratio of the CIC. Decimation ratio smaller than 2 is not allowed. The decimation ratio is given by (CICDEC+1). - 0: Decimation ratio is 2 - 1: Decimation ratio is 2 - 2: Decimation ratio is 3 - 3: Decimation ratio is 4 ... - 511: Decimation ratio is 512 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 9
              },
              "SCALE": {
                "bit": 20,
                "description": "Scaling factor selection Set and cleared by software. This field is used to allow the application to select the gain to be applied at CIC output. Please refer to Table 13: Possible gain values for details. If the application attempts to write a new gain value while the previous one is not yet applied, this new gain value is ignored. Reading back the SCALE[5:0] field will inform the application on the current gain value. - 100000: - 48.2 dB, or shift right by 8 bits (default value) - 100001: - 44.6 dB, - 100010: - 42.1 dB, or shift right by 7 bits - 100011: - 38.6 dB, ... - 101110: -6 dB, or shift right by 1 bit - 101111: -2.5 dB, - 000000: 0 dB - 000001: + 3.5 dB, - 000010: + 6 dB, or shift left by 1 bit ... - 011000: + 72 dB, or shift left by 12 bits",
                "width": 6
              }
            },
            "MDF_DFLT5CICR": {
              "DATSRC": {
                "bit": 0,
                "description": "Source data for the digital filter Set and cleared by software. 0x: Select the stream coming from the BSMX - 10: Select the stream coming from the ADCITF1 - 11: Select the stream coming from the ADCITF2 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "CICMOD": {
                "bit": 4,
                "description": "Select the CIC mode Set and cleared by software. This field allows the application to select the configuration and the order of the MCIC. When CICMOD[2:0] is equal to  0xx , the CIC is split into two filters: - The main CIC (MCIC) - The auxiliary CIC (ACIC), used for the out-off limit detector - 000: The CIC is split into 2 filters, and the main CIC (MCIC) is configured in FastSinc filter - 001: The CIC is split into 2 filters, and the main CIC (MCIC) is configured in Sinc1 filter - 010: The CIC is split into 2 filters, and the main CIC (MCIC) is configured in Sinc2 filter - 011: The CIC is split into 2 filters, and the main CIC (MCIC) is configured in Sinc3 filter - 100: The CIC is configured in single sinc4 filter others: The CIC is configured in single sinc5 filter This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 3
              },
              "MCICD": {
                "bit": 8,
                "description": "CIC decimation ratio selection Set and cleared by software. This bit is used to allow the application to select the decimation ratio of the CIC. Decimation ratio smaller than 2 is not allowed. The decimation ratio is given by (CICDEC+1). - 0: Decimation ratio is 2 - 1: Decimation ratio is 2 - 2: Decimation ratio is 3 - 3: Decimation ratio is 4 ... - 511: Decimation ratio is 512 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 9
              },
              "SCALE": {
                "bit": 20,
                "description": "Scaling factor selection Set and cleared by software. This field is used to allow the application to select the gain to be applied at CIC output. Please refer to Table 13: Possible gain values for details. If the application attempts to write a new gain value while the previous one is not yet applied, this new gain value is ignored. Reading back the SCALE[5:0] field will inform the application on the current gain value. - 100000: - 48.2 dB, or shift right by 8 bits (default value) - 100001: - 44.6 dB, - 100010: - 42.1 dB, or shift right by 7 bits - 100011: - 38.6 dB, ... - 101110: -6 dB, or shift right by 1 bit - 101111: -2.5 dB, - 000000: 0 dB - 000001: + 3.5 dB, - 000010: + 6 dB, or shift left by 1 bit ... - 011000: + 72 dB, or shift left by 12 bits",
                "width": 6
              }
            },
            "MDF_DFLT0RSFR": {
              "RSFLTBYP": {
                "bit": 0,
                "description": "Reshaper filter bypass Set and cleared by software. This bit is used to bypass the reshape filter and its decimation block. - 0: The reshape filter is not bypassed (Default value) - 1: The reshape filter is bypassed This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "RSFLTD": {
                "bit": 4,
                "description": "Reshaper filter decimation ratio Set and cleared by software. This bit is used to select the decimation ratio for the reshape filter - 0: Decimation ratio is 4 (Default value) - 1: Decimation ratio is 1 This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "HPFBYP": {
                "bit": 7,
                "description": "High-Pass Filter bypass Set and cleared by software. This bit is used to bypass the high-pass filter. - 0: The high pass filter is not bypassed (Default value) - 1: The high pass filter is bypassed This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "HPFC": {
                "bit": 8,
                "description": "High-pass filter cut-off frequency Set and cleared by software. This field is used to select the cut-off frequency of the high-pass filter. FPCM represents the sampling frequency at HPF input. - 00: Cut-off frequency = 0.000625 x FPCM - 01: Cut-off frequency = 0.00125 x FPCM - 10: Cut-off frequency = 0.00250 x FPCM - 11: Cut-off frequency = 0.00950 x FPCM This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              }
            },
            "MDF_DFLT1RSFR": {
              "RSFLTBYP": {
                "bit": 0,
                "description": "Reshaper filter bypass Set and cleared by software. This bit is used to bypass the reshape filter and its decimation block. - 0: The reshape filter is not bypassed (Default value) - 1: The reshape filter is bypassed This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "RSFLTD": {
                "bit": 4,
                "description": "Reshaper filter decimation ratio Set and cleared by software. This bit is used to select the decimation ratio for the reshape filter - 0: Decimation ratio is 4 (Default value) - 1: Decimation ratio is 1 This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "HPFBYP": {
                "bit": 7,
                "description": "High-Pass Filter bypass Set and cleared by software. This bit is used to bypass the high-pass filter. - 0: The high pass filter is not bypassed (Default value) - 1: The high pass filter is bypassed This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "HPFC": {
                "bit": 8,
                "description": "High-pass filter cut-off frequency Set and cleared by software. This field is used to select the cut-off frequency of the high-pass filter. FPCM represents the sampling frequency at HPF input. - 00: Cut-off frequency = 0.000625 x FPCM - 01: Cut-off frequency = 0.00125 x FPCM - 10: Cut-off frequency = 0.00250 x FPCM - 11: Cut-off frequency = 0.00950 x FPCM This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              }
            },
            "MDF_DFLT2RSFR": {
              "RSFLTBYP": {
                "bit": 0,
                "description": "Reshaper filter bypass Set and cleared by software. This bit is used to bypass the reshape filter and its decimation block. - 0: The reshape filter is not bypassed (Default value) - 1: The reshape filter is bypassed This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "RSFLTD": {
                "bit": 4,
                "description": "Reshaper filter decimation ratio Set and cleared by software. This bit is used to select the decimation ratio for the reshape filter - 0: Decimation ratio is 4 (Default value) - 1: Decimation ratio is 1 This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "HPFBYP": {
                "bit": 7,
                "description": "High-Pass Filter bypass Set and cleared by software. This bit is used to bypass the high-pass filter. - 0: The high pass filter is not bypassed (Default value) - 1: The high pass filter is bypassed This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "HPFC": {
                "bit": 8,
                "description": "High-pass filter cut-off frequency Set and cleared by software. This field is used to select the cut-off frequency of the high-pass filter. FPCM represents the sampling frequency at HPF input. - 00: Cut-off frequency = 0.000625 x FPCM - 01: Cut-off frequency = 0.00125 x FPCM - 10: Cut-off frequency = 0.00250 x FPCM - 11: Cut-off frequency = 0.00950 x FPCM This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              }
            },
            "MDF_DFLT3RSFR": {
              "RSFLTBYP": {
                "bit": 0,
                "description": "Reshaper filter bypass Set and cleared by software. This bit is used to bypass the reshape filter and its decimation block. - 0: The reshape filter is not bypassed (Default value) - 1: The reshape filter is bypassed This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "RSFLTD": {
                "bit": 4,
                "description": "Reshaper filter decimation ratio Set and cleared by software. This bit is used to select the decimation ratio for the reshape filter - 0: Decimation ratio is 4 (Default value) - 1: Decimation ratio is 1 This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "HPFBYP": {
                "bit": 7,
                "description": "High-Pass Filter bypass Set and cleared by software. This bit is used to bypass the high-pass filter. - 0: The high pass filter is not bypassed (Default value) - 1: The high pass filter is bypassed This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "HPFC": {
                "bit": 8,
                "description": "High-pass filter cut-off frequency Set and cleared by software. This field is used to select the cut-off frequency of the high-pass filter. FPCM represents the sampling frequency at HPF input. - 00: Cut-off frequency = 0.000625 x FPCM - 01: Cut-off frequency = 0.00125 x FPCM - 10: Cut-off frequency = 0.00250 x FPCM - 11: Cut-off frequency = 0.00950 x FPCM This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              }
            },
            "MDF_DFLT4RSFR": {
              "RSFLTBYP": {
                "bit": 0,
                "description": "Reshaper filter bypass Set and cleared by software. This bit is used to bypass the reshape filter and its decimation block. - 0: The reshape filter is not bypassed (Default value) - 1: The reshape filter is bypassed This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "RSFLTD": {
                "bit": 4,
                "description": "Reshaper filter decimation ratio Set and cleared by software. This bit is used to select the decimation ratio for the reshape filter - 0: Decimation ratio is 4 (Default value) - 1: Decimation ratio is 1 This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "HPFBYP": {
                "bit": 7,
                "description": "High-Pass Filter bypass Set and cleared by software. This bit is used to bypass the high-pass filter. - 0: The high pass filter is not bypassed (Default value) - 1: The high pass filter is bypassed This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "HPFC": {
                "bit": 8,
                "description": "High-pass filter cut-off frequency Set and cleared by software. This field is used to select the cut-off frequency of the high-pass filter. FPCM represents the sampling frequency at HPF input. - 00: Cut-off frequency = 0.000625 x FPCM - 01: Cut-off frequency = 0.00125 x FPCM - 10: Cut-off frequency = 0.00250 x FPCM - 11: Cut-off frequency = 0.00950 x FPCM This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              }
            },
            "MDF_DFLT5RSFR": {
              "RSFLTBYP": {
                "bit": 0,
                "description": "Reshaper filter bypass Set and cleared by software. This bit is used to bypass the reshape filter and its decimation block. - 0: The reshape filter is not bypassed (Default value) - 1: The reshape filter is bypassed This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "RSFLTD": {
                "bit": 4,
                "description": "Reshaper filter decimation ratio Set and cleared by software. This bit is used to select the decimation ratio for the reshape filter - 0: Decimation ratio is 4 (Default value) - 1: Decimation ratio is 1 This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "HPFBYP": {
                "bit": 7,
                "description": "High-Pass Filter bypass Set and cleared by software. This bit is used to bypass the high-pass filter. - 0: The high pass filter is not bypassed (Default value) - 1: The high pass filter is bypassed This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "HPFC": {
                "bit": 8,
                "description": "High-pass filter cut-off frequency Set and cleared by software. This field is used to select the cut-off frequency of the high-pass filter. FPCM represents the sampling frequency at HPF input. - 00: Cut-off frequency = 0.000625 x FPCM - 01: Cut-off frequency = 0.00125 x FPCM - 10: Cut-off frequency = 0.00250 x FPCM - 11: Cut-off frequency = 0.00950 x FPCM This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              }
            },
            "MDF_DFLT0INTR": {
              "INTDIV": {
                "bit": 0,
                "description": "Integrator output division Set and cleared by software. This bit is used to rescale the signal at the integrator output in order keep the data width lower than 24 bits. - 00: The integrator data outputs are divided by 128 (Default value) - 01: The integrator data outputs are divided by 32 - 10: The integrator data outputs are divided by 4 - 11: The integrator data outputs are not divided This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "INTVAL": {
                "bit": 4,
                "description": "Integration value selection Set and cleared by software. This field is used to select the integration value. - 0: The integration value is 1, meaning bypass mode (default after reset) - 1: The integration value is 2 - 2: The integration value is 3 ... - 127: The integration value is 128 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 7
              }
            },
            "MDF_DFLT1INTR": {
              "INTDIV": {
                "bit": 0,
                "description": "Integrator output division Set and cleared by software. This bit is used to rescale the signal at the integrator output in order keep the data width lower than 24 bits. - 00: The integrator data outputs are divided by 128 (Default value) - 01: The integrator data outputs are divided by 32 - 10: The integrator data outputs are divided by 4 - 11: The integrator data outputs are not divided This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "INTVAL": {
                "bit": 4,
                "description": "Integration value selection Set and cleared by software. This field is used to select the integration value. - 0: The integration value is 1, meaning bypass mode (default after reset) - 1: The integration value is 2 - 2: The integration value is 3 ... - 127: The integration value is 128 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 7
              }
            },
            "MDF_DFLT2INTR": {
              "INTDIV": {
                "bit": 0,
                "description": "Integrator output division Set and cleared by software. This bit is used to rescale the signal at the integrator output in order keep the data width lower than 24 bits. - 00: The integrator data outputs are divided by 128 (Default value) - 01: The integrator data outputs are divided by 32 - 10: The integrator data outputs are divided by 4 - 11: The integrator data outputs are not divided This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "INTVAL": {
                "bit": 4,
                "description": "Integration value selection Set and cleared by software. This field is used to select the integration value. - 0: The integration value is 1, meaning bypass mode (default after reset) - 1: The integration value is 2 - 2: The integration value is 3 ... - 127: The integration value is 128 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 7
              }
            },
            "MDF_DFLT3INTR": {
              "INTDIV": {
                "bit": 0,
                "description": "Integrator output division Set and cleared by software. This bit is used to rescale the signal at the integrator output in order keep the data width lower than 24 bits. - 00: The integrator data outputs are divided by 128 (Default value) - 01: The integrator data outputs are divided by 32 - 10: The integrator data outputs are divided by 4 - 11: The integrator data outputs are not divided This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "INTVAL": {
                "bit": 4,
                "description": "Integration value selection Set and cleared by software. This field is used to select the integration value. - 0: The integration value is 1, meaning bypass mode (default after reset) - 1: The integration value is 2 - 2: The integration value is 3 ... - 127: The integration value is 128 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 7
              }
            },
            "MDF_DFLT4INTR": {
              "INTDIV": {
                "bit": 0,
                "description": "Integrator output division Set and cleared by software. This bit is used to rescale the signal at the integrator output in order keep the data width lower than 24 bits. - 00: The integrator data outputs are divided by 128 (Default value) - 01: The integrator data outputs are divided by 32 - 10: The integrator data outputs are divided by 4 - 11: The integrator data outputs are not divided This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "INTVAL": {
                "bit": 4,
                "description": "Integration value selection Set and cleared by software. This field is used to select the integration value. - 0: The integration value is 1, meaning bypass mode (default after reset) - 1: The integration value is 2 - 2: The integration value is 3 ... - 127: The integration value is 128 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 7
              }
            },
            "MDF_DFLT5INTR": {
              "INTDIV": {
                "bit": 0,
                "description": "Integrator output division Set and cleared by software. This bit is used to rescale the signal at the integrator output in order keep the data width lower than 24 bits. - 00: The integrator data outputs are divided by 128 (Default value) - 01: The integrator data outputs are divided by 32 - 10: The integrator data outputs are divided by 4 - 11: The integrator data outputs are not divided This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "INTVAL": {
                "bit": 4,
                "description": "Integration value selection Set and cleared by software. This field is used to select the integration value. - 0: The integration value is 1, meaning bypass mode (default after reset) - 1: The integration value is 2 - 2: The integration value is 3 ... - 127: The integration value is 128 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 7
              }
            },
            "MDF_OLD0CR": {
              "OLDEN": {
                "bit": 0,
                "description": "Over-Current Detector Enable Set and cleared by software. - 0: The OLD is disabled (Default value) - 1: The OLD is enabled, including the ACIC filter working in continuous mode."
              },
              "THINB": {
                "bit": 1,
                "description": "Threshold In band Set and cleared by software. - 0: The OLD generates an event if the signal is lower than OLDTHL OR higher than OLDTHH (Default value) - 1: The OLD generates an event if the signal is lower than OLDTHH AND higher than OLDTHL This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "BKOLD": {
                "bit": 4,
                "description": "Break signal assignment for out-of limit detector Set and cleared by software. BKOLD[i] = 0: Break signal (mdf_break[i]) is not assigned to threshold event BKOLD[i] = 1: Break signal (mdf_break[i]) is assigned to threshold event This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 4
              },
              "ACICN": {
                "bit": 12,
                "description": "OLD CIC order selection Set and cleared by software. This field allows the application to select the type, and the order of the ACIC. This field is only taken into account by the MDF when CICMOD[2:0] =  0xx . - 00: FastSinc filter type - 01: Sinc1 filter type - 10: Sinc2 filter type - 11: Sinc3 filter type This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "ACICD": {
                "bit": 17,
                "description": "OLD CIC decimation ratio selection Set and cleared by software. This field is used to allow the application to select the decimation ratio of the ACIC. This field is only taken into account by the MDF when CICMOD[2:0] =  0xx . The decimation ratio is given by (ACICD+1). - 0: Decimation ratio is 1 - 1: Decimation ratio is 2 - 2: Decimation ratio is 3 - 3: Decimation ratio is 4 ... - 31: Decimation ratio is 32 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 5
              },
              "OLDACTIVE": {
                "bit": 31,
                "description": "OLD Active flag Set and cleared by hardware. This flag must be used by the application in order to check if the OLD is effectively enabled (active) or not. The protected fields and registers of this function can only be updated when the OLDACTIVE is set to    , please refer to Section 1.4.15: Register protection for details. The delay between a transition on OLDEN and a transition on OLDACTIVE is 2 periods of AHB clock and 2 periods of mdf_proc_ck. - 0: The OLD is not active, and can be configured if needed - 1: The OLD is active, and protected fields cannot be configured."
              }
            },
            "MDF_OLD1CR": {
              "OLDEN": {
                "bit": 0,
                "description": "Over-Current Detector Enable Set and cleared by software. - 0: The OLD is disabled (Default value) - 1: The OLD is enabled, including the ACIC filter working in continuous mode."
              },
              "THINB": {
                "bit": 1,
                "description": "Threshold In band Set and cleared by software. - 0: The OLD generates an event if the signal is lower than OLDTHL OR higher than OLDTHH (Default value) - 1: The OLD generates an event if the signal is lower than OLDTHH AND higher than OLDTHL This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "BKOLD": {
                "bit": 4,
                "description": "Break signal assignment for out-of limit detector Set and cleared by software. BKOLD[i] = 0: Break signal (mdf_break[i]) is not assigned to threshold event BKOLD[i] = 1: Break signal (mdf_break[i]) is assigned to threshold event This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 4
              },
              "ACICN": {
                "bit": 12,
                "description": "OLD CIC order selection Set and cleared by software. This field allows the application to select the type, and the order of the ACIC. This field is only taken into account by the MDF when CICMOD[2:0] =  0xx . - 00: FastSinc filter type - 01: Sinc1 filter type - 10: Sinc2 filter type - 11: Sinc3 filter type This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "ACICD": {
                "bit": 17,
                "description": "OLD CIC decimation ratio selection Set and cleared by software. This field is used to allow the application to select the decimation ratio of the ACIC. This field is only taken into account by the MDF when CICMOD[2:0] =  0xx . The decimation ratio is given by (ACICD+1). - 0: Decimation ratio is 1 - 1: Decimation ratio is 2 - 2: Decimation ratio is 3 - 3: Decimation ratio is 4 ... - 31: Decimation ratio is 32 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 5
              },
              "OLDACTIVE": {
                "bit": 31,
                "description": "OLD Active flag Set and cleared by hardware. This flag must be used by the application in order to check if the OLD is effectively enabled (active) or not. The protected fields and registers of this function can only be updated when the OLDACTIVE is set to   , please refer to Section 1.4.15: Register protection for details. The delay between a transition on OLDEN and a transition on OLDACTIVE is 2 periods of AHB clock and 2 periods of mdf_proc_ck. - 0: The OLD is not active, and can be configured if needed - 1: The OLD is active, and protected fields cannot be configured."
              }
            },
            "MDF_OLD2CR": {
              "OLDEN": {
                "bit": 0,
                "description": "Over-Current Detector Enable Set and cleared by software. - 0: The OLD is disabled (Default value) - 1: The OLD is enabled, including the ACIC filter working in continuous mode."
              },
              "THINB": {
                "bit": 1,
                "description": "Threshold In band Set and cleared by software. - 0: The OLD generates an event if the signal is lower than OLDTHL OR higher than OLDTHH (Default value) - 1: The OLD generates an event if the signal is lower than OLDTHH AND higher than OLDTHL This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "BKOLD": {
                "bit": 4,
                "description": "Break signal assignment for out-of limit detector Set and cleared by software. BKOLD[i] = 0: Break signal (mdf_break[i]) is not assigned to threshold event BKOLD[i] = 1: Break signal (mdf_break[i]) is assigned to threshold event This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 4
              },
              "ACICN": {
                "bit": 12,
                "description": "OLD CIC order selection Set and cleared by software. This field allows the application to select the type, and the order of the ACIC. This field is only taken into account by the MDF when CICMOD[2:0] =  0xx . - 00: FastSinc filter type - 01: Sinc1 filter type - 10: Sinc2 filter type - 11: Sinc3 filter type This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "ACICD": {
                "bit": 17,
                "description": "OLD CIC decimation ratio selection Set and cleared by software. This field is used to allow the application to select the decimation ratio of the ACIC. This field is only taken into account by the MDF when CICMOD[2:0] =  0xx . The decimation ratio is given by (ACICD+1). - 0: Decimation ratio is 1 - 1: Decimation ratio is 2 - 2: Decimation ratio is 3 - 3: Decimation ratio is 4 ... - 31: Decimation ratio is 32 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 5
              },
              "OLDACTIVE": {
                "bit": 31,
                "description": "OLD Active flag Set and cleared by hardware. This flag must be used by the application in order to check if the OLD is effectively enabled (active) or not. The protected fields and registers of this function can only be updated when the OLDACTIVE is set to    , please refer to Section 1.4.15: Register protection for details. The delay between a transition on OLDEN and a transition on OLDACTIVE is 2 periods of AHB clock and 2 periods of mdf_proc_ck. - 0: The OLD is not active, and can be configured if needed - 1: The OLD is active, and protected fields cannot be configured."
              }
            },
            "MDF_OLD3CR": {
              "OLDEN": {
                "bit": 0,
                "description": "Over-Current Detector Enable Set and cleared by software. - 0: The OLD is disabled (Default value) - 1: The OLD is enabled, including the ACIC filter working in continuous mode."
              },
              "THINB": {
                "bit": 1,
                "description": "Threshold In band Set and cleared by software. - 0: The OLD generates an event if the signal is lower than OLDTHL OR higher than OLDTHH (Default value) - 1: The OLD generates an event if the signal is lower than OLDTHH AND higher than OLDTHL This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "BKOLD": {
                "bit": 4,
                "description": "Break signal assignment for out-of limit detector Set and cleared by software. BKOLD[i] = 0: Break signal (mdf_break[i]) is not assigned to threshold event BKOLD[i] = 1: Break signal (mdf_break[i]) is assigned to threshold event This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 4
              },
              "ACICN": {
                "bit": 12,
                "description": "OLD CIC order selection Set and cleared by software. This field allows the application to select the type, and the order of the ACIC. This field is only taken into account by the MDF when CICMOD[2:0] =  0xx . - 00: FastSinc filter type - 01: Sinc1 filter type - 10: Sinc2 filter type - 11: Sinc3 filter type This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "ACICD": {
                "bit": 17,
                "description": "OLD CIC decimation ratio selection Set and cleared by software. This field is used to allow the application to select the decimation ratio of the ACIC. This field is only taken into account by the MDF when CICMOD[2:0] =  0xx . The decimation ratio is given by (ACICD+1). - 0: Decimation ratio is 1 - 1: Decimation ratio is 2 - 2: Decimation ratio is 3 - 3: Decimation ratio is 4 ... - 31: Decimation ratio is 32 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 5
              },
              "OLDACTIVE": {
                "bit": 31,
                "description": "OLD Active flag Set and cleared by hardware. This flag must be used by the application in order to check if the OLD is effectively enabled (active) or not. The protected fields and registers of this function can only be updated when the OLDACTIVE is set to    , please refer to Section 1.4.15: Register protection for details. The delay between a transition on OLDEN and a transition on OLDACTIVE is 2 periods of AHB clock and 2 periods of mdf_proc_ck. - 0: The OLD is not active, and can be configured if needed - 1: The OLD is active, and protected fields cannot be configured."
              }
            },
            "MDF_OLD4CR": {
              "OLDEN": {
                "bit": 0,
                "description": "Over-Current Detector Enable Set and cleared by software. - 0: The OLD is disabled (Default value) - 1: The OLD is enabled, including the ACIC filter working in continuous mode."
              },
              "THINB": {
                "bit": 1,
                "description": "Threshold In band Set and cleared by software. - 0: The OLD generates an event if the signal is lower than OLDTHL OR higher than OLDTHH (Default value) - 1: The OLD generates an event if the signal is lower than OLDTHH AND higher than OLDTHL This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "BKOLD": {
                "bit": 4,
                "description": "Break signal assignment for out-of limit detector Set and cleared by software. BKOLD[i] = 0: Break signal (mdf_break[i]) is not assigned to threshold event BKOLD[i] = 1: Break signal (mdf_break[i]) is assigned to threshold event This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 4
              },
              "ACICN": {
                "bit": 12,
                "description": "OLD CIC order selection Set and cleared by software. This field allows the application to select the type, and the order of the ACIC. This field is only taken into account by the MDF when CICMOD[2:0] =  0xx . - 00: FastSinc filter type - 01: Sinc1 filter type - 10: Sinc2 filter type - 11: Sinc3 filter type This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "ACICD": {
                "bit": 17,
                "description": "OLD CIC decimation ratio selection Set and cleared by software. This field is used to allow the application to select the decimation ratio of the ACIC. This field is only taken into account by the MDF when CICMOD[2:0] =  0xx . The decimation ratio is given by (ACICD+1). - 0: Decimation ratio is 1 - 1: Decimation ratio is 2 - 2: Decimation ratio is 3 - 3: Decimation ratio is 4 ... - 31: Decimation ratio is 32 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 5
              },
              "OLDACTIVE": {
                "bit": 31,
                "description": "OLD Active flag Set and cleared by hardware. This flag must be used by the application in order to check if the OLD is effectively enabled (active) or not. The protected fields and registers of this function can only be updated when the OLDACTIVE is set to    , please refer to Section 1.4.15: Register protection for details. The delay between a transition on OLDEN and a transition on OLDACTIVE is 2 periods of AHB clock and 2 periods of mdf_proc_ck. - 0: The OLD is not active, and can be configured if needed - 1: The OLD is active, and protected fields cannot be configured."
              }
            },
            "MDF_OLD5CR": {
              "OLDEN": {
                "bit": 0,
                "description": "Over-Current Detector Enable Set and cleared by software. - 0: The OLD is disabled (Default value) - 1: The OLD is enabled, including the ACIC filter working in continuous mode."
              },
              "THINB": {
                "bit": 1,
                "description": "Threshold In band Set and cleared by software. - 0: The OLD generates an event if the signal is lower than OLDTHL OR higher than OLDTHH (Default value) - 1: The OLD generates an event if the signal is lower than OLDTHH AND higher than OLDTHL This field can be write-protected, please refer to Section 1.4.15: Register protection for details."
              },
              "BKOLD": {
                "bit": 4,
                "description": "Break signal assignment for out-of limit detector Set and cleared by software. BKOLD[i] = 0: Break signal (mdf_break[i]) is not assigned to threshold event BKOLD[i] = 1: Break signal (mdf_break[i]) is assigned to threshold event This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 4
              },
              "ACICN": {
                "bit": 12,
                "description": "OLD CIC order selection Set and cleared by software. This field allows the application to select the type, and the order of the ACIC. This field is only taken into account by the MDF when CICMOD[2:0] =  0xx . - 00: FastSinc filter type - 01: Sinc1 filter type - 10: Sinc2 filter type - 11: Sinc3 filter type This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 2
              },
              "ACICD": {
                "bit": 17,
                "description": "OLD CIC decimation ratio selection Set and cleared by software. This field is used to allow the application to select the decimation ratio of the ACIC. This field is only taken into account by the MDF when CICMOD[2:0] =  0xx . The decimation ratio is given by (ACICD+1). - 0: Decimation ratio is 1 - 1: Decimation ratio is 2 - 2: Decimation ratio is 3 - 3: Decimation ratio is 4 ... - 31: Decimation ratio is 32 This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 5
              },
              "OLDACTIVE": {
                "bit": 31,
                "description": "OLD Active flag Set and cleared by hardware. This flag must be used by the application in order to check if the OLD is effectively enabled (active) or not. The protected fields and registers of this function can only be updated when the OLDACTIVE is set to    , please refer to Section 1.4.15: Register protection for details. The delay between a transition on OLDEN and a transition on OLDACTIVE is 2 periods of AHB clock and 2 periods of mdf_proc_ck. - 0: The OLD is not active, and can be configured if needed - 1: The OLD is active, and protected fields cannot be configured."
              }
            },
            "MDF_OLD0THLR": {
              "OLDTHL": {
                "bit": 0,
                "description": "OLD Low Threshold Value Set and cleared by software. OLDTHL represents a 26-bit signed value. The real threshold compared to the signal provided by the filter is OLDTHL. This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 26
              }
            },
            "MDF_OLD1THLR": {
              "OLDTHL": {
                "bit": 0,
                "description": "OLD Low Threshold Value Set and cleared by software. OLDTHL represents a 26-bit signed value. The real threshold compared to the signal provided by the filter is OLDTHL. This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 26
              }
            },
            "MDF_OLD2THLR": {
              "OLDTHL": {
                "bit": 0,
                "description": "OLD Low Threshold Value Set and cleared by software. OLDTHL represents a 26-bit signed value. The real threshold compared to the signal provided by the filter is OLDTHL. This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 26
              }
            },
            "MDF_OLD3THLR": {
              "OLDTHL": {
                "bit": 0,
                "description": "OLD Low Threshold Value Set and cleared by software. OLDTHL represents a 26-bit signed value. The real threshold compared to the signal provided by the filter is OLDTHL. This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 26
              }
            },
            "MDF_OLD4THLR": {
              "OLDTHL": {
                "bit": 0,
                "description": "OLD Low Threshold Value Set and cleared by software. OLDTHL represents a 26-bit signed value. The real threshold compared to the signal provided by the filter is OLDTHL. This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 26
              }
            },
            "MDF_OLD5THLR": {
              "OLDTHL": {
                "bit": 0,
                "description": "OLD Low Threshold Value Set and cleared by software. OLDTHL represents a 26-bit signed value. The real threshold compared to the signal provided by the filter is OLDTHL. This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 26
              }
            },
            "MDF_OLD0THHR": {
              "OLDTHH": {
                "bit": 0,
                "description": "OLD High Threshold Value Set and cleared by software. OLDTHH represents a 26-bit signed value. The real threshold compared to the signal provided by the filter is OLDTHH. This field can be write-protected, please refer to Section 1.4.15: Register protection for details",
                "width": 26
              }
            },
            "MDF_OLD1THHR": {
              "OLDTHH": {
                "bit": 0,
                "description": "OLD High Threshold Value Set and cleared by software. OLDTHH represents a 26-bit signed value. The real threshold compared to the signal provided by the filter is OLDTHH. This field can be write-protected, please refer to Section 1.4.15: Register protection for details",
                "width": 26
              }
            },
            "MDF_OLD2THHR": {
              "OLDTHH": {
                "bit": 0,
                "description": "OLD High Threshold Value Set and cleared by software. OLDTHH represents a 26-bit signed value. The real threshold compared to the signal provided by the filter is OLDTHH. This field can be write-protected, please refer to Section 1.4.15: Register protection for details",
                "width": 26
              }
            },
            "MDF_OLD3THHR": {
              "OLDTHH": {
                "bit": 0,
                "description": "OLD High Threshold Value Set and cleared by software. OLDTHH represents a 26-bit signed value. The real threshold compared to the signal provided by the filter is OLDTHH. This field can be write-protected, please refer to Section 1.4.15: Register protection for details",
                "width": 26
              }
            },
            "MDF_OLD4THHR": {
              "OLDTHH": {
                "bit": 0,
                "description": "OLD High Threshold Value Set and cleared by software. OLDTHH represents a 26-bit signed value. The real threshold compared to the signal provided by the filter is OLDTHH. This field can be write-protected, please refer to Section 1.4.15: Register protection for details",
                "width": 26
              }
            },
            "MDF_OLD5THHR": {
              "OLDTHH": {
                "bit": 0,
                "description": "OLD High Threshold Value Set and cleared by software. OLDTHH represents a 26-bit signed value. The real threshold compared to the signal provided by the filter is OLDTHH. This field can be write-protected, please refer to Section 1.4.15: Register protection for details",
                "width": 26
              }
            },
            "MDF_DLY0CR": {
              "SKPDLY": {
                "bit": 0,
                "description": "Delay to apply to a bitstream Set and cleared by software. Defines the number of input samples that will be skipped. Skipping is applied immediately after writing to this field, if SKPBF =  0 , and the corresponding bit DFLTEN =  1 . If SKPBF =  1  the value written into the register is ignored by the delay state machine. - 0: No input sample skipped, - 1: 1 input sample skipped, ... - 127: 127 input sample skipped,",
                "width": 7
              },
              "SKPBF": {
                "bit": 31,
                "description": "Skip Busy flag Set and cleared by hardware. Shall be used in order to control if the delay sequence is completed. - 0: Reading  0  means that the MDF is ready to accept a new value into SKPDLY[6:0]. - 1: Reading  1  means that last valid SKPDLY[6:0] is still under precessing."
              }
            },
            "MDF_DLY1CR": {
              "SKPDLY": {
                "bit": 0,
                "description": "Delay to apply to a bitstream Set and cleared by software. Defines the number of input samples that will be skipped. Skipping is applied immediately after writing to this field, if SKPBF =  0 , and the corresponding bit DFLTEN =  1 . If SKPBF =  1  the value written into the register is ignored by the delay state machine. - 0: No input sample skipped, - 1: 1 input sample skipped, ... - 127: 127 input sample skipped,",
                "width": 7
              },
              "SKPBF": {
                "bit": 31,
                "description": "Skip Busy flag Set and cleared by hardware. Shall be used in order to control if the delay sequence is completed. - 0: Reading  0  means that the MDF is ready to accept a new value into SKPDLY[6:0]. - 1: Reading  1  means that last valid SKPDLY[6:0] is still under precessing."
              }
            },
            "MDF_DLY2CR": {
              "SKPDLY": {
                "bit": 0,
                "description": "Delay to apply to a bitstream Set and cleared by software. Defines the number of input samples that will be skipped. Skipping is applied immediately after writing to this field, if SKPBF =  0 , and the corresponding bit DFLTEN =  1 . If SKPBF =  1  the value written into the register is ignored by the delay state machine. - 0: No input sample skipped, - 1: 1 input sample skipped, ... - 127: 127 input sample skipped,",
                "width": 7
              },
              "SKPBF": {
                "bit": 31,
                "description": "Skip Busy flag Set and cleared by hardware. Shall be used in order to control if the delay sequence is completed. - 0: Reading  0  means that the MDF is ready to accept a new value into SKPDLY[6:0]. - 1: Reading  1  means that last valid SKPDLY[6:0] is still under precessing."
              }
            },
            "MDF_DLY3CR": {
              "SKPDLY": {
                "bit": 0,
                "description": "Delay to apply to a bitstream Set and cleared by software. Defines the number of input samples that will be skipped. Skipping is applied immediately after writing to this field, if SKPBF =  0 , and the corresponding bit DFLTEN =  1 . If SKPBF =  1  the value written into the register is ignored by the delay state machine. - 0: No input sample skipped, - 1: 1 input sample skipped, ... - 127: 127 input sample skipped,",
                "width": 7
              },
              "SKPBF": {
                "bit": 31,
                "description": "Skip Busy flag Set and cleared by hardware. Shall be used in order to control if the delay sequence is completed. - 0: Reading  0  means that the MDF is ready to accept a new value into SKPDLY[6:0]. - 1: Reading  1  means that last valid SKPDLY[6:0] is still under precessing."
              }
            },
            "MDF_DLY4CR": {
              "SKPDLY": {
                "bit": 0,
                "description": "Delay to apply to a bitstream Set and cleared by software. Defines the number of input samples that will be skipped. Skipping is applied immediately after writing to this field, if SKPBF =  0 , and the corresponding bit DFLTEN =  1 . If SKPBF =  1  the value written into the register is ignored by the delay state machine. - 0: No input sample skipped, - 1: 1 input sample skipped, ... - 127: 127 input sample skipped,",
                "width": 7
              },
              "SKPBF": {
                "bit": 31,
                "description": "Skip Busy flag Set and cleared by hardware. Shall be used in order to control if the delay sequence is completed. - 0: Reading  0  means that the MDF is ready to accept a new value into SKPDLY[6:0]. - 1: Reading  1  means that last valid SKPDLY[6:0] is still under precessing."
              }
            },
            "MDF_DLY5CR": {
              "SKPDLY": {
                "bit": 0,
                "description": "Delay to apply to a bitstream Set and cleared by software. Defines the number of input samples that will be skipped. Skipping is applied immediately after writing to this field, if SKPBF =  0 , and the corresponding bit DFLTEN =  1 . If SKPBF =  1  the value written into the register is ignored by the delay state machine. - 0: No input sample skipped, - 1: 1 input sample skipped, ... - 127: 127 input sample skipped,",
                "width": 7
              },
              "SKPBF": {
                "bit": 31,
                "description": "Skip Busy flag Set and cleared by hardware. Shall be used in order to control if the delay sequence is completed. - 0: Reading  0  means that the MDF is ready to accept a new value into SKPDLY[6:0]. - 1: Reading  1  means that last valid SKPDLY[6:0] is still under precessing."
              }
            },
            "MDF_SCD0CR": {
              "SCDEN": {
                "bit": 0,
                "description": "Short circuit detector enable Set and cleared by software. - 0: The short circuit detector is disabled, - 1: The short circuit detector is enabled,"
              },
              "BKSCD": {
                "bit": 4,
                "description": "Break signal assignment for short circuit detector Set and cleared by software. BKSCD[i] = 0: Break signal (mdf_break[i]) is not assigned to this SCD event BKSCD[i] = 1: Break signal (mdf_break[i]) is assigned to this SCD event This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 4
              },
              "SCDT": {
                "bit": 12,
                "description": "Short-circuit detector threshold Set and cleared by software. These bits are written by software to define the threshold counter for the short-circuit detector. If this value is reached, then a short-circuit detector event occurs on a given input stream. - 0: 2 consecutive 1 s or 0 s will generate an event, - 1: 2 consecutive 1 s or 0 s will generate an event - 2: 3 consecutive 1 s or 0 s will generate an event, ... - 255: 256 consecutive 1 s or 0 s will generate an event, This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 8
              },
              "SCDACTIVE": {
                "bit": 31,
                "description": "SCD Active flag Set and cleared by hardware. This flag must be used by the application in order to check if the SCD is effectively enabled (active) or not. The protected fields of this function can only be updated when the SCDACTIVE is set to    a   , please refer to Section 1.4.15: Register protection for details. The delay between a transition on SCDEN and a transition on SCDACTIVE is 2 periods of AHB clock and 2 periods of mdf_proc_ck. - 0: The SCD is not active, and can be configured if needed - 1: The SCD is active, and protected fields cannot be configured."
              }
            },
            "MDF_SCD1CR": {
              "SCDEN": {
                "bit": 0,
                "description": "Short circuit detector enable Set and cleared by software. - 0: The short circuit detector is disabled, - 1: The short circuit detector is enabled,"
              },
              "BKSCD": {
                "bit": 4,
                "description": "Break signal assignment for short circuit detector Set and cleared by software. BKSCD[i] = 0: Break signal (mdf_break[i]) is not assigned to this SCD event BKSCD[i] = 1: Break signal (mdf_break[i]) is assigned to this SCD event This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 4
              },
              "SCDT": {
                "bit": 12,
                "description": "Short-circuit detector threshold Set and cleared by software. These bits are written by software to define the threshold counter for the short-circuit detector. If this value is reached, then a short-circuit detector event occurs on a given input stream. - 0: 2 consecutive 1 s or 0 s will generate an event, - 1: 2 consecutive 1 s or 0 s will generate an event - 2: 3 consecutive 1 s or 0 s will generate an event, ... - 255: 256 consecutive 1 s or 0 s will generate an event, This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 8
              },
              "SCDACTIVE": {
                "bit": 31,
                "description": "SCD Active flag Set and cleared by hardware. This flag must be used by the application in order to check if the SCD is effectively enabled (active) or not. The protected fields of this function can only be updated when the SCDACTIVE is set to    a   , please refer to Section 1.4.15: Register protection for details. The delay between a transition on SCDEN and a transition on SCDACTIVE is 2 periods of AHB clock and 2 periods of mdf_proc_ck. - 0: The SCD is not active, and can be configured if needed - 1: The SCD is active, and protected fields cannot be configured."
              }
            },
            "MDF_SCD2CR": {
              "SCDEN": {
                "bit": 0,
                "description": "Short circuit detector enable Set and cleared by software. - 0: The short circuit detector is disabled, - 1: The short circuit detector is enabled,"
              },
              "BKSCD": {
                "bit": 4,
                "description": "Break signal assignment for short circuit detector Set and cleared by software. BKSCD[i] = 0: Break signal (mdf_break[i]) is not assigned to this SCD event BKSCD[i] = 1: Break signal (mdf_break[i]) is assigned to this SCD event This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 4
              },
              "SCDT": {
                "bit": 12,
                "description": "Short-circuit detector threshold Set and cleared by software. These bits are written by software to define the threshold counter for the short-circuit detector. If this value is reached, then a short-circuit detector event occurs on a given input stream. - 0: 2 consecutive 1 s or 0 s will generate an event, - 1: 2 consecutive 1 s or 0 s will generate an event - 2: 3 consecutive 1 s or 0 s will generate an event, ... - 255: 256 consecutive 1 s or 0 s will generate an event, This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 8
              },
              "SCDACTIVE": {
                "bit": 31,
                "description": "SCD Active flag Set and cleared by hardware. This flag must be used by the application in order to check if the SCD is effectively enabled (active) or not. The protected fields of this function can only be updated when the SCDACTIVE is set to    a  , please refer to Section 1.4.15: Register protection for details. The delay between a transition on SCDEN and a transition on SCDACTIVE is 2 periods of AHB clock and 2 periods of mdf_proc_ck. - 0: The SCD is not active, and can be configured if needed - 1: The SCD is active, and protected fields cannot be configured."
              }
            },
            "MDF_SCD3CR": {
              "SCDEN": {
                "bit": 0,
                "description": "Short circuit detector enable Set and cleared by software. - 0: The short circuit detector is disabled, - 1: The short circuit detector is enabled,"
              },
              "BKSCD": {
                "bit": 4,
                "description": "Break signal assignment for short circuit detector Set and cleared by software. BKSCD[i] = 0: Break signal (mdf_break[i]) is not assigned to this SCD event BKSCD[i] = 1: Break signal (mdf_break[i]) is assigned to this SCD event This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 4
              },
              "SCDT": {
                "bit": 12,
                "description": "Short-circuit detector threshold Set and cleared by software. These bits are written by software to define the threshold counter for the short-circuit detector. If this value is reached, then a short-circuit detector event occurs on a given input stream. - 0: 2 consecutive 1 s or 0 s will generate an event, - 1: 2 consecutive 1 s or 0 s will generate an event - 2: 3 consecutive 1 s or 0 s will generate an event, ... - 255: 256 consecutive 1 s or 0 s will generate an event, This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 8
              },
              "SCDACTIVE": {
                "bit": 31,
                "description": "SCD Active flag Set and cleared by hardware. This flag must be used by the application in order to check if the SCD is effectively enabled (active) or not. The protected fields of this function can only be updated when the SCDACTIVE is set to    a   , please refer to Section 1.4.15: Register protection for details. The delay between a transition on SCDEN and a transition on SCDACTIVE is 2 periods of AHB clock and 2 periods of mdf_proc_ck. - 0: The SCD is not active, and can be configured if needed - 1: The SCD is active, and protected fields cannot be configured."
              }
            },
            "MDF_SCD4CR": {
              "SCDEN": {
                "bit": 0,
                "description": "Short circuit detector enable Set and cleared by software. - 0: The short circuit detector is disabled, - 1: The short circuit detector is enabled,"
              },
              "BKSCD": {
                "bit": 4,
                "description": "Break signal assignment for short circuit detector Set and cleared by software. BKSCD[i] = 0: Break signal (mdf_break[i]) is not assigned to this SCD event BKSCD[i] = 1: Break signal (mdf_break[i]) is assigned to this SCD event This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 4
              },
              "SCDT": {
                "bit": 12,
                "description": "Short-circuit detector threshold Set and cleared by software. These bits are written by software to define the threshold counter for the short-circuit detector. If this value is reached, then a short-circuit detector event occurs on a given input stream. - 0: 2 consecutive 1 s or 0 s will generate an event, - 1: 2 consecutive 1 s or 0 s will generate an event - 2: 3 consecutive 1 s or 0 s will generate an event, ... - 255: 256 consecutive 1 s or 0 s will generate an event, This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 8
              },
              "SCDACTIVE": {
                "bit": 31,
                "description": "SCD Active flag Set and cleared by hardware. This flag must be used by the application in order to check if the SCD is effectively enabled (active) or not. The protected fields of this function can only be updated when the SCDACTIVE is set to    a   a  , please refer to Section 1.4.15: Register protection for details. The delay between a transition on SCDEN and a transition on SCDACTIVE is 2 periods of AHB clock and 2 periods of mdf_proc_ck. - 0: The SCD is not active, and can be configured if needed - 1: The SCD is active, and protected fields cannot be configured."
              }
            },
            "MDF_SCD5CR": {
              "SCDEN": {
                "bit": 0,
                "description": "Short circuit detector enable Set and cleared by software. - 0: The short circuit detector is disabled, - 1: The short circuit detector is enabled,"
              },
              "BKSCD": {
                "bit": 4,
                "description": "Break signal assignment for short circuit detector Set and cleared by software. BKSCD[i] = 0: Break signal (mdf_break[i]) is not assigned to this SCD event BKSCD[i] = 1: Break signal (mdf_break[i]) is assigned to this SCD event This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 4
              },
              "SCDT": {
                "bit": 12,
                "description": "Short-circuit detector threshold Set and cleared by software. These bits are written by software to define the threshold counter for the short-circuit detector. If this value is reached, then a short-circuit detector event occurs on a given input stream. - 0: 2 consecutive 1 s or 0 s will generate an event, - 1: 2 consecutive 1 s or 0 s will generate an event - 2: 3 consecutive 1 s or 0 s will generate an event, ... - 255: 256 consecutive 1 s or 0 s will generate an event, This field can be write-protected, please refer to Section 1.4.15: Register protection for details.",
                "width": 8
              },
              "SCDACTIVE": {
                "bit": 31,
                "description": "SCD Active flag Set and cleared by hardware. This flag must be used by the application in order to check if the SCD is effectively enabled (active) or not. The protected fields of this function can only be updated when the SCDACTIVE is set to    a   a  , please refer to Section 1.4.15: Register protection for details. The delay between a transition on SCDEN and a transition on SCDACTIVE is 2 periods of AHB clock and 2 periods of mdf_proc_ck. - 0: The SCD is not active, and can be configured if needed - 1: The SCD is active, and protected fields cannot be configured."
              }
            },
            "MDF_DFLT0IER": {
              "FTHIE": {
                "bit": 0,
                "description": "RXFIFO threshold interrupt enable Set and cleared by software. - 0: RXFIFO threshold interrupt disabled - 1: RXFIFO threshold interrupt enabled"
              },
              "DOVRIE": {
                "bit": 1,
                "description": "Data overflow interrupt enable Set and cleared by software. - 0: Data overflow interrupt disabled - 1: Data overflow interrupt enabled"
              },
              "SSDRIE": {
                "bit": 2,
                "description": "Snapshot data ready interrupt enable Set and cleared by software. - 0: Snapshot data ready interrupt disabled - 1: Snapshot data ready interrupt enabled"
              },
              "OLDIE": {
                "bit": 4,
                "description": "Out-of Limit interrupt enable Set and cleared by software. - 0: OLD event interrupt disabled - 1: OLD event interrupt enabled"
              },
              "SSOVRIE": {
                "bit": 7,
                "description": "Snapshot overrun interrupt enable Set and cleared by software. - 0: Snapshot overrun interrupt disabled - 1: Snapshot overrun interrupt enabled"
              },
              "SCDIE": {
                "bit": 8,
                "description": "Short-Circuit Detector interrupt enable Set and cleared by software. - 0: SCD interrupt disabled - 1: SCD interrupt enabled"
              },
              "SATIE": {
                "bit": 9,
                "description": "Saturation detection interrupt enable Set and cleared by software. - 0: Saturation interrupt disabled - 1: Saturation interrupt enabled"
              },
              "CKABIE": {
                "bit": 10,
                "description": "Clock absence detection interrupt enable Set and cleared by software. - 0: Clock absence interrupt disabled - 1: Clock absence interrupt enabled"
              },
              "RFOVRIE": {
                "bit": 11,
                "description": "Reshape Filter Overrun interrupt enable Set and cleared by software. - 0: Reshape filter overrun interrupt disabled - 1: Reshape filter overrun interrupt enabled"
              }
            },
            "MDF_DFLT0ISR": {
              "FTHF": {
                "bit": 0,
                "description": "FTHF"
              },
              "DOVRF": {
                "bit": 1,
                "description": "Data overflow flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no overflow is detected, writing  0  has no effect. - 1: Reading  1  means that an overflow is detected, writing  1  clears this flag."
              },
              "SSDRF": {
                "bit": 2,
                "description": "Snapshot data ready flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no data is available on , writing  0  has no effect. - 1: Reading  1  means that a new data is available on , writing  1  clears this flag."
              },
              "RXNEF": {
                "bit": 3,
                "description": "RXFIFO Not Empty flag Set and cleared by hardware according to the RXFIFO level. - 0: Reading  0  means that the RXFIFO is empty. - 1: Reading  1  means that the RXFIFO is not empty."
              },
              "OLDF": {
                "bit": 4,
                "description": "Out-of Limit Detector flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no OLD event is detected, writing  0  has no effect. - 1: Reading  1  means that an OLD event is detected, writing  1  clears THHF, THLF and OLDF flags."
              },
              "THLF": {
                "bit": 5,
                "description": "Low threshold status flag Set by hardware, and cleared by software by writing this bit to  1 . This flag indicates the status of the low threshold comparator when the last OLD event occurred. This bit gives additional information on the conditions triggering the last OLD event. It can be cleared by writing OLDF flag to    a   1. - 0: The signal was higher than OLDTHL when the last OLD event occurred. - 1: The signal was lower than OLDTHL when the last OLD event occurred."
              },
              "THHF": {
                "bit": 6,
                "description": "High threshold status flag Set by hardware, and cleared by software by writing this bit to  1 . This flag indicates the status of the high threshold comparator when the last OLD event occurred. This bit gives additional information on the conditions triggering the last OLD event. It can be cleared by writing OLDF flag to    a   1. - 0: The signal was lower than OLDTHH when the last OLD event occurred. - 1: The signal was higher than OLDTHH when the last OLD event occurred."
              },
              "SSOVRF": {
                "bit": 7,
                "description": "Snapshot overrun flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no snapshot overrun event is detected, writing  0  has no effect. - 1: Reading  1  means that a snapshot overrun event is detected, writing  1  clears this flag."
              },
              "SCDF": {
                "bit": 8,
                "description": "Short-Circuit Detector flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no SCD event is detected, writing  0  has no effect. - 1: Reading  1  means that a SCD event is detected, writing  1  clears this flag."
              },
              "SATF": {
                "bit": 9,
                "description": "Saturation detection flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no saturation is detected, writing  0  has no effect. - 1: Reading  1  means that a saturation is detected, writing  1  clears this flag."
              },
              "CKABF": {
                "bit": 10,
                "description": "Clock absence detection flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no clock absence is detected, writing  0  has no effect. - 1: Reading  1  means that a clock absence is detected, writing  1  clears this flag."
              },
              "RFOVRF": {
                "bit": 11,
                "description": "Reshape Filter Overrun detection flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no reshape filter overrun is detected, writing  0  has no effect. - 1: Reading  1  means that reshape filter overrun is detected, writing  1  clears this flag."
              }
            },
            "MDF_DFLT1IER": {
              "FTHIE": {
                "bit": 0,
                "description": "RXFIFO threshold interrupt enable Set and cleared by software. - 0: RXFIFO threshold interrupt disabled - 1: RXFIFO threshold interrupt enabled"
              },
              "DOVRIE": {
                "bit": 1,
                "description": "Data overflow interrupt enable Set and cleared by software. - 0: Data overflow interrupt disabled - 1: Data overflow interrupt enabled"
              },
              "SSDRIE": {
                "bit": 2,
                "description": "Snapshot data ready interrupt enable Set and cleared by software. - 0: Snapshot data ready interrupt disabled - 1: Snapshot data ready interrupt enabled"
              },
              "OLDIE": {
                "bit": 4,
                "description": "Out-of Limit interrupt enable Set and cleared by software. - 0: OLD event interrupt disabled - 1: OLD event interrupt enabled"
              },
              "SSOVRIE": {
                "bit": 7,
                "description": "Snapshot overrun interrupt enable Set and cleared by software. - 0: Snapshot overrun interrupt disabled - 1: Snapshot overrun interrupt enabled"
              },
              "SCDIE": {
                "bit": 8,
                "description": "Short-Circuit Detector interrupt enable Set and cleared by software. - 0: SCD interrupt disabled - 1: SCD interrupt enabled"
              },
              "SATIE": {
                "bit": 9,
                "description": "Saturation detection interrupt enable Set and cleared by software. - 0: Saturation interrupt disabled - 1: Saturation interrupt enabled"
              },
              "CKABIE": {
                "bit": 10,
                "description": "Clock absence detection interrupt enable Set and cleared by software. - 0: Clock absence interrupt disabled - 1: Clock absence interrupt enabled"
              },
              "RFOVRIE": {
                "bit": 11,
                "description": "Reshape Filter Overrun interrupt enable Set and cleared by software. - 0: Reshape filter overrun interrupt disabled - 1: Reshape filter overrun interrupt enabled"
              }
            },
            "MDF_DFLT2IER": {
              "FTHIE": {
                "bit": 0,
                "description": "RXFIFO threshold interrupt enable Set and cleared by software. - 0: RXFIFO threshold interrupt disabled - 1: RXFIFO threshold interrupt enabled"
              },
              "DOVRIE": {
                "bit": 1,
                "description": "Data overflow interrupt enable Set and cleared by software. - 0: Data overflow interrupt disabled - 1: Data overflow interrupt enabled"
              },
              "SSDRIE": {
                "bit": 2,
                "description": "Snapshot data ready interrupt enable Set and cleared by software. - 0: Snapshot data ready interrupt disabled - 1: Snapshot data ready interrupt enabled"
              },
              "OLDIE": {
                "bit": 4,
                "description": "Out-of Limit interrupt enable Set and cleared by software. - 0: OLD event interrupt disabled - 1: OLD event interrupt enabled"
              },
              "SSOVRIE": {
                "bit": 7,
                "description": "Snapshot overrun interrupt enable Set and cleared by software. - 0: Snapshot overrun interrupt disabled - 1: Snapshot overrun interrupt enabled"
              },
              "SCDIE": {
                "bit": 8,
                "description": "Short-Circuit Detector interrupt enable Set and cleared by software. - 0: SCD interrupt disabled - 1: SCD interrupt enabled"
              },
              "SATIE": {
                "bit": 9,
                "description": "Saturation detection interrupt enable Set and cleared by software. - 0: Saturation interrupt disabled - 1: Saturation interrupt enabled"
              },
              "CKABIE": {
                "bit": 10,
                "description": "Clock absence detection interrupt enable Set and cleared by software. - 0: Clock absence interrupt disabled - 1: Clock absence interrupt enabled"
              },
              "RFOVRIE": {
                "bit": 11,
                "description": "Reshape Filter Overrun interrupt enable Set and cleared by software. - 0: Reshape filter overrun interrupt disabled - 1: Reshape filter overrun interrupt enabled"
              }
            },
            "MDF_DFLT3IER": {
              "FTHIE": {
                "bit": 0,
                "description": "RXFIFO threshold interrupt enable Set and cleared by software. - 0: RXFIFO threshold interrupt disabled - 1: RXFIFO threshold interrupt enabled"
              },
              "DOVRIE": {
                "bit": 1,
                "description": "Data overflow interrupt enable Set and cleared by software. - 0: Data overflow interrupt disabled - 1: Data overflow interrupt enabled"
              },
              "SSDRIE": {
                "bit": 2,
                "description": "Snapshot data ready interrupt enable Set and cleared by software. - 0: Snapshot data ready interrupt disabled - 1: Snapshot data ready interrupt enabled"
              },
              "OLDIE": {
                "bit": 4,
                "description": "Out-of Limit interrupt enable Set and cleared by software. - 0: OLD event interrupt disabled - 1: OLD event interrupt enabled"
              },
              "SSOVRIE": {
                "bit": 7,
                "description": "Snapshot overrun interrupt enable Set and cleared by software. - 0: Snapshot overrun interrupt disabled - 1: Snapshot overrun interrupt enabled"
              },
              "SCDIE": {
                "bit": 8,
                "description": "Short-Circuit Detector interrupt enable Set and cleared by software. - 0: SCD interrupt disabled - 1: SCD interrupt enabled"
              },
              "SATIE": {
                "bit": 9,
                "description": "Saturation detection interrupt enable Set and cleared by software. - 0: Saturation interrupt disabled - 1: Saturation interrupt enabled"
              },
              "CKABIE": {
                "bit": 10,
                "description": "Clock absence detection interrupt enable Set and cleared by software. - 0: Clock absence interrupt disabled - 1: Clock absence interrupt enabled"
              },
              "RFOVRIE": {
                "bit": 11,
                "description": "Reshape Filter Overrun interrupt enable Set and cleared by software. - 0: Reshape filter overrun interrupt disabled - 1: Reshape filter overrun interrupt enabled"
              }
            },
            "MDF_DFLT4IER": {
              "FTHIE": {
                "bit": 0,
                "description": "RXFIFO threshold interrupt enable Set and cleared by software. - 0: RXFIFO threshold interrupt disabled - 1: RXFIFO threshold interrupt enabled"
              },
              "DOVRIE": {
                "bit": 1,
                "description": "Data overflow interrupt enable Set and cleared by software. - 0: Data overflow interrupt disabled - 1: Data overflow interrupt enabled"
              },
              "SSDRIE": {
                "bit": 2,
                "description": "Snapshot data ready interrupt enable Set and cleared by software. - 0: Snapshot data ready interrupt disabled - 1: Snapshot data ready interrupt enabled"
              },
              "OLDIE": {
                "bit": 4,
                "description": "Out-of Limit interrupt enable Set and cleared by software. - 0: OLD event interrupt disabled - 1: OLD event interrupt enabled"
              },
              "SSOVRIE": {
                "bit": 7,
                "description": "Snapshot overrun interrupt enable Set and cleared by software. - 0: Snapshot overrun interrupt disabled - 1: Snapshot overrun interrupt enabled"
              },
              "SCDIE": {
                "bit": 8,
                "description": "Short-Circuit Detector interrupt enable Set and cleared by software. - 0: SCD interrupt disabled - 1: SCD interrupt enabled"
              },
              "SATIE": {
                "bit": 9,
                "description": "Saturation detection interrupt enable Set and cleared by software. - 0: Saturation interrupt disabled - 1: Saturation interrupt enabled"
              },
              "CKABIE": {
                "bit": 10,
                "description": "Clock absence detection interrupt enable Set and cleared by software. - 0: Clock absence interrupt disabled - 1: Clock absence interrupt enabled"
              },
              "RFOVRIE": {
                "bit": 11,
                "description": "Reshape Filter Overrun interrupt enable Set and cleared by software. - 0: Reshape filter overrun interrupt disabled - 1: Reshape filter overrun interrupt enabled"
              }
            },
            "MDF_DFLT5IER": {
              "FTHIE": {
                "bit": 0,
                "description": "RXFIFO threshold interrupt enable Set and cleared by software. - 0: RXFIFO threshold interrupt disabled - 1: RXFIFO threshold interrupt enabled"
              },
              "DOVRIE": {
                "bit": 1,
                "description": "Data overflow interrupt enable Set and cleared by software. - 0: Data overflow interrupt disabled - 1: Data overflow interrupt enabled"
              },
              "SSDRIE": {
                "bit": 2,
                "description": "Snapshot data ready interrupt enable Set and cleared by software. - 0: Snapshot data ready interrupt disabled - 1: Snapshot data ready interrupt enabled"
              },
              "OLDIE": {
                "bit": 4,
                "description": "Out-of Limit interrupt enable Set and cleared by software. - 0: OLD event interrupt disabled - 1: OLD event interrupt enabled"
              },
              "SSOVRIE": {
                "bit": 7,
                "description": "Snapshot overrun interrupt enable Set and cleared by software. - 0: Snapshot overrun interrupt disabled - 1: Snapshot overrun interrupt enabled"
              },
              "SCDIE": {
                "bit": 8,
                "description": "Short-Circuit Detector interrupt enable Set and cleared by software. - 0: SCD interrupt disabled - 1: SCD interrupt enabled"
              },
              "SATIE": {
                "bit": 9,
                "description": "Saturation detection interrupt enable Set and cleared by software. - 0: Saturation interrupt disabled - 1: Saturation interrupt enabled"
              },
              "CKABIE": {
                "bit": 10,
                "description": "Clock absence detection interrupt enable Set and cleared by software. - 0: Clock absence interrupt disabled - 1: Clock absence interrupt enabled"
              },
              "RFOVRIE": {
                "bit": 11,
                "description": "Reshape Filter Overrun interrupt enable Set and cleared by software. - 0: Reshape filter overrun interrupt disabled - 1: Reshape filter overrun interrupt enabled"
              }
            },
            "MDF_DFLT1ISR": {
              "FTHF": {
                "bit": 0,
                "description": "RXFIFO threshold flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that the RXFIFO threshold is not reached, writing  0  has no effect. - 1: Reading  1  means that the RXFIFO reached the threshold, writing  1  clears this flag."
              },
              "DOVRF": {
                "bit": 1,
                "description": "Data overflow flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no overflow is detected, writing  0  has no effect. - 1: Reading  1  means that an overflow is detected, writing  1  clears this flag."
              },
              "SSDRF": {
                "bit": 2,
                "description": "Snapshot data ready flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no data is available on MDF_SNPSxDR, writing  0  has no effect. - 1: Reading  1  means that a new data is available on MDF_SNPSxDR, writing  1  clears this flag."
              },
              "RXNEF": {
                "bit": 3,
                "description": "RXFIFO Not Empty flag Set and cleared by hardware according to the RXFIFO level. - 0: Reading  0  means that the RXFIFO is empty. - 1: Reading  1  means that the RXFIFO is not empty."
              },
              "OLDF": {
                "bit": 4,
                "description": "Out-of Limit Detector flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no OLD event is detected, writing  0  has no effect. - 1: Reading  1  means that an OLD event is detected, writing  1  clears THHF, THLF and OLDF flags."
              },
              "THLF": {
                "bit": 5,
                "description": "Low threshold status flag Set by hardware, and cleared by software by writing OLDF bit to  1 . This flag indicates the status of the low threshold comparator when the last OLD event occurred. This bit gives additional information on the conditions triggering the last OLD event. It can be cleared by writing OLDF flag to    a   1. - 0: The signal was lower than OLDTHL, when the last OLD event occurred - 1: The signal was higher than OLDTHL, when the last OLD event occurred"
              },
              "THHF": {
                "bit": 6,
                "description": "High threshold status flag Set by hardware, and cleared by software by writing OLDF bit to  1 . This flag indicates the status of the high threshold comparator when the last OLD event occurred. This bit gives additional information on the conditions triggering the last OLD event. It can be cleared by writing OLDF flag to    a   1. - 0: The signal was lower than OLDTHH, when the last OLD event occurred - 1: The signal was higher than OLDTHH, when the last OLD event occurred"
              },
              "SSOVRF": {
                "bit": 7,
                "description": "Snapshot overrun flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no snapshot overrun event is detected, writing  0  has no effect. - 1: Reading  1  means that a snapshot overrun event is detected, writing  1  clears this flag."
              },
              "SCDF": {
                "bit": 8,
                "description": "Short-Circuit Detector flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no SCD event is detected, writing  0  has no effect. - 1: Reading  1  means that a SCD event is detected, writing  1  clears this flag."
              },
              "SATF": {
                "bit": 9,
                "description": "Saturation detection flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no saturation is detected, writing  0  has no effect. - 1: Reading  1  means that a saturation is detected, writing  1  clears this flag."
              },
              "CKABF": {
                "bit": 10,
                "description": "Clock absence detection flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no clock absence is detected, writing  0  has no effect. - 1: Reading  1  means that a clock absence is detected, writing  1  clears this flag."
              },
              "RFOVRF": {
                "bit": 11,
                "description": "Reshape Filter Overrun detection flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no reshape filter overrun is detected, writing  0  has no effect. - 1: Reading  1  means that reshape filter overrun is detected, writing  1  clears this flag."
              }
            },
            "MDF_DFLT2ISR": {
              "FTHF": {
                "bit": 0,
                "description": "RXFIFO threshold flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that the RXFIFO threshold is not reached, writing  0  has no effect. - 1: Reading  1  means that the RXFIFO reached the threshold, writing  1  clears this flag."
              },
              "DOVRF": {
                "bit": 1,
                "description": "Data overflow flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no overflow is detected, writing  0  has no effect. - 1: Reading  1  means that an overflow is detected, writing  1  clears this flag."
              },
              "SSDRF": {
                "bit": 2,
                "description": "Snapshot data ready flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no data is available on MDF_SNPSxDR, writing  0  has no effect. - 1: Reading  1  means that a new data is available on MDF_SNPSxDR, writing  1  clears this flag."
              },
              "RXNEF": {
                "bit": 3,
                "description": "RXFIFO Not Empty flag Set and cleared by hardware according to the RXFIFO level. - 0: Reading  0  means that the RXFIFO is empty. - 1: Reading  1  means that the RXFIFO is not empty."
              },
              "OLDF": {
                "bit": 4,
                "description": "Out-of Limit Detector flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no OLD event is detected, writing  0  has no effect. - 1: Reading  1  means that an OLD event is detected, writing  1  clears THHF, THLF and OLDF flags."
              },
              "THLF": {
                "bit": 5,
                "description": "Low threshold status flag Set by hardware, and cleared by software by writing OLDF bit to  1 . This flag indicates the status of the low threshold comparator when the last OLD event occurred. This bit gives additional information on the conditions triggering the last OLD event. It can be cleared by writing OLDF flag to    a   1. - 0: The signal was lower than OLDTHL, when the last OLD event occurred - 1: The signal was higher than OLDTHL, when the last OLD event occurred"
              },
              "THHF": {
                "bit": 6,
                "description": "High threshold status flag Set by hardware, and cleared by software by writing OLDF bit to  1 . This flag indicates the status of the high threshold comparator when the last OLD event occurred. This bit gives additional information on the conditions triggering the last OLD event. It can be cleared by writing OLDF flag to    a   1. - 0: The signal was lower than OLDTHH, when the last OLD event occurred - 1: The signal was higher than OLDTHH, when the last OLD event occurred"
              },
              "SSOVRF": {
                "bit": 7,
                "description": "Snapshot overrun flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no snapshot overrun event is detected, writing  0  has no effect. - 1: Reading  1  means that a snapshot overrun event is detected, writing  1  clears this flag."
              },
              "SCDF": {
                "bit": 8,
                "description": "Short-Circuit Detector flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no SCD event is detected, writing  0  has no effect. - 1: Reading  1  means that a SCD event is detected, writing  1  clears this flag."
              },
              "SATF": {
                "bit": 9,
                "description": "Saturation detection flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no saturation is detected, writing  0  has no effect. - 1: Reading  1  means that a saturation is detected, writing  1  clears this flag."
              },
              "CKABF": {
                "bit": 10,
                "description": "Clock absence detection flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no clock absence is detected, writing  0  has no effect. - 1: Reading  1  means that a clock absence is detected, writing  1  clears this flag."
              },
              "RFOVRF": {
                "bit": 11,
                "description": "Reshape Filter Overrun detection flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no reshape filter overrun is detected, writing  0  has no effect. - 1: Reading  1  means that reshape filter overrun is detected, writing  1  clears this flag."
              }
            },
            "MDF_DFLT3ISR": {
              "FTHF": {
                "bit": 0,
                "description": "RXFIFO threshold flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that the RXFIFO threshold is not reached, writing  0  has no effect. - 1: Reading  1  means that the RXFIFO reached the threshold, writing  1  clears this flag."
              },
              "DOVRF": {
                "bit": 1,
                "description": "Data overflow flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no overflow is detected, writing  0  has no effect. - 1: Reading  1  means that an overflow is detected, writing  1  clears this flag."
              },
              "SSDRF": {
                "bit": 2,
                "description": "Snapshot data ready flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no data is available on MDF_SNPSxDR, writing  0  has no effect. - 1: Reading  1  means that a new data is available on MDF_SNPSxDR, writing  1  clears this flag."
              },
              "RXNEF": {
                "bit": 3,
                "description": "RXFIFO Not Empty flag Set and cleared by hardware according to the RXFIFO level. - 0: Reading  0  means that the RXFIFO is empty. - 1: Reading  1  means that the RXFIFO is not empty."
              },
              "OLDF": {
                "bit": 4,
                "description": "Out-of Limit Detector flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no OLD event is detected, writing  0  has no effect. - 1: Reading  1  means that an OLD event is detected, writing  1  clears THHF, THLF and OLDF flags."
              },
              "THLF": {
                "bit": 5,
                "description": "Low threshold status flag Set by hardware, and cleared by software by writing OLDF bit to  1 . This flag indicates the status of the low threshold comparator when the last OLD event occurred. This bit gives additional information on the conditions triggering the last OLD event. It can be cleared by writing OLDF flag to    a   1. - 0: The signal was lower than OLDTHL, when the last OLD event occurred - 1: The signal was higher than OLDTHL, when the last OLD event occurred"
              },
              "THHF": {
                "bit": 6,
                "description": "High threshold status flag Set by hardware, and cleared by software by writing OLDF bit to  1 . This flag indicates the status of the high threshold comparator when the last OLD event occurred. This bit gives additional information on the conditions triggering the last OLD event. It can be cleared by writing OLDF flag to    a   1. - 0: The signal was lower than OLDTHH, when the last OLD event occurred - 1: The signal was higher than OLDTHH, when the last OLD event occurred"
              },
              "SSOVRF": {
                "bit": 7,
                "description": "Snapshot overrun flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no snapshot overrun event is detected, writing  0  has no effect. - 1: Reading  1  means that a snapshot overrun event is detected, writing  1  clears this flag."
              },
              "SCDF": {
                "bit": 8,
                "description": "Short-Circuit Detector flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no SCD event is detected, writing  0  has no effect. - 1: Reading  1  means that a SCD event is detected, writing  1  clears this flag."
              },
              "SATF": {
                "bit": 9,
                "description": "Saturation detection flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no saturation is detected, writing  0  has no effect. - 1: Reading  1  means that a saturation is detected, writing  1  clears this flag."
              },
              "CKABF": {
                "bit": 10,
                "description": "Clock absence detection flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no clock absence is detected, writing  0  has no effect. - 1: Reading  1  means that a clock absence is detected, writing  1  clears this flag."
              },
              "RFOVRF": {
                "bit": 11,
                "description": "Reshape Filter Overrun detection flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no reshape filter overrun is detected, writing  0  has no effect. - 1: Reading  1  means that reshape filter overrun is detected, writing  1  clears this flag."
              }
            },
            "MDF_DFLT4ISR": {
              "FTHF": {
                "bit": 0,
                "description": "RXFIFO threshold flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that the RXFIFO threshold is not reached, writing  0  has no effect. - 1: Reading  1  means that the RXFIFO reached the threshold, writing  1  clears this flag."
              },
              "DOVRF": {
                "bit": 1,
                "description": "Data overflow flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no overflow is detected, writing  0  has no effect. - 1: Reading  1  means that an overflow is detected, writing  1  clears this flag."
              },
              "SSDRF": {
                "bit": 2,
                "description": "Snapshot data ready flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no data is available on MDF_SNPSxDR, writing  0  has no effect. - 1: Reading  1  means that a new data is available on MDF_SNPSxDR, writing  1  clears this flag."
              },
              "RXNEF": {
                "bit": 3,
                "description": "RXFIFO Not Empty flag Set and cleared by hardware according to the RXFIFO level. - 0: Reading  0  means that the RXFIFO is empty. - 1: Reading  1  means that the RXFIFO is not empty."
              },
              "OLDF": {
                "bit": 4,
                "description": "Out-of Limit Detector flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no OLD event is detected, writing  0  has no effect. - 1: Reading  1  means that an OLD event is detected, writing  1  clears THHF, THLF and OLDF flags."
              },
              "THLF": {
                "bit": 5,
                "description": "Low threshold status flag Set by hardware, and cleared by software by writing OLDF bit to  1 . This flag indicates the status of the low threshold comparator when the last OLD event occurred. This bit gives additional information on the conditions triggering the last OLD event. It can be cleared by writing OLDF flag to    a   1. - 0: The signal was lower than OLDTHL, when the last OLD event occurred - 1: The signal was higher than OLDTHL, when the last OLD event occurred"
              },
              "THHF": {
                "bit": 6,
                "description": "High threshold status flag Set by hardware, and cleared by software by writing OLDF bit to  1 . This flag indicates the status of the high threshold comparator when the last OLD event occurred. This bit gives additional information on the conditions triggering the last OLD event. It can be cleared by writing OLDF flag to    a   1. - 0: The signal was lower than OLDTHH, when the last OLD event occurred - 1: The signal was higher than OLDTHH, when the last OLD event occurred"
              },
              "SSOVRF": {
                "bit": 7,
                "description": "Snapshot overrun flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no snapshot overrun event is detected, writing  0  has no effect. - 1: Reading  1  means that a snapshot overrun event is detected, writing  1  clears this flag."
              },
              "SCDF": {
                "bit": 8,
                "description": "Short-Circuit Detector flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no SCD event is detected, writing  0  has no effect. - 1: Reading  1  means that a SCD event is detected, writing  1  clears this flag."
              },
              "SATF": {
                "bit": 9,
                "description": "Saturation detection flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no saturation is detected, writing  0  has no effect. - 1: Reading  1  means that a saturation is detected, writing  1  clears this flag."
              },
              "CKABF": {
                "bit": 10,
                "description": "Clock absence detection flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no clock absence is detected, writing  0  has no effect. - 1: Reading  1  means that a clock absence is detected, writing  1  clears this flag."
              },
              "RFOVRF": {
                "bit": 11,
                "description": "Reshape Filter Overrun detection flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no reshape filter overrun is detected, writing  0  has no effect. - 1: Reading  1  means that reshape filter overrun is detected, writing  1  clears this flag."
              }
            },
            "MDF_DFLT5ISR": {
              "FTHF": {
                "bit": 0,
                "description": "RXFIFO threshold flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that the RXFIFO threshold is not reached, writing  0  has no effect. - 1: Reading  1  means that the RXFIFO reached the threshold, writing  1  clears this flag."
              },
              "DOVRF": {
                "bit": 1,
                "description": "Data overflow flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no overflow is detected, writing  0  has no effect. - 1: Reading  1  means that an overflow is detected, writing  1  clears this flag."
              },
              "SSDRF": {
                "bit": 2,
                "description": "Snapshot data ready flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no data is available on MDF_SNPSxDR, writing  0  has no effect. - 1: Reading  1  means that a new data is available on MDF_SNPSxDR, writing  1  clears this flag."
              },
              "RXNEF": {
                "bit": 3,
                "description": "RXFIFO Not Empty flag Set and cleared by hardware according to the RXFIFO level. - 0: Reading  0  means that the RXFIFO is empty. - 1: Reading  1  means that the RXFIFO is not empty."
              },
              "OLDF": {
                "bit": 4,
                "description": "Out-of Limit Detector flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no OLD event is detected, writing  0  has no effect. - 1: Reading  1  means that an OLD event is detected, writing  1  clears THHF, THLF and OLDF flags."
              },
              "THLF": {
                "bit": 5,
                "description": "Low threshold status flag Set by hardware, and cleared by software by writing OLDF bit to  1 . This flag indicates the status of the low threshold comparator when the last OLD event occurred. This bit gives additional information on the conditions triggering the last OLD event. It can be cleared by writing OLDF flag to    a   1. - 0: The signal was lower than OLDTHL, when the last OLD event occurred - 1: The signal was higher than OLDTHL, when the last OLD event occurred"
              },
              "THHF": {
                "bit": 6,
                "description": "High threshold status flag Set by hardware, and cleared by software by writing OLDF bit to  1 . This flag indicates the status of the high threshold comparator when the last OLD event occurred. This bit gives additional information on the conditions triggering the last OLD event. It can be cleared by writing OLDF flag to    a   1. - 0: The signal was lower than OLDTHH, when the last OLD event occurred - 1: The signal was higher than OLDTHH, when the last OLD event occurred"
              },
              "SSOVRF": {
                "bit": 7,
                "description": "Snapshot overrun flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no snapshot overrun event is detected, writing  0  has no effect. - 1: Reading  1  means that a snapshot overrun event is detected, writing  1  clears this flag."
              },
              "SCDF": {
                "bit": 8,
                "description": "Short-Circuit Detector flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no SCD event is detected, writing  0  has no effect. - 1: Reading  1  means that a SCD event is detected, writing  1  clears this flag."
              },
              "SATF": {
                "bit": 9,
                "description": "Saturation detection flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no saturation is detected, writing  0  has no effect. - 1: Reading  1  means that a saturation is detected, writing  1  clears this flag."
              },
              "CKABF": {
                "bit": 10,
                "description": "Clock absence detection flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no clock absence is detected, writing  0  has no effect. - 1: Reading  1  means that a clock absence is detected, writing  1  clears this flag."
              },
              "RFOVRF": {
                "bit": 11,
                "description": "Reshape Filter Overrun detection flag Set by hardware, and cleared by software by writing this bit to  1 . - 0: Reading  0  means that no reshape filter overrun is detected, writing  0  has no effect. - 1: Reading  1  means that reshape filter overrun is detected, writing  1  clears this flag."
              }
            },
            "MDF_OEC0CR": {
              "OFFSET": {
                "bit": 0,
                "description": "Offset error compensation Set and cleared by software. If the application attempts to write a new offset value while the previous one is not yet applied, this new offset value is ignored. Reading back the OFFSET[25:0] field will inform the application on the current offset value. OFFSET[25:0] represents the value to be subtracted to the signal before going to the SCALE.",
                "width": 26
              }
            },
            "MDF_OEC1CR": {
              "OFFSET": {
                "bit": 0,
                "description": "Offset error compensation Set and cleared by software. If the application attempts to write a new offset value while the previous one is not yet applied, this new offset value is ignored. Reading back the OFFSET[25:0] field will inform the application on the current offset value. OFFSET[25:0] represents the value to be subtracted to the signal before going to the SCALE.",
                "width": 26
              }
            },
            "MDF_OEC2CR": {
              "OFFSET": {
                "bit": 0,
                "description": "Offset error compensation Set and cleared by software. If the application attempts to write a new offset value while the previous one is not yet applied, this new offset value is ignored. Reading back the OFFSET[25:0] field will inform the application on the current offset value. OFFSET[25:0] represents the value to be subtracted to the signal before going to the SCALE.",
                "width": 26
              }
            },
            "MDF_OEC3CR": {
              "OFFSET": {
                "bit": 0,
                "description": "Offset error compensation Set and cleared by software. If the application attempts to write a new offset value while the previous one is not yet applied, this new offset value is ignored. Reading back the OFFSET[25:0] field will inform the application on the current offset value. OFFSET[25:0] represents the value to be subtracted to the signal before going to the SCALE.",
                "width": 26
              }
            },
            "MDF_OEC4CR": {
              "OFFSET": {
                "bit": 0,
                "description": "Offset error compensation Set and cleared by software. If the application attempts to write a new offset value while the previous one is not yet applied, this new offset value is ignored. Reading back the OFFSET[25:0] field will inform the application on the current offset value. OFFSET[25:0] represents the value to be subtracted to the signal before going to the SCALE.",
                "width": 26
              }
            },
            "MDF_OEC5CR": {
              "OFFSET": {
                "bit": 0,
                "description": "Offset error compensation Set and cleared by software. If the application attempts to write a new offset value while the previous one is not yet applied, this new offset value is ignored. Reading back the OFFSET[25:0] field will inform the application on the current offset value. OFFSET[25:0] represents the value to be subtracted to the signal before going to the SCALE.",
                "width": 26
              }
            },
            "MDF_SNPS0DR": {
              "MCICDC": {
                "bit": 0,
                "description": "Contains the MCIC decimation counter value at the moment of the last trigger event occurs (MCIC_CNT)",
                "width": 9
              },
              "EXTSDR": {
                "bit": 9,
                "description": "Extended data size If SNPSFMT =  0 , EXTSDR[6:0] contains the bit 7 to 1 of the last valid data processed by the digital filter, If SNPSFMT =  1 , this field contains the INT accumulator counter value at the moment of the last trigger event occurs (INT_CNT).",
                "width": 7
              },
              "SDR": {
                "bit": 16,
                "description": "Contains the 16 MSB of the last valid data processed by the digital filter.",
                "width": 16
              }
            },
            "MDF_SNPS1DR": {
              "MCICDC": {
                "bit": 0,
                "description": "Contains the MCIC decimation counter value at the moment of the last trigger event occurs (MCIC_CNT)",
                "width": 9
              },
              "EXTSDR": {
                "bit": 9,
                "description": "Extended data size If SNPSFMT =  0 , EXTSDR[6:0] contains the bit 7 to 1 of the last valid data processed by the digital filter, If SNPSFMT =  1 , this field contains the INT accumulator counter value at the moment of the last trigger event occurs (INT_CNT).",
                "width": 7
              },
              "SDR": {
                "bit": 16,
                "description": "Contains the 16 MSB of the last valid data processed by the digital filter.",
                "width": 16
              }
            },
            "MDF_SNPS2DR": {
              "MCICDC": {
                "bit": 0,
                "description": "Contains the MCIC decimation counter value at the moment of the last trigger event occurs (MCIC_CNT)",
                "width": 9
              },
              "EXTSDR": {
                "bit": 9,
                "description": "Extended data size If SNPSFMT =  0 , EXTSDR[6:0] contains the bit 7 to 1 of the last valid data processed by the digital filter, If SNPSFMT =  1 , this field contains the INT accumulator counter value at the moment of the last trigger event occurs (INT_CNT).",
                "width": 7
              },
              "SDR": {
                "bit": 16,
                "description": "Contains the 16 MSB of the last valid data processed by the digital filter.",
                "width": 16
              }
            },
            "MDF_SNPS3DR": {
              "MCICDC": {
                "bit": 0,
                "description": "Contains the MCIC decimation counter value at the moment of the last trigger event occurs (MCIC_CNT)",
                "width": 9
              },
              "EXTSDR": {
                "bit": 9,
                "description": "Extended data size If SNPSFMT =  0 , EXTSDR[6:0] contains the bit 7 to 1 of the last valid data processed by the digital filter, If SNPSFMT =  1 , this field contains the INT accumulator counter value at the moment of the last trigger event occurs (INT_CNT).",
                "width": 7
              },
              "SDR": {
                "bit": 16,
                "description": "Contains the 16 MSB of the last valid data processed by the digital filter.",
                "width": 16
              }
            },
            "MDF_SNPS4DR": {
              "MCICDC": {
                "bit": 0,
                "description": "Contains the MCIC decimation counter value at the moment of the last trigger event occurs (MCIC_CNT)",
                "width": 9
              },
              "EXTSDR": {
                "bit": 9,
                "description": "Extended data size If SNPSFMT =  0 , EXTSDR[6:0] contains the bit 7 to 1 of the last valid data processed by the digital filter, If SNPSFMT =  1 , this field contains the INT accumulator counter value at the moment of the last trigger event occurs (INT_CNT).",
                "width": 7
              },
              "SDR": {
                "bit": 16,
                "description": "Contains the 16 MSB of the last valid data processed by the digital filter.",
                "width": 16
              }
            },
            "MDF_SNPS5DR": {
              "MCICDC": {
                "bit": 0,
                "description": "Contains the MCIC decimation counter value at the moment of the last trigger event occurs (MCIC_CNT)",
                "width": 9
              },
              "EXTSDR": {
                "bit": 9,
                "description": "Extended data size If SNPSFMT =  0 , EXTSDR[6:0] contains the bit 7 to 1 of the last valid data processed by the digital filter, If SNPSFMT =  1 , this field contains the INT accumulator counter value at the moment of the last trigger event occurs (INT_CNT).",
                "width": 7
              },
              "SDR": {
                "bit": 16,
                "description": "Contains the 16 MSB of the last valid data processed by the digital filter.",
                "width": 16
              }
            },
            "MDF_DFLT0DR": {
              "DR": {
                "bit": 8,
                "description": "Data processed by digital filter.",
                "width": 24
              }
            },
            "MDF_DFLT1DR": {
              "DR": {
                "bit": 8,
                "description": "Data processed by digital filter.",
                "width": 24
              }
            },
            "MDF_DFLT2DR": {
              "DR": {
                "bit": 8,
                "description": "Data processed by digital filter.",
                "width": 24
              }
            },
            "MDF_DFLT3DR": {
              "DR": {
                "bit": 8,
                "description": "Data processed by digital filter.",
                "width": 24
              }
            },
            "MDF_DFLT4DR": {
              "DR": {
                "bit": 8,
                "description": "Data processed by digital filter.",
                "width": 24
              }
            },
            "MDF_DFLT5DR": {
              "DR": {
                "bit": 8,
                "description": "Data processed by digital filter.",
                "width": 24
              }
            }
          }
        },
        "OPAMP": {
          "instances": [
            {
              "name": "OPAMP",
              "base": "0x46005000"
            }
          ],
          "registers": {
            "OPAMP1_CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "OPAMP1 control/status register"
            },
            "OPAMP1_OTR": {
              "offset": "0x04",
              "size": 32,
              "description": "OPAMP1 offset trimming register in normal mode"
            },
            "OPAMP1_LPOTR": {
              "offset": "0x08",
              "size": 32,
              "description": "OPAMP1 offset trimming register in low-power mode"
            },
            "OPAMP2_CRS": {
              "offset": "0x10",
              "size": 32,
              "description": "OPAMP2 control/status register"
            },
            "OPAMP2_OTR": {
              "offset": "0x14",
              "size": 32,
              "description": "OPAMP2 offset trimming register in normal mode"
            },
            "OPAMP2_LPOTR": {
              "offset": "0x18",
              "size": 32,
              "description": "OPAMP2 offset trimming register in low-power mode"
            }
          },
          "bits": {
            "OPAMP1_CSR": {
              "OPAEN": {
                "bit": 0,
                "description": "OPAMP enable"
              },
              "OPALPM": {
                "bit": 1,
                "description": "OPAMP low-power mode\nThe OPAMP must be disabled to change this configuration."
              },
              "OPAMODE": {
                "bit": 2,
                "description": "OPAMP PGA mode\n00 and 01: internal PGA disabled",
                "width": 2
              },
              "PGA_GAIN": {
                "bit": 4,
                "description": "OPAMP programmable amplifier gain value",
                "width": 2
              },
              "VM_SEL": {
                "bit": 8,
                "description": "Inverting input selection\nThese bits are used only when OPAMODE = 00, 01 or 10.\n1x: inverting input not externally connected",
                "width": 2
              },
              "VP_SEL": {
                "bit": 10,
                "description": "Non-inverted input selection"
              },
              "CALON": {
                "bit": 12,
                "description": "Calibration mode enable"
              },
              "CALSEL": {
                "bit": 13,
                "description": "Calibration selection"
              },
              "USERTRIM": {
                "bit": 14,
                "description": "\u2018factory\u2019 or \u2018user\u2019 offset trimmed values selection\nThis bit is active for normal and low-power modes."
              },
              "CALOUT": {
                "bit": 15,
                "description": "OPAMP calibration output\nDuring the calibration mode, the offset is trimmed when this signal toggles."
              },
              "OPAHSM": {
                "bit": 30,
                "description": "OPAMP high-speed mode\nThis bit is effective for both normal and low-power modes."
              },
              "OPA_RANGE": {
                "bit": 31,
                "description": "OPAMP range setting\nThis bit must be set before enabling the OPAMP and this bit affects all OPAMP instances."
              }
            },
            "OPAMP1_OTR": {
              "TRIMOFFSETN": {
                "bit": 0,
                "description": "Trim for NMOS differential pairs",
                "width": 5
              },
              "TRIMOFFSETP": {
                "bit": 8,
                "description": "Trim for PMOS differential pairs",
                "width": 5
              }
            },
            "OPAMP1_LPOTR": {
              "TRIMLPOFFSETN": {
                "bit": 0,
                "description": "Low-power mode trim for NMOS differential pairs",
                "width": 5
              },
              "TRIMLPOFFSETP": {
                "bit": 8,
                "description": "Low-power mode trim for PMOS differential pairs",
                "width": 5
              }
            },
            "OPAMP2_CRS": {
              "OPAEN": {
                "bit": 0,
                "description": "OPAMP enable"
              },
              "OPALPM": {
                "bit": 1,
                "description": "OPAMP low-power mode\nThe OPAMP must be disabled to change this configuration."
              },
              "OPAMODE": {
                "bit": 2,
                "description": "OPAMP PGA mode\n00 and 01: internal PGA disabled",
                "width": 2
              },
              "PGA_GAIN": {
                "bit": 4,
                "description": "OPAMP programmable amplifier gain value",
                "width": 2
              },
              "VM_SEL": {
                "bit": 8,
                "description": "Inverting input selection\nThese bits are used only when OPAMODE = 00, 01 or 10.\nin PGA mode for filtering)\n1x: inverting input not externally connected",
                "width": 2
              },
              "VP_SEL": {
                "bit": 10,
                "description": "Non inverted input selection"
              },
              "CALON": {
                "bit": 12,
                "description": "Calibration mode enable"
              },
              "CALSEL": {
                "bit": 13,
                "description": "Calibration selection"
              },
              "USERTRIM": {
                "bit": 14,
                "description": "\u2018factory\u2019 or \u2018user\u2019 offset trimmed values selection\nThis bit is active for normal and low-power modes."
              },
              "CALOUT": {
                "bit": 15,
                "description": "OPAMP calibration output\nDuring calibration mode, the offset is trimmed when this signal toggles."
              },
              "OPAHSM": {
                "bit": 30,
                "description": "OPAMP high-speed mode\nThis bit is effective for both normal and high-speed modes."
              }
            },
            "OPAMP2_OTR": {
              "TRIMOFFSETN": {
                "bit": 0,
                "description": "Trim for NMOS differential pairs",
                "width": 5
              },
              "TRIMOFFSETP": {
                "bit": 8,
                "description": "Trim for PMOS differential pairs",
                "width": 5
              }
            },
            "OPAMP2_LPOTR": {
              "TRIMLPOFFSETN": {
                "bit": 0,
                "description": "Low-power mode trim for NMOS differential pairs",
                "width": 5
              },
              "TRIMLPOFFSETP": {
                "bit": 8,
                "description": "Low-power mode trim for PMOS differential pairs",
                "width": 5
              }
            }
          }
        },
        "OTFDEC1": {
          "instances": [
            {
              "name": "OTFDEC1",
              "base": "0x420C5000",
              "irq": 108
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "OTFDEC control register"
            },
            "PRIVCFGR": {
              "offset": "0x10",
              "size": 32,
              "description": "OTFDEC privileged access control configuration register"
            },
            "R1CFGR": {
              "offset": "0x20",
              "size": 32,
              "description": "OTFDEC region x configuration\n          register"
            },
            "R2CFGR": {
              "offset": "0x50",
              "size": 32,
              "description": "OTFDEC region x configuration\n          register"
            },
            "R3CFGR": {
              "offset": "0x80",
              "size": 32,
              "description": "OTFDEC region x configuration\n          register"
            },
            "R4CFGR": {
              "offset": "0xB0",
              "size": 32,
              "description": "OTFDEC region x configuration\n          register"
            },
            "R1STARTADDR": {
              "offset": "0x24",
              "size": 32,
              "description": "OTFDEC region x start address\n          register"
            },
            "R2STARTADDR": {
              "offset": "0x54",
              "size": 32,
              "description": "OTFDEC region x start address\n          register"
            },
            "R3STARTADDR": {
              "offset": "0x84",
              "size": 32,
              "description": "OTFDEC region x start address\n          register"
            },
            "R4STARTADDR": {
              "offset": "0xB4",
              "size": 32,
              "description": "OTFDEC region x start address\n          register"
            },
            "R1ENDADDR": {
              "offset": "0x28",
              "size": 32,
              "description": "OTFDEC region x end address\n          register"
            },
            "R2ENDADDR": {
              "offset": "0x58",
              "size": 32,
              "description": "OTFDEC region x end address\n          register"
            },
            "R3ENDADDR": {
              "offset": "0x88",
              "size": 32,
              "description": "OTFDEC region x end address\n          register"
            },
            "R4ENDADDR": {
              "offset": "0xB8",
              "size": 32,
              "description": "OTFDEC region x end address\n          register"
            },
            "R1NONCER0": {
              "offset": "0x2C",
              "size": 32,
              "description": "OTFDEC region x nonce register\n          0"
            },
            "R2NONCER0": {
              "offset": "0x5C",
              "size": 32,
              "description": "OTFDEC region x nonce register\n          0"
            },
            "R3NONCER0": {
              "offset": "0x8C",
              "size": 32,
              "description": "OTFDEC region x nonce register\n          0"
            },
            "R4NONCER0": {
              "offset": "0xBC",
              "size": 32,
              "description": "OTFDEC region x nonce register\n          0"
            },
            "R1NONCER1": {
              "offset": "0x30",
              "size": 32,
              "description": "OTFDEC region x nonce register\n          1"
            },
            "R2NONCER1": {
              "offset": "0x60",
              "size": 32,
              "description": "OTFDEC region x nonce register\n          1"
            },
            "R3NONCER1": {
              "offset": "0x90",
              "size": 32,
              "description": "OTFDEC region x nonce register\n          1"
            },
            "R4NONCER1": {
              "offset": "0xC0",
              "size": 32,
              "description": "OTFDEC region x nonce register\n          1"
            },
            "R1KEYR0": {
              "offset": "0x34",
              "size": 32,
              "description": "OTFDEC region x key register 0"
            },
            "R2KEYR0": {
              "offset": "0x64",
              "size": 32,
              "description": "OTFDEC region x key register 0"
            },
            "R3KEYR0": {
              "offset": "0x94",
              "size": 32,
              "description": "OTFDEC region x key register 0"
            },
            "R4KEYR0": {
              "offset": "0xC4",
              "size": 32,
              "description": "OTFDEC region x key register 0"
            },
            "R1KEYR1": {
              "offset": "0x38",
              "size": 32,
              "description": "OTFDEC region x key register 1"
            },
            "R2KEYR1": {
              "offset": "0x68",
              "size": 32,
              "description": "OTFDEC region x key register 1"
            },
            "R3KEYR1": {
              "offset": "0x98",
              "size": 32,
              "description": "OTFDEC region x key register 1"
            },
            "R4KEYR1": {
              "offset": "0xC8",
              "size": 32,
              "description": "OTFDEC region x key register 1"
            },
            "R1KEYR2": {
              "offset": "0x3C",
              "size": 32,
              "description": "OTFDEC region x key register 2"
            },
            "R2KEYR2": {
              "offset": "0x6C",
              "size": 32,
              "description": "OTFDEC region x key register 2"
            },
            "R3KEYR2": {
              "offset": "0x9C",
              "size": 32,
              "description": "OTFDEC region x key register 2"
            },
            "R4KEYR2": {
              "offset": "0xCC",
              "size": 32,
              "description": "OTFDEC region x key register 2"
            },
            "R1KEYR3": {
              "offset": "0x40",
              "size": 32,
              "description": "OTFDEC region x key register 3"
            },
            "R2KEYR3": {
              "offset": "0x70",
              "size": 32,
              "description": "OTFDEC region x key register 3"
            },
            "R3KEYR3": {
              "offset": "0xA0",
              "size": 32,
              "description": "OTFDEC region x key register 3"
            },
            "R4KEYR3": {
              "offset": "0xD0",
              "size": 32,
              "description": "OTFDEC region x key register 3"
            },
            "ISR": {
              "offset": "0x300",
              "size": 32,
              "description": "OTFDEC interrupt status\n          register"
            },
            "ICR": {
              "offset": "0x304",
              "size": 32,
              "description": "OTFDEC interrupt clear\n          register"
            },
            "IER": {
              "offset": "0x308",
              "size": 32,
              "description": "OTFDEC interrupt enable\n          register"
            }
          },
          "bits": {
            "CR": {
              "ENC": {
                "bit": 0,
                "description": "Encryption mode bit"
              }
            },
            "PRIVCFGR": {
              "PRIV": {
                "bit": 0,
                "description": "Encryption mode bit"
              }
            },
            "R1CFGR": {
              "REG_EN": {
                "bit": 0,
                "description": "region on-the-fly decryption\n              enable"
              },
              "CONFIGLOCK": {
                "bit": 1,
                "description": "region config lock"
              },
              "KEYLOCK": {
                "bit": 2,
                "description": "region key lock"
              },
              "MODE": {
                "bit": 4,
                "description": "operating mode",
                "width": 2
              },
              "KEYCRC": {
                "bit": 8,
                "description": "region key 8-bit CRC",
                "width": 8
              },
              "REG1_VERSION": {
                "bit": 16,
                "description": "region firmware version",
                "width": 16
              }
            },
            "R2CFGR": {
              "REG_EN": {
                "bit": 0,
                "description": "region on-the-fly decryption\n              enable"
              },
              "CONFIGLOCK": {
                "bit": 1,
                "description": "region config lock"
              },
              "KEYLOCK": {
                "bit": 2,
                "description": "region key lock"
              },
              "MODE": {
                "bit": 4,
                "description": "operating mode",
                "width": 2
              },
              "KEYCRC": {
                "bit": 8,
                "description": "region key 8-bit CRC",
                "width": 8
              },
              "REG2_VERSION": {
                "bit": 16,
                "description": "region firmware version",
                "width": 16
              }
            },
            "R3CFGR": {
              "REG_EN": {
                "bit": 0,
                "description": "region on-the-fly decryption\n              enable"
              },
              "CONFIGLOCK": {
                "bit": 1,
                "description": "region config lock"
              },
              "KEYLOCK": {
                "bit": 2,
                "description": "region key lock"
              },
              "MODE": {
                "bit": 4,
                "description": "operating mode",
                "width": 2
              },
              "KEYCRC": {
                "bit": 8,
                "description": "region key 8-bit CRC",
                "width": 8
              },
              "REG3_VERSION": {
                "bit": 16,
                "description": "region firmware version",
                "width": 16
              }
            },
            "R4CFGR": {
              "REG_EN": {
                "bit": 0,
                "description": "region on-the-fly decryption\n              enable"
              },
              "CONFIGLOCK": {
                "bit": 1,
                "description": "region config lock"
              },
              "KEYLOCK": {
                "bit": 2,
                "description": "region key lock"
              },
              "MODE": {
                "bit": 4,
                "description": "operating mode",
                "width": 2
              },
              "KEYCRC": {
                "bit": 8,
                "description": "region key 8-bit CRC",
                "width": 8
              },
              "REG4_VERSION": {
                "bit": 16,
                "description": "region firmware version",
                "width": 16
              }
            },
            "R1STARTADDR": {
              "REG1_START_ADDR": {
                "bit": 0,
                "description": "Region AXI start address",
                "width": 32
              }
            },
            "R2STARTADDR": {
              "REG2_START_ADDR": {
                "bit": 0,
                "description": "Region AXI start address",
                "width": 32
              }
            },
            "R3STARTADDR": {
              "REG3_START_ADDR": {
                "bit": 0,
                "description": "Region AXI start address",
                "width": 32
              }
            },
            "R4STARTADDR": {
              "REG4_START_ADDR": {
                "bit": 0,
                "description": "Region AXI start address",
                "width": 32
              }
            },
            "R1ENDADDR": {
              "REG1_END_ADDR": {
                "bit": 0,
                "description": "Region AXI end address",
                "width": 32
              }
            },
            "R2ENDADDR": {
              "REG2_END_ADDR": {
                "bit": 0,
                "description": "Region AXI end address",
                "width": 32
              }
            },
            "R3ENDADDR": {
              "REG3_END_ADDR": {
                "bit": 0,
                "description": "Region AXI end address",
                "width": 32
              }
            },
            "R4ENDADDR": {
              "REG4_END_ADDR": {
                "bit": 0,
                "description": "Region AXI end address",
                "width": 32
              }
            },
            "R1NONCER0": {
              "REG1_NONCE": {
                "bit": 0,
                "description": "REG1_NONCE",
                "width": 32
              }
            },
            "R2NONCER0": {
              "REG2_NONCE": {
                "bit": 0,
                "description": "REG2_NONCE",
                "width": 32
              }
            },
            "R3NONCER0": {
              "REG3_NONCE": {
                "bit": 0,
                "description": "REG3_NONCE",
                "width": 32
              }
            },
            "R4NONCER0": {
              "REG4_NONCE": {
                "bit": 0,
                "description": "REG4_NONCE",
                "width": 32
              }
            },
            "R1NONCER1": {
              "REG1_NONCE": {
                "bit": 0,
                "description": "Region nonce",
                "width": 32
              }
            },
            "R2NONCER1": {
              "REG2_NONCE": {
                "bit": 0,
                "description": "Region nonce, bits\n              [63:32]REGx_NONCE[63:32]",
                "width": 32
              }
            },
            "R3NONCER1": {
              "REG3_NONCE": {
                "bit": 0,
                "description": "REG3_NONCE",
                "width": 32
              }
            },
            "R4NONCER1": {
              "REG4_NONCE": {
                "bit": 0,
                "description": "REG4_NONCE",
                "width": 32
              }
            },
            "R1KEYR0": {
              "REG1_KEY": {
                "bit": 0,
                "description": "REG1_KEY",
                "width": 32
              }
            },
            "R2KEYR0": {
              "REG2_KEY": {
                "bit": 0,
                "description": "REG2_KEY",
                "width": 32
              }
            },
            "R3KEYR0": {
              "REG3_KEY": {
                "bit": 0,
                "description": "REG3_KEY",
                "width": 32
              }
            },
            "R4KEYR0": {
              "REG4_KEY": {
                "bit": 0,
                "description": "REG4_KEY",
                "width": 32
              }
            },
            "R1KEYR1": {
              "REG1_KEY": {
                "bit": 0,
                "description": "REG1_KEY",
                "width": 32
              }
            },
            "R2KEYR1": {
              "REG2_KEY": {
                "bit": 0,
                "description": "REG2_KEY",
                "width": 32
              }
            },
            "R3KEYR1": {
              "REG3_KEY": {
                "bit": 0,
                "description": "REG3_KEY",
                "width": 32
              }
            },
            "R4KEYR1": {
              "REG4_KEY": {
                "bit": 0,
                "description": "REG4_KEY",
                "width": 32
              }
            },
            "R1KEYR2": {
              "REG1_KEY": {
                "bit": 0,
                "description": "REG1_KEY",
                "width": 32
              }
            },
            "R2KEYR2": {
              "REG2_KEY_": {
                "bit": 0,
                "description": "REG2_KEY_",
                "width": 32
              }
            },
            "R3KEYR2": {
              "REG3_KEY": {
                "bit": 0,
                "description": "REG3_KEY",
                "width": 32
              }
            },
            "R4KEYR2": {
              "REG4_KEY": {
                "bit": 0,
                "description": "REG4_KEY",
                "width": 32
              }
            },
            "R1KEYR3": {
              "REG1_KEY": {
                "bit": 0,
                "description": "REG1_KEY",
                "width": 32
              }
            },
            "R2KEYR3": {
              "REG2_KEY": {
                "bit": 0,
                "description": "REG2_KEY",
                "width": 32
              }
            },
            "R3KEYR3": {
              "REG3_KEY": {
                "bit": 0,
                "description": "REG3_KEY",
                "width": 32
              }
            },
            "R4KEYR3": {
              "REG4_KEY": {
                "bit": 0,
                "description": "REG4_KEY",
                "width": 32
              }
            },
            "ISR": {
              "SEIF": {
                "bit": 0,
                "description": "Security Error Interrupt Flag\n              status"
              },
              "XONEIF": {
                "bit": 1,
                "description": "Execute-only execute-Never Error\n              Interrupt Flag status"
              },
              "KEIF": {
                "bit": 2,
                "description": "Key Error Interrupt Flag\n              status"
              }
            },
            "ICR": {
              "SEIF": {
                "bit": 0,
                "description": "SEIF"
              },
              "XONEIF": {
                "bit": 1,
                "description": "Execute-only execute-Never Error\n              Interrupt Flag clear"
              },
              "KEIF": {
                "bit": 2,
                "description": "KEIF"
              }
            },
            "IER": {
              "SEIE": {
                "bit": 0,
                "description": "Security Error Interrupt\n              Enable"
              },
              "XONEIE": {
                "bit": 1,
                "description": "XONEIE"
              },
              "KEIE": {
                "bit": 2,
                "description": "KEIE"
              }
            }
          }
        },
        "OTFDEC2": {
          "instances": [
            {
              "name": "OTFDEC2",
              "base": "0x420C5400",
              "irq": 109
            }
          ],
          "registers": {}
        },
        "OTG": {
          "instances": [
            {
              "name": "OTG_HS",
              "base": "0x42040000",
              "irq": 73
            }
          ],
          "registers": {
            "GOTGCTL": {
              "offset": "0x00",
              "size": 32,
              "description": "The GOTGCTL register controls the behavior and reflects the status of the OTG function of the core."
            },
            "GOTGINT": {
              "offset": "0x04",
              "size": 32,
              "description": "The application reads this register whenever there is an OTG interrupt and clears the bits in this register to clear the OTG interrupt."
            },
            "GAHBCFG": {
              "offset": "0x08",
              "size": 32,
              "description": "This register can be used to configure the core after power-on or a change in mode. This register mainly contains AHB system-related configuration parameters. Do not change this register after the initial programming. The application must program this register before starting any transactions on either the AHB or the USB."
            },
            "GUSBCFG": {
              "offset": "0x0C",
              "size": 32,
              "description": "This register can be used to configure the core after power-on or a changing to host mode or device mode. It contains USB and USB-PHY related configuration parameters. The application must program this register before starting any transactions on either the AHB or the USB. Do not make changes to this register after the initial programming."
            },
            "GRSTCTL": {
              "offset": "0x10",
              "size": 32,
              "description": "The application uses this register to reset various hardware features inside the core."
            },
            "GINTSTS": {
              "offset": "0x14",
              "size": 32,
              "description": "This register interrupts the application for system-level events in the current mode (device mode or host mode). Some of the bits in this register are valid only in host mode, while others are valid in device mode only. This register also indicates the current mode. To clear the interrupt status bits of the rc_w1 type, the application must write 1 into the bit. The FIFO status interrupts are read-only; once software reads from or writes to the FIFO while servicing these interrupts, FIFO interrupt conditions are cleared automatically. The application must clear the GINTSTS register at initialization before unmasking the interrupt bit to avoid any interrupts generated prior to initialization."
            },
            "GINTMSK": {
              "offset": "0x18",
              "size": 32,
              "description": "This register works with the core interrupt register to interrupt the application. When an interrupt bit is masked, the interrupt associated with that bit is not generated. However, the core interrupt (GINTSTS) register bit corresponding to that interrupt is still set."
            },
            "GRXSTSR_DEVICE": {
              "offset": "0x1C",
              "size": 32,
              "description": "This description is for register GRXSTSR in Device mode. A read to the receive status debug read register returns the contents of the top of the receive FIFO. The core ignores the receive status read when the receive FIFO is empty and returns a value of 0x00000000."
            },
            "GRXSTSR_HOST": {
              "offset": "0x1C",
              "size": 32,
              "description": "This description is for register GRXSTSR in Host mode"
            },
            "GRXSTSP_DEVICE": {
              "offset": "0x20",
              "size": 32,
              "description": "This description is for register GRXSTSP in Device mode. Similarly to GRXSTSR (receive status debug read register) where a read returns the contents of the top of the receive FIFO, a read to GRXSTSP (receive status read and pop register) additionally pops the top data entry out of the Rx FIFO. The core ignores the receive status pop/read when the receive FIFO is empty and returns a value of 0x00000000. The application must only pop the receive status FIFO when the receive FIFO non-empty bit of the core interrupt register (RXFLVL bit in GINTSTS) is asserted."
            },
            "GRXSTSP_HOST": {
              "offset": "0x20",
              "size": 32,
              "description": "This description is for register GRXSTSP in HOST mode"
            },
            "GRXFSIZ": {
              "offset": "0x24",
              "size": 32,
              "description": "The application can program the RAM size that must be allocated to the Rx FIFO."
            },
            "HNPTXFSIZ": {
              "offset": "0x28",
              "size": 32,
              "description": "Host mode"
            },
            "HNPTXSTS": {
              "offset": "0x2C",
              "size": 32,
              "description": "In device mode, this register is not valid. This read-only register contains the free space information for the non-periodic Tx FIFO and the non-periodic transmit request queue."
            },
            "GCCFG": {
              "offset": "0x38",
              "size": 32,
              "description": "OTG general core configuration register"
            },
            "CID": {
              "offset": "0x3C",
              "size": 32,
              "description": "This is a register containing the Product ID as reset value."
            },
            "GLPMCFG": {
              "offset": "0x54",
              "size": 32,
              "description": "OTG core LPM configuration register"
            },
            "HPTXFSIZ": {
              "offset": "0x100",
              "size": 32,
              "description": "OTG host periodic transmit FIFO size register"
            },
            "DIEPTXF1": {
              "offset": "0x104",
              "size": 32,
              "description": "OTG device IN endpoint transmit FIFO 1 size register"
            },
            "DIEPTXF2": {
              "offset": "0x108",
              "size": 32,
              "description": "OTG device IN endpoint transmit FIFO 2 size register"
            },
            "DIEPTXF3": {
              "offset": "0x10C",
              "size": 32,
              "description": "OTG device IN endpoint transmit FIFO 3 size register"
            },
            "DIEPTXF4": {
              "offset": "0x110",
              "size": 32,
              "description": "OTG device IN endpoint transmit FIFO 4 size register"
            },
            "DIEPTXF5": {
              "offset": "0x114",
              "size": 32,
              "description": "OTG device IN endpoint transmit FIFO 5 size register"
            },
            "DIEPTXF6": {
              "offset": "0x118",
              "size": 32,
              "description": "OTG device IN endpoint transmit FIFO 6 size register"
            },
            "DIEPTXF7": {
              "offset": "0x11C",
              "size": 32,
              "description": "OTG device IN endpoint transmit FIFO 7 size register"
            },
            "DIEPTXF8": {
              "offset": "0x120",
              "size": 32,
              "description": "OTG device IN endpoint transmit FIFO 8 size register"
            },
            "HCFG": {
              "offset": "0x400",
              "size": 32,
              "description": "This register configures the core after power-on. Do not make changes to this register after initializing the host."
            },
            "HFIR": {
              "offset": "0x404",
              "size": 32,
              "description": "This register stores the frame interval information for the current speed to which the OTG controller has enumerated."
            },
            "HFNUM": {
              "offset": "0x408",
              "size": 32,
              "description": "This register indicates the current frame number. It also indicates the time remaining (in terms of the number of PHY clocks) in the current frame."
            },
            "HPTXSTS": {
              "offset": "0x410",
              "size": 32,
              "description": "This read-only register contains the free space information for the periodic Tx FIFO and the periodic transmit request queue."
            },
            "HAINT": {
              "offset": "0x414",
              "size": 32,
              "description": "When a significant event occurs on a channel, the host all channels interrupt register interrupts the application using the host channels interrupt bit of the core interrupt register (HCINT bit in GINTSTS). This is shown in Figure724. There is one interrupt bit per channel, up to a maximum of 16 bits. Bits in this register are set and cleared when the application sets and clears bits in the corresponding host channel-x interrupt register."
            },
            "HAINTMSK": {
              "offset": "0x418",
              "size": 32,
              "description": "The host all channel interrupt mask register works with the host all channel interrupt register to interrupt the application when an event occurs on a channel. There is one interrupt mask bit per channel, up to a maximum of 16 bits."
            },
            "HPRT": {
              "offset": "0x440",
              "size": 32,
              "description": "This register is available only in host mode. Currently, the OTG host supports only one port. A single register holds USB port-related information such as USB reset, enable, suspend, resume, connect status, and test mode for each port. It is shown in Figure724. The rc_w1 bits in this register can trigger an interrupt to the application through the host port interrupt bit of the core interrupt register (HPRTINT bit in GINTSTS). On a port interrupt, the application must read this register and clear the bit that caused the interrupt. For the rc_w1 bits, the application must write a 1 to the bit to clear the interrupt."
            },
            "HCCHAR0": {
              "offset": "0x500",
              "size": 32,
              "description": "OTG host channel 0 characteristics register"
            },
            "HCSPLT0": {
              "offset": "0x504",
              "size": 32,
              "description": "OTG host channel 0 split control register"
            },
            "HCSPLT1": {
              "offset": "0x524",
              "size": 32,
              "description": "OTG host channel 1 split control register"
            },
            "HCSPLT2": {
              "offset": "0x544",
              "size": 32,
              "description": "OTG host channel 2 split control register"
            },
            "HCSPLT3": {
              "offset": "0x564",
              "size": 32,
              "description": "OTG host channel 3 split control register"
            },
            "HCSPLT4": {
              "offset": "0x584",
              "size": 32,
              "description": "OTG host channel 4 split control register"
            },
            "HCSPLT5": {
              "offset": "0x5A4",
              "size": 32,
              "description": "OTG host channel 5 split control register"
            },
            "HCSPLT6": {
              "offset": "0x5C4",
              "size": 32,
              "description": "OTG host channel 6 split control register"
            },
            "HCSPLT7": {
              "offset": "0x5E4",
              "size": 32,
              "description": "OTG host channel 7 split control register"
            },
            "HCSPLT8": {
              "offset": "0x604",
              "size": 32,
              "description": "OTG host channel 8 split control register"
            },
            "HCSPLT9": {
              "offset": "0x624",
              "size": 32,
              "description": "OTG host channel 9 split control register"
            },
            "HCSPLT10": {
              "offset": "0x644",
              "size": 32,
              "description": "OTG host channel 10 split control register"
            },
            "HCSPLT11": {
              "offset": "0x664",
              "size": 32,
              "description": "OTG host channel 11 split control register"
            },
            "HCSPLT12": {
              "offset": "0x684",
              "size": 32,
              "description": "OTG host channel 0 split control register"
            },
            "HCSPLT13": {
              "offset": "0x6A4",
              "size": 32,
              "description": "OTG host channel 13 split control register"
            },
            "HCSPLT14": {
              "offset": "0x6C4",
              "size": 32,
              "description": "OTG host channel 14 split control register"
            },
            "HCSPLT15": {
              "offset": "0x6E4",
              "size": 32,
              "description": "OTG host channel 15 split control register"
            },
            "HCINT0": {
              "offset": "0x508",
              "size": 32,
              "description": "This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the host channels interrupt bit in the core interrupt register (HCINT bit in GINTSTS) is set. Before the application can read this register, it must first read the host all channels interrupt (HAINT) register to get the exact channel number for the host channel-x interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers."
            },
            "HCINTMSK0": {
              "offset": "0x50C",
              "size": 32,
              "description": "This register reflects the mask for each channel status described in the previous section."
            },
            "HCTSIZ0": {
              "offset": "0x510",
              "size": 32,
              "description": "OTG host channel 0 transfer size register"
            },
            "HCDMA0": {
              "offset": "0x514",
              "size": 32,
              "description": "OTG host channel 0 DMA address register"
            },
            "HCDMA1": {
              "offset": "0x534",
              "size": 32,
              "description": "OTG host channel 1 DMA address register"
            },
            "HCDMA2": {
              "offset": "0x554",
              "size": 32,
              "description": "OTG host channel 2 DMA address register"
            },
            "HCDMA3": {
              "offset": "0x574",
              "size": 32,
              "description": "OTG host channel 3 DMA address register"
            },
            "HCDMA4": {
              "offset": "0x594",
              "size": 32,
              "description": "OTG host channel 4 DMA address register"
            },
            "HCDMA5": {
              "offset": "0x5B4",
              "size": 32,
              "description": "OTG host channel 5 DMA address register"
            },
            "HCDMA6": {
              "offset": "0x5D4",
              "size": 32,
              "description": "OTG host channel 6 DMA address register"
            },
            "HCDMA7": {
              "offset": "0x5F4",
              "size": 32,
              "description": "OTG host channel 7 DMA address register"
            },
            "HCDMA8": {
              "offset": "0x614",
              "size": 32,
              "description": "OTG host channel 8 DMA address register"
            },
            "HCDMA9": {
              "offset": "0x634",
              "size": 32,
              "description": "OTG host channel 9 DMA address register"
            },
            "HCDMA10": {
              "offset": "0x654",
              "size": 32,
              "description": "OTG host channel 10 DMA address register"
            },
            "HCDMA11": {
              "offset": "0x674",
              "size": 32,
              "description": "OTG host channel 11 DMA address register"
            },
            "HCDMA12": {
              "offset": "0x694",
              "size": 32,
              "description": "OTG host channel 12 DMA address register"
            },
            "HCDMA13": {
              "offset": "0x6B4",
              "size": 32,
              "description": "OTG host channel 13 DMA address register"
            },
            "HCDMA14": {
              "offset": "0x6D4",
              "size": 32,
              "description": "OTG host channel 14 DMA address register"
            },
            "HCDMA15": {
              "offset": "0x6F4",
              "size": 32,
              "description": "OTG host channel 15 DMA address register"
            },
            "HCCHAR1": {
              "offset": "0x520",
              "size": 32,
              "description": "OTG host channel 1 characteristics register"
            },
            "HCINT1_DEVICE": {
              "offset": "0x528",
              "size": 32,
              "description": "This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the host channels interrupt bit in the core interrupt register (HCINT bit in GINTSTS) is set. Before the application can read this register, it must first read the host all channels interrupt (HAINT) register to get the exact channel number for the host channel-x interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers."
            },
            "HCINTMSK1": {
              "offset": "0x52C",
              "size": 32,
              "description": "This register reflects the mask for each channel status described in the previous section."
            },
            "HCTSIZ1": {
              "offset": "0x530",
              "size": 32,
              "description": "OTG host channel 1 transfer size register"
            },
            "HCCHAR2": {
              "offset": "0x540",
              "size": 32,
              "description": "OTG host channel 2 characteristics register"
            },
            "HCINT2": {
              "offset": "0x548",
              "size": 32,
              "description": "This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the host channels interrupt bit in the core interrupt register (HCINT bit in GINTSTS) is set. Before the application can read this register, it must first read the host all channels interrupt (HAINT) register to get the exact channel number for the host channel-x interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers."
            },
            "HCINTMSK2": {
              "offset": "0x54C",
              "size": 32,
              "description": "This register reflects the mask for each channel status described in the previous section."
            },
            "HCTSIZ2": {
              "offset": "0x550",
              "size": 32,
              "description": "OTG host channel 2 transfer size register"
            },
            "HCCHAR3": {
              "offset": "0x560",
              "size": 32,
              "description": "OTG host channel 3 characteristics register"
            },
            "HCINT3": {
              "offset": "0x568",
              "size": 32,
              "description": "This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the host channels interrupt bit in the core interrupt register (HCINT bit in GINTSTS) is set. Before the application can read this register, it must first read the host all channels interrupt (HAINT) register to get the exact channel number for the host channel-x interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers."
            },
            "HCINTMSK3": {
              "offset": "0x56C",
              "size": 32,
              "description": "This register reflects the mask for each channel status described in the previous section."
            },
            "HCTSIZ3": {
              "offset": "0x570",
              "size": 32,
              "description": "OTG host channel 3 transfer size register"
            },
            "HCCHAR4": {
              "offset": "0x580",
              "size": 32,
              "description": "OTG host channel 4 characteristics register"
            },
            "HCINT4": {
              "offset": "0x588",
              "size": 32,
              "description": "This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the host channels interrupt bit in the core interrupt register (HCINT bit in GINTSTS) is set. Before the application can read this register, it must first read the host all channels interrupt (HAINT) register to get the exact channel number for the host channel-x interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers."
            },
            "HCINTMSK4": {
              "offset": "0x58C",
              "size": 32,
              "description": "This register reflects the mask for each channel status described in the previous section."
            },
            "HCTSIZ4": {
              "offset": "0x590",
              "size": 32,
              "description": "OTG host channel 4 transfer size register"
            },
            "HCCHAR5": {
              "offset": "0x5A0",
              "size": 32,
              "description": "OTG host channel 5 characteristics register"
            },
            "HCINT5": {
              "offset": "0x5A8",
              "size": 32,
              "description": "This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the host channels interrupt bit in the core interrupt register (HCINT bit in GINTSTS) is set. Before the application can read this register, it must first read the host all channels interrupt (HAINT) register to get the exact channel number for the host channel-x interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers."
            },
            "HCINTMSK5": {
              "offset": "0x5AC",
              "size": 32,
              "description": "This register reflects the mask for each channel status described in the previous section."
            },
            "HCTSIZ5": {
              "offset": "0x5B0",
              "size": 32,
              "description": "OTG host channel 5 transfer size register"
            },
            "HCCHAR6": {
              "offset": "0x5C0",
              "size": 32,
              "description": "OTG host channel 6 characteristics register"
            },
            "HCINT6": {
              "offset": "0x5C8",
              "size": 32,
              "description": "This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the host channels interrupt bit in the core interrupt register (HCINT bit in GINTSTS) is set. Before the application can read this register, it must first read the host all channels interrupt (HAINT) register to get the exact channel number for the host channel-x interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers."
            },
            "HCINTMSK6": {
              "offset": "0x5CC",
              "size": 32,
              "description": "This register reflects the mask for each channel status described in the previous section."
            },
            "HCTSIZ6": {
              "offset": "0x5D0",
              "size": 32,
              "description": "OTG host channel 6 transfer size register"
            },
            "HCCHAR7": {
              "offset": "0x5E0",
              "size": 32,
              "description": "OTG host channel 7 characteristics register"
            },
            "HCINT7": {
              "offset": "0x5E8",
              "size": 32,
              "description": "This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the host channels interrupt bit in the core interrupt register (HCINT bit in GINTSTS) is set. Before the application can read this register, it must first read the host all channels interrupt (HAINT) register to get the exact channel number for the host channel-x interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers."
            },
            "HCINTMSK7": {
              "offset": "0x5EC",
              "size": 32,
              "description": "This register reflects the mask for each channel status described in the previous section."
            },
            "HCTSIZ7": {
              "offset": "0x5F0",
              "size": 32,
              "description": "OTG host channel 7 transfer size register"
            },
            "HCCHAR8": {
              "offset": "0x600",
              "size": 32,
              "description": "OTG host channel 8 characteristics register"
            },
            "HCINT8": {
              "offset": "0x608",
              "size": 32,
              "description": "This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the host channels interrupt bit in the core interrupt register (HCINT bit in GINTSTS) is set. Before the application can read this register, it must first read the host all channels interrupt (HAINT) register to get the exact channel number for the host channel-x interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers."
            },
            "HCINTMSK8": {
              "offset": "0x60C",
              "size": 32,
              "description": "This register reflects the mask for each channel status described in the previous section."
            },
            "HCTSIZ8": {
              "offset": "0x610",
              "size": 32,
              "description": "OTG host channel 8 transfer size register"
            },
            "HCCHAR9": {
              "offset": "0x620",
              "size": 32,
              "description": "OTG host channel 9 characteristics register"
            },
            "HCINT9": {
              "offset": "0x628",
              "size": 32,
              "description": "This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the host channels interrupt bit in the core interrupt register (HCINT bit in GINTSTS) is set. Before the application can read this register, it must first read the host all channels interrupt (HAINT) register to get the exact channel number for the host channel-x interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers."
            },
            "HCINTMSK9": {
              "offset": "0x62C",
              "size": 32,
              "description": "This register reflects the mask for each channel status described in the previous section."
            },
            "HCTSIZ9": {
              "offset": "0x630",
              "size": 32,
              "description": "OTG host channel 9 transfer size register"
            },
            "HCCHAR10": {
              "offset": "0x640",
              "size": 32,
              "description": "OTG host channel 10 characteristics register"
            },
            "HCINT10": {
              "offset": "0x648",
              "size": 32,
              "description": "This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the host channels interrupt bit in the core interrupt register (HCINT bit in GINTSTS) is set. Before the application can read this register, it must first read the host all channels interrupt (HAINT) register to get the exact channel number for the host channel-x interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers."
            },
            "HCINTMSK10": {
              "offset": "0x64C",
              "size": 32,
              "description": "This register reflects the mask for each channel status described in the previous section."
            },
            "HCTSIZ10": {
              "offset": "0x650",
              "size": 32,
              "description": "OTG host channel 10 transfer size register"
            },
            "HCCHAR11": {
              "offset": "0x660",
              "size": 32,
              "description": "OTG host channel 11 characteristics register"
            },
            "HCCHAR12": {
              "offset": "0x680",
              "size": 32,
              "description": "OTG host channel 12 characteristics register"
            },
            "HCCHAR13": {
              "offset": "0x6A0",
              "size": 32,
              "description": "OTG host channel 13 characteristics register"
            },
            "HCCHAR14": {
              "offset": "0x6C0",
              "size": 32,
              "description": "OTG host channel 14 characteristics register"
            },
            "HCCHAR15": {
              "offset": "0x6E0",
              "size": 32,
              "description": "OTG host channel 15 characteristics register"
            },
            "HCINT11": {
              "offset": "0x668",
              "size": 32,
              "description": "This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the host channels interrupt bit in the core interrupt register (HCINT bit in GINTSTS) is set. Before the application can read this register, it must first read the host all channels interrupt (HAINT) register to get the exact channel number for the host channel-x interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers."
            },
            "HCINT12": {
              "offset": "0x688",
              "size": 32,
              "description": "This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the host channels interrupt bit in the core interrupt register (HCINT bit in GINTSTS) is set. Before the application can read this register, it must first read the host all channels interrupt (HAINT) register to get the exact channel number for the host channel-x interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers."
            },
            "HCINT13": {
              "offset": "0x6A8",
              "size": 32,
              "description": "This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the host channels interrupt bit in the core interrupt register (HCINT bit in GINTSTS) is set. Before the application can read this register, it must first read the host all channels interrupt (HAINT) register to get the exact channel number for the host channel-x interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers."
            },
            "HCINT14": {
              "offset": "0x6C8",
              "size": 32,
              "description": "This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the host channels interrupt bit in the core interrupt register (HCINT bit in GINTSTS) is set. Before the application can read this register, it must first read the host all channels interrupt (HAINT) register to get the exact channel number for the host channel-x interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers."
            },
            "HCINT15": {
              "offset": "0x6E8",
              "size": 32,
              "description": "This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the host channels interrupt bit in the core interrupt register (HCINT bit in GINTSTS) is set. Before the application can read this register, it must first read the host all channels interrupt (HAINT) register to get the exact channel number for the host channel-x interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers."
            },
            "HCINTMSK11": {
              "offset": "0x66C",
              "size": 32,
              "description": "This register reflects the mask for each channel status described in the previous section."
            },
            "HCINTMSK12": {
              "offset": "0x68C",
              "size": 32,
              "description": "This register reflects the mask for each channel status described in the previous section."
            },
            "HCINTMSK13": {
              "offset": "0x6AC",
              "size": 32,
              "description": "This register reflects the mask for each channel status described in the previous section."
            },
            "HCINTMSK14": {
              "offset": "0x6CC",
              "size": 32,
              "description": "This register reflects the mask for each channel status described in the previous section."
            },
            "HCINTMSK15": {
              "offset": "0x6EC",
              "size": 32,
              "description": "This register reflects the mask for each channel status described in the previous section."
            },
            "HCTSIZ11": {
              "offset": "0x670",
              "size": 32,
              "description": "OTG host channel 11 transfer size register"
            },
            "HCTSIZ12": {
              "offset": "0x690",
              "size": 32,
              "description": "OTG host channel 12 transfer size register"
            },
            "HCTSIZ13": {
              "offset": "0x6B0",
              "size": 32,
              "description": "OTG host channel 13 transfer size register"
            },
            "HCTSIZ14": {
              "offset": "0x6D0",
              "size": 32,
              "description": "OTG host channel 14 transfer size register"
            },
            "HCTSIZ15": {
              "offset": "0x6F0",
              "size": 32,
              "description": "OTG host channel 15 transfer size register"
            },
            "DCFG": {
              "offset": "0x800",
              "size": 32,
              "description": "This register configures the core in device mode after power-on or after certain control commands or enumeration. Do not make changes to this register after initial programming."
            },
            "DCTL": {
              "offset": "0x804",
              "size": 32,
              "description": "OTG device control register"
            },
            "DSTS": {
              "offset": "0x808",
              "size": 32,
              "description": "This register indicates the status of the core with respect to USB-related events. It must be read on interrupts from the device all interrupts (DAINT) register."
            },
            "DIEPMSK": {
              "offset": "0x810",
              "size": 32,
              "description": "This register works with each of the DIEPINTx registers for all endpoints to generate an interrupt per IN endpoint. The IN endpoint interrupt for a specific status in the DIEPINTx register can be masked by writing to the corresponding bit in this register. Status bits are masked by default."
            },
            "DOEPMSK": {
              "offset": "0x814",
              "size": 32,
              "description": "This register works with each of the DOEPINTx registers for all endpoints to generate an interrupt per OUT endpoint. The OUT endpoint interrupt for a specific status in the DOEPINTx register can be masked by writing into the corresponding bit in this register. Status bits are masked by default."
            },
            "DAINT": {
              "offset": "0x818",
              "size": 32,
              "description": "When a significant event occurs on an endpoint, a DAINT register interrupts the application using the device OUT endpoints interrupt bit or device IN endpoints interrupt bit of the GINTSTS register (OEPINT or IEPINT in GINTSTS, respectively). There is one interrupt bit per endpoint, up to a maximum of 16 bits for OUT endpoints and 16 bits for IN endpoints. For a bidirectional endpoint, the corresponding IN and OUT interrupt bits are used. Bits in this register are set and cleared when the application sets and clears bits in the corresponding device endpoint-x interrupt register (DIEPINTx/DOEPINTx)."
            },
            "DAINTMSK": {
              "offset": "0x81C",
              "size": 32,
              "description": "The DAINTMSK register works with the device endpoint interrupt register to interrupt the application when an event occurs on a device endpoint. However, the DAINT register bit corresponding to that interrupt is still set."
            },
            "DVBUSDIS": {
              "offset": "0x828",
              "size": 32,
              "description": "This register specifies the VBUS discharge time after VBUS pulsing during SRP."
            },
            "DVBUSPULSE": {
              "offset": "0x82C",
              "size": 32,
              "description": "This register specifies the VBUS pulsing time during SRP."
            },
            "DTHRCTL": {
              "offset": "0x830",
              "size": 32,
              "description": "OTG device threshold control register"
            },
            "DIEPEMPMSK": {
              "offset": "0x834",
              "size": 32,
              "description": "This register is used to control the IN endpoint FIFO empty interrupt generation (TXFE_DIEPINTx)."
            },
            "HS_DOEPEACHMSK1": {
              "offset": "0x884",
              "size": 32,
              "description": "OTG device each OUT endpoint-1 interrupt mask register"
            },
            "DIEPCTL0": {
              "offset": "0x900",
              "size": 32,
              "description": "The application uses this register to control the behavior of each logical endpoint other than endpoint 0."
            },
            "DIEPINT0": {
              "offset": "0x908",
              "size": 32,
              "description": "This register indicates the status of an endpoint with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the IN endpoints interrupt bit of the core interrupt register (IEPINT in GINTSTS) is set. Before the application can read this register, it must first read the device all endpoints interrupt (DAINT) register to get the exact endpoint number for the device endpoint-x interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the DAINT and GINTSTS registers."
            },
            "DIEPTSIZ0": {
              "offset": "0x910",
              "size": 32,
              "description": "The application must modify this register before enabling endpoint 0."
            },
            "DTXFSTS0": {
              "offset": "0x918",
              "size": 32,
              "description": "This read-only register contains the free space information for the device IN endpoint Tx FIFO."
            },
            "DIEPCTL1": {
              "offset": "0x920",
              "size": 32,
              "description": "The application uses this register to control the behavior of each logical endpoint other than endpoint 0."
            },
            "DIEPINT1": {
              "offset": "0x928",
              "size": 32,
              "description": "This register indicates the status of an endpoint with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the IN endpoints interrupt bit of the core interrupt register (IEPINT in GINTSTS) is set. Before the application can read this register, it must first read the device all endpoints interrupt (DAINT) register to get the exact endpoint number for the device endpoint-x interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the DAINT and GINTSTS registers."
            },
            "DIEPTSIZ1": {
              "offset": "0x930",
              "size": 32,
              "description": "The application must modify this register before enabling the endpoint. Once the endpoint is enabled using the endpoint enable bit in the DIEPCTLx registers (EPENA bit in DIEPCTLx), the core modifies this register. The application can only read this register once the core has cleared the endpoint enable bit."
            },
            "DIEPDMA1": {
              "offset": "0x934",
              "size": 32,
              "description": "OTG device IN endpoint 1 DMA address register"
            },
            "DTXFSTS1": {
              "offset": "0x938",
              "size": 32,
              "description": "This read-only register contains the free space information for the device IN endpoint Tx FIFO."
            },
            "DIEPCTL2": {
              "offset": "0x940",
              "size": 32,
              "description": "The application uses this register to control the behavior of each logical endpoint other than endpoint 0."
            },
            "DIEPINT2": {
              "offset": "0x948",
              "size": 32,
              "description": "This register indicates the status of an endpoint with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the IN endpoints interrupt bit of the core interrupt register (IEPINT in GINTSTS) is set. Before the application can read this register, it must first read the device all endpoints interrupt (DAINT) register to get the exact endpoint number for the device endpoint-x interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the DAINT and GINTSTS registers."
            },
            "DIEPTSIZ2": {
              "offset": "0x950",
              "size": 32,
              "description": "The application must modify this register before enabling the endpoint. Once the endpoint is enabled using the endpoint enable bit in the DIEPCTLx registers (EPENA bit in DIEPCTLx), the core modifies this register. The application can only read this register once the core has cleared the endpoint enable bit."
            },
            "DIEPDMA2": {
              "offset": "0x954",
              "size": 32,
              "description": "OTG device IN endpoint 2 DMA address register"
            },
            "DTXFSTS2": {
              "offset": "0x958",
              "size": 32,
              "description": "This read-only register contains the free space information for the device IN endpoint Tx FIFO."
            },
            "DIEPCTL3": {
              "offset": "0x960",
              "size": 32,
              "description": "The application uses this register to control the behavior of each logical endpoint other than endpoint 0."
            },
            "DIEPINT3": {
              "offset": "0x968",
              "size": 32,
              "description": "This register indicates the status of an endpoint with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the IN endpoints interrupt bit of the core interrupt register (IEPINT in GINTSTS) is set. Before the application can read this register, it must first read the device all endpoints interrupt (DAINT) register to get the exact endpoint number for the device endpoint-x interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the DAINT and GINTSTS registers."
            },
            "DIEPTSIZ3": {
              "offset": "0x970",
              "size": 32,
              "description": "The application must modify this register before enabling the endpoint. Once the endpoint is enabled using the endpoint enable bit in the DIEPCTLx registers (EPENA bit in DIEPCTLx), the core modifies this register. The application can only read this register once the core has cleared the endpoint enable bit."
            },
            "DIEPDMA3": {
              "offset": "0x974",
              "size": 32,
              "description": "OTG device IN endpoint 3 DMA address register"
            },
            "DTXFSTS3": {
              "offset": "0x978",
              "size": 32,
              "description": "This read-only register contains the free space information for the device IN endpoint Tx FIFO."
            },
            "DIEPCTL4": {
              "offset": "0x980",
              "size": 32,
              "description": "The application uses this register to control the behavior of each logical endpoint other than endpoint 0."
            },
            "DIEPINT4": {
              "offset": "0x988",
              "size": 32,
              "description": "This register indicates the status of an endpoint with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the IN endpoints interrupt bit of the core interrupt register (IEPINT in GINTSTS) is set. Before the application can read this register, it must first read the device all endpoints interrupt (DAINT) register to get the exact endpoint number for the device endpoint-x interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the DAINT and GINTSTS registers."
            },
            "DIEPTSIZ4": {
              "offset": "0x990",
              "size": 32,
              "description": "The application must modify this register before enabling the endpoint. Once the endpoint is enabled using the endpoint enable bit in the DIEPCTLx registers (EPENA bit in DIEPCTLx), the core modifies this register. The application can only read this register once the core has cleared the endpoint enable bit."
            },
            "DIEPDMA4": {
              "offset": "0x994",
              "size": 32,
              "description": "OTG device IN endpoint 4 DMA address register"
            },
            "DTXFSTS4": {
              "offset": "0x998",
              "size": 32,
              "description": "This read-only register contains the free space information for the device IN endpoint Tx FIFO."
            },
            "DIEPCTL5": {
              "offset": "0x9A0",
              "size": 32,
              "description": "The application uses this register to control the behavior of each logical endpoint other than endpoint 0."
            },
            "DIEPINT5": {
              "offset": "0x9A8",
              "size": 32,
              "description": "This register indicates the status of an endpoint with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the IN endpoints interrupt bit of the core interrupt register (IEPINT in GINTSTS) is set. Before the application can read this register, it must first read the device all endpoints interrupt (DAINT) register to get the exact endpoint number for the device endpoint-x interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the DAINT and GINTSTS registers."
            },
            "DIEPTSIZ5": {
              "offset": "0x9B0",
              "size": 32,
              "description": "The application must modify this register before enabling the endpoint. Once the endpoint is enabled using the endpoint enable bit in the DIEPCTLx registers (EPENA bit in DIEPCTLx), the core modifies this register. The application can only read this register once the core has cleared the endpoint enable bit."
            },
            "DIEPDMA5": {
              "offset": "0x9B4",
              "size": 32,
              "description": "OTG device IN endpoint 5 DMA address register"
            },
            "DTXFSTS5": {
              "offset": "0x9B8",
              "size": 32,
              "description": "This read-only register contains the free space information for the device IN endpoint Tx FIFO."
            },
            "DIEPINT6": {
              "offset": "0x9C8",
              "size": 32,
              "description": "This register indicates the status of an endpoint with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the IN endpoints interrupt bit of the core interrupt register (IEPINT in GINTSTS) is set. Before the application can read this register, it must first read the device all endpoints interrupt (DAINT) register to get the exact endpoint number for the device endpoint-x interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the DAINT and GINTSTS registers."
            },
            "DIEPTSIZ6": {
              "offset": "0x9D0",
              "size": 32,
              "description": "The application must modify this register before enabling the endpoint. Once the endpoint is enabled using the endpoint enable bit in the DIEPCTLx registers (EPENA bit in DIEPCTLx), the core modifies this register. The application can only read this register once the core has cleared the endpoint enable bit."
            },
            "DIEPDMA6": {
              "offset": "0x9D4",
              "size": 32,
              "description": "OTG device IN endpoint 6 DMA address register"
            },
            "DIEPINT7": {
              "offset": "0x9E8",
              "size": 32,
              "description": "This register indicates the status of an endpoint with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the IN endpoints interrupt bit of the core interrupt register (IEPINT in GINTSTS) is set. Before the application can read this register, it must first read the device all endpoints interrupt (DAINT) register to get the exact endpoint number for the device endpoint-x interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the DAINT and GINTSTS registers."
            },
            "DIEPTSIZ7": {
              "offset": "0x9F0",
              "size": 32,
              "description": "The application must modify this register before enabling the endpoint. Once the endpoint is enabled using the endpoint enable bit in the DIEPCTLx registers (EPENA bit in DIEPCTLx), the core modifies this register. The application can only read this register once the core has cleared the endpoint enable bit."
            },
            "DIEPDMA7": {
              "offset": "0x9F4",
              "size": 32,
              "description": "OTG device IN endpoint 7 DMA address register"
            },
            "DIEPINT8": {
              "offset": "0xA08",
              "size": 32,
              "description": "This register indicates the status of an endpoint with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the IN endpoints interrupt bit of the core interrupt register (IEPINT in GINTSTS) is set. Before the application can read this register, it must first read the device all endpoints interrupt (DAINT) register to get the exact endpoint number for the device endpoint-x interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the DAINT and GINTSTS registers."
            },
            "DIEPTSIZ8": {
              "offset": "0xA10",
              "size": 32,
              "description": "The application must modify this register before enabling the endpoint. Once the endpoint is enabled using the endpoint enable bit in the DIEPCTLx registers (EPENA bit in DIEPCTLx), the core modifies this register. The application can only read this register once the core has cleared the endpoint enable bit."
            },
            "DIEPDMA8": {
              "offset": "0xA14",
              "size": 32,
              "description": "OTG device IN endpoint 8 DMA address register"
            },
            "DOEPCTL0": {
              "offset": "0xB00",
              "size": 32,
              "description": "This section describes the DOEPCTL0 register."
            },
            "DOEPINT0": {
              "offset": "0xB08",
              "size": 32,
              "description": "This register indicates the status of an endpoint with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the OUT endpoints interrupt bit of the GINTSTS register (OEPINT bit in GINTSTS) is set. Before the application can read this register, it must first read the DAINT register to get the exact endpoint number for the DOEPINTx register. The application must clear the appropriate bit in this register to clear the corresponding bits in the DAINT and GINTSTS registers."
            },
            "DOEPTSIZ0": {
              "offset": "0xB10",
              "size": 32,
              "description": "The application must modify this register before enabling endpoint 0."
            },
            "DOEPDMA0": {
              "offset": "0xB14",
              "size": 32,
              "description": "OTG device OUT endpoint 0 DMA address register"
            },
            "DOEPCTL1": {
              "offset": "0xB20",
              "size": 32,
              "description": "The application uses this register to control the behavior of each logical endpoint other than endpoint 0."
            },
            "DOEPINT1": {
              "offset": "0xB28",
              "size": 32,
              "description": "This register indicates the status of an endpoint with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the OUT endpoints interrupt bit of the GINTSTS register (OEPINT bit in GINTSTS) is set. Before the application can read this register, it must first read the DAINT register to get the exact endpoint number for the DOEPINTx register. The application must clear the appropriate bit in this register to clear the corresponding bits in the DAINT and GINTSTS registers."
            },
            "DOEPTSIZ1": {
              "offset": "0xB30",
              "size": 32,
              "description": "The application must modify this register before enabling the endpoint. Once the endpoint is enabled using endpoint enable bit of the DOEPCTLx registers (EPENA bit in DOEPCTLx), the core modifies this register. The application can only read this register once the core has cleared the endpoint enable bit."
            },
            "DOEPDMA1": {
              "offset": "0xB34",
              "size": 32,
              "description": "OTG device OUT endpoint 1 DMA address register"
            },
            "DOEPCTL2": {
              "offset": "0xB40",
              "size": 32,
              "description": "The application uses this register to control the behavior of each logical endpoint other than endpoint 0."
            },
            "DOEPINT2": {
              "offset": "0xB48",
              "size": 32,
              "description": "This register indicates the status of an endpoint with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the OUT endpoints interrupt bit of the GINTSTS register (OEPINT bit in GINTSTS) is set. Before the application can read this register, it must first read the DAINT register to get the exact endpoint number for the DOEPINTx register. The application must clear the appropriate bit in this register to clear the corresponding bits in the DAINT and GINTSTS registers."
            },
            "DOEPTSIZ2": {
              "offset": "0xB50",
              "size": 32,
              "description": "The application must modify this register before enabling the endpoint. Once the endpoint is enabled using endpoint enable bit of the DOEPCTLx registers (EPENA bit in DOEPCTLx), the core modifies this register. The application can only read this register once the core has cleared the endpoint enable bit."
            },
            "DOEPDMA2": {
              "offset": "0xB54",
              "size": 32,
              "description": "OTG device OUT endpoint 2 DMA address register"
            },
            "DOEPCTL3": {
              "offset": "0xB60",
              "size": 32,
              "description": "The application uses this register to control the behavior of each logical endpoint other than endpoint 0."
            },
            "DOEPINT3": {
              "offset": "0xB68",
              "size": 32,
              "description": "This register indicates the status of an endpoint with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the OUT endpoints interrupt bit of the GINTSTS register (OEPINT bit in GINTSTS) is set. Before the application can read this register, it must first read the DAINT register to get the exact endpoint number for the DOEPINTx register. The application must clear the appropriate bit in this register to clear the corresponding bits in the DAINT and GINTSTS registers."
            },
            "DOEPTSIZ3": {
              "offset": "0xB70",
              "size": 32,
              "description": "The application must modify this register before enabling the endpoint. Once the endpoint is enabled using endpoint enable bit of the DOEPCTLx registers (EPENA bit in DOEPCTLx), the core modifies this register. The application can only read this register once the core has cleared the endpoint enable bit."
            },
            "DOEPDMA3": {
              "offset": "0xB74",
              "size": 32,
              "description": "OTG device OUT endpoint 3 DMA address register"
            },
            "DOEPCTL4": {
              "offset": "0xB80",
              "size": 32,
              "description": "The application uses this register to control the behavior of each logical endpoint other than endpoint 0."
            },
            "DOEPINT4": {
              "offset": "0xB88",
              "size": 32,
              "description": "This register indicates the status of an endpoint with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the OUT endpoints interrupt bit of the GINTSTS register (OEPINT bit in GINTSTS) is set. Before the application can read this register, it must first read the DAINT register to get the exact endpoint number for the DOEPINTx register. The application must clear the appropriate bit in this register to clear the corresponding bits in the DAINT and GINTSTS registers."
            },
            "DOEPTSIZ4": {
              "offset": "0xB90",
              "size": 32,
              "description": "The application must modify this register before enabling the endpoint. Once the endpoint is enabled using endpoint enable bit of the DOEPCTLx registers (EPENA bit in DOEPCTLx), the core modifies this register. The application can only read this register once the core has cleared the endpoint enable bit."
            },
            "DOEPDMA4": {
              "offset": "0xB94",
              "size": 32,
              "description": "OTG device OUT endpoint 4 DMA address register"
            },
            "DOEPCTL5": {
              "offset": "0xBA0",
              "size": 32,
              "description": "The application uses this register to control the behavior of each logical endpoint other than endpoint 0."
            },
            "DOEPINT5": {
              "offset": "0xBA8",
              "size": 32,
              "description": "This register indicates the status of an endpoint with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the OUT endpoints interrupt bit of the GINTSTS register (OEPINT bit in GINTSTS) is set. Before the application can read this register, it must first read the DAINT register to get the exact endpoint number for the DOEPINTx register. The application must clear the appropriate bit in this register to clear the corresponding bits in the DAINT and GINTSTS registers."
            },
            "DOEPTSIZ5": {
              "offset": "0xBB0",
              "size": 32,
              "description": "The application must modify this register before enabling the endpoint. Once the endpoint is enabled using endpoint enable bit of the DOEPCTLx registers (EPENA bit in DOEPCTLx), the core modifies this register. The application can only read this register once the core has cleared the endpoint enable bit."
            },
            "DOEPDMA5": {
              "offset": "0xBB4",
              "size": 32,
              "description": "OTG device OUT endpoint 5 DMA address register"
            },
            "DOEPCTL6": {
              "offset": "0xBC0",
              "size": 32,
              "description": "The application uses this register to control the behavior of each logical endpoint other than endpoint 0."
            },
            "DOEPINT6": {
              "offset": "0xBC8",
              "size": 32,
              "description": "This register indicates the status of an endpoint with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the OUT endpoints interrupt bit of the GINTSTS register (OEPINT bit in GINTSTS) is set. Before the application can read this register, it must first read the DAINT register to get the exact endpoint number for the DOEPINTx register. The application must clear the appropriate bit in this register to clear the corresponding bits in the DAINT and GINTSTS registers."
            },
            "DOEPTSIZ6": {
              "offset": "0xBD0",
              "size": 32,
              "description": "The application must modify this register before enabling the endpoint. Once the endpoint is enabled using endpoint enable bit of the DOEPCTLx registers (EPENA bit in DOEPCTLx), the core modifies this register. The application can only read this register once the core has cleared the endpoint enable bit."
            },
            "DOEPDMA6": {
              "offset": "0xBD4",
              "size": 32,
              "description": "OTG device OUT endpoint 6 DMA address register"
            },
            "DOEPCTL7": {
              "offset": "0xBE0",
              "size": 32,
              "description": "The application uses this register to control the behavior of each logical endpoint other than endpoint 0."
            },
            "DOEPINT7": {
              "offset": "0xBE8",
              "size": 32,
              "description": "This register indicates the status of an endpoint with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the OUT endpoints interrupt bit of the GINTSTS register (OEPINT bit in GINTSTS) is set. Before the application can read this register, it must first read the DAINT register to get the exact endpoint number for the DOEPINTx register. The application must clear the appropriate bit in this register to clear the corresponding bits in the DAINT and GINTSTS registers."
            },
            "DOEPTSIZ7": {
              "offset": "0xBF0",
              "size": 32,
              "description": "The application must modify this register before enabling the endpoint. Once the endpoint is enabled using endpoint enable bit of the DOEPCTLx registers (EPENA bit in DOEPCTLx), the core modifies this register. The application can only read this register once the core has cleared the endpoint enable bit."
            },
            "DOEPDMA7": {
              "offset": "0xBF4",
              "size": 32,
              "description": "OTG device OUT endpoint 7 DMA address register"
            },
            "DOEPCTL8": {
              "offset": "0xC00",
              "size": 32,
              "description": "The application uses this register to control the behavior of each logical endpoint other than endpoint 0."
            },
            "DOEPINT8": {
              "offset": "0xC08",
              "size": 32,
              "description": "This register indicates the status of an endpoint with respect to USB- and AHB-related events. It is shown in Figure724. The application must read this register when the OUT endpoints interrupt bit of the GINTSTS register (OEPINT bit in GINTSTS) is set. Before the application can read this register, it must first read the DAINT register to get the exact endpoint number for the DOEPINTx register. The application must clear the appropriate bit in this register to clear the corresponding bits in the DAINT and GINTSTS registers."
            },
            "DOEPTSIZ8": {
              "offset": "0xC10",
              "size": 32,
              "description": "The application must modify this register before enabling the endpoint. Once the endpoint is enabled using endpoint enable bit of the DOEPCTLx registers (EPENA bit in DOEPCTLx), the core modifies this register. The application can only read this register once the core has cleared the endpoint enable bit."
            },
            "DOEPDMA8": {
              "offset": "0xC14",
              "size": 32,
              "description": "OTG device OUT endpoint 8 DMA address register"
            },
            "PCGCCTL": {
              "offset": "0xE00",
              "size": 32,
              "description": "This register is available in host and device modes."
            }
          },
          "bits": {
            "GOTGCTL": {
              "SRQSCS": {
                "bit": 0,
                "description": "SRQSCS"
              },
              "SRQ": {
                "bit": 1,
                "description": "SRQ"
              },
              "VBVALOEN": {
                "bit": 2,
                "description": "VBVALOEN"
              },
              "VBVALOVAL": {
                "bit": 3,
                "description": "VBVALOVAL"
              },
              "AVALOEN": {
                "bit": 4,
                "description": "AVALOEN"
              },
              "AVALOVAL": {
                "bit": 5,
                "description": "AVALOVAL"
              },
              "BVALOEN": {
                "bit": 6,
                "description": "BVALOEN"
              },
              "BVALOVAL": {
                "bit": 7,
                "description": "BVALOVAL"
              },
              "HNGSCS": {
                "bit": 8,
                "description": "HNGSCS"
              },
              "HNPRQ": {
                "bit": 9,
                "description": "HNPRQ"
              },
              "HSHNPEN": {
                "bit": 10,
                "description": "HSHNPEN"
              },
              "DHNPEN": {
                "bit": 11,
                "description": "DHNPEN"
              },
              "EHEN": {
                "bit": 12,
                "description": "EHEN"
              },
              "CIDSTS": {
                "bit": 16,
                "description": "CIDSTS"
              },
              "DBCT": {
                "bit": 17,
                "description": "DBCT"
              },
              "ASVLD": {
                "bit": 18,
                "description": "ASVLD"
              },
              "BSVLD": {
                "bit": 19,
                "description": "BSVLD"
              },
              "OTGVER": {
                "bit": 20,
                "description": "OTGVER"
              },
              "CURMOD": {
                "bit": 21,
                "description": "CURMOD"
              }
            },
            "GOTGINT": {
              "SEDET": {
                "bit": 2,
                "description": "SEDET"
              },
              "SRSSCHG": {
                "bit": 8,
                "description": "SRSSCHG"
              },
              "HNSSCHG": {
                "bit": 9,
                "description": "HNSSCHG"
              },
              "HNGDET": {
                "bit": 17,
                "description": "HNGDET"
              },
              "ADTOCHG": {
                "bit": 18,
                "description": "ADTOCHG"
              },
              "DBCDNE": {
                "bit": 19,
                "description": "DBCDNE"
              }
            },
            "GAHBCFG": {
              "GINTMSK": {
                "bit": 0,
                "description": "GINTMSK"
              },
              "TXFELVL": {
                "bit": 7,
                "description": "TXFELVL"
              },
              "PTXFELVL": {
                "bit": 8,
                "description": "PTXFELVL"
              }
            },
            "GUSBCFG": {
              "TOCAL": {
                "bit": 0,
                "description": "TOCAL",
                "width": 3
              },
              "PHYSEL": {
                "bit": 6,
                "description": "PHYSEL"
              },
              "SRPCAP": {
                "bit": 8,
                "description": "SRPCAP"
              },
              "HNPCAP": {
                "bit": 9,
                "description": "HNPCAP"
              },
              "TRDT": {
                "bit": 10,
                "description": "TRDT",
                "width": 4
              },
              "PHYLPC": {
                "bit": 15,
                "description": "PHYLPC"
              },
              "TSDPS": {
                "bit": 22,
                "description": "TSDPS"
              },
              "FHMOD": {
                "bit": 29,
                "description": "FHMOD"
              },
              "FDMOD": {
                "bit": 30,
                "description": "FDMOD"
              }
            },
            "GRSTCTL": {
              "CSRST": {
                "bit": 0,
                "description": "CSRST"
              },
              "PSRST": {
                "bit": 1,
                "description": "PSRST"
              },
              "FSRST": {
                "bit": 2,
                "description": "FSRST"
              },
              "RXFFLSH": {
                "bit": 4,
                "description": "RXFFLSH"
              },
              "TXFFLSH": {
                "bit": 5,
                "description": "TXFFLSH"
              },
              "TXFNUM": {
                "bit": 6,
                "description": "TXFNUM",
                "width": 5
              },
              "DMAREQ": {
                "bit": 30,
                "description": "DMAREQ"
              },
              "AHBIDL": {
                "bit": 31,
                "description": "AHBIDL"
              }
            },
            "GINTSTS": {
              "CMOD": {
                "bit": 0,
                "description": "CMOD"
              },
              "MMIS": {
                "bit": 1,
                "description": "MMIS"
              },
              "OTGINT": {
                "bit": 2,
                "description": "OTGINT"
              },
              "SOF": {
                "bit": 3,
                "description": "SOF"
              },
              "RXFLVL": {
                "bit": 4,
                "description": "RXFLVL"
              },
              "NPTXFE": {
                "bit": 5,
                "description": "NPTXFE"
              },
              "GINAKEFF": {
                "bit": 6,
                "description": "GINAKEFF"
              },
              "GONAKEFF": {
                "bit": 7,
                "description": "GONAKEFF"
              },
              "ESUSP": {
                "bit": 10,
                "description": "ESUSP"
              },
              "USBSUSP": {
                "bit": 11,
                "description": "USBSUSP"
              },
              "USBRST": {
                "bit": 12,
                "description": "USBRST"
              },
              "ENUMDNE": {
                "bit": 13,
                "description": "ENUMDNE"
              },
              "ISOODRP": {
                "bit": 14,
                "description": "ISOODRP"
              },
              "EOPF": {
                "bit": 15,
                "description": "EOPF"
              },
              "IEPINT": {
                "bit": 18,
                "description": "IEPINT"
              },
              "OEPINT": {
                "bit": 19,
                "description": "OEPINT"
              },
              "IISOIXFR": {
                "bit": 20,
                "description": "IISOIXFR"
              },
              "IPXFR": {
                "bit": 21,
                "description": "IPXFR"
              },
              "DATAFSUSP": {
                "bit": 22,
                "description": "DATAFSUSP"
              },
              "RSTDET": {
                "bit": 23,
                "description": "RSTDET"
              },
              "HPRTINT": {
                "bit": 24,
                "description": "HPRTINT"
              },
              "HCINT": {
                "bit": 25,
                "description": "HCINT"
              },
              "PTXFE": {
                "bit": 26,
                "description": "PTXFE"
              },
              "LPMINT": {
                "bit": 27,
                "description": "LPMINT"
              },
              "CIDSCHG": {
                "bit": 28,
                "description": "CIDSCHG"
              },
              "DISCINT": {
                "bit": 29,
                "description": "DISCINT"
              },
              "SRQINT": {
                "bit": 30,
                "description": "SRQINT"
              },
              "WKUPINT": {
                "bit": 31,
                "description": "WKUPINT"
              }
            },
            "GINTMSK": {
              "MMISM": {
                "bit": 1,
                "description": "MMISM"
              },
              "OTGINT": {
                "bit": 2,
                "description": "OTGINT"
              },
              "SOFM": {
                "bit": 3,
                "description": "SOFM"
              },
              "RXFLVLM": {
                "bit": 4,
                "description": "RXFLVLM"
              },
              "NPTXFEM": {
                "bit": 5,
                "description": "NPTXFEM"
              },
              "GINAKEFFM": {
                "bit": 6,
                "description": "GINAKEFFM"
              },
              "GONAKEFFM": {
                "bit": 7,
                "description": "GONAKEFFM"
              },
              "ESUSPM": {
                "bit": 10,
                "description": "ESUSPM"
              },
              "USBSUSPM": {
                "bit": 11,
                "description": "USBSUSPM"
              },
              "USBRST": {
                "bit": 12,
                "description": "USBRST"
              },
              "ENUMDNEM": {
                "bit": 13,
                "description": "ENUMDNEM"
              },
              "ISOODRPM": {
                "bit": 14,
                "description": "ISOODRPM"
              },
              "EOPFM": {
                "bit": 15,
                "description": "EOPFM"
              },
              "IEPINT": {
                "bit": 18,
                "description": "IEPINT"
              },
              "OEPINT": {
                "bit": 19,
                "description": "OEPINT"
              },
              "IISOIXFRM": {
                "bit": 20,
                "description": "IISOIXFRM"
              },
              "IPXFRM": {
                "bit": 21,
                "description": "IPXFRM"
              },
              "FSUSPM": {
                "bit": 22,
                "description": "FSUSPM"
              },
              "RSTDETM": {
                "bit": 23,
                "description": "RSTDETM"
              },
              "PRTIM": {
                "bit": 24,
                "description": "PRTIM"
              },
              "HCIM": {
                "bit": 25,
                "description": "HCIM"
              },
              "PTXFEM": {
                "bit": 26,
                "description": "PTXFEM"
              },
              "LPMINTM": {
                "bit": 27,
                "description": "LPMINTM"
              },
              "CIDSCHGM": {
                "bit": 28,
                "description": "CIDSCHGM"
              },
              "DISCINT": {
                "bit": 29,
                "description": "DISCINT"
              },
              "SRQIM": {
                "bit": 30,
                "description": "SRQIM"
              },
              "WUIM": {
                "bit": 31,
                "description": "WUIM"
              }
            },
            "GRXSTSR_DEVICE": {
              "EPNUM": {
                "bit": 0,
                "description": "EPNUM",
                "width": 4
              },
              "BCNT": {
                "bit": 4,
                "description": "BCNT",
                "width": 11
              },
              "DPID": {
                "bit": 15,
                "description": "DPID",
                "width": 2
              },
              "PKTSTS": {
                "bit": 17,
                "description": "PKTSTS",
                "width": 4
              },
              "FRMNUM": {
                "bit": 21,
                "description": "FRMNUM",
                "width": 4
              },
              "STSPHST": {
                "bit": 27,
                "description": "STSPHST"
              }
            },
            "GRXSTSR_HOST": {
              "CHNUM": {
                "bit": 0,
                "description": "CHNUM",
                "width": 4
              },
              "BCNT": {
                "bit": 4,
                "description": "BCNT",
                "width": 11
              },
              "DPID": {
                "bit": 15,
                "description": "DPID",
                "width": 2
              },
              "PKTSTS": {
                "bit": 17,
                "description": "PKTSTS",
                "width": 4
              }
            },
            "GRXSTSP_DEVICE": {
              "EPNUM": {
                "bit": 0,
                "description": "EPNUM",
                "width": 4
              },
              "BCNT": {
                "bit": 4,
                "description": "BCNT",
                "width": 11
              },
              "DPID": {
                "bit": 15,
                "description": "DPID",
                "width": 2
              },
              "PKTSTS": {
                "bit": 17,
                "description": "PKTSTS",
                "width": 4
              },
              "FRMNUM": {
                "bit": 21,
                "description": "FRMNUM",
                "width": 4
              },
              "STSPHST": {
                "bit": 27,
                "description": "STSPHST"
              }
            },
            "GRXSTSP_HOST": {
              "CHNUM": {
                "bit": 0,
                "description": "CHNUM",
                "width": 4
              },
              "BCNT": {
                "bit": 4,
                "description": "BCNT",
                "width": 11
              },
              "DPID": {
                "bit": 15,
                "description": "DPID",
                "width": 2
              },
              "PKTSTS": {
                "bit": 17,
                "description": "PKTSTS",
                "width": 4
              }
            },
            "GRXFSIZ": {
              "RXFD": {
                "bit": 0,
                "description": "RXFD",
                "width": 16
              }
            },
            "HNPTXFSIZ": {
              "NPTXFSA": {
                "bit": 0,
                "description": "NPTXFSA",
                "width": 16
              },
              "NPTXFD": {
                "bit": 16,
                "description": "NPTXFD",
                "width": 16
              }
            },
            "HNPTXSTS": {
              "NPTXFSAV": {
                "bit": 0,
                "description": "NPTXFSAV",
                "width": 16
              },
              "NPTQXSAV": {
                "bit": 16,
                "description": "NPTQXSAV",
                "width": 8
              },
              "NPTXQTOP": {
                "bit": 24,
                "description": "NPTXQTOP",
                "width": 7
              }
            },
            "GCCFG": {
              "DCDET": {
                "bit": 0,
                "description": "DCDET"
              },
              "PDET": {
                "bit": 1,
                "description": "PDET"
              },
              "SDET": {
                "bit": 2,
                "description": "SDET"
              },
              "PS2DET": {
                "bit": 3,
                "description": "PS2DET"
              },
              "PWRDWN": {
                "bit": 16,
                "description": "PWRDWN"
              },
              "BCDEN": {
                "bit": 17,
                "description": "BCDEN"
              },
              "DCDEN": {
                "bit": 18,
                "description": "DCDEN"
              },
              "PDEN": {
                "bit": 19,
                "description": "PDEN"
              },
              "SDEN": {
                "bit": 20,
                "description": "SDEN"
              },
              "VBDEN": {
                "bit": 21,
                "description": "VBDEN"
              }
            },
            "CID": {
              "PRODUCT_ID": {
                "bit": 0,
                "description": "PRODUCT_ID",
                "width": 32
              }
            },
            "GLPMCFG": {
              "LPMEN": {
                "bit": 0,
                "description": "LPMEN"
              },
              "LPMACK": {
                "bit": 1,
                "description": "LPMACK"
              },
              "BESL": {
                "bit": 2,
                "description": "BESL",
                "width": 4
              },
              "REMWAKE": {
                "bit": 6,
                "description": "REMWAKE"
              },
              "L1SSEN": {
                "bit": 7,
                "description": "L1SSEN"
              },
              "BESLTHRS": {
                "bit": 8,
                "description": "BESLTHRS",
                "width": 4
              },
              "L1DSEN": {
                "bit": 12,
                "description": "L1DSEN"
              },
              "LPMRSP": {
                "bit": 13,
                "description": "LPMRSP",
                "width": 2
              },
              "SLPSTS": {
                "bit": 15,
                "description": "SLPSTS"
              },
              "L1RSMOK": {
                "bit": 16,
                "description": "L1RSMOK"
              },
              "LPMCHIDX": {
                "bit": 17,
                "description": "LPMCHIDX",
                "width": 4
              },
              "LPMRCNT": {
                "bit": 21,
                "description": "LPMRCNT",
                "width": 3
              },
              "SNDLPM": {
                "bit": 24,
                "description": "SNDLPM"
              },
              "LPMRCNTSTS": {
                "bit": 25,
                "description": "LPMRCNTSTS",
                "width": 3
              },
              "ENBESL": {
                "bit": 28,
                "description": "ENBESL"
              }
            },
            "HPTXFSIZ": {
              "PTXSA": {
                "bit": 0,
                "description": "PTXSA",
                "width": 16
              },
              "PTXFSIZ": {
                "bit": 16,
                "description": "PTXFSIZ",
                "width": 16
              }
            },
            "DIEPTXF1": {
              "INEPTXSA": {
                "bit": 0,
                "description": "INEPTXSA",
                "width": 16
              },
              "INEPTXFD": {
                "bit": 16,
                "description": "INEPTXFD",
                "width": 16
              }
            },
            "DIEPTXF2": {
              "INEPTXSA": {
                "bit": 0,
                "description": "INEPTXSA",
                "width": 16
              },
              "INEPTXFD": {
                "bit": 16,
                "description": "INEPTXFD",
                "width": 16
              }
            },
            "DIEPTXF3": {
              "INEPTXSA": {
                "bit": 0,
                "description": "INEPTXSA",
                "width": 16
              },
              "INEPTXFD": {
                "bit": 16,
                "description": "INEPTXFD",
                "width": 16
              }
            },
            "DIEPTXF4": {
              "INEPTXSA": {
                "bit": 0,
                "description": "INEPTXSA",
                "width": 16
              },
              "INEPTXFD": {
                "bit": 16,
                "description": "INEPTXFD",
                "width": 16
              }
            },
            "DIEPTXF5": {
              "INEPTXSA": {
                "bit": 0,
                "description": "INEPTXSA",
                "width": 16
              },
              "INEPTXFD": {
                "bit": 16,
                "description": "INEPTXFD",
                "width": 16
              }
            },
            "DIEPTXF6": {
              "INEPTXSA": {
                "bit": 0,
                "description": "INEPTXSA",
                "width": 16
              },
              "INEPTXFD": {
                "bit": 16,
                "description": "INEPTXFD",
                "width": 16
              }
            },
            "DIEPTXF7": {
              "INEPTXSA": {
                "bit": 0,
                "description": "INEPTXSA",
                "width": 16
              },
              "INEPTXFD": {
                "bit": 16,
                "description": "INEPTXFD",
                "width": 16
              }
            },
            "DIEPTXF8": {
              "INEPTXSA": {
                "bit": 0,
                "description": "INEPTXSA",
                "width": 16
              },
              "INEPTXFD": {
                "bit": 16,
                "description": "INEPTXFD",
                "width": 16
              }
            },
            "HCFG": {
              "FSLSPCS": {
                "bit": 0,
                "description": "FSLSPCS",
                "width": 2
              },
              "FSLSS": {
                "bit": 2,
                "description": "FSLSS"
              }
            },
            "HFIR": {
              "FRIVL": {
                "bit": 0,
                "description": "FRIVL",
                "width": 16
              },
              "RLDCTRL": {
                "bit": 16,
                "description": "RLDCTRL"
              }
            },
            "HFNUM": {
              "FRNUM": {
                "bit": 0,
                "description": "FRNUM",
                "width": 16
              },
              "FTREM": {
                "bit": 16,
                "description": "FTREM",
                "width": 16
              }
            },
            "HPTXSTS": {
              "PTXFSAVL": {
                "bit": 0,
                "description": "PTXFSAVL",
                "width": 16
              },
              "PTXQSAV": {
                "bit": 16,
                "description": "PTXQSAV",
                "width": 8
              },
              "PTXQTOP": {
                "bit": 24,
                "description": "PTXQTOP",
                "width": 8
              }
            },
            "HAINT": {
              "HAINT": {
                "bit": 0,
                "description": "HAINT",
                "width": 16
              }
            },
            "HAINTMSK": {
              "HAINTM": {
                "bit": 0,
                "description": "HAINTM",
                "width": 16
              }
            },
            "HPRT": {
              "PCSTS": {
                "bit": 0,
                "description": "PCSTS"
              },
              "PCDET": {
                "bit": 1,
                "description": "PCDET"
              },
              "PENA": {
                "bit": 2,
                "description": "PENA"
              },
              "PENCHNG": {
                "bit": 3,
                "description": "PENCHNG"
              },
              "POCA": {
                "bit": 4,
                "description": "POCA"
              },
              "POCCHNG": {
                "bit": 5,
                "description": "POCCHNG"
              },
              "PRES": {
                "bit": 6,
                "description": "PRES"
              },
              "PSUSP": {
                "bit": 7,
                "description": "PSUSP"
              },
              "PRST": {
                "bit": 8,
                "description": "PRST"
              },
              "PLSTS": {
                "bit": 10,
                "description": "PLSTS",
                "width": 2
              },
              "PPWR": {
                "bit": 12,
                "description": "PPWR"
              },
              "PTCTL": {
                "bit": 13,
                "description": "PTCTL",
                "width": 4
              },
              "PSPD": {
                "bit": 17,
                "description": "PSPD",
                "width": 2
              }
            },
            "HCCHAR0": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "EPNUM": {
                "bit": 11,
                "description": "EPNUM",
                "width": 4
              },
              "EPDIR": {
                "bit": 15,
                "description": "EPDIR"
              },
              "LSDEV": {
                "bit": 17,
                "description": "LSDEV"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "MCNT": {
                "bit": 20,
                "description": "MCNT",
                "width": 2
              },
              "DAD": {
                "bit": 22,
                "description": "DAD",
                "width": 7
              },
              "ODDFRM": {
                "bit": 29,
                "description": "ODDFRM"
              },
              "CHDIS": {
                "bit": 30,
                "description": "CHDIS"
              },
              "CHENA": {
                "bit": 31,
                "description": "CHENA"
              }
            },
            "HCSPLT0": {
              "PRTADDR": {
                "bit": 0,
                "description": "Port address\n\t\t\tThis field is the port number of the recipient transaction translator.",
                "width": 7
              },
              "HUBADDR": {
                "bit": 7,
                "description": "Hub address\n\t\t\tThis field holds the device address of the transaction translator\u00e2\u0080\u0099s hub.",
                "width": 7
              },
              "XACTPOS": {
                "bit": 14,
                "description": "Transaction position\n\t\t\tThis field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.",
                "width": 2
              },
              "COMPLSPLT": {
                "bit": 16,
                "description": "Do complete split\n\t\t\tThe application sets this bit to request the OTG host to perform a complete split transaction."
              },
              "SPLITEN": {
                "bit": 31,
                "description": "Split enable\n\t\t\tThe application sets this bit to indicate that this channel is enabled to perform split transactions."
              }
            },
            "HCSPLT1": {
              "PRTADDR": {
                "bit": 0,
                "description": "Port address\n\t\t\tThis field is the port number of the recipient transaction translator.",
                "width": 7
              },
              "HUBADDR": {
                "bit": 7,
                "description": "Hub address\n\t\t\tThis field holds the device address of the transaction translator\u00e2\u0080\u0099s hub.",
                "width": 7
              },
              "XACTPOS": {
                "bit": 14,
                "description": "Transaction position\n\t\t\tThis field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.",
                "width": 2
              },
              "COMPLSPLT": {
                "bit": 16,
                "description": "Do complete split\n\t\t\tThe application sets this bit to request the OTG host to perform a complete split transaction."
              },
              "SPLITEN": {
                "bit": 31,
                "description": "Split enable\n\t\t\tThe application sets this bit to indicate that this channel is enabled to perform split transactions."
              }
            },
            "HCSPLT2": {
              "PRTADDR": {
                "bit": 0,
                "description": "Port address\n\t\t\tThis field is the port number of the recipient transaction translator.",
                "width": 7
              },
              "HUBADDR": {
                "bit": 7,
                "description": "Hub address\n\t\t\tThis field holds the device address of the transaction translator\u00e2\u0080\u0099s hub.",
                "width": 7
              },
              "XACTPOS": {
                "bit": 14,
                "description": "Transaction position\n\t\t\tThis field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.",
                "width": 2
              },
              "COMPLSPLT": {
                "bit": 16,
                "description": "Do complete split\n\t\t\tThe application sets this bit to request the OTG host to perform a complete split transaction."
              },
              "SPLITEN": {
                "bit": 31,
                "description": "Split enable\n\t\t\tThe application sets this bit to indicate that this channel is enabled to perform split transactions."
              }
            },
            "HCSPLT3": {
              "PRTADDR": {
                "bit": 0,
                "description": "Port address\n\t\t\tThis field is the port number of the recipient transaction translator.",
                "width": 7
              },
              "HUBADDR": {
                "bit": 7,
                "description": "Hub address\n\t\t\tThis field holds the device address of the transaction translator\u00e2\u0080\u0099s hub.",
                "width": 7
              },
              "XACTPOS": {
                "bit": 14,
                "description": "Transaction position\n\t\t\tThis field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.",
                "width": 2
              },
              "COMPLSPLT": {
                "bit": 16,
                "description": "Do complete split\n\t\t\tThe application sets this bit to request the OTG host to perform a complete split transaction."
              },
              "SPLITEN": {
                "bit": 31,
                "description": "Split enable\n\t\t\tThe application sets this bit to indicate that this channel is enabled to perform split transactions."
              }
            },
            "HCSPLT4": {
              "PRTADDR": {
                "bit": 0,
                "description": "Port address\n\t\t\tThis field is the port number of the recipient transaction translator.",
                "width": 7
              },
              "HUBADDR": {
                "bit": 7,
                "description": "Hub address\n\t\t\tThis field holds the device address of the transaction translator\u00e2\u0080\u0099s hub.",
                "width": 7
              },
              "XACTPOS": {
                "bit": 14,
                "description": "Transaction position\n\t\t\tThis field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.",
                "width": 2
              },
              "COMPLSPLT": {
                "bit": 16,
                "description": "Do complete split\n\t\t\tThe application sets this bit to request the OTG host to perform a complete split transaction."
              },
              "SPLITEN": {
                "bit": 31,
                "description": "Split enable\n\t\t\tThe application sets this bit to indicate that this channel is enabled to perform split transactions."
              }
            },
            "HCSPLT5": {
              "PRTADDR": {
                "bit": 0,
                "description": "Port address\n\t\t\tThis field is the port number of the recipient transaction translator.",
                "width": 7
              },
              "HUBADDR": {
                "bit": 7,
                "description": "Hub address\n\t\t\tThis field holds the device address of the transaction translator\u00e2\u0080\u0099s hub.",
                "width": 7
              },
              "XACTPOS": {
                "bit": 14,
                "description": "Transaction position\n\t\t\tThis field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.",
                "width": 2
              },
              "COMPLSPLT": {
                "bit": 16,
                "description": "Do complete split\n\t\t\tThe application sets this bit to request the OTG host to perform a complete split transaction."
              },
              "SPLITEN": {
                "bit": 31,
                "description": "Split enable\n\t\t\tThe application sets this bit to indicate that this channel is enabled to perform split transactions."
              }
            },
            "HCSPLT6": {
              "PRTADDR": {
                "bit": 0,
                "description": "Port address\n\t\t\tThis field is the port number of the recipient transaction translator.",
                "width": 7
              },
              "HUBADDR": {
                "bit": 7,
                "description": "Hub address\n\t\t\tThis field holds the device address of the transaction translator\u00e2\u0080\u0099s hub.",
                "width": 7
              },
              "XACTPOS": {
                "bit": 14,
                "description": "Transaction position\n\t\t\tThis field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.",
                "width": 2
              },
              "COMPLSPLT": {
                "bit": 16,
                "description": "Do complete split\n\t\t\tThe application sets this bit to request the OTG host to perform a complete split transaction."
              },
              "SPLITEN": {
                "bit": 31,
                "description": "Split enable\n\t\t\tThe application sets this bit to indicate that this channel is enabled to perform split transactions."
              }
            },
            "HCSPLT7": {
              "PRTADDR": {
                "bit": 0,
                "description": "Port address\n\t\t\tThis field is the port number of the recipient transaction translator.",
                "width": 7
              },
              "HUBADDR": {
                "bit": 7,
                "description": "Hub address\n\t\t\tThis field holds the device address of the transaction translator\u00e2\u0080\u0099s hub.",
                "width": 7
              },
              "XACTPOS": {
                "bit": 14,
                "description": "Transaction position\n\t\t\tThis field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.",
                "width": 2
              },
              "COMPLSPLT": {
                "bit": 16,
                "description": "Do complete split\n\t\t\tThe application sets this bit to request the OTG host to perform a complete split transaction."
              },
              "SPLITEN": {
                "bit": 31,
                "description": "Split enable\n\t\t\tThe application sets this bit to indicate that this channel is enabled to perform split transactions."
              }
            },
            "HCSPLT8": {
              "PRTADDR": {
                "bit": 0,
                "description": "Port address\n\t\t\tThis field is the port number of the recipient transaction translator.",
                "width": 7
              },
              "HUBADDR": {
                "bit": 7,
                "description": "Hub address\n\t\t\tThis field holds the device address of the transaction translator\u00e2\u0080\u0099s hub.",
                "width": 7
              },
              "XACTPOS": {
                "bit": 14,
                "description": "Transaction position\n\t\t\tThis field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.",
                "width": 2
              },
              "COMPLSPLT": {
                "bit": 16,
                "description": "Do complete split\n\t\t\tThe application sets this bit to request the OTG host to perform a complete split transaction."
              },
              "SPLITEN": {
                "bit": 31,
                "description": "Split enable\n\t\t\tThe application sets this bit to indicate that this channel is enabled to perform split transactions."
              }
            },
            "HCSPLT9": {
              "PRTADDR": {
                "bit": 0,
                "description": "Port address\n\t\t\tThis field is the port number of the recipient transaction translator.",
                "width": 7
              },
              "HUBADDR": {
                "bit": 7,
                "description": "Hub address\n\t\t\tThis field holds the device address of the transaction translator\u00e2\u0080\u0099s hub.",
                "width": 7
              },
              "XACTPOS": {
                "bit": 14,
                "description": "Transaction position\n\t\t\tThis field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.",
                "width": 2
              },
              "COMPLSPLT": {
                "bit": 16,
                "description": "Do complete split\n\t\t\tThe application sets this bit to request the OTG host to perform a complete split transaction."
              },
              "SPLITEN": {
                "bit": 31,
                "description": "Split enable\n\t\t\tThe application sets this bit to indicate that this channel is enabled to perform split transactions."
              }
            },
            "HCSPLT10": {
              "PRTADDR": {
                "bit": 0,
                "description": "Port address\n\t\t\tThis field is the port number of the recipient transaction translator.",
                "width": 7
              },
              "HUBADDR": {
                "bit": 7,
                "description": "Hub address\n\t\t\tThis field holds the device address of the transaction translator\u00e2\u0080\u0099s hub.",
                "width": 7
              },
              "XACTPOS": {
                "bit": 14,
                "description": "Transaction position\n\t\t\tThis field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.",
                "width": 2
              },
              "COMPLSPLT": {
                "bit": 16,
                "description": "Do complete split\n\t\t\tThe application sets this bit to request the OTG host to perform a complete split transaction."
              },
              "SPLITEN": {
                "bit": 31,
                "description": "Split enable\n\t\t\tThe application sets this bit to indicate that this channel is enabled to perform split transactions."
              }
            },
            "HCSPLT11": {
              "PRTADDR": {
                "bit": 0,
                "description": "Port address\n\t\t\tThis field is the port number of the recipient transaction translator.",
                "width": 7
              },
              "HUBADDR": {
                "bit": 7,
                "description": "Hub address\n\t\t\tThis field holds the device address of the transaction translator\u00e2\u0080\u0099s hub.",
                "width": 7
              },
              "XACTPOS": {
                "bit": 14,
                "description": "Transaction position\n\t\t\tThis field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.",
                "width": 2
              },
              "COMPLSPLT": {
                "bit": 16,
                "description": "Do complete split\n\t\t\tThe application sets this bit to request the OTG host to perform a complete split transaction."
              },
              "SPLITEN": {
                "bit": 31,
                "description": "Split enable\n\t\t\tThe application sets this bit to indicate that this channel is enabled to perform split transactions."
              }
            },
            "HCSPLT12": {
              "PRTADDR": {
                "bit": 0,
                "description": "Port address\n\t\t\tThis field is the port number of the recipient transaction translator.",
                "width": 7
              },
              "HUBADDR": {
                "bit": 7,
                "description": "Hub address\n\t\t\tThis field holds the device address of the transaction translator\u00e2\u0080\u0099s hub.",
                "width": 7
              },
              "XACTPOS": {
                "bit": 14,
                "description": "Transaction position\n\t\t\tThis field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.",
                "width": 2
              },
              "COMPLSPLT": {
                "bit": 16,
                "description": "Do complete split\n\t\t\tThe application sets this bit to request the OTG host to perform a complete split transaction."
              },
              "SPLITEN": {
                "bit": 31,
                "description": "Split enable\n\t\t\tThe application sets this bit to indicate that this channel is enabled to perform split transactions."
              }
            },
            "HCSPLT13": {
              "PRTADDR": {
                "bit": 0,
                "description": "Port address\n\t\t\tThis field is the port number of the recipient transaction translator.",
                "width": 7
              },
              "HUBADDR": {
                "bit": 7,
                "description": "Hub address\n\t\t\tThis field holds the device address of the transaction translator\u00e2\u0080\u0099s hub.",
                "width": 7
              },
              "XACTPOS": {
                "bit": 14,
                "description": "Transaction position\n\t\t\tThis field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.",
                "width": 2
              },
              "COMPLSPLT": {
                "bit": 16,
                "description": "Do complete split\n\t\t\tThe application sets this bit to request the OTG host to perform a complete split transaction."
              },
              "SPLITEN": {
                "bit": 31,
                "description": "Split enable\n\t\t\tThe application sets this bit to indicate that this channel is enabled to perform split transactions."
              }
            },
            "HCSPLT14": {
              "PRTADDR": {
                "bit": 0,
                "description": "Port address\n\t\t\tThis field is the port number of the recipient transaction translator.",
                "width": 7
              },
              "HUBADDR": {
                "bit": 7,
                "description": "Hub address\n\t\t\tThis field holds the device address of the transaction translator\u00e2\u0080\u0099s hub.",
                "width": 7
              },
              "XACTPOS": {
                "bit": 14,
                "description": "Transaction position\n\t\t\tThis field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.",
                "width": 2
              },
              "COMPLSPLT": {
                "bit": 16,
                "description": "Do complete split\n\t\t\tThe application sets this bit to request the OTG host to perform a complete split transaction."
              },
              "SPLITEN": {
                "bit": 31,
                "description": "Split enable\n\t\t\tThe application sets this bit to indicate that this channel is enabled to perform split transactions."
              }
            },
            "HCSPLT15": {
              "PRTADDR": {
                "bit": 0,
                "description": "Port address\n\t\t\tThis field is the port number of the recipient transaction translator.",
                "width": 7
              },
              "HUBADDR": {
                "bit": 7,
                "description": "Hub address\n\t\t\tThis field holds the device address of the transaction translator\u00e2\u0080\u0099s hub.",
                "width": 7
              },
              "XACTPOS": {
                "bit": 14,
                "description": "Transaction position\n\t\t\tThis field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.",
                "width": 2
              },
              "COMPLSPLT": {
                "bit": 16,
                "description": "Do complete split\n\t\t\tThe application sets this bit to request the OTG host to perform a complete split transaction."
              },
              "SPLITEN": {
                "bit": 31,
                "description": "Split enable\n\t\t\tThe application sets this bit to indicate that this channel is enabled to perform split transactions."
              }
            },
            "HCINT0": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "CHH": {
                "bit": 1,
                "description": "CHH"
              },
              "STALL": {
                "bit": 3,
                "description": "STALL"
              },
              "NAK": {
                "bit": 4,
                "description": "NAK"
              },
              "ACK": {
                "bit": 5,
                "description": "ACK"
              },
              "TXERR": {
                "bit": 7,
                "description": "TXERR"
              },
              "BBERR": {
                "bit": 8,
                "description": "BBERR"
              },
              "FRMOR": {
                "bit": 9,
                "description": "FRMOR"
              },
              "DTERR": {
                "bit": 10,
                "description": "DTERR"
              }
            },
            "HCINTMSK0": {
              "XFRCM": {
                "bit": 0,
                "description": "XFRCM"
              },
              "CHHM": {
                "bit": 1,
                "description": "CHHM"
              },
              "STALLM": {
                "bit": 3,
                "description": "STALLM"
              },
              "NAKM": {
                "bit": 4,
                "description": "NAKM"
              },
              "ACKM": {
                "bit": 5,
                "description": "ACKM"
              },
              "TXERRM": {
                "bit": 7,
                "description": "TXERRM"
              },
              "BBERRM": {
                "bit": 8,
                "description": "BBERRM"
              },
              "FRMORM": {
                "bit": 9,
                "description": "FRMORM"
              },
              "DTERRM": {
                "bit": 10,
                "description": "DTERRM"
              }
            },
            "HCTSIZ0": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "DPID": {
                "bit": 29,
                "description": "DPID",
                "width": 2
              },
              "DOPNG": {
                "bit": 31,
                "description": "DOPNG"
              }
            },
            "HCDMA0": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMA address\n\t\t\tThis field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.",
                "width": 32
              }
            },
            "HCDMA1": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMA address\n\t\t\tThis field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.",
                "width": 32
              }
            },
            "HCDMA2": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMA address\n\t\t\tThis field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.",
                "width": 32
              }
            },
            "HCDMA3": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMA address\n\t\t\tThis field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.",
                "width": 32
              }
            },
            "HCDMA4": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMA address\n\t\t\tThis field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.",
                "width": 32
              }
            },
            "HCDMA5": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMA address\n\t\t\tThis field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.",
                "width": 32
              }
            },
            "HCDMA6": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMA address\n\t\t\tThis field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.",
                "width": 32
              }
            },
            "HCDMA7": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMA address\n\t\t\tThis field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.",
                "width": 32
              }
            },
            "HCDMA8": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMA address\n\t\t\tThis field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.",
                "width": 32
              }
            },
            "HCDMA9": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMA address\n\t\t\tThis field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.",
                "width": 32
              }
            },
            "HCDMA10": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMA address\n\t\t\tThis field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.",
                "width": 32
              }
            },
            "HCDMA11": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMA address\n\t\t\tThis field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.",
                "width": 32
              }
            },
            "HCDMA12": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMA address\n\t\t\tThis field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.",
                "width": 32
              }
            },
            "HCDMA13": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMA address\n\t\t\tThis field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.",
                "width": 32
              }
            },
            "HCDMA14": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMA address\n\t\t\tThis field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.",
                "width": 32
              }
            },
            "HCDMA15": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMA address\n\t\t\tThis field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.",
                "width": 32
              }
            },
            "HCCHAR1": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "EPNUM": {
                "bit": 11,
                "description": "EPNUM",
                "width": 4
              },
              "EPDIR": {
                "bit": 15,
                "description": "EPDIR"
              },
              "LSDEV": {
                "bit": 17,
                "description": "LSDEV"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "MCNT": {
                "bit": 20,
                "description": "MCNT",
                "width": 2
              },
              "DAD": {
                "bit": 22,
                "description": "DAD",
                "width": 7
              },
              "ODDFRM": {
                "bit": 29,
                "description": "ODDFRM"
              },
              "CHDIS": {
                "bit": 30,
                "description": "CHDIS"
              },
              "CHENA": {
                "bit": 31,
                "description": "CHENA"
              }
            },
            "HCINT1_DEVICE": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "CHH": {
                "bit": 1,
                "description": "CHH"
              },
              "STALL": {
                "bit": 3,
                "description": "STALL"
              },
              "NAK": {
                "bit": 4,
                "description": "NAK"
              },
              "ACK": {
                "bit": 5,
                "description": "ACK"
              },
              "TXERR": {
                "bit": 7,
                "description": "TXERR"
              },
              "BBERR": {
                "bit": 8,
                "description": "BBERR"
              },
              "FRMOR": {
                "bit": 9,
                "description": "FRMOR"
              },
              "DTERR": {
                "bit": 10,
                "description": "DTERR"
              }
            },
            "HCINTMSK1": {
              "XFRCM": {
                "bit": 0,
                "description": "XFRCM"
              },
              "CHHM": {
                "bit": 1,
                "description": "CHHM"
              },
              "STALLM": {
                "bit": 3,
                "description": "STALLM"
              },
              "NAKM": {
                "bit": 4,
                "description": "NAKM"
              },
              "ACKM": {
                "bit": 5,
                "description": "ACKM"
              },
              "TXERRM": {
                "bit": 7,
                "description": "TXERRM"
              },
              "BBERRM": {
                "bit": 8,
                "description": "BBERRM"
              },
              "FRMORM": {
                "bit": 9,
                "description": "FRMORM"
              },
              "DTERRM": {
                "bit": 10,
                "description": "DTERRM"
              }
            },
            "HCTSIZ1": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "DPID": {
                "bit": 29,
                "description": "DPID",
                "width": 2
              },
              "DOPNG": {
                "bit": 31,
                "description": "DOPNG"
              }
            },
            "HCCHAR2": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "EPNUM": {
                "bit": 11,
                "description": "EPNUM",
                "width": 4
              },
              "EPDIR": {
                "bit": 15,
                "description": "EPDIR"
              },
              "LSDEV": {
                "bit": 17,
                "description": "LSDEV"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "MCNT": {
                "bit": 20,
                "description": "MCNT",
                "width": 2
              },
              "DAD": {
                "bit": 22,
                "description": "DAD",
                "width": 7
              },
              "ODDFRM": {
                "bit": 29,
                "description": "ODDFRM"
              },
              "CHDIS": {
                "bit": 30,
                "description": "CHDIS"
              },
              "CHENA": {
                "bit": 31,
                "description": "CHENA"
              }
            },
            "HCINT2": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "CHH": {
                "bit": 1,
                "description": "CHH"
              },
              "STALL": {
                "bit": 3,
                "description": "STALL"
              },
              "NAK": {
                "bit": 4,
                "description": "NAK"
              },
              "ACK": {
                "bit": 5,
                "description": "ACK"
              },
              "TXERR": {
                "bit": 7,
                "description": "TXERR"
              },
              "BBERR": {
                "bit": 8,
                "description": "BBERR"
              },
              "FRMOR": {
                "bit": 9,
                "description": "FRMOR"
              },
              "DTERR": {
                "bit": 10,
                "description": "DTERR"
              }
            },
            "HCINTMSK2": {
              "XFRCM": {
                "bit": 0,
                "description": "XFRCM"
              },
              "CHHM": {
                "bit": 1,
                "description": "CHHM"
              },
              "STALLM": {
                "bit": 3,
                "description": "STALLM"
              },
              "NAKM": {
                "bit": 4,
                "description": "NAKM"
              },
              "ACKM": {
                "bit": 5,
                "description": "ACKM"
              },
              "TXERRM": {
                "bit": 7,
                "description": "TXERRM"
              },
              "BBERRM": {
                "bit": 8,
                "description": "BBERRM"
              },
              "FRMORM": {
                "bit": 9,
                "description": "FRMORM"
              },
              "DTERRM": {
                "bit": 10,
                "description": "DTERRM"
              }
            },
            "HCTSIZ2": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "DPID": {
                "bit": 29,
                "description": "DPID",
                "width": 2
              },
              "DOPNG": {
                "bit": 31,
                "description": "DOPNG"
              }
            },
            "HCCHAR3": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "EPNUM": {
                "bit": 11,
                "description": "EPNUM",
                "width": 4
              },
              "EPDIR": {
                "bit": 15,
                "description": "EPDIR"
              },
              "LSDEV": {
                "bit": 17,
                "description": "LSDEV"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "MCNT": {
                "bit": 20,
                "description": "MCNT",
                "width": 2
              },
              "DAD": {
                "bit": 22,
                "description": "DAD",
                "width": 7
              },
              "ODDFRM": {
                "bit": 29,
                "description": "ODDFRM"
              },
              "CHDIS": {
                "bit": 30,
                "description": "CHDIS"
              },
              "CHENA": {
                "bit": 31,
                "description": "CHENA"
              }
            },
            "HCINT3": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "CHH": {
                "bit": 1,
                "description": "CHH"
              },
              "STALL": {
                "bit": 3,
                "description": "STALL"
              },
              "NAK": {
                "bit": 4,
                "description": "NAK"
              },
              "ACK": {
                "bit": 5,
                "description": "ACK"
              },
              "TXERR": {
                "bit": 7,
                "description": "TXERR"
              },
              "BBERR": {
                "bit": 8,
                "description": "BBERR"
              },
              "FRMOR": {
                "bit": 9,
                "description": "FRMOR"
              },
              "DTERR": {
                "bit": 10,
                "description": "DTERR"
              }
            },
            "HCINTMSK3": {
              "XFRCM": {
                "bit": 0,
                "description": "XFRCM"
              },
              "CHHM": {
                "bit": 1,
                "description": "CHHM"
              },
              "STALLM": {
                "bit": 3,
                "description": "STALLM"
              },
              "NAKM": {
                "bit": 4,
                "description": "NAKM"
              },
              "ACKM": {
                "bit": 5,
                "description": "ACKM"
              },
              "TXERRM": {
                "bit": 7,
                "description": "TXERRM"
              },
              "BBERRM": {
                "bit": 8,
                "description": "BBERRM"
              },
              "FRMORM": {
                "bit": 9,
                "description": "FRMORM"
              },
              "DTERRM": {
                "bit": 10,
                "description": "DTERRM"
              }
            },
            "HCTSIZ3": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "DPID": {
                "bit": 29,
                "description": "DPID",
                "width": 2
              },
              "DOPNG": {
                "bit": 31,
                "description": "DOPNG"
              }
            },
            "HCCHAR4": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "EPNUM": {
                "bit": 11,
                "description": "EPNUM",
                "width": 4
              },
              "EPDIR": {
                "bit": 15,
                "description": "EPDIR"
              },
              "LSDEV": {
                "bit": 17,
                "description": "LSDEV"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "MCNT": {
                "bit": 20,
                "description": "MCNT",
                "width": 2
              },
              "DAD": {
                "bit": 22,
                "description": "DAD",
                "width": 7
              },
              "ODDFRM": {
                "bit": 29,
                "description": "ODDFRM"
              },
              "CHDIS": {
                "bit": 30,
                "description": "CHDIS"
              },
              "CHENA": {
                "bit": 31,
                "description": "CHENA"
              }
            },
            "HCINT4": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "CHH": {
                "bit": 1,
                "description": "CHH"
              },
              "STALL": {
                "bit": 3,
                "description": "STALL"
              },
              "NAK": {
                "bit": 4,
                "description": "NAK"
              },
              "ACK": {
                "bit": 5,
                "description": "ACK"
              },
              "TXERR": {
                "bit": 7,
                "description": "TXERR"
              },
              "BBERR": {
                "bit": 8,
                "description": "BBERR"
              },
              "FRMOR": {
                "bit": 9,
                "description": "FRMOR"
              },
              "DTERR": {
                "bit": 10,
                "description": "DTERR"
              }
            },
            "HCINTMSK4": {
              "XFRCM": {
                "bit": 0,
                "description": "XFRCM"
              },
              "CHHM": {
                "bit": 1,
                "description": "CHHM"
              },
              "STALLM": {
                "bit": 3,
                "description": "STALLM"
              },
              "NAKM": {
                "bit": 4,
                "description": "NAKM"
              },
              "ACKM": {
                "bit": 5,
                "description": "ACKM"
              },
              "TXERRM": {
                "bit": 7,
                "description": "TXERRM"
              },
              "BBERRM": {
                "bit": 8,
                "description": "BBERRM"
              },
              "FRMORM": {
                "bit": 9,
                "description": "FRMORM"
              },
              "DTERRM": {
                "bit": 10,
                "description": "DTERRM"
              }
            },
            "HCTSIZ4": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "DPID": {
                "bit": 29,
                "description": "DPID",
                "width": 2
              },
              "DOPNG": {
                "bit": 31,
                "description": "DOPNG"
              }
            },
            "HCCHAR5": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "EPNUM": {
                "bit": 11,
                "description": "EPNUM",
                "width": 4
              },
              "EPDIR": {
                "bit": 15,
                "description": "EPDIR"
              },
              "LSDEV": {
                "bit": 17,
                "description": "LSDEV"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "MCNT": {
                "bit": 20,
                "description": "MCNT",
                "width": 2
              },
              "DAD": {
                "bit": 22,
                "description": "DAD",
                "width": 7
              },
              "ODDFRM": {
                "bit": 29,
                "description": "ODDFRM"
              },
              "CHDIS": {
                "bit": 30,
                "description": "CHDIS"
              },
              "CHENA": {
                "bit": 31,
                "description": "CHENA"
              }
            },
            "HCINT5": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "CHH": {
                "bit": 1,
                "description": "CHH"
              },
              "STALL": {
                "bit": 3,
                "description": "STALL"
              },
              "NAK": {
                "bit": 4,
                "description": "NAK"
              },
              "ACK": {
                "bit": 5,
                "description": "ACK"
              },
              "TXERR": {
                "bit": 7,
                "description": "TXERR"
              },
              "BBERR": {
                "bit": 8,
                "description": "BBERR"
              },
              "FRMOR": {
                "bit": 9,
                "description": "FRMOR"
              },
              "DTERR": {
                "bit": 10,
                "description": "DTERR"
              }
            },
            "HCINTMSK5": {
              "XFRCM": {
                "bit": 0,
                "description": "XFRCM"
              },
              "CHHM": {
                "bit": 1,
                "description": "CHHM"
              },
              "STALLM": {
                "bit": 3,
                "description": "STALLM"
              },
              "NAKM": {
                "bit": 4,
                "description": "NAKM"
              },
              "ACKM": {
                "bit": 5,
                "description": "ACKM"
              },
              "TXERRM": {
                "bit": 7,
                "description": "TXERRM"
              },
              "BBERRM": {
                "bit": 8,
                "description": "BBERRM"
              },
              "FRMORM": {
                "bit": 9,
                "description": "FRMORM"
              },
              "DTERRM": {
                "bit": 10,
                "description": "DTERRM"
              }
            },
            "HCTSIZ5": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "DPID": {
                "bit": 29,
                "description": "DPID",
                "width": 2
              },
              "DOPNG": {
                "bit": 31,
                "description": "DOPNG"
              }
            },
            "HCCHAR6": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "EPNUM": {
                "bit": 11,
                "description": "EPNUM",
                "width": 4
              },
              "EPDIR": {
                "bit": 15,
                "description": "EPDIR"
              },
              "LSDEV": {
                "bit": 17,
                "description": "LSDEV"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "MCNT": {
                "bit": 20,
                "description": "MCNT",
                "width": 2
              },
              "DAD": {
                "bit": 22,
                "description": "DAD",
                "width": 7
              },
              "ODDFRM": {
                "bit": 29,
                "description": "ODDFRM"
              },
              "CHDIS": {
                "bit": 30,
                "description": "CHDIS"
              },
              "CHENA": {
                "bit": 31,
                "description": "CHENA"
              }
            },
            "HCINT6": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "CHH": {
                "bit": 1,
                "description": "CHH"
              },
              "STALL": {
                "bit": 3,
                "description": "STALL"
              },
              "NAK": {
                "bit": 4,
                "description": "NAK"
              },
              "ACK": {
                "bit": 5,
                "description": "ACK"
              },
              "TXERR": {
                "bit": 7,
                "description": "TXERR"
              },
              "BBERR": {
                "bit": 8,
                "description": "BBERR"
              },
              "FRMOR": {
                "bit": 9,
                "description": "FRMOR"
              },
              "DTERR": {
                "bit": 10,
                "description": "DTERR"
              }
            },
            "HCINTMSK6": {
              "XFRCM": {
                "bit": 0,
                "description": "XFRCM"
              },
              "CHHM": {
                "bit": 1,
                "description": "CHHM"
              },
              "STALLM": {
                "bit": 3,
                "description": "STALLM"
              },
              "NAKM": {
                "bit": 4,
                "description": "NAKM"
              },
              "ACKM": {
                "bit": 5,
                "description": "ACKM"
              },
              "TXERRM": {
                "bit": 7,
                "description": "TXERRM"
              },
              "BBERRM": {
                "bit": 8,
                "description": "BBERRM"
              },
              "FRMORM": {
                "bit": 9,
                "description": "FRMORM"
              },
              "DTERRM": {
                "bit": 10,
                "description": "DTERRM"
              }
            },
            "HCTSIZ6": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "DPID": {
                "bit": 29,
                "description": "DPID",
                "width": 2
              },
              "DOPNG": {
                "bit": 31,
                "description": "DOPNG"
              }
            },
            "HCCHAR7": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "EPNUM": {
                "bit": 11,
                "description": "EPNUM",
                "width": 4
              },
              "EPDIR": {
                "bit": 15,
                "description": "EPDIR"
              },
              "LSDEV": {
                "bit": 17,
                "description": "LSDEV"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "MCNT": {
                "bit": 20,
                "description": "MCNT",
                "width": 2
              },
              "DAD": {
                "bit": 22,
                "description": "DAD",
                "width": 7
              },
              "ODDFRM": {
                "bit": 29,
                "description": "ODDFRM"
              },
              "CHDIS": {
                "bit": 30,
                "description": "CHDIS"
              },
              "CHENA": {
                "bit": 31,
                "description": "CHENA"
              }
            },
            "HCINT7": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "CHH": {
                "bit": 1,
                "description": "CHH"
              },
              "STALL": {
                "bit": 3,
                "description": "STALL"
              },
              "NAK": {
                "bit": 4,
                "description": "NAK"
              },
              "ACK": {
                "bit": 5,
                "description": "ACK"
              },
              "TXERR": {
                "bit": 7,
                "description": "TXERR"
              },
              "BBERR": {
                "bit": 8,
                "description": "BBERR"
              },
              "FRMOR": {
                "bit": 9,
                "description": "FRMOR"
              },
              "DTERR": {
                "bit": 10,
                "description": "DTERR"
              }
            },
            "HCINTMSK7": {
              "XFRCM": {
                "bit": 0,
                "description": "XFRCM"
              },
              "CHHM": {
                "bit": 1,
                "description": "CHHM"
              },
              "STALLM": {
                "bit": 3,
                "description": "STALLM"
              },
              "NAKM": {
                "bit": 4,
                "description": "NAKM"
              },
              "ACKM": {
                "bit": 5,
                "description": "ACKM"
              },
              "TXERRM": {
                "bit": 7,
                "description": "TXERRM"
              },
              "BBERRM": {
                "bit": 8,
                "description": "BBERRM"
              },
              "FRMORM": {
                "bit": 9,
                "description": "FRMORM"
              },
              "DTERRM": {
                "bit": 10,
                "description": "DTERRM"
              }
            },
            "HCTSIZ7": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "DPID": {
                "bit": 29,
                "description": "DPID",
                "width": 2
              },
              "DOPNG": {
                "bit": 31,
                "description": "DOPNG"
              }
            },
            "HCCHAR8": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "EPNUM": {
                "bit": 11,
                "description": "EPNUM",
                "width": 4
              },
              "EPDIR": {
                "bit": 15,
                "description": "EPDIR"
              },
              "LSDEV": {
                "bit": 17,
                "description": "LSDEV"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "MCNT": {
                "bit": 20,
                "description": "MCNT",
                "width": 2
              },
              "DAD": {
                "bit": 22,
                "description": "DAD",
                "width": 7
              },
              "ODDFRM": {
                "bit": 29,
                "description": "ODDFRM"
              },
              "CHDIS": {
                "bit": 30,
                "description": "CHDIS"
              },
              "CHENA": {
                "bit": 31,
                "description": "CHENA"
              }
            },
            "HCINT8": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "CHH": {
                "bit": 1,
                "description": "CHH"
              },
              "STALL": {
                "bit": 3,
                "description": "STALL"
              },
              "NAK": {
                "bit": 4,
                "description": "NAK"
              },
              "ACK": {
                "bit": 5,
                "description": "ACK"
              },
              "TXERR": {
                "bit": 7,
                "description": "TXERR"
              },
              "BBERR": {
                "bit": 8,
                "description": "BBERR"
              },
              "FRMOR": {
                "bit": 9,
                "description": "FRMOR"
              },
              "DTERR": {
                "bit": 10,
                "description": "DTERR"
              }
            },
            "HCINTMSK8": {
              "XFRCM": {
                "bit": 0,
                "description": "XFRCM"
              },
              "CHHM": {
                "bit": 1,
                "description": "CHHM"
              },
              "STALLM": {
                "bit": 3,
                "description": "STALLM"
              },
              "NAKM": {
                "bit": 4,
                "description": "NAKM"
              },
              "ACKM": {
                "bit": 5,
                "description": "ACKM"
              },
              "TXERRM": {
                "bit": 7,
                "description": "TXERRM"
              },
              "BBERRM": {
                "bit": 8,
                "description": "BBERRM"
              },
              "FRMORM": {
                "bit": 9,
                "description": "FRMORM"
              },
              "DTERRM": {
                "bit": 10,
                "description": "DTERRM"
              }
            },
            "HCTSIZ8": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "DPID": {
                "bit": 29,
                "description": "DPID",
                "width": 2
              },
              "DOPNG": {
                "bit": 31,
                "description": "DOPNG"
              }
            },
            "HCCHAR9": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "EPNUM": {
                "bit": 11,
                "description": "EPNUM",
                "width": 4
              },
              "EPDIR": {
                "bit": 15,
                "description": "EPDIR"
              },
              "LSDEV": {
                "bit": 17,
                "description": "LSDEV"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "MCNT": {
                "bit": 20,
                "description": "MCNT",
                "width": 2
              },
              "DAD": {
                "bit": 22,
                "description": "DAD",
                "width": 7
              },
              "ODDFRM": {
                "bit": 29,
                "description": "ODDFRM"
              },
              "CHDIS": {
                "bit": 30,
                "description": "CHDIS"
              },
              "CHENA": {
                "bit": 31,
                "description": "CHENA"
              }
            },
            "HCINT9": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "CHH": {
                "bit": 1,
                "description": "CHH"
              },
              "STALL": {
                "bit": 3,
                "description": "STALL"
              },
              "NAK": {
                "bit": 4,
                "description": "NAK"
              },
              "ACK": {
                "bit": 5,
                "description": "ACK"
              },
              "TXERR": {
                "bit": 7,
                "description": "TXERR"
              },
              "BBERR": {
                "bit": 8,
                "description": "BBERR"
              },
              "FRMOR": {
                "bit": 9,
                "description": "FRMOR"
              },
              "DTERR": {
                "bit": 10,
                "description": "DTERR"
              }
            },
            "HCINTMSK9": {
              "XFRCM": {
                "bit": 0,
                "description": "XFRCM"
              },
              "CHHM": {
                "bit": 1,
                "description": "CHHM"
              },
              "STALLM": {
                "bit": 3,
                "description": "STALLM"
              },
              "NAKM": {
                "bit": 4,
                "description": "NAKM"
              },
              "ACKM": {
                "bit": 5,
                "description": "ACKM"
              },
              "TXERRM": {
                "bit": 7,
                "description": "TXERRM"
              },
              "BBERRM": {
                "bit": 8,
                "description": "BBERRM"
              },
              "FRMORM": {
                "bit": 9,
                "description": "FRMORM"
              },
              "DTERRM": {
                "bit": 10,
                "description": "DTERRM"
              }
            },
            "HCTSIZ9": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "DPID": {
                "bit": 29,
                "description": "DPID",
                "width": 2
              },
              "DOPNG": {
                "bit": 31,
                "description": "DOPNG"
              }
            },
            "HCCHAR10": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "EPNUM": {
                "bit": 11,
                "description": "EPNUM",
                "width": 4
              },
              "EPDIR": {
                "bit": 15,
                "description": "EPDIR"
              },
              "LSDEV": {
                "bit": 17,
                "description": "LSDEV"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "MCNT": {
                "bit": 20,
                "description": "MCNT",
                "width": 2
              },
              "DAD": {
                "bit": 22,
                "description": "DAD",
                "width": 7
              },
              "ODDFRM": {
                "bit": 29,
                "description": "ODDFRM"
              },
              "CHDIS": {
                "bit": 30,
                "description": "CHDIS"
              },
              "CHENA": {
                "bit": 31,
                "description": "CHENA"
              }
            },
            "HCINT10": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "CHH": {
                "bit": 1,
                "description": "CHH"
              },
              "STALL": {
                "bit": 3,
                "description": "STALL"
              },
              "NAK": {
                "bit": 4,
                "description": "NAK"
              },
              "ACK": {
                "bit": 5,
                "description": "ACK"
              },
              "TXERR": {
                "bit": 7,
                "description": "TXERR"
              },
              "BBERR": {
                "bit": 8,
                "description": "BBERR"
              },
              "FRMOR": {
                "bit": 9,
                "description": "FRMOR"
              },
              "DTERR": {
                "bit": 10,
                "description": "DTERR"
              }
            },
            "HCINTMSK10": {
              "XFRCM": {
                "bit": 0,
                "description": "XFRCM"
              },
              "CHHM": {
                "bit": 1,
                "description": "CHHM"
              },
              "STALLM": {
                "bit": 3,
                "description": "STALLM"
              },
              "NAKM": {
                "bit": 4,
                "description": "NAKM"
              },
              "ACKM": {
                "bit": 5,
                "description": "ACKM"
              },
              "TXERRM": {
                "bit": 7,
                "description": "TXERRM"
              },
              "BBERRM": {
                "bit": 8,
                "description": "BBERRM"
              },
              "FRMORM": {
                "bit": 9,
                "description": "FRMORM"
              },
              "DTERRM": {
                "bit": 10,
                "description": "DTERRM"
              }
            },
            "HCTSIZ10": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "DPID": {
                "bit": 29,
                "description": "DPID",
                "width": 2
              },
              "DOPNG": {
                "bit": 31,
                "description": "DOPNG"
              }
            },
            "HCCHAR11": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "EPNUM": {
                "bit": 11,
                "description": "EPNUM",
                "width": 4
              },
              "EPDIR": {
                "bit": 15,
                "description": "EPDIR"
              },
              "LSDEV": {
                "bit": 17,
                "description": "LSDEV"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "MCNT": {
                "bit": 20,
                "description": "MCNT",
                "width": 2
              },
              "DAD": {
                "bit": 22,
                "description": "DAD",
                "width": 7
              },
              "ODDFRM": {
                "bit": 29,
                "description": "ODDFRM"
              },
              "CHDIS": {
                "bit": 30,
                "description": "CHDIS"
              },
              "CHENA": {
                "bit": 31,
                "description": "CHENA"
              }
            },
            "HCCHAR12": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "EPNUM": {
                "bit": 11,
                "description": "EPNUM",
                "width": 4
              },
              "EPDIR": {
                "bit": 15,
                "description": "EPDIR"
              },
              "LSDEV": {
                "bit": 17,
                "description": "LSDEV"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "MCNT": {
                "bit": 20,
                "description": "MCNT",
                "width": 2
              },
              "DAD": {
                "bit": 22,
                "description": "DAD",
                "width": 7
              },
              "ODDFRM": {
                "bit": 29,
                "description": "ODDFRM"
              },
              "CHDIS": {
                "bit": 30,
                "description": "CHDIS"
              },
              "CHENA": {
                "bit": 31,
                "description": "CHENA"
              }
            },
            "HCCHAR13": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "EPNUM": {
                "bit": 11,
                "description": "EPNUM",
                "width": 4
              },
              "EPDIR": {
                "bit": 15,
                "description": "EPDIR"
              },
              "LSDEV": {
                "bit": 17,
                "description": "LSDEV"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "MCNT": {
                "bit": 20,
                "description": "MCNT",
                "width": 2
              },
              "DAD": {
                "bit": 22,
                "description": "DAD",
                "width": 7
              },
              "ODDFRM": {
                "bit": 29,
                "description": "ODDFRM"
              },
              "CHDIS": {
                "bit": 30,
                "description": "CHDIS"
              },
              "CHENA": {
                "bit": 31,
                "description": "CHENA"
              }
            },
            "HCCHAR14": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "EPNUM": {
                "bit": 11,
                "description": "EPNUM",
                "width": 4
              },
              "EPDIR": {
                "bit": 15,
                "description": "EPDIR"
              },
              "LSDEV": {
                "bit": 17,
                "description": "LSDEV"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "MCNT": {
                "bit": 20,
                "description": "MCNT",
                "width": 2
              },
              "DAD": {
                "bit": 22,
                "description": "DAD",
                "width": 7
              },
              "ODDFRM": {
                "bit": 29,
                "description": "ODDFRM"
              },
              "CHDIS": {
                "bit": 30,
                "description": "CHDIS"
              },
              "CHENA": {
                "bit": 31,
                "description": "CHENA"
              }
            },
            "HCCHAR15": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "EPNUM": {
                "bit": 11,
                "description": "EPNUM",
                "width": 4
              },
              "EPDIR": {
                "bit": 15,
                "description": "EPDIR"
              },
              "LSDEV": {
                "bit": 17,
                "description": "LSDEV"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "MCNT": {
                "bit": 20,
                "description": "MCNT",
                "width": 2
              },
              "DAD": {
                "bit": 22,
                "description": "DAD",
                "width": 7
              },
              "ODDFRM": {
                "bit": 29,
                "description": "ODDFRM"
              },
              "CHDIS": {
                "bit": 30,
                "description": "CHDIS"
              },
              "CHENA": {
                "bit": 31,
                "description": "CHENA"
              }
            },
            "HCINT11": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "CHH": {
                "bit": 1,
                "description": "CHH"
              },
              "STALL": {
                "bit": 3,
                "description": "STALL"
              },
              "NAK": {
                "bit": 4,
                "description": "NAK"
              },
              "ACK": {
                "bit": 5,
                "description": "ACK"
              },
              "TXERR": {
                "bit": 7,
                "description": "TXERR"
              },
              "BBERR": {
                "bit": 8,
                "description": "BBERR"
              },
              "FRMOR": {
                "bit": 9,
                "description": "FRMOR"
              },
              "DTERR": {
                "bit": 10,
                "description": "DTERR"
              }
            },
            "HCINT12": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "CHH": {
                "bit": 1,
                "description": "CHH"
              },
              "STALL": {
                "bit": 3,
                "description": "STALL"
              },
              "NAK": {
                "bit": 4,
                "description": "NAK"
              },
              "ACK": {
                "bit": 5,
                "description": "ACK"
              },
              "TXERR": {
                "bit": 7,
                "description": "TXERR"
              },
              "BBERR": {
                "bit": 8,
                "description": "BBERR"
              },
              "FRMOR": {
                "bit": 9,
                "description": "FRMOR"
              },
              "DTERR": {
                "bit": 10,
                "description": "DTERR"
              }
            },
            "HCINT13": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "CHH": {
                "bit": 1,
                "description": "CHH"
              },
              "STALL": {
                "bit": 3,
                "description": "STALL"
              },
              "NAK": {
                "bit": 4,
                "description": "NAK"
              },
              "ACK": {
                "bit": 5,
                "description": "ACK"
              },
              "TXERR": {
                "bit": 7,
                "description": "TXERR"
              },
              "BBERR": {
                "bit": 8,
                "description": "BBERR"
              },
              "FRMOR": {
                "bit": 9,
                "description": "FRMOR"
              },
              "DTERR": {
                "bit": 10,
                "description": "DTERR"
              }
            },
            "HCINT14": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "CHH": {
                "bit": 1,
                "description": "CHH"
              },
              "STALL": {
                "bit": 3,
                "description": "STALL"
              },
              "NAK": {
                "bit": 4,
                "description": "NAK"
              },
              "ACK": {
                "bit": 5,
                "description": "ACK"
              },
              "TXERR": {
                "bit": 7,
                "description": "TXERR"
              },
              "BBERR": {
                "bit": 8,
                "description": "BBERR"
              },
              "FRMOR": {
                "bit": 9,
                "description": "FRMOR"
              },
              "DTERR": {
                "bit": 10,
                "description": "DTERR"
              }
            },
            "HCINT15": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "CHH": {
                "bit": 1,
                "description": "CHH"
              },
              "STALL": {
                "bit": 3,
                "description": "STALL"
              },
              "NAK": {
                "bit": 4,
                "description": "NAK"
              },
              "ACK": {
                "bit": 5,
                "description": "ACK"
              },
              "TXERR": {
                "bit": 7,
                "description": "TXERR"
              },
              "BBERR": {
                "bit": 8,
                "description": "BBERR"
              },
              "FRMOR": {
                "bit": 9,
                "description": "FRMOR"
              },
              "DTERR": {
                "bit": 10,
                "description": "DTERR"
              }
            },
            "HCINTMSK11": {
              "XFRCM": {
                "bit": 0,
                "description": "XFRCM"
              },
              "CHHM": {
                "bit": 1,
                "description": "CHHM"
              },
              "STALLM": {
                "bit": 3,
                "description": "STALLM"
              },
              "NAKM": {
                "bit": 4,
                "description": "NAKM"
              },
              "ACKM": {
                "bit": 5,
                "description": "ACKM"
              },
              "TXERRM": {
                "bit": 7,
                "description": "TXERRM"
              },
              "BBERRM": {
                "bit": 8,
                "description": "BBERRM"
              },
              "FRMORM": {
                "bit": 9,
                "description": "FRMORM"
              },
              "DTERRM": {
                "bit": 10,
                "description": "DTERRM"
              }
            },
            "HCINTMSK12": {
              "XFRCM": {
                "bit": 0,
                "description": "XFRCM"
              },
              "CHHM": {
                "bit": 1,
                "description": "CHHM"
              },
              "STALLM": {
                "bit": 3,
                "description": "STALLM"
              },
              "NAKM": {
                "bit": 4,
                "description": "NAKM"
              },
              "ACKM": {
                "bit": 5,
                "description": "ACKM"
              },
              "TXERRM": {
                "bit": 7,
                "description": "TXERRM"
              },
              "BBERRM": {
                "bit": 8,
                "description": "BBERRM"
              },
              "FRMORM": {
                "bit": 9,
                "description": "FRMORM"
              },
              "DTERRM": {
                "bit": 10,
                "description": "DTERRM"
              }
            },
            "HCINTMSK13": {
              "XFRCM": {
                "bit": 0,
                "description": "XFRCM"
              },
              "CHHM": {
                "bit": 1,
                "description": "CHHM"
              },
              "STALLM": {
                "bit": 3,
                "description": "STALLM"
              },
              "NAKM": {
                "bit": 4,
                "description": "NAKM"
              },
              "ACKM": {
                "bit": 5,
                "description": "ACKM"
              },
              "TXERRM": {
                "bit": 7,
                "description": "TXERRM"
              },
              "BBERRM": {
                "bit": 8,
                "description": "BBERRM"
              },
              "FRMORM": {
                "bit": 9,
                "description": "FRMORM"
              },
              "DTERRM": {
                "bit": 10,
                "description": "DTERRM"
              }
            },
            "HCINTMSK14": {
              "XFRCM": {
                "bit": 0,
                "description": "XFRCM"
              },
              "CHHM": {
                "bit": 1,
                "description": "CHHM"
              },
              "STALLM": {
                "bit": 3,
                "description": "STALLM"
              },
              "NAKM": {
                "bit": 4,
                "description": "NAKM"
              },
              "ACKM": {
                "bit": 5,
                "description": "ACKM"
              },
              "TXERRM": {
                "bit": 7,
                "description": "TXERRM"
              },
              "BBERRM": {
                "bit": 8,
                "description": "BBERRM"
              },
              "FRMORM": {
                "bit": 9,
                "description": "FRMORM"
              },
              "DTERRM": {
                "bit": 10,
                "description": "DTERRM"
              }
            },
            "HCINTMSK15": {
              "XFRCM": {
                "bit": 0,
                "description": "XFRCM"
              },
              "CHHM": {
                "bit": 1,
                "description": "CHHM"
              },
              "STALLM": {
                "bit": 3,
                "description": "STALLM"
              },
              "NAKM": {
                "bit": 4,
                "description": "NAKM"
              },
              "ACKM": {
                "bit": 5,
                "description": "ACKM"
              },
              "TXERRM": {
                "bit": 7,
                "description": "TXERRM"
              },
              "BBERRM": {
                "bit": 8,
                "description": "BBERRM"
              },
              "FRMORM": {
                "bit": 9,
                "description": "FRMORM"
              },
              "DTERRM": {
                "bit": 10,
                "description": "DTERRM"
              }
            },
            "HCTSIZ11": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "DPID": {
                "bit": 29,
                "description": "DPID",
                "width": 2
              },
              "DOPNG": {
                "bit": 31,
                "description": "DOPNG"
              }
            },
            "HCTSIZ12": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "DPID": {
                "bit": 29,
                "description": "DPID",
                "width": 2
              },
              "DOPNG": {
                "bit": 31,
                "description": "DOPNG"
              }
            },
            "HCTSIZ13": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "DPID": {
                "bit": 29,
                "description": "DPID",
                "width": 2
              },
              "DOPNG": {
                "bit": 31,
                "description": "DOPNG"
              }
            },
            "HCTSIZ14": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "DPID": {
                "bit": 29,
                "description": "DPID",
                "width": 2
              },
              "DOPNG": {
                "bit": 31,
                "description": "DOPNG"
              }
            },
            "HCTSIZ15": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "DPID": {
                "bit": 29,
                "description": "DPID",
                "width": 2
              },
              "DOPNG": {
                "bit": 31,
                "description": "DOPNG"
              }
            },
            "DCFG": {
              "DSPD": {
                "bit": 0,
                "description": "DSPD",
                "width": 2
              },
              "NZLSOHSK": {
                "bit": 2,
                "description": "NZLSOHSK"
              },
              "DAD": {
                "bit": 4,
                "description": "DAD",
                "width": 7
              },
              "PFIVL": {
                "bit": 11,
                "description": "PFIVL",
                "width": 2
              },
              "ERRATIM": {
                "bit": 15,
                "description": "ERRATIM"
              }
            },
            "DCTL": {
              "RWUSIG": {
                "bit": 0,
                "description": "RWUSIG"
              },
              "SDIS": {
                "bit": 1,
                "description": "SDIS"
              },
              "GINSTS": {
                "bit": 2,
                "description": "GINSTS"
              },
              "GONSTS": {
                "bit": 3,
                "description": "GONSTS"
              },
              "TCTL": {
                "bit": 4,
                "description": "TCTL",
                "width": 3
              },
              "SGINAK": {
                "bit": 7,
                "description": "SGINAK"
              },
              "CGINAK": {
                "bit": 8,
                "description": "CGINAK"
              },
              "SGONAK": {
                "bit": 9,
                "description": "SGONAK"
              },
              "CGONAK": {
                "bit": 10,
                "description": "CGONAK"
              },
              "POPRGDNE": {
                "bit": 11,
                "description": "POPRGDNE"
              },
              "DSBESLRJCT": {
                "bit": 18,
                "description": "DSBESLRJCT"
              }
            },
            "DSTS": {
              "SUSPSTS": {
                "bit": 0,
                "description": "SUSPSTS"
              },
              "ENUMSPD": {
                "bit": 1,
                "description": "ENUMSPD",
                "width": 2
              },
              "EERR": {
                "bit": 3,
                "description": "EERR"
              },
              "FNSOF": {
                "bit": 8,
                "description": "FNSOF",
                "width": 14
              },
              "DEVLNSTS": {
                "bit": 22,
                "description": "DEVLNSTS",
                "width": 2
              }
            },
            "DIEPMSK": {
              "XFRCM": {
                "bit": 0,
                "description": "XFRCM"
              },
              "EPDM": {
                "bit": 1,
                "description": "EPDM"
              },
              "AHBERRM": {
                "bit": 2,
                "description": "AHBERRM"
              },
              "TOM": {
                "bit": 3,
                "description": "TOM"
              },
              "ITTXFEMSK": {
                "bit": 4,
                "description": "ITTXFEMSK"
              },
              "INEPNMM": {
                "bit": 5,
                "description": "INEPNMM"
              },
              "INEPNEM": {
                "bit": 6,
                "description": "INEPNEM"
              },
              "TXFURM": {
                "bit": 8,
                "description": "TXFURM"
              },
              "NAKM": {
                "bit": 13,
                "description": "NAKM"
              }
            },
            "DOEPMSK": {
              "XFRCM": {
                "bit": 0,
                "description": "XFRCM"
              },
              "EPDM": {
                "bit": 1,
                "description": "EPDM"
              },
              "AHBERRM": {
                "bit": 2,
                "description": "AHBERRM"
              },
              "STUPM": {
                "bit": 3,
                "description": "STUPM"
              },
              "OTEPDM": {
                "bit": 4,
                "description": "OTEPDM"
              },
              "STSPHSRXM": {
                "bit": 5,
                "description": "STSPHSRXM"
              },
              "B2BSTUPM": {
                "bit": 6,
                "description": "B2BSTUPM"
              },
              "OUTPKTERRM": {
                "bit": 8,
                "description": "OUTPKTERRM"
              },
              "BERRM": {
                "bit": 12,
                "description": "BERRM"
              },
              "NAKMSK": {
                "bit": 13,
                "description": "NAKMSK"
              },
              "NYETMSK": {
                "bit": 14,
                "description": "NYETMSK"
              }
            },
            "DAINT": {
              "IEPINT": {
                "bit": 0,
                "description": "IEPINT",
                "width": 16
              },
              "OEPINT": {
                "bit": 16,
                "description": "OEPINT",
                "width": 16
              }
            },
            "DAINTMSK": {
              "IEPM": {
                "bit": 0,
                "description": "IEPM",
                "width": 16
              },
              "OEPM": {
                "bit": 16,
                "description": "OEPM",
                "width": 16
              }
            },
            "DVBUSDIS": {
              "VBUSDT": {
                "bit": 0,
                "description": "VBUSDT",
                "width": 16
              }
            },
            "DVBUSPULSE": {
              "DVBUSP": {
                "bit": 0,
                "description": "DVBUSP",
                "width": 16
              }
            },
            "DTHRCTL": {
              "NONISOTHREN": {
                "bit": 0,
                "description": "Nonisochronous IN endpoints threshold enable\n\t\t\tWhen this bit is set, the core enables thresholding for nonisochronous IN endpoints."
              },
              "ISOTHREN": {
                "bit": 1,
                "description": "ISO IN endpoint threshold enable\n\t\t\tWhen this bit is set, the core enables thresholding for isochronous IN endpoints."
              },
              "TXTHRLEN": {
                "bit": 2,
                "description": "Transmit threshold length\n\t\t\tThis field specifies the transmit thresholding size in 32-bit words. This field specifies the amount of data in bytes to be in the corresponding endpoint transmit FIFO, before the core can start transmitting on the USB. The threshold length has to be at least eight 32-bit words. This field controls both isochronous and nonisochronous IN endpoint thresholds. The recommended value for TXTHRLEN is to be the same as the programmed AHB burst length (HBSTLEN bit in OTG_GAHBCFG).",
                "width": 9
              },
              "RXTHREN": {
                "bit": 16,
                "description": "Receive threshold enable\n\t\t\tWhen this bit is set, the core enables thresholding in the receive direction."
              },
              "RXTHRLEN": {
                "bit": 17,
                "description": "Receive threshold length\n\t\t\tThis field specifies the receive thresholding size in 32-bit words. This field also specifies the amount of data received on the USB before the core can start transmitting on the AHB. The threshold length has to be at least eight 32-bit words. The recommended value for RXTHRLEN is to be the same as the programmed AHB burst length (HBSTLEN bit in OTG_GAHBCFG).",
                "width": 9
              },
              "ARPEN": {
                "bit": 27,
                "description": "Arbiter parking enable\n\t\t\tThis bit controls internal DMA arbiter parking for IN endpoints. When thresholding is enabled and this bit is set to one, then the arbiter parks on the IN endpoint for which there is a token received on the USB. This is done to avoid getting into underrun conditions. By default parking is enabled."
              }
            },
            "DIEPEMPMSK": {
              "INEPTXFEM": {
                "bit": 0,
                "description": "INEPTXFEM",
                "width": 16
              }
            },
            "HS_DOEPEACHMSK1": {
              "XFRCM": {
                "bit": 0,
                "description": "XFRCM"
              },
              "EPDM": {
                "bit": 1,
                "description": "EPDM"
              },
              "AHBERRM": {
                "bit": 2,
                "description": "AHBERRM"
              },
              "STUPM": {
                "bit": 3,
                "description": "STUPM"
              },
              "OTEPDM": {
                "bit": 4,
                "description": "OTEPDM"
              },
              "B2BSTUPM": {
                "bit": 6,
                "description": "B2BSTUPM"
              },
              "OUTPKTERRM": {
                "bit": 8,
                "description": "OUTPKTERRM"
              },
              "BNAM": {
                "bit": 9,
                "description": "BNAM"
              },
              "BERRM": {
                "bit": 12,
                "description": "BERRM"
              },
              "NAKMSK": {
                "bit": 13,
                "description": "NAKMSK"
              },
              "NYETMSK": {
                "bit": 14,
                "description": "NYETMSK"
              }
            },
            "DIEPCTL0": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 2
              },
              "USBAEP": {
                "bit": 15,
                "description": "USBAEP"
              },
              "NAKSTS": {
                "bit": 17,
                "description": "NAKSTS"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "STALL": {
                "bit": 21,
                "description": "STALL"
              },
              "TXFNUM": {
                "bit": 22,
                "description": "TXFNUM",
                "width": 4
              },
              "CNAK": {
                "bit": 26,
                "description": "CNAK"
              },
              "SNAK": {
                "bit": 27,
                "description": "SNAK"
              },
              "EPDIS": {
                "bit": 30,
                "description": "EPDIS"
              },
              "EPENA": {
                "bit": 31,
                "description": "EPENA"
              }
            },
            "DIEPINT0": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "EPDISD": {
                "bit": 1,
                "description": "EPDISD"
              },
              "TOC": {
                "bit": 3,
                "description": "TOC"
              },
              "ITTXFE": {
                "bit": 4,
                "description": "ITTXFE"
              },
              "INEPNM": {
                "bit": 5,
                "description": "INEPNM"
              },
              "INEPNE": {
                "bit": 6,
                "description": "INEPNE"
              },
              "TXFE": {
                "bit": 7,
                "description": "TXFE"
              },
              "PKTDRPSTS": {
                "bit": 11,
                "description": "PKTDRPSTS"
              },
              "NAK": {
                "bit": 13,
                "description": "NAK"
              }
            },
            "DIEPTSIZ0": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 7
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 2
              }
            },
            "DTXFSTS0": {
              "INEPTFSAV": {
                "bit": 0,
                "description": "INEPTFSAV",
                "width": 16
              }
            },
            "DIEPCTL1": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "USBAEP": {
                "bit": 15,
                "description": "USBAEP"
              },
              "EONUM_DPIP": {
                "bit": 16,
                "description": "EONUM_DPIP"
              },
              "NAKSTS": {
                "bit": 17,
                "description": "NAKSTS"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "STALL": {
                "bit": 21,
                "description": "STALL"
              },
              "TXFNUM": {
                "bit": 22,
                "description": "TXFNUM",
                "width": 4
              },
              "CNAK": {
                "bit": 26,
                "description": "CNAK"
              },
              "SNAK": {
                "bit": 27,
                "description": "SNAK"
              },
              "SD0PID_SEVNFRM": {
                "bit": 28,
                "description": "SD0PID_SEVNFRM"
              },
              "SODDFRM": {
                "bit": 29,
                "description": "SODDFRM"
              },
              "EPDIS": {
                "bit": 30,
                "description": "EPDIS"
              },
              "EPENA": {
                "bit": 31,
                "description": "EPENA"
              }
            },
            "DIEPINT1": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "EPDISD": {
                "bit": 1,
                "description": "EPDISD"
              },
              "TOC": {
                "bit": 3,
                "description": "TOC"
              },
              "ITTXFE": {
                "bit": 4,
                "description": "ITTXFE"
              },
              "INEPNM": {
                "bit": 5,
                "description": "INEPNM"
              },
              "INEPNE": {
                "bit": 6,
                "description": "INEPNE"
              },
              "TXFE": {
                "bit": 7,
                "description": "TXFE"
              },
              "PKTDRPSTS": {
                "bit": 11,
                "description": "PKTDRPSTS"
              },
              "NAK": {
                "bit": 13,
                "description": "NAK"
              }
            },
            "DIEPTSIZ1": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "MCNT": {
                "bit": 29,
                "description": "MCNT",
                "width": 2
              }
            },
            "DIEPDMA1": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMAADDR",
                "width": 32
              }
            },
            "DTXFSTS1": {
              "INEPTFSAV": {
                "bit": 0,
                "description": "INEPTFSAV",
                "width": 16
              }
            },
            "DIEPCTL2": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "USBAEP": {
                "bit": 15,
                "description": "USBAEP"
              },
              "EONUM_DPIP": {
                "bit": 16,
                "description": "EONUM_DPIP"
              },
              "NAKSTS": {
                "bit": 17,
                "description": "NAKSTS"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "STALL": {
                "bit": 21,
                "description": "STALL"
              },
              "TXFNUM": {
                "bit": 22,
                "description": "TXFNUM",
                "width": 4
              },
              "CNAK": {
                "bit": 26,
                "description": "CNAK"
              },
              "SNAK": {
                "bit": 27,
                "description": "SNAK"
              },
              "SD0PID_SEVNFRM": {
                "bit": 28,
                "description": "SD0PID_SEVNFRM"
              },
              "SODDFRM": {
                "bit": 29,
                "description": "SODDFRM"
              },
              "EPDIS": {
                "bit": 30,
                "description": "EPDIS"
              },
              "EPENA": {
                "bit": 31,
                "description": "EPENA"
              }
            },
            "DIEPINT2": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "EPDISD": {
                "bit": 1,
                "description": "EPDISD"
              },
              "TOC": {
                "bit": 3,
                "description": "TOC"
              },
              "ITTXFE": {
                "bit": 4,
                "description": "ITTXFE"
              },
              "INEPNM": {
                "bit": 5,
                "description": "INEPNM"
              },
              "INEPNE": {
                "bit": 6,
                "description": "INEPNE"
              },
              "TXFE": {
                "bit": 7,
                "description": "TXFE"
              },
              "PKTDRPSTS": {
                "bit": 11,
                "description": "PKTDRPSTS"
              },
              "NAK": {
                "bit": 13,
                "description": "NAK"
              }
            },
            "DIEPTSIZ2": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "MCNT": {
                "bit": 29,
                "description": "MCNT",
                "width": 2
              }
            },
            "DIEPDMA2": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMAADDR",
                "width": 32
              }
            },
            "DTXFSTS2": {
              "INEPTFSAV": {
                "bit": 0,
                "description": "INEPTFSAV",
                "width": 16
              }
            },
            "DIEPCTL3": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "USBAEP": {
                "bit": 15,
                "description": "USBAEP"
              },
              "EONUM_DPIP": {
                "bit": 16,
                "description": "EONUM_DPIP"
              },
              "NAKSTS": {
                "bit": 17,
                "description": "NAKSTS"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "STALL": {
                "bit": 21,
                "description": "STALL"
              },
              "TXFNUM": {
                "bit": 22,
                "description": "TXFNUM",
                "width": 4
              },
              "CNAK": {
                "bit": 26,
                "description": "CNAK"
              },
              "SNAK": {
                "bit": 27,
                "description": "SNAK"
              },
              "SD0PID_SEVNFRM": {
                "bit": 28,
                "description": "SD0PID_SEVNFRM"
              },
              "SODDFRM": {
                "bit": 29,
                "description": "SODDFRM"
              },
              "EPDIS": {
                "bit": 30,
                "description": "EPDIS"
              },
              "EPENA": {
                "bit": 31,
                "description": "EPENA"
              }
            },
            "DIEPINT3": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "EPDISD": {
                "bit": 1,
                "description": "EPDISD"
              },
              "TOC": {
                "bit": 3,
                "description": "TOC"
              },
              "ITTXFE": {
                "bit": 4,
                "description": "ITTXFE"
              },
              "INEPNM": {
                "bit": 5,
                "description": "INEPNM"
              },
              "INEPNE": {
                "bit": 6,
                "description": "INEPNE"
              },
              "TXFE": {
                "bit": 7,
                "description": "TXFE"
              },
              "PKTDRPSTS": {
                "bit": 11,
                "description": "PKTDRPSTS"
              },
              "NAK": {
                "bit": 13,
                "description": "NAK"
              }
            },
            "DIEPTSIZ3": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "MCNT": {
                "bit": 29,
                "description": "MCNT",
                "width": 2
              }
            },
            "DIEPDMA3": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMAADDR",
                "width": 32
              }
            },
            "DTXFSTS3": {
              "INEPTFSAV": {
                "bit": 0,
                "description": "INEPTFSAV",
                "width": 16
              }
            },
            "DIEPCTL4": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "USBAEP": {
                "bit": 15,
                "description": "USBAEP"
              },
              "EONUM_DPIP": {
                "bit": 16,
                "description": "EONUM_DPIP"
              },
              "NAKSTS": {
                "bit": 17,
                "description": "NAKSTS"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "STALL": {
                "bit": 21,
                "description": "STALL"
              },
              "TXFNUM": {
                "bit": 22,
                "description": "TXFNUM",
                "width": 4
              },
              "CNAK": {
                "bit": 26,
                "description": "CNAK"
              },
              "SNAK": {
                "bit": 27,
                "description": "SNAK"
              },
              "SD0PID_SEVNFRM": {
                "bit": 28,
                "description": "SD0PID_SEVNFRM"
              },
              "SODDFRM": {
                "bit": 29,
                "description": "SODDFRM"
              },
              "EPDIS": {
                "bit": 30,
                "description": "EPDIS"
              },
              "EPENA": {
                "bit": 31,
                "description": "EPENA"
              }
            },
            "DIEPINT4": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "EPDISD": {
                "bit": 1,
                "description": "EPDISD"
              },
              "TOC": {
                "bit": 3,
                "description": "TOC"
              },
              "ITTXFE": {
                "bit": 4,
                "description": "ITTXFE"
              },
              "INEPNM": {
                "bit": 5,
                "description": "INEPNM"
              },
              "INEPNE": {
                "bit": 6,
                "description": "INEPNE"
              },
              "TXFE": {
                "bit": 7,
                "description": "TXFE"
              },
              "PKTDRPSTS": {
                "bit": 11,
                "description": "PKTDRPSTS"
              },
              "NAK": {
                "bit": 13,
                "description": "NAK"
              }
            },
            "DIEPTSIZ4": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "MCNT": {
                "bit": 29,
                "description": "MCNT",
                "width": 2
              }
            },
            "DIEPDMA4": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMAADDR",
                "width": 32
              }
            },
            "DTXFSTS4": {
              "INEPTFSAV": {
                "bit": 0,
                "description": "INEPTFSAV",
                "width": 16
              }
            },
            "DIEPCTL5": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "USBAEP": {
                "bit": 15,
                "description": "USBAEP"
              },
              "EONUM_DPIP": {
                "bit": 16,
                "description": "EONUM_DPIP"
              },
              "NAKSTS": {
                "bit": 17,
                "description": "NAKSTS"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "STALL": {
                "bit": 21,
                "description": "STALL"
              },
              "TXFNUM": {
                "bit": 22,
                "description": "TXFNUM",
                "width": 4
              },
              "CNAK": {
                "bit": 26,
                "description": "CNAK"
              },
              "SNAK": {
                "bit": 27,
                "description": "SNAK"
              },
              "SD0PID_SEVNFRM": {
                "bit": 28,
                "description": "SD0PID_SEVNFRM"
              },
              "SODDFRM": {
                "bit": 29,
                "description": "SODDFRM"
              },
              "EPDIS": {
                "bit": 30,
                "description": "EPDIS"
              },
              "EPENA": {
                "bit": 31,
                "description": "EPENA"
              }
            },
            "DIEPINT5": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "EPDISD": {
                "bit": 1,
                "description": "EPDISD"
              },
              "TOC": {
                "bit": 3,
                "description": "TOC"
              },
              "ITTXFE": {
                "bit": 4,
                "description": "ITTXFE"
              },
              "INEPNM": {
                "bit": 5,
                "description": "INEPNM"
              },
              "INEPNE": {
                "bit": 6,
                "description": "INEPNE"
              },
              "TXFE": {
                "bit": 7,
                "description": "TXFE"
              },
              "PKTDRPSTS": {
                "bit": 11,
                "description": "PKTDRPSTS"
              },
              "NAK": {
                "bit": 13,
                "description": "NAK"
              }
            },
            "DIEPTSIZ5": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "MCNT": {
                "bit": 29,
                "description": "MCNT",
                "width": 2
              }
            },
            "DIEPDMA5": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMAADDR",
                "width": 32
              }
            },
            "DTXFSTS5": {
              "INEPTFSAV": {
                "bit": 0,
                "description": "INEPTFSAV",
                "width": 16
              }
            },
            "DIEPINT6": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "EPDISD": {
                "bit": 1,
                "description": "EPDISD"
              },
              "AHBERR": {
                "bit": 2,
                "description": "AHBERR"
              },
              "TOC": {
                "bit": 3,
                "description": "TOC"
              },
              "ITTXFE": {
                "bit": 4,
                "description": "ITTXFE"
              },
              "INEPNM": {
                "bit": 5,
                "description": "INEPNM"
              },
              "INEPNE": {
                "bit": 6,
                "description": "INEPNE"
              },
              "TXFE": {
                "bit": 7,
                "description": "TXFE"
              },
              "TXFIFOUDRN": {
                "bit": 8,
                "description": "TXFIFOUDRN"
              },
              "BNA": {
                "bit": 9,
                "description": "BNA"
              },
              "PKTDRPSTS": {
                "bit": 11,
                "description": "PKTDRPSTS"
              },
              "NAK": {
                "bit": 13,
                "description": "NAK"
              }
            },
            "DIEPTSIZ6": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "MCNT": {
                "bit": 29,
                "description": "MCNT",
                "width": 2
              }
            },
            "DIEPDMA6": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMAADDR",
                "width": 32
              }
            },
            "DIEPINT7": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "EPDISD": {
                "bit": 1,
                "description": "EPDISD"
              },
              "AHBERR": {
                "bit": 2,
                "description": "AHBERR"
              },
              "TOC": {
                "bit": 3,
                "description": "TOC"
              },
              "ITTXFE": {
                "bit": 4,
                "description": "ITTXFE"
              },
              "INEPNM": {
                "bit": 5,
                "description": "INEPNM"
              },
              "INEPNE": {
                "bit": 6,
                "description": "INEPNE"
              },
              "TXFE": {
                "bit": 7,
                "description": "TXFE"
              },
              "TXFIFOUDRN": {
                "bit": 8,
                "description": "TXFIFOUDRN"
              },
              "BNA": {
                "bit": 9,
                "description": "BNA"
              },
              "PKTDRPSTS": {
                "bit": 11,
                "description": "PKTDRPSTS"
              },
              "NAK": {
                "bit": 13,
                "description": "NAK"
              }
            },
            "DIEPTSIZ7": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "MCNT": {
                "bit": 29,
                "description": "MCNT",
                "width": 2
              }
            },
            "DIEPDMA7": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMAADDR",
                "width": 32
              }
            },
            "DIEPINT8": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "EPDISD": {
                "bit": 1,
                "description": "EPDISD"
              },
              "AHBERR": {
                "bit": 2,
                "description": "AHBERR"
              },
              "TOC": {
                "bit": 3,
                "description": "TOC"
              },
              "ITTXFE": {
                "bit": 4,
                "description": "ITTXFE"
              },
              "INEPNM": {
                "bit": 5,
                "description": "INEPNM"
              },
              "INEPNE": {
                "bit": 6,
                "description": "INEPNE"
              },
              "TXFE": {
                "bit": 7,
                "description": "TXFE"
              },
              "TXFIFOUDRN": {
                "bit": 8,
                "description": "TXFIFOUDRN"
              },
              "BNA": {
                "bit": 9,
                "description": "BNA"
              },
              "PKTDRPSTS": {
                "bit": 11,
                "description": "PKTDRPSTS"
              },
              "NAK": {
                "bit": 13,
                "description": "NAK"
              }
            },
            "DIEPTSIZ8": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "MCNT": {
                "bit": 29,
                "description": "MCNT",
                "width": 2
              }
            },
            "DIEPDMA8": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMAADDR",
                "width": 32
              }
            },
            "DOEPCTL0": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 2
              },
              "USBAEP": {
                "bit": 15,
                "description": "USBAEP"
              },
              "NAKSTS": {
                "bit": 17,
                "description": "NAKSTS"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "SNPM": {
                "bit": 20,
                "description": "SNPM"
              },
              "STALL": {
                "bit": 21,
                "description": "STALL"
              },
              "CNAK": {
                "bit": 26,
                "description": "CNAK"
              },
              "SNAK": {
                "bit": 27,
                "description": "SNAK"
              },
              "EPDIS": {
                "bit": 30,
                "description": "EPDIS"
              },
              "EPENA": {
                "bit": 31,
                "description": "EPENA"
              }
            },
            "DOEPINT0": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "EPDISD": {
                "bit": 1,
                "description": "EPDISD"
              },
              "AHBERR": {
                "bit": 2,
                "description": "AHBERR"
              },
              "STUP": {
                "bit": 3,
                "description": "STUP"
              },
              "OTEPDIS": {
                "bit": 4,
                "description": "OTEPDIS"
              },
              "STSPHSRX": {
                "bit": 5,
                "description": "STSPHSRX"
              },
              "B2BSTUP": {
                "bit": 6,
                "description": "B2BSTUP"
              },
              "OUTPKTERR": {
                "bit": 8,
                "description": "OUTPKTERR"
              },
              "BNA": {
                "bit": 9,
                "description": "BNA"
              },
              "BERR": {
                "bit": 12,
                "description": "BERR"
              },
              "NAK": {
                "bit": 13,
                "description": "NAK"
              },
              "NYET": {
                "bit": 14,
                "description": "NYET"
              },
              "STPKTRX": {
                "bit": 15,
                "description": "STPKTRX"
              }
            },
            "DOEPTSIZ0": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 7
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT"
              },
              "STUPCNT": {
                "bit": 29,
                "description": "STUPCNT",
                "width": 2
              }
            },
            "DOEPDMA0": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMAADDR",
                "width": 32
              }
            },
            "DOEPCTL1": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "USBAEP": {
                "bit": 15,
                "description": "USBAEP"
              },
              "EONUM_DPIP": {
                "bit": 16,
                "description": "EONUM_DPIP"
              },
              "NAKSTS": {
                "bit": 17,
                "description": "NAKSTS"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "SNPM": {
                "bit": 20,
                "description": "SNPM"
              },
              "STALL": {
                "bit": 21,
                "description": "STALL"
              },
              "CNAK": {
                "bit": 26,
                "description": "CNAK"
              },
              "SNAK": {
                "bit": 27,
                "description": "SNAK"
              },
              "SD0PID_SEVNFRM": {
                "bit": 28,
                "description": "SD0PID_SEVNFRM"
              },
              "SD1PID_SODDFRM": {
                "bit": 29,
                "description": "SD1PID_SODDFRM"
              },
              "EPDIS": {
                "bit": 30,
                "description": "EPDIS"
              },
              "EPENA": {
                "bit": 31,
                "description": "EPENA"
              }
            },
            "DOEPINT1": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "EPDISD": {
                "bit": 1,
                "description": "EPDISD"
              },
              "AHBERR": {
                "bit": 2,
                "description": "AHBERR"
              },
              "STUP": {
                "bit": 3,
                "description": "STUP"
              },
              "OTEPDIS": {
                "bit": 4,
                "description": "OTEPDIS"
              },
              "STSPHSRX": {
                "bit": 5,
                "description": "STSPHSRX"
              },
              "B2BSTUP": {
                "bit": 6,
                "description": "B2BSTUP"
              },
              "OUTPKTERR": {
                "bit": 8,
                "description": "OUTPKTERR"
              },
              "BNA": {
                "bit": 9,
                "description": "BNA"
              },
              "BERR": {
                "bit": 12,
                "description": "BERR"
              },
              "NAK": {
                "bit": 13,
                "description": "NAK"
              },
              "NYET": {
                "bit": 14,
                "description": "NYET"
              },
              "STPKTRX": {
                "bit": 15,
                "description": "STPKTRX"
              }
            },
            "DOEPTSIZ1": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "RXDPID_STUPCNT": {
                "bit": 29,
                "description": "RXDPID_STUPCNT",
                "width": 2
              }
            },
            "DOEPDMA1": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMAADDR",
                "width": 32
              }
            },
            "DOEPCTL2": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "USBAEP": {
                "bit": 15,
                "description": "USBAEP"
              },
              "EONUM_DPIP": {
                "bit": 16,
                "description": "EONUM_DPIP"
              },
              "NAKSTS": {
                "bit": 17,
                "description": "NAKSTS"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "SNPM": {
                "bit": 20,
                "description": "SNPM"
              },
              "STALL": {
                "bit": 21,
                "description": "STALL"
              },
              "CNAK": {
                "bit": 26,
                "description": "CNAK"
              },
              "SNAK": {
                "bit": 27,
                "description": "SNAK"
              },
              "SD0PID_SEVNFRM": {
                "bit": 28,
                "description": "SD0PID_SEVNFRM"
              },
              "SD1PID_SODDFRM": {
                "bit": 29,
                "description": "SD1PID_SODDFRM"
              },
              "EPDIS": {
                "bit": 30,
                "description": "EPDIS"
              },
              "EPENA": {
                "bit": 31,
                "description": "EPENA"
              }
            },
            "DOEPINT2": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "EPDISD": {
                "bit": 1,
                "description": "EPDISD"
              },
              "AHBERR": {
                "bit": 2,
                "description": "AHBERR"
              },
              "STUP": {
                "bit": 3,
                "description": "STUP"
              },
              "OTEPDIS": {
                "bit": 4,
                "description": "OTEPDIS"
              },
              "STSPHSRX": {
                "bit": 5,
                "description": "STSPHSRX"
              },
              "B2BSTUP": {
                "bit": 6,
                "description": "B2BSTUP"
              },
              "OUTPKTERR": {
                "bit": 8,
                "description": "OUTPKTERR"
              },
              "BNA": {
                "bit": 9,
                "description": "BNA"
              },
              "BERR": {
                "bit": 12,
                "description": "BERR"
              },
              "NAK": {
                "bit": 13,
                "description": "NAK"
              },
              "NYET": {
                "bit": 14,
                "description": "NYET"
              },
              "STPKTRX": {
                "bit": 15,
                "description": "STPKTRX"
              }
            },
            "DOEPTSIZ2": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "RXDPID_STUPCNT": {
                "bit": 29,
                "description": "RXDPID_STUPCNT",
                "width": 2
              }
            },
            "DOEPDMA2": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMAADDR",
                "width": 32
              }
            },
            "DOEPCTL3": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "USBAEP": {
                "bit": 15,
                "description": "USBAEP"
              },
              "EONUM_DPIP": {
                "bit": 16,
                "description": "EONUM_DPIP"
              },
              "NAKSTS": {
                "bit": 17,
                "description": "NAKSTS"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "SNPM": {
                "bit": 20,
                "description": "SNPM"
              },
              "STALL": {
                "bit": 21,
                "description": "STALL"
              },
              "CNAK": {
                "bit": 26,
                "description": "CNAK"
              },
              "SNAK": {
                "bit": 27,
                "description": "SNAK"
              },
              "SD0PID_SEVNFRM": {
                "bit": 28,
                "description": "SD0PID_SEVNFRM"
              },
              "SD1PID_SODDFRM": {
                "bit": 29,
                "description": "SD1PID_SODDFRM"
              },
              "EPDIS": {
                "bit": 30,
                "description": "EPDIS"
              },
              "EPENA": {
                "bit": 31,
                "description": "EPENA"
              }
            },
            "DOEPINT3": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "EPDISD": {
                "bit": 1,
                "description": "EPDISD"
              },
              "AHBERR": {
                "bit": 2,
                "description": "AHBERR"
              },
              "STUP": {
                "bit": 3,
                "description": "STUP"
              },
              "OTEPDIS": {
                "bit": 4,
                "description": "OTEPDIS"
              },
              "STSPHSRX": {
                "bit": 5,
                "description": "STSPHSRX"
              },
              "B2BSTUP": {
                "bit": 6,
                "description": "B2BSTUP"
              },
              "OUTPKTERR": {
                "bit": 8,
                "description": "OUTPKTERR"
              },
              "BNA": {
                "bit": 9,
                "description": "BNA"
              },
              "BERR": {
                "bit": 12,
                "description": "BERR"
              },
              "NAK": {
                "bit": 13,
                "description": "NAK"
              },
              "NYET": {
                "bit": 14,
                "description": "NYET"
              },
              "STPKTRX": {
                "bit": 15,
                "description": "STPKTRX"
              }
            },
            "DOEPTSIZ3": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "RXDPID_STUPCNT": {
                "bit": 29,
                "description": "RXDPID_STUPCNT",
                "width": 2
              }
            },
            "DOEPDMA3": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMAADDR",
                "width": 32
              }
            },
            "DOEPCTL4": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "USBAEP": {
                "bit": 15,
                "description": "USBAEP"
              },
              "EONUM_DPIP": {
                "bit": 16,
                "description": "EONUM_DPIP"
              },
              "NAKSTS": {
                "bit": 17,
                "description": "NAKSTS"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "SNPM": {
                "bit": 20,
                "description": "SNPM"
              },
              "STALL": {
                "bit": 21,
                "description": "STALL"
              },
              "CNAK": {
                "bit": 26,
                "description": "CNAK"
              },
              "SNAK": {
                "bit": 27,
                "description": "SNAK"
              },
              "SD0PID_SEVNFRM": {
                "bit": 28,
                "description": "SD0PID_SEVNFRM"
              },
              "SD1PID_SODDFRM": {
                "bit": 29,
                "description": "SD1PID_SODDFRM"
              },
              "EPDIS": {
                "bit": 30,
                "description": "EPDIS"
              },
              "EPENA": {
                "bit": 31,
                "description": "EPENA"
              }
            },
            "DOEPINT4": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "EPDISD": {
                "bit": 1,
                "description": "EPDISD"
              },
              "AHBERR": {
                "bit": 2,
                "description": "AHBERR"
              },
              "STUP": {
                "bit": 3,
                "description": "STUP"
              },
              "OTEPDIS": {
                "bit": 4,
                "description": "OTEPDIS"
              },
              "STSPHSRX": {
                "bit": 5,
                "description": "STSPHSRX"
              },
              "B2BSTUP": {
                "bit": 6,
                "description": "B2BSTUP"
              },
              "OUTPKTERR": {
                "bit": 8,
                "description": "OUTPKTERR"
              },
              "BNA": {
                "bit": 9,
                "description": "BNA"
              },
              "BERR": {
                "bit": 12,
                "description": "BERR"
              },
              "NAK": {
                "bit": 13,
                "description": "NAK"
              },
              "NYET": {
                "bit": 14,
                "description": "NYET"
              },
              "STPKTRX": {
                "bit": 15,
                "description": "STPKTRX"
              }
            },
            "DOEPTSIZ4": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "RXDPID_STUPCNT": {
                "bit": 29,
                "description": "RXDPID_STUPCNT",
                "width": 2
              }
            },
            "DOEPDMA4": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMAADDR",
                "width": 32
              }
            },
            "DOEPCTL5": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "USBAEP": {
                "bit": 15,
                "description": "USBAEP"
              },
              "EONUM_DPIP": {
                "bit": 16,
                "description": "EONUM_DPIP"
              },
              "NAKSTS": {
                "bit": 17,
                "description": "NAKSTS"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "SNPM": {
                "bit": 20,
                "description": "SNPM"
              },
              "STALL": {
                "bit": 21,
                "description": "STALL"
              },
              "CNAK": {
                "bit": 26,
                "description": "CNAK"
              },
              "SNAK": {
                "bit": 27,
                "description": "SNAK"
              },
              "SD0PID_SEVNFRM": {
                "bit": 28,
                "description": "SD0PID_SEVNFRM"
              },
              "SD1PID_SODDFRM": {
                "bit": 29,
                "description": "SD1PID_SODDFRM"
              },
              "EPDIS": {
                "bit": 30,
                "description": "EPDIS"
              },
              "EPENA": {
                "bit": 31,
                "description": "EPENA"
              }
            },
            "DOEPINT5": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "EPDISD": {
                "bit": 1,
                "description": "EPDISD"
              },
              "AHBERR": {
                "bit": 2,
                "description": "AHBERR"
              },
              "STUP": {
                "bit": 3,
                "description": "STUP"
              },
              "OTEPDIS": {
                "bit": 4,
                "description": "OTEPDIS"
              },
              "STSPHSRX": {
                "bit": 5,
                "description": "STSPHSRX"
              },
              "B2BSTUP": {
                "bit": 6,
                "description": "B2BSTUP"
              },
              "OUTPKTERR": {
                "bit": 8,
                "description": "OUTPKTERR"
              },
              "BNA": {
                "bit": 9,
                "description": "BNA"
              },
              "BERR": {
                "bit": 12,
                "description": "BERR"
              },
              "NAK": {
                "bit": 13,
                "description": "NAK"
              },
              "NYET": {
                "bit": 14,
                "description": "NYET"
              },
              "STPKTRX": {
                "bit": 15,
                "description": "STPKTRX"
              }
            },
            "DOEPTSIZ5": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "RXDPID_STUPCNT": {
                "bit": 29,
                "description": "RXDPID_STUPCNT",
                "width": 2
              }
            },
            "DOEPDMA5": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMAADDR",
                "width": 32
              }
            },
            "DOEPCTL6": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "USBAEP": {
                "bit": 15,
                "description": "USBAEP"
              },
              "EONUM_DPIP": {
                "bit": 16,
                "description": "EONUM_DPIP"
              },
              "NAKSTS": {
                "bit": 17,
                "description": "NAKSTS"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "SNPM": {
                "bit": 20,
                "description": "SNPM"
              },
              "STALL": {
                "bit": 21,
                "description": "STALL"
              },
              "CNAK": {
                "bit": 26,
                "description": "CNAK"
              },
              "SNAK": {
                "bit": 27,
                "description": "SNAK"
              },
              "SD0PID_SEVNFRM": {
                "bit": 28,
                "description": "SD0PID_SEVNFRM"
              },
              "SD1PID_SODDFRM": {
                "bit": 29,
                "description": "SD1PID_SODDFRM"
              },
              "EPDIS": {
                "bit": 30,
                "description": "EPDIS"
              },
              "EPENA": {
                "bit": 31,
                "description": "EPENA"
              }
            },
            "DOEPINT6": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "EPDISD": {
                "bit": 1,
                "description": "EPDISD"
              },
              "AHBERR": {
                "bit": 2,
                "description": "AHBERR"
              },
              "STUP": {
                "bit": 3,
                "description": "STUP"
              },
              "OTEPDIS": {
                "bit": 4,
                "description": "OTEPDIS"
              },
              "STSPHSRX": {
                "bit": 5,
                "description": "STSPHSRX"
              },
              "B2BSTUP": {
                "bit": 6,
                "description": "B2BSTUP"
              },
              "OUTPKTERR": {
                "bit": 8,
                "description": "OUTPKTERR"
              },
              "BNA": {
                "bit": 9,
                "description": "BNA"
              },
              "BERR": {
                "bit": 12,
                "description": "BERR"
              },
              "NAK": {
                "bit": 13,
                "description": "NAK"
              },
              "NYET": {
                "bit": 14,
                "description": "NYET"
              },
              "STPKTRX": {
                "bit": 15,
                "description": "STPKTRX"
              }
            },
            "DOEPTSIZ6": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "RXDPID_STUPCNT": {
                "bit": 29,
                "description": "RXDPID_STUPCNT",
                "width": 2
              }
            },
            "DOEPDMA6": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMAADDR",
                "width": 32
              }
            },
            "DOEPCTL7": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "USBAEP": {
                "bit": 15,
                "description": "USBAEP"
              },
              "EONUM_DPIP": {
                "bit": 16,
                "description": "EONUM_DPIP"
              },
              "NAKSTS": {
                "bit": 17,
                "description": "NAKSTS"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "SNPM": {
                "bit": 20,
                "description": "SNPM"
              },
              "STALL": {
                "bit": 21,
                "description": "STALL"
              },
              "CNAK": {
                "bit": 26,
                "description": "CNAK"
              },
              "SNAK": {
                "bit": 27,
                "description": "SNAK"
              },
              "SD0PID_SEVNFRM": {
                "bit": 28,
                "description": "SD0PID_SEVNFRM"
              },
              "SD1PID_SODDFRM": {
                "bit": 29,
                "description": "SD1PID_SODDFRM"
              },
              "EPDIS": {
                "bit": 30,
                "description": "EPDIS"
              },
              "EPENA": {
                "bit": 31,
                "description": "EPENA"
              }
            },
            "DOEPINT7": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "EPDISD": {
                "bit": 1,
                "description": "EPDISD"
              },
              "AHBERR": {
                "bit": 2,
                "description": "AHBERR"
              },
              "STUP": {
                "bit": 3,
                "description": "STUP"
              },
              "OTEPDIS": {
                "bit": 4,
                "description": "OTEPDIS"
              },
              "STSPHSRX": {
                "bit": 5,
                "description": "STSPHSRX"
              },
              "B2BSTUP": {
                "bit": 6,
                "description": "B2BSTUP"
              },
              "OUTPKTERR": {
                "bit": 8,
                "description": "OUTPKTERR"
              },
              "BNA": {
                "bit": 9,
                "description": "BNA"
              },
              "BERR": {
                "bit": 12,
                "description": "BERR"
              },
              "NAK": {
                "bit": 13,
                "description": "NAK"
              },
              "NYET": {
                "bit": 14,
                "description": "NYET"
              },
              "STPKTRX": {
                "bit": 15,
                "description": "STPKTRX"
              }
            },
            "DOEPTSIZ7": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "RXDPID_STUPCNT": {
                "bit": 29,
                "description": "RXDPID_STUPCNT",
                "width": 2
              }
            },
            "DOEPDMA7": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMAADDR",
                "width": 32
              }
            },
            "DOEPCTL8": {
              "MPSIZ": {
                "bit": 0,
                "description": "MPSIZ",
                "width": 11
              },
              "USBAEP": {
                "bit": 15,
                "description": "USBAEP"
              },
              "EONUM_DPIP": {
                "bit": 16,
                "description": "EONUM_DPIP"
              },
              "NAKSTS": {
                "bit": 17,
                "description": "NAKSTS"
              },
              "EPTYP": {
                "bit": 18,
                "description": "EPTYP",
                "width": 2
              },
              "SNPM": {
                "bit": 20,
                "description": "SNPM"
              },
              "STALL": {
                "bit": 21,
                "description": "STALL"
              },
              "CNAK": {
                "bit": 26,
                "description": "CNAK"
              },
              "SNAK": {
                "bit": 27,
                "description": "SNAK"
              },
              "SD0PID_SEVNFRM": {
                "bit": 28,
                "description": "SD0PID_SEVNFRM"
              },
              "SD1PID_SODDFRM": {
                "bit": 29,
                "description": "SD1PID_SODDFRM"
              },
              "EPDIS": {
                "bit": 30,
                "description": "EPDIS"
              },
              "EPENA": {
                "bit": 31,
                "description": "EPENA"
              }
            },
            "DOEPINT8": {
              "XFRC": {
                "bit": 0,
                "description": "XFRC"
              },
              "EPDISD": {
                "bit": 1,
                "description": "EPDISD"
              },
              "AHBERR": {
                "bit": 2,
                "description": "AHBERR"
              },
              "STUP": {
                "bit": 3,
                "description": "STUP"
              },
              "OTEPDIS": {
                "bit": 4,
                "description": "OTEPDIS"
              },
              "STSPHSRX": {
                "bit": 5,
                "description": "STSPHSRX"
              },
              "B2BSTUP": {
                "bit": 6,
                "description": "B2BSTUP"
              },
              "OUTPKTERR": {
                "bit": 8,
                "description": "OUTPKTERR"
              },
              "BNA": {
                "bit": 9,
                "description": "BNA"
              },
              "BERR": {
                "bit": 12,
                "description": "BERR"
              },
              "NAK": {
                "bit": 13,
                "description": "NAK"
              },
              "NYET": {
                "bit": 14,
                "description": "NYET"
              },
              "STPKTRX": {
                "bit": 15,
                "description": "STPKTRX"
              }
            },
            "DOEPTSIZ8": {
              "XFRSIZ": {
                "bit": 0,
                "description": "XFRSIZ",
                "width": 19
              },
              "PKTCNT": {
                "bit": 19,
                "description": "PKTCNT",
                "width": 10
              },
              "RXDPID_STUPCNT": {
                "bit": 29,
                "description": "RXDPID_STUPCNT",
                "width": 2
              }
            },
            "DOEPDMA8": {
              "DMAADDR": {
                "bit": 0,
                "description": "DMAADDR",
                "width": 32
              }
            },
            "PCGCCTL": {
              "STPPCLK": {
                "bit": 0,
                "description": "STPPCLK"
              },
              "GATEHCLK": {
                "bit": 1,
                "description": "GATEHCLK"
              },
              "PHYSUSP": {
                "bit": 4,
                "description": "PHYSUSP"
              },
              "ENL1GTG": {
                "bit": 5,
                "description": "ENL1GTG"
              },
              "PHYSLEEP": {
                "bit": 6,
                "description": "PHYSLEEP"
              },
              "SUSP": {
                "bit": 7,
                "description": "SUSP"
              }
            }
          }
        },
        "PKA": {
          "instances": [
            {
              "name": "PKA",
              "base": "0x420C2000",
              "irq": 97
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "PKA status register"
            },
            "CLRFR": {
              "offset": "0x08",
              "size": 32,
              "description": "PKA clear flag register"
            }
          },
          "bits": {
            "CR": {
              "OPERRIE": {
                "bit": 21,
                "description": "Operation error interrupt enable"
              },
              "ADDRERRIE": {
                "bit": 20,
                "description": "Address error interrupt\n              enable"
              },
              "RAMERRIE": {
                "bit": 19,
                "description": "RAM error interrupt enable"
              },
              "PROCENDIE": {
                "bit": 17,
                "description": "End of operation interrupt\n              enable"
              },
              "MODE": {
                "bit": 8,
                "description": "PKA Operation Mode",
                "width": 6
              },
              "START": {
                "bit": 1,
                "description": "Start the operation"
              },
              "EN": {
                "bit": 0,
                "description": "Peripheral Enable"
              }
            },
            "SR": {
              "INITOK": {
                "bit": 0,
                "description": "INITOK"
              },
              "BUSY": {
                "bit": 16,
                "description": "PKA operation is in\n              progress"
              },
              "PROCENDF": {
                "bit": 17,
                "description": "PKA End of Operation flag"
              },
              "RAMERRF": {
                "bit": 19,
                "description": "RAMERRF"
              },
              "ADDRERRF": {
                "bit": 20,
                "description": "ADDRERRF"
              },
              "OPERRF": {
                "bit": 21,
                "description": "OPERRF"
              }
            },
            "CLRFR": {
              "PROCENDFC": {
                "bit": 17,
                "description": "Clear PKA End of Operation\n              flag"
              },
              "RAMERRFC": {
                "bit": 19,
                "description": "RAMERRFC"
              },
              "ADDRERRFC": {
                "bit": 20,
                "description": "ADDRERRFC"
              },
              "OPERRFC": {
                "bit": 21,
                "description": "OPERRFC"
              }
            }
          }
        },
        "PSSI": {
          "instances": [
            {
              "name": "PSSI",
              "base": "0x4202C400"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "PSSI control register"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "PSSI status register"
            },
            "RIS": {
              "offset": "0x08",
              "size": 32,
              "description": "PSSI raw interrupt status register"
            },
            "IER": {
              "offset": "0x0C",
              "size": 32,
              "description": "PSSI interrupt enable register"
            },
            "MIS": {
              "offset": "0x10",
              "size": 32,
              "description": "PSSI masked interrupt status register"
            },
            "ICR": {
              "offset": "0x14",
              "size": 32,
              "description": "PSSI interrupt clear register"
            },
            "DR": {
              "offset": "0x28",
              "size": 32,
              "description": "PSSI data register"
            }
          },
          "bits": {
            "CR": {
              "CKPOL": {
                "bit": 5,
                "description": "Parallel data clock polarity\n\t\tThis bit configures the capture edge of the parallel clock or the edge used for driving outputs, depending on OUTEN."
              },
              "DEPOL": {
                "bit": 6,
                "description": "Data enable (PSSI_DE) polarity\n\t\tThis bit indicates the level on the PSSI_DE pin when the data are not valid on the parallel interface."
              },
              "RDYPOL": {
                "bit": 8,
                "description": "Ready (PSSI_RDY) polarity\n\t\tThis bit indicates the level on the PSSI_RDY pin when the data are not valid on the parallel interface."
              },
              "EDM": {
                "bit": 10,
                "description": "Extended data mode",
                "width": 2
              },
              "ENABLE": {
                "bit": 14,
                "description": "PSSI enable\n\t\tThe contents of the FIFO are flushed when ENABLE is cleared to 0.\n\t\tNote: When ENABLE=1, the content of PSSI_CR must not be changed, except for the ENABLE bit itself. All configuration bits can change as soon as ENABLE changes from 0 to 1.\n\t\tThe DMA controller and all PSSI configuration registers must be programmed correctly before setting the ENABLE bit to 1.\n\t\tThe ENABLE bit and the DCMI ENABLE bit (bit 15 of DCMI_CR) must not be set to 1 at the same time."
              },
              "DERDYCFG": {
                "bit": 18,
                "description": "Data enable and ready configuration\n\t\tWhen the PSSI_RDY function is mapped to the PSSI_DE pin (settings 101 or 111), it is still the RDYPOL bit which determines its polarity. Similarly, when the PSSI_DE function is mapped to the PSSI_RDY pin (settings 110 or 111), it is still the DEPOL bit which determines its polarity.",
                "width": 3
              },
              "DMAEN": {
                "bit": 30,
                "description": "DMA enable bit"
              },
              "OUTEN": {
                "bit": 31,
                "description": "Data direction selection bit"
              }
            },
            "SR": {
              "RTT4B": {
                "bit": 2,
                "description": "RTT4B"
              },
              "RTT1B": {
                "bit": 3,
                "description": "RTT1B"
              }
            },
            "RIS": {
              "OVR_RIS": {
                "bit": 1,
                "description": "OVR_RIS"
              }
            },
            "IER": {
              "OVR_IE": {
                "bit": 1,
                "description": "OVR_IE"
              }
            },
            "MIS": {
              "OVR_MIS": {
                "bit": 1,
                "description": "OVR_MIS"
              }
            },
            "ICR": {
              "OVR_ISC": {
                "bit": 1,
                "description": "OVR_ISC"
              }
            },
            "DR": {
              "BYTE0": {
                "bit": 0,
                "description": "Data byte 0",
                "width": 8
              },
              "BYTE1": {
                "bit": 8,
                "description": "Data byte 1",
                "width": 8
              },
              "BYTE2": {
                "bit": 16,
                "description": "Data byte 2",
                "width": 8
              },
              "BYTE3": {
                "bit": 24,
                "description": "Data byte 3",
                "width": 8
              }
            }
          }
        },
        "PWR": {
          "instances": [
            {
              "name": "PWR",
              "base": "0x46020800",
              "irq": 77
            },
            {
              "name": "SEC_PWR",
              "base": "0x56020800"
            }
          ],
          "registers": {
            "PWR_CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "PWR control register 1"
            },
            "PWR_CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "PWR control register 2"
            },
            "PWR_CR3": {
              "offset": "0x08",
              "size": 32,
              "description": "PWR control register 3"
            },
            "PWR_VOSR": {
              "offset": "0x0C",
              "size": 32,
              "description": "PWR voltage scaling register"
            },
            "PWR_SVMCR": {
              "offset": "0x10",
              "size": 32,
              "description": "PWR supply voltage monitoring control register"
            },
            "PWR_WUCR1": {
              "offset": "0x14",
              "size": 32,
              "description": "PWR wakeup control register 1"
            },
            "PWR_WUCR2": {
              "offset": "0x18",
              "size": 32,
              "description": "PWR wakeup control register 2"
            },
            "PWR_WUCR3": {
              "offset": "0x1C",
              "size": 32,
              "description": "PWR wakeup control register 3"
            },
            "PWR_BDCR1": {
              "offset": "0x20",
              "size": 32,
              "description": "PWR Backup domain control register 1"
            },
            "PWR_BDCR2": {
              "offset": "0x24",
              "size": 32,
              "description": "PWR Backup domain control register 2"
            },
            "PWR_DBPR": {
              "offset": "0x28",
              "size": 32,
              "description": "PWR disable Backup domain register"
            },
            "PWR_UCPDR": {
              "offset": "0x2C",
              "size": 32,
              "description": "PWR USB Type-C\u2122 and Power Delivery register"
            },
            "PWR_SECCFGR": {
              "offset": "0x30",
              "size": 32,
              "description": "PWR security configuration register"
            },
            "PWR_PRIVCFGR": {
              "offset": "0x34",
              "size": 32,
              "description": "PWR privilege control register"
            },
            "PWR_SR": {
              "offset": "0x38",
              "size": 32,
              "description": "PWR status register"
            },
            "PWR_SVMSR": {
              "offset": "0x3C",
              "size": 32,
              "description": "PWR supply voltage monitoring status register"
            },
            "PWR_BDSR": {
              "offset": "0x40",
              "size": 32,
              "description": "PWR Backup domain status register"
            },
            "PWR_WUSR": {
              "offset": "0x44",
              "size": 32,
              "description": "PWR wakeup status register"
            },
            "PWR_WUSCR": {
              "offset": "0x48",
              "size": 32,
              "description": "PWR wakeup status clear register"
            },
            "PWR_APCR": {
              "offset": "0x4C",
              "size": 32,
              "description": "PWR apply pull configuration register"
            },
            "PWR_PUCRA": {
              "offset": "0x50",
              "size": 32,
              "description": "PWR port A pull-up control register"
            },
            "PWR_PDCRA": {
              "offset": "0x54",
              "size": 32,
              "description": "PWR port A pull-down control register"
            },
            "PWR_PUCRB": {
              "offset": "0x58",
              "size": 32,
              "description": "PWR port B pull-up control register"
            },
            "PWR_PDCRB": {
              "offset": "0x5C",
              "size": 32,
              "description": "PWR port B pull-down control register"
            },
            "PWR_PUCRC": {
              "offset": "0x60",
              "size": 32,
              "description": "Power port C pull up control register"
            },
            "PWR_PDCRC": {
              "offset": "0x64",
              "size": 32,
              "description": "PWR port C pull-down control register"
            },
            "PWR_PUCRD": {
              "offset": "0x68",
              "size": 32,
              "description": "PWR port D pull-up control register"
            },
            "PWR_PDCRD": {
              "offset": "0x6C",
              "size": 32,
              "description": "PWR port D pull-down control register"
            },
            "PWR_PUCRE": {
              "offset": "0x70",
              "size": 32,
              "description": "PWR port E pull-up control register"
            },
            "PWR_PDCRE": {
              "offset": "0x74",
              "size": 32,
              "description": "PWR port E pull-down control register"
            },
            "PWR_PUCRF": {
              "offset": "0x78",
              "size": 32,
              "description": "PWR port F pull-up control register"
            },
            "PWR_PDCRF": {
              "offset": "0x7C",
              "size": 32,
              "description": "PWR port F pull-down control register"
            },
            "PWR_PUCRG": {
              "offset": "0x80",
              "size": 32,
              "description": "PWR port G pull-up control register"
            },
            "PWR_PDCRG": {
              "offset": "0x84",
              "size": 32,
              "description": "PWR port G pull-down control register"
            },
            "PWR_PUCRH": {
              "offset": "0x88",
              "size": 32,
              "description": "PWR port H pull-up control register"
            },
            "PWR_PDCRH": {
              "offset": "0x8C",
              "size": 32,
              "description": "PWR port H pull-down control register"
            },
            "PWR_PUCRI": {
              "offset": "0x90",
              "size": 32,
              "description": "PWR port I pull-up control register"
            },
            "PWR_PDCRI": {
              "offset": "0x94",
              "size": 32,
              "description": "PWR port I pull-down control register"
            },
            "PWR_PUCRJ": {
              "offset": "0x98",
              "size": 32,
              "description": "PWR port J pull-up control register"
            },
            "PWR_PDCRJ": {
              "offset": "0x9C",
              "size": 32,
              "description": "PWR port J pull-down control register"
            },
            "PWR_CR4": {
              "offset": "0xA8",
              "size": 32,
              "description": "PWR control register 4"
            }
          },
          "bits": {
            "PWR_CR1": {
              "LPMS": {
                "bit": 0,
                "description": "Low-power mode selection\nThese bits select the low-power mode entered when the CPU enters the Deepsleep mode.\n10x: Standby mode (Standby mode also entered if LPMS\u00a0=\u00a011X in PWR_CR1\nwith BREN\u00a0=\u00a01 in PWR_BDCR1)\n11x: Shutdown mode if BREN = 0 in PWR_BDCR1",
                "width": 3
              },
              "RRSB1": {
                "bit": 5,
                "description": "SRAM2 page 1 retention in Stop 3 and Standby modes\nThis bit is used to keep the SRAM2 page 1 content in Stop 3 and Standby modes. The SRAM2 page 1 corresponds to the first 8 Kbytes of the SRAM2\n(from SRAM2 base address to SRAM2 base address + 0x1FFF).\nNote: This bit has no effect in Shutdown mode."
              },
              "RRSB2": {
                "bit": 6,
                "description": "SRAM2 page 2 retention in Stop 3 and Standby modes\nThis bit is used to keep the SRAM2 page 2 content in Stop 3 and Standby modes. The SRAM2 page 2 corresponds to the last 56 Kbytes of the SRAM2\n(from SRAM2 base address + 0x2000 to SRAM2 base address + 0xFFFF).\nNote: This bit has no effect in Shutdown mode."
              },
              "ULPMEN": {
                "bit": 7,
                "description": "BOR ultra-low power mode\nThis bit is used to reduce the consumption by configuring the BOR in discontinuous mode.\nThis bit must be set to reach the lowest power consumption in the low-power modes."
              },
              "SRAM1PD": {
                "bit": 8,
                "description": "SRAM1 power down\nThis bit is used to reduce the consumption by powering off the SRAM1."
              },
              "SRAM2PD": {
                "bit": 9,
                "description": "SRAM2 power down\nThis bit is used to reduce the consumption by powering off the SRAM2."
              },
              "SRAM3PD": {
                "bit": 10,
                "description": "SRAM3 power down\nThis bit is used to reduce the consumption by powering off the SRAM3."
              },
              "SRAM4PD": {
                "bit": 11,
                "description": "SRAM4 power down\nThis bit is used to reduce the consumption by powering off the SRAM4."
              },
              "SRAM5PD": {
                "bit": 12,
                "description": "SRAM5 power down\nThis bit is used to reduce the consumption by powering off the SRAM5.\nNote: This bit is only available in STM32U59x/5Ax. It is reserved in STM32U575/585."
              }
            },
            "PWR_CR2": {
              "SRAM1PDS1": {
                "bit": 0,
                "description": "SRAM1 page 1 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)"
              },
              "SRAM1PDS2": {
                "bit": 1,
                "description": "SRAM1 page 2 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)"
              },
              "SRAM1PDS3": {
                "bit": 2,
                "description": "SRAM1 page 3 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)"
              },
              "SRAM2PDS1": {
                "bit": 4,
                "description": "SRAM2 page 1 (8 Kbytes) power-down in Stop modes (Stop 0, 1, 2)\nNote: The SRAM2 page 1 retention in Stop 3 is controlled by RRSB1 bit in PWR_CR1."
              },
              "SRAM2PDS2": {
                "bit": 5,
                "description": "SRAM2 page 2 (56 Kbytes) power-down in Stop modes (Stop 0, 1, 2)\nNote: The SRAM2 page 2 retention in Stop 3 is controlled by RRSB2 bit in PWR_CR1."
              },
              "SRAM4PDS": {
                "bit": 6,
                "description": "SRAM4 power-down in Stop modes (Stop 0, 1, 2, 3)"
              },
              "DC2RAMPDS": {
                "bit": 7,
                "description": "DCACHE2 SRAM power-down in Stop modes (Stop 0, 1, 2, 3)\nNote: This bit is only available in STM32U59x/5Ax. It is reserved in STM32U575/585."
              },
              "ICRAMPDS": {
                "bit": 8,
                "description": "ICACHE SRAM power-down in Stop modes (Stop 0, 1, 2, 3)"
              },
              "DC1RAMPDS": {
                "bit": 9,
                "description": "DCACHE1 SRAM power-down in Stop modes (Stop 0, 1, 2, 3)"
              },
              "DMA2DRAMPDS": {
                "bit": 10,
                "description": "DMA2D SRAM power-down in Stop modes (Stop 0, 1, 2, 3)"
              },
              "PRAMPDS": {
                "bit": 11,
                "description": "FMAC, FDCAN and USB peripherals SRAM power-down in Stop modes (Stop\u00a00,\u00a01,\u00a02,\u00a03)"
              },
              "PKARAMPDS": {
                "bit": 12,
                "description": "PKA32 SRAM power-down in Stop modes (Stop 0, 1, 2, 3)"
              },
              "SRAM4FWU": {
                "bit": 13,
                "description": "SRAM4 fast wakeup from Stop 0, Stop 1 and Stop 2 modes\nThis bit is used to obtain the best trade-off between low-power consumption and wakeup time. SRAM4 wakeup time increases the wakeup time when exiting Stop 0, 1 and 2 modes, and also increases the LPDMA access time to SRAM4 during Stop modes."
              },
              "FLASHFWU": {
                "bit": 14,
                "description": "Flash memory fast wakeup from Stop 0 and Stop 1 modes\nThis bit is used to obtain the best trade-off between low-power consumption and wakeup time when exiting the Stop 0 or Stop 1 modes.\nWhen this bit is set, the Flash memory remains in normal mode in Stop 0 and Stop 1 modes, which offers a faster startup time with higher consumption."
              },
              "SRAM3PDS1": {
                "bit": 16,
                "description": "SRAM3 page 1 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)"
              },
              "SRAM3PDS2": {
                "bit": 17,
                "description": "SRAM3 page 2 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)"
              },
              "SRAM3PDS3": {
                "bit": 18,
                "description": "SRAM3 page 3 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)"
              },
              "SRAM3PDS4": {
                "bit": 19,
                "description": "SRAM3 page 4 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)"
              },
              "SRAM3PDS5": {
                "bit": 20,
                "description": "SRAM3 page 5 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)"
              },
              "SRAM3PDS6": {
                "bit": 21,
                "description": "SRAM3 page 6 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)"
              },
              "SRAM3PDS7": {
                "bit": 22,
                "description": "SRAM3 page 7 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)"
              },
              "SRAM3PDS8": {
                "bit": 23,
                "description": "SRAM3 page 8 (64 Kbytes) power-down in Stop modes (Stop 0, 1, 2, 3)"
              },
              "GPRAMPDS": {
                "bit": 24,
                "description": "Graphic peripherals (LTDC, GFXMMU) SRAM power-down in Stop modes (Stop\u00a00,\u00a01, 2, 3)\nNote: LTDC SRAM content is always lost in Stop 2 and Stop 3 modes. It can be retained only in Stop 0 and Stop 1 modes.\nThis bit is only available in STM32U59x/5Ax. It is reserved in STM32U575/585."
              },
              "DSIRAMPDS": {
                "bit": 25,
                "description": "DSI SRAM power-down in Stop modes (Stop 0, 1)\nDSI SRAM content is always lost in Stop 2 and Stop 3 modes.\nNote: This bit is only available in STM32U59x/5Ax. It is reserved in STM32U575/585."
              },
              "SRDRUN": {
                "bit": 31,
                "description": "SmartRun domain in Run mode"
              }
            },
            "PWR_CR3": {
              "REGSEL": {
                "bit": 1,
                "description": "Regulator selection\nNote: REGSEL is reserved and must be kept at reset value in packages without SMPS."
              },
              "FSTEN": {
                "bit": 2,
                "description": "Fast soft start"
              }
            },
            "PWR_VOSR": {
              "USBBOOSTRDY": {
                "bit": 13,
                "description": "USB EPOD booster ready\nThis bit is set to 1 by hardware when the power booster startup time is reached. The USB clock can be provided only after this bit is set.\nNote: This bit is only available in STM32U59x/5Ax. It is reserved in STM32U575/585."
              },
              "BOOSTRDY": {
                "bit": 14,
                "description": "EPOD booster ready\nThis bit is set to 1 by hardware when the power booster startup time is reached. The system clock frequency can be switched higher than 50 MHz only after this bit is set."
              },
              "VOSRDY": {
                "bit": 15,
                "description": "Ready bit for VCORE voltage scaling output selection"
              },
              "VOS": {
                "bit": 16,
                "description": "Voltage scaling range selection\nThis field is protected against non-secure access when SYSCLKSEC\u00a0=\u00a01 in RCC_SECCFGR. It is protected against unprivileged access when SYSCLKSEC\u00a0=\u00a01 in RCC_SECCFGR and SPRIV\u00a0=\u00a01 in PWR_PRIVCFGR, or when SYSCLKSEC\u00a0=\u00a00 and NSPRIV\u00a0=\u00a01.",
                "width": 2
              },
              "BOOSTEN": {
                "bit": 18,
                "description": "EPOD booster enable\nThis bit is protected against non-secure access when SYSCLKSEC\u00a0=\u00a01 in RCC_SECCFGR. It is protected against unprivileged access when SYSCLKSEC\u00a0=\u00a01 in RCC_SECCFGR and SPRIV\u00a0=\u00a01 in PWR_PRIVCFGR, or when SYSCLKSEC\u00a0=\u00a00 and NSPRIV\u00a0=\u00a01.\nThis bit must be set in range 1 and range 2 before increasing the system clock frequency above 50 MHz.\nThis bit is reset when going into Stop modes (0, 1, 2, 3)."
              },
              "USBPWREN": {
                "bit": 19,
                "description": "USB power enable\nThis bit is protected against non-secure access when SYSCLKSEC\u00a0=\u00a01 in RCC_SECCFGR. It is protected against unprivileged access when SYSCLKSEC\u00a0=\u00a01 in RCC_SECCFGR and SPRIV\u00a0=\u00a01 in PWR_PRIVCFGR, or when SYSCLKSEC\u00a0=\u00a00 and NSPRIV\u00a0=\u00a01.\nNote: This bit is only available in STM32U59x/5Ax. It is reserved in STM32U575/585."
              },
              "USBBOOSTEN": {
                "bit": 20,
                "description": "USB EPOD booster enable\nThis bit is protected against non-secure access when SYSCLKSEC\u00a0=\u00a01 in RCC_SECCFGR. It is protected against unprivileged access when SYSCLKSEC\u00a0=\u00a01 in RCC_SECCFGR and SPRIV\u00a0=\u00a01 in PWR_PRIVCFGR, or when SYSCLKSEC\u00a0=\u00a00 and NSPRIV\u00a0=\u00a01.\nThis bit must be set in range 1 and range 2 before enabling the USB peripheral.\nThis bit is reset when going into Stop modes (0, 1, 2, 3).\nNote: This bit is only available in STM32U59x/5Ax. It is reserved in STM32U575/585."
              }
            },
            "PWR_SVMCR": {
              "PVDE": {
                "bit": 4,
                "description": "Power voltage detector enable"
              },
              "PVDLS": {
                "bit": 5,
                "description": "Power voltage detector level selection\nThese bits select the voltage threshold detected by the power voltage detector:",
                "width": 3
              },
              "UVMEN": {
                "bit": 24,
                "description": "VDDUSB independent USB voltage monitor enable"
              },
              "IO2VMEN": {
                "bit": 25,
                "description": "VDDIO2 independent I/Os voltage monitor enable"
              },
              "AVM1EN": {
                "bit": 26,
                "description": "VDDA independent analog supply voltage monitor 1 enable (1.6\u00a0V threshold)"
              },
              "AVM2EN": {
                "bit": 27,
                "description": "VDDA independent analog supply voltage monitor 2 enable (1.8\u00a0V threshold)"
              },
              "USV": {
                "bit": 28,
                "description": "VDDUSB independent USB supply valid\nThis bit is used to validate the VDDUSB supply for electrical and logical isolation purpose.\nSetting this bit is mandatory to use the USB OTG peripheral. If VDDUSB is not always present in the application, the VDDUSB voltage monitor can be used to determine whether this supply is ready or not."
              },
              "IO2SV": {
                "bit": 29,
                "description": "VDDIO2 independent I/Os supply valid\nThis bit is used to validate the VDDIO2 supply for electrical and logical isolation purpose.\nSetting this bit is mandatory to use PG[15:2]. If VDDIO2 is not always present in the application, the VDDIO2 voltage monitor can be used to determine whether this supply is ready or not."
              },
              "ASV": {
                "bit": 30,
                "description": "VDDA independent analog supply valid\nThis bit is used to validate the VDDA supply for electrical and logical isolation purpose.\nSetting this bit is mandatory to use the analog peripherals. If VDDA is not always present in the application, the VDDA voltage monitor can be used to determine whether this supply is ready or not."
              }
            },
            "PWR_WUCR1": {
              "WUPEN1": {
                "bit": 0,
                "description": "Wakeup pin WKUP1 enable"
              },
              "WUPEN2": {
                "bit": 1,
                "description": "Wakeup pin WKUP2 enable"
              },
              "WUPEN3": {
                "bit": 2,
                "description": "Wakeup pin WKUP3 enable"
              },
              "WUPEN4": {
                "bit": 3,
                "description": "Wakeup pin WKUP4 enable"
              },
              "WUPEN5": {
                "bit": 4,
                "description": "Wakeup pin WKUP5 enable"
              },
              "WUPEN6": {
                "bit": 5,
                "description": "Wakeup pin WKUP6 enable"
              },
              "WUPEN7": {
                "bit": 6,
                "description": "Wakeup pin WKUP7 enable"
              },
              "WUPEN8": {
                "bit": 7,
                "description": "Wakeup pin WKUP8 enable"
              }
            },
            "PWR_WUCR2": {
              "WUPP1": {
                "bit": 0,
                "description": "Wakeup pin WKUP1 polarity.\nThis bit must be configured when WUPEN1 = 0."
              },
              "WUPP2": {
                "bit": 1,
                "description": "Wakeup pin WKUP2 polarity\nThis bit must be configured when WUPEN2 = 0."
              },
              "WUPP3": {
                "bit": 2,
                "description": "Wakeup pin WKUP3 polarity\nThis bit must be configured when WUPEN3 = 0."
              },
              "WUPP4": {
                "bit": 3,
                "description": "Wakeup pin WKUP4 polarity\nThis bit must be configured when WUPEN4 = 0."
              },
              "WUPP5": {
                "bit": 4,
                "description": "Wakeup pin WKUP5 polarity\nThis bit must be configured when WUPEN5 = 0."
              },
              "WUPP6": {
                "bit": 5,
                "description": "Wakeup pin WKUP6 polarity\nThis bit must be configured when WUPEN6 = 0."
              },
              "WUPP7": {
                "bit": 6,
                "description": "Wakeup pin WKUP7 polarity\nThis bit must be configured when WUPEN7 = 0."
              },
              "WUPP8": {
                "bit": 7,
                "description": "Wakeup pin WKUP8 polarity\nThis bit must be configured when WUPEN8\u00a0=\u00a00."
              }
            },
            "PWR_WUCR3": {
              "WUSEL1": {
                "bit": 0,
                "description": "Wakeup pin WKUP1 selection\nThis field must be configured when WUPEN1 = 0.",
                "width": 2
              },
              "WUSEL2": {
                "bit": 2,
                "description": "Wakeup pin WKUP2 selection\nThis field must be configured when WUPEN2 = 0.",
                "width": 2
              },
              "WUSEL3": {
                "bit": 4,
                "description": "Wakeup pin WKUP3 selection\nThis field must be configured when WUPEN3 = 0.",
                "width": 2
              },
              "WUSEL4": {
                "bit": 6,
                "description": "Wakeup pin WKUP4 selection\nThis field must be configured when WUPEN4 = 0.",
                "width": 2
              },
              "WUSEL5": {
                "bit": 8,
                "description": "Wakeup pin WKUP5 selection\nThis field must be configured when WUPEN5 = 0.",
                "width": 2
              },
              "WUSEL6": {
                "bit": 10,
                "description": "Wakeup pin WKUP6 selection\nThis field must be configured when WUPEN6 = 0.",
                "width": 2
              },
              "WUSEL7": {
                "bit": 12,
                "description": "Wakeup pin WKUP7 selection\nThis field must be configured when WUPEN7 = 0.",
                "width": 2
              },
              "WUSEL8": {
                "bit": 14,
                "description": "Wakeup pin WKUP8 selection\nThis field must be configured when WUPEN8 = 0.",
                "width": 2
              }
            },
            "PWR_BDCR1": {
              "BREN": {
                "bit": 0,
                "description": "Backup RAM retention in Standby and VBAT modes\nWhen this bit is set, the backup RAM content is kept in Standby and VBAT modes.\nIf BREN is reset, the backup RAM can still be used in Run, Sleep and Stop modes. However, its content is lost in Standby, Shutdown and VBAT modes. This bit can be written only when the regulator is LDO, which must be configured before switching to SMPS.\nNote: Backup RAM cannot be preserved in Shutdown mode."
              },
              "MONEN": {
                "bit": 4,
                "description": "Backup domain voltage and temperature monitoring enable"
              }
            },
            "PWR_BDCR2": {
              "VBE": {
                "bit": 0,
                "description": "VBAT charging enable"
              },
              "VBRS": {
                "bit": 1,
                "description": "VBAT charging resistor selection"
              }
            },
            "PWR_DBPR": {
              "DBP": {
                "bit": 0,
                "description": "Disable Backup domain write protection\nIn reset state, all registers and SRAM in Backup domain are protected against parasitic write access. This bit must be set to enable the write access to these registers."
              }
            },
            "PWR_UCPDR": {
              "UCPD_DBDIS": {
                "bit": 0,
                "description": "UCPD dead battery disable\nAfter exiting reset, the USB Type-C \u201cdead battery\u201d behavior is enabled, which may have a pull-down effect on CC1 and CC2 pins. It is recommended to disable it in all cases, either to stop this pull-down or to handover control to the UCPD (the UCPD must be initialized before doing the disable)."
              },
              "UCPD_STBY": {
                "bit": 1,
                "description": "UCPD Standby mode\nWhen set, this bit is used to memorize the UCPD configuration in Standby mode.\nThis bit must be written to 1 just before entering Standby mode when using UCPD.\nIt must be written to 0 after exiting the Standby mode and before writing any UCPD registers."
              }
            },
            "PWR_SECCFGR": {
              "WUP1SEC": {
                "bit": 0,
                "description": "WUP1 secure protection"
              },
              "WUP2SEC": {
                "bit": 1,
                "description": "WUP2 secure protection"
              },
              "WUP3SEC": {
                "bit": 2,
                "description": "WUP3 secure protection"
              },
              "WUP4SEC": {
                "bit": 3,
                "description": "WUP4 secure protection"
              },
              "WUP5SEC": {
                "bit": 4,
                "description": "WUP5 secure protection"
              },
              "WUP6SEC": {
                "bit": 5,
                "description": "WUP6 secure protection"
              },
              "WUP7SEC": {
                "bit": 6,
                "description": "WUP7 secure protection"
              },
              "WUP8SEC": {
                "bit": 7,
                "description": "WUP8 secure protection"
              },
              "LPMSEC": {
                "bit": 12,
                "description": "Low-power modes secure protection"
              },
              "VDMSEC": {
                "bit": 13,
                "description": "Voltage detection and monitoring secure protection"
              },
              "VBSEC": {
                "bit": 14,
                "description": "Backup domain secure protection"
              },
              "APCSEC": {
                "bit": 15,
                "description": "Pull-up/pull-down secure protection"
              }
            },
            "PWR_PRIVCFGR": {
              "SPRIV": {
                "bit": 0,
                "description": "PWR secure functions privilege configuration\nThis bit is set and reset by software. It can be written only by a secure privileged access."
              },
              "NSPRIV": {
                "bit": 1,
                "description": "PWR non-secure functions privilege configuration\nThis bit is set and reset by software. It can be written only by privileged access, secure or non-secure."
              }
            },
            "PWR_SR": {
              "CSSF": {
                "bit": 0,
                "description": "Clear Stop and Standby flags\nThis bit is protected against non-secure access when LPMSEC\u00a0=\u00a01 in PWR_SECCFGR.\nThis bit is protected against unprivileged access when LPMSEC\u00a0=\u00a01 and SPRIV\u00a0=\u00a01 in PWR_PRIVCFGR, or when LPMSEC\u00a0=\u00a00 and NSPRIV\u00a0=\u00a01.\nWriting 1 to this bit clears the STOPF and SBF flags."
              },
              "STOPF": {
                "bit": 1,
                "description": "Stop flag\nThis bit is set by hardware when the device enters a Stop mode, and is cleared by software by writing 1 to the CSSF bit."
              },
              "SBF": {
                "bit": 2,
                "description": "Standby flag\nThis bit is set by hardware when the device enters the Standby mode, and is cleared by writing 1 to the CSSF bit, or by a power-on reset. It is not cleared by the system reset."
              }
            },
            "PWR_SVMSR": {
              "REGS": {
                "bit": 1,
                "description": "Regulator selection"
              },
              "PVDO": {
                "bit": 4,
                "description": "VDD voltage detector output"
              },
              "ACTVOSRDY": {
                "bit": 15,
                "description": "Voltage level ready for currently used VOS"
              },
              "ACTVOS": {
                "bit": 16,
                "description": "VOS currently applied to VCORE\nThis field provides the last VOS value.",
                "width": 2
              },
              "VDDUSBRDY": {
                "bit": 24,
                "description": "VDDUSB ready"
              },
              "VDDIO2RDY": {
                "bit": 25,
                "description": "VDDIO2 ready"
              },
              "VDDA1RDY": {
                "bit": 26,
                "description": "VDDA ready versus 1.6V voltage monitor"
              },
              "VDDA2RDY": {
                "bit": 27,
                "description": "VDDA ready versus 1.8\u00a0V voltage monitor"
              }
            },
            "PWR_BDSR": {
              "VBATH": {
                "bit": 1,
                "description": "Backup domain voltage level monitoring versus high threshold"
              },
              "TEMPL": {
                "bit": 2,
                "description": "Temperature level monitoring versus low threshold"
              },
              "TEMPH": {
                "bit": 3,
                "description": "Temperature level monitoring versus high threshold"
              }
            },
            "PWR_WUSR": {
              "WUF1": {
                "bit": 0,
                "description": "Wakeup flag 1\nThis bit is set when a wakeup event is detected on WKUP1 pin. This bit is cleared by writing 1 in the CWUF1 bit of PWR_WUSCR when WUSEL \u2260 11, or by hardware when WUPEN1\u00a0=\u00a00."
              },
              "WUF2": {
                "bit": 1,
                "description": "Wakeup flag 2\nThis bit is set when a wakeup event is detected on WKUP2 pin. This bit is cleared by writing 1 in the CWUF2 bit of PWR_WUSCR when WUSEL \u2260 11, or by hardware when WUPEN2\u00a0=\u00a00."
              },
              "WUF3": {
                "bit": 2,
                "description": "Wakeup flag 3\nThis bit is set when a wakeup event is detected on WKUP3 pin. This bit is cleared by writing 1 in the CWUF3 bit of PWR_WUSCR when WUSEL \u2260 11, or by hardware when WUPEN3\u00a0=\u00a00."
              },
              "WUF4": {
                "bit": 3,
                "description": "Wakeup flag 4\nThis bit is set when a wakeup event is detected on WKUP4 pin. This bit is cleared by writing 1 in the CWUF4 bit of PWR_WUSCR when WUSEL \u2260 11, or by hardware when WUPEN4\u00a0=\u00a00."
              },
              "WUF5": {
                "bit": 4,
                "description": "Wakeup flag 5\nThis bit is set when a wakeup event is detected on WKUP5 pin. This bit is cleared by writing 1 in the CWUF5 bit of PWR_WUSCR when WUSEL \u2260 11, or by hardware when WUPEN5\u00a0=\u00a00."
              },
              "WUF6": {
                "bit": 5,
                "description": "Wakeup flag 6\nThis bit is set when a wakeup event is detected on WKUP6 pin. This bit is cleared by writing 1 in the CWUF6 bit of PWR_WUSCR when WUSEL \u2260 11, or by hardware when WUPEN6\u00a0=\u00a00.\nIf WUSEL\u00a0=\u00a011, this bit is cleared by hardware when all internal wakeup source are cleared."
              },
              "WUF7": {
                "bit": 6,
                "description": "Wakeup flag 7\nThis bit is set when a wakeup event is detected on WKUP7 pin. This bit is cleared by writing 1 in the CWUF7 bit of PWR_WUSCR when WUSEL \u2260 11, or by hardware when WUPEN7\u00a0=\u00a00.\nIf WUSEL\u00a0=\u00a011, this bit is cleared by hardware when all internal wakeup source are cleared."
              },
              "WUF8": {
                "bit": 7,
                "description": "Wakeup flag 8\nThis bit is set when a wakeup event is detected on WKUP8 pin. This bit is cleared by writing 1 in the CWUF8 bit of PWR_WUSCR when WUSEL \u2260 11, or by hardware when WUPEN8\u00a0=\u00a00.\nIf WUSEL\u00a0=\u00a011, this bit is cleared by hardware when all internal wakeup source are cleared."
              }
            },
            "PWR_WUSCR": {
              "CWUF1": {
                "bit": 0,
                "description": "Wakeup flag 1\nWriting 1 to this bit clears the WUF1 flag in PWR_WUSR."
              },
              "CWUF2": {
                "bit": 1,
                "description": "Wakeup flag 2\nWriting 1 to this bit clears the WUF2 flag in PWR_WUSR."
              },
              "CWUF3": {
                "bit": 2,
                "description": "Wakeup flag 3\nWriting 1 to this bit clears the WUF3 flag in PWR_WUSR."
              },
              "CWUF4": {
                "bit": 3,
                "description": "Wakeup flag 4\nWriting 1 to this bit clears the WUF4 flag in PWR_WUSR."
              },
              "CWUF5": {
                "bit": 4,
                "description": "Wakeup flag 5\nWriting 1 to this bit clears the WUF5 flag in PWR_WUSR."
              },
              "CWUF6": {
                "bit": 5,
                "description": "Wakeup flag 6\nWriting 1 to this bit clears the WUF6 flag in PWR_WUSR."
              },
              "CWUF7": {
                "bit": 6,
                "description": "Wakeup flag 7\nWriting 1 to this bit clears the WUF7 flag in PWR_WUSR."
              },
              "CWUF8": {
                "bit": 7,
                "description": "Wakeup flag 8\nWriting 1 to this bit clears the WUF8 flag in PWR_WUSR."
              }
            },
            "PWR_APCR": {
              "APC": {
                "bit": 0,
                "description": "Apply pull-up and pull-down configuration\nWhen this bit is set, the I/O pull-up and pull-down configurations defined in PWR_PUCRx and PWR_PDCRx are applied. When this bit is cleared, PWR_PUCRx and PWR_PDCRx are not applied to the I/Os."
              }
            },
            "PWR_PUCRA": {
              "PU0": {
                "bit": 0,
                "description": "PU0"
              },
              "PU1": {
                "bit": 1,
                "description": "PU1"
              },
              "PU2": {
                "bit": 2,
                "description": "PU2"
              },
              "PU3": {
                "bit": 3,
                "description": "PU3"
              },
              "PU4": {
                "bit": 4,
                "description": "PU4"
              },
              "PU5": {
                "bit": 5,
                "description": "PU5"
              },
              "PU6": {
                "bit": 6,
                "description": "PU6"
              },
              "PU7": {
                "bit": 7,
                "description": "PU7"
              },
              "PU8": {
                "bit": 8,
                "description": "PU8"
              },
              "PU9": {
                "bit": 9,
                "description": "PU9"
              },
              "PU10": {
                "bit": 10,
                "description": "PU10"
              },
              "PU11": {
                "bit": 11,
                "description": "PU11"
              },
              "PU12": {
                "bit": 12,
                "description": "PU12"
              },
              "PU13": {
                "bit": 13,
                "description": "PU13"
              },
              "PU15": {
                "bit": 15,
                "description": "Port A pull-up bit 15\nWhen set, this bit activates the pull-up on PA15 when the APC bit is set in PWR_APCR. The pull-up is not activated if the corresponding PD15 bit is also set."
              }
            },
            "PWR_PDCRA": {
              "PD0": {
                "bit": 0,
                "description": "PD0"
              },
              "PD1": {
                "bit": 1,
                "description": "PD1"
              },
              "PD2": {
                "bit": 2,
                "description": "PD2"
              },
              "PD3": {
                "bit": 3,
                "description": "PD3"
              },
              "PD4": {
                "bit": 4,
                "description": "PD4"
              },
              "PD5": {
                "bit": 5,
                "description": "PD5"
              },
              "PD6": {
                "bit": 6,
                "description": "PD6"
              },
              "PD7": {
                "bit": 7,
                "description": "PD7"
              },
              "PD8": {
                "bit": 8,
                "description": "PD8"
              },
              "PD9": {
                "bit": 9,
                "description": "PD9"
              },
              "PD10": {
                "bit": 10,
                "description": "PD10"
              },
              "PD11": {
                "bit": 11,
                "description": "PD11"
              },
              "PD12": {
                "bit": 12,
                "description": "PD12"
              },
              "PD14": {
                "bit": 14,
                "description": "Port A pull-down bit 14\nWhen set, this bit activates the pull-down on PA14 when the APC bit is set in PWR_APCR."
              }
            },
            "PWR_PUCRB": {
              "PU0": {
                "bit": 0,
                "description": "PU0"
              },
              "PU1": {
                "bit": 1,
                "description": "PU1"
              },
              "PU2": {
                "bit": 2,
                "description": "PU2"
              },
              "PU3": {
                "bit": 3,
                "description": "PU3"
              },
              "PU4": {
                "bit": 4,
                "description": "PU4"
              },
              "PU5": {
                "bit": 5,
                "description": "PU5"
              },
              "PU6": {
                "bit": 6,
                "description": "PU6"
              },
              "PU7": {
                "bit": 7,
                "description": "PU7"
              },
              "PU8": {
                "bit": 8,
                "description": "PU8"
              },
              "PU9": {
                "bit": 9,
                "description": "PU9"
              },
              "PU10": {
                "bit": 10,
                "description": "PU10"
              },
              "PU11": {
                "bit": 11,
                "description": "PU11"
              },
              "PU12": {
                "bit": 12,
                "description": "PU12"
              },
              "PU13": {
                "bit": 13,
                "description": "PU13"
              },
              "PU14": {
                "bit": 14,
                "description": "PU14"
              },
              "PU15": {
                "bit": 15,
                "description": "PU15"
              }
            },
            "PWR_PDCRB": {
              "PD0": {
                "bit": 0,
                "description": "PD0"
              },
              "PD1": {
                "bit": 1,
                "description": "PD1"
              },
              "PD2": {
                "bit": 2,
                "description": "PD2"
              },
              "PD3": {
                "bit": 3,
                "description": "PD3"
              },
              "PD5": {
                "bit": 5,
                "description": "PD5"
              },
              "PD6": {
                "bit": 6,
                "description": "PD6"
              },
              "PD7": {
                "bit": 7,
                "description": "PD7"
              },
              "PD8": {
                "bit": 8,
                "description": "PD8"
              },
              "PD9": {
                "bit": 9,
                "description": "PD9"
              },
              "PD10": {
                "bit": 10,
                "description": "PD10"
              },
              "PD11": {
                "bit": 11,
                "description": "PD11"
              },
              "PD12": {
                "bit": 12,
                "description": "PD12"
              },
              "PD13": {
                "bit": 13,
                "description": "PD13"
              },
              "PD14": {
                "bit": 14,
                "description": "PD14"
              },
              "PD15": {
                "bit": 15,
                "description": "PD15"
              }
            },
            "PWR_PUCRC": {
              "PU0": {
                "bit": 0,
                "description": "PU0"
              },
              "PU1": {
                "bit": 1,
                "description": "PU1"
              },
              "PU2": {
                "bit": 2,
                "description": "PU2"
              },
              "PU3": {
                "bit": 3,
                "description": "PU3"
              },
              "PU4": {
                "bit": 4,
                "description": "PU4"
              },
              "PU5": {
                "bit": 5,
                "description": "PU5"
              },
              "PU6": {
                "bit": 6,
                "description": "PU6"
              },
              "PU7": {
                "bit": 7,
                "description": "PU7"
              },
              "PU8": {
                "bit": 8,
                "description": "PU8"
              },
              "PU9": {
                "bit": 9,
                "description": "PU9"
              },
              "PU10": {
                "bit": 10,
                "description": "PU10"
              },
              "PU11": {
                "bit": 11,
                "description": "PU11"
              },
              "PU12": {
                "bit": 12,
                "description": "PU12"
              },
              "PU13": {
                "bit": 13,
                "description": "PU13"
              },
              "PU14": {
                "bit": 14,
                "description": "PU14"
              },
              "PU15": {
                "bit": 15,
                "description": "PU15"
              }
            },
            "PWR_PDCRC": {
              "PD0": {
                "bit": 0,
                "description": "PD0"
              },
              "PD1": {
                "bit": 1,
                "description": "PD1"
              },
              "PD2": {
                "bit": 2,
                "description": "PD2"
              },
              "PD3": {
                "bit": 3,
                "description": "PD3"
              },
              "PD4": {
                "bit": 4,
                "description": "PD4"
              },
              "PD5": {
                "bit": 5,
                "description": "PD5"
              },
              "PD6": {
                "bit": 6,
                "description": "PD6"
              },
              "PD7": {
                "bit": 7,
                "description": "PD7"
              },
              "PD8": {
                "bit": 8,
                "description": "PD8"
              },
              "PD9": {
                "bit": 9,
                "description": "PD9"
              },
              "PD10": {
                "bit": 10,
                "description": "PD10"
              },
              "PD11": {
                "bit": 11,
                "description": "PD11"
              },
              "PD12": {
                "bit": 12,
                "description": "PD12"
              },
              "PD13": {
                "bit": 13,
                "description": "PD13"
              },
              "PD14": {
                "bit": 14,
                "description": "PD14"
              },
              "PD15": {
                "bit": 15,
                "description": "PD15"
              }
            },
            "PWR_PUCRD": {
              "PU0": {
                "bit": 0,
                "description": "PU0"
              },
              "PU1": {
                "bit": 1,
                "description": "PU1"
              },
              "PU2": {
                "bit": 2,
                "description": "PU2"
              },
              "PU3": {
                "bit": 3,
                "description": "PU3"
              },
              "PU4": {
                "bit": 4,
                "description": "PU4"
              },
              "PU5": {
                "bit": 5,
                "description": "PU5"
              },
              "PU6": {
                "bit": 6,
                "description": "PU6"
              },
              "PU7": {
                "bit": 7,
                "description": "PU7"
              },
              "PU8": {
                "bit": 8,
                "description": "PU8"
              },
              "PU9": {
                "bit": 9,
                "description": "PU9"
              },
              "PU10": {
                "bit": 10,
                "description": "PU10"
              },
              "PU11": {
                "bit": 11,
                "description": "PU11"
              },
              "PU12": {
                "bit": 12,
                "description": "PU12"
              },
              "PU13": {
                "bit": 13,
                "description": "PU13"
              },
              "PU14": {
                "bit": 14,
                "description": "PU14"
              },
              "PU15": {
                "bit": 15,
                "description": "PU15"
              }
            },
            "PWR_PDCRD": {
              "PD0": {
                "bit": 0,
                "description": "PD0"
              },
              "PD1": {
                "bit": 1,
                "description": "PD1"
              },
              "PD2": {
                "bit": 2,
                "description": "PD2"
              },
              "PD3": {
                "bit": 3,
                "description": "PD3"
              },
              "PD4": {
                "bit": 4,
                "description": "PD4"
              },
              "PD5": {
                "bit": 5,
                "description": "PD5"
              },
              "PD6": {
                "bit": 6,
                "description": "PD6"
              },
              "PD7": {
                "bit": 7,
                "description": "PD7"
              },
              "PD8": {
                "bit": 8,
                "description": "PD8"
              },
              "PD9": {
                "bit": 9,
                "description": "PD9"
              },
              "PD10": {
                "bit": 10,
                "description": "PD10"
              },
              "PD11": {
                "bit": 11,
                "description": "PD11"
              },
              "PD12": {
                "bit": 12,
                "description": "PD12"
              },
              "PD13": {
                "bit": 13,
                "description": "PD13"
              },
              "PD14": {
                "bit": 14,
                "description": "PD14"
              },
              "PD15": {
                "bit": 15,
                "description": "PD15"
              }
            },
            "PWR_PUCRE": {
              "PU0": {
                "bit": 0,
                "description": "PU0"
              },
              "PU1": {
                "bit": 1,
                "description": "PU1"
              },
              "PU2": {
                "bit": 2,
                "description": "PU2"
              },
              "PU3": {
                "bit": 3,
                "description": "PU3"
              },
              "PU4": {
                "bit": 4,
                "description": "PU4"
              },
              "PU5": {
                "bit": 5,
                "description": "PU5"
              },
              "PU6": {
                "bit": 6,
                "description": "PU6"
              },
              "PU7": {
                "bit": 7,
                "description": "PU7"
              },
              "PU8": {
                "bit": 8,
                "description": "PU8"
              },
              "PU9": {
                "bit": 9,
                "description": "PU9"
              },
              "PU10": {
                "bit": 10,
                "description": "PU10"
              },
              "PU11": {
                "bit": 11,
                "description": "PU11"
              },
              "PU12": {
                "bit": 12,
                "description": "PU12"
              },
              "PU13": {
                "bit": 13,
                "description": "PU13"
              },
              "PU14": {
                "bit": 14,
                "description": "PU14"
              },
              "PU15": {
                "bit": 15,
                "description": "PU15"
              }
            },
            "PWR_PDCRE": {
              "PD0": {
                "bit": 0,
                "description": "PD0"
              },
              "PD1": {
                "bit": 1,
                "description": "PD1"
              },
              "PD2": {
                "bit": 2,
                "description": "PD2"
              },
              "PD3": {
                "bit": 3,
                "description": "PD3"
              },
              "PD4": {
                "bit": 4,
                "description": "PD4"
              },
              "PD5": {
                "bit": 5,
                "description": "PD5"
              },
              "PD6": {
                "bit": 6,
                "description": "PD6"
              },
              "PD7": {
                "bit": 7,
                "description": "PD7"
              },
              "PD8": {
                "bit": 8,
                "description": "PD8"
              },
              "PD9": {
                "bit": 9,
                "description": "PD9"
              },
              "PD10": {
                "bit": 10,
                "description": "PD10"
              },
              "PD11": {
                "bit": 11,
                "description": "PD11"
              },
              "PD12": {
                "bit": 12,
                "description": "PD12"
              },
              "PD13": {
                "bit": 13,
                "description": "PD13"
              },
              "PD14": {
                "bit": 14,
                "description": "PD14"
              },
              "PD15": {
                "bit": 15,
                "description": "PD15"
              }
            },
            "PWR_PUCRF": {
              "PU0": {
                "bit": 0,
                "description": "PU0"
              },
              "PU1": {
                "bit": 1,
                "description": "PU1"
              },
              "PU2": {
                "bit": 2,
                "description": "PU2"
              },
              "PU3": {
                "bit": 3,
                "description": "PU3"
              },
              "PU4": {
                "bit": 4,
                "description": "PU4"
              },
              "PU5": {
                "bit": 5,
                "description": "PU5"
              },
              "PU6": {
                "bit": 6,
                "description": "PU6"
              },
              "PU7": {
                "bit": 7,
                "description": "PU7"
              },
              "PU8": {
                "bit": 8,
                "description": "PU8"
              },
              "PU9": {
                "bit": 9,
                "description": "PU9"
              },
              "PU10": {
                "bit": 10,
                "description": "PU10"
              },
              "PU11": {
                "bit": 11,
                "description": "PU11"
              },
              "PU12": {
                "bit": 12,
                "description": "PU12"
              },
              "PU13": {
                "bit": 13,
                "description": "PU13"
              },
              "PU14": {
                "bit": 14,
                "description": "PU14"
              },
              "PU15": {
                "bit": 15,
                "description": "PU15"
              }
            },
            "PWR_PDCRF": {
              "PD0": {
                "bit": 0,
                "description": "PD0"
              },
              "PD1": {
                "bit": 1,
                "description": "PD1"
              },
              "PD2": {
                "bit": 2,
                "description": "PD2"
              },
              "PD3": {
                "bit": 3,
                "description": "PD3"
              },
              "PD4": {
                "bit": 4,
                "description": "PD4"
              },
              "PD5": {
                "bit": 5,
                "description": "PD5"
              },
              "PD6": {
                "bit": 6,
                "description": "PD6"
              },
              "PD7": {
                "bit": 7,
                "description": "PD7"
              },
              "PD8": {
                "bit": 8,
                "description": "PD8"
              },
              "PD9": {
                "bit": 9,
                "description": "PD9"
              },
              "PD10": {
                "bit": 10,
                "description": "PD10"
              },
              "PD11": {
                "bit": 11,
                "description": "PD11"
              },
              "PD12": {
                "bit": 12,
                "description": "PD12"
              },
              "PD13": {
                "bit": 13,
                "description": "PD13"
              },
              "PD14": {
                "bit": 14,
                "description": "PD14"
              },
              "PD15": {
                "bit": 15,
                "description": "PD15"
              }
            },
            "PWR_PUCRG": {
              "PU0": {
                "bit": 0,
                "description": "PU0"
              },
              "PU1": {
                "bit": 1,
                "description": "PU1"
              },
              "PU2": {
                "bit": 2,
                "description": "PU2"
              },
              "PU3": {
                "bit": 3,
                "description": "PU3"
              },
              "PU4": {
                "bit": 4,
                "description": "PU4"
              },
              "PU5": {
                "bit": 5,
                "description": "PU5"
              },
              "PU6": {
                "bit": 6,
                "description": "PU6"
              },
              "PU7": {
                "bit": 7,
                "description": "PU7"
              },
              "PU8": {
                "bit": 8,
                "description": "PU8"
              },
              "PU9": {
                "bit": 9,
                "description": "PU9"
              },
              "PU10": {
                "bit": 10,
                "description": "PU10"
              },
              "PU11": {
                "bit": 11,
                "description": "PU11"
              },
              "PU12": {
                "bit": 12,
                "description": "PU12"
              },
              "PU13": {
                "bit": 13,
                "description": "PU13"
              },
              "PU14": {
                "bit": 14,
                "description": "PU14"
              },
              "PU15": {
                "bit": 15,
                "description": "PU15"
              }
            },
            "PWR_PDCRG": {
              "PD0": {
                "bit": 0,
                "description": "PD0"
              },
              "PD1": {
                "bit": 1,
                "description": "PD1"
              },
              "PD2": {
                "bit": 2,
                "description": "PD2"
              },
              "PD3": {
                "bit": 3,
                "description": "PD3"
              },
              "PD4": {
                "bit": 4,
                "description": "PD4"
              },
              "PD5": {
                "bit": 5,
                "description": "PD5"
              },
              "PD6": {
                "bit": 6,
                "description": "PD6"
              },
              "PD7": {
                "bit": 7,
                "description": "PD7"
              },
              "PD8": {
                "bit": 8,
                "description": "PD8"
              },
              "PD9": {
                "bit": 9,
                "description": "PD9"
              },
              "PD10": {
                "bit": 10,
                "description": "PD10"
              },
              "PD11": {
                "bit": 11,
                "description": "PD11"
              },
              "PD12": {
                "bit": 12,
                "description": "PD12"
              },
              "PD13": {
                "bit": 13,
                "description": "PD13"
              },
              "PD14": {
                "bit": 14,
                "description": "PD14"
              },
              "PD15": {
                "bit": 15,
                "description": "PD15"
              }
            },
            "PWR_PUCRH": {
              "PU0": {
                "bit": 0,
                "description": "PU0"
              },
              "PU1": {
                "bit": 1,
                "description": "PU1"
              },
              "PU2": {
                "bit": 2,
                "description": "PU2"
              },
              "PU3": {
                "bit": 3,
                "description": "PU3"
              },
              "PU4": {
                "bit": 4,
                "description": "PU4"
              },
              "PU5": {
                "bit": 5,
                "description": "PU5"
              },
              "PU6": {
                "bit": 6,
                "description": "PU6"
              },
              "PU7": {
                "bit": 7,
                "description": "PU7"
              },
              "PU8": {
                "bit": 8,
                "description": "PU8"
              },
              "PU9": {
                "bit": 9,
                "description": "PU9"
              },
              "PU10": {
                "bit": 10,
                "description": "PU10"
              },
              "PU11": {
                "bit": 11,
                "description": "PU11"
              },
              "PU12": {
                "bit": 12,
                "description": "PU12"
              },
              "PU13": {
                "bit": 13,
                "description": "PU13"
              },
              "PU14": {
                "bit": 14,
                "description": "PU14"
              },
              "PU15": {
                "bit": 15,
                "description": "PU15"
              }
            },
            "PWR_PDCRH": {
              "PD0": {
                "bit": 0,
                "description": "PD0"
              },
              "PD1": {
                "bit": 1,
                "description": "PD1"
              },
              "PD2": {
                "bit": 2,
                "description": "PD2"
              },
              "PD3": {
                "bit": 3,
                "description": "PD3"
              },
              "PD4": {
                "bit": 4,
                "description": "PD4"
              },
              "PD5": {
                "bit": 5,
                "description": "PD5"
              },
              "PD6": {
                "bit": 6,
                "description": "PD6"
              },
              "PD7": {
                "bit": 7,
                "description": "PD7"
              },
              "PD8": {
                "bit": 8,
                "description": "PD8"
              },
              "PD9": {
                "bit": 9,
                "description": "PD9"
              },
              "PD10": {
                "bit": 10,
                "description": "PD10"
              },
              "PD11": {
                "bit": 11,
                "description": "PD11"
              },
              "PD12": {
                "bit": 12,
                "description": "PD12"
              },
              "PD13": {
                "bit": 13,
                "description": "PD13"
              },
              "PD14": {
                "bit": 14,
                "description": "PD14"
              },
              "PD15": {
                "bit": 15,
                "description": "PD15"
              }
            },
            "PWR_PUCRI": {
              "PU0": {
                "bit": 0,
                "description": "PU0"
              },
              "PU1": {
                "bit": 1,
                "description": "PU1"
              },
              "PU2": {
                "bit": 2,
                "description": "PU2"
              },
              "PU3": {
                "bit": 3,
                "description": "PU3"
              },
              "PU4": {
                "bit": 4,
                "description": "PU4"
              },
              "PU5": {
                "bit": 5,
                "description": "PU5"
              },
              "PU6": {
                "bit": 6,
                "description": "PU6"
              },
              "PU7": {
                "bit": 7,
                "description": "PU7"
              },
              "PU8": {
                "bit": 8,
                "description": "PU8"
              },
              "PU9": {
                "bit": 9,
                "description": "PU9"
              },
              "PU10": {
                "bit": 10,
                "description": "PU10"
              },
              "PU11": {
                "bit": 11,
                "description": "PU11"
              },
              "PU12": {
                "bit": 12,
                "description": "PU12"
              },
              "PU13": {
                "bit": 13,
                "description": "PU13"
              },
              "PU14": {
                "bit": 14,
                "description": "PU14"
              },
              "PU15": {
                "bit": 15,
                "description": "PU15"
              }
            },
            "PWR_PDCRI": {
              "PD0": {
                "bit": 0,
                "description": "PD0"
              },
              "PD1": {
                "bit": 1,
                "description": "PD1"
              },
              "PD2": {
                "bit": 2,
                "description": "PD2"
              },
              "PD3": {
                "bit": 3,
                "description": "PD3"
              },
              "PD4": {
                "bit": 4,
                "description": "PD4"
              },
              "PD5": {
                "bit": 5,
                "description": "PD5"
              },
              "PD6": {
                "bit": 6,
                "description": "PD6"
              },
              "PD7": {
                "bit": 7,
                "description": "PD7"
              },
              "PD8": {
                "bit": 8,
                "description": "PD8"
              },
              "PD9": {
                "bit": 9,
                "description": "PD9"
              },
              "PD10": {
                "bit": 10,
                "description": "PD10"
              },
              "PD11": {
                "bit": 11,
                "description": "PD11"
              },
              "PD12": {
                "bit": 12,
                "description": "PD12"
              },
              "PD13": {
                "bit": 13,
                "description": "PD13"
              },
              "PD14": {
                "bit": 14,
                "description": "PD14"
              },
              "PD15": {
                "bit": 15,
                "description": "PD15"
              }
            },
            "PWR_PUCRJ": {
              "PU0": {
                "bit": 0,
                "description": "PU0"
              },
              "PU1": {
                "bit": 1,
                "description": "PU1"
              },
              "PU2": {
                "bit": 2,
                "description": "PU2"
              },
              "PU3": {
                "bit": 3,
                "description": "PU3"
              },
              "PU4": {
                "bit": 4,
                "description": "PU4"
              },
              "PU5": {
                "bit": 5,
                "description": "PU5"
              },
              "PU6": {
                "bit": 6,
                "description": "PU6"
              },
              "PU7": {
                "bit": 7,
                "description": "PU7"
              },
              "PU8": {
                "bit": 8,
                "description": "PU8"
              },
              "PU9": {
                "bit": 9,
                "description": "PU9"
              },
              "PU10": {
                "bit": 10,
                "description": "PU10"
              },
              "PU11": {
                "bit": 11,
                "description": "PU11"
              }
            },
            "PWR_PDCRJ": {
              "PD0": {
                "bit": 0,
                "description": "PD0"
              },
              "PD1": {
                "bit": 1,
                "description": "PD1"
              },
              "PD2": {
                "bit": 2,
                "description": "PD2"
              },
              "PD3": {
                "bit": 3,
                "description": "PD3"
              },
              "PD4": {
                "bit": 4,
                "description": "PD4"
              },
              "PD5": {
                "bit": 5,
                "description": "PD5"
              },
              "PD6": {
                "bit": 6,
                "description": "PD6"
              },
              "PD7": {
                "bit": 7,
                "description": "PD7"
              },
              "PD8": {
                "bit": 8,
                "description": "PD8"
              },
              "PD9": {
                "bit": 9,
                "description": "PD9"
              },
              "PD10": {
                "bit": 10,
                "description": "PD10"
              },
              "PD11": {
                "bit": 11,
                "description": "PD11"
              }
            },
            "PWR_CR4": {
              "SRAM1PDS4": {
                "bit": 0,
                "description": "SRAM1PDS4"
              },
              "SRAM1PDS5": {
                "bit": 1,
                "description": "SRAM1PDS5"
              },
              "SRAM1PDS6": {
                "bit": 2,
                "description": "SRAM1PDS6"
              },
              "SRAM1PDS7": {
                "bit": 3,
                "description": "SRAM1PDS7"
              },
              "SRAM1PDS8": {
                "bit": 4,
                "description": "SRAM1PDS8"
              },
              "SRAM1PDS9": {
                "bit": 5,
                "description": "SRAM1PDS9"
              },
              "SRAM1PDS10": {
                "bit": 6,
                "description": "SRAM1PDS10"
              },
              "SRAM1PDS11": {
                "bit": 7,
                "description": "SRAM1PDS11"
              },
              "SRAM1PDS12": {
                "bit": 8,
                "description": "SRAM1PDS12"
              },
              "SRAM3PDS9": {
                "bit": 10,
                "description": "SRAM3PDS9"
              },
              "SRAM3PDS10": {
                "bit": 11,
                "description": "SRAM3PDS10"
              },
              "SRAM3PDS11": {
                "bit": 12,
                "description": "SRAM3PDS11"
              },
              "SRAM3PDS12": {
                "bit": 13,
                "description": "SRAM3PDS12"
              },
              "SRAM3PDS13": {
                "bit": 14,
                "description": "SRAM3PDS13"
              },
              "SRAM5PDS1": {
                "bit": 16,
                "description": "SRAM5PDS1"
              },
              "SRAM5PDS2": {
                "bit": 17,
                "description": "SRAM5PDS2"
              },
              "SRAM5PDS3": {
                "bit": 18,
                "description": "SRAM5PDS3"
              },
              "SRAM5PDS4": {
                "bit": 19,
                "description": "SRAM5PDS4"
              },
              "SRAM5PDS5": {
                "bit": 20,
                "description": "SRAM5PDS5"
              },
              "SRAM5PDS6": {
                "bit": 21,
                "description": "SRAM5PDS6"
              },
              "SRAM5PDS7": {
                "bit": 22,
                "description": "SRAM5PDS7"
              },
              "SRAM5PDS8": {
                "bit": 23,
                "description": "SRAM5PDS8"
              },
              "SRAM5PDS9": {
                "bit": 24,
                "description": "SRAM5PDS9"
              },
              "SRAM5PDS10": {
                "bit": 25,
                "description": "SRAM5PDS10"
              },
              "SRAM5PDS11": {
                "bit": 26,
                "description": "SRAM5PDS11"
              },
              "SRAM5PDS12": {
                "bit": 27,
                "description": "SRAM5PDS12"
              },
              "SRAM5PDS13": {
                "bit": 28,
                "description": "SRAM5PDS13"
              }
            }
          }
        },
        "RAMCFG": {
          "instances": [
            {
              "name": "RAMCFG",
              "base": "0x40026000",
              "irq": 5
            }
          ],
          "registers": {
            "M1CR": {
              "offset": "0x00",
              "size": 32,
              "description": "RAMCFG SRAM x control register"
            },
            "M1ISR": {
              "offset": "0x08",
              "size": 32,
              "description": "RAMCFG RAMx interrupt status register"
            },
            "RAM1ERKEYR": {
              "offset": "0x28",
              "size": 32,
              "description": "RAMCFG SRAM x erase key register"
            },
            "M2CR": {
              "offset": "0x40",
              "size": 32,
              "description": "RAMCFG SRAM x control register"
            },
            "M2IER": {
              "offset": "0x44",
              "size": 32,
              "description": "RAMCFG SRAM x interrupt enable register"
            },
            "M2ISR": {
              "offset": "0x48",
              "size": 32,
              "description": "RAMCFG RAMx interrupt status register"
            },
            "M2SEAR": {
              "offset": "0x4C",
              "size": 32,
              "description": "RAMCFG RAM x ECC single error address register"
            },
            "M2DEAR": {
              "offset": "0x50",
              "size": 32,
              "description": "RAMCFG RAM x ECC double error address register"
            },
            "M2ICR": {
              "offset": "0x54",
              "size": 32,
              "description": "RAMCFG RAM x interrupt clear register x"
            },
            "M2WPR1": {
              "offset": "0x58",
              "size": 32,
              "description": "RAMCFG SRAM2 write protection register 1"
            },
            "M2WPR2": {
              "offset": "0x5C",
              "size": 32,
              "description": "RAMCFG SRAM2 write protection register 2"
            },
            "M2ECCKEYR": {
              "offset": "0x64",
              "size": 32,
              "description": "RAMCFG SRAM x ECC key register"
            },
            "M2ERKEYR": {
              "offset": "0x68",
              "size": 32,
              "description": "RAMCFG SRAM x erase key register"
            },
            "M3CR": {
              "offset": "0x80",
              "size": 32,
              "description": "RAMCFG SRAM x control register"
            },
            "M3IER": {
              "offset": "0x84",
              "size": 32,
              "description": "RAMCFG SRAM x interrupt enable register"
            },
            "M3ISR": {
              "offset": "0x88",
              "size": 32,
              "description": "RAMCFG RAMx interrupt status register"
            },
            "M3SEAR": {
              "offset": "0x8C",
              "size": 32,
              "description": "RAMCFG RAM x ECC single error address register"
            },
            "M3DEAR": {
              "offset": "0x90",
              "size": 32,
              "description": "RAMCFG RAM x ECC double error address register"
            },
            "M3ICR": {
              "offset": "0x94",
              "size": 32,
              "description": "RAMCFG RAM x interrupt clear register x"
            },
            "M3ECCKEYR": {
              "offset": "0xA4",
              "size": 32,
              "description": "RAMCFG SRAM x ECC key register"
            },
            "M3ERKEYR": {
              "offset": "0xA8",
              "size": 32,
              "description": "RAMCFG SRAM x erase key register"
            },
            "M4CR": {
              "offset": "0xC0",
              "size": 32,
              "description": "RAMCFG SRAM x control register"
            },
            "M4ISR": {
              "offset": "0xC8",
              "size": 32,
              "description": "RAMCFG RAMx interrupt status register"
            },
            "M4ERKEYR": {
              "offset": "0xE8",
              "size": 32,
              "description": "RAMCFG SRAM x erase key register"
            },
            "M5CR": {
              "offset": "0x100",
              "size": 32,
              "description": "RAMCFG SRAM x control register"
            },
            "M5IER": {
              "offset": "0x104",
              "size": 32,
              "description": "RAMCFG SRAM x interrupt enable register"
            },
            "M5ISR": {
              "offset": "0x108",
              "size": 32,
              "description": "RAMCFG RAMx interrupt status register"
            },
            "M5SEAR": {
              "offset": "0x10C",
              "size": 32,
              "description": "RAMCFG RAM x ECC single error address register"
            },
            "M5DEAR": {
              "offset": "0x110",
              "size": 32,
              "description": "RAMCFG RAM x ECC double error address register"
            },
            "M5ICR": {
              "offset": "0x114",
              "size": 32,
              "description": "RAMCFG RAM x interrupt clear register x"
            },
            "M5ECCKEYR": {
              "offset": "0x124",
              "size": 32,
              "description": "RAMCFG RAM x interrupt clear register x"
            },
            "M5ERKEYR": {
              "offset": "0x128",
              "size": 32,
              "description": "Erase write protection key\nThe following steps are required to unlock the write protection of the SRAMER bit in the RAMCFG_MxCR register.\n1) Write 0xCA into ERASEKEY[7:0].\n2) Write 0x53 into ERASEKEY[7:0].\nNote: Writing a wrong key reactivates the write protection."
            },
            "M6CR": {
              "offset": "0x140",
              "size": 32,
              "description": "memory x control register"
            },
            "M6ISR": {
              "offset": "0x148",
              "size": 32,
              "description": "ECC single error detected and corrected\nNote: This bit is reserved and must be kept at reset value in SRAM1, SRAM4 and SRAM5 interrupt status registers."
            },
            "M6ERKEYR": {
              "offset": "0x168",
              "size": 32,
              "description": "Erase write protection key\nThe following steps are required to unlock the write protection of the SRAMER bit in the RAMCFG_MxCR register.\n1) Write 0xCA into ERASEKEY[7:0].\n2) Write 0x53 into ERASEKEY[7:0].\nNote: Writing a wrong key reactivates the write protection."
            }
          },
          "bits": {
            "M1CR": {
              "ECCE": {
                "bit": 0,
                "description": "ECCE"
              },
              "ALE": {
                "bit": 4,
                "description": "ALE"
              },
              "SRAMER": {
                "bit": 8,
                "description": "SRAMER"
              },
              "WSC": {
                "bit": 16,
                "description": "WSC",
                "width": 3
              }
            },
            "M1ISR": {
              "SEDC": {
                "bit": 0,
                "description": "SEDC"
              },
              "DED": {
                "bit": 1,
                "description": "DED"
              },
              "SRAMBUSY": {
                "bit": 8,
                "description": "SRAMBUSY"
              }
            },
            "RAM1ERKEYR": {
              "ERASEKEY": {
                "bit": 0,
                "description": "ERASEKEY",
                "width": 8
              }
            },
            "M2CR": {
              "ECCE": {
                "bit": 0,
                "description": "ECCE"
              },
              "ALE": {
                "bit": 4,
                "description": "ALE"
              },
              "SRAMER": {
                "bit": 8,
                "description": "SRAMER"
              },
              "WSC": {
                "bit": 16,
                "description": "WSC",
                "width": 3
              }
            },
            "M2IER": {
              "SEIE": {
                "bit": 0,
                "description": "SEIE"
              },
              "DEIE": {
                "bit": 1,
                "description": "DEIE"
              },
              "ECCNMI": {
                "bit": 3,
                "description": "ECCNMI"
              }
            },
            "M2ISR": {
              "SEDC": {
                "bit": 0,
                "description": "SEDC"
              },
              "DED": {
                "bit": 1,
                "description": "DED"
              },
              "SRAMBUSY": {
                "bit": 8,
                "description": "SRAMBUSY"
              }
            },
            "M2SEAR": {
              "ESEA": {
                "bit": 0,
                "description": "ESEA",
                "width": 32
              }
            },
            "M2DEAR": {
              "EDEA": {
                "bit": 0,
                "description": "EDEA",
                "width": 32
              }
            },
            "M2ICR": {
              "CSEDC": {
                "bit": 0,
                "description": "CSEDC"
              },
              "CDED": {
                "bit": 1,
                "description": "CDED"
              }
            },
            "M2WPR1": {
              "P0WP": {
                "bit": 0,
                "description": "P0WP"
              },
              "P1WP": {
                "bit": 1,
                "description": "P1WP"
              },
              "P2WP": {
                "bit": 2,
                "description": "P2WP"
              },
              "P3WP": {
                "bit": 3,
                "description": "P3WP"
              },
              "P4WP": {
                "bit": 4,
                "description": "P4WP"
              },
              "P5WP": {
                "bit": 5,
                "description": "P5WP"
              },
              "P6WP": {
                "bit": 6,
                "description": "P6WP"
              },
              "P7WP": {
                "bit": 7,
                "description": "P7WP"
              },
              "P8WP": {
                "bit": 8,
                "description": "P8WP"
              },
              "P9WP": {
                "bit": 9,
                "description": "P9WP"
              },
              "P10WP": {
                "bit": 10,
                "description": "P10WP"
              },
              "P11WP": {
                "bit": 11,
                "description": "P11WP"
              },
              "P12WP": {
                "bit": 12,
                "description": "P12WP"
              },
              "P13WP": {
                "bit": 13,
                "description": "P13WP"
              },
              "P14WP": {
                "bit": 14,
                "description": "P14WP"
              },
              "P15WP": {
                "bit": 15,
                "description": "P15WP"
              },
              "P16WP": {
                "bit": 16,
                "description": "P16WP"
              },
              "P17WP": {
                "bit": 17,
                "description": "P17WP"
              },
              "P18WP": {
                "bit": 18,
                "description": "P18WP"
              },
              "P19WP": {
                "bit": 19,
                "description": "P19WP"
              },
              "P20WP": {
                "bit": 20,
                "description": "P20WP"
              },
              "P21WP": {
                "bit": 21,
                "description": "P21WP"
              },
              "P22WP": {
                "bit": 22,
                "description": "P22WP"
              },
              "P23WP": {
                "bit": 23,
                "description": "P23WP"
              },
              "P24WP": {
                "bit": 24,
                "description": "P24WP"
              },
              "P25WP": {
                "bit": 25,
                "description": "P25WP"
              },
              "P26WP": {
                "bit": 26,
                "description": "P26WP"
              },
              "P27WP": {
                "bit": 27,
                "description": "P27WP"
              },
              "P28WP": {
                "bit": 28,
                "description": "P28WP"
              },
              "P29WP": {
                "bit": 29,
                "description": "P29WP"
              },
              "P30WP": {
                "bit": 30,
                "description": "P30WP"
              },
              "P31WP": {
                "bit": 31,
                "description": "P31WP"
              }
            },
            "M2WPR2": {
              "P32WP": {
                "bit": 0,
                "description": "P32WP"
              },
              "P33WP": {
                "bit": 1,
                "description": "P33WP"
              },
              "P34WP": {
                "bit": 2,
                "description": "P34WP"
              },
              "P35WP": {
                "bit": 3,
                "description": "P35WP"
              },
              "P36WP": {
                "bit": 4,
                "description": "P36WP"
              },
              "P37WP": {
                "bit": 5,
                "description": "P37WP"
              },
              "P38WP": {
                "bit": 6,
                "description": "P38WP"
              },
              "P39WP": {
                "bit": 7,
                "description": "P39WP"
              },
              "P40WP": {
                "bit": 8,
                "description": "P40WP"
              },
              "P41WP": {
                "bit": 9,
                "description": "P41WP"
              },
              "P42WP": {
                "bit": 10,
                "description": "P42WP"
              },
              "P43WP": {
                "bit": 11,
                "description": "P43WP"
              },
              "P44WP": {
                "bit": 12,
                "description": "P44WP"
              },
              "P45WP": {
                "bit": 13,
                "description": "P45WP"
              },
              "P46WP": {
                "bit": 14,
                "description": "P46WP"
              },
              "P47WP": {
                "bit": 15,
                "description": "P47WP"
              },
              "P48WP": {
                "bit": 16,
                "description": "P48WP"
              },
              "P49WP": {
                "bit": 17,
                "description": "P49WP"
              },
              "P50WP": {
                "bit": 18,
                "description": "P50WP"
              },
              "P51WP": {
                "bit": 19,
                "description": "P51WP"
              },
              "P52WP": {
                "bit": 20,
                "description": "P52WP"
              },
              "P53WP": {
                "bit": 21,
                "description": "P53WP"
              },
              "P54WP": {
                "bit": 22,
                "description": "P54WP"
              },
              "P55WP": {
                "bit": 23,
                "description": "P55WP"
              },
              "P56WP": {
                "bit": 24,
                "description": "P56WP"
              },
              "P57WP": {
                "bit": 25,
                "description": "P57WP"
              },
              "P58WP": {
                "bit": 26,
                "description": "P58WP"
              },
              "P59WP": {
                "bit": 27,
                "description": "P59WP"
              },
              "P60WP": {
                "bit": 28,
                "description": "P60WP"
              },
              "P61WP": {
                "bit": 29,
                "description": "P61WP"
              },
              "P62WP": {
                "bit": 30,
                "description": "P62WP"
              },
              "P63WP": {
                "bit": 31,
                "description": "P63WP"
              }
            },
            "M2ECCKEYR": {
              "ECCKEY": {
                "bit": 0,
                "description": "ECCKEY",
                "width": 8
              }
            },
            "M2ERKEYR": {
              "ERASEKEY": {
                "bit": 0,
                "description": "ERASEKEY",
                "width": 8
              }
            },
            "M3CR": {
              "ECCE": {
                "bit": 0,
                "description": "ECCE"
              },
              "ALE": {
                "bit": 4,
                "description": "ALE"
              },
              "SRAMER": {
                "bit": 8,
                "description": "SRAMER"
              },
              "WSC": {
                "bit": 16,
                "description": "WSC",
                "width": 3
              }
            },
            "M3IER": {
              "SEIE": {
                "bit": 0,
                "description": "SEIE"
              },
              "DEIE": {
                "bit": 1,
                "description": "DEIE"
              },
              "ECCNMI": {
                "bit": 3,
                "description": "ECCNMI"
              }
            },
            "M3ISR": {
              "SEDC": {
                "bit": 0,
                "description": "SEDC"
              },
              "DED": {
                "bit": 1,
                "description": "DED"
              },
              "SRAMBUSY": {
                "bit": 8,
                "description": "SRAMBUSY"
              }
            },
            "M3SEAR": {
              "ESEA": {
                "bit": 0,
                "description": "ESEA",
                "width": 32
              }
            },
            "M3DEAR": {
              "EDEA": {
                "bit": 0,
                "description": "EDEA",
                "width": 32
              }
            },
            "M3ICR": {
              "CSEDC": {
                "bit": 0,
                "description": "CSEDC"
              },
              "CDED": {
                "bit": 1,
                "description": "CDED"
              }
            },
            "M3ECCKEYR": {
              "ECCKEY": {
                "bit": 0,
                "description": "ECCKEY",
                "width": 8
              }
            },
            "M3ERKEYR": {
              "ERASEKEY": {
                "bit": 0,
                "description": "ERASEKEY",
                "width": 8
              }
            },
            "M4CR": {
              "ECCE": {
                "bit": 0,
                "description": "ECCE"
              },
              "ALE": {
                "bit": 4,
                "description": "ALE"
              },
              "SRAMER": {
                "bit": 8,
                "description": "SRAMER"
              },
              "WSC": {
                "bit": 16,
                "description": "WSC",
                "width": 3
              }
            },
            "M4ISR": {
              "SEDC": {
                "bit": 0,
                "description": "SEDC"
              },
              "DED": {
                "bit": 1,
                "description": "DED"
              },
              "SRAMBUSY": {
                "bit": 8,
                "description": "SRAMBUSY"
              }
            },
            "M4ERKEYR": {
              "ERASEKEY": {
                "bit": 0,
                "description": "ERASEKEY",
                "width": 8
              }
            },
            "M5CR": {
              "ECCE": {
                "bit": 0,
                "description": "ECCE"
              },
              "ALE": {
                "bit": 4,
                "description": "ALE"
              },
              "SRAMER": {
                "bit": 8,
                "description": "SRAMER"
              },
              "WSC": {
                "bit": 16,
                "description": "WSC",
                "width": 3
              }
            },
            "M5IER": {
              "SEIE": {
                "bit": 0,
                "description": "SEIE"
              },
              "DEIE": {
                "bit": 1,
                "description": "DEIE"
              },
              "ECCNMI": {
                "bit": 3,
                "description": "ECCNMI"
              }
            },
            "M5ISR": {
              "SEDC": {
                "bit": 0,
                "description": "SEDC"
              },
              "DED": {
                "bit": 1,
                "description": "DED"
              },
              "SRAMBUSY": {
                "bit": 8,
                "description": "SRAMBUSY"
              }
            },
            "M5SEAR": {
              "ESEA": {
                "bit": 0,
                "description": "ESEA",
                "width": 32
              }
            },
            "M5DEAR": {
              "EDEA": {
                "bit": 0,
                "description": "EDEA",
                "width": 32
              }
            },
            "M5ICR": {
              "CSEDC": {
                "bit": 0,
                "description": "CSEDC"
              },
              "CDED": {
                "bit": 1,
                "description": "CDED"
              }
            },
            "M5ECCKEYR": {
              "ECCKEY": {
                "bit": 0,
                "description": "ECCKEY",
                "width": 8
              }
            },
            "M5ERKEYR": {
              "ERASEKEY": {
                "bit": 0,
                "description": "Erase write protection key\nThe following steps are required to unlock the write protection of the SRAMER bit in the RAMCFG_MxCR register.\n1) Write 0xCA into ERASEKEY[7:0].\n2) Write 0x53 into ERASEKEY[7:0].\nNote: Writing a wrong key reactivates the write protection.",
                "width": 8
              }
            },
            "M6CR": {
              "ECCE": {
                "bit": 0,
                "description": "ECCE"
              },
              "ALE": {
                "bit": 4,
                "description": "ALE"
              },
              "SRAMER": {
                "bit": 8,
                "description": "SRAMER"
              },
              "WSC": {
                "bit": 16,
                "description": "WSC",
                "width": 3
              }
            },
            "M6ISR": {
              "SEDC": {
                "bit": 0,
                "description": "ECC single error detected and corrected\nNote: This bit is reserved and must be kept at reset value in SRAM1, SRAM4 and SRAM5 interrupt status registers."
              },
              "DED": {
                "bit": 1,
                "description": "ECC double error detected\nNote: This bit is reserved and must be kept at reset value in SRAM1, SRAM4 and SRAM5 interrupt status registers."
              },
              "SRAMBUSY": {
                "bit": 8,
                "description": "SRAM busy with erase operation\nNote: Depending on the SRAM, the erase operation can be performed due to software request, system reset if the option bit is enabled, tamper detection or readout protection regression. Refer to ."
              }
            },
            "M6ERKEYR": {
              "ERASEKEY": {
                "bit": 0,
                "description": "Erase write protection key\nThe following steps are required to unlock the write protection of the SRAMER bit in the RAMCFG_MxCR register.\n1) Write 0xCA into ERASEKEY[7:0].\n2) Write 0x53 into ERASEKEY[7:0].\nNote: Writing a wrong key reactivates the write protection.",
                "width": 8
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "RCC",
              "base": "0x46020C00",
              "irq": 9
            },
            {
              "name": "SEC_RCC",
              "base": "0x56020C00"
            }
          ],
          "registers": {
            "RCC_CR": {
              "offset": "0x00",
              "size": 32,
              "description": "RCC clock control register"
            },
            "RCC_ICSCR1": {
              "offset": "0x08",
              "size": 32,
              "description": "RCC internal clock sources calibration register 1"
            },
            "RCC_ICSCR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "RCC internal clock sources calibration register 2"
            },
            "RCC_ICSCR3": {
              "offset": "0x10",
              "size": 32,
              "description": "RCC internal clock sources calibration register 3"
            },
            "RCC_CRRCR": {
              "offset": "0x14",
              "size": 32,
              "description": "RCC clock recovery RC register"
            },
            "RCC_CFGR1": {
              "offset": "0x1C",
              "size": 32,
              "description": "RCC clock configuration register 1"
            },
            "RCC_CFGR2": {
              "offset": "0x20",
              "size": 32,
              "description": "RCC clock configuration register 2"
            },
            "RCC_CFGR3": {
              "offset": "0x24",
              "size": 32,
              "description": "RCC clock configuration register 3"
            },
            "RCC_PLL1CFGR": {
              "offset": "0x28",
              "size": 32,
              "description": "RCC PLL1 configuration register"
            },
            "RCC_PLL2CFGR": {
              "offset": "0x2C",
              "size": 32,
              "description": "RCC PLL2 configuration register"
            },
            "RCC_PLL3CFGR": {
              "offset": "0x30",
              "size": 32,
              "description": "RCC PLL3 configuration register"
            },
            "RCC_PLL1DIVR": {
              "offset": "0x34",
              "size": 32,
              "description": "RCC PLL1 dividers register"
            },
            "RCC_PLL1FRACR": {
              "offset": "0x38",
              "size": 32,
              "description": "RCC PLL1 fractional divider register"
            },
            "RCC_PLL2DIVR": {
              "offset": "0x3C",
              "size": 32,
              "description": "RCC PLL2 dividers configuration register"
            },
            "RCC_PLL2FRACR": {
              "offset": "0x40",
              "size": 32,
              "description": "RCC PLL2 fractional divider register"
            },
            "RCC_PLL3DIVR": {
              "offset": "0x44",
              "size": 32,
              "description": "RCC PLL3 dividers configuration register"
            },
            "RCC_PLL3FRACR": {
              "offset": "0x48",
              "size": 32,
              "description": "RCC PLL3 fractional divider register"
            },
            "RCC_CIER": {
              "offset": "0x50",
              "size": 32,
              "description": "RCC clock interrupt enable register"
            },
            "RCC_CIFR": {
              "offset": "0x54",
              "size": 32,
              "description": "RCC clock interrupt flag register"
            },
            "RCC_CICR": {
              "offset": "0x58",
              "size": 32,
              "description": "RCC clock interrupt clear register"
            },
            "RCC_AHB1RSTR": {
              "offset": "0x60",
              "size": 32,
              "description": "RCC AHB1 peripheral reset register"
            },
            "RCC_AHB2RSTR1": {
              "offset": "0x64",
              "size": 32,
              "description": "RCC AHB2 peripheral reset register 1"
            },
            "RCC_AHB2RSTR2": {
              "offset": "0x68",
              "size": 32,
              "description": "RCC AHB2 peripheral reset register 2"
            },
            "RCC_AHB3RSTR": {
              "offset": "0x6C",
              "size": 32,
              "description": "RCC AHB3 peripheral reset register"
            },
            "RCC_APB1RSTR1": {
              "offset": "0x74",
              "size": 32,
              "description": "RCC APB1 peripheral reset register 1"
            },
            "RCC_APB1RSTR2": {
              "offset": "0x78",
              "size": 32,
              "description": "RCC APB1 peripheral reset register 2"
            },
            "RCC_APB2RSTR": {
              "offset": "0x7C",
              "size": 32,
              "description": "RCC APB2 peripheral reset register"
            },
            "RCC_APB3RSTR": {
              "offset": "0x80",
              "size": 32,
              "description": "RCC APB3 peripheral reset register"
            },
            "RCC_AHB1ENR": {
              "offset": "0x88",
              "size": 32,
              "description": "RCC AHB1 peripheral clock enable register"
            },
            "RCC_AHB2ENR1": {
              "offset": "0x8C",
              "size": 32,
              "description": "RCC AHB2 peripheral clock enable register 1"
            },
            "RCC_AHB2ENR2": {
              "offset": "0x90",
              "size": 32,
              "description": "RCC AHB2 peripheral clock enable register 2"
            },
            "RCC_AHB3ENR": {
              "offset": "0x94",
              "size": 32,
              "description": "RCC AHB3 peripheral clock enable register"
            },
            "RCC_APB1ENR1": {
              "offset": "0x9C",
              "size": 32,
              "description": "RCC APB1 peripheral clock enable register 1"
            },
            "RCC_APB1ENR2": {
              "offset": "0xA0",
              "size": 32,
              "description": "RCC APB1 peripheral clock enable register 2"
            },
            "RCC_APB2ENR": {
              "offset": "0xA4",
              "size": 32,
              "description": "RCC APB2 peripheral clock enable register"
            },
            "RCC_APB3ENR": {
              "offset": "0xA8",
              "size": 32,
              "description": "RCC APB3 peripheral clock enable register"
            },
            "RCC_AHB1SMENR": {
              "offset": "0xB0",
              "size": 32,
              "description": "RCC AHB1 peripheral clock enable in Sleep and Stop modes register"
            },
            "RCC_AHB2SMENR1": {
              "offset": "0xB4",
              "size": 32,
              "description": "RCC AHB2 peripheral clock enable in Sleep and\tStop modes register 1"
            },
            "RCC_AHB2SMENR2": {
              "offset": "0xB8",
              "size": 32,
              "description": "RCC AHB2 peripheral clock enable in Sleep and\tStop modes register 2"
            },
            "RCC_AHB3SMENR": {
              "offset": "0xBC",
              "size": 32,
              "description": "RCC AHB3 peripheral clock enable in Sleep and Stop modes register"
            },
            "RCC_APB1SMENR1": {
              "offset": "0xC4",
              "size": 32,
              "description": "RCC APB1 peripheral clock enable in Sleep and Stop modes\tregister 1"
            },
            "RCC_APB1SMENR2": {
              "offset": "0xC8",
              "size": 32,
              "description": "RCC APB1 peripheral clocks enable in Sleep and\tStop modes register 2"
            },
            "RCC_APB2SMENR": {
              "offset": "0xCC",
              "size": 32,
              "description": "RCC APB2 peripheral clocks enable in Sleep and Stop modes register"
            },
            "RCC_APB3SMENR": {
              "offset": "0xD0",
              "size": 32,
              "description": "RCC APB3 peripheral clock enable in Sleep and Stop modes register"
            },
            "RCC_SRDAMR": {
              "offset": "0xD8",
              "size": 32,
              "description": "RCC SmartRun domain peripheral autonomous mode register"
            },
            "RCC_CCIPR1": {
              "offset": "0xE0",
              "size": 32,
              "description": "RCC peripherals independent clock configuration register 1"
            },
            "RCC_CCIPR2": {
              "offset": "0xE4",
              "size": 32,
              "description": "RCC peripherals independent clock configuration register 2"
            },
            "RCC_CCIPR3": {
              "offset": "0xE8",
              "size": 32,
              "description": "RCC peripherals independent clock configuration register 3"
            },
            "RCC_BDCR": {
              "offset": "0xF0",
              "size": 32,
              "description": "RCC backup domain control register"
            },
            "RCC_CSR": {
              "offset": "0xF4",
              "size": 32,
              "description": "RCC control/status register"
            },
            "RCC_SECCFGR": {
              "offset": "0x110",
              "size": 32,
              "description": "RCC secure configuration register"
            },
            "RCC_PRIVCFGR": {
              "offset": "0x114",
              "size": 32,
              "description": "RCC privilege configuration register"
            }
          },
          "bits": {
            "RCC_CR": {
              "MSISON": {
                "bit": 0,
                "description": "MSIS clock enable\nThis bit is set and cleared by software. It is cleared by hardware to stop the MSIS oscillator when entering Stop, Standby or Shutdown mode. This bit is set by hardware to force the\ufffdMSIS oscillator on when exiting Standby or Shutdown mode. It is set by hardware to force the MSIS oscillator ON when STOPWUCK = 0 when exiting Stop modes, or in case of a failure of the HSE oscillator.\nSet by hardware when used directly or indirectly as system clock."
              },
              "MSIKERON": {
                "bit": 1,
                "description": "MSI enable for some peripheral kernels\nThis bit is set and cleared by software to force MSI ON even in Stop modes. Keeping the MSI on in Stop mode allows the communication speed not to be reduced by the MSI startup time. This bit has no effect on MSISON and MSIKON values (see Section\ufffd11.4.24 for more details). This bit must be configured at 0 before entering Stop 3 mode."
              },
              "MSISRDY": {
                "bit": 2,
                "description": "MSIS clock ready flag\nThis bit is set by hardware to indicate that the MSIS oscillator is stable. It is set only when MSIS is enabled by software (by setting MSISON).\nNote: Once the MSISON bit is cleared, MSISRDY goes low after six MSIS clock cycles."
              },
              "MSIPLLEN": {
                "bit": 3,
                "description": "MSI clock PLL-mode enable\nThis bit is set and cleared by software to enable/disable the PLL part of the MSI clock source.\nMSIPLLEN must be enabled after LSE is enabled (LSEON enabled) and ready (LSERDY set by hardware). A hardware protection prevents from enabling MSIPLLEN if LSE is not ready. This bit is cleared by hardware when LSE is disabled (LSEON = 0) or when the CSS on LSE detects a LSE failure (see RCC_CSR)."
              },
              "MSIKON": {
                "bit": 4,
                "description": "MSIK clock enable\nThis bit is set and cleared by software. It is cleared by hardware to stop the MSIK when entering Stop, Standby, or Shutdown mode. This bit is set by hardware to force the MSIK oscillator ON when exiting Standby or Shutdown mode. It is set by hardware to force the MSIK oscillator on when STOPWUCK = 0 or STOPKERWUCK\ufffd=\ufffd0 when exiting Stop modes, or in case of a failure of the HSE oscillator."
              },
              "MSIKRDY": {
                "bit": 5,
                "description": "MSIK clock ready flag\nThis bit is set by hardware to indicate that the MSIK is stable. It is set only when MSI kernel oscillator is enabled by software by setting MSIKON.\nNote: Once MSIKON bit is cleared, MSIKRDY goes low after six MSIK oscillator clock cycles."
              },
              "MSIPLLSEL": {
                "bit": 6,
                "description": "MSI clock with PLL mode selection\nThis bit is set and cleared by software to select which MSI output clock uses the PLL mode. It\ufffdcan be written only when the MSI PLL mode is disabled (MSIPLLEN = 0). \nNote: If the MSI kernel clock output uses the same oscillator source than the MSI system clock output, then the PLL mode is applied to both clock outputs."
              },
              "MSIPLLFAST": {
                "bit": 7,
                "description": "MSI PLL mode fast startup\nThis bit is set and reset by software to enable/disable the fast PLL mode start-up of the MSI clock source. This bit is used only if PLL mode is selected (MSIPLLEN = 1).\nThe fast start-up feature is not active the first time the PLL mode is selected. The\ufffdfast start-up is active when the MSI in PLL mode returns from switch off."
              },
              "HSION": {
                "bit": 8,
                "description": "HSI16 clock enable\nThis bit is set and cleared by software. It is cleared by hardware to stop the HSI16 oscillator when entering Stop, Standby, or Shutdown mode. This bit is set by hardware to force the\ufffdHSI16 oscillator on when STOPWUCK = 1 when leaving Stop modes, or in case of failure of the HSE crystal oscillator. This bit is set by hardware if the HSI16 is used directly or indirectly as system clock."
              },
              "HSIKERON": {
                "bit": 9,
                "description": "HSI16 enable for some peripheral kernels\nThis bit is set and cleared by software to force HSI16 ON even in Stop modes. Keeping HSI16 on in Stop mode allows the communication speed not to be reduced by the HSI16 startup time. This bit has no effect on HSION value. Refer to Section\ufffd11.4.24 for more details.\nThis bit must be configured at 0 before entering Stop 3 mode."
              },
              "HSIRDY": {
                "bit": 10,
                "description": "HSI16 clock ready flag\nThis bit is set by hardware to indicate that HSI16 oscillator is stable. It is set only when HSI16 is enabled by software (by setting HSION). \nNote: Once the HSION bit is cleared, HSIRDY goes low after six HSI16 clock cycles."
              },
              "HSI48ON": {
                "bit": 12,
                "description": "HSI48 clock enable\nThis bit is set and cleared by software. It is cleared by hardware to stop the HSI48 when entering in Stop, Standby, or Shutdown modes."
              },
              "HSI48RDY": {
                "bit": 13,
                "description": "HSI48 clock ready flag\nThis bit is set by hardware to indicate that HSI48 oscillator is stable. Itis set only when HSI48 is enabled by software (by setting HSI48ON)."
              },
              "SHSION": {
                "bit": 14,
                "description": "SHSI clock enable\nThis bit is set and cleared by software. It is cleared by hardware to stop the SHSI when entering in Stop, Standby, or Shutdown modes."
              },
              "SHSIRDY": {
                "bit": 15,
                "description": "SHSI clock ready flag\nThis bit is set by hardware to indicate that the SHSI oscillator is stable. It is set only when SHSI is enabled by software (by setting SHSION).\nNote: Once the SHSION bit is cleared, SHSIRDY goes low after six SHSI clock cycles."
              },
              "HSEON": {
                "bit": 16,
                "description": "HSE clock enable\nThis bit is set and cleared by software. It is cleared by hardware to stop the HSE oscillator when entering Stop, Standby, or Shutdown mode. This bit cannot be reset if the HSE oscillator is used directly or indirectly as the system clock."
              },
              "HSERDY": {
                "bit": 17,
                "description": "HSE clock ready flag\nThis bit is set by hardware to indicate that the HSE oscillator is stable. \nNote: Once the HSEON bit is cleared, HSERDY goes low after six HSE clock cycles."
              },
              "HSEBYP": {
                "bit": 18,
                "description": "HSE crystal oscillator bypass\nThis bit is set and cleared by software to bypass the oscillator with an external clock. The\ufffdexternal clock must be enabled with the HSEON bit set, to be used by the device. This\ufffdbit can be written only if the HSE oscillator is disabled."
              },
              "CSSON": {
                "bit": 19,
                "description": "Clock security system enable\nThis bit is set by software to enable the clock security system. When CSSON is set, the clock detector is enabled by hardware when the HSE oscillator is ready, and disabled by hardware if a HSE clock failure is detected. This bit is set only and is cleared by reset."
              },
              "HSEEXT": {
                "bit": 20,
                "description": "HSE external clock bypass mode\nThis bit is set and reset by software to select the external clock mode in bypass mode. External clock mode must be configured with HSEON bit to be used by the device. This bit can be written only if the HSE oscillator is disabled. This bit is active only if the HSE bypass mode is enabled."
              },
              "PLL1ON": {
                "bit": 24,
                "description": "PLL1 enable\nThis bit is set and cleared by software to enable the main PLL. It is cleared by hardware when entering Stop, Standby, or Shutdown mode. This bit cannot be reset if the PLL1 clock is used as the system clock."
              },
              "PLL1RDY": {
                "bit": 25,
                "description": "PLL1 clock ready flag\nThis bit is set by hardware to indicate that the PLL1 is locked."
              },
              "PLL2ON": {
                "bit": 26,
                "description": "PLL2 enable\nThis bit is set and cleared by software to enable PLL2. It is cleared by hardware when entering Stop, Standby, or Shutdown mode."
              },
              "PLL2RDY": {
                "bit": 27,
                "description": "PLL2 clock ready flag\nThis bit is set by hardware to indicate that the PLL2 is locked."
              },
              "PLL3ON": {
                "bit": 28,
                "description": "PLL3 enable\nThis bit is set and cleared by software to enable PLL3. It is cleared by hardware when entering Stop, Standby, or Shutdown mode."
              },
              "PLL3RDY": {
                "bit": 29,
                "description": "PLL3 clock ready flag\nThis bit is set by hardware to indicate that the PLL3 is locked."
              }
            },
            "RCC_ICSCR1": {
              "MSICAL3": {
                "bit": 0,
                "description": "MSIRC3 clock calibration for MSI ranges 12 to 15\nThese bits are initialized at startup with the factory-programmed MSIRC3 calibration trim value for ranges 12 to 15. When MSITRIM3 is written, MSICAL3 is updated with the sum of MSITRIM3[4:0] and the factory calibration trim value MSIRC2[4:0].\nThere is no hardware protection to limit a potential overflow due to the addition of MSITRIM bitfield and factory program bitfield for this calibration value. Control must be managed by software at user level.",
                "width": 5
              },
              "MSICAL2": {
                "bit": 5,
                "description": "MSIRC2 clock calibration for MSI ranges 8 to 11\nThese bits are initialized at startup with the factory-programmed MSIRC2 calibration trim value for ranges 8 to 11. When MSITRIM2 is written, MSICAL2 is updated with the sum of MSITRIM2[4:0] and the factory calibration trim value MSIRC2[4:0].\nThere is no hardware protection to limit a potential overflow due to the addition of MSITRIM bitfield and factory program bitfield for this calibration value. Control must be managed by software at user level.",
                "width": 5
              },
              "MSICAL1": {
                "bit": 10,
                "description": "MSIRC1 clock calibration for MSI ranges 4 to 7\nThese bits are initialized at startup with the factory-programmed MSIRC1 calibration trim value for ranges 4 to 7. When MSITRIM1 is written, MSICAL1 is updated with the sum of MSITRIM1[4:0] and the factory calibration trim value MSIRC1[4:0].\nThere is no hardware protection to limit a potential overflow due to the addition of MSITRIM bitfield and factory program bitfield for this calibration value. Control must be managed by software at user level.",
                "width": 5
              },
              "MSICAL0": {
                "bit": 15,
                "description": "MSIRC0 clock calibration for MSI ranges 0 to 3\nThese bits are initialized at startup with the factory-programmed MSIRC0 calibration trim value for ranges 0 to 3. When MSITRIM0 is written, MSICAL0 is updated with the sum of MSITRIM0[4:0] and the factory-programmed calibration trim value MSIRC0[4:0].\nThere is no hardware protection to limit a potential overflow due to the addition of MSITRIM bitfield and factory program bitfield for this calibration value. Control must be managed by software at user level.",
                "width": 5
              },
              "MSIBIAS": {
                "bit": 22,
                "description": "MSI bias mode selection\nThis bit is set by software to select the MSI bias mode. By default, the MSI bias is in\ufffdcontinuous mode in order to maintain the output clocks accuracy. Setting this bit reduces the MSI consumption when the regulator is in range 4, or when the device is in Stop 1 or Stop\ufffd2 mode, but it\ufffddecreases the MSI accuracy"
              },
              "MSIRGSEL": {
                "bit": 23,
                "description": "MSI clock range selection\nThis bit is set by software to select the MSIS and MSIK clocks range with MSISRANGE[3:0] and MSIKRANGE[3:0]. Write 0 has no effect.\nAfter exiting Standby or Shutdown mode, or after a reset, this bit is at 0 and the MSIS and MSIK ranges are provided by MSISSRANGE[3:0] and MSIKSRANGE[3:0] in RCC_CSR."
              },
              "MSIKRANGE": {
                "bit": 24,
                "description": "MSIK clock ranges\nThese bits are configured by software to choose the frequency range of MSIK oscillator when MSIRGSEL is set. 16 frequency ranges are available:\nNote: MSIKRANGE can be modified when MSIK is off (MSISON = 0) or when MSIK is ready (MSIKRDY\ufffd=\ufffd1). MSIKRANGE must NOT be modified when MSIK is on and NOT ready (MSIKON = 1 and MSIKRDY = 0)\nNote: MSIKRANGE is kept when the device wakes up from Stop mode, except when the\ufffdMSIK range is above 24 MHz. In this case MSIKRANGE is changed by hardware into\ufffdrange 2 (24 MHz).",
                "width": 4
              },
              "MSISRANGE": {
                "bit": 28,
                "description": "MSIS clock ranges\nThese bits are configured by software to choose the frequency range of MSIS oscillator when MSIRGSEL is set. 16 frequency ranges are available:\nNote: MSISRANGE can be modified when MSIS is off (MSISON = 0) or when MSIS is ready (MSISRDY\ufffd=\ufffd1). MSISRANGE must NOT be modified when MSIS is on and NOT ready (MSISON\ufffd=\ufffd1 and MSISRDY\ufffd=\ufffd0)\nNote: MSISRANGE is kept when the device wakes up from Stop mode, except when the\ufffdMSIS range is above 24 MHz. In this case MSISRANGE is changed by hardware into range 2 (24 MHz).",
                "width": 4
              }
            },
            "RCC_ICSCR2": {
              "MSITRIM3": {
                "bit": 0,
                "description": "MSI clock trimming for ranges 12 to 15\nThese bits provide an additional user-programmable trimming value that is added to the factory-programmed calibration trim value MSIRC3[4:0] bits. It can be programmed to adjust to voltage and temperature variations that influence the frequency of the MSI.",
                "width": 5
              },
              "MSITRIM2": {
                "bit": 5,
                "description": "MSI clock trimming for ranges 8 to 11\nThese bits provide an additional user-programmable trimming value that is added to the factory-programmed calibration trim value MSIRC2[4:0] bits. It can be programmed to adjust to voltage and temperature variations that influence the frequency of the MSI.",
                "width": 5
              },
              "MSITRIM1": {
                "bit": 10,
                "description": "MSI clock trimming for ranges 4 to 7\nThese bits provide an additional user-programmable trimming value that is added to the factory-programmed calibration trim value MSIRC1[4:0] bits. It can be programmed to adjust to voltage and temperature variations that influence the frequency of the MSI.",
                "width": 5
              },
              "MSITRIM0": {
                "bit": 15,
                "description": "MSI clock trimming for ranges 0 to 3\nThese bits provide an additional user-programmable trimming value that is added to the factory-programmed calibration trim value MSIRC0[4:0] bits. It can be programmed to adjust to voltage and temperature variations that influence the frequency of the MSI.",
                "width": 5
              }
            },
            "RCC_ICSCR3": {
              "HSICAL": {
                "bit": 0,
                "description": "HSI clock calibration\nThese bits are initialized at startup with the factory-programmed HSI calibration trim value. When HSITRIM is written, HSICAL is updated with the sum of HSITRIM and the factory trim value.",
                "width": 12
              },
              "HSITRIM": {
                "bit": 16,
                "description": "HSI clock trimming \nThese bits provide an additional user-programmable trimming value that is added to HSICAL[11:0] bits. It can be programmed to adjust to voltage and temperature variations that influence the frequency of the HSI.",
                "width": 5
              }
            },
            "RCC_CRRCR": {
              "HSI48CAL": {
                "bit": 0,
                "description": "HSI48 clock calibration\nThese bits are initialized at startup with the factory-programmed HSI48 calibration trim value.",
                "width": 9
              }
            },
            "RCC_CFGR1": {
              "SW": {
                "bit": 0,
                "description": "system clock switch\nThis bitfield is set and cleared by software to select system clock source (SYSCLK). It is configured by hardware to force MSIS oscillator selection when exiting Standby or Shutdown mode. This bitfield is configured by hardware to force MSIS or HSI16 oscillator selection when exiting Stop mode or in case of HSE oscillator failure, depending on STOPWUCK.",
                "width": 2
              },
              "SWS": {
                "bit": 2,
                "description": "system clock switch status\nThis bitfield is set and cleared by hardware to indicate which clock source is used as system clock.",
                "width": 2
              },
              "STOPWUCK": {
                "bit": 4,
                "description": "wake-up from Stop and CSS backup clock selection\nThis bit is set and cleared by software to select the system clock used when exiting Stop mode. The selected clock is also used as emergency clock for the clock security system on\ufffdHSE. \nSTOPWUCK must not be modified when the CSS is enabled by HSECSSON in\ufffdRCC_CR, and the system clock is HSE (SWS = 10) or a switch on HSE is\ufffdrequested (SW\ufffd=\ufffd10)."
              },
              "STOPKERWUCK": {
                "bit": 5,
                "description": "wake-up from Stop kernel clock automatic enable selection\nThis bit is set and cleared by software to enable automatically another oscillator when exiting Stop mode. This oscillator can be used as independent kernel clock by peripherals."
              },
              "MCOSEL": {
                "bit": 24,
                "description": "microcontroller clock output\nThis bitfield is set and cleared by software.\nOthers: reserved\nNote: This clock output may have some truncated cycles at startup or during MCO clock source switching.",
                "width": 4
              },
              "MCOPRE": {
                "bit": 28,
                "description": "microcontroller clock output prescaler\nThis bitfield is set and cleared by software. It is highly recommended to change this prescaler before MCO output is enabled.\nOthers: not allowed",
                "width": 3
              }
            },
            "RCC_CFGR2": {
              "HPRE": {
                "bit": 0,
                "description": "AHB prescaler\nThis bitfiled is set and cleared by software to control the division factor of the AHB clock (HCLK).\nDepending on the device voltage range, the software must set these bits correctly to ensure that the system frequency does not exceed the maximum allowed frequency (for more details, refer to Table\ufffd118). After a write operation to these bits and before decreasing the voltage range, this register must be read to be sure that the new value is taken into account.\n0xxx: SYSCLK not divided",
                "width": 4
              },
              "PPRE1": {
                "bit": 4,
                "description": "APB1 prescaler\nThis bitfiled is set and cleared by software to control the division factor of APB1 clock (PCLK1).\n0xx: PCLK1 not divided",
                "width": 3
              },
              "PPRE2": {
                "bit": 8,
                "description": "APB2 prescaler\nThis bitfiled is set and cleared by software to control the division factor of APB2 clock (PCLK2).\n0xx: PCLK2 not divided",
                "width": 3
              },
              "DPRE": {
                "bit": 12,
                "description": "DSI PHY prescaler\nThis bitfiled is set and cleared by software to control the division factor of DSI PHY bus clock (DCLK).\n0xx: DCLK not divided\nNote: This bitfield is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bitfield as reserved and keep it at reset value.",
                "width": 3
              },
              "AHB1DIS": {
                "bit": 16,
                "description": "AHB1 clock disable\nThis bit can be set in order to further reduce power consumption, when none of the AHB1 peripherals (except those listed hereafter) are used and when their clocks are disabled in RCC_AHB1ENR. When this bit is set, all the AHB1 peripherals clocks are off, except for FLASH, BKPSRAM, ICACHE, DCACHE1 and SRAM1."
              },
              "AHB2DIS1": {
                "bit": 17,
                "description": "AHB2_1 clock disable\nThis bit can be set in order to further reduce power consumption, when none of the AHB2 peripherals from RCC_AHB2ENR1 (except SRAM2 and SRAM3) are used and when their clocks are disabled in RCC_AHB2ENR1. When this bit is set, all the AHB2 peripherals clocks from RCC_AHB2ENR1 are off, except for SRAM2 and SRAM3."
              },
              "AHB2DIS2": {
                "bit": 18,
                "description": "AHB2_2 clock disable\nThis bit can be set in order to further reduce power consumption, when none of the AHB2 peripherals from RCC_AHB2ENR2 are used and when their clocks are disabled in RCC_AHB2ENR2. When this bit is set, all the AHB2 peripherals clocks from RCC_AHB2ENR2 are off."
              },
              "APB1DIS": {
                "bit": 19,
                "description": "APB1 clock disable\nThis bit can be set in order to further reduce power consumption, when none of the APB1 peripherals (except IWDG) are used and when their clocks are disabled in RCC_APB1ENR. When this bit is set, all the APB1 peripherals clocks are off, except for IWDG."
              },
              "APB2DIS": {
                "bit": 20,
                "description": "APB2 clock disable\nThis bit can be set in order to further reduce power consumption, when none of the APB2 peripherals are used and when their clocks are disabled in RCC_APB2ENR. When this bit is set, all APB2 peripherals clocks are off."
              }
            },
            "RCC_CFGR3": {
              "PPRE3": {
                "bit": 4,
                "description": "APB3 prescaler\nThis bitfield is set and cleared by software to control the division factor of the APB3 clock (PCLK3).\n0xx: HCLK not divided",
                "width": 3
              },
              "AHB3DIS": {
                "bit": 16,
                "description": "AHB3 clock disable\nThis bit can be set in order to further reduce power consumption, when none of the AHB3 peripherals (except SRAM4) are used and when their clocks are disabled in RCC_AHB3ENR. When this bit is set, all the AHB3 peripherals clocks are off, except for SRAM4."
              },
              "APB3DIS": {
                "bit": 17,
                "description": "APB3 clock disable\nThis bit can be set in order to further reduce power consumption, when none of the APB3 peripherals from RCC_APB3ENR are used and when their clocks are disabled in RCC_APB3ENR. When this bit is set, all the APB3 peripherals clocks are off."
              }
            },
            "RCC_PLL1CFGR": {
              "PLL1SRC": {
                "bit": 0,
                "description": "PLL1 entry clock source\nThis bitfield is set and cleared by software to select PLL1 clock source. It can be written only when the PLL1 is disabled. In order to save power, when no PLL1 is used, this bitfield value must be zero.",
                "width": 2
              },
              "PLL1RGE": {
                "bit": 2,
                "description": "PLL1 input frequency range\nThis bit is set and reset by software to select the proper reference frequency range used for PLL1. It must be written before enabling the PLL1.\n00-01-10: PLL1 input (ref1_ck) clock range frequency between 4 and 8 MHz",
                "width": 2
              },
              "PLL1FRACEN": {
                "bit": 4,
                "description": "PLL1 fractional latch enable\nThis bit is set and reset by software to latch the content of PLL1FRACN in the \u03a3\u0394 modulator. In\u00a0order to latch the PLL1FRACN value into the \u03a3\u0394 modulator, PLL1FRACEN must be set\u00a0to\u00a00, then set to 1: the transition 0 to 1 transfers the content of PLL1FRACN into the modulator (see PLL initialization phase for details)."
              },
              "PLL1M": {
                "bit": 8,
                "description": "Prescaler for PLL1\nThis bitfield is set and cleared by software to configure the prescaler of the PLL1. The VCO1 input frequency is PLL1 input clock frequency/PLL1M.\nThis bit can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0). \n...",
                "width": 4
              },
              "PLL1MBOOST": {
                "bit": 12,
                "description": "Prescaler for EPOD booster input clock\nThis bitfield is set and cleared by software to configure the prescaler of the PLL1, used for the EPOD booster. The EPOD booster input frequency is PLL1\ufffdinput\ufffdclock\ufffdfrequency/PLL1MBOOST.\nThis bit can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0) and EPODboost mode is disabled (see Section\ufffd10: Power control (PWR)).\nothers: reserved",
                "width": 4
              },
              "PLL1PEN": {
                "bit": 16,
                "description": "PLL1 DIVP divider output enable\nThis bit is set and reset by software to enable the pll1_p_ck output of the PLL1. To save power, PLL1PEN and PLL1P bits must be set to 0 when pll1_p_ck is not used."
              },
              "PLL1QEN": {
                "bit": 17,
                "description": "PLL1 DIVQ divider output enable\nThis bit is set and reset by software to enable the pll1_q_ck output of the PLL1. To save power, PLL1QEN and PLL1Q bits must be set to 0 when pll1_q_ck is not used."
              },
              "PLL1REN": {
                "bit": 18,
                "description": "PLL1 DIVR divider output enable\nThis bit is set and reset by software to enable the pll1_r_ck output of the PLL1. To save power, PLL1RENPLL2REN and PLL1R bits must be set to 0 when pll1_r_ck is not used. This bit can be cleared only when the PLL1 is not used as SYSCLK."
              }
            },
            "RCC_PLL2CFGR": {
              "PLL2SRC": {
                "bit": 0,
                "description": "PLL2 entry clock source\nThis bitfield is set and cleared by software to select PLL2 clock source. It can be written only when the PLL2 is disabled. To save power, when no PLL2 is used, this bitfield value must be\ufffdzero.",
                "width": 2
              },
              "PLL2RGE": {
                "bit": 2,
                "description": "PLL2 input frequency range\nThis bitfield is set and reset by software to select the proper reference frequency range used for\ufffdPLL2. It must be written before enabling the PLL2.\n00-01-10: PLL2 input (ref2_ck) clock range frequency between 4 and 8 MHz",
                "width": 2
              },
              "PLL2FRACEN": {
                "bit": 4,
                "description": "PLL2 fractional latch enable\nThis bit is set and reset by software to latch the content of PLL2FRACN in the \u03a3\u0394 modulator. In order to latch the PLL2FRACN value into the \u03a3\u0394 modulator, PLL2FRACEN must be set\u00a0to\u00a00, then set to 1: the transition 0 to 1 transfers the content of PLL2FRACN into the modulator (see PLL initialization phase for details)."
              },
              "PLL2M": {
                "bit": 8,
                "description": "Prescaler for PLL2\nThis bitfield is set and cleared by software to configure the prescaler of the PLL2. The VCO2 input frequency is PLL2 input clock frequency/PLL2M.\nThis bit can be written only when the PLL2 is disabled (PLL2ON = 0 and PLL2RDY = 0). \n...",
                "width": 4
              },
              "PLL2PEN": {
                "bit": 16,
                "description": "PLL2 DIVP divider output enable\nThis bit is set and reset by software to enable the pll2_p_ck output of the PLL2. To save power, PLL2PEN and PLL2P bits must be set to 0 when pll2_p_ck is not used."
              },
              "PLL2QEN": {
                "bit": 17,
                "description": "PLL2 DIVQ divider output enable\nThis bit is set and reset by software to enable the pll2_q_ck output of the PLL2. To save power, PLL2QEN and PLL2Q bits must be set to 0 when pll2_q_ck is not used."
              },
              "PLL2REN": {
                "bit": 18,
                "description": "PLL2 DIVR divider output enable\nThis bit is set and reset by software to enable the pll2_r_ck output of the PLL2. To save power, PLL2REN and PLL2R bits must be set to 0 when pll2_r_ck is not used."
              }
            },
            "RCC_PLL3CFGR": {
              "PLL3SRC": {
                "bit": 0,
                "description": "PLL3 entry clock source\nThis bitfield is set and cleared by software to select PLL3 clock source. It can be written only when the PLL3 is disabled. To save power, when no PLL3 is used, this bitfield value must be\ufffdzero.",
                "width": 2
              },
              "PLL3RGE": {
                "bit": 2,
                "description": "PLL3 input frequency range\nThis bit is set and reset by software to select the proper reference frequency range used for\ufffdPLL3. It must be written before enabling the PLL3.\n00-01-10: PLL3 input (ref3_ck) clock range frequency between 4 and 8 MHz",
                "width": 2
              },
              "PLL3FRACEN": {
                "bit": 4,
                "description": "PLL3 fractional latch enable\nThis bit is set and reset by software to latch the content of PLL3FRACN in the \u03a3\u0394 modulator. In order to latch the PLL3FRACN value into the \u03a3\u0394 modulator, PLL3FRACEN must be set\u00a0to\u00a00, then set to 1: the transition 0 to 1 transfers the content of PLL3FRACN into the modulator (see PLL initialization phase for details)."
              },
              "PLL3M": {
                "bit": 8,
                "description": "Prescaler for PLL3\nThis bitfield is set and cleared by software to configure the prescaler of the PLL3. The VCO3 input frequency is PLL3 input clock frequency/PLL3M. This bitfield can be written only when the PLL3 is disabled (PLL3ON = 0 and PLL3RDY = 0). \n...",
                "width": 4
              },
              "PLL3PEN": {
                "bit": 16,
                "description": "PLL3 DIVP divider output enable\nThis bit is set and reset by software to enable the pll3_p_ck output of the PLL3. To save power, PLL3PEN and PLL3P bits must be set to 0 when pll3_p_ck is not used."
              },
              "PLL3QEN": {
                "bit": 17,
                "description": "PLL3 DIVQ divider output enable\nThis bit is set and reset by software to enable the pll3_q_ck output of the PLL3. To save power, PLL3QEN and PLL3Q bits must be set to 0 when pll3_q_ck is not used."
              },
              "PLL3REN": {
                "bit": 18,
                "description": "PLL3 DIVR divider output enable\nThis bit is set and reset by software to enable the pll3_r_ck output of the PLL3. To save power, PLL3REN and PLL3R bits must be set to 0 when pll3_r_ck is not used."
              }
            },
            "RCC_PLL1DIVR": {
              "PLL1N": {
                "bit": 0,
                "description": "Multiplication factor for PLL1 VCO\nThis bitfield is set and reset by software to control the multiplication factor of the VCO. It can be written only when the PLL is disabled (PLL1ON = 0 and PLL1RDY = 0).\n...\n...\nOthers: reserved\nVCO output frequency = F<sub>ref1_ck</sub> x PLL1N, when fractional value 0 has been loaded in PLL1FRACN, with: \nPLL1N between 4 and 512\ninput frequency F<sub>ref1_ck</sub> between 4 and 16\ufffdMHz",
                "width": 9
              },
              "PLL1P": {
                "bit": 9,
                "description": "PLL1 DIVP division factor\nThis bitfield is set and reset by software to control the frequency of the pll1_p_ck clock. It can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0).\n...",
                "width": 7
              },
              "PLL1Q": {
                "bit": 16,
                "description": "PLL1 DIVQ division factor\nThis bitfield is set and reset by software to control the frequency of the pll1_q_ck clock. It can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0).\n...",
                "width": 7
              },
              "PLL1R": {
                "bit": 24,
                "description": "PLL1 DIVR division factor\nThis bitfield is set and reset by software to control frequency of the pll1_r_ck clock. It can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0). Only division by one and even division factors are allowed.\n...",
                "width": 7
              }
            },
            "RCC_PLL1FRACR": {
              "PLL1FRACN": {
                "bit": 3,
                "description": "Fractional part of the multiplication factor for PLL1 VCO\nThis bitfield is set and reset by software to control the fractional part of the VCO multiplication factor. It can be written at any time, allowing dynamic fine-tuning of the PLL1 VCO.\nVCO output frequency = F<sub>ref1_ck</sub> x (PLL1N + (PLL1FRACN / 2<sup>13</sup>)), with: \nPLL1N must be between 4 and 512.\nPLL1FRACN can be between 0 and 2<sup>13</sup>- 1.\nThe input frequency F<sub>ref1_ck</sub> must be between 4 and 16 MHz. \nTo change the FRACN value on-the-fly even if the PLL is enabled, the application must proceed as\ufffdfollows:\nSet PLL1FRACEN = 0. \nWrite the new fractional value into PLL1FRACN. \nSet PLL1FRACEN = 1.",
                "width": 13
              }
            },
            "RCC_PLL2DIVR": {
              "PLL2N": {
                "bit": 0,
                "description": "Multiplication factor for PLL2 VCO\nThis bitfield is set and reset by software to control the multiplication factor of the VCO. It can be written only when the PLL is disabled (PLL2ON = 0 and PLL2RDY = 0).\n... \n...\nOthers: reserved\nVCO output frequency = F<sub>ref2_ck</sub> x PLL2N, when fractional value 0 has been loaded in PLL2FRACN, with: \nPLL2N between 4 and 512\ninput frequency F<sub>ref2_ck</sub> between 1MHz and 16MHz",
                "width": 9
              },
              "PLL2P": {
                "bit": 9,
                "description": "PLL2 DIVP division factor\nThis bitfield is set and reset by software to control the frequency of the pll2_p_ck clock. It can be written only when the PLL2 is disabled (PLL2ON = 0 and PLL2RDY = 0).\n...",
                "width": 7
              },
              "PLL2Q": {
                "bit": 16,
                "description": "PLL2 DIVQ division factor\nThis bitfield is set and reset by software to control the frequency of the pll2_q_ck clock. It can be written only when the PLL2 is disabled (PLL2ON = 0 and PLL2RDY = 0).\n...",
                "width": 7
              },
              "PLL2R": {
                "bit": 24,
                "description": "PLL2 DIVR division factor\nThis bitfield is set and reset by software to control the frequency of the pll2_r_ck clock. It can be written only when the PLL2 is disabled (PLL2ON = 0 and PLL2RDY = 0).\n...",
                "width": 7
              }
            },
            "RCC_PLL2FRACR": {
              "PLL2FRACN": {
                "bit": 3,
                "description": "Fractional part of the multiplication factor for PLL2 VCO\nThis bitfield is set and reset by software to control the fractional part of the VCO multiplication factor. It can be written at any time, allowing dynamic fine-tuning of the PLL2 VCO.\nVCO output frequency = F<sub>ref2_ck</sub> x (PLL2N + (PLL2FRACN / 2<sup>13</sup>)), with \nPLL2N must be between 4 and 512.\nPLL2FRACN can be between 0 and 2<sup>13 </sup>- 1.\nThe input frequency F<sub>ref2_ck</sub> must be between 4 and 16 MHz.\nIn order to change the FRACN value on-the-fly even if the PLL is enabled, the application must proceed as follows:\nSet the bit PLL2FRACEN to 0. \nWrite the new fractional value into PLL2FRACN. \nSet the bit PLL2FRACEN to 1.",
                "width": 13
              }
            },
            "RCC_PLL3DIVR": {
              "PLL3N": {
                "bit": 0,
                "description": "Multiplication factor for PLL3 VCO\nThis bitfield is set and reset by software to control the multiplication factor of the VCO. It can be written only when the PLL is disabled (PLL3ON = 0 and PLL3RDY = 0).\n...\n...\nOthers: reserved\nVCO output frequency = F<sub>ref3_ck</sub> x PLL3N, when fractional value 0 has been loaded in PLL3FRACN, with: \nPLL3N between 4 and 512\ninput frequency F<sub>ref3_ck</sub> between 4 and 16MHz",
                "width": 9
              },
              "PLL3P": {
                "bit": 9,
                "description": "PLL3 DIVP division factor\nThis bitfield is set and reset by software to control the frequency of the pll3_p_ck clock. It can be written only when the PLL3 is disabled (PLL3ON = 0 and PLL3RDY = 0).\n...",
                "width": 7
              },
              "PLL3Q": {
                "bit": 16,
                "description": "PLL3 DIVQ division factor\nThis bitfield is set and reset by software to control the frequency of the pll3_q_ck clock. It can be written only when the PLL3 is disabled (PLL3ON = 0 and PLL3RDY = 0).\n...",
                "width": 7
              },
              "PLL3R": {
                "bit": 24,
                "description": "PLL3 DIVR division factor\nThis bitfield is set and reset by software to control the frequency of the pll3_r_ck clock. It can be written only when the PLL3 is disabled (PLL3ON = 0 and PLL3RDY = 0).\n...",
                "width": 7
              }
            },
            "RCC_PLL3FRACR": {
              "PLL3FRACN": {
                "bit": 3,
                "description": "Fractional part of the multiplication factor for PLL3 VCO\nThis bitfield is set and reset by software to control the fractional part of the VCO multiplication factor. It can be written at any time, allowing dynamic fine-tuning of the PLL3 VCO.\nVCO output frequency = F<sub>ref3_ck</sub> x (PLL3N + (PLL3FRACN / 2<sup>13</sup>)), with: \nPLL3N must be between 4 and 512.\nPLL3FRACN can be between 0 and 2<sup>13 </sup>- 1.\nThe input frequency F<sub>ref3_ck</sub> must be between 4 and 16 MHz.\nIn order to change the FRACN value on-the-fly even if the PLL is enabled, the application must proceed as follows:\nSet the bit PLL3FRACEN to 0. \nWrite the new fractional value into PLL3FRACN. \nSet the bit PLL3FRACEN to 1.",
                "width": 13
              }
            },
            "RCC_CIER": {
              "LSIRDYIE": {
                "bit": 0,
                "description": "LSI ready interrupt enable\nThis bit is set and cleared by software to enable/disable interrupt caused by the LSI oscillator stabilization."
              },
              "LSERDYIE": {
                "bit": 1,
                "description": "LSE ready interrupt enable\nThis bit is set and cleared by software to enable/disable interrupt caused by the LSE oscillator stabilization."
              },
              "MSISRDYIE": {
                "bit": 2,
                "description": "MSIS ready interrupt enable\nThis bit is set and cleared by software to enable/disable interrupt caused by the MSIS oscillator stabilization."
              },
              "HSIRDYIE": {
                "bit": 3,
                "description": "HSI16 ready interrupt enable\nThis bit is set and cleared by software to enable/disable interrupt caused by the HSI16 oscillator stabilization."
              },
              "HSERDYIE": {
                "bit": 4,
                "description": "HSE ready interrupt enable\nThis bit is set and cleared by software to enable/disable interrupt caused by the HSE oscillator stabilization."
              },
              "HSI48RDYIE": {
                "bit": 5,
                "description": "HSI48 ready interrupt enable\nThis bit is set and cleared by software to enable/disable interrupt caused by the HSI48 oscillator stabilization."
              },
              "PLL1RDYIE": {
                "bit": 6,
                "description": "PLL ready interrupt enable\nThis bit is set and cleared by software to enable/disable interrupt caused by PLL1 lock."
              },
              "PLL2RDYIE": {
                "bit": 7,
                "description": "PLL2 ready interrupt enable\nThis bit is set and cleared by software to enable/disable interrupt caused by PLL2 lock."
              },
              "PLL3RDYIE": {
                "bit": 8,
                "description": "PLL3 ready interrupt enable\nThis bit is set and cleared by software to enable/disable interrupt caused by PLL3 lock."
              },
              "MSIKRDYIE": {
                "bit": 11,
                "description": "MSIK ready interrupt enable\nThis bit is set and cleared by software to enable/disable interrupt caused by the MSIK oscillator stabilization."
              },
              "SHSIRDYIE": {
                "bit": 12,
                "description": "SHSI ready interrupt enable\nThis bit is set and cleared by software to enable/disable interrupt caused by the SHSI oscillator stabilization."
              }
            },
            "RCC_CIFR": {
              "LSIRDYF": {
                "bit": 0,
                "description": "LSI ready interrupt flag\nThis bit is set by hardware when the LSI clock becomes stable and LSIRDYIE is set. It is cleared by software by\ufffdsetting the LSIRDYC bit."
              },
              "LSERDYF": {
                "bit": 1,
                "description": "LSE ready interrupt flag\nThis bit is set by hardware when the LSE clock becomes stable and LSERDYIE is set. It is cleared by software by setting the LSERDYC bit."
              },
              "MSISRDYF": {
                "bit": 2,
                "description": "MSIS ready interrupt flag\nThis bit is set by hardware when the MSIS clock becomes stable and MSISRDYIE is set. It\ufffdis cleared by software by setting the MSISRDYC bit."
              },
              "HSIRDYF": {
                "bit": 3,
                "description": "HSI16 ready interrupt flag\nThis bit is set by hardware when the HSI16 clock becomes stable and HSIRDYIE = 1 in\ufffdresponse to setting the HSION (see RCC_CR). When HSION = 0 but the HSI16 oscillator is enabled by the peripheral through a clock request, this bit is not set and no interrupt is generated. This bit is cleared by software by setting the HSIRDYC bit."
              },
              "HSERDYF": {
                "bit": 4,
                "description": "HSE ready interrupt flag\nThis bit is set by hardware when the HSE clock becomes stable and HSERDYIE is set. It is cleared by software by setting the HSERDYC bit."
              },
              "HSI48RDYF": {
                "bit": 5,
                "description": "HSI48 ready interrupt flag\nThis bit is set by hardware when the HSI48 clock becomes stable and HSI48RDYIE is set. it\ufffdis cleared by software by setting the HSI48RDYC bit."
              },
              "PLL1RDYF": {
                "bit": 6,
                "description": "PLL1 ready interrupt flag\nThis bit is set by hardware when the PLL1 locks and PLL1RDYIE is set. It is cleared by software by setting the PLL1RDYC bit."
              },
              "PLL2RDYF": {
                "bit": 7,
                "description": "PLL2 ready interrupt flag\nThis bit is set by hardware when the PLL2 locks and PLL2RDYIE is set. It is cleared by software by setting the PLL2RDYC bit."
              },
              "PLL3RDYF": {
                "bit": 8,
                "description": "PLL3 ready interrupt flag\nThis bit is set by hardware when the PLL3 locks and PLL3RDYIE is set. It is cleared by software by setting the PLL3RDYC bit."
              },
              "CSSF": {
                "bit": 10,
                "description": "Clock security system interrupt flag\nThis bit is set by hardware when a failure is detected in the HSE oscillator. It is cleared by software by setting the CSSC bit."
              },
              "MSIKRDYF": {
                "bit": 11,
                "description": "MSIK ready interrupt flag\nThis bit is set by hardware when the MSIK clock becomes stable and MSIKRDYIE is set. It is cleared by software by setting the MSIKRDYC bit."
              },
              "SHSIRDYF": {
                "bit": 12,
                "description": "SHSI ready interrupt flag\nThis bit is set by hardware when the SHSI clock becomes stable and SHSIRDYIE is set. It is cleared by software by setting the SHSIRDYC bit."
              }
            },
            "RCC_CICR": {
              "LSIRDYC": {
                "bit": 0,
                "description": "LSI ready interrupt clear\nWriting this bit to 1 clears the LSIRDYF flag. Writing 0 has no effect."
              },
              "LSERDYC": {
                "bit": 1,
                "description": "LSE ready interrupt clear\nWriting this bit to 1 clears the LSERDYF flag. Writing 0 has no effect."
              },
              "MSISRDYC": {
                "bit": 2,
                "description": "MSIS ready interrupt clear\nWriting this bit to 1 clears the MSISRDYF flag. Writing 0 has no effect."
              },
              "HSIRDYC": {
                "bit": 3,
                "description": "HSI16 ready interrupt clear\nWriting this bit to 1 clears the HSIRDYF flag. Writing 0 has no effect."
              },
              "HSERDYC": {
                "bit": 4,
                "description": "HSE ready interrupt clear\nWriting this bit to 1 clears the HSERDYF flag. Writing 0 has no effect."
              },
              "HSI48RDYC": {
                "bit": 5,
                "description": "HSI48 ready interrupt clear\nWriting this bit to 1 clears the HSI48RDYF flag. Writing 0 has no effect."
              },
              "PLL1RDYC": {
                "bit": 6,
                "description": "PLL1 ready interrupt clear\nWriting this bit to 1 clears the PLL1RDYF flag. Writing 0 has no effect."
              },
              "PLL2RDYC": {
                "bit": 7,
                "description": "PLL2 ready interrupt clear\nWriting this bit to 1 clears the PLL2RDYF flag. Writing 0 has no effect."
              },
              "PLL3RDYC": {
                "bit": 8,
                "description": "PLL3 ready interrupt clear\nWriting this bit to 1 clears the PLL3RDYF flag. Writing 0 has no effect."
              },
              "CSSC": {
                "bit": 10,
                "description": "Clock security system interrupt clear\nWriting this bit to 1 clears the CSSF flag. Writing 0 has no effect."
              },
              "MSIKRDYC": {
                "bit": 11,
                "description": "MSIK oscillator ready interrupt clear\nWriting this bit to 1 clears the MSIKRDYF flag. Writing 0 has no effect."
              },
              "SHSIRDYC": {
                "bit": 12,
                "description": "SHSI oscillator ready interrupt clear\nWriting this bit to 1 clears the SHSIRDYF flag. Writing 0 has no effect."
              }
            },
            "RCC_AHB1RSTR": {
              "GPDMA1RST": {
                "bit": 0,
                "description": "GPDMA1 reset\nThis bit is set and cleared by software."
              },
              "CORDICRST": {
                "bit": 1,
                "description": "CORDIC reset\nThis bit is set and cleared by software."
              },
              "FMACRST": {
                "bit": 2,
                "description": "FMAC reset\nThis bit is set and cleared by software."
              },
              "MDF1RST": {
                "bit": 3,
                "description": "MDF1 reset\nThis bit is set and cleared by software."
              },
              "CRCRST": {
                "bit": 12,
                "description": "CRC reset\nThis bit is set and cleared by software."
              },
              "JPEGRST": {
                "bit": 15,
                "description": "JPEG reset\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "TSCRST": {
                "bit": 16,
                "description": "TSC reset\nThis bit is set and cleared by software."
              },
              "RAMCFGRST": {
                "bit": 17,
                "description": "RAMCFG reset\nThis bit is set and cleared by software."
              },
              "DMA2DRST": {
                "bit": 18,
                "description": "DMA2D reset\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "GFXMMURST": {
                "bit": 19,
                "description": "GFXMMU reset\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "GPU2DRST": {
                "bit": 20,
                "description": "GPU2D reset\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              }
            },
            "RCC_AHB2RSTR1": {
              "GPIOARST": {
                "bit": 0,
                "description": "I/O port A reset\nThis bit is set and cleared by software."
              },
              "GPIOBRST": {
                "bit": 1,
                "description": "I/O port B reset\nThis bit is set and cleared by software."
              },
              "GPIOCRST": {
                "bit": 2,
                "description": "I/O port C reset\nThis bit is set and cleared by software."
              },
              "GPIODRST": {
                "bit": 3,
                "description": "I/O port D reset\nThis bit is set and cleared by software."
              },
              "GPIOERST": {
                "bit": 4,
                "description": "I/O port E reset\nThis bit is set and cleared by software."
              },
              "GPIOFRST": {
                "bit": 5,
                "description": "I/O port F reset\nThis bit is set and cleared by software.\nThis bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral.\nNote: If not present, consider this bit as reserved and keep it at reset value."
              },
              "GPIOGRST": {
                "bit": 6,
                "description": "I/O port G reset\nThis bit is set and cleared by software."
              },
              "GPIOHRST": {
                "bit": 7,
                "description": "I/O port H reset\nThis bit is set and cleared by software."
              },
              "GPIOIRST": {
                "bit": 8,
                "description": "I/O port I reset\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "GPIOJRST": {
                "bit": 9,
                "description": "I/O port J reset\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "ADC12RST": {
                "bit": 10,
                "description": "ADC1 and ADC2 reset\nThis bit is set and cleared by software.\nNote: This bit impacts ADC1 in STM32U535/545/575/585, and ADC1/ADC2 in\ufffdSTM32U59x/5Ax/5Fx/5Gx."
              },
              "DCMI_PSSIRST": {
                "bit": 12,
                "description": "DCMI and PSSI reset\nThis bit is set and cleared by software."
              },
              "OTGRST": {
                "bit": 14,
                "description": "OTG_FS or OTG_HS reset\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "AESRST": {
                "bit": 16,
                "description": "AES hardware accelerator reset\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "HASHRST": {
                "bit": 17,
                "description": "HASH reset\nThis bit is set and cleared by software."
              },
              "RNGRST": {
                "bit": 18,
                "description": "RNG reset\nThis bit is set and cleared by software."
              },
              "PKARST": {
                "bit": 19,
                "description": "PKA reset\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "SAESRST": {
                "bit": 20,
                "description": "SAES hardware accelerator reset\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "OCTOSPIMRST": {
                "bit": 21,
                "description": "OCTOSPIM reset\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "OTFDEC1RST": {
                "bit": 23,
                "description": "OTFDEC1 reset\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "OTFDEC2RST": {
                "bit": 24,
                "description": "OTFDEC2 reset\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "SDMMC1RST": {
                "bit": 27,
                "description": "SDMMC1 reset\nThis bit is set and cleared by software."
              },
              "SDMMC2RST": {
                "bit": 28,
                "description": "SDMMC2 reset\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              }
            },
            "RCC_AHB2RSTR2": {
              "FSMCRST": {
                "bit": 0,
                "description": "Flexible memory controller reset\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "OCTOSPI1RST": {
                "bit": 4,
                "description": "OCTOSPI1 reset\nThis bit is set and cleared by software."
              },
              "OCTOSPI2RST": {
                "bit": 8,
                "description": "OCTOSPI2 reset\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "HSPI1RST": {
                "bit": 12,
                "description": "HSPI1 reset\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              }
            },
            "RCC_AHB3RSTR": {
              "LPGPIO1RST": {
                "bit": 0,
                "description": "LPGPIO1 reset\nThis bit is set and cleared by software."
              },
              "ADC4RST": {
                "bit": 5,
                "description": "ADC4 reset\nThis bit is set and cleared by software."
              },
              "DAC1RST": {
                "bit": 6,
                "description": "DAC1 reset\nThis bit is set and cleared by software."
              },
              "LPDMA1RST": {
                "bit": 9,
                "description": "LPDMA1 reset\nThis bit is set and cleared by software."
              },
              "ADF1RST": {
                "bit": 10,
                "description": "ADF1 reset\nThis bit is set and cleared by software."
              }
            },
            "RCC_APB1RSTR1": {
              "TIM2RST": {
                "bit": 0,
                "description": "TIM2 reset\nThis bit is set and cleared by software."
              },
              "TIM3RST": {
                "bit": 1,
                "description": "TIM3 reset\nThis bit is set and cleared by software."
              },
              "TIM4RST": {
                "bit": 2,
                "description": "TIM4 reset\nThis bit is set and cleared by software."
              },
              "TIM5RST": {
                "bit": 3,
                "description": "TIM5 reset\nThis bit is set and cleared by software."
              },
              "TIM6RST": {
                "bit": 4,
                "description": "TIM6 reset\nThis bit is set and cleared by software."
              },
              "TIM7RST": {
                "bit": 5,
                "description": "TIM7 reset\nThis bit is set and cleared by software."
              },
              "SPI2RST": {
                "bit": 14,
                "description": "SPI2 reset\nThis bit is set and cleared by software."
              },
              "USART2RST": {
                "bit": 17,
                "description": "USART2 reset\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series.Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "USART3RST": {
                "bit": 18,
                "description": "USART3 reset\nThis bit is set and cleared by software."
              },
              "UART4RST": {
                "bit": 19,
                "description": "UART4 reset\nThis bit is set and cleared by software."
              },
              "UART5RST": {
                "bit": 20,
                "description": "UART5 reset\nThis bit is set and cleared by software."
              },
              "I2C1RST": {
                "bit": 21,
                "description": "I2C1 reset\nThis bit is set and cleared by software."
              },
              "I2C2RST": {
                "bit": 22,
                "description": "I2C2 reset\nThis bit is set and cleared by software."
              },
              "CRSRST": {
                "bit": 24,
                "description": "CRS reset\nThis bit is set and cleared by software."
              },
              "USART6RST": {
                "bit": 25,
                "description": "USART6 reset\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              }
            },
            "RCC_APB1RSTR2": {
              "I2C4RST": {
                "bit": 1,
                "description": "I2C4 reset\nThis bit is set and cleared by software"
              },
              "LPTIM2RST": {
                "bit": 5,
                "description": "LPTIM2 reset\nThis bit is set and cleared by software."
              },
              "I2C5RST": {
                "bit": 6,
                "description": "I2C5 reset\nThis bit is set and cleared by software\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "I2C6RST": {
                "bit": 7,
                "description": "I2C6 reset\nThis bit is set and cleared by software\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "FDCAN1RST": {
                "bit": 9,
                "description": "FDCAN1 reset\nThis bit is set and cleared by software."
              },
              "UCPD1RST": {
                "bit": 23,
                "description": "UCPD1 reset\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              }
            },
            "RCC_APB2RSTR": {
              "TIM1RST": {
                "bit": 11,
                "description": "TIM1 reset\nThis bit is set and cleared by software."
              },
              "SPI1RST": {
                "bit": 12,
                "description": "SPI1 reset\nThis bit is set and cleared by software."
              },
              "TIM8RST": {
                "bit": 13,
                "description": "TIM8 reset\nThis bit is set and cleared by software."
              },
              "USART1RST": {
                "bit": 14,
                "description": "USART1 reset\nThis bit is set and cleared by software."
              },
              "TIM15RST": {
                "bit": 16,
                "description": "TIM15 reset\nThis bit is set and cleared by software."
              },
              "TIM16RST": {
                "bit": 17,
                "description": "TIM16 reset\nThis bit is set and cleared by software."
              },
              "TIM17RST": {
                "bit": 18,
                "description": "TIM17 reset\nThis bit is set and cleared by software."
              },
              "SAI1RST": {
                "bit": 21,
                "description": "SAI1 reset\nThis bit is set and cleared by software."
              },
              "SAI2RST": {
                "bit": 22,
                "description": "SAI2 reset\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "USBRST": {
                "bit": 24,
                "description": "USB reset\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "GFXTIMRST": {
                "bit": 25,
                "description": "GFXTIM reset\nThis bit is set and cleared by software.\nNote: .This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "LTDCRST": {
                "bit": 26,
                "description": "LTDC reset\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "DSIRST": {
                "bit": 27,
                "description": "DSI reset\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              }
            },
            "RCC_APB3RSTR": {
              "SYSCFGRST": {
                "bit": 1,
                "description": "SYSCFG reset\nThis bit is set and cleared by software."
              },
              "SPI3RST": {
                "bit": 5,
                "description": "SPI3 reset\nThis bit is set and cleared by software."
              },
              "LPUART1RST": {
                "bit": 6,
                "description": "LPUART1 reset\nThis bit is set and cleared by software."
              },
              "I2C3RST": {
                "bit": 7,
                "description": "I2C3 reset\nThis bit is set and cleared by software."
              },
              "LPTIM1RST": {
                "bit": 11,
                "description": "LPTIM1 reset\nThis bit is set and cleared by software."
              },
              "LPTIM3RST": {
                "bit": 12,
                "description": "LPTIM3 reset\nThis bit is set and cleared by software."
              },
              "LPTIM4RST": {
                "bit": 13,
                "description": "LPTIM4 reset\nThis bit is set and cleared by software."
              },
              "OPAMPRST": {
                "bit": 14,
                "description": "OPAMP reset\nThis bit is set and cleared by software."
              },
              "COMPRST": {
                "bit": 15,
                "description": "COMP reset\nThis bit is set and cleared by software."
              },
              "VREFRST": {
                "bit": 20,
                "description": "VREFBUF reset\nThis bit is set and cleared by software."
              }
            },
            "RCC_AHB1ENR": {
              "GPDMA1EN": {
                "bit": 0,
                "description": "GPDMA1 clock enable\nThis bit is set and cleared by software."
              },
              "CORDICEN": {
                "bit": 1,
                "description": "CORDIC clock enable\nThis bit is set and cleared by software."
              },
              "FMACEN": {
                "bit": 2,
                "description": "FMAC clock enable\nThis bit is set and reset by software."
              },
              "MDF1EN": {
                "bit": 3,
                "description": "MDF1 clock enable\nThis bit is set and reset by software."
              },
              "FLASHEN": {
                "bit": 8,
                "description": "FLASH clock enable\nThis bit is set and cleared by software. This bit can be disabled only when the flash memory is in power-down mode."
              },
              "CRCEN": {
                "bit": 12,
                "description": "CRC clock enable\nThis bit is set and cleared by software."
              },
              "JPEGEN": {
                "bit": 15,
                "description": "JPEG clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "TSCEN": {
                "bit": 16,
                "description": "Touch sensing controller clock enable\nThis bit is set and cleared by software."
              },
              "RAMCFGEN": {
                "bit": 17,
                "description": "RAMCFG clock enable\nThis bit is set and cleared by software."
              },
              "DMA2DEN": {
                "bit": 18,
                "description": "DMA2D clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "GFXMMUEN": {
                "bit": 19,
                "description": "GFXMMU clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "GPU2DEN": {
                "bit": 20,
                "description": "GPU2D clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "DCACHE2EN": {
                "bit": 21,
                "description": "DCACHE2 clock enable \nThis bit is set and reset by software.\nNote: DCACHE2 clock must be enabled to access memories, even if the DCACHE2 is bypassed.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "GTZC1EN": {
                "bit": 24,
                "description": "GTZC1 clock enable \nThis bit is set and reset by software."
              },
              "BKPSRAMEN": {
                "bit": 28,
                "description": "BKPSRAM clock enable \nThis bit is set and reset by software."
              },
              "DCACHE1EN": {
                "bit": 30,
                "description": "DCACHE1 clock enable \nThis bit is set and reset by software.\nNote: DCACHE1 clock must be enabled when external memories are accessed through OCTOSPI1, OCTOSPI2, HSPI1 or FSMC, even if the DCACHE1 is bypassed."
              },
              "SRAM1EN": {
                "bit": 31,
                "description": "SRAM1 clock enable \nThis bit is set and reset by software."
              }
            },
            "RCC_AHB2ENR1": {
              "GPIOAEN": {
                "bit": 0,
                "description": "I/O port A clock enable\nThis bit is set and cleared by software."
              },
              "GPIOBEN": {
                "bit": 1,
                "description": "I/O port B clock enable\nThis bit is set and cleared by software."
              },
              "GPIOCEN": {
                "bit": 2,
                "description": "I/O port C clock enable\nThis bit is set and cleared by software."
              },
              "GPIODEN": {
                "bit": 3,
                "description": "I/O port D clock enable\nThis bit is set and cleared by software."
              },
              "GPIOEEN": {
                "bit": 4,
                "description": "I/O port E clock enable\nThis bit is set and cleared by software."
              },
              "GPIOFEN": {
                "bit": 5,
                "description": "I/O port F clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "GPIOGEN": {
                "bit": 6,
                "description": "I/O port G clock enable\nThis bit is set and cleared by software."
              },
              "GPIOHEN": {
                "bit": 7,
                "description": "I/O port H clock enable\nThis bit is set and cleared by software."
              },
              "GPIOIEN": {
                "bit": 8,
                "description": "I/O port I clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "GPIOJEN": {
                "bit": 9,
                "description": "I/O port J clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "ADC12EN": {
                "bit": 10,
                "description": "ADC1 and ADC2 clock enable\nThis bit is set and cleared by software.\nNote: This bit impacts ADC1 in STM32U535/545/575/585, and ADC1/ADC2 in\ufffdSTM32U59x/5Ax/5Fx/5Gx."
              },
              "DCMI_PSSIEN": {
                "bit": 12,
                "description": "DCMI and PSSI clock enable\nThis bit is set and cleared by software."
              },
              "OTGEN": {
                "bit": 14,
                "description": "OTG_FS or OTG_HS clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "OTGHSPHYEN": {
                "bit": 15,
                "description": "OTG_HS PHY clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "AESEN": {
                "bit": 16,
                "description": "AES clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "HASHEN": {
                "bit": 17,
                "description": "HASH clock enable\nThis bit is set and cleared by software"
              },
              "RNGEN": {
                "bit": 18,
                "description": "RNG clock enable\nThis bit is set and cleared by software."
              },
              "PKAEN": {
                "bit": 19,
                "description": "PKA clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "SAESEN": {
                "bit": 20,
                "description": "SAES clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "OCTOSPIMEN": {
                "bit": 21,
                "description": "OCTOSPIM clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "OTFDEC1EN": {
                "bit": 23,
                "description": "OTFDEC1 clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "OTFDEC2EN": {
                "bit": 24,
                "description": "OTFDEC2 clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "SDMMC1EN": {
                "bit": 27,
                "description": "SDMMC1 clock enable\nThis bit is set and cleared by software."
              },
              "SDMMC2EN": {
                "bit": 28,
                "description": "SDMMC2 clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "SRAM2EN": {
                "bit": 30,
                "description": "SRAM2 clock enable \nThis bit is set and reset by software."
              },
              "SRAM3EN": {
                "bit": 31,
                "description": "SRAM3 clock enable \nThis bit is set and reset by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              }
            },
            "RCC_AHB2ENR2": {
              "FSMCEN": {
                "bit": 0,
                "description": "FSMC clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "OCTOSPI1EN": {
                "bit": 4,
                "description": "OCTOSPI1 clock enable\nThis bit is set and cleared by software."
              },
              "OCTOSPI2EN": {
                "bit": 8,
                "description": "OCTOSPI2 clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "HSPI1EN": {
                "bit": 12,
                "description": "HSPI1 clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "SRAM6EN": {
                "bit": 30,
                "description": "SRAM6 clock enable \nThis bit is set and reset by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "SRAM5EN": {
                "bit": 31,
                "description": "SRAM5 clock enable \nThis bit is set and reset by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              }
            },
            "RCC_AHB3ENR": {
              "LPGPIO1EN": {
                "bit": 0,
                "description": "LPGPIO1 enable\nThis bit is set and cleared by software."
              },
              "PWREN": {
                "bit": 2,
                "description": "PWR clock enable\nThis bit is set and cleared by software."
              },
              "ADC4EN": {
                "bit": 5,
                "description": "ADC4 clock enable\nThis bit is set and cleared by software."
              },
              "DAC1EN": {
                "bit": 6,
                "description": "DAC1 clock enable\nThis bit is set and cleared by software."
              },
              "LPDMA1EN": {
                "bit": 9,
                "description": "LPDMA1 clock enable\nThis bit is set and cleared by software."
              },
              "ADF1EN": {
                "bit": 10,
                "description": "ADF1 clock enable\nThis bit is set and cleared by software."
              },
              "GTZC2EN": {
                "bit": 12,
                "description": "GTZC2 clock enable\nThis bit is set and cleared by software."
              },
              "SRAM4EN": {
                "bit": 31,
                "description": "SRAM4 clock enable \nThis bit is set and reset by software."
              }
            },
            "RCC_APB1ENR1": {
              "TIM2EN": {
                "bit": 0,
                "description": "TIM2 clock enable\nThis bit is set and cleared by software."
              },
              "TIM3EN": {
                "bit": 1,
                "description": "TIM3 clock enable\nThis bit is set and cleared by software."
              },
              "TIM4EN": {
                "bit": 2,
                "description": "TIM4 clock enable\nThis bit is set and cleared by software."
              },
              "TIM5EN": {
                "bit": 3,
                "description": "TIM5 clock enable\nThis bit is set and cleared by software."
              },
              "TIM6EN": {
                "bit": 4,
                "description": "TIM6 clock enable\nThis bit is set and cleared by software."
              },
              "TIM7EN": {
                "bit": 5,
                "description": "TIM7 clock enable\nThis bit is set and cleared by software."
              },
              "WWDGEN": {
                "bit": 11,
                "description": "WWDG clock enable\nThis bit is set by software to enable the window watchdog clock. It is reset by hardware system reset. This bit can also be set by hardware if the WWDG_SW option bit is reset."
              },
              "SPI2EN": {
                "bit": 14,
                "description": "SPI2 clock enable\nThis bit is set and cleared by software."
              },
              "USART2EN": {
                "bit": 17,
                "description": "USART2 clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "USART3EN": {
                "bit": 18,
                "description": "USART3 clock enable\nThis bit is set and cleared by software."
              },
              "UART4EN": {
                "bit": 19,
                "description": "UART4 clock enable\nThis bit is set and cleared by software."
              },
              "UART5EN": {
                "bit": 20,
                "description": "UART5 clock enable\nThis bit is set and cleared by software."
              },
              "I2C1EN": {
                "bit": 21,
                "description": "I2C1 clock enable\nThis bit is set and cleared by software."
              },
              "I2C2EN": {
                "bit": 22,
                "description": "I2C2 clock enable\nThis bit is set and cleared by software."
              },
              "CRSEN": {
                "bit": 24,
                "description": "CRS clock enable\nThis bit is set and cleared by software."
              },
              "USART6EN": {
                "bit": 25,
                "description": "USART6 clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              }
            },
            "RCC_APB1ENR2": {
              "I2C4EN": {
                "bit": 1,
                "description": "I2C4 clock enable\nThis bit is set and cleared by software"
              },
              "LPTIM2EN": {
                "bit": 5,
                "description": "LPTIM2 clock enable\nThis bit is set and cleared by software."
              },
              "I2C5EN": {
                "bit": 6,
                "description": "I2C5 clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "I2C6EN": {
                "bit": 7,
                "description": "I2C6 clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "FDCAN1EN": {
                "bit": 9,
                "description": "FDCAN1 clock enable\nThis bit is set and cleared by software."
              },
              "UCPD1EN": {
                "bit": 23,
                "description": "UCPD1 clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              }
            },
            "RCC_APB2ENR": {
              "TIM1EN": {
                "bit": 11,
                "description": "TIM1 clock enable\nThis bit is set and cleared by software."
              },
              "SPI1EN": {
                "bit": 12,
                "description": "SPI1 clock enable\nThis bit is set and cleared by software."
              },
              "TIM8EN": {
                "bit": 13,
                "description": "TIM8 clock enable\nThis bit is set and cleared by software."
              },
              "USART1EN": {
                "bit": 14,
                "description": "USART1clock enable\nThis bit is set and cleared by software."
              },
              "TIM15EN": {
                "bit": 16,
                "description": "TIM15 clock enable\nThis bit is set and cleared by software."
              },
              "TIM16EN": {
                "bit": 17,
                "description": "TIM16 clock enable\nThis bit is set and cleared by software."
              },
              "TIM17EN": {
                "bit": 18,
                "description": "TIM17 clock enable\nThis bit is set and cleared by software."
              },
              "SAI1EN": {
                "bit": 21,
                "description": "SAI1 clock enable\nThis bit is set and cleared by software."
              },
              "SAI2EN": {
                "bit": 22,
                "description": "SAI2 clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "USBEN": {
                "bit": 24,
                "description": "USB clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "GFXTIMEN": {
                "bit": 25,
                "description": "GFXTIM clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "LTDCEN": {
                "bit": 26,
                "description": "LTDC clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "DSIEN": {
                "bit": 27,
                "description": "DSI clock enable\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              }
            },
            "RCC_APB3ENR": {
              "SYSCFGEN": {
                "bit": 1,
                "description": "SYSCFG clock enable\nThis bit is set and cleared by software."
              },
              "SPI3EN": {
                "bit": 5,
                "description": "SPI3 clock enable\nThis bit is set and cleared by software."
              },
              "LPUART1EN": {
                "bit": 6,
                "description": "LPUART1 clock enable\nThis bit is set and cleared by software."
              },
              "I2C3EN": {
                "bit": 7,
                "description": "I2C3 clock enable\nThis bit is set and cleared by software."
              },
              "LPTIM1EN": {
                "bit": 11,
                "description": "LPTIM1 clock enable\nThis bit is set and cleared by software."
              },
              "LPTIM3EN": {
                "bit": 12,
                "description": "LPTIM3 clock enable\nThis bit is set and cleared by software."
              },
              "LPTIM4EN": {
                "bit": 13,
                "description": "LPTIM4 clock enable\nThis bit is set and cleared by software."
              },
              "OPAMPEN": {
                "bit": 14,
                "description": "OPAMP clock enable\nThis bit is set and cleared by software."
              },
              "COMPEN": {
                "bit": 15,
                "description": "COMP clock enable\nThis bit is set and cleared by software."
              },
              "VREFEN": {
                "bit": 20,
                "description": "VREFBUF clock enable\nThis bit is set and cleared by software."
              },
              "RTCAPBEN": {
                "bit": 21,
                "description": "RTC and TAMP APB clock enable\nThis bit is set and cleared by software."
              }
            },
            "RCC_AHB1SMENR": {
              "GPDMA1SMEN": {
                "bit": 0,
                "description": "GPDMA1 clocks enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "CORDICSMEN": {
                "bit": 1,
                "description": "CORDIC clocks enable during Sleep and Stop modes\nThis bit is set and cleared by software during Sleep mode."
              },
              "FMACSMEN": {
                "bit": 2,
                "description": "FMAC clocks enable during Sleep and Stop modes.\nThis bit is set and cleared by software."
              },
              "MDF1SMEN": {
                "bit": 3,
                "description": "MDF1 clocks enable during Sleep and Stop modes.\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "FLASHSMEN": {
                "bit": 8,
                "description": "FLASH clocks enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "CRCSMEN": {
                "bit": 12,
                "description": "CRC clocks enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "JPEGSMEN": {
                "bit": 15,
                "description": "JPEG clocks enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "TSCSMEN": {
                "bit": 16,
                "description": "TSC clocks enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "RAMCFGSMEN": {
                "bit": 17,
                "description": "RAMCFG clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "DMA2DSMEN": {
                "bit": 18,
                "description": "DMA2D clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "GFXMMUSMEN": {
                "bit": 19,
                "description": "GFXMMU clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "GPU2DSMEN": {
                "bit": 20,
                "description": "GPU2D clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "DCACHE2SMEN": {
                "bit": 21,
                "description": "DCACHE2 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "GTZC1SMEN": {
                "bit": 24,
                "description": "GTZC1 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "BKPSRAMSMEN": {
                "bit": 28,
                "description": "BKPSRAM clock enable during Sleep and Stop modes\nThis bit is set and cleared by software"
              },
              "ICACHESMEN": {
                "bit": 29,
                "description": "ICACHE clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "DCACHE1SMEN": {
                "bit": 30,
                "description": "DCACHE1 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "SRAM1SMEN": {
                "bit": 31,
                "description": "SRAM1 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              }
            },
            "RCC_AHB2SMENR1": {
              "GPIOASMEN": {
                "bit": 0,
                "description": "I/O port A clocks enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "GPIOBSMEN": {
                "bit": 1,
                "description": "I/O port B clocks enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "GPIOCSMEN": {
                "bit": 2,
                "description": "I/O port C clocks enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "GPIODSMEN": {
                "bit": 3,
                "description": "I/O port D clocks enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "GPIOESMEN": {
                "bit": 4,
                "description": "I/O port E clocks enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "GPIOFSMEN": {
                "bit": 5,
                "description": "I/O port F clocks enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "GPIOGSMEN": {
                "bit": 6,
                "description": "I/O port G clocks enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "GPIOHSMEN": {
                "bit": 7,
                "description": "I/O port H clocks enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "GPIOISMEN": {
                "bit": 8,
                "description": "I/O port I clocks enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "GPIOJSMEN": {
                "bit": 9,
                "description": "I/O port J clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "ADC12SMEN": {
                "bit": 10,
                "description": "ADC1 and ADC2 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit impacts ADC1 in STM32U535/545/575/585 and ADC1/ADC2 in\ufffdSTM32U59x/5Ax/5Fx/5Gx."
              },
              "DCMI_PSSISMEN": {
                "bit": 12,
                "description": "DCMI and PSSI clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "OTGSMEN": {
                "bit": 14,
                "description": "OTG_FS and OTG_HS clocks enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "OTGHSPHYSMEN": {
                "bit": 15,
                "description": "OTG_HS PHY clock enable during Sleep and Stop modes\nThis bit is set and cleared by software\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "AESSMEN": {
                "bit": 16,
                "description": "AES clock enable during Sleep and Stop modes\nThis bit is set and cleared by software\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "HASHSMEN": {
                "bit": 17,
                "description": "HASH clock enable during Sleep and Stop modes\nThis bit is set and cleared by software"
              },
              "RNGSMEN": {
                "bit": 18,
                "description": "RNG clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "PKASMEN": {
                "bit": 19,
                "description": "PKA clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "SAESSMEN": {
                "bit": 20,
                "description": "SAES accelerator clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "OCTOSPIMSMEN": {
                "bit": 21,
                "description": "OCTOSPIM clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "OTFDEC1SMEN": {
                "bit": 23,
                "description": "OTFDEC1 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "OTFDEC2SMEN": {
                "bit": 24,
                "description": "OTFDEC2 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "SDMMC1SMEN": {
                "bit": 27,
                "description": "SDMMC1 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "SDMMC2SMEN": {
                "bit": 28,
                "description": "SDMMC2 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "SRAM2SMEN": {
                "bit": 30,
                "description": "SRAM2 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "SRAM3SMEN": {
                "bit": 31,
                "description": "SRAM3 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software. \nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              }
            },
            "RCC_AHB2SMENR2": {
              "FSMCSMEN": {
                "bit": 0,
                "description": "FSMC clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "OCTOSPI1SMEN": {
                "bit": 4,
                "description": "OCTOSPI1 clock enable during Sleep and Stop modes \nThis bit is set and cleared by software."
              },
              "OCTOSPI2SMEN": {
                "bit": 8,
                "description": "OCTOSPI2 clock enable during Sleep and Stop modes \nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "HSPI1SMEN": {
                "bit": 12,
                "description": "HSPI1 clock enable during Sleep and Stop modes \nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "SRAM6SMEN": {
                "bit": 30,
                "description": "SRAM6 clock enable during Sleep and Stop modes \nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "SRAM5SMEN": {
                "bit": 31,
                "description": "SRAM5 clock enable during Sleep and Stop modes \nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              }
            },
            "RCC_AHB3SMENR": {
              "LPGPIO1SMEN": {
                "bit": 0,
                "description": "LPGPIO1 enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "PWRSMEN": {
                "bit": 2,
                "description": "PWR clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "ADC4SMEN": {
                "bit": 5,
                "description": "ADC4 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "DAC1SMEN": {
                "bit": 6,
                "description": "DAC1 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "LPDMA1SMEN": {
                "bit": 9,
                "description": "LPDMA1 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "ADF1SMEN": {
                "bit": 10,
                "description": "ADF1 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "GTZC2SMEN": {
                "bit": 12,
                "description": "GTZC2 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "SRAM4SMEN": {
                "bit": 31,
                "description": "SRAM4 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              }
            },
            "RCC_APB1SMENR1": {
              "TIM2SMEN": {
                "bit": 0,
                "description": "TIM2 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "TIM3SMEN": {
                "bit": 1,
                "description": "TIM3 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "TIM4SMEN": {
                "bit": 2,
                "description": "TIM4 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "TIM5SMEN": {
                "bit": 3,
                "description": "TIM5 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "TIM6SMEN": {
                "bit": 4,
                "description": "TIM6 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "TIM7SMEN": {
                "bit": 5,
                "description": "TIM7 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "WWDGSMEN": {
                "bit": 11,
                "description": "Window watchdog clock enable during Sleep and Stop modes\nThis bit is set and cleared by software. It is forced to one by hardware when the hardware WWDG option is activated."
              },
              "SPI2SMEN": {
                "bit": 14,
                "description": "SPI2 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "USART2SMEN": {
                "bit": 17,
                "description": "USART2 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "USART3SMEN": {
                "bit": 18,
                "description": "USART3 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "UART4SMEN": {
                "bit": 19,
                "description": "UART4 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "UART5SMEN": {
                "bit": 20,
                "description": "UART5 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "I2C1SMEN": {
                "bit": 21,
                "description": "I2C1 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "I2C2SMEN": {
                "bit": 22,
                "description": "I2C2 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "CRSSMEN": {
                "bit": 24,
                "description": "CRS clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "USART6SMEN": {
                "bit": 25,
                "description": "USART6 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              }
            },
            "RCC_APB1SMENR2": {
              "I2C4SMEN": {
                "bit": 1,
                "description": "I2C4 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "LPTIM2SMEN": {
                "bit": 5,
                "description": "LPTIM2 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "I2C5SMEN": {
                "bit": 6,
                "description": "I2C5 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software\nNote: This bit must be set to allow the peripheral to wake up from Stop modes.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "I2C6SMEN": {
                "bit": 7,
                "description": "I2C6 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software\nNote: This bit must be set to allow the peripheral to wake up from Stop modes.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "FDCAN1SMEN": {
                "bit": 9,
                "description": "FDCAN1 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "UCPD1SMEN": {
                "bit": 23,
                "description": "UCPD1 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              }
            },
            "RCC_APB2SMENR": {
              "TIM1SMEN": {
                "bit": 11,
                "description": "TIM1 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "SPI1SMEN": {
                "bit": 12,
                "description": "SPI1 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "TIM8SMEN": {
                "bit": 13,
                "description": "TIM8 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "USART1SMEN": {
                "bit": 14,
                "description": "USART1 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "TIM15SMEN": {
                "bit": 16,
                "description": "TIM15 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "TIM16SMEN": {
                "bit": 17,
                "description": "TIM16 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "TIM17SMEN": {
                "bit": 18,
                "description": "TIM17 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "SAI1SMEN": {
                "bit": 21,
                "description": "SAI1 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "SAI2SMEN": {
                "bit": 22,
                "description": "SAI2 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series.Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "USBSMEN": {
                "bit": 24,
                "description": "USB clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "GFXTIMSMEN": {
                "bit": 25,
                "description": "GFXTIM clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "LTDCSMEN": {
                "bit": 26,
                "description": "LTDC clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "DSISMEN": {
                "bit": 27,
                "description": "DSI clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              }
            },
            "RCC_APB3SMENR": {
              "SYSCFGSMEN": {
                "bit": 1,
                "description": "SYSCFG clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "SPI3SMEN": {
                "bit": 5,
                "description": "SPI3 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "LPUART1SMEN": {
                "bit": 6,
                "description": "LPUART1 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "I2C3SMEN": {
                "bit": 7,
                "description": "I2C3 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "LPTIM1SMEN": {
                "bit": 11,
                "description": "LPTIM1 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "LPTIM3SMEN": {
                "bit": 12,
                "description": "LPTIM3 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "LPTIM4SMEN": {
                "bit": 13,
                "description": "LPTIM4 clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "OPAMPSMEN": {
                "bit": 14,
                "description": "OPAMP clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "COMPSMEN": {
                "bit": 15,
                "description": "COMP clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "VREFSMEN": {
                "bit": 20,
                "description": "VREFBUF clock enable during Sleep and Stop modes\nThis bit is set and cleared by software."
              },
              "RTCAPBSMEN": {
                "bit": 21,
                "description": "RTC and TAMP APB clock enable during Sleep and Stop modes\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              }
            },
            "RCC_SRDAMR": {
              "SPI3AMEN": {
                "bit": 5,
                "description": "SPI3 autonomous mode enable in Stop 0,1, 2 mode\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "LPUART1AMEN": {
                "bit": 6,
                "description": "LPUART1 autonomous mode enable in Stop 0/1/2 mode\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "I2C3AMEN": {
                "bit": 7,
                "description": "I2C3 autonomous mode enable in Stop 0/1/2 mode\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "LPTIM1AMEN": {
                "bit": 11,
                "description": "LPTIM1 autonomous mode enable in Stop 0/1/2 mode\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "LPTIM3AMEN": {
                "bit": 12,
                "description": "LPTIM3 autonomous mode enable in Stop 0/1/2 mode\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "LPTIM4AMEN": {
                "bit": 13,
                "description": "LPTIM4 autonomous mode enable in Stop 0/1/2 mode\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "OPAMPAMEN": {
                "bit": 14,
                "description": "OPAMP autonomous mode enable in Stop 0/1/2 mode\nThis bit is set and cleared by software."
              },
              "COMPAMEN": {
                "bit": 15,
                "description": "COMP autonomous mode enable in Stop 0/1/2 mode\nThis bit is set and cleared by software."
              },
              "VREFAMEN": {
                "bit": 20,
                "description": "VREFBUF autonomous mode enable in Stop 0/1/2 mode\nThis bit is set and cleared by software."
              },
              "RTCAPBAMEN": {
                "bit": 21,
                "description": "RTC and TAMP autonomous mode enable in Stop 0/1/2 mode\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "ADC4AMEN": {
                "bit": 25,
                "description": "ADC4 autonomous mode enable in Stop 0/1/2 mode\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "LPGPIO1AMEN": {
                "bit": 26,
                "description": "LPGPIO1 autonomous mode enable in Stop 0/1/2 mode\nThis bit is set and cleared by software."
              },
              "DAC1AMEN": {
                "bit": 27,
                "description": "DAC1 autonomous mode enable in Stop 0/1/2 mode\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "LPDMA1AMEN": {
                "bit": 28,
                "description": "LPDMA1 autonomous mode enable in Stop 0/1/2 mode\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "ADF1AMEN": {
                "bit": 29,
                "description": "ADF1 autonomous mode enable in Stop 0/1/2 mode\nThis bit is set and cleared by software.\nNote: This bit must be set to allow the peripheral to wake up from Stop modes."
              },
              "SRAM4AMEN": {
                "bit": 31,
                "description": "SRAM4 autonomous mode enable in Stop 0/1/2 mode\nThis bit is set and cleared by software."
              }
            },
            "RCC_CCIPR1": {
              "USART1SEL": {
                "bit": 0,
                "description": "USART1 kernel clock source selection\nThese bits are used to select the USART1 kernel clock source.\nNote: The USART1 is functional in Stop 0 and Stop 1 modes only when the kernel clock is HSI16 or LSE.",
                "width": 2
              },
              "USART2SEL": {
                "bit": 2,
                "description": "USART2 kernel clock source selection\nThese bits are used to select the USART2 kernel clock source.\nThe USART2 is functional in Stop 0 and Stop 1 modes only when the kernel clock is HSI16 or LSE.\nNote: This bitfield is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bitfield as reserved and keep it at reset value.",
                "width": 2
              },
              "USART3SEL": {
                "bit": 4,
                "description": "USART3 kernel clock source selection\nThese bits are used to select the USART3 kernel clock source.\nNote: The USART3 is functional in Stop 0 and Stop 1 modes only when the kernel clock is HSI16 or LSE.",
                "width": 2
              },
              "UART4SEL": {
                "bit": 6,
                "description": "UART4 kernel clock source selection\nThese bits are used to select the UART4 kernel clock source.\nNote: The UART4 is functional in Stop 0 and Stop 1 modes only when the kernel clock is HSI16 or LSE.",
                "width": 2
              },
              "UART5SEL": {
                "bit": 8,
                "description": "UART5 kernel clock source selection\nThese bits are used to select the UART5 kernel clock source.\nNote: The UART5 is functional in Stop 0 and Stop 1 modes only when the kernel clock is HSI16 or LSE.",
                "width": 2
              },
              "I2C1SEL": {
                "bit": 10,
                "description": "I2C1 kernel clock source selection\nThese bits are used to select the I2C1 kernel clock source.\nNote: The I2C1 is functional in Stop 0 and Stop 1 mode sonly when the kernel clock is HSI16\ufffdor MSIK.",
                "width": 2
              },
              "I2C2SEL": {
                "bit": 12,
                "description": "I2C2 kernel clock source selection\nThese bits are used to select the I2C2 kernel clock source.\nNote: The I2C2 is functional in Stop 0 and Stop 1 mode sonly when the kernel clock is HSI16\ufffdor MSIK.",
                "width": 2
              },
              "I2C4SEL": {
                "bit": 14,
                "description": "I2C4 kernel clock source selection\nThese bits are used to select the I2C4 kernel clock source.\nNote: The I2C4 is functional in Stop 0 and Stop 1 modes only when the kernel clock is HSI16\ufffdor MSIK.",
                "width": 2
              },
              "SPI2SEL": {
                "bit": 16,
                "description": "SPI2 kernel clock source selection\nThese bits are used to select the SPI2 kernel clock source.\nNote: The SPI2 is functional in Stop 0 and Stop 1 mode only when the kernel clock is HSI16 or MSIK.",
                "width": 2
              },
              "LPTIM2SEL": {
                "bit": 18,
                "description": "Low-power timer 2 kernel clock source selection\nThese bits are used to select the LPTIM2 kernel clock source.\nNote: The LPTIM2 is functional in Stop 0 and Stop 1 mode only when the kernel clock is LSI, LSE or HSI16 if HSIKERON = 1.",
                "width": 2
              },
              "SPI1SEL": {
                "bit": 20,
                "description": "SPI1 kernel clock source selection\nThese bits are used to select the SPI1 kernel clock source.\nNote: The SPI1 is functional in Stop 0 and Stop 1 mode only when the kernel clock is HSI16 or MSIK.",
                "width": 2
              },
              "SYSTICKSEL": {
                "bit": 22,
                "description": "SysTick clock source selection\nThese bits are used to select the SysTick clock source.\nNote: When LSE or LSI is selected, the AHB frequency must be at least four times higher than the LSI or LSE frequency. In addition, a jitter up to one HCLK cycle is introduced, due to the LSE or LSI sampling with HCLK in the SysTick circuitry.",
                "width": 2
              },
              "FDCAN1SEL": {
                "bit": 24,
                "description": "FDCAN1 kernel clock source selection\nThese bits are used to select the FDCAN1 kernel clock source.",
                "width": 2
              },
              "ICLKSEL": {
                "bit": 26,
                "description": "Intermediate clock source selection\nThese bits are used to select the clock source for the OTG_FS, the USB, and the SDMMC.",
                "width": 2
              },
              "TIMICSEL": {
                "bit": 29,
                "description": "Clock sources for TIM16,TIM17, and LPTIM2 internal input capture \nWhen TIMICSEL2 is set, the TIM16, TIM17, and LPTIM2 internal input capture can be connected either to HSI/256, MSI/4, or MSI/1024. Depending on TIMICSEL[1:0] value, MSI is either MSIK or MSIS.\nWhen TIMICSEL2 is cleared, the HSI, MSIK, and MSIS clock sources cannot be selected as\ufffdTIM16, TIM17, or LPTIM2 internal input capture.\n0xx: HSI, MSIK and MSIS dividers disabled\nNote: The clock division must be disabled (TIMICSEL configured to 0xx) before selecting or changing a clock sources division.",
                "width": 3
              }
            },
            "RCC_CCIPR2": {
              "MDF1SEL": {
                "bit": 0,
                "description": "MDF1 kernel clock source selection\nThese bits are used to select the MDF1 kernel clock source.\nothers: reserved",
                "width": 3
              },
              "SAI1SEL": {
                "bit": 5,
                "description": "SAI1 kernel clock source selection\nThese bits are used to select the SAI1 kernel clock source.\nothers: reserved\nNote: If the selected clock is the external clock and this clock is stopped, a switch to another clock is impossible.",
                "width": 3
              },
              "SAI2SEL": {
                "bit": 8,
                "description": "SAI2 kernel clock source selection\nThese bits are used to select the SAI2 kernel clock source.\nothers: reserved\nIf the selected clock is the external clock and this clock is stopped, a switch to another clock is impossible.\nNote: This bitfield is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bitfield as reserved and keep it at reset value.",
                "width": 3
              },
              "SAESSEL": {
                "bit": 11,
                "description": "SAES kernel clock source selection\nThis bit is used to select the SAES kernel clock source. \nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "RNGSEL": {
                "bit": 12,
                "description": "RNG kernel clock source selection\nThese bits are used to select the RNG kernel clock source.",
                "width": 2
              },
              "SDMMCSEL": {
                "bit": 14,
                "description": "SDMMC1 and SDMMC2 kernel clock source selection\nThis bit is used to select the SDMMC kernel clock source. It is recommended to change it only after reset and before enabling the SDMMC."
              },
              "DSISEL": {
                "bit": 15,
                "description": "DSI kernel clock source selection\nThis bit is used to select the DSI kernel clock source.\nThis bit is only available on some devices in the STM32U5 Series. \nRefer to the device datasheet for availability of its associated peripheral. \nNote: If not present, consider this bit as reserved and keep it at reset value."
              },
              "USART6SEL": {
                "bit": 16,
                "description": "USART6 kernel clock source selection\nThese bits are used to select the USART6 kernel clock source.\nThe USART6 is functional in Stop 0 and Stop 1 modes only when the kernel clock is HSI16 or LSE.\nNote: This bitfield is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bitfield as reserved and keep it at reset value.",
                "width": 2
              },
              "LTDCSEL": {
                "bit": 18,
                "description": "LTDC kernel clock source selection\nThis bit is used to select the LTDC kernel clock source.\nNote: This bit is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bit as reserved and keep it at reset value."
              },
              "OCTOSPISEL": {
                "bit": 20,
                "description": "OCTOSPI1 and OCTOSPI2 kernel clock source selection\nThese bits are used to select the OCTOSPI1 and OCTOSPI2 kernel clock source.",
                "width": 2
              },
              "HSPI1SEL": {
                "bit": 22,
                "description": "HSPI1 kernel clock source selection\nThese bits are used to select the HSPI1 kernel clock source.\nNote: This bitfield is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bitfield as reserved and keep it at reset value.",
                "width": 2
              },
              "I2C5SEL": {
                "bit": 24,
                "description": "I2C5 kernel clock source selection\nThese bits are used to select the I2C5 kernel clock source.\nThe I2C5 is functional in Stop 0 and Stop 1 modes only when the kernel clock is HSI16\ufffdor MSIK.\nNote: This bitfield is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bitfield as reserved and keep it at reset value.",
                "width": 2
              },
              "I2C6SEL": {
                "bit": 26,
                "description": "I2C6 kernel clock source selection\nThese bits are used to select the I2C6 kernel clock source.\nThe I2C6 is functional in Stop 0 and Stop 1 modes only when the kernel clock is HSI16\ufffdor MSIK.\nNote: This bitfield is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bitfield as reserved and keep it at reset value.",
                "width": 2
              },
              "OTGHSSEL": {
                "bit": 30,
                "description": "OTG_HS PHY kernel clock source selection\nThese bits are used to select the OTG_HS PHY kernel clock source.\nNote: This bitfield is only available on some devices in the STM32U5 Series. Refer to the device datasheet for availability of its associated peripheral. If not present, consider this bitfield as reserved and keep it at reset value.",
                "width": 2
              }
            },
            "RCC_CCIPR3": {
              "LPUART1SEL": {
                "bit": 0,
                "description": "LPUART1 kernel clock source selection\nThese bits are used to select the LPUART1 kernel clock source.\nothers: reserved\nNote: The LPUART1 is functional in Stop 0, Stop 1, and Stop 2 modes only when the kernel clock is HSI16, LSE, or MSIK.",
                "width": 3
              },
              "SPI3SEL": {
                "bit": 3,
                "description": "SPI3 kernel clock source selection\nThese bits are used to select the SPI3 kernel clock source.\nNote: The SPI3 is functional in Stop 0, Stop 1, and Stop 2 modes only when the kernel clock is HSI16 or MSIK.",
                "width": 2
              },
              "I2C3SEL": {
                "bit": 6,
                "description": "I2C3 kernel clock source selection\nThese bits are used to select the I2C3 kernel clock source.\nNote: The I2C3 is functional in Stop 0, Stop 1, and Stop 2 modes only when the kernel clock is HSI16 or MSIK.",
                "width": 2
              },
              "LPTIM34SEL": {
                "bit": 8,
                "description": "LPTIM3 and LPTIM4 kernel clock source selection\nThese bits are used to select the LPTIM3 and LPTIM4 kernel clock source.\nNote: The LPTIM3 and LPTIM4 are functional in Stop 0, Stop 1, and Stop 2 modes only when the kernel clock is LSI, LSE, HSI16 with HSIKERON = 1, or MSIK with MSIKERON\ufffd=\ufffd1.",
                "width": 2
              },
              "LPTIM1SEL": {
                "bit": 10,
                "description": "LPTIM1 kernel clock source selection\nThese bits are used to select the LPTIM1 kernel clock source.\nNote: The LPTIM1 is functional in Stop 0, Stop 1, and Stop 2 modes only when the kernel clock is LSI, LSE, HSI16 with HSIKERON = 1, or MSIK with MSIKERON = 1.",
                "width": 2
              },
              "ADCDACSEL": {
                "bit": 12,
                "description": "ADC1, ADC2, ADC4 and DAC1 kernel clock source selection\nThese bits are used to select the ADC1, ADC2, ADC4, and DAC1 kernel clock source.\nothers: reserved\nNote: The ADC1, ADC2, ADC4, and DAC1 are functional in Stop 0, Stop 1, and Stop 2 modes only when the kernel clock is HSI16 or MSIK (only ADC4 and DAC1 are functional in\ufffdStop 2 mode).",
                "width": 3
              },
              "DAC1SEL": {
                "bit": 15,
                "description": "DAC1 sample-and-hold clock source selection\nThis bit is used to select the DAC1 sample-and-hold clock source."
              },
              "ADF1SEL": {
                "bit": 16,
                "description": "ADF1 kernel clock source selection\nThese bits are used to select the ADF1 kernel clock source.\nothers: reserved\nNote: The ADF1 is functional in Stop 0, Stop 1, and Stop 2 modes only when the kernel clock is AUDIOCLK or MSIK.",
                "width": 3
              }
            },
            "RCC_BDCR": {
              "LSEON": {
                "bit": 0,
                "description": "LSE oscillator enable\nThis bit is set and cleared by software."
              },
              "LSERDY": {
                "bit": 1,
                "description": "LSE oscillator ready\nThis bit is set and cleared by hardware to indicate when the external 32\ufffdkHz oscillator is stable. After LSEON is cleared, this LSERDY bit goes low after six external low-speed oscillator clock cycles."
              },
              "LSEBYP": {
                "bit": 2,
                "description": "LSE oscillator bypass\nThis bit is set and cleared by software to bypass oscillator in debug mode. It can be written only when the external 32\ufffdkHz oscillator is disabled (LSEON = 0 and LSERDY = 0)."
              },
              "LSEDRV": {
                "bit": 3,
                "description": "LSE oscillator drive capability\nThis bitfield is set by software to modulate the drive capability of the LSE oscillator. It can be written only when the external 32 kHz oscillator is disabled (LSEON = 0 and LSERDY = 0).\nNote: The oscillator is in \u2018Xtal mode\u2019 when it is not in bypass mode.",
                "width": 2
              },
              "LSECSSON": {
                "bit": 5,
                "description": "CSS on LSE enable\nThis bit is set by software to enable the CSS on LSE. It must be enabled after the LSE oscillator is enabled (LSEON bit enabled) and ready (LSERDY flag set by hardware), and after the RTCSEL bit is selected.\nOnce enabled, this bit cannot be disabled, except after a LSE failure detection (LSECSSD\ufffd=\ufffd1). In that case, the software must disable this LSECSSON bit."
              },
              "LSECSSD": {
                "bit": 6,
                "description": "CSS on LSE failure detection\nThis bit is set by hardware to indicate when a failure is detected by the CCS on the external 32\ufffdkHz oscillator (LSE)."
              },
              "LSESYSEN": {
                "bit": 7,
                "description": "LSE system clock (LSESYS) enable\nThis bit is set by software to enable always the LSE system clock generated by RCC, which can be used by any peripheral when its source clock is the LSE, or at system level if one of LSCOSEL, MCO, or MSI PLL mode is needed."
              },
              "RTCSEL": {
                "bit": 8,
                "description": "RTC and TAMP clock source selection\nThis bit is set by software to select the clock source for the RTC and TAMP. Once the RTC and TAMP clock source has been selected, it cannot be changed anymore unless the\ufffdbackup domain is reset, or unless a failure is detected on LSE (LSECSSD is set). BDRST bit can be used to reset them.",
                "width": 2
              },
              "LSESYSRDY": {
                "bit": 11,
                "description": "LSE system clock (LSESYS) ready\nThis bit is set and cleared by hardware to indicate when the LSE system clock is stable.When LSESYSEN is set, this LSESYSRDY flag is set after two LSE clock cycles.\nThe LSE clock must be already enabled and stable (LSEON and LSERDY are set). \nWhen the LSEON bit is cleared, LSERDY goes low after six external low-speed oscillator clock cycles."
              },
              "LSEGFON": {
                "bit": 12,
                "description": "LSE clock glitch filter enable\nThis bit is set and cleared by hardware to enable the LSE glitch filter. It can be written only when the LSE is disabled (LSEON = 0 and LSERDY = 0)."
              },
              "RTCEN": {
                "bit": 15,
                "description": "RTC and TAMP clock enable\nThis bit is set and cleared by software."
              },
              "BDRST": {
                "bit": 16,
                "description": "Backup domain software reset\nThis bit is set and cleared by software."
              },
              "LSCOEN": {
                "bit": 24,
                "description": "Low-speed clock output (LSCO) enable\nThis bit is set and cleared by software."
              },
              "LSCOSEL": {
                "bit": 25,
                "description": "Low-speed clock output selection\nThis bit is set and cleared by software."
              },
              "LSION": {
                "bit": 26,
                "description": "LSI oscillator enable\nThis bit is set and cleared by software. The LSI oscillator is disabled 60\ufffd\ufffds maximum after the LSION bit is cleared."
              },
              "LSIRDY": {
                "bit": 27,
                "description": "LSI oscillator ready\nThis bit is set and cleared by hardware to indicate when the LSI oscillator is stable. After\ufffdLSION is cleared, LSIRDY goes low after three internal low-speed oscillator clock cycles. This bit is set when the LSI is used by IWDG or RTC, even if LSION = 0."
              },
              "LSIPREDIV": {
                "bit": 28,
                "description": "Low-speed clock divider configuration\nThis bit is set and cleared by software to enable the LSI division. It can be written only when the LSI is disabled (LSION = 0 and LSIRDY = 0). If the LSI was previously enabled, it is necessary to wait for at least 60 \u03bcs after clearing LSION bit (synchronization time for LSI to be really disabled), before writing LSIPREDIV. The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC."
              }
            },
            "RCC_CSR": {
              "MSIKSRANGE": {
                "bit": 8,
                "description": "MSIK range after Standby mode\nThis bit is set by software to chose the MSIK frequency at startup. It is used after exiting Standby mode until MSIRGSEL is set. After a NRST pin or a power-on reset or when exiting Shutdown mode, the range is always 4\ufffdMHz. MSIKSRANGE can be written only when MSIRGSEL = 1.\nothers: reserved\nNote: Changing this bitfield does not change the current MSIK frequency.",
                "width": 4
              },
              "MSISSRANGE": {
                "bit": 12,
                "description": "MSIS range after Standby mode\nThis bitfield is set by software to chose the MSIS frequency at startup. It is used after exiting Standby mode until MSIRGSEL is set. After a NRST pin or a power-on reset or when exiting Shutdown mode, the range is always 4\ufffdMHz. MSISSRANGE can be written only when MSIRGSEL = 1.\nothers: reserved\nNote: Changing this bitfield does not change the current MSIS frequency.",
                "width": 4
              },
              "RMVF": {
                "bit": 23,
                "description": "Remove reset flag\nThis bit is set by software to clear the reset flags."
              },
              "OBLRSTF": {
                "bit": 25,
                "description": "Option-byte loader reset flag\nThis bit is set by hardware when a reset from the option-byte loading occurs. It is cleared by\ufffdwriting to the RMVF bit."
              },
              "PINRSTF": {
                "bit": 26,
                "description": "NRST pin reset flag\nThis bit is set by hardware when a reset from the NRST pin occurs. It is cleared by writing to\ufffdthe RMVF bit."
              },
              "BORRSTF": {
                "bit": 27,
                "description": "Brownout reset or an exit from Shutdown mode reset flag\nThis bit is set by hardware when a brownout reset or an exit from Shutdown mode reset occurs. It is cleared by writing to the RMVF bit."
              },
              "SFTRSTF": {
                "bit": 28,
                "description": "Software reset flag\nThis bit is set by hardware when a software reset occurs. It is cleared by writing to RMVF."
              },
              "IWDGRSTF": {
                "bit": 29,
                "description": "Independent watchdog reset flag\nThis bit is set by hardware when an independent watchdog reset domain occurs. It is cleared by writing to the RMVF bit."
              },
              "WWDGRSTF": {
                "bit": 30,
                "description": "Window watchdog reset flag\nThis bit is set by hardware when a window watchdog reset occurs. It is cleared by writing to\ufffdthe RMVF bit."
              },
              "LPWRRSTF": {
                "bit": 31,
                "description": "Low-power reset flag\nThis bit is set by hardware when a reset occurs due to a Stop, Standby, or Shutdown mode entry, whereas the corresponding NRST_STOP, NRST_STBY, or NRST_SHDW option bit is cleared. This bit is cleared by writing to the RMVF bit."
              }
            },
            "RCC_SECCFGR": {
              "HSISEC": {
                "bit": 0,
                "description": "HSI clock configuration and status bit security\nThis bit is set and reset by software."
              },
              "HSESEC": {
                "bit": 1,
                "description": "HSE clock configuration bits, status bit and HSE_CSS security\nThis bit is set and reset by software."
              },
              "MSISEC": {
                "bit": 2,
                "description": "MSI clock configuration and status bit security\nThis bit is set and reset by software."
              },
              "LSISEC": {
                "bit": 3,
                "description": "LSI clock configuration and status bit security\nThis bit is set and reset by software."
              },
              "LSESEC": {
                "bit": 4,
                "description": "LSE clock configuration and status bit security\nThis bit is set and reset by software."
              },
              "SYSCLKSEC": {
                "bit": 5,
                "description": "SYSCLK clock selection, STOPWUCK bit, clock output on MCO configuration security\nThis bit is set and reset by software."
              },
              "PRESCSEC": {
                "bit": 6,
                "description": "AHBx/APBx prescaler configuration bits security\nThis bit is set and reset by software."
              },
              "PLL1SEC": {
                "bit": 7,
                "description": "PLL1 clock configuration and status bit security\nThis bit is set and reset by software."
              },
              "PLL2SEC": {
                "bit": 8,
                "description": "PLL2 clock configuration and status bit security\nSet and reset by software."
              },
              "PLL3SEC": {
                "bit": 9,
                "description": "PLL3 clock configuration and status bit security\nThis bit is set and reset by software."
              },
              "ICLKSEC": {
                "bit": 10,
                "description": "Intermediate clock source selection security\nThis bit is set and reset by software."
              },
              "HSI48SEC": {
                "bit": 11,
                "description": "HSI48 clock configuration and status bit security\nThis bit is set and reset by software."
              },
              "RMVFSEC": {
                "bit": 12,
                "description": "Remove reset flag security\nThis bit is set and reset by software."
              }
            },
            "RCC_PRIVCFGR": {
              "SPRIV": {
                "bit": 0,
                "description": "RCC secure function privilege configuration\nThis bit is set and reset by software. It can be written only by a secure privileged access."
              },
              "NSPRIV": {
                "bit": 1,
                "description": "RCC non-secure function privilege configuration\nThis bit is set and reset by software. It can be written only by privileged access, secure or non-secure."
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "RNG",
              "base": "0x420C0800",
              "irq": 94
            },
            {
              "name": "SEC_RNG",
              "base": "0x520C0800"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "status register"
            },
            "DR": {
              "offset": "0x08",
              "size": 32,
              "description": "data register"
            },
            "HTCR": {
              "offset": "0x10",
              "size": 32,
              "description": "health test control register"
            }
          },
          "bits": {
            "CR": {
              "CONFIGLOCK": {
                "bit": 31,
                "description": "RNG Config Lock"
              },
              "CONDRST": {
                "bit": 30,
                "description": "Conditioning soft reset"
              },
              "RNG_CONFIG1": {
                "bit": 20,
                "description": "RNG configuration 1",
                "width": 6
              },
              "CLKDIV": {
                "bit": 16,
                "description": "Clock divider factor",
                "width": 4
              },
              "RNG_CONFIG2": {
                "bit": 13,
                "description": "RNG configuration 2",
                "width": 3
              },
              "NISTC": {
                "bit": 12,
                "description": "Non NIST compliant"
              },
              "RNG_CONFIG3": {
                "bit": 8,
                "description": "RNG configuration 3",
                "width": 4
              },
              "ARDIS": {
                "bit": 7,
                "description": "Auto reset disable"
              },
              "CED": {
                "bit": 5,
                "description": "Clock error detection"
              },
              "IE": {
                "bit": 3,
                "description": "Interrupt Enable"
              },
              "RNGEN": {
                "bit": 2,
                "description": "True random number generator enable"
              }
            },
            "SR": {
              "SEIS": {
                "bit": 6,
                "description": "Seed error interrupt status"
              },
              "CEIS": {
                "bit": 5,
                "description": "Clock error interrupt status"
              },
              "SECS": {
                "bit": 2,
                "description": "Seed error current status"
              },
              "CECS": {
                "bit": 1,
                "description": "Clock error current status"
              },
              "DRDY": {
                "bit": 0,
                "description": "Data ready"
              }
            },
            "DR": {
              "RNDATA": {
                "bit": 0,
                "description": "Random data",
                "width": 32
              }
            },
            "HTCR": {
              "HTCFG": {
                "bit": 0,
                "description": "health test configuration",
                "width": 32
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x46007800",
              "irq": 2
            },
            {
              "name": "SEC_RTC",
              "base": "0x56007800"
            }
          ],
          "registers": {
            "TR": {
              "offset": "0x00",
              "size": 32,
              "description": "time register"
            },
            "DR": {
              "offset": "0x04",
              "size": 32,
              "description": "date register"
            },
            "SSR": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC sub second register"
            },
            "ICSR": {
              "offset": "0x0C",
              "size": 32,
              "description": "RTC initialization control and status\n          register"
            },
            "PRER": {
              "offset": "0x10",
              "size": 32,
              "description": "prescaler register"
            },
            "WUTR": {
              "offset": "0x14",
              "size": 32,
              "description": "wakeup timer register"
            },
            "CR": {
              "offset": "0x18",
              "size": 32,
              "description": "RTC control register"
            },
            "PRIVCR": {
              "offset": "0x1C",
              "size": 32,
              "description": "RTC privilege mode control\n          register"
            },
            "SECCFGR": {
              "offset": "0x20",
              "size": 32,
              "description": "RTC secure mode control\n          register"
            },
            "WPR": {
              "offset": "0x24",
              "size": 32,
              "description": "write protection register"
            },
            "CALR": {
              "offset": "0x28",
              "size": 32,
              "description": "calibration register"
            },
            "SHIFTR": {
              "offset": "0x2C",
              "size": 32,
              "description": "shift control register"
            },
            "TSTR": {
              "offset": "0x30",
              "size": 32,
              "description": "time stamp time register"
            },
            "TSDR": {
              "offset": "0x34",
              "size": 32,
              "description": "time stamp date register"
            },
            "TSSSR": {
              "offset": "0x38",
              "size": 32,
              "description": "timestamp sub second register"
            },
            "ALRMAR": {
              "offset": "0x40",
              "size": 32,
              "description": "alarm A register"
            },
            "ALRMASSR": {
              "offset": "0x44",
              "size": 32,
              "description": "alarm A sub second register"
            },
            "ALRMBR": {
              "offset": "0x48",
              "size": 32,
              "description": "alarm B register"
            },
            "ALRMBSSR": {
              "offset": "0x4C",
              "size": 32,
              "description": "alarm B sub second register"
            },
            "SR": {
              "offset": "0x50",
              "size": 32,
              "description": "RTC status register"
            },
            "MISR": {
              "offset": "0x54",
              "size": 32,
              "description": "RTC non-secure masked interrupt status\n          register"
            },
            "SMISR": {
              "offset": "0x58",
              "size": 32,
              "description": "RTC secure masked interrupt status\n          register"
            },
            "SCR": {
              "offset": "0x5C",
              "size": 32,
              "description": "RTC status clear register"
            },
            "ALRABINR": {
              "offset": "0x70",
              "size": 32,
              "description": "RTC alarm A binary mode register"
            },
            "ALRBBINR": {
              "offset": "0x74",
              "size": 32,
              "description": "RTC alarm B binary mode register"
            }
          },
          "bits": {
            "TR": {
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "DR": {
              "YT": {
                "bit": 20,
                "description": "Year tens in BCD format",
                "width": 4
              },
              "YU": {
                "bit": 16,
                "description": "Year units in BCD format",
                "width": 4
              },
              "WDU": {
                "bit": 13,
                "description": "Week day units",
                "width": 3
              },
              "MT": {
                "bit": 12,
                "description": "Month tens in BCD format"
              },
              "MU": {
                "bit": 8,
                "description": "Month units in BCD format",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 0,
                "description": "Date units in BCD format",
                "width": 4
              }
            },
            "SSR": {
              "SS": {
                "bit": 0,
                "description": "SS",
                "width": 32
              }
            },
            "ICSR": {
              "WUTWF": {
                "bit": 2,
                "description": "Wakeup timer write flag"
              },
              "SHPF": {
                "bit": 3,
                "description": "Shift operation pending"
              },
              "INITS": {
                "bit": 4,
                "description": "Initialization status flag"
              },
              "RSF": {
                "bit": 5,
                "description": "Registers synchronization\n              flag"
              },
              "INITF": {
                "bit": 6,
                "description": "Initialization flag"
              },
              "INIT": {
                "bit": 7,
                "description": "Initialization mode"
              },
              "BIN": {
                "bit": 8,
                "description": "BIN",
                "width": 2
              },
              "BCDU": {
                "bit": 10,
                "description": "BCDU",
                "width": 3
              },
              "RECALPF": {
                "bit": 16,
                "description": "Recalibration pending Flag"
              }
            },
            "PRER": {
              "PREDIV_A": {
                "bit": 16,
                "description": "Asynchronous prescaler\n              factor",
                "width": 7
              },
              "PREDIV_S": {
                "bit": 0,
                "description": "Synchronous prescaler\n              factor",
                "width": 15
              }
            },
            "WUTR": {
              "WUT": {
                "bit": 0,
                "description": "Wakeup auto-reload value\n              bits",
                "width": 16
              },
              "WUTOCLR": {
                "bit": 16,
                "description": "WUTOCLR",
                "width": 16
              }
            },
            "CR": {
              "WUCKSEL": {
                "bit": 0,
                "description": "WUCKSEL",
                "width": 3
              },
              "TSEDGE": {
                "bit": 3,
                "description": "TSEDGE"
              },
              "REFCKON": {
                "bit": 4,
                "description": "REFCKON"
              },
              "BYPSHAD": {
                "bit": 5,
                "description": "BYPSHAD"
              },
              "FMT": {
                "bit": 6,
                "description": "FMT"
              },
              "SSRUIE": {
                "bit": 7,
                "description": "SSRUIE"
              },
              "ALRAE": {
                "bit": 8,
                "description": "ALRAE"
              },
              "ALRBE": {
                "bit": 9,
                "description": "ALRBE"
              },
              "WUTE": {
                "bit": 10,
                "description": "WUTE"
              },
              "TSE": {
                "bit": 11,
                "description": "TSE"
              },
              "ALRAIE": {
                "bit": 12,
                "description": "ALRAIE"
              },
              "ALRBIE": {
                "bit": 13,
                "description": "ALRBIE"
              },
              "WUTIE": {
                "bit": 14,
                "description": "WUTIE"
              },
              "TSIE": {
                "bit": 15,
                "description": "TSIE"
              },
              "ADD1H": {
                "bit": 16,
                "description": "ADD1H"
              },
              "SUB1H": {
                "bit": 17,
                "description": "SUB1H"
              },
              "BKP": {
                "bit": 18,
                "description": "BKP"
              },
              "COSEL": {
                "bit": 19,
                "description": "COSEL"
              },
              "POL": {
                "bit": 20,
                "description": "POL"
              },
              "OSEL": {
                "bit": 21,
                "description": "OSEL",
                "width": 2
              },
              "COE": {
                "bit": 23,
                "description": "COE"
              },
              "ITSE": {
                "bit": 24,
                "description": "ITSE"
              },
              "TAMPTS": {
                "bit": 25,
                "description": "TAMPTS"
              },
              "TAMPOE": {
                "bit": 26,
                "description": "TAMPOE"
              },
              "ALRAFCLR": {
                "bit": 27,
                "description": "ALRAFCLR"
              },
              "ALRBFCLR": {
                "bit": 28,
                "description": "ALRBFCLR"
              },
              "TAMPALRM_PU": {
                "bit": 29,
                "description": "TAMPALRM_PU"
              },
              "TAMPALRM_TYPE": {
                "bit": 30,
                "description": "TAMPALRM_TYPE"
              },
              "OUT2EN": {
                "bit": 31,
                "description": "OUT2EN"
              }
            },
            "PRIVCR": {
              "PRIV": {
                "bit": 15,
                "description": "PRIV"
              },
              "INITPRIV": {
                "bit": 14,
                "description": "INITPRIV"
              },
              "CALPRIV": {
                "bit": 13,
                "description": "CALPRIV"
              },
              "TSPRIV": {
                "bit": 3,
                "description": "TSPRIV"
              },
              "WUTPRIV": {
                "bit": 2,
                "description": "WUTPRIV"
              },
              "ALRBPRIV": {
                "bit": 1,
                "description": "ALRBPRIV"
              },
              "ALRAPRIV": {
                "bit": 0,
                "description": "ALRAPRIV"
              }
            },
            "SECCFGR": {
              "SEC": {
                "bit": 15,
                "description": "SEC"
              },
              "INITSEC": {
                "bit": 14,
                "description": "INITSEC"
              },
              "CALSEC": {
                "bit": 13,
                "description": "CALSEC"
              },
              "TSSEC": {
                "bit": 3,
                "description": "TSSEC"
              },
              "WUTSEC": {
                "bit": 2,
                "description": "WUTSEC"
              },
              "ALRBSEC": {
                "bit": 1,
                "description": "ALRBSEC"
              },
              "ALRASEC": {
                "bit": 0,
                "description": "ALRASEC"
              }
            },
            "WPR": {
              "KEY": {
                "bit": 0,
                "description": "Write protection key",
                "width": 8
              }
            },
            "CALR": {
              "CALP": {
                "bit": 15,
                "description": "Increase frequency of RTC by 488.5\n              ppm"
              },
              "CALW8": {
                "bit": 14,
                "description": "Use an 8-second calibration cycle\n              period"
              },
              "CALW16": {
                "bit": 13,
                "description": "Use a 16-second calibration cycle\n              period"
              },
              "LPCAL": {
                "bit": 12,
                "description": "LPCAL"
              },
              "CALM": {
                "bit": 0,
                "description": "Calibration minus",
                "width": 9
              }
            },
            "SHIFTR": {
              "ADD1S": {
                "bit": 31,
                "description": "Add one second"
              },
              "SUBFS": {
                "bit": 0,
                "description": "Subtract a fraction of a\n              second",
                "width": 15
              }
            },
            "TSTR": {
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              }
            },
            "TSDR": {
              "WDU": {
                "bit": 13,
                "description": "Week day units",
                "width": 3
              },
              "MT": {
                "bit": 12,
                "description": "Month tens in BCD format"
              },
              "MU": {
                "bit": 8,
                "description": "Month units in BCD format",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 0,
                "description": "Date units in BCD format",
                "width": 4
              }
            },
            "TSSSR": {
              "SS": {
                "bit": 0,
                "description": "Sub second value",
                "width": 32
              }
            },
            "ALRMAR": {
              "MSK4": {
                "bit": 31,
                "description": "Alarm A date mask"
              },
              "WDSEL": {
                "bit": 30,
                "description": "Week day selection"
              },
              "DT": {
                "bit": 28,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 24,
                "description": "Date units or day in BCD\n              format",
                "width": 4
              },
              "MSK3": {
                "bit": 23,
                "description": "Alarm A hours mask"
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MSK2": {
                "bit": 15,
                "description": "Alarm A minutes mask"
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "MSK1": {
                "bit": 7,
                "description": "Alarm A seconds mask"
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "ALRMASSR": {
              "SSCLR": {
                "bit": 31,
                "description": "SSCLR"
              },
              "MASKSS": {
                "bit": 24,
                "description": "Mask the most-significant bits starting\n              at this bit",
                "width": 6
              },
              "SS": {
                "bit": 0,
                "description": "Sub seconds value",
                "width": 15
              }
            },
            "ALRMBR": {
              "MSK4": {
                "bit": 31,
                "description": "Alarm B date mask"
              },
              "WDSEL": {
                "bit": 30,
                "description": "Week day selection"
              },
              "DT": {
                "bit": 28,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "DU": {
                "bit": 24,
                "description": "Date units or day in BCD\n              format",
                "width": 4
              },
              "MSK3": {
                "bit": 23,
                "description": "Alarm B hours mask"
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "MSK2": {
                "bit": 15,
                "description": "Alarm B minutes mask"
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "MSK1": {
                "bit": 7,
                "description": "Alarm B seconds mask"
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              }
            },
            "ALRMBSSR": {
              "SSCLR": {
                "bit": 31,
                "description": "SSCLR"
              },
              "MASKSS": {
                "bit": 24,
                "description": "Mask the most-significant bits starting\n              at this bit",
                "width": 6
              },
              "SS": {
                "bit": 0,
                "description": "Sub seconds value",
                "width": 15
              }
            },
            "SR": {
              "ALRAF": {
                "bit": 0,
                "description": "ALRAF"
              },
              "ALRBF": {
                "bit": 1,
                "description": "ALRBF"
              },
              "WUTF": {
                "bit": 2,
                "description": "WUTF"
              },
              "TSF": {
                "bit": 3,
                "description": "TSF"
              },
              "TSOVF": {
                "bit": 4,
                "description": "TSOVF"
              },
              "ITSF": {
                "bit": 5,
                "description": "ITSF"
              },
              "SSRUF": {
                "bit": 6,
                "description": "SSRUF"
              }
            },
            "MISR": {
              "ALRAMF": {
                "bit": 0,
                "description": "ALRAMF"
              },
              "ALRBMF": {
                "bit": 1,
                "description": "ALRBMF"
              },
              "WUTMF": {
                "bit": 2,
                "description": "WUTMF"
              },
              "TSMF": {
                "bit": 3,
                "description": "TSMF"
              },
              "TSOVMF": {
                "bit": 4,
                "description": "TSOVMF"
              },
              "ITSMF": {
                "bit": 5,
                "description": "ITSMF"
              },
              "SSRUMF": {
                "bit": 6,
                "description": "SSRUMF"
              }
            },
            "SMISR": {
              "ALRAMF": {
                "bit": 0,
                "description": "ALRAMF"
              },
              "ALRBMF": {
                "bit": 1,
                "description": "ALRBMF"
              },
              "WUTMF": {
                "bit": 2,
                "description": "WUTMF"
              },
              "TSMF": {
                "bit": 3,
                "description": "TSMF"
              },
              "TSOVMF": {
                "bit": 4,
                "description": "TSOVMF"
              },
              "ITSMF": {
                "bit": 5,
                "description": "ITSMF"
              },
              "SSRUMF": {
                "bit": 6,
                "description": "SSRUMF"
              }
            },
            "SCR": {
              "CALRAF": {
                "bit": 0,
                "description": "CALRAF"
              },
              "CALRBF": {
                "bit": 1,
                "description": "CALRBF"
              },
              "CWUTF": {
                "bit": 2,
                "description": "CWUTF"
              },
              "CTSF": {
                "bit": 3,
                "description": "CTSF"
              },
              "CTSOVF": {
                "bit": 4,
                "description": "CTSOVF"
              },
              "CITSF": {
                "bit": 5,
                "description": "CITSF"
              },
              "CSSRUF": {
                "bit": 6,
                "description": "CSSRUF"
              }
            },
            "ALRABINR": {
              "SS": {
                "bit": 0,
                "description": "Synchronous counter alarm value in Binary mode",
                "width": 32
              }
            },
            "ALRBBINR": {
              "SS": {
                "bit": 0,
                "description": "Synchronous counter alarm value in Binary mode",
                "width": 32
              }
            }
          }
        },
        "SAI1": {
          "instances": [
            {
              "name": "SAI1",
              "base": "0x40015400",
              "irq": 90
            }
          ],
          "registers": {
            "GCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Global configuration register"
            },
            "ACR1": {
              "offset": "0x04",
              "size": 32,
              "description": "A Configuration register 1"
            },
            "BCR1": {
              "offset": "0x24",
              "size": 32,
              "description": "B Configuration register 1"
            },
            "ACR2": {
              "offset": "0x08",
              "size": 32,
              "description": "A Configuration register 2"
            },
            "BCR2": {
              "offset": "0x28",
              "size": 32,
              "description": "B Configuration register 2"
            },
            "AFRCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "A frame configuration register"
            },
            "BFRCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "B frame configuration register"
            },
            "ASLOTR": {
              "offset": "0x10",
              "size": 32,
              "description": "A Slot register"
            },
            "BSLOTR": {
              "offset": "0x30",
              "size": 32,
              "description": "B Slot register"
            },
            "AIM": {
              "offset": "0x14",
              "size": 32,
              "description": "A Interrupt mask register"
            },
            "BIM": {
              "offset": "0x34",
              "size": 32,
              "description": "B Interrupt mask register"
            },
            "ASR": {
              "offset": "0x18",
              "size": 32,
              "description": "A Status register"
            },
            "BSR": {
              "offset": "0x38",
              "size": 32,
              "description": "B Status register"
            },
            "ACLRFR": {
              "offset": "0x1C",
              "size": 32,
              "description": "A Clear flag register"
            },
            "BCLRFR": {
              "offset": "0x3C",
              "size": 32,
              "description": "B Clear flag register"
            },
            "ADR": {
              "offset": "0x20",
              "size": 32,
              "description": "A Data register"
            },
            "BDR": {
              "offset": "0x40",
              "size": 32,
              "description": "B Data register"
            },
            "PDMCR": {
              "offset": "0x44",
              "size": 32,
              "description": "PDM control register"
            },
            "PDMDLY": {
              "offset": "0x48",
              "size": 32,
              "description": "PDM delay register"
            }
          },
          "bits": {
            "GCR": {
              "SYNCIN": {
                "bit": 0,
                "description": "Synchronization inputs",
                "width": 2
              },
              "SYNCOUT": {
                "bit": 4,
                "description": "Synchronization outputs",
                "width": 2
              }
            },
            "ACR1": {
              "MCKEN": {
                "bit": 27,
                "description": "MCKEN"
              },
              "OSR": {
                "bit": 26,
                "description": "OSR"
              },
              "MCKDIV": {
                "bit": 20,
                "description": "Master clock divider",
                "width": 6
              },
              "NODIV": {
                "bit": 19,
                "description": "No divider"
              },
              "DMAEN": {
                "bit": 17,
                "description": "DMA enable"
              },
              "SAIAEN": {
                "bit": 16,
                "description": "Audio block A enable"
              },
              "OUTDRIV": {
                "bit": 13,
                "description": "Output drive"
              },
              "MONO": {
                "bit": 12,
                "description": "Mono mode"
              },
              "SYNCEN": {
                "bit": 10,
                "description": "Synchronization enable",
                "width": 2
              },
              "CKSTR": {
                "bit": 9,
                "description": "Clock strobing edge"
              },
              "LSBFIRST": {
                "bit": 8,
                "description": "Least significant bit\n              first"
              },
              "DS": {
                "bit": 5,
                "description": "Data size",
                "width": 3
              },
              "PRTCFG": {
                "bit": 2,
                "description": "Protocol configuration",
                "width": 2
              },
              "MODE": {
                "bit": 0,
                "description": "Audio block mode",
                "width": 2
              }
            },
            "BCR1": {
              "MCKEN": {
                "bit": 27,
                "description": "MCKEN"
              },
              "OSR": {
                "bit": 26,
                "description": "OSR"
              },
              "MCKDIV": {
                "bit": 20,
                "description": "Master clock divider",
                "width": 6
              },
              "NODIV": {
                "bit": 19,
                "description": "No divider"
              },
              "DMAEN": {
                "bit": 17,
                "description": "DMA enable"
              },
              "SAIAEN": {
                "bit": 16,
                "description": "Audio block A enable"
              },
              "OUTDRIV": {
                "bit": 13,
                "description": "Output drive"
              },
              "MONO": {
                "bit": 12,
                "description": "Mono mode"
              },
              "SYNCEN": {
                "bit": 10,
                "description": "Synchronization enable",
                "width": 2
              },
              "CKSTR": {
                "bit": 9,
                "description": "Clock strobing edge"
              },
              "LSBFIRST": {
                "bit": 8,
                "description": "Least significant bit\n              first"
              },
              "DS": {
                "bit": 5,
                "description": "Data size",
                "width": 3
              },
              "PRTCFG": {
                "bit": 2,
                "description": "Protocol configuration",
                "width": 2
              },
              "MODE": {
                "bit": 0,
                "description": "Audio block mode",
                "width": 2
              }
            },
            "ACR2": {
              "COMP": {
                "bit": 14,
                "description": "Companding mode",
                "width": 2
              },
              "CPL": {
                "bit": 13,
                "description": "Complement bit"
              },
              "MUTECN": {
                "bit": 7,
                "description": "Mute counter",
                "width": 6
              },
              "MUTEVAL": {
                "bit": 6,
                "description": "Mute value"
              },
              "MUTE": {
                "bit": 5,
                "description": "Mute"
              },
              "TRIS": {
                "bit": 4,
                "description": "Tristate management on data\n              line"
              },
              "FFLUSH": {
                "bit": 3,
                "description": "FIFO flush"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold",
                "width": 3
              }
            },
            "BCR2": {
              "COMP": {
                "bit": 14,
                "description": "Companding mode",
                "width": 2
              },
              "CPL": {
                "bit": 13,
                "description": "Complement bit"
              },
              "MUTECN": {
                "bit": 7,
                "description": "Mute counter",
                "width": 6
              },
              "MUTEVAL": {
                "bit": 6,
                "description": "Mute value"
              },
              "MUTE": {
                "bit": 5,
                "description": "Mute"
              },
              "TRIS": {
                "bit": 4,
                "description": "Tristate management on data\n              line"
              },
              "FFLUSH": {
                "bit": 3,
                "description": "FIFO flush"
              },
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold",
                "width": 3
              }
            },
            "AFRCR": {
              "FSOFF": {
                "bit": 18,
                "description": "Frame synchronization\n              offset"
              },
              "FSPOL": {
                "bit": 17,
                "description": "Frame synchronization\n              polarity"
              },
              "FSDEF": {
                "bit": 16,
                "description": "Frame synchronization\n              definition"
              },
              "FSALL": {
                "bit": 8,
                "description": "Frame synchronization active level\n              length",
                "width": 7
              },
              "FRL": {
                "bit": 0,
                "description": "Frame length",
                "width": 8
              }
            },
            "BFRCR": {
              "FSOFF": {
                "bit": 18,
                "description": "Frame synchronization\n              offset"
              },
              "FSPOL": {
                "bit": 17,
                "description": "Frame synchronization\n              polarity"
              },
              "FSDEF": {
                "bit": 16,
                "description": "Frame synchronization\n              definition"
              },
              "FSALL": {
                "bit": 8,
                "description": "Frame synchronization active level\n              length",
                "width": 7
              },
              "FRL": {
                "bit": 0,
                "description": "Frame length",
                "width": 8
              }
            },
            "ASLOTR": {
              "SLOTEN": {
                "bit": 16,
                "description": "Slot enable",
                "width": 16
              },
              "NBSLOT": {
                "bit": 8,
                "description": "Number of slots in an audio\n              frame",
                "width": 4
              },
              "SLOTSZ": {
                "bit": 6,
                "description": "Slot size",
                "width": 2
              },
              "FBOFF": {
                "bit": 0,
                "description": "First bit offset",
                "width": 5
              }
            },
            "BSLOTR": {
              "SLOTEN": {
                "bit": 16,
                "description": "Slot enable",
                "width": 16
              },
              "NBSLOT": {
                "bit": 8,
                "description": "Number of slots in an audio\n              frame",
                "width": 4
              },
              "SLOTSZ": {
                "bit": 6,
                "description": "Slot size",
                "width": 2
              },
              "FBOFF": {
                "bit": 0,
                "description": "First bit offset",
                "width": 5
              }
            },
            "AIM": {
              "LFSDETIE": {
                "bit": 6,
                "description": "Late frame synchronization detection\n              interrupt enable"
              },
              "AFSDETIE": {
                "bit": 5,
                "description": "Anticipated frame synchronization\n              detection interrupt enable"
              },
              "CNRDYIE": {
                "bit": 4,
                "description": "Codec not ready interrupt\n              enable"
              },
              "FREQIE": {
                "bit": 3,
                "description": "FIFO request interrupt\n              enable"
              },
              "WCKCFGIE": {
                "bit": 2,
                "description": "Wrong clock configuration interrupt\n              enable"
              },
              "MUTEDETIE": {
                "bit": 1,
                "description": "Mute detection interrupt\n              enable"
              },
              "OVRUDRIE": {
                "bit": 0,
                "description": "Overrun/underrun interrupt\n              enable"
              }
            },
            "BIM": {
              "LFSDETIE": {
                "bit": 6,
                "description": "Late frame synchronization detection\n              interrupt enable"
              },
              "AFSDETIE": {
                "bit": 5,
                "description": "Anticipated frame synchronization\n              detection interrupt enable"
              },
              "CNRDYIE": {
                "bit": 4,
                "description": "Codec not ready interrupt\n              enable"
              },
              "FREQIE": {
                "bit": 3,
                "description": "FIFO request interrupt\n              enable"
              },
              "WCKCFGIE": {
                "bit": 2,
                "description": "Wrong clock configuration interrupt\n              enable"
              },
              "MUTEDETIE": {
                "bit": 1,
                "description": "Mute detection interrupt\n              enable"
              },
              "OVRUDRIE": {
                "bit": 0,
                "description": "Overrun/underrun interrupt\n              enable"
              }
            },
            "ASR": {
              "FLVL": {
                "bit": 16,
                "description": "FIFO level threshold",
                "width": 3
              },
              "LFSDET": {
                "bit": 6,
                "description": "Late frame synchronization\n              detection"
              },
              "AFSDET": {
                "bit": 5,
                "description": "Anticipated frame synchronization\n              detection"
              },
              "CNRDY": {
                "bit": 4,
                "description": "Codec not ready"
              },
              "FREQ": {
                "bit": 3,
                "description": "FIFO request"
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Wrong clock configuration flag. This bit\n              is read only"
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection"
              },
              "OVRUDR": {
                "bit": 0,
                "description": "Overrun / underrun"
              }
            },
            "BSR": {
              "FLVL": {
                "bit": 16,
                "description": "FIFO level threshold",
                "width": 3
              },
              "LFSDET": {
                "bit": 6,
                "description": "Late frame synchronization\n              detection"
              },
              "AFSDET": {
                "bit": 5,
                "description": "Anticipated frame synchronization\n              detection"
              },
              "CNRDY": {
                "bit": 4,
                "description": "Codec not ready"
              },
              "FREQ": {
                "bit": 3,
                "description": "FIFO request"
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Wrong clock configuration\n              flag"
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection"
              },
              "OVRUDR": {
                "bit": 0,
                "description": "Overrun / underrun"
              }
            },
            "ACLRFR": {
              "CLFSDET": {
                "bit": 6,
                "description": "Clear late frame synchronization\n              detection flag"
              },
              "CAFSDET": {
                "bit": 5,
                "description": "Clear anticipated frame synchronization\n              detection flag"
              },
              "CCNRDY": {
                "bit": 4,
                "description": "Clear codec not ready flag"
              },
              "CWCKCFG": {
                "bit": 2,
                "description": "Clear wrong clock configuration\n              flag"
              },
              "CMUTEDET": {
                "bit": 1,
                "description": "Mute detection flag"
              },
              "COVRUDR": {
                "bit": 0,
                "description": "Clear overrun / underrun"
              }
            },
            "BCLRFR": {
              "CLFSDET": {
                "bit": 6,
                "description": "Clear late frame synchronization\n              detection flag"
              },
              "CAFSDET": {
                "bit": 5,
                "description": "Clear anticipated frame synchronization\n              detection flag"
              },
              "CCNRDY": {
                "bit": 4,
                "description": "Clear codec not ready flag"
              },
              "CWCKCFG": {
                "bit": 2,
                "description": "Clear wrong clock configuration\n              flag"
              },
              "CMUTEDET": {
                "bit": 1,
                "description": "Mute detection flag"
              },
              "COVRUDR": {
                "bit": 0,
                "description": "Clear overrun / underrun"
              }
            },
            "ADR": {
              "DATA": {
                "bit": 0,
                "description": "Data",
                "width": 32
              }
            },
            "BDR": {
              "DATA": {
                "bit": 0,
                "description": "Data",
                "width": 32
              }
            },
            "PDMCR": {
              "PDMEN": {
                "bit": 0,
                "description": "PDM enable"
              },
              "MICNBR": {
                "bit": 4,
                "description": "MICNBR",
                "width": 2
              },
              "CKEN1": {
                "bit": 8,
                "description": "Clock enable of bitstream clock number\n              1"
              },
              "CKEN2": {
                "bit": 9,
                "description": "CKEN2"
              },
              "CKEN3": {
                "bit": 10,
                "description": "CKEN3"
              },
              "CKEN4": {
                "bit": 11,
                "description": "CKEN4"
              }
            },
            "PDMDLY": {
              "DLYM1L": {
                "bit": 0,
                "description": "Delay line adjust for first microphone\n              of pair 1",
                "width": 3
              },
              "DLYM1R": {
                "bit": 4,
                "description": "Delay line adjust for second microphone\n              of pair 1",
                "width": 3
              },
              "DLYM2L": {
                "bit": 8,
                "description": "Delay line for first microphone of pair\n              2",
                "width": 3
              },
              "DLYM2R": {
                "bit": 12,
                "description": "Delay line for second microphone of pair\n              2",
                "width": 3
              },
              "DLYM3L": {
                "bit": 16,
                "description": "DLYM3L",
                "width": 3
              },
              "DLYM3R": {
                "bit": 20,
                "description": "DLYM3R",
                "width": 3
              },
              "DLYM4L": {
                "bit": 24,
                "description": "DLYM4L",
                "width": 3
              },
              "DLYM4R": {
                "bit": 28,
                "description": "DLYM4R",
                "width": 3
              }
            }
          }
        },
        "SAI2": {
          "instances": [
            {
              "name": "SAI2",
              "base": "0x40015800",
              "irq": 91
            }
          ],
          "registers": {}
        },
        "SDIO": {
          "instances": [
            {
              "name": "SDMMC1",
              "base": "0x420C8000",
              "irq": 78
            },
            {
              "name": "SEC_SDMMC1",
              "base": "0x520C8000"
            },
            {
              "name": "SDMMC2",
              "base": "0x420C8C00",
              "irq": 79
            },
            {
              "name": "SEC_SDMMC2",
              "base": "0x520C8C00"
            }
          ],
          "registers": {
            "POWER": {
              "offset": "0x00",
              "size": 32,
              "description": "power control register"
            },
            "CLKCR": {
              "offset": "0x04",
              "size": 32,
              "description": "clock control register"
            },
            "ARGR": {
              "offset": "0x08",
              "size": 32,
              "description": "argument register"
            },
            "CMDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "command register"
            },
            "RESPCMDR": {
              "offset": "0x10",
              "size": 32,
              "description": "command response register"
            },
            "RESP1": {
              "offset": "0x14",
              "size": 32,
              "description": "response 1 register"
            },
            "RESP2": {
              "offset": "0x18",
              "size": 32,
              "description": "response 2 register"
            },
            "RESP3": {
              "offset": "0x1C",
              "size": 32,
              "description": "response 3 register"
            },
            "RESP4": {
              "offset": "0x20",
              "size": 32,
              "description": "response 4 register"
            },
            "DTIMER": {
              "offset": "0x24",
              "size": 32,
              "description": "data timer register"
            },
            "DLENR": {
              "offset": "0x28",
              "size": 32,
              "description": "data length register"
            },
            "DCTRL": {
              "offset": "0x2C",
              "size": 32,
              "description": "data control register"
            },
            "DCNTR": {
              "offset": "0x30",
              "size": 32,
              "description": "data counter register"
            },
            "STAR": {
              "offset": "0x34",
              "size": 32,
              "description": "status register"
            },
            "ICR": {
              "offset": "0x38",
              "size": 32,
              "description": "interrupt clear register"
            },
            "MASKR": {
              "offset": "0x3C",
              "size": 32,
              "description": "mask register"
            },
            "ACKTIMER": {
              "offset": "0x40",
              "size": 32,
              "description": "acknowledgment timer register"
            },
            "FIFOR0": {
              "offset": "0x80",
              "size": 32,
              "description": "data FIFO register 0"
            },
            "FIFOR1": {
              "offset": "0x84",
              "size": 32,
              "description": "data FIFO register 1"
            },
            "FIFOR2": {
              "offset": "0x88",
              "size": 32,
              "description": "data FIFO register 2"
            },
            "FIFOR3": {
              "offset": "0x8C",
              "size": 32,
              "description": "data FIFO register 3"
            },
            "FIFOR4": {
              "offset": "0x90",
              "size": 32,
              "description": "data FIFO register 4"
            },
            "FIFOR5": {
              "offset": "0x94",
              "size": 32,
              "description": "data FIFO register 5"
            },
            "FIFOR6": {
              "offset": "0x98",
              "size": 32,
              "description": "data FIFO register 6"
            },
            "FIFOR7": {
              "offset": "0x9C",
              "size": 32,
              "description": "data FIFO register 7"
            },
            "FIFOR8": {
              "offset": "0xA0",
              "size": 32,
              "description": "data FIFO register 8"
            },
            "FIFOR9": {
              "offset": "0xA4",
              "size": 32,
              "description": "data FIFO register 9"
            },
            "FIFOR10": {
              "offset": "0xA8",
              "size": 32,
              "description": "data FIFO register 10"
            },
            "FIFOR11": {
              "offset": "0xAC",
              "size": 32,
              "description": "data FIFO register 11"
            },
            "FIFOR12": {
              "offset": "0xB0",
              "size": 32,
              "description": "data FIFO register 12"
            },
            "FIFOR13": {
              "offset": "0xB4",
              "size": 32,
              "description": "data FIFO register 13"
            },
            "FIFOR14": {
              "offset": "0xB8",
              "size": 32,
              "description": "data FIFO register 14"
            },
            "FIFOR15": {
              "offset": "0xBC",
              "size": 32,
              "description": "data FIFO register 15"
            },
            "SDMMC_IDMACTRLR": {
              "offset": "0x50",
              "size": 32,
              "description": "DMA control register"
            },
            "SDMMC_IDMABSIZER": {
              "offset": "0x54",
              "size": 32,
              "description": "buffer size register"
            },
            "SDMMC_IDMABASER": {
              "offset": "0x58",
              "size": 32,
              "description": "buffer base address register"
            },
            "SDMMC_IDMALAR": {
              "offset": "0x64",
              "size": 32,
              "description": "linked list address register"
            },
            "SDMMC_IDMABAR": {
              "offset": "0x68",
              "size": 32,
              "description": "linked list memory base register"
            }
          },
          "bits": {
            "POWER": {
              "PWRCTRL": {
                "bit": 0,
                "description": "SDMMC state control bits",
                "width": 2
              },
              "VSWITCH": {
                "bit": 2,
                "description": "Voltage switch sequence start"
              },
              "VSWITCHEN": {
                "bit": 3,
                "description": "Voltage switch procedure enable"
              },
              "DIRPOL": {
                "bit": 4,
                "description": "Data and command direction signals polarity selection"
              }
            },
            "CLKCR": {
              "SELCLKRX": {
                "bit": 20,
                "description": "Receive clock selection",
                "width": 2
              },
              "BUSSPEED": {
                "bit": 19,
                "description": "Bus speed mode selection between DS, HS, SDR12, SDR25 and SDR50,DDR50, SDR104"
              },
              "DDR": {
                "bit": 18,
                "description": "Data rate signaling selection"
              },
              "HWFC_EN": {
                "bit": 17,
                "description": "HW Flow Control enable"
              },
              "NEGEDGE": {
                "bit": 16,
                "description": "SDIO_CK dephasing selection bit"
              },
              "WIDBUS": {
                "bit": 14,
                "description": "Wide bus mode enable bit",
                "width": 2
              },
              "PWRSAV": {
                "bit": 12,
                "description": "Power saving configuration bit"
              },
              "CLKDIV": {
                "bit": 0,
                "description": "Clock divide factor",
                "width": 10
              }
            },
            "ARGR": {
              "CMDARG": {
                "bit": 0,
                "description": "Command argument",
                "width": 32
              }
            },
            "CMDR": {
              "CMDSUSPEND": {
                "bit": 16,
                "description": "The CPSM treats the command as a Suspend or Resume command and signals interrupt period start/end"
              },
              "BOOTEN": {
                "bit": 15,
                "description": "Enable boot mode procedure"
              },
              "BOOTMODE": {
                "bit": 14,
                "description": "Select the boot mode procedure to be used"
              },
              "DTHOLD": {
                "bit": 13,
                "description": "Hold new data block transmission and reception in the DPSM"
              },
              "CPSMEN": {
                "bit": 12,
                "description": "Command path state machine (CPSM) Enable bit"
              },
              "WAITPEND": {
                "bit": 11,
                "description": "CPSM Waits for ends of data transfer (CmdPend internal signal) from DPSM"
              },
              "WAITINT": {
                "bit": 10,
                "description": "CPSM waits for interrupt request"
              },
              "WAITRESP": {
                "bit": 8,
                "description": "Wait for response bits",
                "width": 2
              },
              "CMDSTOP": {
                "bit": 7,
                "description": "The CPSM treats the command as a Stop Transmission command and signals Abort to the DPSM"
              },
              "CMDTRANS": {
                "bit": 6,
                "description": "The CPSM treats the command as a data transfer command, stops the interrupt period, and signals DataEnable to the DPSM"
              },
              "CMDINDEX": {
                "bit": 0,
                "description": "Command index",
                "width": 6
              }
            },
            "RESPCMDR": {
              "RESPCMD": {
                "bit": 0,
                "description": "Response command index",
                "width": 6
              }
            },
            "RESP1": {
              "CARDSTATUS1": {
                "bit": 0,
                "description": "CARDSTATUS1",
                "width": 32
              }
            },
            "RESP2": {
              "CARDSTATUS2": {
                "bit": 0,
                "description": "CARDSTATUS2",
                "width": 32
              }
            },
            "RESP3": {
              "CARDSTATUS3": {
                "bit": 0,
                "description": "CARDSTATUS3",
                "width": 32
              }
            },
            "RESP4": {
              "CARDSTATUS4": {
                "bit": 0,
                "description": "CARDSTATUS4",
                "width": 32
              }
            },
            "DTIMER": {
              "DATATIME": {
                "bit": 0,
                "description": "Data and R1b busy timeout period",
                "width": 32
              }
            },
            "DLENR": {
              "DATALENGTH": {
                "bit": 0,
                "description": "Data length value",
                "width": 25
              }
            },
            "DCTRL": {
              "FIFORST": {
                "bit": 13,
                "description": "FIFO reset, will flush any remaining data"
              },
              "BOOTACKEN": {
                "bit": 12,
                "description": "Enable the reception of the boot acknowledgment"
              },
              "SDIOEN": {
                "bit": 11,
                "description": "SD I/O enable functions"
              },
              "RWMOD": {
                "bit": 10,
                "description": "Read wait mode"
              },
              "RWSTOP": {
                "bit": 9,
                "description": "Read wait stop"
              },
              "RWSTART": {
                "bit": 8,
                "description": "Read wait start"
              },
              "DBLOCKSIZE": {
                "bit": 4,
                "description": "Data block size",
                "width": 4
              },
              "DTMODE": {
                "bit": 2,
                "description": "Data transfer mode selection",
                "width": 2
              },
              "DTDIR": {
                "bit": 1,
                "description": "Data transfer direction selection"
              },
              "DTEN": {
                "bit": 0,
                "description": "DTEN"
              }
            },
            "DCNTR": {
              "DATACOUNT": {
                "bit": 0,
                "description": "Data count value",
                "width": 25
              }
            },
            "STAR": {
              "IDMABTC": {
                "bit": 28,
                "description": "IDMA buffer transfer complete"
              },
              "IDMATE": {
                "bit": 27,
                "description": "IDMA transfer error"
              },
              "CKSTOP": {
                "bit": 26,
                "description": "SDMMC_CK stopped in Voltage switch procedure"
              },
              "VSWEND": {
                "bit": 25,
                "description": "Voltage switch critical timing section completion"
              },
              "ACKTIMEOUT": {
                "bit": 24,
                "description": "Boot acknowledgment timeout"
              },
              "ACKFAIL": {
                "bit": 23,
                "description": "Boot acknowledgment received (boot acknowledgment check fail)"
              },
              "SDIOIT": {
                "bit": 22,
                "description": "SDIO interrupt received"
              },
              "BUSYD0END": {
                "bit": 21,
                "description": "end of SDMMC_D0 Busy following a CMD response detected"
              },
              "BUSYD0": {
                "bit": 20,
                "description": "Inverted value of SDMMC_D0 line (Busy), sampled at the end of a CMD response and a second time 2 SDMMC_CK cycles after the CMD response"
              },
              "RXFIFOE": {
                "bit": 19,
                "description": "Receive FIFO empty"
              },
              "TXFIFOE": {
                "bit": 18,
                "description": "Transmit FIFO empty"
              },
              "RXFIFOF": {
                "bit": 17,
                "description": "Receive FIFO full"
              },
              "TXFIFOF": {
                "bit": 16,
                "description": "Transmit FIFO full"
              },
              "RXFIFOHF": {
                "bit": 15,
                "description": "Receive FIFO half full"
              },
              "TXFIFOHE": {
                "bit": 14,
                "description": "Transmit FIFO half empty"
              },
              "CPSMACT": {
                "bit": 13,
                "description": "Command path state machine active, i.e. not in Idle state"
              },
              "DPSMACT": {
                "bit": 12,
                "description": "Data path state machine active, i.e. not in Idle state"
              },
              "DABORT": {
                "bit": 11,
                "description": "Data transfer aborted by CMD12"
              },
              "DBCKEND": {
                "bit": 10,
                "description": "Data block sent/received"
              },
              "DHOLD": {
                "bit": 9,
                "description": "Data transfer Hold"
              },
              "DATAEND": {
                "bit": 8,
                "description": "Data transfer ended correctly"
              },
              "CMDSENT": {
                "bit": 7,
                "description": "Command sent (no response required)"
              },
              "CMDREND": {
                "bit": 6,
                "description": "Command response received (CRC check passed, or no CRC)"
              },
              "RXOVERR": {
                "bit": 5,
                "description": "Received FIFO overrun error (masked by hardware when IDMA is enabled)"
              },
              "TXUNDERR": {
                "bit": 4,
                "description": "Transmit FIFO underrun error (masked by hardware when IDMA is enabled)"
              },
              "DTIMEOUT": {
                "bit": 3,
                "description": "Data timeout"
              },
              "CTIMEOUT": {
                "bit": 2,
                "description": "Command response timeout"
              },
              "DCRCFAIL": {
                "bit": 1,
                "description": "Data block sent/received (CRC check failed)"
              },
              "CCRCFAIL": {
                "bit": 0,
                "description": "Command response received (CRC check failed)"
              }
            },
            "ICR": {
              "IDMABTCC": {
                "bit": 28,
                "description": "IDMA buffer transfer complete clear bit"
              },
              "IDMATEC": {
                "bit": 27,
                "description": "IDMA transfer error clear bit"
              },
              "CKSTOPC": {
                "bit": 26,
                "description": "CKSTOP flag clear bit"
              },
              "VSWENDC": {
                "bit": 25,
                "description": "VSWEND flag clear bit"
              },
              "ACKTIMEOUTC": {
                "bit": 24,
                "description": "ACKTIMEOUT flag clear bit"
              },
              "ACKFAILC": {
                "bit": 23,
                "description": "ACKFAIL flag clear bit"
              },
              "SDIOITC": {
                "bit": 22,
                "description": "SDIOIT flag clear bit"
              },
              "BUSYD0ENDC": {
                "bit": 21,
                "description": "BUSYD0END flag clear bit"
              },
              "DABORTC": {
                "bit": 11,
                "description": "DABORT flag clear bit"
              },
              "DBCKENDC": {
                "bit": 10,
                "description": "DBCKEND flag clear bit"
              },
              "DHOLDC": {
                "bit": 9,
                "description": "DHOLD flag clear bit"
              },
              "DATAENDC": {
                "bit": 8,
                "description": "DATAEND flag clear bit"
              },
              "CMDSENTC": {
                "bit": 7,
                "description": "CMDSENT flag clear bit"
              },
              "CMDRENDC": {
                "bit": 6,
                "description": "CMDREND flag clear bit"
              },
              "RXOVERRC": {
                "bit": 5,
                "description": "RXOVERR flag clear bit"
              },
              "TXUNDERRC": {
                "bit": 4,
                "description": "TXUNDERR flag clear bit"
              },
              "DTIMEOUTC": {
                "bit": 3,
                "description": "DTIMEOUT flag clear bit"
              },
              "CTIMEOUTC": {
                "bit": 2,
                "description": "CTIMEOUT flag clear bit"
              },
              "DCRCFAILC": {
                "bit": 1,
                "description": "DCRCFAIL flag clear bit"
              },
              "CCRCFAILC": {
                "bit": 0,
                "description": "CCRCFAIL flag clear bit"
              }
            },
            "MASKR": {
              "IDMABTCIE": {
                "bit": 28,
                "description": "IDMA buffer transfer complete interrupt enable"
              },
              "CKSTOPIE": {
                "bit": 26,
                "description": "Voltage Switch clock stopped interrupt enable"
              },
              "VSWENDIE": {
                "bit": 25,
                "description": "Voltage switch critical timing section completion interrupt enable"
              },
              "ACKTIMEOUTIE": {
                "bit": 24,
                "description": "Acknowledgment timeout interrupt enable"
              },
              "ACKFAILIE": {
                "bit": 23,
                "description": "Acknowledgment Fail interrupt enable"
              },
              "SDIOITIE": {
                "bit": 22,
                "description": "SDIO mode interrupt received interrupt enable"
              },
              "BUSYD0ENDIE": {
                "bit": 21,
                "description": "BUSYD0END interrupt enable"
              },
              "TXFIFOEIE": {
                "bit": 18,
                "description": "Tx FIFO empty interrupt enable"
              },
              "RXFIFOFIE": {
                "bit": 17,
                "description": "Rx FIFO full interrupt enable"
              },
              "RXFIFOHFIE": {
                "bit": 15,
                "description": "Rx FIFO half full interrupt enable"
              },
              "TXFIFOHEIE": {
                "bit": 14,
                "description": "Tx FIFO half empty interrupt enable"
              },
              "DABORTIE": {
                "bit": 11,
                "description": "Data transfer aborted interrupt enable"
              },
              "DBCKENDIE": {
                "bit": 10,
                "description": "Data block end interrupt enable"
              },
              "DHOLDIE": {
                "bit": 9,
                "description": "Data hold interrupt enable"
              },
              "DATAENDIE": {
                "bit": 8,
                "description": "Data end interrupt enable"
              },
              "CMDSENTIE": {
                "bit": 7,
                "description": "Command sent interrupt enable"
              },
              "CMDRENDIE": {
                "bit": 6,
                "description": "Command response received interrupt enable"
              },
              "RXOVERRIE": {
                "bit": 5,
                "description": "Rx FIFO overrun error interrupt enable"
              },
              "TXUNDERRIE": {
                "bit": 4,
                "description": "Tx FIFO underrun error interrupt enable"
              },
              "DTIMEOUTIE": {
                "bit": 3,
                "description": "Data timeout interrupt enable"
              },
              "CTIMEOUTIE": {
                "bit": 2,
                "description": "Command timeout interrupt enable"
              },
              "DCRCFAILIE": {
                "bit": 1,
                "description": "Data CRC fail interrupt enable"
              },
              "CCRCFAILIE": {
                "bit": 0,
                "description": "Command CRC fail interrupt enable"
              }
            },
            "ACKTIMER": {
              "ACKTIME": {
                "bit": 0,
                "description": "Boot acknowledgment timeout period",
                "width": 25
              }
            },
            "FIFOR0": {
              "FIFODATA": {
                "bit": 0,
                "description": "Receive and transmit FIFO data",
                "width": 32
              }
            },
            "FIFOR1": {
              "FIFODATA": {
                "bit": 0,
                "description": "Receive and transmit FIFO data",
                "width": 32
              }
            },
            "FIFOR2": {
              "FIFODATA": {
                "bit": 0,
                "description": "Receive and transmit FIFO data",
                "width": 32
              }
            },
            "FIFOR3": {
              "FIFODATA": {
                "bit": 0,
                "description": "Receive and transmit FIFO data",
                "width": 32
              }
            },
            "FIFOR4": {
              "FIFODATA": {
                "bit": 0,
                "description": "Receive and transmit FIFO data",
                "width": 32
              }
            },
            "FIFOR5": {
              "FIFODATA": {
                "bit": 0,
                "description": "Receive and transmit FIFO data",
                "width": 32
              }
            },
            "FIFOR6": {
              "FIFODATA": {
                "bit": 0,
                "description": "Receive and transmit FIFO data",
                "width": 32
              }
            },
            "FIFOR7": {
              "FIFODATA": {
                "bit": 0,
                "description": "Receive and transmit FIFO data",
                "width": 32
              }
            },
            "FIFOR8": {
              "FIFODATA": {
                "bit": 0,
                "description": "Receive and transmit FIFO data",
                "width": 32
              }
            },
            "FIFOR9": {
              "FIFODATA": {
                "bit": 0,
                "description": "Receive and transmit FIFO data",
                "width": 32
              }
            },
            "FIFOR10": {
              "FIFODATA": {
                "bit": 0,
                "description": "Receive and transmit FIFO data",
                "width": 32
              }
            },
            "FIFOR11": {
              "FIFODATA": {
                "bit": 0,
                "description": "Receive and transmit FIFO data",
                "width": 32
              }
            },
            "FIFOR12": {
              "FIFODATA": {
                "bit": 0,
                "description": "Receive and transmit FIFO data",
                "width": 32
              }
            },
            "FIFOR13": {
              "FIFODATA": {
                "bit": 0,
                "description": "Receive and transmit FIFO data",
                "width": 32
              }
            },
            "FIFOR14": {
              "FIFODATA": {
                "bit": 0,
                "description": "Receive and transmit FIFO data",
                "width": 32
              }
            },
            "FIFOR15": {
              "FIFODATA": {
                "bit": 0,
                "description": "Receive and transmit FIFO data",
                "width": 32
              }
            },
            "SDMMC_IDMACTRLR": {
              "IDMAEN": {
                "bit": 0,
                "description": "IDMA enable This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)."
              },
              "IDMABMODE": {
                "bit": 1,
                "description": "Buffer mode selection. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0)."
              }
            },
            "SDMMC_IDMABSIZER": {
              "IDMABNDT": {
                "bit": 5,
                "description": "Number of bytes per buffer",
                "width": 12
              }
            },
            "SDMMC_IDMABASER": {
              "IDMABASE": {
                "bit": 0,
                "description": "Buffer memory base address bits [31:2], shall be word aligned (bit [1:0] are always 0 and read only)",
                "width": 32
              }
            },
            "SDMMC_IDMALAR": {
              "ULA": {
                "bit": 31,
                "description": "Update SDMMC_IDMALAR from linked list when in linked list mode (SDMMC_IDMACTRLR.IDMABMODE select linked list mode)"
              },
              "ULS": {
                "bit": 30,
                "description": "Update SDMMC_IDMABSIZE from the next linked list when in linked list mode (SDMMC_IDMACTRLR.IDMABMODE select linked list mode and ULA = 1)"
              },
              "ABR": {
                "bit": 29,
                "description": "Acknowledge linked list buffer ready"
              },
              "IDMALA": {
                "bit": 2,
                "description": "Acknowledge linked list buffer ready",
                "width": 14
              }
            },
            "SDMMC_IDMABAR": {
              "IDMABA": {
                "bit": 2,
                "description": "Word aligned Linked list memory base address",
                "width": 30
              }
            }
          }
        },
        "SYSCFG": {
          "instances": [
            {
              "name": "SYSCFG",
              "base": "0x46000400"
            }
          ],
          "registers": {
            "SECCFGR": {
              "offset": "0x00",
              "size": 32,
              "description": "SYSCFG secure configuration\n          register"
            },
            "CFGR1": {
              "offset": "0x04",
              "size": 32,
              "description": "configuration register 1"
            },
            "FPUIMR": {
              "offset": "0x08",
              "size": 32,
              "description": "FPU interrupt mask register"
            },
            "CNSLCKR": {
              "offset": "0x0C",
              "size": 32,
              "description": "SYSCFG CPU non-secure lock\n          register"
            },
            "CSLOCKR": {
              "offset": "0x10",
              "size": 32,
              "description": "SYSCFG CPU secure lock\n          register"
            },
            "CFGR2": {
              "offset": "0x14",
              "size": 32,
              "description": "configuration register 2"
            },
            "MESR": {
              "offset": "0x18",
              "size": 32,
              "description": "memory erase status register"
            },
            "CCCSR": {
              "offset": "0x1C",
              "size": 32,
              "description": "compensation cell control/status register"
            },
            "CCVR": {
              "offset": "0x20",
              "size": 32,
              "description": "compensation cell value register"
            },
            "CCCR": {
              "offset": "0x24",
              "size": 32,
              "description": "compensation cell code register"
            },
            "RSSCMDR": {
              "offset": "0x2C",
              "size": 32,
              "description": "RSS command register"
            },
            "OTGHSPHYCR": {
              "offset": "0x74",
              "size": 32,
              "description": "SYSCFG USB OTG_HS PHY register"
            }
          },
          "bits": {
            "SECCFGR": {
              "SYSCFGSEC": {
                "bit": 0,
                "description": "SYSCFG clock control\n              security"
              },
              "CLASSBSEC": {
                "bit": 1,
                "description": "CLASSBSEC"
              },
              "FPUSEC": {
                "bit": 3,
                "description": "FPUSEC"
              }
            },
            "CFGR1": {
              "ENDCAP": {
                "bit": 24,
                "description": "ENDCAP",
                "width": 2
              },
              "PB9_FMP": {
                "bit": 19,
                "description": "PB9_FMP"
              },
              "PB8_FMP": {
                "bit": 18,
                "description": "PB8_FMP"
              },
              "PB7_FMP": {
                "bit": 17,
                "description": "PB7_FMP"
              },
              "PB6_FMP": {
                "bit": 16,
                "description": "PB6_FMP"
              },
              "ANASWVDD": {
                "bit": 9,
                "description": "GPIO analog switch control voltage\n              selection"
              },
              "BOOSTEN": {
                "bit": 8,
                "description": "I/O analog switch voltage booster\n              enable"
              }
            },
            "FPUIMR": {
              "FPU_IE": {
                "bit": 0,
                "description": "Floating point unit interrupts enable\n              bits",
                "width": 6
              }
            },
            "CNSLCKR": {
              "LOCKNSVTOR": {
                "bit": 0,
                "description": "VTOR_NS register lock"
              },
              "LOCKNSMPU": {
                "bit": 1,
                "description": "Non-secure MPU registers\n              lock"
              }
            },
            "CSLOCKR": {
              "LOCKSVTAIRCR": {
                "bit": 0,
                "description": "LOCKSVTAIRCR"
              },
              "LOCKSMPU": {
                "bit": 1,
                "description": "LOCKSMPU"
              },
              "LOCKSAU": {
                "bit": 2,
                "description": "LOCKSAU"
              }
            },
            "CFGR2": {
              "ECCL": {
                "bit": 3,
                "description": "ECC Lock"
              },
              "PVDL": {
                "bit": 2,
                "description": "PVD lock enable bit"
              },
              "SPL": {
                "bit": 1,
                "description": "SRAM ECC lock bit"
              },
              "CLL": {
                "bit": 0,
                "description": "LOCKUP (hardfault) output enable\n              bit"
              }
            },
            "MESR": {
              "IPMEE": {
                "bit": 16,
                "description": "IPMEE"
              },
              "MCLR": {
                "bit": 0,
                "description": "MCLR"
              }
            },
            "CCCSR": {
              "EN1": {
                "bit": 0,
                "description": "EN1"
              },
              "CS1": {
                "bit": 1,
                "description": "CS1"
              },
              "EN2": {
                "bit": 2,
                "description": "EN2"
              },
              "CS2": {
                "bit": 3,
                "description": "CS2"
              },
              "EN3": {
                "bit": 4,
                "description": "EN3"
              },
              "CS3": {
                "bit": 5,
                "description": "CS3"
              },
              "RDY1": {
                "bit": 8,
                "description": "RDY1"
              },
              "RDY2": {
                "bit": 9,
                "description": "RDY2"
              },
              "RDY3": {
                "bit": 10,
                "description": "RDY3"
              }
            },
            "CCVR": {
              "NCV1": {
                "bit": 0,
                "description": "NCV1",
                "width": 4
              },
              "PCV1": {
                "bit": 4,
                "description": "PCV1",
                "width": 4
              },
              "NCV2": {
                "bit": 8,
                "description": "NCV2",
                "width": 4
              },
              "PCV2": {
                "bit": 12,
                "description": "PCV2",
                "width": 4
              },
              "NCV3": {
                "bit": 16,
                "description": "NCV3",
                "width": 4
              },
              "PCV3": {
                "bit": 20,
                "description": "PCV3",
                "width": 4
              }
            },
            "CCCR": {
              "NCC1": {
                "bit": 0,
                "description": "NCC1",
                "width": 4
              },
              "PCC1": {
                "bit": 4,
                "description": "PCC1",
                "width": 4
              },
              "NCC2": {
                "bit": 8,
                "description": "NCC2",
                "width": 4
              },
              "PCC2": {
                "bit": 12,
                "description": "PCC2",
                "width": 4
              },
              "NCC3": {
                "bit": 16,
                "description": "NCC3",
                "width": 4
              },
              "PCC3": {
                "bit": 20,
                "description": "PCC3",
                "width": 4
              }
            },
            "RSSCMDR": {
              "RSSCMD": {
                "bit": 0,
                "description": "RSS commands",
                "width": 16
              }
            },
            "OTGHSPHYCR": {
              "EN": {
                "bit": 0,
                "description": "EN"
              },
              "PDCTRL": {
                "bit": 1,
                "description": "PDCTRL"
              },
              "CLKSEL": {
                "bit": 2,
                "description": "CLKSEL",
                "width": 4
              }
            }
          }
        },
        "TAMP": {
          "instances": [
            {
              "name": "TAMP",
              "base": "0x46007C00",
              "irq": 4
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 2"
            },
            "CR3": {
              "offset": "0x08",
              "size": 32,
              "description": "control register 3"
            },
            "FLTCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "TAMP filter control register"
            },
            "ATCR1": {
              "offset": "0x10",
              "size": 32,
              "description": "TAMP active tamper control register"
            },
            "ATSEEDR": {
              "offset": "0x14",
              "size": 32,
              "description": "TAMP active tamper seed register"
            },
            "ATOR": {
              "offset": "0x18",
              "size": 32,
              "description": "TAMP active tamper output register"
            },
            "ATCR2": {
              "offset": "0x1C",
              "size": 32,
              "description": "TAMP active tamper control register 2"
            },
            "SECCFGR": {
              "offset": "0x20",
              "size": 32,
              "description": "TAMP secure mode register"
            },
            "PRIVCR": {
              "offset": "0x24",
              "size": 32,
              "description": "TAMP privilege mode control register"
            },
            "IER": {
              "offset": "0x2C",
              "size": 32,
              "description": "TAMP interrupt enable register"
            },
            "SR": {
              "offset": "0x30",
              "size": 32,
              "description": "TAMP status register"
            },
            "MISR": {
              "offset": "0x34",
              "size": 32,
              "description": "TAMP masked interrupt status           register"
            },
            "SMISR": {
              "offset": "0x38",
              "size": 32,
              "description": "TAMP secure masked interrupt status register"
            },
            "SCR": {
              "offset": "0x3C",
              "size": 32,
              "description": "TAMP status clear register"
            },
            "COUNT1R": {
              "offset": "0x40",
              "size": 32,
              "description": "TAMP monotonic counter 1register"
            },
            "ERCFGR": {
              "offset": "0x54",
              "size": 32,
              "description": "TAMP erase configuration register"
            },
            "BKP0R": {
              "offset": "0x100",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP1R": {
              "offset": "0x104",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP2R": {
              "offset": "0x108",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP3R": {
              "offset": "0x10C",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP4R": {
              "offset": "0x110",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP5R": {
              "offset": "0x114",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP6R": {
              "offset": "0x118",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP7R": {
              "offset": "0x11C",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP8R": {
              "offset": "0x120",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP9R": {
              "offset": "0x124",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP10R": {
              "offset": "0x128",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP11R": {
              "offset": "0x12C",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP12R": {
              "offset": "0x130",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP13R": {
              "offset": "0x134",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP14R": {
              "offset": "0x138",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP15R": {
              "offset": "0x13C",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP16R": {
              "offset": "0x140",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP17R": {
              "offset": "0x144",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP18R": {
              "offset": "0x148",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP19R": {
              "offset": "0x14C",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP20R": {
              "offset": "0x150",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP21R": {
              "offset": "0x154",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP22R": {
              "offset": "0x158",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP23R": {
              "offset": "0x15C",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP24R": {
              "offset": "0x160",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP25R": {
              "offset": "0x164",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP26R": {
              "offset": "0x168",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP27R": {
              "offset": "0x16C",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP28R": {
              "offset": "0x170",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP29R": {
              "offset": "0x174",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP30R": {
              "offset": "0x178",
              "size": 32,
              "description": "TAMP backup register"
            },
            "BKP31R": {
              "offset": "0x17C",
              "size": 32,
              "description": "TAMP backup register"
            }
          },
          "bits": {
            "CR1": {
              "ITAMP13E": {
                "bit": 28,
                "description": "ITAMP13E"
              },
              "ITAMP12E": {
                "bit": 27,
                "description": "ITAMP12E"
              },
              "ITAMP11E": {
                "bit": 26,
                "description": "TAMP1E"
              },
              "ITAMP9E": {
                "bit": 24,
                "description": "ITAMP9E"
              },
              "ITAMP8E": {
                "bit": 23,
                "description": "ITAMP8E"
              },
              "ITAMP7E": {
                "bit": 22,
                "description": "ITAMP7E"
              },
              "ITAMP6E": {
                "bit": 21,
                "description": "ITAMP6E"
              },
              "ITAMP5E": {
                "bit": 20,
                "description": "ITAMP5E"
              },
              "ITAMP3E": {
                "bit": 18,
                "description": "ITAMP3E"
              },
              "ITAMP2E": {
                "bit": 17,
                "description": "ITAMP2E"
              },
              "ITAMP1E": {
                "bit": 16,
                "description": "ITAMP1E"
              },
              "TAMP8E": {
                "bit": 7,
                "description": "TAMP8E"
              },
              "TAMP7E": {
                "bit": 6,
                "description": "TAMP7E"
              },
              "TAMP6E": {
                "bit": 5,
                "description": "TAMP6E"
              },
              "TAMP5E": {
                "bit": 4,
                "description": "TAMP5E"
              },
              "TAMP4E": {
                "bit": 3,
                "description": "TAMP4E"
              },
              "TAMP3E": {
                "bit": 2,
                "description": "TAMP3E"
              },
              "TAMP2E": {
                "bit": 1,
                "description": "TAMP2E"
              },
              "TAMP1E": {
                "bit": 0,
                "description": "TAMP1E"
              }
            },
            "CR2": {
              "TAMP1NOER": {
                "bit": 0,
                "description": "TAMP1NOER"
              },
              "TAMP2NOER": {
                "bit": 1,
                "description": "TAMP2NOER"
              },
              "TAMP3NOER": {
                "bit": 2,
                "description": "TAMP3NOER"
              },
              "TAMP4NOER": {
                "bit": 3,
                "description": "TAMP4NOER"
              },
              "TAMP5NOER": {
                "bit": 4,
                "description": "TAMP5NOER"
              },
              "TAMP6NOER": {
                "bit": 5,
                "description": "TAMP6NOER"
              },
              "TAMP7NOER": {
                "bit": 6,
                "description": "TAMP7NOER"
              },
              "TAMP8NOER": {
                "bit": 7,
                "description": "TAMP8NOER"
              },
              "TAMP1MSK": {
                "bit": 16,
                "description": "TAMP1MSK"
              },
              "TAMP2MSK": {
                "bit": 17,
                "description": "TAMP2MSK"
              },
              "TAMP3MSK": {
                "bit": 18,
                "description": "TAMP3MSK"
              },
              "BKBLOCK": {
                "bit": 22,
                "description": "BKBLOCK"
              },
              "BKERASE": {
                "bit": 23,
                "description": "BKERASE"
              },
              "TAMP1TRG": {
                "bit": 24,
                "description": "TAMP1TRG"
              },
              "TAMP2TRG": {
                "bit": 25,
                "description": "TAMP2TRG"
              },
              "TAMP3TRG": {
                "bit": 26,
                "description": "TAMP3TRG"
              },
              "TAMP4TRG": {
                "bit": 27,
                "description": "TAMP4TRG"
              },
              "TAMP5TRG": {
                "bit": 28,
                "description": "TAMP5TRG"
              },
              "TAMP6TRG": {
                "bit": 29,
                "description": "TAMP6TRG"
              },
              "TAMP7TRG": {
                "bit": 30,
                "description": "TAMP7TRG"
              },
              "TAMP8TRG": {
                "bit": 31,
                "description": "TAMP8TRG"
              }
            },
            "CR3": {
              "ITAMP1NOER": {
                "bit": 0,
                "description": "ITAMP1NOER"
              },
              "ITAMP2NOER": {
                "bit": 1,
                "description": "ITAMP2NOER"
              },
              "ITAMP3NOER": {
                "bit": 2,
                "description": "ITAMP3NOER"
              },
              "TAMP5NOER": {
                "bit": 4,
                "description": "TAMP5NOER"
              },
              "TAMP6NOER": {
                "bit": 5,
                "description": "TAMP6NOER"
              },
              "TAMP7NOER": {
                "bit": 6,
                "description": "TAMP7NOER"
              },
              "TAMP8NOER": {
                "bit": 7,
                "description": "TAMP8NOER"
              },
              "ITAMP9NOER": {
                "bit": 8,
                "description": "ITAMP9NOER"
              },
              "ITAMP11NOER": {
                "bit": 10,
                "description": "ITAMP11NOER"
              },
              "ITAMP12NOER": {
                "bit": 11,
                "description": "ITAMP12NOER"
              },
              "ITAMP13NOER": {
                "bit": 12,
                "description": "ITAMP13NOER"
              }
            },
            "FLTCR": {
              "TAMPFREQ": {
                "bit": 0,
                "description": "TAMPFREQ",
                "width": 3
              },
              "TAMPFLT": {
                "bit": 3,
                "description": "TAMPFLT",
                "width": 2
              },
              "TAMPPRCH": {
                "bit": 5,
                "description": "TAMPPRCH",
                "width": 2
              },
              "TAMPPUDIS": {
                "bit": 7,
                "description": "TAMPPUDIS"
              }
            },
            "ATCR1": {
              "TAMP1AM": {
                "bit": 0,
                "description": "TAMP1AM"
              },
              "TAMP2AM": {
                "bit": 1,
                "description": "TAMP2AM"
              },
              "TAMP3AM": {
                "bit": 2,
                "description": "TAMP3AM"
              },
              "TAMP4AM": {
                "bit": 3,
                "description": "TAMP4AM"
              },
              "TAMP5AM": {
                "bit": 4,
                "description": "TAMP5AM"
              },
              "TAMP6AM": {
                "bit": 5,
                "description": "TAMP6AM"
              },
              "TAMP7AM": {
                "bit": 6,
                "description": "TAMP7AM"
              },
              "TAMP8AM": {
                "bit": 7,
                "description": "TAMP8AM"
              },
              "ATOSEL1": {
                "bit": 8,
                "description": "ATOSEL1",
                "width": 2
              },
              "ATOSEL2": {
                "bit": 10,
                "description": "ATOSEL2",
                "width": 2
              },
              "ATOSEL3": {
                "bit": 12,
                "description": "ATOSEL3",
                "width": 2
              },
              "ATOSEL4": {
                "bit": 14,
                "description": "ATOSEL4",
                "width": 2
              },
              "ATCKSEL": {
                "bit": 16,
                "description": "ATCKSEL",
                "width": 3
              },
              "ATPER": {
                "bit": 24,
                "description": "ATPER",
                "width": 3
              },
              "ATOSHARE": {
                "bit": 30,
                "description": "ATOSHARE"
              },
              "FLTEN": {
                "bit": 31,
                "description": "ATOSHARE"
              }
            },
            "ATSEEDR": {
              "SEED": {
                "bit": 0,
                "description": "SEED",
                "width": 32
              }
            },
            "ATOR": {
              "PRNG": {
                "bit": 0,
                "description": "PRNG",
                "width": 8
              },
              "SEEDF": {
                "bit": 14,
                "description": "SEEDF"
              },
              "INITS": {
                "bit": 15,
                "description": "INITS"
              }
            },
            "ATCR2": {
              "ATOSEL1": {
                "bit": 8,
                "description": "ATOSEL1",
                "width": 3
              },
              "ATOSEL2": {
                "bit": 11,
                "description": "ATOSEL2",
                "width": 3
              },
              "ATOSEL3": {
                "bit": 14,
                "description": "ATOSEL3",
                "width": 3
              },
              "ATOSEL4": {
                "bit": 17,
                "description": "ATOSEL4",
                "width": 2
              },
              "ATOSEL5": {
                "bit": 20,
                "description": "ATOSEL5",
                "width": 3
              },
              "ATOSEL6": {
                "bit": 23,
                "description": "ATOSEL6",
                "width": 3
              },
              "ATOSEL7": {
                "bit": 26,
                "description": "ATOSEL7",
                "width": 3
              },
              "ATOSEL8": {
                "bit": 29,
                "description": "ATOSEL8",
                "width": 3
              }
            },
            "SECCFGR": {
              "BKPRWSEC": {
                "bit": 0,
                "description": "BKPRWSEC",
                "width": 8
              },
              "CNT1SEC": {
                "bit": 15,
                "description": "CNT1SEC"
              },
              "BKPWSEC": {
                "bit": 16,
                "description": "BKPWSEC",
                "width": 8
              },
              "BHKLOCK": {
                "bit": 30,
                "description": "BHKLOCK"
              },
              "TAMPSEC": {
                "bit": 31,
                "description": "TAMPSEC"
              }
            },
            "PRIVCR": {
              "CNT1PRIV": {
                "bit": 15,
                "description": "CNT1PRIV"
              },
              "BKPRWPRIV": {
                "bit": 29,
                "description": "BKPRWPRIV"
              },
              "BKPWPRIV": {
                "bit": 30,
                "description": "BKPWPRIV"
              },
              "TAMPPRIV": {
                "bit": 31,
                "description": "TAMPPRIV"
              }
            },
            "IER": {
              "TAMP1IE": {
                "bit": 0,
                "description": "TAMP1IE"
              },
              "TAMP2IE": {
                "bit": 1,
                "description": "TAMP2IE"
              },
              "TAMP3IE": {
                "bit": 2,
                "description": "TAMP3IE"
              },
              "TAMP4IE": {
                "bit": 3,
                "description": "TAMP4IE"
              },
              "TAMP5IE": {
                "bit": 4,
                "description": "TAMP5IE"
              },
              "TAMP6IE": {
                "bit": 5,
                "description": "TAMP6IE"
              },
              "TAMP7IE": {
                "bit": 6,
                "description": "TAMP7IE"
              },
              "TAMP8IE": {
                "bit": 7,
                "description": "TAMP8IE"
              },
              "ITAMP1IE": {
                "bit": 16,
                "description": "ITAMP1IE"
              },
              "ITAMP2IE": {
                "bit": 17,
                "description": "ITAMP2IE"
              },
              "ITAMP3IE": {
                "bit": 18,
                "description": "ITAMP3IE"
              },
              "ITAMP5IE": {
                "bit": 20,
                "description": "ITAMP5IE"
              },
              "ITAMP6IE": {
                "bit": 21,
                "description": "ITAMP6IE"
              },
              "ITAMP7IE": {
                "bit": 22,
                "description": "ITAMP7IE"
              },
              "ITAMP8IE": {
                "bit": 23,
                "description": "ITAMP8IE"
              },
              "ITAMP9IE": {
                "bit": 24,
                "description": "ITAMP9IE"
              },
              "ITAMP11IE": {
                "bit": 26,
                "description": "ITAMP11IE"
              },
              "ITAMP12IE": {
                "bit": 27,
                "description": "ITAMP12IE"
              },
              "ITAMP13IE": {
                "bit": 28,
                "description": "ITAMP13IE"
              }
            },
            "SR": {
              "TAMP1F": {
                "bit": 0,
                "description": "TAMP1F"
              },
              "TAMP2F": {
                "bit": 1,
                "description": "TAMP2F"
              },
              "TAMP3F": {
                "bit": 2,
                "description": "TAMP3F"
              },
              "TAMP4F": {
                "bit": 3,
                "description": "TAMP4F"
              },
              "TAMP5F": {
                "bit": 4,
                "description": "TAMP5F"
              },
              "TAMP6F": {
                "bit": 5,
                "description": "TAMP6F"
              },
              "TAMP7F": {
                "bit": 6,
                "description": "TAMP7F"
              },
              "TAMP8F": {
                "bit": 7,
                "description": "TAMP8F"
              },
              "CITAMP1F": {
                "bit": 16,
                "description": "CITAMP1F"
              },
              "CITAMP2F": {
                "bit": 17,
                "description": "CITAMP2F"
              },
              "ITAMP3F": {
                "bit": 18,
                "description": "ITAMP3F"
              },
              "ITAMP5F": {
                "bit": 20,
                "description": "ITAMP5F"
              },
              "ITAMP6F": {
                "bit": 21,
                "description": "ITAMP6F"
              },
              "ITAMP7F": {
                "bit": 22,
                "description": "ITAMP7F"
              },
              "ITAMP8F": {
                "bit": 23,
                "description": "ITAMP8F"
              },
              "ITAMP9F": {
                "bit": 24,
                "description": "ITAMP9F"
              },
              "CITAMP11F": {
                "bit": 26,
                "description": "CITAMP11F"
              },
              "ITAMP12F": {
                "bit": 27,
                "description": "ITAMP12F"
              },
              "ITAMP13IE": {
                "bit": 28,
                "description": "ITAMP13IE"
              }
            },
            "MISR": {
              "TAMP1MF": {
                "bit": 0,
                "description": "TAMP1MF"
              },
              "TAMP2MF": {
                "bit": 1,
                "description": "TAMP2MF"
              },
              "TAMP3MF": {
                "bit": 2,
                "description": "TAMP3MF"
              },
              "TAMP4MF": {
                "bit": 3,
                "description": "TAMP4MF"
              },
              "TAMP5MF": {
                "bit": 4,
                "description": "TAMP5MF"
              },
              "TAMP6MF": {
                "bit": 5,
                "description": "TAMP6MF"
              },
              "TAMP7MF": {
                "bit": 6,
                "description": "TAMP7MF"
              },
              "TAMP8MF": {
                "bit": 7,
                "description": "TAMP8MF"
              },
              "ITAMP1MF": {
                "bit": 16,
                "description": "ITAMP1MF"
              },
              "ITAMP2MF": {
                "bit": 17,
                "description": "ITAMP2MF"
              },
              "ITAMP3MF": {
                "bit": 18,
                "description": "ITAMP3MF"
              },
              "ITAMP5MF": {
                "bit": 20,
                "description": "ITAMP5MF"
              },
              "ITAMP6MF": {
                "bit": 21,
                "description": "ITAMP6MF"
              },
              "ITAMP7MF": {
                "bit": 22,
                "description": "ITAMP7MF"
              },
              "ITAMP8MF": {
                "bit": 23,
                "description": "ITAMP8MF"
              },
              "ITAMP9MF": {
                "bit": 24,
                "description": "ITAMP9MF"
              },
              "ITAMP11MF": {
                "bit": 26,
                "description": "ITAMP11MF"
              },
              "ITAMP12MF": {
                "bit": 27,
                "description": "ITAMP12MF"
              },
              "ITAMP13MF": {
                "bit": 28,
                "description": "ITAMP13MF"
              }
            },
            "SMISR": {
              "TAMP1MF": {
                "bit": 0,
                "description": "TAMP1MF"
              },
              "TAMP2MF": {
                "bit": 1,
                "description": "TAMP2MF"
              },
              "TAMP3MF": {
                "bit": 2,
                "description": "TAMP3MF"
              },
              "TAMP4MF": {
                "bit": 3,
                "description": "TAMP4MF"
              },
              "TAMP5MF": {
                "bit": 4,
                "description": "TAMP5MF"
              },
              "TAMP6MF": {
                "bit": 5,
                "description": "TAMP6MF"
              },
              "TAMP7MF": {
                "bit": 6,
                "description": "TAMP7MF"
              },
              "TAMP8MF": {
                "bit": 7,
                "description": "TAMP8MF"
              },
              "ITAMP1MF": {
                "bit": 16,
                "description": "ITAMP1MF"
              },
              "ITAMP2MF": {
                "bit": 17,
                "description": "ITAMP2MF"
              },
              "ITAMP3MF": {
                "bit": 18,
                "description": "ITAMP3MF"
              },
              "ITAMP5MF": {
                "bit": 20,
                "description": "ITAMP5MF"
              },
              "ITAMP6MF": {
                "bit": 21,
                "description": "ITAMP6MF"
              },
              "ITAMP7MF": {
                "bit": 22,
                "description": "ITAMP7MF"
              },
              "ITAMP8MF": {
                "bit": 23,
                "description": "ITAMP8MF"
              },
              "ITAMP9MF": {
                "bit": 24,
                "description": "ITAMP9MF"
              },
              "ITAMP11MF": {
                "bit": 26,
                "description": "ITAMP11MF"
              },
              "ITAMP12MF": {
                "bit": 27,
                "description": "ITAMP12MF"
              },
              "ITAMP13MF": {
                "bit": 28,
                "description": "ITAMP13MF"
              }
            },
            "SCR": {
              "CTAMP1F": {
                "bit": 0,
                "description": "CTAMP1F"
              },
              "CTAMP2F": {
                "bit": 1,
                "description": "CTAMP2F"
              },
              "CTAMP3F": {
                "bit": 2,
                "description": "CTAMP3F"
              },
              "CTAMP4F": {
                "bit": 3,
                "description": "CTAMP4F"
              },
              "CTAMP5F": {
                "bit": 4,
                "description": "CTAMP5F"
              },
              "CTAMP6F": {
                "bit": 5,
                "description": "CTAMP6F"
              },
              "CITAMP7F": {
                "bit": 6,
                "description": "CITAMP3F"
              },
              "CITAMP8F": {
                "bit": 7,
                "description": "CITAMP3F"
              },
              "CITAMP1F": {
                "bit": 16,
                "description": "CITAMP1F"
              },
              "CITAMP2F": {
                "bit": 17,
                "description": "CITAMP2F"
              },
              "CITAMP3F": {
                "bit": 18,
                "description": "CITAMP3F"
              },
              "CITAMP5F": {
                "bit": 20,
                "description": "CITAMP5F"
              },
              "CITAMP6F_bit21": {
                "bit": 21,
                "description": "CITAMP6F_bit21"
              },
              "CITAMP7F_bit22": {
                "bit": 22,
                "description": "CITAMP7F_bit22"
              },
              "CITAMP8F_bit23": {
                "bit": 23,
                "description": "CITAMP8F_bit23"
              },
              "CITAMP9F": {
                "bit": 24,
                "description": "CITAMP9F"
              },
              "CITAMP11F": {
                "bit": 26,
                "description": "CITAMP11F"
              },
              "CITAMP12F": {
                "bit": 27,
                "description": "CITAMP12F"
              },
              "CITAMP13F": {
                "bit": 28,
                "description": "CITAMP13F"
              }
            },
            "COUNT1R": {
              "COUNT": {
                "bit": 0,
                "description": "COUNT",
                "width": 32
              }
            },
            "ERCFGR": {
              "ERCFG0": {
                "bit": 0,
                "description": "ERCFG0"
              }
            },
            "BKP0R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP1R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP2R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP3R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP4R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP5R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP6R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP7R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP8R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP9R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP10R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP11R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP12R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP13R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP14R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP15R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP16R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP17R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP18R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP19R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP20R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP21R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP22R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP23R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP24R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP25R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP26R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP27R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP28R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP29R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP30R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            },
            "BKP31R": {
              "BKP": {
                "bit": 0,
                "description": "BKP",
                "width": 32
              }
            }
          }
        },
        "TSC": {
          "instances": [
            {
              "name": "TSC",
              "base": "0x40024000",
              "irq": 92
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "IER": {
              "offset": "0x04",
              "size": 32,
              "description": "interrupt enable register"
            },
            "ICR": {
              "offset": "0x08",
              "size": 32,
              "description": "interrupt clear register"
            },
            "ISR": {
              "offset": "0x0C",
              "size": 32,
              "description": "interrupt status register"
            },
            "IOHCR": {
              "offset": "0x10",
              "size": 32,
              "description": "I/O hysteresis control\n          register"
            },
            "IOASCR": {
              "offset": "0x18",
              "size": 32,
              "description": "I/O analog switch control\n          register"
            },
            "IOSCR": {
              "offset": "0x20",
              "size": 32,
              "description": "I/O sampling control register"
            },
            "IOCCR": {
              "offset": "0x28",
              "size": 32,
              "description": "I/O channel control register"
            },
            "IOGCSR": {
              "offset": "0x30",
              "size": 32,
              "description": "I/O group control status\n          register"
            },
            "IOG1CR": {
              "offset": "0x34",
              "size": 32,
              "description": "I/O group x counter register"
            },
            "IOG2CR": {
              "offset": "0x38",
              "size": 32,
              "description": "I/O group x counter register"
            },
            "IOG3CR": {
              "offset": "0x3C",
              "size": 32,
              "description": "I/O group x counter register"
            },
            "IOG4CR": {
              "offset": "0x40",
              "size": 32,
              "description": "I/O group x counter register"
            },
            "IOG5CR": {
              "offset": "0x44",
              "size": 32,
              "description": "I/O group x counter register"
            },
            "IOG6CR": {
              "offset": "0x48",
              "size": 32,
              "description": "I/O group x counter register"
            },
            "IOG7CR": {
              "offset": "0x4C",
              "size": 32,
              "description": "I/O group x counter register"
            },
            "IOG8CR": {
              "offset": "0x50",
              "size": 32,
              "description": "I/O group x counter register"
            }
          },
          "bits": {
            "CR": {
              "CTPH": {
                "bit": 28,
                "description": "Charge transfer pulse high",
                "width": 4
              },
              "CTPL": {
                "bit": 24,
                "description": "Charge transfer pulse low",
                "width": 4
              },
              "SSD": {
                "bit": 17,
                "description": "Spread spectrum deviation",
                "width": 7
              },
              "SSE": {
                "bit": 16,
                "description": "Spread spectrum enable"
              },
              "SSPSC": {
                "bit": 15,
                "description": "Spread spectrum prescaler"
              },
              "PGPSC": {
                "bit": 12,
                "description": "pulse generator prescaler",
                "width": 3
              },
              "MCV": {
                "bit": 5,
                "description": "Max count value",
                "width": 3
              },
              "IODEF": {
                "bit": 4,
                "description": "I/O Default mode"
              },
              "SYNCPOL": {
                "bit": 3,
                "description": "Synchronization pin\n              polarity"
              },
              "AM": {
                "bit": 2,
                "description": "Acquisition mode"
              },
              "START": {
                "bit": 1,
                "description": "Start a new acquisition"
              },
              "TSCE": {
                "bit": 0,
                "description": "Touch sensing controller\n              enable"
              }
            },
            "IER": {
              "MCEIE": {
                "bit": 1,
                "description": "Max count error interrupt\n              enable"
              },
              "EOAIE": {
                "bit": 0,
                "description": "End of acquisition interrupt\n              enable"
              }
            },
            "ICR": {
              "MCEIC": {
                "bit": 1,
                "description": "Max count error interrupt\n              clear"
              },
              "EOAIC": {
                "bit": 0,
                "description": "End of acquisition interrupt\n              clear"
              }
            },
            "ISR": {
              "MCEF": {
                "bit": 1,
                "description": "Max count error flag"
              },
              "EOAF": {
                "bit": 0,
                "description": "End of acquisition flag"
              }
            },
            "IOHCR": {
              "G8_IO4": {
                "bit": 31,
                "description": "G8_IO4"
              },
              "G8_IO3": {
                "bit": 30,
                "description": "G8_IO3"
              },
              "G8_IO2": {
                "bit": 29,
                "description": "G8_IO2"
              },
              "G8_IO1": {
                "bit": 28,
                "description": "G8_IO1"
              },
              "G7_IO4": {
                "bit": 27,
                "description": "G7_IO4"
              },
              "G7_IO3": {
                "bit": 26,
                "description": "G7_IO3"
              },
              "G7_IO2": {
                "bit": 25,
                "description": "G7_IO2"
              },
              "G7_IO1": {
                "bit": 24,
                "description": "G7_IO1"
              },
              "G6_IO4": {
                "bit": 23,
                "description": "G6_IO4"
              },
              "G6_IO3": {
                "bit": 22,
                "description": "G6_IO3"
              },
              "G6_IO2": {
                "bit": 21,
                "description": "G6_IO2"
              },
              "G6_IO1": {
                "bit": 20,
                "description": "G6_IO1"
              },
              "G5_IO4": {
                "bit": 19,
                "description": "G5_IO4"
              },
              "G5_IO3": {
                "bit": 18,
                "description": "G5_IO3"
              },
              "G5_IO2": {
                "bit": 17,
                "description": "G5_IO2"
              },
              "G5_IO1": {
                "bit": 16,
                "description": "G5_IO1"
              },
              "G4_IO4": {
                "bit": 15,
                "description": "G4_IO4"
              },
              "G4_IO3": {
                "bit": 14,
                "description": "G4_IO3"
              },
              "G4_IO2": {
                "bit": 13,
                "description": "G4_IO2"
              },
              "G4_IO1": {
                "bit": 12,
                "description": "G4_IO1"
              },
              "G3_IO4": {
                "bit": 11,
                "description": "G3_IO4"
              },
              "G3_IO3": {
                "bit": 10,
                "description": "G3_IO3"
              },
              "G3_IO2": {
                "bit": 9,
                "description": "G3_IO2"
              },
              "G3_IO1": {
                "bit": 8,
                "description": "G3_IO1"
              },
              "G2_IO4": {
                "bit": 7,
                "description": "G2_IO4"
              },
              "G2_IO3": {
                "bit": 6,
                "description": "G2_IO3"
              },
              "G2_IO2": {
                "bit": 5,
                "description": "G2_IO2"
              },
              "G2_IO1": {
                "bit": 4,
                "description": "G2_IO1"
              },
              "G1_IO4": {
                "bit": 3,
                "description": "G1_IO4"
              },
              "G1_IO3": {
                "bit": 2,
                "description": "G1_IO3"
              },
              "G1_IO2": {
                "bit": 1,
                "description": "G1_IO2"
              },
              "G1_IO1": {
                "bit": 0,
                "description": "G1_IO1"
              }
            },
            "IOASCR": {
              "G8_IO4": {
                "bit": 31,
                "description": "G8_IO4"
              },
              "G8_IO3": {
                "bit": 30,
                "description": "G8_IO3"
              },
              "G8_IO2": {
                "bit": 29,
                "description": "G8_IO2"
              },
              "G8_IO1": {
                "bit": 28,
                "description": "G8_IO1"
              },
              "G7_IO4": {
                "bit": 27,
                "description": "G7_IO4"
              },
              "G7_IO3": {
                "bit": 26,
                "description": "G7_IO3"
              },
              "G7_IO2": {
                "bit": 25,
                "description": "G7_IO2"
              },
              "G7_IO1": {
                "bit": 24,
                "description": "G7_IO1"
              },
              "G6_IO4": {
                "bit": 23,
                "description": "G6_IO4"
              },
              "G6_IO3": {
                "bit": 22,
                "description": "G6_IO3"
              },
              "G6_IO2": {
                "bit": 21,
                "description": "G6_IO2"
              },
              "G6_IO1": {
                "bit": 20,
                "description": "G6_IO1"
              },
              "G5_IO4": {
                "bit": 19,
                "description": "G5_IO4"
              },
              "G5_IO3": {
                "bit": 18,
                "description": "G5_IO3"
              },
              "G5_IO2": {
                "bit": 17,
                "description": "G5_IO2"
              },
              "G5_IO1": {
                "bit": 16,
                "description": "G5_IO1"
              },
              "G4_IO4": {
                "bit": 15,
                "description": "G4_IO4"
              },
              "G4_IO3": {
                "bit": 14,
                "description": "G4_IO3"
              },
              "G4_IO2": {
                "bit": 13,
                "description": "G4_IO2"
              },
              "G4_IO1": {
                "bit": 12,
                "description": "G4_IO1"
              },
              "G3_IO4": {
                "bit": 11,
                "description": "G3_IO4"
              },
              "G3_IO3": {
                "bit": 10,
                "description": "G3_IO3"
              },
              "G3_IO2": {
                "bit": 9,
                "description": "G3_IO2"
              },
              "G3_IO1": {
                "bit": 8,
                "description": "G3_IO1"
              },
              "G2_IO4": {
                "bit": 7,
                "description": "G2_IO4"
              },
              "G2_IO3": {
                "bit": 6,
                "description": "G2_IO3"
              },
              "G2_IO2": {
                "bit": 5,
                "description": "G2_IO2"
              },
              "G2_IO1": {
                "bit": 4,
                "description": "G2_IO1"
              },
              "G1_IO4": {
                "bit": 3,
                "description": "G1_IO4"
              },
              "G1_IO3": {
                "bit": 2,
                "description": "G1_IO3"
              },
              "G1_IO2": {
                "bit": 1,
                "description": "G1_IO2"
              },
              "G1_IO1": {
                "bit": 0,
                "description": "G1_IO1"
              }
            },
            "IOSCR": {
              "G8_IO4": {
                "bit": 31,
                "description": "G8_IO4"
              },
              "G8_IO3": {
                "bit": 30,
                "description": "G8_IO3"
              },
              "G8_IO2": {
                "bit": 29,
                "description": "G8_IO2"
              },
              "G8_IO1": {
                "bit": 28,
                "description": "G8_IO1"
              },
              "G7_IO4": {
                "bit": 27,
                "description": "G7_IO4"
              },
              "G7_IO3": {
                "bit": 26,
                "description": "G7_IO3"
              },
              "G7_IO2": {
                "bit": 25,
                "description": "G7_IO2"
              },
              "G7_IO1": {
                "bit": 24,
                "description": "G7_IO1"
              },
              "G6_IO4": {
                "bit": 23,
                "description": "G6_IO4"
              },
              "G6_IO3": {
                "bit": 22,
                "description": "G6_IO3"
              },
              "G6_IO2": {
                "bit": 21,
                "description": "G6_IO2"
              },
              "G6_IO1": {
                "bit": 20,
                "description": "G6_IO1"
              },
              "G5_IO4": {
                "bit": 19,
                "description": "G5_IO4"
              },
              "G5_IO3": {
                "bit": 18,
                "description": "G5_IO3"
              },
              "G5_IO2": {
                "bit": 17,
                "description": "G5_IO2"
              },
              "G5_IO1": {
                "bit": 16,
                "description": "G5_IO1"
              },
              "G4_IO4": {
                "bit": 15,
                "description": "G4_IO4"
              },
              "G4_IO3": {
                "bit": 14,
                "description": "G4_IO3"
              },
              "G4_IO2": {
                "bit": 13,
                "description": "G4_IO2"
              },
              "G4_IO1": {
                "bit": 12,
                "description": "G4_IO1"
              },
              "G3_IO4": {
                "bit": 11,
                "description": "G3_IO4"
              },
              "G3_IO3": {
                "bit": 10,
                "description": "G3_IO3"
              },
              "G3_IO2": {
                "bit": 9,
                "description": "G3_IO2"
              },
              "G3_IO1": {
                "bit": 8,
                "description": "G3_IO1"
              },
              "G2_IO4": {
                "bit": 7,
                "description": "G2_IO4"
              },
              "G2_IO3": {
                "bit": 6,
                "description": "G2_IO3"
              },
              "G2_IO2": {
                "bit": 5,
                "description": "G2_IO2"
              },
              "G2_IO1": {
                "bit": 4,
                "description": "G2_IO1"
              },
              "G1_IO4": {
                "bit": 3,
                "description": "G1_IO4"
              },
              "G1_IO3": {
                "bit": 2,
                "description": "G1_IO3"
              },
              "G1_IO2": {
                "bit": 1,
                "description": "G1_IO2"
              },
              "G1_IO1": {
                "bit": 0,
                "description": "G1_IO1"
              }
            },
            "IOCCR": {
              "G8_IO4": {
                "bit": 31,
                "description": "G8_IO4"
              },
              "G8_IO3": {
                "bit": 30,
                "description": "G8_IO3"
              },
              "G8_IO2": {
                "bit": 29,
                "description": "G8_IO2"
              },
              "G8_IO1": {
                "bit": 28,
                "description": "G8_IO1"
              },
              "G7_IO4": {
                "bit": 27,
                "description": "G7_IO4"
              },
              "G7_IO3": {
                "bit": 26,
                "description": "G7_IO3"
              },
              "G7_IO2": {
                "bit": 25,
                "description": "G7_IO2"
              },
              "G7_IO1": {
                "bit": 24,
                "description": "G7_IO1"
              },
              "G6_IO4": {
                "bit": 23,
                "description": "G6_IO4"
              },
              "G6_IO3": {
                "bit": 22,
                "description": "G6_IO3"
              },
              "G6_IO2": {
                "bit": 21,
                "description": "G6_IO2"
              },
              "G6_IO1": {
                "bit": 20,
                "description": "G6_IO1"
              },
              "G5_IO4": {
                "bit": 19,
                "description": "G5_IO4"
              },
              "G5_IO3": {
                "bit": 18,
                "description": "G5_IO3"
              },
              "G5_IO2": {
                "bit": 17,
                "description": "G5_IO2"
              },
              "G5_IO1": {
                "bit": 16,
                "description": "G5_IO1"
              },
              "G4_IO4": {
                "bit": 15,
                "description": "G4_IO4"
              },
              "G4_IO3": {
                "bit": 14,
                "description": "G4_IO3"
              },
              "G4_IO2": {
                "bit": 13,
                "description": "G4_IO2"
              },
              "G4_IO1": {
                "bit": 12,
                "description": "G4_IO1"
              },
              "G3_IO4": {
                "bit": 11,
                "description": "G3_IO4"
              },
              "G3_IO3": {
                "bit": 10,
                "description": "G3_IO3"
              },
              "G3_IO2": {
                "bit": 9,
                "description": "G3_IO2"
              },
              "G3_IO1": {
                "bit": 8,
                "description": "G3_IO1"
              },
              "G2_IO4": {
                "bit": 7,
                "description": "G2_IO4"
              },
              "G2_IO3": {
                "bit": 6,
                "description": "G2_IO3"
              },
              "G2_IO2": {
                "bit": 5,
                "description": "G2_IO2"
              },
              "G2_IO1": {
                "bit": 4,
                "description": "G2_IO1"
              },
              "G1_IO4": {
                "bit": 3,
                "description": "G1_IO4"
              },
              "G1_IO3": {
                "bit": 2,
                "description": "G1_IO3"
              },
              "G1_IO2": {
                "bit": 1,
                "description": "G1_IO2"
              },
              "G1_IO1": {
                "bit": 0,
                "description": "G1_IO1"
              }
            },
            "IOGCSR": {
              "G8S": {
                "bit": 23,
                "description": "Analog I/O group x status"
              },
              "G7S": {
                "bit": 22,
                "description": "Analog I/O group x status"
              },
              "G6S": {
                "bit": 21,
                "description": "Analog I/O group x status"
              },
              "G5S": {
                "bit": 20,
                "description": "Analog I/O group x status"
              },
              "G4S": {
                "bit": 19,
                "description": "Analog I/O group x status"
              },
              "G3S": {
                "bit": 18,
                "description": "Analog I/O group x status"
              },
              "G2S": {
                "bit": 17,
                "description": "Analog I/O group x status"
              },
              "G1S": {
                "bit": 16,
                "description": "Analog I/O group x status"
              },
              "G8E": {
                "bit": 7,
                "description": "Analog I/O group x enable"
              },
              "G7E": {
                "bit": 6,
                "description": "Analog I/O group x enable"
              },
              "G6E": {
                "bit": 5,
                "description": "Analog I/O group x enable"
              },
              "G5E": {
                "bit": 4,
                "description": "Analog I/O group x enable"
              },
              "G4E": {
                "bit": 3,
                "description": "Analog I/O group x enable"
              },
              "G3E": {
                "bit": 2,
                "description": "Analog I/O group x enable"
              },
              "G2E": {
                "bit": 1,
                "description": "Analog I/O group x enable"
              },
              "G1E": {
                "bit": 0,
                "description": "Analog I/O group x enable"
              }
            },
            "IOG1CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            },
            "IOG2CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            },
            "IOG3CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            },
            "IOG4CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            },
            "IOG5CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            },
            "IOG6CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            },
            "IOG7CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            },
            "IOG8CR": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 14
              }
            }
          }
        },
        "UCPD1": {
          "instances": [
            {
              "name": "UCPD1",
              "base": "0x4000DC00",
              "irq": 106
            }
          ],
          "registers": {
            "CFGR1": {
              "offset": "0x00",
              "size": 32,
              "description": "UCPD configuration register 1"
            },
            "CFGR2": {
              "offset": "0x04",
              "size": 32,
              "description": "UCPD configuration register 2"
            },
            "CFGR3": {
              "offset": "0x08",
              "size": 32,
              "description": "UCPD configuration register 3"
            },
            "CR": {
              "offset": "0x0C",
              "size": 32,
              "description": "UCPD control register"
            },
            "IMR": {
              "offset": "0x10",
              "size": 32,
              "description": "UCPD Interrupt Mask Register"
            },
            "SR": {
              "offset": "0x14",
              "size": 32,
              "description": "UCPD Status Register"
            },
            "ICR": {
              "offset": "0x18",
              "size": 32,
              "description": "UCPD Interrupt Clear Register"
            },
            "TX_ORDSET": {
              "offset": "0x1C",
              "size": 32,
              "description": "UCPD Tx Ordered Set Type\n          Register"
            },
            "TX_PAYSZ": {
              "offset": "0x20",
              "size": 32,
              "description": "UCPD Tx payload size Register"
            },
            "TXDR": {
              "offset": "0x24",
              "size": 32,
              "description": "UCPD Tx Data Register"
            },
            "RX_ORDSET": {
              "offset": "0x28",
              "size": 32,
              "description": "UCPD Rx Ordered Set Register"
            },
            "RX_PAYSZ": {
              "offset": "0x2C",
              "size": 32,
              "description": "UCPD Rx payload size Register"
            },
            "RXDR": {
              "offset": "0x30",
              "size": 32,
              "description": "UCPD Receive Data Register"
            },
            "RX_ORDEXT1": {
              "offset": "0x34",
              "size": 32,
              "description": "UCPD Rx Ordered Set Extension\n          Register 1"
            },
            "RX_ORDEXT2": {
              "offset": "0x38",
              "size": 32,
              "description": "UCPD Rx Ordered Set Extension\n          Register 2"
            }
          },
          "bits": {
            "CFGR1": {
              "HBITCLKDIV": {
                "bit": 0,
                "description": "HBITCLKDIV",
                "width": 6
              },
              "IFRGAP": {
                "bit": 6,
                "description": "IFRGAP",
                "width": 5
              },
              "TRANSWIN": {
                "bit": 11,
                "description": "TRANSWIN",
                "width": 5
              },
              "PSC_USBPDCLK": {
                "bit": 17,
                "description": "PSC_USBPDCLK",
                "width": 3
              },
              "RXORDSETEN": {
                "bit": 20,
                "description": "RXORDSETEN",
                "width": 9
              },
              "TXDMAEN": {
                "bit": 29,
                "description": "TXDMAEN"
              },
              "RXDMAEN": {
                "bit": 30,
                "description": "RXDMAEN:"
              },
              "UCPDEN": {
                "bit": 31,
                "description": "UCPDEN"
              }
            },
            "CFGR2": {
              "RXFILTDIS": {
                "bit": 0,
                "description": "RXFILTDIS"
              },
              "RXFILT2N3": {
                "bit": 1,
                "description": "RXFILT2N3"
              },
              "FORCECLK": {
                "bit": 2,
                "description": "FORCECLK"
              },
              "WUPEN": {
                "bit": 3,
                "description": "WUPEN"
              }
            },
            "CFGR3": {
              "TRIM1_NG_CCRPD": {
                "bit": 0,
                "description": "TRIM1_NG_CCRPD",
                "width": 4
              },
              "TRIM1_NG_CC3A0": {
                "bit": 9,
                "description": "TRIM1_NG_CC3A0",
                "width": 4
              },
              "TRIM2_NG_CCRPD": {
                "bit": 16,
                "description": "TRIM2_NG_CCRPD",
                "width": 4
              },
              "TRIM2_NG_CC3A0": {
                "bit": 25,
                "description": "TRIM2_NG_CC3A0",
                "width": 4
              }
            },
            "CR": {
              "TXMODE": {
                "bit": 0,
                "description": "TXMODE",
                "width": 2
              },
              "TXSEND": {
                "bit": 2,
                "description": "TXSEND"
              },
              "TXHRST": {
                "bit": 3,
                "description": "TXHRST"
              },
              "RXMODE": {
                "bit": 4,
                "description": "RXMODE"
              },
              "PHYRXEN": {
                "bit": 5,
                "description": "PHYRXEN"
              },
              "PHYCCSEL": {
                "bit": 6,
                "description": "PHYCCSEL"
              },
              "ANASUBMODE": {
                "bit": 7,
                "description": "ANASUBMODE",
                "width": 2
              },
              "ANAMODE": {
                "bit": 9,
                "description": "ANAMODE"
              },
              "CCENABLE": {
                "bit": 10,
                "description": "CCENABLE",
                "width": 2
              },
              "FRSRXEN": {
                "bit": 16,
                "description": "FRSRXEN"
              },
              "FRSTX": {
                "bit": 17,
                "description": "FRSTX"
              },
              "RDCH": {
                "bit": 18,
                "description": "RDCH"
              },
              "CC1TCDIS": {
                "bit": 20,
                "description": "CC1TCDIS"
              },
              "CC2TCDIS": {
                "bit": 21,
                "description": "CC2TCDIS"
              }
            },
            "IMR": {
              "TXISIE": {
                "bit": 0,
                "description": "TXISIE"
              },
              "TXMSGDISCIE": {
                "bit": 1,
                "description": "TXMSGDISCIE"
              },
              "TXMSGSENTIE": {
                "bit": 2,
                "description": "TXMSGSENTIE"
              },
              "TXMSGABTIE": {
                "bit": 3,
                "description": "TXMSGABTIE"
              },
              "HRSTDISCIE": {
                "bit": 4,
                "description": "HRSTDISCIE"
              },
              "HRSTSENTIE": {
                "bit": 5,
                "description": "HRSTSENTIE"
              },
              "TXUNDIE": {
                "bit": 6,
                "description": "TXUNDIE"
              },
              "RXNEIE": {
                "bit": 8,
                "description": "RXNEIE"
              },
              "RXORDDETIE": {
                "bit": 9,
                "description": "RXORDDETIE"
              },
              "RXHRSTDETIE": {
                "bit": 10,
                "description": "RXHRSTDETIE"
              },
              "RXOVRIE": {
                "bit": 11,
                "description": "RXOVRIE"
              },
              "RXMSGENDIE": {
                "bit": 12,
                "description": "RXMSGENDIE"
              },
              "TYPECEVT1IE": {
                "bit": 14,
                "description": "TYPECEVT1IE"
              },
              "TYPECEVT2IE": {
                "bit": 15,
                "description": "TYPECEVT2IE"
              },
              "FRSEVTIE": {
                "bit": 20,
                "description": "FRSEVTIE"
              }
            },
            "SR": {
              "TXIS": {
                "bit": 0,
                "description": "TXIS"
              },
              "TXMSGDISC": {
                "bit": 1,
                "description": "TXMSGDISC"
              },
              "TXMSGSENT": {
                "bit": 2,
                "description": "TXMSGSENT"
              },
              "TXMSGABT": {
                "bit": 3,
                "description": "TXMSGABT"
              },
              "HRSTDISC": {
                "bit": 4,
                "description": "HRSTDISC"
              },
              "HRSTSENT": {
                "bit": 5,
                "description": "HRSTSENT"
              },
              "TXUND": {
                "bit": 6,
                "description": "TXUND"
              },
              "RXNE": {
                "bit": 8,
                "description": "RXNE"
              },
              "RXORDDET": {
                "bit": 9,
                "description": "RXORDDET"
              },
              "RXHRSTDET": {
                "bit": 10,
                "description": "RXHRSTDET"
              },
              "RXOVR": {
                "bit": 11,
                "description": "RXOVR"
              },
              "RXMSGEND": {
                "bit": 12,
                "description": "RXMSGEND"
              },
              "RXERR": {
                "bit": 13,
                "description": "RXERR"
              },
              "TYPECEVT1": {
                "bit": 14,
                "description": "TYPECEVT1"
              },
              "TYPECEVT2": {
                "bit": 15,
                "description": "TYPECEVT2"
              },
              "TYPEC_VSTATE_CC1": {
                "bit": 16,
                "description": "TYPEC_VSTATE_CC1",
                "width": 2
              },
              "TYPEC_VSTATE_CC2": {
                "bit": 18,
                "description": "TYPEC_VSTATE_CC2",
                "width": 2
              },
              "FRSEVT": {
                "bit": 20,
                "description": "FRSEVT"
              }
            },
            "ICR": {
              "TXMSGDISCCF": {
                "bit": 1,
                "description": "TXMSGDISCCF"
              },
              "TXMSGSENTCF": {
                "bit": 2,
                "description": "TXMSGSENTCF"
              },
              "TXMSGABTCF": {
                "bit": 3,
                "description": "TXMSGABTCF"
              },
              "HRSTDISCCF": {
                "bit": 4,
                "description": "HRSTDISCCF"
              },
              "HRSTSENTCF": {
                "bit": 5,
                "description": "HRSTSENTCF"
              },
              "TXUNDCF": {
                "bit": 6,
                "description": "TXUNDCF"
              },
              "RXORDDETCF": {
                "bit": 9,
                "description": "RXORDDETCF"
              },
              "RXHRSTDETCF": {
                "bit": 10,
                "description": "RXHRSTDETCF"
              },
              "RXOVRCF": {
                "bit": 11,
                "description": "RXOVRCF"
              },
              "RXMSGENDCF": {
                "bit": 12,
                "description": "RXMSGENDCF"
              },
              "TYPECEVT1CF": {
                "bit": 14,
                "description": "TYPECEVT1CF"
              },
              "TYPECEVT2CF": {
                "bit": 15,
                "description": "TYPECEVT2CF"
              },
              "FRSEVTCF": {
                "bit": 20,
                "description": "FRSEVTCF"
              }
            },
            "TX_ORDSET": {
              "TXORDSET": {
                "bit": 0,
                "description": "TXORDSET",
                "width": 20
              }
            },
            "TX_PAYSZ": {
              "TXPAYSZ": {
                "bit": 0,
                "description": "TXPAYSZ",
                "width": 10
              }
            },
            "TXDR": {
              "TXDATA": {
                "bit": 0,
                "description": "TXDATA",
                "width": 8
              }
            },
            "RX_ORDSET": {
              "RXORDSET": {
                "bit": 0,
                "description": "RXORDSET",
                "width": 3
              },
              "RXSOP3OF4": {
                "bit": 3,
                "description": "RXSOP3OF4"
              },
              "RXSOPKINVALID": {
                "bit": 4,
                "description": "RXSOPKINVALID",
                "width": 3
              }
            },
            "RX_PAYSZ": {
              "RXPAYSZ": {
                "bit": 0,
                "description": "RXPAYSZ",
                "width": 10
              }
            },
            "RXDR": {
              "RXDATA": {
                "bit": 0,
                "description": "RXDATA",
                "width": 8
              }
            },
            "RX_ORDEXT1": {
              "RXSOPX1": {
                "bit": 0,
                "description": "RXSOPX1",
                "width": 20
              }
            },
            "RX_ORDEXT2": {
              "RXSOPX2": {
                "bit": 0,
                "description": "RXSOPX2",
                "width": 20
              }
            }
          }
        },
        "VREFBUF": {
          "instances": [
            {
              "name": "VREFBUF",
              "base": "0x46007400"
            }
          ],
          "registers": {
            "VREFBUF_CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "VREFBUF control and status register"
            },
            "VREFBUF_CCR": {
              "offset": "0x04",
              "size": 32,
              "description": "VREFBUF calibration control register"
            }
          },
          "bits": {
            "VREFBUF_CSR": {
              "ENVR": {
                "bit": 0,
                "description": "ENVR"
              },
              "HIZ": {
                "bit": 1,
                "description": "HIZ"
              },
              "VRR": {
                "bit": 3,
                "description": "VRR"
              },
              "VRS": {
                "bit": 4,
                "description": "VRS",
                "width": 3
              }
            },
            "VREFBUF_CCR": {
              "TRIM": {
                "bit": 0,
                "description": "TRIM",
                "width": 6
              }
            }
          }
        },
        "DCB": {
          "instances": [
            {
              "name": "DCB",
              "base": "0xE000EE08"
            }
          ],
          "registers": {
            "DSCSR": {
              "offset": "0x00",
              "size": 32,
              "description": "Debug Security Control and Status Register"
            }
          },
          "bits": {
            "DSCSR": {
              "CDS": {
                "bit": 16,
                "description": "Current domain Secure"
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 157,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "WWDG_IRQHandler"
          },
          {
            "number": 17,
            "name": "PVD_PVM_IRQHandler"
          },
          {
            "number": 18,
            "name": "RTC_IRQHandler"
          },
          {
            "number": 19,
            "name": "RTC_S_IRQHandler"
          },
          {
            "number": 20,
            "name": "TAMP_IRQHandler"
          },
          {
            "number": 21,
            "name": "RAMCFG_IRQHandler"
          },
          {
            "number": 22,
            "name": "FLASH_IRQHandler"
          },
          {
            "number": 23,
            "name": "FLASH_S_IRQHandler"
          },
          {
            "number": 24,
            "name": "GTZC_IRQHandler"
          },
          {
            "number": 25,
            "name": "RCC_IRQHandler"
          },
          {
            "number": 26,
            "name": "RCC_S_IRQHandler"
          },
          {
            "number": 27,
            "name": "EXTI0_IRQHandler"
          },
          {
            "number": 28,
            "name": "EXTI1_IRQHandler"
          },
          {
            "number": 29,
            "name": "EXTI2_IRQHandler"
          },
          {
            "number": 30,
            "name": "EXTI3_IRQHandler"
          },
          {
            "number": 31,
            "name": "EXTI4_IRQHandler"
          },
          {
            "number": 32,
            "name": "EXTI5_IRQHandler"
          },
          {
            "number": 33,
            "name": "EXTI6_IRQHandler"
          },
          {
            "number": 34,
            "name": "EXTI7_IRQHandler"
          },
          {
            "number": 35,
            "name": "EXTI8_IRQHandler"
          },
          {
            "number": 36,
            "name": "EXTI9_IRQHandler"
          },
          {
            "number": 37,
            "name": "EXTI10_IRQHandler"
          },
          {
            "number": 38,
            "name": "EXTI11_IRQHandler"
          },
          {
            "number": 39,
            "name": "EXTI12_IRQHandler"
          },
          {
            "number": 40,
            "name": "EXTI13_IRQHandler"
          },
          {
            "number": 41,
            "name": "EXTI14_IRQHandler"
          },
          {
            "number": 42,
            "name": "EXTI15_IRQHandler"
          },
          {
            "number": 43,
            "name": "IWDG_IRQHandler"
          },
          {
            "number": 44,
            "name": "SAES_IRQHandler"
          },
          {
            "number": 45,
            "name": "GPDMA1_CHannel0_IRQHandler"
          },
          {
            "number": 46,
            "name": "GPDMA1_CHannel1_IRQHandler"
          },
          {
            "number": 47,
            "name": "GPDMA1_CHannel2_IRQHandler"
          },
          {
            "number": 48,
            "name": "GPDMA1_CHannel3_IRQHandler"
          },
          {
            "number": 49,
            "name": "GPDMA1_CHannel4_IRQHandler"
          },
          {
            "number": 50,
            "name": "GPDMA1_CHannel5_IRQHandler"
          },
          {
            "number": 51,
            "name": "GPDMA1_CHannel6_IRQHandler"
          },
          {
            "number": 52,
            "name": "GPDMA1_CHannel7_IRQHandler"
          },
          {
            "number": 53,
            "name": "ADC12_IRQHandler"
          },
          {
            "number": 54,
            "name": "DAC1_IRQHandler"
          },
          {
            "number": 55,
            "name": "FDCAN1_IT0_IRQHandler"
          },
          {
            "number": 56,
            "name": "FDCAN1_IT1_IRQHandler"
          },
          {
            "number": 57,
            "name": "TIM1_BRK_IRQHandler"
          },
          {
            "number": 58,
            "name": "TIM1_UP_IRQHandler"
          },
          {
            "number": 59,
            "name": "TIM1_TRG_COM_IRQHandler"
          },
          {
            "number": 60,
            "name": "TIM1_CC_IRQHandler"
          },
          {
            "number": 61,
            "name": "TIM2_IRQHandler"
          },
          {
            "number": 62,
            "name": "TIM3_IRQHandler"
          },
          {
            "number": 63,
            "name": "TIM4_IRQHandler"
          },
          {
            "number": 64,
            "name": "TIM5_IRQHandler"
          },
          {
            "number": 65,
            "name": "TIM6_IRQHandler"
          },
          {
            "number": 66,
            "name": "TIM7_IRQHandler"
          },
          {
            "number": 67,
            "name": "TIM8_BRK_IRQHandler"
          },
          {
            "number": 68,
            "name": "TIM8_UP_IRQHandler"
          },
          {
            "number": 69,
            "name": "TIM8_TRG_COM_IRQHandler"
          },
          {
            "number": 70,
            "name": "TIM8_CC_IRQHandler"
          },
          {
            "number": 71,
            "name": "I2C1_EV_IRQHandler"
          },
          {
            "number": 72,
            "name": "I2C1_ER_IRQHandler"
          },
          {
            "number": 73,
            "name": "I2C2_EV_IRQHandler"
          },
          {
            "number": 74,
            "name": "I2C2_ER_IRQHandler"
          },
          {
            "number": 75,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 76,
            "name": "SPI2_IRQHandler"
          },
          {
            "number": 77,
            "name": "USART1_IRQHandler"
          },
          {
            "number": 78,
            "name": "USART2_IRQHandler"
          },
          {
            "number": 79,
            "name": "USART3_IRQHandler"
          },
          {
            "number": 80,
            "name": "UART4_IRQHandler"
          },
          {
            "number": 81,
            "name": "UART5_IRQHandler"
          },
          {
            "number": 82,
            "name": "LPUART1_IRQHandler"
          },
          {
            "number": 83,
            "name": "LPTIM1_IRQHandler"
          },
          {
            "number": 84,
            "name": "LPTIM2_IRQHandler"
          },
          {
            "number": 85,
            "name": "TIM15_IRQHandler"
          },
          {
            "number": 86,
            "name": "TIM16_IRQHandler"
          },
          {
            "number": 87,
            "name": "TIM17_IRQHandler"
          },
          {
            "number": 88,
            "name": "COMP_IRQHandler"
          },
          {
            "number": 89,
            "name": "OTG_HS_IRQHandler"
          },
          {
            "number": 90,
            "name": "CRS_IRQHandler"
          },
          {
            "number": 91,
            "name": "FMC_IRQHandler"
          },
          {
            "number": 92,
            "name": "OCTOSPI1_IRQHandler"
          },
          {
            "number": 93,
            "name": "PWR_S3WU_IRQHandler"
          },
          {
            "number": 94,
            "name": "SDMMC1_IRQHandler"
          },
          {
            "number": 95,
            "name": "SDMMC2_IRQHandler"
          },
          {
            "number": 96,
            "name": "GPDMA1_CHannel8_IRQHandler"
          },
          {
            "number": 97,
            "name": "GPDMA1_CHannel9_IRQHandler"
          },
          {
            "number": 98,
            "name": "GPDMA1_CHannel10_IRQHandler"
          },
          {
            "number": 99,
            "name": "GPDMA1_CHannel11_IRQHandler"
          },
          {
            "number": 100,
            "name": "GPDMA1_CHannel12_IRQHandler"
          },
          {
            "number": 101,
            "name": "GPDMA1_CHannel13_IRQHandler"
          },
          {
            "number": 102,
            "name": "GPDMA1_CHannel14_IRQHandler"
          },
          {
            "number": 103,
            "name": "GPDMA1_CHannel15_IRQHandler"
          },
          {
            "number": 104,
            "name": "I2C3_EV_IRQHandler"
          },
          {
            "number": 105,
            "name": "I2C3_ER_IRQHandler"
          },
          {
            "number": 106,
            "name": "SAI1_IRQHandler"
          },
          {
            "number": 107,
            "name": "SAI2_IRQHandler"
          },
          {
            "number": 108,
            "name": "TSC_IRQHandler"
          },
          {
            "number": 109,
            "name": "AES_IRQHandler"
          },
          {
            "number": 110,
            "name": "RNG_IRQHandler"
          },
          {
            "number": 111,
            "name": "FPU_IRQHandler"
          },
          {
            "number": 112,
            "name": "HASH_IRQHandler"
          },
          {
            "number": 113,
            "name": "PKA_IRQHandler"
          },
          {
            "number": 114,
            "name": "LPTIM3_IRQHandler"
          },
          {
            "number": 115,
            "name": "SPI3_IRQHandler"
          },
          {
            "number": 116,
            "name": "I2C4_ER_IRQHandler"
          },
          {
            "number": 117,
            "name": "I2C4_EV_IRQHandler"
          },
          {
            "number": 118,
            "name": "MDF1_FLT0_IRQHandler"
          },
          {
            "number": 119,
            "name": "MDF1_FLT1_IRQHandler"
          },
          {
            "number": 120,
            "name": "MDF1_FLT2_IRQHandler"
          },
          {
            "number": 121,
            "name": "MDF1_FLT3_IRQHandler"
          },
          {
            "number": 122,
            "name": "UCPD1_IRQHandler"
          },
          {
            "number": 123,
            "name": "ICACHE_IRQHandler"
          },
          {
            "number": 124,
            "name": "OTFDEC1_IRQHandler"
          },
          {
            "number": 125,
            "name": "OTFDEC2_IRQHandler"
          },
          {
            "number": 126,
            "name": "LPTIM4_IRQHandler"
          },
          {
            "number": 127,
            "name": "DCACHE1_IRQHandler"
          },
          {
            "number": 128,
            "name": "ADF1_FLT0_IRQHandler"
          },
          {
            "number": 129,
            "name": "ADC4_IRQHandler"
          },
          {
            "number": 130,
            "name": "LPDMA1_CH0_IRQHandler"
          },
          {
            "number": 131,
            "name": "LPDMA1_CH1_IRQHandler"
          },
          {
            "number": 132,
            "name": "LPDMA1_CH2_IRQHandler"
          },
          {
            "number": 133,
            "name": "LPDMA1_CH3_IRQHandler"
          },
          {
            "number": 134,
            "name": "DMA2D_IRQHandler"
          },
          {
            "number": 135,
            "name": "DCMI_PSSI_IRQHandler"
          },
          {
            "number": 136,
            "name": "OCTOSPI2_IRQHandler"
          },
          {
            "number": 137,
            "name": "MDF1_FLT4_IRQHandler"
          },
          {
            "number": 138,
            "name": "MDF1_FLT5_IRQHandler"
          },
          {
            "number": 139,
            "name": "CORDIC_IRQHandler"
          },
          {
            "number": 140,
            "name": "FMAC_IRQHandler"
          },
          {
            "number": 141,
            "name": "LSECSSD_IRQHandler"
          },
          {
            "number": 142,
            "name": "USART6_IRQHandler"
          },
          {
            "number": 143,
            "name": "I2C5_ER_IRQHandler"
          },
          {
            "number": 144,
            "name": "I2C5_EV_IRQHandler"
          },
          {
            "number": 145,
            "name": "I2C6_ER_IRQHandler"
          },
          {
            "number": 146,
            "name": "I2C6_EV_IRQHandler"
          },
          {
            "number": 147,
            "name": "HSPI1_IRQHandler"
          },
          {
            "number": 148,
            "name": "GPU2D_IRQHandler"
          },
          {
            "number": 149,
            "name": "GPU2D_ER_IRQHandler"
          },
          {
            "number": 150,
            "name": "GFXMMU_IRQHandler"
          },
          {
            "number": 151,
            "name": "LCD_TFT_IRQHandler"
          },
          {
            "number": 152,
            "name": "LCD_TFT_ERR_IRQHandler"
          },
          {
            "number": 153,
            "name": "DSIHOST_IRQHandler"
          },
          {
            "number": 154,
            "name": "DCACHE2_IRQHandler"
          },
          {
            "number": 155,
            "name": "GFXTIM_IRQHandler"
          },
          {
            "number": 156,
            "name": "JPEG_IRQHandler"
          }
        ]
      }
    }
  }
}