{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714718235265 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714718235269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 00:37:15 2024 " "Processing started: Fri May 03 00:37:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714718235269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718235269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off For_Loop1_VHDL -c For_Loop1_VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off For_Loop1_VHDL -c For_Loop1_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718235269 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714718235568 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714718235568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "for_loop1_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file for_loop1_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 For_Loop1_VHDL-behavior " "Found design unit 1: For_Loop1_VHDL-behavior" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714718242093 ""} { "Info" "ISGN_ENTITY_NAME" "1 For_Loop1_VHDL " "Found entity 1: For_Loop1_VHDL" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714718242093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "for_loop2_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file for_loop2_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 For_Loop2_VHDL-behavior " "Found design unit 1: For_Loop2_VHDL-behavior" {  } { { "For_Loop2_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop2_VHDL.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714718242095 ""} { "Info" "ISGN_ENTITY_NAME" "1 For_Loop2_VHDL " "Found entity 1: For_Loop2_VHDL" {  } { { "For_Loop2_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop2_VHDL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714718242095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242095 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "For_Loop1_VHDL " "Elaborating entity \"For_Loop1_VHDL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714718242125 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir For_Loop1_VHDL.vhd(34) " "VHDL Process Statement warning at For_Loop1_VHDL.vhd(34): signal \"Dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714718242126 "|For_Loop1_VHDL"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Dir For_Loop1_VHDL.vhd(35) " "VHDL Process Statement warning at For_Loop1_VHDL.vhd(35): signal \"Dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714718242126 "|For_Loop1_VHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Vector1 For_Loop1_VHDL.vhd(31) " "VHDL Process Statement warning at For_Loop1_VHDL.vhd(31): inferring latch(es) for signal or variable \"Vector1\", which holds its previous value in one or more paths through the process" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714718242126 "|For_Loop1_VHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Vector2 For_Loop1_VHDL.vhd(31) " "VHDL Process Statement warning at For_Loop1_VHDL.vhd(31): inferring latch(es) for signal or variable \"Vector2\", which holds its previous value in one or more paths through the process" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1714718242126 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[0\]\[0\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[0\]\[0\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242126 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[0\]\[1\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[0\]\[1\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242126 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[0\]\[2\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[0\]\[2\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242126 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[0\]\[3\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[0\]\[3\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242126 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[0\]\[4\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[0\]\[4\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242126 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[0\]\[5\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[0\]\[5\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242126 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[0\]\[6\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[0\]\[6\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242126 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[0\]\[7\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[0\]\[7\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242126 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[1\]\[0\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[1\]\[0\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242126 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[1\]\[1\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[1\]\[1\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242126 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[1\]\[2\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[1\]\[2\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242126 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[1\]\[3\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[1\]\[3\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242126 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[1\]\[4\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[1\]\[4\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242126 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[1\]\[5\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[1\]\[5\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242126 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[1\]\[6\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[1\]\[6\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242126 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[1\]\[7\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[1\]\[7\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242126 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[2\]\[0\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[2\]\[0\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242126 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[2\]\[1\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[2\]\[1\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242126 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[2\]\[2\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[2\]\[2\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242126 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[2\]\[3\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[2\]\[3\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242126 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[2\]\[4\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[2\]\[4\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242126 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[2\]\[5\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[2\]\[5\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[2\]\[6\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[2\]\[6\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[2\]\[7\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[2\]\[7\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[3\]\[0\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[3\]\[0\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[3\]\[1\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[3\]\[1\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[3\]\[2\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[3\]\[2\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[3\]\[3\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[3\]\[3\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[3\]\[4\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[3\]\[4\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[3\]\[5\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[3\]\[5\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[3\]\[6\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[3\]\[6\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector2\[3\]\[7\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector2\[3\]\[7\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[0\]\[0\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[0\]\[0\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[0\]\[1\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[0\]\[1\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[0\]\[2\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[0\]\[2\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[0\]\[3\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[0\]\[3\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[0\]\[4\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[0\]\[4\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[0\]\[5\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[0\]\[5\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[0\]\[6\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[0\]\[6\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[0\]\[7\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[0\]\[7\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[1\]\[0\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[1\]\[0\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[1\]\[1\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[1\]\[1\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[1\]\[2\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[1\]\[2\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[1\]\[3\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[1\]\[3\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[1\]\[4\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[1\]\[4\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[1\]\[5\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[1\]\[5\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[1\]\[6\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[1\]\[6\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[1\]\[7\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[1\]\[7\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[2\]\[0\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[2\]\[0\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[2\]\[1\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[2\]\[1\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[2\]\[2\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[2\]\[2\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[2\]\[3\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[2\]\[3\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[2\]\[4\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[2\]\[4\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[2\]\[5\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[2\]\[5\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[2\]\[6\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[2\]\[6\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[2\]\[7\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[2\]\[7\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[3\]\[0\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[3\]\[0\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[3\]\[1\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[3\]\[1\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[3\]\[2\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[3\]\[2\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[3\]\[3\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[3\]\[3\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[3\]\[4\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[3\]\[4\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[3\]\[5\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[3\]\[5\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[3\]\[6\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[3\]\[6\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Vector1\[3\]\[7\] For_Loop1_VHDL.vhd(31) " "Inferred latch for \"Vector1\[3\]\[7\]\" at For_Loop1_VHDL.vhd(31)" {  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242127 "|For_Loop1_VHDL"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult3" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714718242235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult2" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714718242235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714718242235 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1714718242235 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714718242235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714718242268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult3 " "Instantiated megafunction \"lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714718242268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714718242268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714718242268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714718242268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714718242268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714718242268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714718242268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714718242268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714718242268 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 680 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714718242268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_73t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_73t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_73t " "Found entity 1: mult_73t" {  } { { "db/mult_73t.tdf" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/db/mult_73t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714718242300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242300 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714718242528 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714718242780 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714718242780 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "155 " "Implemented 155 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714718242805 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714718242805 ""} { "Info" "ICUT_CUT_TM_LCELLS" "116 " "Implemented 116 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714718242805 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1714718242805 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714718242805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4810 " "Peak virtual memory: 4810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714718242816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 00:37:22 2024 " "Processing ended: Fri May 03 00:37:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714718242816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714718242816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714718242816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714718242816 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1714718243787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714718243791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 00:37:23 2024 " "Processing started: Fri May 03 00:37:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714718243791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1714718243791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off For_Loop1_VHDL -c For_Loop1_VHDL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off For_Loop1_VHDL -c For_Loop1_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1714718243791 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1714718243900 ""}
{ "Info" "0" "" "Project  = For_Loop1_VHDL" {  } {  } 0 0 "Project  = For_Loop1_VHDL" 0 0 "Fitter" 0 0 1714718243901 ""}
{ "Info" "0" "" "Revision = For_Loop1_VHDL" {  } {  } 0 0 "Revision = For_Loop1_VHDL" 0 0 "Fitter" 0 0 1714718243901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1714718243940 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1714718243941 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "For_Loop1_VHDL EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"For_Loop1_VHDL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1714718243945 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714718243978 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714718243978 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1714718244190 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1714718244195 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714718244345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714718244345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714718244345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714718244345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714718244345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714718244345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714718244345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714718244345 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1714718244345 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1714718244345 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/" { { 0 { 0 ""} 0 395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714718244347 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714718244347 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714718244347 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714718244347 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1714718244347 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1714718244347 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1714718244348 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 35 " "No exact pin location assignment(s) for 35 pins of 35 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1714718244777 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1714718244905 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "For_Loop1_VHDL.sdc " "Synopsys Design Constraints File file not found: 'For_Loop1_VHDL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1714718244905 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1714718244905 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1714718244907 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1714718244907 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1714718244907 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder0~0  " "Automatically promoted node Decoder0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714718244914 ""}  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714718244914 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder0~1  " "Automatically promoted node Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714718244914 ""}  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714718244914 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder0~2  " "Automatically promoted node Decoder0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714718244915 ""}  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714718244915 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Decoder0~3  " "Automatically promoted node Decoder0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1714718244915 ""}  } { { "For_Loop1_VHDL.vhd" "" { Text "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/For_Loop1_VHDL.vhd" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1714718244915 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1714718245060 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714718245060 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1714718245060 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714718245061 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714718245061 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1714718245061 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1714718245061 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1714718245061 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1714718245061 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 2.5V 19 16 0 " "Number of I/O pins in group: 35 (unused VREF, 2.5V VCCIO, 19 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1714718245063 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1714718245063 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1714718245063 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714718245063 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714718245063 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714718245063 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714718245063 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714718245063 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714718245063 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714718245063 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1714718245063 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1714718245063 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1714718245063 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714718245096 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1714718245099 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1714718246277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714718246348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1714718246372 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1714718247255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714718247255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1714718247391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X92_Y49 X103_Y60 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X92_Y49 to location X103_Y60" {  } { { "loc" "" { Generic "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X92_Y49 to location X103_Y60"} { { 12 { 0 ""} 92 49 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1714718249366 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1714718249366 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1714718249515 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1714718249515 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1714718249515 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714718249516 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.04 " "Total time spent on timing analysis during the Fitter is 0.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1714718249594 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714718249601 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714718249747 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714718249747 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714718249889 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714718250105 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/output_files/For_Loop1_VHDL.fit.smsg " "Generated suppressed messages file C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/output_files/For_Loop1_VHDL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1714718250299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6681 " "Peak virtual memory: 6681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714718250470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 00:37:30 2024 " "Processing ended: Fri May 03 00:37:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714718250470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714718250470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714718250470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1714718250470 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1714718251314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714718251319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 00:37:31 2024 " "Processing started: Fri May 03 00:37:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714718251319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1714718251319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off For_Loop1_VHDL -c For_Loop1_VHDL " "Command: quartus_asm --read_settings_files=off --write_settings_files=off For_Loop1_VHDL -c For_Loop1_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1714718251319 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1714718251520 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1714718253258 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1714718253314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714718253505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 00:37:33 2024 " "Processing ended: Fri May 03 00:37:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714718253505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714718253505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714718253505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1714718253505 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1714718254079 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1714718254455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714718254459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 00:37:34 2024 " "Processing started: Fri May 03 00:37:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714718254459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714718254459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta For_Loop1_VHDL -c For_Loop1_VHDL " "Command: quartus_sta For_Loop1_VHDL -c For_Loop1_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714718254459 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714718254547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1714718254713 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1714718254713 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714718254746 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714718254746 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1714718255006 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "For_Loop1_VHDL.sdc " "Synopsys Design Constraints File file not found: 'For_Loop1_VHDL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1714718255015 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1714718255015 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Dir\[0\] Dir\[0\] " "create_clock -period 1.000 -name Dir\[0\] Dir\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1714718255015 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714718255015 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1714718255016 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1714718255016 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714718255017 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714718255023 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714718255023 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714718255027 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714718255029 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714718255030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714718255031 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714718255031 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714718255031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714718255032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714718255032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Dir\[0\]  " "   -3.000              -3.000 Dir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714718255032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714718255032 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714718255038 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714718255051 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714718255200 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1714718255219 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714718255220 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714718255223 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714718255224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714718255226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714718255227 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714718255227 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714718255227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714718255228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714718255228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Dir\[0\]  " "   -3.000              -3.000 Dir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714718255228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714718255228 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714718255234 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1714718255279 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714718255281 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714718255282 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714718255284 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1714718255285 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714718255285 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714718255285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714718255286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714718255286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Dir\[0\]  " "   -3.000              -3.000 Dir\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714718255286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714718255286 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714718255517 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714718255518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4979 " "Peak virtual memory: 4979 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714718255546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 00:37:35 2024 " "Processing ended: Fri May 03 00:37:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714718255546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714718255546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714718255546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714718255546 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1714718256406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714718256410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 00:37:36 2024 " "Processing started: Fri May 03 00:37:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714718256410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1714718256410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off For_Loop1_VHDL -c For_Loop1_VHDL " "Command: quartus_eda --read_settings_files=off --write_settings_files=off For_Loop1_VHDL -c For_Loop1_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1714718256410 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1714718256759 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "For_Loop1_VHDL_7_1200mv_85c_slow.vho C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/simulation/modelsim/ simulation " "Generated file For_Loop1_VHDL_7_1200mv_85c_slow.vho in folder \"C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714718256847 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "For_Loop1_VHDL_7_1200mv_0c_slow.vho C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/simulation/modelsim/ simulation " "Generated file For_Loop1_VHDL_7_1200mv_0c_slow.vho in folder \"C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714718256878 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "For_Loop1_VHDL_min_1200mv_0c_fast.vho C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/simulation/modelsim/ simulation " "Generated file For_Loop1_VHDL_min_1200mv_0c_fast.vho in folder \"C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714718256911 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "For_Loop1_VHDL.vho C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/simulation/modelsim/ simulation " "Generated file For_Loop1_VHDL.vho in folder \"C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714718256943 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "For_Loop1_VHDL_7_1200mv_85c_vhd_slow.sdo C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/simulation/modelsim/ simulation " "Generated file For_Loop1_VHDL_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714718256965 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "For_Loop1_VHDL_7_1200mv_0c_vhd_slow.sdo C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/simulation/modelsim/ simulation " "Generated file For_Loop1_VHDL_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714718256993 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "For_Loop1_VHDL_min_1200mv_0c_vhd_fast.sdo C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/simulation/modelsim/ simulation " "Generated file For_Loop1_VHDL_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714718257016 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "For_Loop1_VHDL_vhd.sdo C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/simulation/modelsim/ simulation " "Generated file For_Loop1_VHDL_vhd.sdo in folder \"C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1714718257047 ""}
{ "Info" "IWSC_START_SIM_TCL_FILE_ALL_NODES" "C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/simulation/modelsim/For_Loop1_VHDL_dump_all_vcd_nodes.tcl " "Writing VCD Dump Commands for all nodes to C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/For_Loop1_VHDL/simulation/modelsim/For_Loop1_VHDL_dump_all_vcd_nodes.tcl" {  } {  } 0 204020 "Writing VCD Dump Commands for all nodes to %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1714718257047 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714718257076 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 00:37:37 2024 " "Processing ended: Fri May 03 00:37:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714718257076 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714718257076 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714718257076 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1714718257076 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus Prime Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1714718257661 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714718276374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714718276377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 00:37:56 2024 " "Processing started: Fri May 03 00:37:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714718276377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1714718276377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp For_Loop1_VHDL -c For_Loop1_VHDL --netlist_type=sgate " "Command: quartus_npp For_Loop1_VHDL -c For_Loop1_VHDL --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1714718276377 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1714718276499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4540 " "Peak virtual memory: 4540 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714718276504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 00:37:56 2024 " "Processing ended: Fri May 03 00:37:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714718276504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714718276504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714718276504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1714718276504 ""}
