# vsim -c -novopt -sv_seed random -l test.log testbench -do "run -all ; exit" 
# Start time: 18:38:37 on Jun 01,2023
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim-64
# //  Version 10.5c linux_x86_64 Jul 20 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Refreshing /home/mayurkrishna.b/svn/mayurkrishna/Projects/UVM/RISC_V/work.testbench
# Refreshing /home/mayurkrishna.b/svn/mayurkrishna/Projects/UVM/RISC_V/work.processor_interface
# Refreshing /home/mayurkrishna.b/svn/mayurkrishna/Projects/UVM/RISC_V/work.testbench_sv_unit
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.testbench_sv_unit
# Loading work.processor_interface
# Refreshing /home/mayurkrishna.b/svn/mayurkrishna/Projects/UVM/RISC_V/work.test_pkg
# Refreshing /home/mayurkrishna.b/svn/mayurkrishna/Projects/UVM/RISC_V/work.agnt_pkg
# Loading work.agnt_pkg
# Loading work.test_pkg
# Loading work.testbench
# Refreshing /home/mayurkrishna.b/svn/mayurkrishna/Projects/UVM/RISC_V/work.Main_Processor
# Loading work.Main_Processor
# Refreshing /home/mayurkrishna.b/svn/mayurkrishna/Projects/UVM/RISC_V/work.mux2_1_1bit
# Loading work.mux2_1_1bit
# Refreshing /home/mayurkrishna.b/svn/mayurkrishna/Projects/UVM/RISC_V/work.adder_internal
# Loading work.adder_internal
# Refreshing /home/mayurkrishna.b/svn/mayurkrishna/Projects/UVM/RISC_V/work.Control_Unit
# Loading work.Control_Unit
# Refreshing /home/mayurkrishna.b/svn/mayurkrishna/Projects/UVM/RISC_V/work.reg_file
# Loading work.reg_file
# Refreshing /home/mayurkrishna.b/svn/mayurkrishna/Projects/UVM/RISC_V/work.mux4_1_16bit
# Loading work.mux4_1_16bit
# Refreshing /home/mayurkrishna.b/svn/mayurkrishna/Projects/UVM/RISC_V/work.ALU
# Loading work.ALU
# Refreshing /home/mayurkrishna.b/svn/mayurkrishna/Projects/UVM/RISC_V/work.Adder
# Loading work.Adder
# Refreshing /home/mayurkrishna.b/svn/mayurkrishna/Projects/UVM/RISC_V/work.black_box
# Loading work.black_box
# Refreshing /home/mayurkrishna.b/svn/mayurkrishna/Projects/UVM/RISC_V/work.gray_box
# Loading work.gray_box
# Refreshing /home/mayurkrishna.b/svn/mayurkrishna/Projects/UVM/RISC_V/work.wallace_8bit
# Loading work.wallace_8bit
# Refreshing /home/mayurkrishna.b/svn/mayurkrishna/Projects/UVM/RISC_V/work.halfadder
# Loading work.halfadder
# Refreshing /home/mayurkrishna.b/svn/mayurkrishna/Projects/UVM/RISC_V/work.full_adder
# Loading work.full_adder
# Refreshing /home/mayurkrishna.b/svn/mayurkrishna/Projects/UVM/RISC_V/work.data_mem
# Loading work.data_mem
# Refreshing /home/mayurkrishna.b/svn/mayurkrishna/Projects/UVM/RISC_V/work.comp
# Loading work.comp
# Loading mtiUvm.questa_uvm_pkg
# ** Warning: (vsim-8637) testbench.sv(380): A modport ('monitor_if_mp') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /test_pkg File: testbench.sv
# ** Warning: (vsim-8637) testbench.sv(189): A modport ('driver_if_mp') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /agnt_pkg::processor_driver File: testbench.sv
# ** Warning: (vsim-8637) testbench.sv(193): A modport ('driver_if_mp') should not be used in a hierarchical path.
#    Time: 0 ps  Iteration: 0  Region: /agnt_pkg::processor_driver File: testbench.sv
# Loading /tools/mentor/questa/10.5c/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# Sv_Seed = 2301762845
# run -all 
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test processor_test...
# UVM_INFO testbench.sv(883) @ 0: uvm_test_top.env [] Called env::connect_phase
# ------------------------------------------------------------------
# Name                       Type                        Size  Value
# ------------------------------------------------------------------
# uvm_test_top               processor_test              -     @462 
#   env                      processor_env               -     @470 
#     agent                  processor_agent             -     @482 
#       driver               processor_driver            -     @523 
#         Drv2Sb             uvm_analysis_port           -     @673 
#         rsp_port           uvm_analysis_port           -     @540 
#         seq_item_port      uvm_seq_item_pull_port      -     @531 
#       sequencer            uvm_sequencer               -     @549 
#         rsp_export         uvm_analysis_export         -     @557 
#         seq_item_export    uvm_seq_item_pull_imp       -     @663 
#         arbitration_queue  array                       0     -    
#         lock_queue         array                       0     -    
#         num_last_reqs      integral                    32    'd1  
#         num_last_rsps      integral                    32    'd1  
#     mon                    processor_monitor           -     @490 
#       Mon2Sb               uvm_analysis_port           -     @688 
#       aport                uvm_analysis_port           -     @697 
#     sb                     processor_scoreboard        -     @498 
#       Drv2Sb               uvm_analysis_imp_drv_trans  -     @715 
#       Mon2Sb               uvm_analysis_imp_mon_trans  -     @706 
#       drv_fifo             uvm_tlm_fifo #(T)           -     @724 
#         get_ap             uvm_analysis_port           -     @759 
#         get_peek_export    uvm_get_peek_imp            -     @741 
#         put_ap             uvm_analysis_port           -     @750 
#         put_export         uvm_put_imp                 -     @732 
#       mon_fifo             uvm_tlm_fifo #(T)           -     @768 
#         get_ap             uvm_analysis_port           -     @803 
#         get_peek_export    uvm_get_peek_imp            -     @785 
#         put_ap             uvm_analysis_port           -     @794 
#         put_export         uvm_put_imp                 -     @776 
#     sub                    processor_subscriber        -     @506 
#       analysis_imp         uvm_analysis_imp            -     @514 
#       aport                uvm_analysis_imp            -     @813 
# ------------------------------------------------------------------
# UVM_WARNING testbench.sv(928) @ 0: uvm_test_top [] processor test!
# UVM_INFO testbench.sv(602) @ 200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba4c Expected Instruction=ba4c 
# 
# UVM_ERROR testbench.sv(847) @ 200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=401c Expected Instruction=401c 
# 
# UVM_INFO testbench.sv(605) @ 400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(680) @ 400000: uvm_test_top.env.sb [AND/NAND_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d06f Expected Instruction=d06f 
# 
# UVM_ERROR testbench.sv(847) @ 600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2cc5 Expected Instruction=2cc5 
# 
# UVM_ERROR testbench.sv(847) @ 800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d805 Expected Instruction=d805 
# 
# UVM_INFO testbench.sv(605) @ 1000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=55301 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 1200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=698c Expected Instruction=698c 
# 
# UVM_ERROR testbench.sv(847) @ 1200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=988f Expected Instruction=988f 
# 
# UVM_ERROR testbench.sv(847) @ 1400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c29b Expected Instruction=c29b 
# 
# UVM_ERROR testbench.sv(847) @ 1600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5df4 Expected Instruction=5df4 
# 
# UVM_ERROR testbench.sv(847) @ 1800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 2000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3f8f Expected Instruction=3f8f 
# 
# UVM_ERROR testbench.sv(847) @ 2000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 2200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b2f Expected Instruction=6b2f 
# 
# UVM_ERROR testbench.sv(847) @ 2200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 2400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=757a Expected Instruction=757a 
# 
# UVM_ERROR testbench.sv(847) @ 2400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 2600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef93 Expected Instruction=ef93 
# 
# UVM_ERROR testbench.sv(847) @ 2600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 2800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b994 Expected Instruction=b994 
# 
# UVM_ERROR testbench.sv(847) @ 2800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 3000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a19d Expected Instruction=a19d 
# 
# UVM_ERROR testbench.sv(847) @ 3000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 3200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d3c Expected Instruction=3d3c 
# 
# UVM_ERROR testbench.sv(847) @ 3200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 3400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=edcf Expected Instruction=edcf 
# 
# UVM_ERROR testbench.sv(847) @ 3400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 3600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d17d Expected Instruction=d17d 
# 
# UVM_ERROR testbench.sv(847) @ 3600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 3800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=18ab Expected Instruction=18ab 
# 
# UVM_ERROR testbench.sv(847) @ 3800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 4000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a47 Expected Instruction=1a47 
# 
# UVM_ERROR testbench.sv(847) @ 4000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 4200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a595 Expected Instruction=a595 
# 
# UVM_ERROR testbench.sv(847) @ 4200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 4400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6ab7 Expected Instruction=6ab7 
# 
# UVM_ERROR testbench.sv(847) @ 4400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 4600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e01c Expected Instruction=e01c 
# 
# UVM_INFO testbench.sv(605) @ 4600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 4600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=57372 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 4800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8a81 Expected Instruction=8a81 
# 
# UVM_ERROR testbench.sv(847) @ 4800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 5000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a5a Expected Instruction=6a5a 
# 
# UVM_ERROR testbench.sv(847) @ 5000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 5200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=86bf Expected Instruction=86bf 
# 
# UVM_ERROR testbench.sv(847) @ 5200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 5400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=91d3 Expected Instruction=91d3 
# 
# UVM_ERROR testbench.sv(847) @ 5400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 5600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1cdf Expected Instruction=1cdf 
# 
# UVM_ERROR testbench.sv(847) @ 5600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 5800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1449 Expected Instruction=1449 
# 
# UVM_ERROR testbench.sv(847) @ 5800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 6000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8867 Expected Instruction=8867 
# 
# UVM_ERROR testbench.sv(847) @ 6000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 6200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cfd3 Expected Instruction=cfd3 
# 
# UVM_ERROR testbench.sv(847) @ 6200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 6400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c9e2 Expected Instruction=c9e2 
# 
# UVM_ERROR testbench.sv(847) @ 6400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 6600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af62 Expected Instruction=af62 
# 
# UVM_ERROR testbench.sv(847) @ 6600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 6800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bbe4 Expected Instruction=bbe4 
# 
# UVM_ERROR testbench.sv(847) @ 6800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 7000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0886 Expected Instruction=0886 
# 
# UVM_ERROR testbench.sv(847) @ 7000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 7200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4805 Expected Instruction=4805 
# 
# UVM_INFO testbench.sv(605) @ 7200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(684) @ 7200000: uvm_test_top.env.sb [AND/NAND_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 7400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b94d Expected Instruction=b94d 
# 
# UVM_ERROR testbench.sv(847) @ 7400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 7600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5920 Expected Instruction=5920 
# 
# UVM_ERROR testbench.sv(847) @ 7600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 7800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a22 Expected Instruction=3a22 
# 
# UVM_INFO testbench.sv(605) @ 7800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 7800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 8000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=39ae Expected Instruction=39ae 
# 
# UVM_ERROR testbench.sv(847) @ 8000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 8200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8a74 Expected Instruction=8a74 
# 
# UVM_ERROR testbench.sv(847) @ 8200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 8400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=49ce Expected Instruction=49ce 
# 
# UVM_ERROR testbench.sv(847) @ 8400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 8600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=26c8 Expected Instruction=26c8 
# 
# UVM_ERROR testbench.sv(847) @ 8600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 8800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e549 Expected Instruction=e549 
# 
# UVM_ERROR testbench.sv(847) @ 8800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 9000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e81a Expected Instruction=e81a 
# 
# UVM_INFO testbench.sv(605) @ 9000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 9000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=59418 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 9200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a2b3 Expected Instruction=a2b3 
# 
# UVM_ERROR testbench.sv(847) @ 9200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 9400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b08 Expected Instruction=1b08 
# 
# UVM_ERROR testbench.sv(847) @ 9400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 9600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=372d Expected Instruction=372d 
# 
# UVM_ERROR testbench.sv(847) @ 9600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 9800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=09f8 Expected Instruction=09f8 
# 
# UVM_ERROR testbench.sv(847) @ 9800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 10000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab1e Expected Instruction=ab1e 
# 
# UVM_ERROR testbench.sv(847) @ 10000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 10200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3482 Expected Instruction=3482 
# 
# UVM_ERROR testbench.sv(847) @ 10200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 10400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7ddb Expected Instruction=7ddb 
# 
# UVM_ERROR testbench.sv(847) @ 10400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 10600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0908 Expected Instruction=0908 
# 
# UVM_ERROR testbench.sv(847) @ 10600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 10800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=271e Expected Instruction=271e 
# 
# UVM_ERROR testbench.sv(847) @ 10800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 11000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b952 Expected Instruction=b952 
# 
# UVM_ERROR testbench.sv(847) @ 11000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 11200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=80ad Expected Instruction=80ad 
# 
# UVM_ERROR testbench.sv(847) @ 11200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 11400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=109d Expected Instruction=109d 
# 
# UVM_ERROR testbench.sv(847) @ 11400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 11600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=907e Expected Instruction=907e 
# 
# UVM_ERROR testbench.sv(847) @ 11600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 11800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e965 Expected Instruction=e965 
# 
# UVM_ERROR testbench.sv(847) @ 11800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 12000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2bc6 Expected Instruction=2bc6 
# 
# UVM_ERROR testbench.sv(847) @ 12000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 12200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0bab Expected Instruction=0bab 
# 
# UVM_ERROR testbench.sv(847) @ 12200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 12400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c987 Expected Instruction=c987 
# 
# UVM_ERROR testbench.sv(847) @ 12400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 12600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=62d0 Expected Instruction=62d0 
# 
# UVM_ERROR testbench.sv(847) @ 12600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 12800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e800 Expected Instruction=e800 
# 
# UVM_INFO testbench.sv(605) @ 12800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 12800000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=59392 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 13000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1096 Expected Instruction=1096 
# 
# UVM_ERROR testbench.sv(847) @ 13000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 13200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f68 Expected Instruction=6f68 
# 
# UVM_ERROR testbench.sv(847) @ 13200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 13400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4522 Expected Instruction=4522 
# 
# UVM_ERROR testbench.sv(847) @ 13400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 13600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab0c Expected Instruction=ab0c 
# 
# UVM_ERROR testbench.sv(847) @ 13600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 13800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cf88 Expected Instruction=cf88 
# 
# UVM_ERROR testbench.sv(847) @ 13800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 14000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a2a8 Expected Instruction=a2a8 
# 
# UVM_ERROR testbench.sv(847) @ 14000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 14200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=782a Expected Instruction=782a 
# 
# UVM_INFO testbench.sv(605) @ 14200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(738) @ 14200000: uvm_test_top.env.sb [BUFF/INV_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 14400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4529 Expected Instruction=4529 
# 
# UVM_ERROR testbench.sv(847) @ 14400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 14600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e5e3 Expected Instruction=e5e3 
# 
# UVM_ERROR testbench.sv(847) @ 14600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 14800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba33 Expected Instruction=ba33 
# 
# UVM_INFO testbench.sv(605) @ 14800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 14800000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=3
# 
# UVM_INFO testbench.sv(602) @ 15000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a8cb Expected Instruction=a8cb 
# 
# UVM_ERROR testbench.sv(847) @ 15000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 15200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=238b Expected Instruction=238b 
# 
# UVM_ERROR testbench.sv(847) @ 15200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 15400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=81d2 Expected Instruction=81d2 
# 
# UVM_ERROR testbench.sv(847) @ 15400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 15600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b71 Expected Instruction=9b71 
# 
# UVM_ERROR testbench.sv(847) @ 15600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 15800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d73 Expected Instruction=5d73 
# 
# UVM_ERROR testbench.sv(847) @ 15800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 16000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=441a Expected Instruction=441a 
# 
# UVM_INFO testbench.sv(605) @ 16000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 16000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 16200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=76ec Expected Instruction=76ec 
# 
# UVM_ERROR testbench.sv(847) @ 16200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 16400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7877 Expected Instruction=7877 
# 
# UVM_ERROR testbench.sv(847) @ 16400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 16600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d89a Expected Instruction=d89a 
# 
# UVM_ERROR testbench.sv(847) @ 16600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 16800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7e0d Expected Instruction=7e0d 
# 
# UVM_INFO testbench.sv(605) @ 16800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 16800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 17000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=177e Expected Instruction=177e 
# 
# UVM_ERROR testbench.sv(847) @ 17000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 17200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d2f9 Expected Instruction=d2f9 
# 
# UVM_ERROR testbench.sv(847) @ 17200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 17400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0cbd Expected Instruction=0cbd 
# 
# UVM_ERROR testbench.sv(847) @ 17400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 17600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c9c Expected Instruction=7c9c 
# 
# UVM_ERROR testbench.sv(847) @ 17600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 17800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c4f Expected Instruction=3c4f 
# 
# UVM_ERROR testbench.sv(847) @ 17800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 18000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9174 Expected Instruction=9174 
# 
# UVM_ERROR testbench.sv(847) @ 18000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 18200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1da2 Expected Instruction=1da2 
# 
# UVM_ERROR testbench.sv(847) @ 18200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 18400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d6e Expected Instruction=5d6e 
# 
# UVM_ERROR testbench.sv(847) @ 18400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 18600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d18f Expected Instruction=d18f 
# 
# UVM_ERROR testbench.sv(847) @ 18600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 18800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae83 Expected Instruction=ae83 
# 
# UVM_ERROR testbench.sv(847) @ 18800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 19000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c12d Expected Instruction=c12d 
# 
# UVM_ERROR testbench.sv(847) @ 19000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 19200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=689a Expected Instruction=689a 
# 
# UVM_ERROR testbench.sv(847) @ 19200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 19400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9751 Expected Instruction=9751 
# 
# UVM_ERROR testbench.sv(847) @ 19400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 19600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e1b Expected Instruction=1e1b 
# 
# UVM_INFO testbench.sv(605) @ 19600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 19600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 19800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d7a5 Expected Instruction=d7a5 
# 
# UVM_ERROR testbench.sv(847) @ 19800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 20000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9f10 Expected Instruction=9f10 
# 
# UVM_ERROR testbench.sv(847) @ 20000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 20200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=11c1 Expected Instruction=11c1 
# 
# UVM_ERROR testbench.sv(847) @ 20200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 20400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0723 Expected Instruction=0723 
# 
# UVM_ERROR testbench.sv(847) @ 20400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 20600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a1b Expected Instruction=7a1b 
# 
# UVM_INFO testbench.sv(605) @ 20600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 20600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 20800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2448 Expected Instruction=2448 
# 
# UVM_ERROR testbench.sv(847) @ 20800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 21000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea16 Expected Instruction=ea16 
# 
# UVM_INFO testbench.sv(605) @ 21000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 21000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=59926 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 21200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a4ca Expected Instruction=a4ca 
# 
# UVM_ERROR testbench.sv(847) @ 21200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 21400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b7d6 Expected Instruction=b7d6 
# 
# UVM_ERROR testbench.sv(847) @ 21400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 21600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=382b Expected Instruction=382b 
# 
# UVM_INFO testbench.sv(605) @ 21600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 21600000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 21800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=585e Expected Instruction=585e 
# 
# UVM_ERROR testbench.sv(847) @ 21800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 22000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a6ac Expected Instruction=a6ac 
# 
# UVM_ERROR testbench.sv(847) @ 22000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 22200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=83a8 Expected Instruction=83a8 
# 
# UVM_ERROR testbench.sv(847) @ 22200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 22400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6ad2 Expected Instruction=6ad2 
# 
# UVM_ERROR testbench.sv(847) @ 22400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 22600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b7b5 Expected Instruction=b7b5 
# 
# UVM_ERROR testbench.sv(847) @ 22600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 22800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ab2 Expected Instruction=4ab2 
# 
# UVM_ERROR testbench.sv(847) @ 22800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 23000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d89e Expected Instruction=d89e 
# 
# UVM_ERROR testbench.sv(847) @ 23000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 23200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9698 Expected Instruction=9698 
# 
# UVM_ERROR testbench.sv(847) @ 23200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 23400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=892a Expected Instruction=892a 
# 
# UVM_ERROR testbench.sv(847) @ 23400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 23600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=565a Expected Instruction=565a 
# 
# UVM_ERROR testbench.sv(847) @ 23600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 23800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=749a Expected Instruction=749a 
# 
# UVM_ERROR testbench.sv(847) @ 23800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 24000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c0c4 Expected Instruction=c0c4 
# 
# UVM_ERROR testbench.sv(847) @ 24000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 24200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9513 Expected Instruction=9513 
# 
# UVM_ERROR testbench.sv(847) @ 24200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 24400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee9d Expected Instruction=ee9d 
# 
# UVM_ERROR testbench.sv(847) @ 24400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 24600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=43cf Expected Instruction=43cf 
# 
# UVM_ERROR testbench.sv(847) @ 24600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 24800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=941b Expected Instruction=941b 
# 
# UVM_INFO testbench.sv(605) @ 24800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 24800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 25000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=55f3 Expected Instruction=55f3 
# 
# UVM_ERROR testbench.sv(847) @ 25000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 25200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=27cc Expected Instruction=27cc 
# 
# UVM_ERROR testbench.sv(847) @ 25200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 25400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=81c4 Expected Instruction=81c4 
# 
# UVM_ERROR testbench.sv(847) @ 25400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 25600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9144 Expected Instruction=9144 
# 
# UVM_ERROR testbench.sv(847) @ 25600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 25800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=16f2 Expected Instruction=16f2 
# 
# UVM_ERROR testbench.sv(847) @ 25800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 26000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1464 Expected Instruction=1464 
# 
# UVM_ERROR testbench.sv(847) @ 26000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 26200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c740 Expected Instruction=c740 
# 
# UVM_ERROR testbench.sv(847) @ 26200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 26400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb01 Expected Instruction=bb01 
# 
# UVM_ERROR testbench.sv(847) @ 26400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 26600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0885 Expected Instruction=0885 
# 
# UVM_ERROR testbench.sv(847) @ 26600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 26800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c56 Expected Instruction=0c56 
# 
# UVM_ERROR testbench.sv(847) @ 26800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 27000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=470d Expected Instruction=470d 
# 
# UVM_ERROR testbench.sv(847) @ 27000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 27200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8017 Expected Instruction=8017 
# 
# UVM_INFO testbench.sv(605) @ 27200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 27200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=0 
# 
# UVM_INFO testbench.sv(602) @ 27400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6ef1 Expected Instruction=6ef1 
# 
# UVM_ERROR testbench.sv(847) @ 27400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 27600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=583c Expected Instruction=583c 
# 
# UVM_INFO testbench.sv(605) @ 27600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(702) @ 27600000: uvm_test_top.env.sb [OR/NOR_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 27800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aab3 Expected Instruction=aab3 
# 
# UVM_ERROR testbench.sv(847) @ 27800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 28000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=39c4 Expected Instruction=39c4 
# 
# UVM_ERROR testbench.sv(847) @ 28000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 28200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4caa Expected Instruction=4caa 
# 
# UVM_ERROR testbench.sv(847) @ 28200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 28400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=045e Expected Instruction=045e 
# 
# UVM_ERROR testbench.sv(847) @ 28400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 28600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6057 Expected Instruction=6057 
# 
# UVM_ERROR testbench.sv(847) @ 28600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 28800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b1f5 Expected Instruction=b1f5 
# 
# UVM_ERROR testbench.sv(847) @ 28800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 29000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c3f Expected Instruction=8c3f 
# 
# UVM_INFO testbench.sv(605) @ 29000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 29000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 29200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b5c Expected Instruction=1b5c 
# 
# UVM_ERROR testbench.sv(847) @ 29200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 29400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1253 Expected Instruction=1253 
# 
# UVM_ERROR testbench.sv(847) @ 29400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 29600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=33de Expected Instruction=33de 
# 
# UVM_ERROR testbench.sv(847) @ 29600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 29800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d0ca Expected Instruction=d0ca 
# 
# UVM_ERROR testbench.sv(847) @ 29800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 30000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7412 Expected Instruction=7412 
# 
# UVM_INFO testbench.sv(605) @ 30000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 30000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 30200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9bdc Expected Instruction=9bdc 
# 
# UVM_ERROR testbench.sv(847) @ 30200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 30400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4bc8 Expected Instruction=4bc8 
# 
# UVM_ERROR testbench.sv(847) @ 30400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 30600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8609 Expected Instruction=8609 
# 
# UVM_INFO testbench.sv(605) @ 30600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 30600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 30800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cba6 Expected Instruction=cba6 
# 
# UVM_ERROR testbench.sv(847) @ 30800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 31000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=254f Expected Instruction=254f 
# 
# UVM_ERROR testbench.sv(847) @ 31000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 31200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d43d Expected Instruction=d43d 
# 
# UVM_INFO testbench.sv(605) @ 31200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 31200000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=54333 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 31400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3da6 Expected Instruction=3da6 
# 
# UVM_ERROR testbench.sv(847) @ 31400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 31600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0bb2 Expected Instruction=0bb2 
# 
# UVM_ERROR testbench.sv(847) @ 31600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 31800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=99bb Expected Instruction=99bb 
# 
# UVM_ERROR testbench.sv(847) @ 31800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 32000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7796 Expected Instruction=7796 
# 
# UVM_ERROR testbench.sv(847) @ 32000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 32200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a5e Expected Instruction=7a5e 
# 
# UVM_ERROR testbench.sv(847) @ 32200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 32400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5371 Expected Instruction=5371 
# 
# UVM_ERROR testbench.sv(847) @ 32400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 32600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e16 Expected Instruction=8e16 
# 
# UVM_INFO testbench.sv(605) @ 32600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 32600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 32800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1fc3 Expected Instruction=1fc3 
# 
# UVM_ERROR testbench.sv(847) @ 32800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 33000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=be41 Expected Instruction=be41 
# 
# UVM_ERROR testbench.sv(847) @ 33000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 33200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=00dc Expected Instruction=00dc 
# 
# UVM_ERROR testbench.sv(847) @ 33200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 33400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af69 Expected Instruction=af69 
# 
# UVM_ERROR testbench.sv(847) @ 33400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 33600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de53 Expected Instruction=de53 
# 
# UVM_ERROR testbench.sv(847) @ 33600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 33800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=74c1 Expected Instruction=74c1 
# 
# UVM_ERROR testbench.sv(847) @ 33800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 34000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2e43 Expected Instruction=2e43 
# 
# UVM_ERROR testbench.sv(847) @ 34000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 34200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d79a Expected Instruction=d79a 
# 
# UVM_ERROR testbench.sv(847) @ 34200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 34400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c3d1 Expected Instruction=c3d1 
# 
# UVM_ERROR testbench.sv(847) @ 34400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 34600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bbb6 Expected Instruction=bbb6 
# 
# UVM_ERROR testbench.sv(847) @ 34600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 34800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ab3 Expected Instruction=4ab3 
# 
# UVM_ERROR testbench.sv(847) @ 34800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 35000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e2d9 Expected Instruction=e2d9 
# 
# UVM_ERROR testbench.sv(847) @ 35000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 35200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c5b9 Expected Instruction=c5b9 
# 
# UVM_ERROR testbench.sv(847) @ 35200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 35400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0855 Expected Instruction=0855 
# 
# UVM_ERROR testbench.sv(847) @ 35400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 35600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=39f2 Expected Instruction=39f2 
# 
# UVM_ERROR testbench.sv(847) @ 35600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 35800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b5ad Expected Instruction=b5ad 
# 
# UVM_ERROR testbench.sv(847) @ 35800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 36000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9d2c Expected Instruction=9d2c 
# 
# UVM_ERROR testbench.sv(847) @ 36000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 36200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=790f Expected Instruction=790f 
# 
# UVM_ERROR testbench.sv(847) @ 36200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 36400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7da3 Expected Instruction=7da3 
# 
# UVM_ERROR testbench.sv(847) @ 36400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 36600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e63 Expected Instruction=1e63 
# 
# UVM_ERROR testbench.sv(847) @ 36600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 36800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b75a Expected Instruction=b75a 
# 
# UVM_ERROR testbench.sv(847) @ 36800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 37000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e46e Expected Instruction=e46e 
# 
# UVM_ERROR testbench.sv(847) @ 37000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 37200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea12 Expected Instruction=ea12 
# 
# UVM_INFO testbench.sv(605) @ 37200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 37200000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=59922 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 37400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a004 Expected Instruction=a004 
# 
# UVM_INFO testbench.sv(605) @ 37400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(784) @ 37400000: uvm_test_top.env.sb [LOAD_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 37600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d08 Expected Instruction=1d08 
# 
# UVM_ERROR testbench.sv(847) @ 37600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 37800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ceca Expected Instruction=ceca 
# 
# UVM_ERROR testbench.sv(847) @ 37800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 38000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3e08 Expected Instruction=3e08 
# 
# UVM_INFO testbench.sv(605) @ 38000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 38000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 38200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b920 Expected Instruction=b920 
# 
# UVM_ERROR testbench.sv(847) @ 38200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 38400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a86 Expected Instruction=5a86 
# 
# UVM_ERROR testbench.sv(847) @ 38400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 38600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9867 Expected Instruction=9867 
# 
# UVM_ERROR testbench.sv(847) @ 38600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 38800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b661 Expected Instruction=b661 
# 
# UVM_ERROR testbench.sv(847) @ 38800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 39000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af4f Expected Instruction=af4f 
# 
# UVM_ERROR testbench.sv(847) @ 39000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 39200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=52c2 Expected Instruction=52c2 
# 
# UVM_ERROR testbench.sv(847) @ 39200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 39400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2e16 Expected Instruction=2e16 
# 
# UVM_INFO testbench.sv(605) @ 39400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 39400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 39600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb5a Expected Instruction=bb5a 
# 
# UVM_ERROR testbench.sv(847) @ 39600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 39800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5ab5 Expected Instruction=5ab5 
# 
# UVM_ERROR testbench.sv(847) @ 39800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 40000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=85c3 Expected Instruction=85c3 
# 
# UVM_ERROR testbench.sv(847) @ 40000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 40200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e5b Expected Instruction=8e5b 
# 
# UVM_ERROR testbench.sv(847) @ 40200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 40400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e555 Expected Instruction=e555 
# 
# UVM_ERROR testbench.sv(847) @ 40400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 40600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0a08 Expected Instruction=0a08 
# 
# UVM_INFO testbench.sv(605) @ 40600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 40600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 40800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c47 Expected Instruction=8c47 
# 
# UVM_ERROR testbench.sv(847) @ 40800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 41000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5eaa Expected Instruction=5eaa 
# 
# UVM_ERROR testbench.sv(847) @ 41000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 41200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=31c0 Expected Instruction=31c0 
# 
# UVM_ERROR testbench.sv(847) @ 41200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 41400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2014 Expected Instruction=2014 
# 
# UVM_INFO testbench.sv(605) @ 41400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(666) @ 41400000: uvm_test_top.env.sb [DECREMENT_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 41600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=24cc Expected Instruction=24cc 
# 
# UVM_ERROR testbench.sv(847) @ 41600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 41800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1545 Expected Instruction=1545 
# 
# UVM_ERROR testbench.sv(847) @ 41800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 42000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9bb6 Expected Instruction=9bb6 
# 
# UVM_ERROR testbench.sv(847) @ 42000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 42200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2de0 Expected Instruction=2de0 
# 
# UVM_ERROR testbench.sv(847) @ 42200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 42400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=17ae Expected Instruction=17ae 
# 
# UVM_ERROR testbench.sv(847) @ 42400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 42600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=96be Expected Instruction=96be 
# 
# UVM_ERROR testbench.sv(847) @ 42600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 42800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a4ec Expected Instruction=a4ec 
# 
# UVM_ERROR testbench.sv(847) @ 42800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 43000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0529 Expected Instruction=0529 
# 
# UVM_ERROR testbench.sv(847) @ 43000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 43200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8045 Expected Instruction=8045 
# 
# UVM_ERROR testbench.sv(847) @ 43200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 43400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c792 Expected Instruction=c792 
# 
# UVM_ERROR testbench.sv(847) @ 43400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 43600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8cf9 Expected Instruction=8cf9 
# 
# UVM_ERROR testbench.sv(847) @ 43600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 43800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ab0 Expected Instruction=4ab0 
# 
# UVM_ERROR testbench.sv(847) @ 43800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 44000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bdd8 Expected Instruction=bdd8 
# 
# UVM_ERROR testbench.sv(847) @ 44000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 44200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=922b Expected Instruction=922b 
# 
# UVM_INFO testbench.sv(605) @ 44200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 44200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 44400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d3d0 Expected Instruction=d3d0 
# 
# UVM_ERROR testbench.sv(847) @ 44400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 44600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df7c Expected Instruction=df7c 
# 
# UVM_ERROR testbench.sv(847) @ 44600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 44800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=200d Expected Instruction=200d 
# 
# UVM_INFO testbench.sv(605) @ 44800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(666) @ 44800000: uvm_test_top.env.sb [DECREMENT_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 45000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab9f Expected Instruction=ab9f 
# 
# UVM_ERROR testbench.sv(847) @ 45000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 45200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=500d Expected Instruction=500d 
# 
# UVM_INFO testbench.sv(605) @ 45200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(698) @ 45200000: uvm_test_top.env.sb [OR/NOR_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 45400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b111 Expected Instruction=b111 
# 
# UVM_ERROR testbench.sv(847) @ 45400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 45600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d9ae Expected Instruction=d9ae 
# 
# UVM_ERROR testbench.sv(847) @ 45600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 45800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c14 Expected Instruction=4c14 
# 
# UVM_INFO testbench.sv(605) @ 45800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 45800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 46000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6cd0 Expected Instruction=6cd0 
# 
# UVM_ERROR testbench.sv(847) @ 46000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 46200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a59c Expected Instruction=a59c 
# 
# UVM_ERROR testbench.sv(847) @ 46200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 46400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aaaf Expected Instruction=aaaf 
# 
# UVM_ERROR testbench.sv(847) @ 46400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 46600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9d7b Expected Instruction=9d7b 
# 
# UVM_ERROR testbench.sv(847) @ 46600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 46800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=636b Expected Instruction=636b 
# 
# UVM_ERROR testbench.sv(847) @ 46800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 47000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0cd4 Expected Instruction=0cd4 
# 
# UVM_ERROR testbench.sv(847) @ 47000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 47200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b96 Expected Instruction=0b96 
# 
# UVM_ERROR testbench.sv(847) @ 47200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 47400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c0c7 Expected Instruction=c0c7 
# 
# UVM_ERROR testbench.sv(847) @ 47400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 47600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9dfa Expected Instruction=9dfa 
# 
# UVM_ERROR testbench.sv(847) @ 47600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 47800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7b44 Expected Instruction=7b44 
# 
# UVM_ERROR testbench.sv(847) @ 47800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 48000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7759 Expected Instruction=7759 
# 
# UVM_ERROR testbench.sv(847) @ 48000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 48200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0218 Expected Instruction=0218 
# 
# UVM_INFO testbench.sv(605) @ 48200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 48200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 48400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d3db Expected Instruction=d3db 
# 
# UVM_ERROR testbench.sv(847) @ 48400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 48600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f3b Expected Instruction=8f3b 
# 
# UVM_ERROR testbench.sv(847) @ 48600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 48800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7af7 Expected Instruction=7af7 
# 
# UVM_ERROR testbench.sv(847) @ 48800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 49000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=99d7 Expected Instruction=99d7 
# 
# UVM_ERROR testbench.sv(847) @ 49000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 49200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6ea0 Expected Instruction=6ea0 
# 
# UVM_ERROR testbench.sv(847) @ 49200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 49400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=934b Expected Instruction=934b 
# 
# UVM_ERROR testbench.sv(847) @ 49400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 49600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca35 Expected Instruction=ca35 
# 
# UVM_INFO testbench.sv(605) @ 49600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 49600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 49800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=354e Expected Instruction=354e 
# 
# UVM_ERROR testbench.sv(847) @ 49800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 50000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de83 Expected Instruction=de83 
# 
# UVM_ERROR testbench.sv(847) @ 50000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 50200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c86 Expected Instruction=3c86 
# 
# UVM_ERROR testbench.sv(847) @ 50200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 50400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6bcd Expected Instruction=6bcd 
# 
# UVM_ERROR testbench.sv(847) @ 50400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 50600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b409 Expected Instruction=b409 
# 
# UVM_INFO testbench.sv(605) @ 50600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 50600000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=1
# 
# UVM_INFO testbench.sv(602) @ 50800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a04e Expected Instruction=a04e 
# 
# UVM_ERROR testbench.sv(847) @ 50800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 51000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=024f Expected Instruction=024f 
# 
# UVM_ERROR testbench.sv(847) @ 51000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 51200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb5f Expected Instruction=eb5f 
# 
# UVM_ERROR testbench.sv(847) @ 51200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 51400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a87b Expected Instruction=a87b 
# 
# UVM_ERROR testbench.sv(847) @ 51400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 51600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb5a Expected Instruction=cb5a 
# 
# UVM_ERROR testbench.sv(847) @ 51600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 51800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c782 Expected Instruction=c782 
# 
# UVM_ERROR testbench.sv(847) @ 51800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 52000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c100 Expected Instruction=c100 
# 
# UVM_ERROR testbench.sv(847) @ 52000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 52200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8dd8 Expected Instruction=8dd8 
# 
# UVM_ERROR testbench.sv(847) @ 52200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 52400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc86 Expected Instruction=dc86 
# 
# UVM_ERROR testbench.sv(847) @ 52400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 52600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a780 Expected Instruction=a780 
# 
# UVM_ERROR testbench.sv(847) @ 52600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 52800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d268 Expected Instruction=d268 
# 
# UVM_ERROR testbench.sv(847) @ 52800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 53000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ea7 Expected Instruction=0ea7 
# 
# UVM_ERROR testbench.sv(847) @ 53000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 53200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4cfe Expected Instruction=4cfe 
# 
# UVM_ERROR testbench.sv(847) @ 53200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 53400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6539 Expected Instruction=6539 
# 
# UVM_ERROR testbench.sv(847) @ 53400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 53600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a6c Expected Instruction=7a6c 
# 
# UVM_ERROR testbench.sv(847) @ 53600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 53800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bec4 Expected Instruction=bec4 
# 
# UVM_ERROR testbench.sv(847) @ 53800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 54000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=084a Expected Instruction=084a 
# 
# UVM_ERROR testbench.sv(847) @ 54000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 54200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ecda Expected Instruction=ecda 
# 
# UVM_ERROR testbench.sv(847) @ 54200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 54400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6865 Expected Instruction=6865 
# 
# UVM_ERROR testbench.sv(847) @ 54400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 54600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5b95 Expected Instruction=5b95 
# 
# UVM_ERROR testbench.sv(847) @ 54600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 54800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5095 Expected Instruction=5095 
# 
# UVM_ERROR testbench.sv(847) @ 54800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 55000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d626 Expected Instruction=d626 
# 
# UVM_INFO testbench.sv(605) @ 55000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 55000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=54822 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 55200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ced7 Expected Instruction=ced7 
# 
# UVM_ERROR testbench.sv(847) @ 55200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 55400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e839 Expected Instruction=e839 
# 
# UVM_INFO testbench.sv(605) @ 55400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 55400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=59449 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 55600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e1f0 Expected Instruction=e1f0 
# 
# UVM_ERROR testbench.sv(847) @ 55600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 55800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c162 Expected Instruction=c162 
# 
# UVM_ERROR testbench.sv(847) @ 55800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 56000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=58ed Expected Instruction=58ed 
# 
# UVM_ERROR testbench.sv(847) @ 56000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 56200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=342d Expected Instruction=342d 
# 
# UVM_INFO testbench.sv(605) @ 56200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 56200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 56400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=17d2 Expected Instruction=17d2 
# 
# UVM_ERROR testbench.sv(847) @ 56400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 56600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c18b Expected Instruction=c18b 
# 
# UVM_ERROR testbench.sv(847) @ 56600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 56800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7de0 Expected Instruction=7de0 
# 
# UVM_ERROR testbench.sv(847) @ 56800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 57000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=16fd Expected Instruction=16fd 
# 
# UVM_ERROR testbench.sv(847) @ 57000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 57200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8fc9 Expected Instruction=8fc9 
# 
# UVM_ERROR testbench.sv(847) @ 57200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 57400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=156b Expected Instruction=156b 
# 
# UVM_ERROR testbench.sv(847) @ 57400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 57600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=415c Expected Instruction=415c 
# 
# UVM_ERROR testbench.sv(847) @ 57600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 57800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0950 Expected Instruction=0950 
# 
# UVM_ERROR testbench.sv(847) @ 57800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 58000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3728 Expected Instruction=3728 
# 
# UVM_ERROR testbench.sv(847) @ 58000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 58200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c7b3 Expected Instruction=c7b3 
# 
# UVM_ERROR testbench.sv(847) @ 58200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 58400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a78 Expected Instruction=3a78 
# 
# UVM_ERROR testbench.sv(847) @ 58400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 58600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=efd8 Expected Instruction=efd8 
# 
# UVM_ERROR testbench.sv(847) @ 58600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 58800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=843d Expected Instruction=843d 
# 
# UVM_INFO testbench.sv(605) @ 58800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 58800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 59000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e7d9 Expected Instruction=e7d9 
# 
# UVM_ERROR testbench.sv(847) @ 59000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 59200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=13cc Expected Instruction=13cc 
# 
# UVM_ERROR testbench.sv(847) @ 59200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 59400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f59 Expected Instruction=5f59 
# 
# UVM_ERROR testbench.sv(847) @ 59400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 59600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=05f3 Expected Instruction=05f3 
# 
# UVM_ERROR testbench.sv(847) @ 59600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 59800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eaf7 Expected Instruction=eaf7 
# 
# UVM_ERROR testbench.sv(847) @ 59800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 60000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1edb Expected Instruction=1edb 
# 
# UVM_ERROR testbench.sv(847) @ 60000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 60200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8d11 Expected Instruction=8d11 
# 
# UVM_ERROR testbench.sv(847) @ 60200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 60400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a2b Expected Instruction=5a2b 
# 
# UVM_INFO testbench.sv(605) @ 60400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 60400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 60600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=943c Expected Instruction=943c 
# 
# UVM_INFO testbench.sv(605) @ 60600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 60600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 60800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4bba Expected Instruction=4bba 
# 
# UVM_ERROR testbench.sv(847) @ 60800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 61000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d9c0 Expected Instruction=d9c0 
# 
# UVM_ERROR testbench.sv(847) @ 61000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 61200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c9f3 Expected Instruction=c9f3 
# 
# UVM_ERROR testbench.sv(847) @ 61200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 61400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b7f7 Expected Instruction=b7f7 
# 
# UVM_ERROR testbench.sv(847) @ 61400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 61600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8188 Expected Instruction=8188 
# 
# UVM_ERROR testbench.sv(847) @ 61600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 61800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c16 Expected Instruction=4c16 
# 
# UVM_INFO testbench.sv(605) @ 61800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 61800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 62000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e722 Expected Instruction=e722 
# 
# UVM_ERROR testbench.sv(847) @ 62000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 62200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7eee Expected Instruction=7eee 
# 
# UVM_ERROR testbench.sv(847) @ 62200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 62400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6886 Expected Instruction=6886 
# 
# UVM_ERROR testbench.sv(847) @ 62400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 62600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c46 Expected Instruction=0c46 
# 
# UVM_ERROR testbench.sv(847) @ 62600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 62800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=80ad Expected Instruction=80ad 
# 
# UVM_ERROR testbench.sv(847) @ 62800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 63000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2a4c Expected Instruction=2a4c 
# 
# UVM_ERROR testbench.sv(847) @ 63000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 63200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b5c1 Expected Instruction=b5c1 
# 
# UVM_ERROR testbench.sv(847) @ 63200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 63400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4514 Expected Instruction=4514 
# 
# UVM_ERROR testbench.sv(847) @ 63400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 63600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=472a Expected Instruction=472a 
# 
# UVM_ERROR testbench.sv(847) @ 63600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 63800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6dca Expected Instruction=6dca 
# 
# UVM_ERROR testbench.sv(847) @ 63800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 64000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1871 Expected Instruction=1871 
# 
# UVM_ERROR testbench.sv(847) @ 64000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 64200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=185c Expected Instruction=185c 
# 
# UVM_ERROR testbench.sv(847) @ 64200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 64400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9385 Expected Instruction=9385 
# 
# UVM_ERROR testbench.sv(847) @ 64400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 64600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=22be Expected Instruction=22be 
# 
# UVM_ERROR testbench.sv(847) @ 64600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 64800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1fac Expected Instruction=1fac 
# 
# UVM_ERROR testbench.sv(847) @ 64800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 65000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d78 Expected Instruction=1d78 
# 
# UVM_ERROR testbench.sv(847) @ 65000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 65200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7fe7 Expected Instruction=7fe7 
# 
# UVM_ERROR testbench.sv(847) @ 65200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 65400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9715 Expected Instruction=9715 
# 
# UVM_ERROR testbench.sv(847) @ 65400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 65600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c8ff Expected Instruction=c8ff 
# 
# UVM_ERROR testbench.sv(847) @ 65600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 65800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b9f Expected Instruction=2b9f 
# 
# UVM_ERROR testbench.sv(847) @ 65800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 66000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cadc Expected Instruction=cadc 
# 
# UVM_ERROR testbench.sv(847) @ 66000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 66200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=472e Expected Instruction=472e 
# 
# UVM_ERROR testbench.sv(847) @ 66200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 66400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=74a6 Expected Instruction=74a6 
# 
# UVM_ERROR testbench.sv(847) @ 66400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 66600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e504 Expected Instruction=e504 
# 
# UVM_ERROR testbench.sv(847) @ 66600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 66800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3595 Expected Instruction=3595 
# 
# UVM_ERROR testbench.sv(847) @ 66800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 67000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9191 Expected Instruction=9191 
# 
# UVM_ERROR testbench.sv(847) @ 67000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 67200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c34d Expected Instruction=c34d 
# 
# UVM_ERROR testbench.sv(847) @ 67200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 67400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae0e Expected Instruction=ae0e 
# 
# UVM_INFO testbench.sv(605) @ 67400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 67400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 67600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0dc4 Expected Instruction=0dc4 
# 
# UVM_ERROR testbench.sv(847) @ 67600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 67800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c9a7 Expected Instruction=c9a7 
# 
# UVM_ERROR testbench.sv(847) @ 67800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 68000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e737 Expected Instruction=e737 
# 
# UVM_ERROR testbench.sv(847) @ 68000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 68200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c90d Expected Instruction=c90d 
# 
# UVM_ERROR testbench.sv(847) @ 68200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 68400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7cde Expected Instruction=7cde 
# 
# UVM_ERROR testbench.sv(847) @ 68400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 68600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c93c Expected Instruction=c93c 
# 
# UVM_ERROR testbench.sv(847) @ 68600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 68800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b15 Expected Instruction=1b15 
# 
# UVM_ERROR testbench.sv(847) @ 68800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 69000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5823 Expected Instruction=5823 
# 
# UVM_INFO testbench.sv(605) @ 69000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(702) @ 69000000: uvm_test_top.env.sb [OR/NOR_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 69200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8946 Expected Instruction=8946 
# 
# UVM_ERROR testbench.sv(847) @ 69200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 69400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c42 Expected Instruction=3c42 
# 
# UVM_ERROR testbench.sv(847) @ 69400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 69600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=08b5 Expected Instruction=08b5 
# 
# UVM_ERROR testbench.sv(847) @ 69600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 69800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d649 Expected Instruction=d649 
# 
# UVM_ERROR testbench.sv(847) @ 69800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 70000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a61e Expected Instruction=a61e 
# 
# UVM_INFO testbench.sv(605) @ 70000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 70000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 70200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6faf Expected Instruction=6faf 
# 
# UVM_ERROR testbench.sv(847) @ 70200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 70400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b258 Expected Instruction=b258 
# 
# UVM_ERROR testbench.sv(847) @ 70400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 70600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6212 Expected Instruction=6212 
# 
# UVM_INFO testbench.sv(605) @ 70600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 70600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 70800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=91dc Expected Instruction=91dc 
# 
# UVM_ERROR testbench.sv(847) @ 70800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 71000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5974 Expected Instruction=5974 
# 
# UVM_ERROR testbench.sv(847) @ 71000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 71200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=984f Expected Instruction=984f 
# 
# UVM_ERROR testbench.sv(847) @ 71200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 71400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5297 Expected Instruction=5297 
# 
# UVM_ERROR testbench.sv(847) @ 71400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 71600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c53 Expected Instruction=9c53 
# 
# UVM_ERROR testbench.sv(847) @ 71600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 71800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5da7 Expected Instruction=5da7 
# 
# UVM_ERROR testbench.sv(847) @ 71800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 72000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=98a3 Expected Instruction=98a3 
# 
# UVM_ERROR testbench.sv(847) @ 72000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 72200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=371d Expected Instruction=371d 
# 
# UVM_ERROR testbench.sv(847) @ 72200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 72400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aab0 Expected Instruction=aab0 
# 
# UVM_ERROR testbench.sv(847) @ 72400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 72600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7683 Expected Instruction=7683 
# 
# UVM_ERROR testbench.sv(847) @ 72600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 72800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0258 Expected Instruction=0258 
# 
# UVM_ERROR testbench.sv(847) @ 72800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 73000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8736 Expected Instruction=8736 
# 
# UVM_ERROR testbench.sv(847) @ 73000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 73200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d12a Expected Instruction=d12a 
# 
# UVM_ERROR testbench.sv(847) @ 73200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 73400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=297f Expected Instruction=297f 
# 
# UVM_ERROR testbench.sv(847) @ 73400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 73600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a4e9 Expected Instruction=a4e9 
# 
# UVM_ERROR testbench.sv(847) @ 73600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 73800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e1f Expected Instruction=6e1f 
# 
# UVM_INFO testbench.sv(605) @ 73800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 73800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 74000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ec9 Expected Instruction=9ec9 
# 
# UVM_ERROR testbench.sv(847) @ 74000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 74200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e601 Expected Instruction=e601 
# 
# UVM_INFO testbench.sv(605) @ 74200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 74200000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=58881 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 74400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8ec9 Expected Instruction=8ec9 
# 
# UVM_ERROR testbench.sv(847) @ 74400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 74600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4046 Expected Instruction=4046 
# 
# UVM_ERROR testbench.sv(847) @ 74600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 74800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=05fb Expected Instruction=05fb 
# 
# UVM_ERROR testbench.sv(847) @ 74800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 75000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7500 Expected Instruction=7500 
# 
# UVM_ERROR testbench.sv(847) @ 75000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 75200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ce8 Expected Instruction=4ce8 
# 
# UVM_ERROR testbench.sv(847) @ 75200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 75400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ec1 Expected Instruction=1ec1 
# 
# UVM_ERROR testbench.sv(847) @ 75400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 75600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b387 Expected Instruction=b387 
# 
# UVM_ERROR testbench.sv(847) @ 75600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 75800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9395 Expected Instruction=9395 
# 
# UVM_ERROR testbench.sv(847) @ 75800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 76000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d11f Expected Instruction=d11f 
# 
# UVM_ERROR testbench.sv(847) @ 76000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 76200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0948 Expected Instruction=0948 
# 
# UVM_ERROR testbench.sv(847) @ 76200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 76400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d869 Expected Instruction=d869 
# 
# UVM_ERROR testbench.sv(847) @ 76400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 76600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa04 Expected Instruction=aa04 
# 
# UVM_INFO testbench.sv(605) @ 76600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 76600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 76800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e383 Expected Instruction=e383 
# 
# UVM_ERROR testbench.sv(847) @ 76800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 77000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db01 Expected Instruction=db01 
# 
# UVM_ERROR testbench.sv(847) @ 77000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 77200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4581 Expected Instruction=4581 
# 
# UVM_ERROR testbench.sv(847) @ 77200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 77400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=02c2 Expected Instruction=02c2 
# 
# UVM_ERROR testbench.sv(847) @ 77400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 77600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b35a Expected Instruction=b35a 
# 
# UVM_ERROR testbench.sv(847) @ 77600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 77800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e18b Expected Instruction=e18b 
# 
# UVM_ERROR testbench.sv(847) @ 77800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 78000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=712d Expected Instruction=712d 
# 
# UVM_ERROR testbench.sv(847) @ 78000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 78200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6092 Expected Instruction=6092 
# 
# UVM_ERROR testbench.sv(847) @ 78200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 78400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d816 Expected Instruction=d816 
# 
# UVM_INFO testbench.sv(605) @ 78400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 78400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=55318 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 78600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb81 Expected Instruction=eb81 
# 
# UVM_ERROR testbench.sv(847) @ 78600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 78800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1566 Expected Instruction=1566 
# 
# UVM_ERROR testbench.sv(847) @ 78800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 79000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8725 Expected Instruction=8725 
# 
# UVM_ERROR testbench.sv(847) @ 79000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 79200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd08 Expected Instruction=cd08 
# 
# UVM_ERROR testbench.sv(847) @ 79200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 79400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c5ce Expected Instruction=c5ce 
# 
# UVM_ERROR testbench.sv(847) @ 79400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 79600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5c4d Expected Instruction=5c4d 
# 
# UVM_ERROR testbench.sv(847) @ 79600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 79800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1974 Expected Instruction=1974 
# 
# UVM_ERROR testbench.sv(847) @ 79800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 80000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=119c Expected Instruction=119c 
# 
# UVM_ERROR testbench.sv(847) @ 80000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 80200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=840f Expected Instruction=840f 
# 
# UVM_INFO testbench.sv(605) @ 80200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 80200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 80400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ff8 Expected Instruction=0ff8 
# 
# UVM_ERROR testbench.sv(847) @ 80400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 80600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c737 Expected Instruction=c737 
# 
# UVM_ERROR testbench.sv(847) @ 80600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 80800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b5c Expected Instruction=9b5c 
# 
# UVM_ERROR testbench.sv(847) @ 80800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 81000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a35 Expected Instruction=6a35 
# 
# UVM_INFO testbench.sv(605) @ 81000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 81000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 81200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8a99 Expected Instruction=8a99 
# 
# UVM_ERROR testbench.sv(847) @ 81200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 81400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb4a Expected Instruction=bb4a 
# 
# UVM_ERROR testbench.sv(847) @ 81400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 81600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a214 Expected Instruction=a214 
# 
# UVM_INFO testbench.sv(605) @ 81600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 81600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 81800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9556 Expected Instruction=9556 
# 
# UVM_ERROR testbench.sv(847) @ 81800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 82000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e2fb Expected Instruction=e2fb 
# 
# UVM_ERROR testbench.sv(847) @ 82000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 82200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=52d6 Expected Instruction=52d6 
# 
# UVM_ERROR testbench.sv(847) @ 82200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 82400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cf5f Expected Instruction=cf5f 
# 
# UVM_ERROR testbench.sv(847) @ 82400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 82600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=73f0 Expected Instruction=73f0 
# 
# UVM_ERROR testbench.sv(847) @ 82600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 82800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=64a6 Expected Instruction=64a6 
# 
# UVM_ERROR testbench.sv(847) @ 82800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 83000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a3ed Expected Instruction=a3ed 
# 
# UVM_ERROR testbench.sv(847) @ 83000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 83200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b7ac Expected Instruction=b7ac 
# 
# UVM_ERROR testbench.sv(847) @ 83200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 83400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c05f Expected Instruction=c05f 
# 
# UVM_ERROR testbench.sv(847) @ 83400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 83600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=661f Expected Instruction=661f 
# 
# UVM_INFO testbench.sv(605) @ 83600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 83600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 83800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=71ee Expected Instruction=71ee 
# 
# UVM_ERROR testbench.sv(847) @ 83800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 84000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ebb Expected Instruction=3ebb 
# 
# UVM_ERROR testbench.sv(847) @ 84000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 84200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=85d4 Expected Instruction=85d4 
# 
# UVM_ERROR testbench.sv(847) @ 84200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 84400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6413 Expected Instruction=6413 
# 
# UVM_INFO testbench.sv(605) @ 84400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 84400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 84600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5461 Expected Instruction=5461 
# 
# UVM_ERROR testbench.sv(847) @ 84600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 84800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5c46 Expected Instruction=5c46 
# 
# UVM_ERROR testbench.sv(847) @ 84800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 85000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=867e Expected Instruction=867e 
# 
# UVM_ERROR testbench.sv(847) @ 85000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 85200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=adba Expected Instruction=adba 
# 
# UVM_ERROR testbench.sv(847) @ 85200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 85400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ade2 Expected Instruction=ade2 
# 
# UVM_ERROR testbench.sv(847) @ 85400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 85600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=72be Expected Instruction=72be 
# 
# UVM_ERROR testbench.sv(847) @ 85600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 85800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eea5 Expected Instruction=eea5 
# 
# UVM_ERROR testbench.sv(847) @ 85800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 86000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d8ca Expected Instruction=d8ca 
# 
# UVM_ERROR testbench.sv(847) @ 86000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 86200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d876 Expected Instruction=d876 
# 
# UVM_ERROR testbench.sv(847) @ 86200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 86400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0dce Expected Instruction=0dce 
# 
# UVM_ERROR testbench.sv(847) @ 86400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 86600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=790e Expected Instruction=790e 
# 
# UVM_ERROR testbench.sv(847) @ 86600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 86800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c682 Expected Instruction=c682 
# 
# UVM_ERROR testbench.sv(847) @ 86800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 87000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7bd2 Expected Instruction=7bd2 
# 
# UVM_ERROR testbench.sv(847) @ 87000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 87200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5153 Expected Instruction=5153 
# 
# UVM_ERROR testbench.sv(847) @ 87200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 87400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2cc6 Expected Instruction=2cc6 
# 
# UVM_ERROR testbench.sv(847) @ 87400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 87600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=75f1 Expected Instruction=75f1 
# 
# UVM_ERROR testbench.sv(847) @ 87600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 87800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab7f Expected Instruction=ab7f 
# 
# UVM_ERROR testbench.sv(847) @ 87800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 88000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e370 Expected Instruction=e370 
# 
# UVM_ERROR testbench.sv(847) @ 88000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 88200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=612c Expected Instruction=612c 
# 
# UVM_ERROR testbench.sv(847) @ 88200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 88400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8eaa Expected Instruction=8eaa 
# 
# UVM_ERROR testbench.sv(847) @ 88400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 88600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=98e0 Expected Instruction=98e0 
# 
# UVM_ERROR testbench.sv(847) @ 88600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 88800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2a31 Expected Instruction=2a31 
# 
# UVM_INFO testbench.sv(605) @ 88800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 88800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 89000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2496 Expected Instruction=2496 
# 
# UVM_ERROR testbench.sv(847) @ 89000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 89200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2c39 Expected Instruction=2c39 
# 
# UVM_INFO testbench.sv(605) @ 89200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 89200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 89400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=63de Expected Instruction=63de 
# 
# UVM_ERROR testbench.sv(847) @ 89400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 89600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de2c Expected Instruction=de2c 
# 
# UVM_INFO testbench.sv(605) @ 89600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 89600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=56876 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 89800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=123b Expected Instruction=123b 
# 
# UVM_INFO testbench.sv(605) @ 89800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 89800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 90000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e4fb Expected Instruction=e4fb 
# 
# UVM_ERROR testbench.sv(847) @ 90000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 90200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=35c1 Expected Instruction=35c1 
# 
# UVM_ERROR testbench.sv(847) @ 90200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 90400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ad2 Expected Instruction=3ad2 
# 
# UVM_ERROR testbench.sv(847) @ 90400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 90600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6cb5 Expected Instruction=6cb5 
# 
# UVM_ERROR testbench.sv(847) @ 90600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 90800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7bbb Expected Instruction=7bbb 
# 
# UVM_ERROR testbench.sv(847) @ 90800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 91000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9707 Expected Instruction=9707 
# 
# UVM_ERROR testbench.sv(847) @ 91000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 91200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee80 Expected Instruction=ee80 
# 
# UVM_ERROR testbench.sv(847) @ 91200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 91400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d14 Expected Instruction=1d14 
# 
# UVM_ERROR testbench.sv(847) @ 91400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 91600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a38 Expected Instruction=3a38 
# 
# UVM_INFO testbench.sv(605) @ 91600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 91600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 91800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae0d Expected Instruction=ae0d 
# 
# UVM_INFO testbench.sv(605) @ 91800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 91800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 92000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d1e Expected Instruction=0d1e 
# 
# UVM_ERROR testbench.sv(847) @ 92000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 92200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0381 Expected Instruction=0381 
# 
# UVM_ERROR testbench.sv(847) @ 92200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 92400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6ad0 Expected Instruction=6ad0 
# 
# UVM_ERROR testbench.sv(847) @ 92400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 92600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2221 Expected Instruction=2221 
# 
# UVM_INFO testbench.sv(605) @ 92600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 92600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 92800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba1b Expected Instruction=ba1b 
# 
# UVM_INFO testbench.sv(605) @ 92800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 92800000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=3
# 
# UVM_INFO testbench.sv(602) @ 93000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4eb0 Expected Instruction=4eb0 
# 
# UVM_ERROR testbench.sv(847) @ 93000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 93200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d775 Expected Instruction=d775 
# 
# UVM_ERROR testbench.sv(847) @ 93200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 93400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d59 Expected Instruction=1d59 
# 
# UVM_ERROR testbench.sv(847) @ 93400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 93600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3883 Expected Instruction=3883 
# 
# UVM_ERROR testbench.sv(847) @ 93600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 93800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dea2 Expected Instruction=dea2 
# 
# UVM_ERROR testbench.sv(847) @ 93800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 94000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e8b Expected Instruction=9e8b 
# 
# UVM_ERROR testbench.sv(847) @ 94000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 94200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb1e Expected Instruction=bb1e 
# 
# UVM_ERROR testbench.sv(847) @ 94200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 94400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2be4 Expected Instruction=2be4 
# 
# UVM_ERROR testbench.sv(847) @ 94400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 94600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=16de Expected Instruction=16de 
# 
# UVM_ERROR testbench.sv(847) @ 94600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 94800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bad9 Expected Instruction=bad9 
# 
# UVM_ERROR testbench.sv(847) @ 94800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 95000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7059 Expected Instruction=7059 
# 
# UVM_ERROR testbench.sv(847) @ 95000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 95200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a55 Expected Instruction=1a55 
# 
# UVM_ERROR testbench.sv(847) @ 95200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 95400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8550 Expected Instruction=8550 
# 
# UVM_ERROR testbench.sv(847) @ 95400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 95600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9273 Expected Instruction=9273 
# 
# UVM_ERROR testbench.sv(847) @ 95600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 95800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=75e5 Expected Instruction=75e5 
# 
# UVM_ERROR testbench.sv(847) @ 95800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 96000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a92 Expected Instruction=5a92 
# 
# UVM_ERROR testbench.sv(847) @ 96000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 96200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e69d Expected Instruction=e69d 
# 
# UVM_ERROR testbench.sv(847) @ 96200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 96400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4057 Expected Instruction=4057 
# 
# UVM_ERROR testbench.sv(847) @ 96400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 96600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=38b5 Expected Instruction=38b5 
# 
# UVM_ERROR testbench.sv(847) @ 96600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 96800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0645 Expected Instruction=0645 
# 
# UVM_ERROR testbench.sv(847) @ 96800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 97000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5c43 Expected Instruction=5c43 
# 
# UVM_ERROR testbench.sv(847) @ 97000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 97200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1188 Expected Instruction=1188 
# 
# UVM_ERROR testbench.sv(847) @ 97200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 97400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7761 Expected Instruction=7761 
# 
# UVM_ERROR testbench.sv(847) @ 97400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 97600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9d87 Expected Instruction=9d87 
# 
# UVM_ERROR testbench.sv(847) @ 97600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 97800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8dc7 Expected Instruction=8dc7 
# 
# UVM_ERROR testbench.sv(847) @ 97800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 98000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7aaf Expected Instruction=7aaf 
# 
# UVM_ERROR testbench.sv(847) @ 98000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 98200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=71d7 Expected Instruction=71d7 
# 
# UVM_ERROR testbench.sv(847) @ 98200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 98400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=205e Expected Instruction=205e 
# 
# UVM_ERROR testbench.sv(847) @ 98400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 98600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd27 Expected Instruction=bd27 
# 
# UVM_ERROR testbench.sv(847) @ 98600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 98800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=17e3 Expected Instruction=17e3 
# 
# UVM_ERROR testbench.sv(847) @ 98800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 99000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2f33 Expected Instruction=2f33 
# 
# UVM_ERROR testbench.sv(847) @ 99000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 99200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de05 Expected Instruction=de05 
# 
# UVM_INFO testbench.sv(605) @ 99200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 99200000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=56837 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 99400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e4de Expected Instruction=e4de 
# 
# UVM_ERROR testbench.sv(847) @ 99400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 99600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6364 Expected Instruction=6364 
# 
# UVM_ERROR testbench.sv(847) @ 99600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 99800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2e94 Expected Instruction=2e94 
# 
# UVM_ERROR testbench.sv(847) @ 99800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 100000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0fd9 Expected Instruction=0fd9 
# 
# UVM_ERROR testbench.sv(847) @ 100000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 100200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7090 Expected Instruction=7090 
# 
# UVM_ERROR testbench.sv(847) @ 100200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 100400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3fa8 Expected Instruction=3fa8 
# 
# UVM_ERROR testbench.sv(847) @ 100400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 100600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c8e5 Expected Instruction=c8e5 
# 
# UVM_ERROR testbench.sv(847) @ 100600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 100800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=53d9 Expected Instruction=53d9 
# 
# UVM_ERROR testbench.sv(847) @ 100800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 101000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=96e1 Expected Instruction=96e1 
# 
# UVM_ERROR testbench.sv(847) @ 101000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 101200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=408f Expected Instruction=408f 
# 
# UVM_ERROR testbench.sv(847) @ 101200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 101400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4b93 Expected Instruction=4b93 
# 
# UVM_ERROR testbench.sv(847) @ 101400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 101600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ddde Expected Instruction=ddde 
# 
# UVM_ERROR testbench.sv(847) @ 101600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 101800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c27e Expected Instruction=c27e 
# 
# UVM_ERROR testbench.sv(847) @ 101800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 102000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=16e3 Expected Instruction=16e3 
# 
# UVM_ERROR testbench.sv(847) @ 102000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 102200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a5a4 Expected Instruction=a5a4 
# 
# UVM_ERROR testbench.sv(847) @ 102200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 102400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=783a Expected Instruction=783a 
# 
# UVM_INFO testbench.sv(605) @ 102400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(738) @ 102400000: uvm_test_top.env.sb [BUFF/INV_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 102600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5352 Expected Instruction=5352 
# 
# UVM_ERROR testbench.sv(847) @ 102600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 102800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9962 Expected Instruction=9962 
# 
# UVM_ERROR testbench.sv(847) @ 102800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 103000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e011 Expected Instruction=e011 
# 
# UVM_INFO testbench.sv(605) @ 103000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 103000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=57361 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 103200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=63d2 Expected Instruction=63d2 
# 
# UVM_ERROR testbench.sv(847) @ 103200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 103400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c476 Expected Instruction=c476 
# 
# UVM_ERROR testbench.sv(847) @ 103400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 103600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=abae Expected Instruction=abae 
# 
# UVM_ERROR testbench.sv(847) @ 103600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 103800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4562 Expected Instruction=4562 
# 
# UVM_ERROR testbench.sv(847) @ 103800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 104000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7242 Expected Instruction=7242 
# 
# UVM_ERROR testbench.sv(847) @ 104000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 104200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d444 Expected Instruction=d444 
# 
# UVM_ERROR testbench.sv(847) @ 104200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 104400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=54cf Expected Instruction=54cf 
# 
# UVM_ERROR testbench.sv(847) @ 104400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 104600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a02d Expected Instruction=a02d 
# 
# UVM_INFO testbench.sv(605) @ 104600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(784) @ 104600000: uvm_test_top.env.sb [LOAD_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 104800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=007b Expected Instruction=007b 
# 
# UVM_ERROR testbench.sv(847) @ 104800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 105000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=09e2 Expected Instruction=09e2 
# 
# UVM_ERROR testbench.sv(847) @ 105000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 105200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca0d Expected Instruction=ca0d 
# 
# UVM_INFO testbench.sv(605) @ 105200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 105200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 105400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d17 Expected Instruction=2d17 
# 
# UVM_ERROR testbench.sv(847) @ 105400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 105600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4a86 Expected Instruction=4a86 
# 
# UVM_ERROR testbench.sv(847) @ 105600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 105800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b24a Expected Instruction=b24a 
# 
# UVM_ERROR testbench.sv(847) @ 105800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 106000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d48b Expected Instruction=d48b 
# 
# UVM_ERROR testbench.sv(847) @ 106000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 106200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1954 Expected Instruction=1954 
# 
# UVM_ERROR testbench.sv(847) @ 106200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 106400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bed4 Expected Instruction=bed4 
# 
# UVM_ERROR testbench.sv(847) @ 106400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 106600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=77d0 Expected Instruction=77d0 
# 
# UVM_ERROR testbench.sv(847) @ 106600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 106800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ba9 Expected Instruction=4ba9 
# 
# UVM_ERROR testbench.sv(847) @ 106800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 107000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=267c Expected Instruction=267c 
# 
# UVM_ERROR testbench.sv(847) @ 107000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 107200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb09 Expected Instruction=bb09 
# 
# UVM_ERROR testbench.sv(847) @ 107200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 107400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b716 Expected Instruction=b716 
# 
# UVM_ERROR testbench.sv(847) @ 107400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 107600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=89bf Expected Instruction=89bf 
# 
# UVM_ERROR testbench.sv(847) @ 107600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 107800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b67b Expected Instruction=b67b 
# 
# UVM_ERROR testbench.sv(847) @ 107800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 108000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eedb Expected Instruction=eedb 
# 
# UVM_ERROR testbench.sv(847) @ 108000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 108200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=445e Expected Instruction=445e 
# 
# UVM_ERROR testbench.sv(847) @ 108200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 108400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a137 Expected Instruction=a137 
# 
# UVM_ERROR testbench.sv(847) @ 108400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 108600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4806 Expected Instruction=4806 
# 
# UVM_INFO testbench.sv(605) @ 108600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(684) @ 108600000: uvm_test_top.env.sb [AND/NAND_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 108800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9694 Expected Instruction=9694 
# 
# UVM_ERROR testbench.sv(847) @ 108800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 109000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=99cb Expected Instruction=99cb 
# 
# UVM_ERROR testbench.sv(847) @ 109000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 109200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9607 Expected Instruction=9607 
# 
# UVM_INFO testbench.sv(605) @ 109200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 109200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 109400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1999 Expected Instruction=1999 
# 
# UVM_ERROR testbench.sv(847) @ 109400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 109600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=826e Expected Instruction=826e 
# 
# UVM_ERROR testbench.sv(847) @ 109600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 109800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=936a Expected Instruction=936a 
# 
# UVM_ERROR testbench.sv(847) @ 109800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 110000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=34b1 Expected Instruction=34b1 
# 
# UVM_ERROR testbench.sv(847) @ 110000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 110200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=588a Expected Instruction=588a 
# 
# UVM_ERROR testbench.sv(847) @ 110200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 110400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9695 Expected Instruction=9695 
# 
# UVM_ERROR testbench.sv(847) @ 110400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 110600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d7cb Expected Instruction=d7cb 
# 
# UVM_ERROR testbench.sv(847) @ 110600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 110800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8059 Expected Instruction=8059 
# 
# UVM_ERROR testbench.sv(847) @ 110800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 111000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c53 Expected Instruction=0c53 
# 
# UVM_ERROR testbench.sv(847) @ 111000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 111200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee7c Expected Instruction=ee7c 
# 
# UVM_ERROR testbench.sv(847) @ 111200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 111400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b18 Expected Instruction=1b18 
# 
# UVM_ERROR testbench.sv(847) @ 111400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 111600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1dd0 Expected Instruction=1dd0 
# 
# UVM_ERROR testbench.sv(847) @ 111600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 111800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0352 Expected Instruction=0352 
# 
# UVM_ERROR testbench.sv(847) @ 111800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 112000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=07ce Expected Instruction=07ce 
# 
# UVM_ERROR testbench.sv(847) @ 112000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 112200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec1a Expected Instruction=ec1a 
# 
# UVM_INFO testbench.sv(605) @ 112200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 112200000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=60442 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 112400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b20 Expected Instruction=9b20 
# 
# UVM_ERROR testbench.sv(847) @ 112400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 112600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0085 Expected Instruction=0085 
# 
# UVM_ERROR testbench.sv(847) @ 112600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 112800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=acbe Expected Instruction=acbe 
# 
# UVM_ERROR testbench.sv(847) @ 112800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 113000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6072 Expected Instruction=6072 
# 
# UVM_ERROR testbench.sv(847) @ 113000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 113200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=92b6 Expected Instruction=92b6 
# 
# UVM_ERROR testbench.sv(847) @ 113200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 113400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc9d Expected Instruction=dc9d 
# 
# UVM_ERROR testbench.sv(847) @ 113400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 113600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3542 Expected Instruction=3542 
# 
# UVM_ERROR testbench.sv(847) @ 113600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 113800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7def Expected Instruction=7def 
# 
# UVM_ERROR testbench.sv(847) @ 113800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 114000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a81d Expected Instruction=a81d 
# 
# UVM_INFO testbench.sv(605) @ 114000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(784) @ 114000000: uvm_test_top.env.sb [LOAD_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 114200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=001e Expected Instruction=001e 
# 
# UVM_INFO testbench.sv(605) @ 114200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(629) @ 114200000: uvm_test_top.env.sb [ADDITION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 114400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=91a4 Expected Instruction=91a4 
# 
# UVM_ERROR testbench.sv(847) @ 114400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 114600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d47 Expected Instruction=1d47 
# 
# UVM_ERROR testbench.sv(847) @ 114600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 114800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c1bc Expected Instruction=c1bc 
# 
# UVM_ERROR testbench.sv(847) @ 114800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 115000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9a6d Expected Instruction=9a6d 
# 
# UVM_ERROR testbench.sv(847) @ 115000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 115200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d9ff Expected Instruction=d9ff 
# 
# UVM_ERROR testbench.sv(847) @ 115200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 115400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b0f Expected Instruction=1b0f 
# 
# UVM_ERROR testbench.sv(847) @ 115400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 115600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bc21 Expected Instruction=bc21 
# 
# UVM_INFO testbench.sv(605) @ 115600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 115600000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=1
# 
# UVM_INFO testbench.sv(602) @ 115800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d282 Expected Instruction=d282 
# 
# UVM_ERROR testbench.sv(847) @ 115800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 116000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de03 Expected Instruction=de03 
# 
# UVM_INFO testbench.sv(605) @ 116000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 116000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=56835 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 116200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4db5 Expected Instruction=4db5 
# 
# UVM_ERROR testbench.sv(847) @ 116200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 116400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=74a1 Expected Instruction=74a1 
# 
# UVM_ERROR testbench.sv(847) @ 116400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 116600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5dba Expected Instruction=5dba 
# 
# UVM_ERROR testbench.sv(847) @ 116600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 116800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8123 Expected Instruction=8123 
# 
# UVM_ERROR testbench.sv(847) @ 116800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 117000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5baa Expected Instruction=5baa 
# 
# UVM_ERROR testbench.sv(847) @ 117000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 117200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0995 Expected Instruction=0995 
# 
# UVM_ERROR testbench.sv(847) @ 117200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 117400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=075b Expected Instruction=075b 
# 
# UVM_ERROR testbench.sv(847) @ 117400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 117600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a3c2 Expected Instruction=a3c2 
# 
# UVM_ERROR testbench.sv(847) @ 117600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 117800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9593 Expected Instruction=9593 
# 
# UVM_ERROR testbench.sv(847) @ 117800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 118000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b6f4 Expected Instruction=b6f4 
# 
# UVM_ERROR testbench.sv(847) @ 118000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 118200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d32 Expected Instruction=0d32 
# 
# UVM_ERROR testbench.sv(847) @ 118200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 118400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=88ed Expected Instruction=88ed 
# 
# UVM_ERROR testbench.sv(847) @ 118400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 118600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=84d1 Expected Instruction=84d1 
# 
# UVM_ERROR testbench.sv(847) @ 118600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 118800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6cee Expected Instruction=6cee 
# 
# UVM_ERROR testbench.sv(847) @ 118800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 119000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a987 Expected Instruction=a987 
# 
# UVM_ERROR testbench.sv(847) @ 119000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 119200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=93d1 Expected Instruction=93d1 
# 
# UVM_ERROR testbench.sv(847) @ 119200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 119400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4432 Expected Instruction=4432 
# 
# UVM_INFO testbench.sv(605) @ 119400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 119400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 119600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c8cb Expected Instruction=c8cb 
# 
# UVM_ERROR testbench.sv(847) @ 119600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 119800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b12f Expected Instruction=b12f 
# 
# UVM_ERROR testbench.sv(847) @ 119800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 120000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=07e6 Expected Instruction=07e6 
# 
# UVM_ERROR testbench.sv(847) @ 120000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 120200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b7d Expected Instruction=2b7d 
# 
# UVM_ERROR testbench.sv(847) @ 120200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 120400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=005a Expected Instruction=005a 
# 
# UVM_ERROR testbench.sv(847) @ 120400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 120600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=854e Expected Instruction=854e 
# 
# UVM_ERROR testbench.sv(847) @ 120600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 120800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c0e8 Expected Instruction=c0e8 
# 
# UVM_ERROR testbench.sv(847) @ 120800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 121000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4602 Expected Instruction=4602 
# 
# UVM_INFO testbench.sv(605) @ 121000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 121000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 121200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=56df Expected Instruction=56df 
# 
# UVM_ERROR testbench.sv(847) @ 121200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 121400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=35ce Expected Instruction=35ce 
# 
# UVM_ERROR testbench.sv(847) @ 121400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 121600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ad62 Expected Instruction=ad62 
# 
# UVM_ERROR testbench.sv(847) @ 121600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 121800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=873c Expected Instruction=873c 
# 
# UVM_ERROR testbench.sv(847) @ 121800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 122000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e5fb Expected Instruction=e5fb 
# 
# UVM_ERROR testbench.sv(847) @ 122000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 122200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cf2f Expected Instruction=cf2f 
# 
# UVM_ERROR testbench.sv(847) @ 122200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 122400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c4e6 Expected Instruction=c4e6 
# 
# UVM_ERROR testbench.sv(847) @ 122400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 122600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca8d Expected Instruction=ca8d 
# 
# UVM_ERROR testbench.sv(847) @ 122600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 122800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4fcd Expected Instruction=4fcd 
# 
# UVM_ERROR testbench.sv(847) @ 122800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 123000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=918b Expected Instruction=918b 
# 
# UVM_ERROR testbench.sv(847) @ 123000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 123200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ccfd Expected Instruction=ccfd 
# 
# UVM_ERROR testbench.sv(847) @ 123200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 123400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e75 Expected Instruction=1e75 
# 
# UVM_ERROR testbench.sv(847) @ 123400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 123600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0024 Expected Instruction=0024 
# 
# UVM_INFO testbench.sv(605) @ 123600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(629) @ 123600000: uvm_test_top.env.sb [ADDITION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 123800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6cb1 Expected Instruction=6cb1 
# 
# UVM_ERROR testbench.sv(847) @ 123800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 124000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=820f Expected Instruction=820f 
# 
# UVM_INFO testbench.sv(605) @ 124000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 124000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 124200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9de1 Expected Instruction=9de1 
# 
# UVM_ERROR testbench.sv(847) @ 124200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 124400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9a67 Expected Instruction=9a67 
# 
# UVM_ERROR testbench.sv(847) @ 124400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 124600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9797 Expected Instruction=9797 
# 
# UVM_ERROR testbench.sv(847) @ 124600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 124800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a8f3 Expected Instruction=a8f3 
# 
# UVM_ERROR testbench.sv(847) @ 124800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 125000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=840b Expected Instruction=840b 
# 
# UVM_INFO testbench.sv(605) @ 125000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 125000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 125200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c085 Expected Instruction=c085 
# 
# UVM_ERROR testbench.sv(847) @ 125200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 125400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=08a6 Expected Instruction=08a6 
# 
# UVM_ERROR testbench.sv(847) @ 125400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 125600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5ded Expected Instruction=5ded 
# 
# UVM_ERROR testbench.sv(847) @ 125600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 125800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c3e Expected Instruction=1c3e 
# 
# UVM_INFO testbench.sv(605) @ 125800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 125800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 126000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a583 Expected Instruction=a583 
# 
# UVM_ERROR testbench.sv(847) @ 126000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 126200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d16 Expected Instruction=7d16 
# 
# UVM_ERROR testbench.sv(847) @ 126200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 126400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=01f0 Expected Instruction=01f0 
# 
# UVM_ERROR testbench.sv(847) @ 126400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 126600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=65e7 Expected Instruction=65e7 
# 
# UVM_ERROR testbench.sv(847) @ 126600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 126800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5665 Expected Instruction=5665 
# 
# UVM_ERROR testbench.sv(847) @ 126800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 127000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=79f4 Expected Instruction=79f4 
# 
# UVM_ERROR testbench.sv(847) @ 127000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 127200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=109c Expected Instruction=109c 
# 
# UVM_ERROR testbench.sv(847) @ 127200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 127400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a67 Expected Instruction=3a67 
# 
# UVM_ERROR testbench.sv(847) @ 127400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 127600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=be2d Expected Instruction=be2d 
# 
# UVM_INFO testbench.sv(605) @ 127600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 127600000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=5
# 
# UVM_INFO testbench.sv(602) @ 127800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=02cf Expected Instruction=02cf 
# 
# UVM_ERROR testbench.sv(847) @ 127800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 128000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=387c Expected Instruction=387c 
# 
# UVM_ERROR testbench.sv(847) @ 128000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 128200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=21f6 Expected Instruction=21f6 
# 
# UVM_ERROR testbench.sv(847) @ 128200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 128400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=be3a Expected Instruction=be3a 
# 
# UVM_INFO testbench.sv(605) @ 128400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 128400000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=2
# 
# UVM_INFO testbench.sv(602) @ 128600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=150e Expected Instruction=150e 
# 
# UVM_ERROR testbench.sv(847) @ 128600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 128800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0dea Expected Instruction=0dea 
# 
# UVM_ERROR testbench.sv(847) @ 128800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 129000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d587 Expected Instruction=d587 
# 
# UVM_ERROR testbench.sv(847) @ 129000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 129200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b7b8 Expected Instruction=b7b8 
# 
# UVM_ERROR testbench.sv(847) @ 129200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 129400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ab9 Expected Instruction=9ab9 
# 
# UVM_ERROR testbench.sv(847) @ 129400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 129600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=468f Expected Instruction=468f 
# 
# UVM_ERROR testbench.sv(847) @ 129600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 129800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1872 Expected Instruction=1872 
# 
# UVM_ERROR testbench.sv(847) @ 129800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 130000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7f8d Expected Instruction=7f8d 
# 
# UVM_ERROR testbench.sv(847) @ 130000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 130200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=210f Expected Instruction=210f 
# 
# UVM_ERROR testbench.sv(847) @ 130200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 130400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=649d Expected Instruction=649d 
# 
# UVM_ERROR testbench.sv(847) @ 130400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 130600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7610 Expected Instruction=7610 
# 
# UVM_INFO testbench.sv(605) @ 130600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 130600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 130800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=54a8 Expected Instruction=54a8 
# 
# UVM_ERROR testbench.sv(847) @ 130800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 131000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=24b8 Expected Instruction=24b8 
# 
# UVM_ERROR testbench.sv(847) @ 131000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 131200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5c13 Expected Instruction=5c13 
# 
# UVM_INFO testbench.sv(605) @ 131200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 131200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 131400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=431f Expected Instruction=431f 
# 
# UVM_ERROR testbench.sv(847) @ 131400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 131600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1643 Expected Instruction=1643 
# 
# UVM_ERROR testbench.sv(847) @ 131600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 131800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c1f8 Expected Instruction=c1f8 
# 
# UVM_ERROR testbench.sv(847) @ 131800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 132000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a20e Expected Instruction=a20e 
# 
# UVM_INFO testbench.sv(605) @ 132000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 132000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 132200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=781c Expected Instruction=781c 
# 
# UVM_INFO testbench.sv(605) @ 132200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(738) @ 132200000: uvm_test_top.env.sb [BUFF/INV_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 132400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2166 Expected Instruction=2166 
# 
# UVM_ERROR testbench.sv(847) @ 132400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 132600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e010 Expected Instruction=e010 
# 
# UVM_INFO testbench.sv(605) @ 132600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 132600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=57360 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 132800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0a82 Expected Instruction=0a82 
# 
# UVM_ERROR testbench.sv(847) @ 132800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 133000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=07be Expected Instruction=07be 
# 
# UVM_ERROR testbench.sv(847) @ 133000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 133200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d335 Expected Instruction=d335 
# 
# UVM_ERROR testbench.sv(847) @ 133200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 133400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=197d Expected Instruction=197d 
# 
# UVM_ERROR testbench.sv(847) @ 133400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 133600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=741c Expected Instruction=741c 
# 
# UVM_INFO testbench.sv(605) @ 133600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 133600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 133800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8550 Expected Instruction=8550 
# 
# UVM_ERROR testbench.sv(847) @ 133800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 134000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3902 Expected Instruction=3902 
# 
# UVM_ERROR testbench.sv(847) @ 134000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 134200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=628c Expected Instruction=628c 
# 
# UVM_ERROR testbench.sv(847) @ 134200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 134400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f35 Expected Instruction=6f35 
# 
# UVM_ERROR testbench.sv(847) @ 134400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 134600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4240 Expected Instruction=4240 
# 
# UVM_ERROR testbench.sv(847) @ 134600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 134800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0f98 Expected Instruction=0f98 
# 
# UVM_ERROR testbench.sv(847) @ 134800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 135000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=abab Expected Instruction=abab 
# 
# UVM_ERROR testbench.sv(847) @ 135000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 135200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3bbc Expected Instruction=3bbc 
# 
# UVM_ERROR testbench.sv(847) @ 135200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 135400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2bd1 Expected Instruction=2bd1 
# 
# UVM_ERROR testbench.sv(847) @ 135400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 135600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3f71 Expected Instruction=3f71 
# 
# UVM_ERROR testbench.sv(847) @ 135600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 135800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a339 Expected Instruction=a339 
# 
# UVM_ERROR testbench.sv(847) @ 135800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 136000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a153 Expected Instruction=a153 
# 
# UVM_ERROR testbench.sv(847) @ 136000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 136200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=029d Expected Instruction=029d 
# 
# UVM_ERROR testbench.sv(847) @ 136200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 136400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e0ad Expected Instruction=e0ad 
# 
# UVM_ERROR testbench.sv(847) @ 136400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 136600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b09 Expected Instruction=8b09 
# 
# UVM_ERROR testbench.sv(847) @ 136600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 136800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4032 Expected Instruction=4032 
# 
# UVM_INFO testbench.sv(605) @ 136800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(680) @ 136800000: uvm_test_top.env.sb [AND/NAND_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 137000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=66d4 Expected Instruction=66d4 
# 
# UVM_ERROR testbench.sv(847) @ 137000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 137200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=95da Expected Instruction=95da 
# 
# UVM_ERROR testbench.sv(847) @ 137200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 137400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=956c Expected Instruction=956c 
# 
# UVM_ERROR testbench.sv(847) @ 137400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 137600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca67 Expected Instruction=ca67 
# 
# UVM_ERROR testbench.sv(847) @ 137600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 137800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3fe9 Expected Instruction=3fe9 
# 
# UVM_ERROR testbench.sv(847) @ 137800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 138000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=88b3 Expected Instruction=88b3 
# 
# UVM_ERROR testbench.sv(847) @ 138000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 138200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=40b2 Expected Instruction=40b2 
# 
# UVM_ERROR testbench.sv(847) @ 138200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 138400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9054 Expected Instruction=9054 
# 
# UVM_ERROR testbench.sv(847) @ 138400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 138600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a8f Expected Instruction=7a8f 
# 
# UVM_ERROR testbench.sv(847) @ 138600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 138800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d942 Expected Instruction=d942 
# 
# UVM_ERROR testbench.sv(847) @ 138800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 139000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5935 Expected Instruction=5935 
# 
# UVM_ERROR testbench.sv(847) @ 139000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 139200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5356 Expected Instruction=5356 
# 
# UVM_ERROR testbench.sv(847) @ 139200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 139400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7932 Expected Instruction=7932 
# 
# UVM_ERROR testbench.sv(847) @ 139400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 139600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=302a Expected Instruction=302a 
# 
# UVM_INFO testbench.sv(605) @ 139600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 139600000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 139800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c715 Expected Instruction=c715 
# 
# UVM_ERROR testbench.sv(847) @ 139800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 140000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=13b0 Expected Instruction=13b0 
# 
# UVM_ERROR testbench.sv(847) @ 140000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 140200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=50b4 Expected Instruction=50b4 
# 
# UVM_ERROR testbench.sv(847) @ 140200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 140400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9520 Expected Instruction=9520 
# 
# UVM_ERROR testbench.sv(847) @ 140400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 140600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ac71 Expected Instruction=ac71 
# 
# UVM_ERROR testbench.sv(847) @ 140600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 140800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8035 Expected Instruction=8035 
# 
# UVM_INFO testbench.sv(605) @ 140800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 140800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=0 
# 
# UVM_INFO testbench.sv(602) @ 141000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b75 Expected Instruction=0b75 
# 
# UVM_ERROR testbench.sv(847) @ 141000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 141200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c5d Expected Instruction=7c5d 
# 
# UVM_ERROR testbench.sv(847) @ 141200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 141400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b172 Expected Instruction=b172 
# 
# UVM_ERROR testbench.sv(847) @ 141400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 141600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b31 Expected Instruction=9b31 
# 
# UVM_ERROR testbench.sv(847) @ 141600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 141800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8bde Expected Instruction=8bde 
# 
# UVM_ERROR testbench.sv(847) @ 141800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 142000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef46 Expected Instruction=ef46 
# 
# UVM_ERROR testbench.sv(847) @ 142000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 142200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=82f0 Expected Instruction=82f0 
# 
# UVM_ERROR testbench.sv(847) @ 142200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 142400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b3ee Expected Instruction=b3ee 
# 
# UVM_ERROR testbench.sv(847) @ 142400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 142600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6759 Expected Instruction=6759 
# 
# UVM_ERROR testbench.sv(847) @ 142600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 142800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9963 Expected Instruction=9963 
# 
# UVM_ERROR testbench.sv(847) @ 142800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 143000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e577 Expected Instruction=e577 
# 
# UVM_ERROR testbench.sv(847) @ 143000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 143200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=15ac Expected Instruction=15ac 
# 
# UVM_ERROR testbench.sv(847) @ 143200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 143400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=671d Expected Instruction=671d 
# 
# UVM_ERROR testbench.sv(847) @ 143400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 143600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=60bf Expected Instruction=60bf 
# 
# UVM_ERROR testbench.sv(847) @ 143600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 143800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a568 Expected Instruction=a568 
# 
# UVM_ERROR testbench.sv(847) @ 143800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 144000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ad2f Expected Instruction=ad2f 
# 
# UVM_ERROR testbench.sv(847) @ 144000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 144200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bda5 Expected Instruction=bda5 
# 
# UVM_ERROR testbench.sv(847) @ 144200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 144400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1526 Expected Instruction=1526 
# 
# UVM_ERROR testbench.sv(847) @ 144400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 144600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f4f Expected Instruction=6f4f 
# 
# UVM_ERROR testbench.sv(847) @ 144600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 144800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7921 Expected Instruction=7921 
# 
# UVM_ERROR testbench.sv(847) @ 144800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 145000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7645 Expected Instruction=7645 
# 
# UVM_ERROR testbench.sv(847) @ 145000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 145200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e69f Expected Instruction=e69f 
# 
# UVM_ERROR testbench.sv(847) @ 145200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 145400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=501c Expected Instruction=501c 
# 
# UVM_INFO testbench.sv(605) @ 145400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(698) @ 145400000: uvm_test_top.env.sb [OR/NOR_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 145600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d75 Expected Instruction=7d75 
# 
# UVM_ERROR testbench.sv(847) @ 145600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 145800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea8b Expected Instruction=ea8b 
# 
# UVM_ERROR testbench.sv(847) @ 145800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 146000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=83f3 Expected Instruction=83f3 
# 
# UVM_ERROR testbench.sv(847) @ 146000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 146200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6833 Expected Instruction=6833 
# 
# UVM_INFO testbench.sv(605) @ 146200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(720) @ 146200000: uvm_test_top.env.sb [EXOR/EXNOR_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 146400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1961 Expected Instruction=1961 
# 
# UVM_ERROR testbench.sv(847) @ 146400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 146600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5270 Expected Instruction=5270 
# 
# UVM_ERROR testbench.sv(847) @ 146600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 146800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bcbb Expected Instruction=bcbb 
# 
# UVM_ERROR testbench.sv(847) @ 146800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 147000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca47 Expected Instruction=ca47 
# 
# UVM_ERROR testbench.sv(847) @ 147000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 147200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=226c Expected Instruction=226c 
# 
# UVM_ERROR testbench.sv(847) @ 147200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 147400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3b8b Expected Instruction=3b8b 
# 
# UVM_ERROR testbench.sv(847) @ 147400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 147600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dde2 Expected Instruction=dde2 
# 
# UVM_ERROR testbench.sv(847) @ 147600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 147800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=34bf Expected Instruction=34bf 
# 
# UVM_ERROR testbench.sv(847) @ 147800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 148000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=803c Expected Instruction=803c 
# 
# UVM_INFO testbench.sv(605) @ 148000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 148000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=0 
# 
# UVM_INFO testbench.sv(602) @ 148200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8ed7 Expected Instruction=8ed7 
# 
# UVM_ERROR testbench.sv(847) @ 148200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 148400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=07f2 Expected Instruction=07f2 
# 
# UVM_ERROR testbench.sv(847) @ 148400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 148600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d1db Expected Instruction=d1db 
# 
# UVM_ERROR testbench.sv(847) @ 148600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 148800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6ef0 Expected Instruction=6ef0 
# 
# UVM_ERROR testbench.sv(847) @ 148800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 149000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2765 Expected Instruction=2765 
# 
# UVM_ERROR testbench.sv(847) @ 149000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 149200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de85 Expected Instruction=de85 
# 
# UVM_ERROR testbench.sv(847) @ 149200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 149400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a358 Expected Instruction=a358 
# 
# UVM_ERROR testbench.sv(847) @ 149400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 149600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e3c6 Expected Instruction=e3c6 
# 
# UVM_ERROR testbench.sv(847) @ 149600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 149800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2957 Expected Instruction=2957 
# 
# UVM_ERROR testbench.sv(847) @ 149800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 150000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a950 Expected Instruction=a950 
# 
# UVM_ERROR testbench.sv(847) @ 150000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 150200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d4c1 Expected Instruction=d4c1 
# 
# UVM_ERROR testbench.sv(847) @ 150200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 150400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=79d8 Expected Instruction=79d8 
# 
# UVM_ERROR testbench.sv(847) @ 150400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 150600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bf57 Expected Instruction=bf57 
# 
# UVM_ERROR testbench.sv(847) @ 150600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 150800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3775 Expected Instruction=3775 
# 
# UVM_ERROR testbench.sv(847) @ 150800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 151000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b128 Expected Instruction=b128 
# 
# UVM_ERROR testbench.sv(847) @ 151000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 151200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=60d5 Expected Instruction=60d5 
# 
# UVM_ERROR testbench.sv(847) @ 151200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 151400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a468 Expected Instruction=a468 
# 
# UVM_ERROR testbench.sv(847) @ 151400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 151600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e0b9 Expected Instruction=e0b9 
# 
# UVM_ERROR testbench.sv(847) @ 151600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 151800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e243 Expected Instruction=e243 
# 
# UVM_ERROR testbench.sv(847) @ 151800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 152000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b31 Expected Instruction=6b31 
# 
# UVM_ERROR testbench.sv(847) @ 152000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 152200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4213 Expected Instruction=4213 
# 
# UVM_INFO testbench.sv(605) @ 152200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 152200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 152400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b072 Expected Instruction=b072 
# 
# UVM_ERROR testbench.sv(847) @ 152400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 152600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d18c Expected Instruction=d18c 
# 
# UVM_ERROR testbench.sv(847) @ 152600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 152800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca4d Expected Instruction=ca4d 
# 
# UVM_ERROR testbench.sv(847) @ 152800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 153000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e67 Expected Instruction=5e67 
# 
# UVM_ERROR testbench.sv(847) @ 153000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 153200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=145d Expected Instruction=145d 
# 
# UVM_ERROR testbench.sv(847) @ 153200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 153400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=089c Expected Instruction=089c 
# 
# UVM_ERROR testbench.sv(847) @ 153400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 153600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1bd6 Expected Instruction=1bd6 
# 
# UVM_ERROR testbench.sv(847) @ 153600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 153800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0e95 Expected Instruction=0e95 
# 
# UVM_ERROR testbench.sv(847) @ 153800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 154000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=454b Expected Instruction=454b 
# 
# UVM_ERROR testbench.sv(847) @ 154000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 154200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a58 Expected Instruction=3a58 
# 
# UVM_ERROR testbench.sv(847) @ 154200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 154400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=43ef Expected Instruction=43ef 
# 
# UVM_ERROR testbench.sv(847) @ 154400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 154600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eddc Expected Instruction=eddc 
# 
# UVM_ERROR testbench.sv(847) @ 154600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 154800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a181 Expected Instruction=a181 
# 
# UVM_ERROR testbench.sv(847) @ 154800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 155000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b4c0 Expected Instruction=b4c0 
# 
# UVM_ERROR testbench.sv(847) @ 155000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 155200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee81 Expected Instruction=ee81 
# 
# UVM_ERROR testbench.sv(847) @ 155200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 155400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0e19 Expected Instruction=0e19 
# 
# UVM_INFO testbench.sv(605) @ 155400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 155400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 155600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5996 Expected Instruction=5996 
# 
# UVM_ERROR testbench.sv(847) @ 155600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 155800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=26fa Expected Instruction=26fa 
# 
# UVM_ERROR testbench.sv(847) @ 155800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 156000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=339a Expected Instruction=339a 
# 
# UVM_ERROR testbench.sv(847) @ 156000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 156200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=984d Expected Instruction=984d 
# 
# UVM_ERROR testbench.sv(847) @ 156200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 156400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=424c Expected Instruction=424c 
# 
# UVM_ERROR testbench.sv(847) @ 156400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 156600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=65ca Expected Instruction=65ca 
# 
# UVM_ERROR testbench.sv(847) @ 156600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 156800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=844a Expected Instruction=844a 
# 
# UVM_ERROR testbench.sv(847) @ 156800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 157000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa32 Expected Instruction=aa32 
# 
# UVM_INFO testbench.sv(605) @ 157000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 157000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 157200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=48fb Expected Instruction=48fb 
# 
# UVM_ERROR testbench.sv(847) @ 157200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 157400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=660d Expected Instruction=660d 
# 
# UVM_INFO testbench.sv(605) @ 157400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 157400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 157600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c7ec Expected Instruction=c7ec 
# 
# UVM_ERROR testbench.sv(847) @ 157600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 157800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce09 Expected Instruction=ce09 
# 
# UVM_INFO testbench.sv(605) @ 157800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 157800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 158000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df1a Expected Instruction=df1a 
# 
# UVM_ERROR testbench.sv(847) @ 158000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 158200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=20e7 Expected Instruction=20e7 
# 
# UVM_ERROR testbench.sv(847) @ 158200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 158400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4342 Expected Instruction=4342 
# 
# UVM_ERROR testbench.sv(847) @ 158400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 158600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9f75 Expected Instruction=9f75 
# 
# UVM_ERROR testbench.sv(847) @ 158600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 158800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3722 Expected Instruction=3722 
# 
# UVM_ERROR testbench.sv(847) @ 158800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 159000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e9fa Expected Instruction=e9fa 
# 
# UVM_ERROR testbench.sv(847) @ 159000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 159200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=34aa Expected Instruction=34aa 
# 
# UVM_ERROR testbench.sv(847) @ 159200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 159400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=45c9 Expected Instruction=45c9 
# 
# UVM_ERROR testbench.sv(847) @ 159400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 159600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a82d Expected Instruction=a82d 
# 
# UVM_INFO testbench.sv(605) @ 159600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(784) @ 159600000: uvm_test_top.env.sb [LOAD_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 159800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0be7 Expected Instruction=0be7 
# 
# UVM_ERROR testbench.sv(847) @ 159800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 160000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=683b Expected Instruction=683b 
# 
# UVM_INFO testbench.sv(605) @ 160000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(720) @ 160000000: uvm_test_top.env.sb [EXOR/EXNOR_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 160200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a7eb Expected Instruction=a7eb 
# 
# UVM_ERROR testbench.sv(847) @ 160200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 160400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e1e9 Expected Instruction=e1e9 
# 
# UVM_ERROR testbench.sv(847) @ 160400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 160600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a754 Expected Instruction=a754 
# 
# UVM_ERROR testbench.sv(847) @ 160600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 160800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e63 Expected Instruction=8e63 
# 
# UVM_ERROR testbench.sv(847) @ 160800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 161000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c75 Expected Instruction=9c75 
# 
# UVM_ERROR testbench.sv(847) @ 161000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 161200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=725f Expected Instruction=725f 
# 
# UVM_ERROR testbench.sv(847) @ 161200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 161400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0259 Expected Instruction=0259 
# 
# UVM_ERROR testbench.sv(847) @ 161400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 161600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5840 Expected Instruction=5840 
# 
# UVM_ERROR testbench.sv(847) @ 161600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 161800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=257c Expected Instruction=257c 
# 
# UVM_ERROR testbench.sv(847) @ 161800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 162000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=364c Expected Instruction=364c 
# 
# UVM_ERROR testbench.sv(847) @ 162000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 162200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5206 Expected Instruction=5206 
# 
# UVM_INFO testbench.sv(605) @ 162200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 162200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 162400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=85e3 Expected Instruction=85e3 
# 
# UVM_ERROR testbench.sv(847) @ 162400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 162600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d41 Expected Instruction=3d41 
# 
# UVM_ERROR testbench.sv(847) @ 162600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 162800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=642d Expected Instruction=642d 
# 
# UVM_INFO testbench.sv(605) @ 162800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 162800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 163000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5605 Expected Instruction=5605 
# 
# UVM_INFO testbench.sv(605) @ 163000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 163000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 163200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=57ae Expected Instruction=57ae 
# 
# UVM_ERROR testbench.sv(847) @ 163200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 163400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7bc1 Expected Instruction=7bc1 
# 
# UVM_ERROR testbench.sv(847) @ 163400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 163600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2cc4 Expected Instruction=2cc4 
# 
# UVM_ERROR testbench.sv(847) @ 163600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 163800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=10a0 Expected Instruction=10a0 
# 
# UVM_ERROR testbench.sv(847) @ 163800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 164000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a331 Expected Instruction=a331 
# 
# UVM_ERROR testbench.sv(847) @ 164000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 164200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2c3a Expected Instruction=2c3a 
# 
# UVM_INFO testbench.sv(605) @ 164200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 164200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 164400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4fb4 Expected Instruction=4fb4 
# 
# UVM_ERROR testbench.sv(847) @ 164400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 164600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ded4 Expected Instruction=ded4 
# 
# UVM_ERROR testbench.sv(847) @ 164600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 164800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d5c Expected Instruction=2d5c 
# 
# UVM_ERROR testbench.sv(847) @ 164800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 165000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=579b Expected Instruction=579b 
# 
# UVM_ERROR testbench.sv(847) @ 165000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 165200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1dad Expected Instruction=1dad 
# 
# UVM_ERROR testbench.sv(847) @ 165200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 165400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8d81 Expected Instruction=8d81 
# 
# UVM_ERROR testbench.sv(847) @ 165400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 165600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=22e4 Expected Instruction=22e4 
# 
# UVM_ERROR testbench.sv(847) @ 165600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 165800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7202 Expected Instruction=7202 
# 
# UVM_INFO testbench.sv(605) @ 165800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 165800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 166000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d21e Expected Instruction=d21e 
# 
# UVM_INFO testbench.sv(605) @ 166000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 166000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=53790 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 166200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df58 Expected Instruction=df58 
# 
# UVM_ERROR testbench.sv(847) @ 166200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 166400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5309 Expected Instruction=5309 
# 
# UVM_ERROR testbench.sv(847) @ 166400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 166600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c113 Expected Instruction=c113 
# 
# UVM_ERROR testbench.sv(847) @ 166600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 166800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2382 Expected Instruction=2382 
# 
# UVM_ERROR testbench.sv(847) @ 166800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 167000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=96e0 Expected Instruction=96e0 
# 
# UVM_ERROR testbench.sv(847) @ 167000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 167200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3283 Expected Instruction=3283 
# 
# UVM_ERROR testbench.sv(847) @ 167200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 167400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6718 Expected Instruction=6718 
# 
# UVM_ERROR testbench.sv(847) @ 167400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 167600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a87b Expected Instruction=a87b 
# 
# UVM_ERROR testbench.sv(847) @ 167600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 167800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7566 Expected Instruction=7566 
# 
# UVM_ERROR testbench.sv(847) @ 167800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 168000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4a28 Expected Instruction=4a28 
# 
# UVM_INFO testbench.sv(605) @ 168000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 168000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 168200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a3c5 Expected Instruction=a3c5 
# 
# UVM_ERROR testbench.sv(847) @ 168200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 168400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6cdb Expected Instruction=6cdb 
# 
# UVM_ERROR testbench.sv(847) @ 168400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 168600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d7e Expected Instruction=5d7e 
# 
# UVM_ERROR testbench.sv(847) @ 168600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 168800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=380e Expected Instruction=380e 
# 
# UVM_INFO testbench.sv(605) @ 168800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 168800000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 169000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e62 Expected Instruction=1e62 
# 
# UVM_ERROR testbench.sv(847) @ 169000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 169200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=937a Expected Instruction=937a 
# 
# UVM_ERROR testbench.sv(847) @ 169200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 169400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3fe0 Expected Instruction=3fe0 
# 
# UVM_ERROR testbench.sv(847) @ 169400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 169600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=226e Expected Instruction=226e 
# 
# UVM_ERROR testbench.sv(847) @ 169600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 169800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=57ce Expected Instruction=57ce 
# 
# UVM_ERROR testbench.sv(847) @ 169800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 170000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3763 Expected Instruction=3763 
# 
# UVM_ERROR testbench.sv(847) @ 170000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 170200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1161 Expected Instruction=1161 
# 
# UVM_ERROR testbench.sv(847) @ 170200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 170400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=071b Expected Instruction=071b 
# 
# UVM_ERROR testbench.sv(847) @ 170400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 170600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ac1e Expected Instruction=ac1e 
# 
# UVM_INFO testbench.sv(605) @ 170600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 170600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 170800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a575 Expected Instruction=a575 
# 
# UVM_ERROR testbench.sv(847) @ 170800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 171000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c6a3 Expected Instruction=c6a3 
# 
# UVM_ERROR testbench.sv(847) @ 171000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 171200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=72cc Expected Instruction=72cc 
# 
# UVM_ERROR testbench.sv(847) @ 171200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 171400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c9d0 Expected Instruction=c9d0 
# 
# UVM_ERROR testbench.sv(847) @ 171400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 171600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=90e6 Expected Instruction=90e6 
# 
# UVM_ERROR testbench.sv(847) @ 171600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 171800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ccd Expected Instruction=9ccd 
# 
# UVM_ERROR testbench.sv(847) @ 171800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 172000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=53b0 Expected Instruction=53b0 
# 
# UVM_ERROR testbench.sv(847) @ 172000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 172200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2be5 Expected Instruction=2be5 
# 
# UVM_ERROR testbench.sv(847) @ 172200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 172400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a4df Expected Instruction=a4df 
# 
# UVM_ERROR testbench.sv(847) @ 172400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 172600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f32 Expected Instruction=5f32 
# 
# UVM_ERROR testbench.sv(847) @ 172600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 172800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=013b Expected Instruction=013b 
# 
# UVM_ERROR testbench.sv(847) @ 172800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 173000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b778 Expected Instruction=b778 
# 
# UVM_ERROR testbench.sv(847) @ 173000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 173200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9f2a Expected Instruction=9f2a 
# 
# UVM_ERROR testbench.sv(847) @ 173200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 173400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1847 Expected Instruction=1847 
# 
# UVM_ERROR testbench.sv(847) @ 173400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 173600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=48cc Expected Instruction=48cc 
# 
# UVM_ERROR testbench.sv(847) @ 173600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 173800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5745 Expected Instruction=5745 
# 
# UVM_ERROR testbench.sv(847) @ 173800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 174000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba12 Expected Instruction=ba12 
# 
# UVM_INFO testbench.sv(605) @ 174000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 174000000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=2
# 
# UVM_INFO testbench.sv(602) @ 174200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5299 Expected Instruction=5299 
# 
# UVM_ERROR testbench.sv(847) @ 174200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 174400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a29e Expected Instruction=a29e 
# 
# UVM_ERROR testbench.sv(847) @ 174400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 174600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=abfb Expected Instruction=abfb 
# 
# UVM_ERROR testbench.sv(847) @ 174600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 174800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b30c Expected Instruction=b30c 
# 
# UVM_ERROR testbench.sv(847) @ 174800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 175000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d81b Expected Instruction=d81b 
# 
# UVM_INFO testbench.sv(605) @ 175000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 175000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=55323 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 175200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d6f4 Expected Instruction=d6f4 
# 
# UVM_ERROR testbench.sv(847) @ 175200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 175400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=654f Expected Instruction=654f 
# 
# UVM_ERROR testbench.sv(847) @ 175400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 175600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f3f Expected Instruction=5f3f 
# 
# UVM_ERROR testbench.sv(847) @ 175600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 175800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2164 Expected Instruction=2164 
# 
# UVM_ERROR testbench.sv(847) @ 175800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 176000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4426 Expected Instruction=4426 
# 
# UVM_INFO testbench.sv(605) @ 176000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 176000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 176200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=88e9 Expected Instruction=88e9 
# 
# UVM_ERROR testbench.sv(847) @ 176200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 176400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e856 Expected Instruction=e856 
# 
# UVM_ERROR testbench.sv(847) @ 176400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 176600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b406 Expected Instruction=b406 
# 
# UVM_INFO testbench.sv(605) @ 176600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 176600000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=6
# 
# UVM_INFO testbench.sv(602) @ 176800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0a6c Expected Instruction=0a6c 
# 
# UVM_ERROR testbench.sv(847) @ 176800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 177000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=174f Expected Instruction=174f 
# 
# UVM_ERROR testbench.sv(847) @ 177000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 177200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1049 Expected Instruction=1049 
# 
# UVM_ERROR testbench.sv(847) @ 177200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 177400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d68 Expected Instruction=4d68 
# 
# UVM_ERROR testbench.sv(847) @ 177400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 177600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dbc8 Expected Instruction=dbc8 
# 
# UVM_ERROR testbench.sv(847) @ 177600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 177800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7782 Expected Instruction=7782 
# 
# UVM_ERROR testbench.sv(847) @ 177800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 178000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5eae Expected Instruction=5eae 
# 
# UVM_ERROR testbench.sv(847) @ 178000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 178200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9155 Expected Instruction=9155 
# 
# UVM_ERROR testbench.sv(847) @ 178200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 178400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=93f6 Expected Instruction=93f6 
# 
# UVM_ERROR testbench.sv(847) @ 178400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 178600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8d57 Expected Instruction=8d57 
# 
# UVM_ERROR testbench.sv(847) @ 178600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 178800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bc60 Expected Instruction=bc60 
# 
# UVM_ERROR testbench.sv(847) @ 178800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 179000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b6a2 Expected Instruction=b6a2 
# 
# UVM_ERROR testbench.sv(847) @ 179000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 179200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2bbd Expected Instruction=2bbd 
# 
# UVM_ERROR testbench.sv(847) @ 179200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 179400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=01bf Expected Instruction=01bf 
# 
# UVM_ERROR testbench.sv(847) @ 179400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 179600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3baa Expected Instruction=3baa 
# 
# UVM_ERROR testbench.sv(847) @ 179600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 179800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7f4f Expected Instruction=7f4f 
# 
# UVM_ERROR testbench.sv(847) @ 179800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 180000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0341 Expected Instruction=0341 
# 
# UVM_ERROR testbench.sv(847) @ 180000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 180200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef2f Expected Instruction=ef2f 
# 
# UVM_ERROR testbench.sv(847) @ 180200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 180400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3278 Expected Instruction=3278 
# 
# UVM_ERROR testbench.sv(847) @ 180400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 180600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d16 Expected Instruction=6d16 
# 
# UVM_ERROR testbench.sv(847) @ 180600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 180800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b26 Expected Instruction=6b26 
# 
# UVM_ERROR testbench.sv(847) @ 180800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 181000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8475 Expected Instruction=8475 
# 
# UVM_ERROR testbench.sv(847) @ 181000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 181200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e479 Expected Instruction=e479 
# 
# UVM_ERROR testbench.sv(847) @ 181200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 181400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d69d Expected Instruction=d69d 
# 
# UVM_ERROR testbench.sv(847) @ 181400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 181600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=53ec Expected Instruction=53ec 
# 
# UVM_ERROR testbench.sv(847) @ 181600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 181800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c889 Expected Instruction=c889 
# 
# UVM_ERROR testbench.sv(847) @ 181800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 182000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ccbb Expected Instruction=ccbb 
# 
# UVM_ERROR testbench.sv(847) @ 182000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 182200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b7b Expected Instruction=6b7b 
# 
# UVM_ERROR testbench.sv(847) @ 182200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 182400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cdb0 Expected Instruction=cdb0 
# 
# UVM_ERROR testbench.sv(847) @ 182400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 182600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=553f Expected Instruction=553f 
# 
# UVM_ERROR testbench.sv(847) @ 182600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 182800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b124 Expected Instruction=b124 
# 
# UVM_ERROR testbench.sv(847) @ 182800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 183000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=658e Expected Instruction=658e 
# 
# UVM_ERROR testbench.sv(847) @ 183000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 183200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ccea Expected Instruction=ccea 
# 
# UVM_ERROR testbench.sv(847) @ 183200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 183400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba9d Expected Instruction=ba9d 
# 
# UVM_ERROR testbench.sv(847) @ 183400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 183600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=91ed Expected Instruction=91ed 
# 
# UVM_ERROR testbench.sv(847) @ 183600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 183800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=14ba Expected Instruction=14ba 
# 
# UVM_ERROR testbench.sv(847) @ 183800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 184000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=282a Expected Instruction=282a 
# 
# UVM_INFO testbench.sv(605) @ 184000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(666) @ 184000000: uvm_test_top.env.sb [DECREMENT_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 184200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=abcc Expected Instruction=abcc 
# 
# UVM_ERROR testbench.sv(847) @ 184200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 184400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7fca Expected Instruction=7fca 
# 
# UVM_ERROR testbench.sv(847) @ 184400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 184600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=822e Expected Instruction=822e 
# 
# UVM_INFO testbench.sv(605) @ 184600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 184600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 184800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=491c Expected Instruction=491c 
# 
# UVM_ERROR testbench.sv(847) @ 184800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 185000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a1a8 Expected Instruction=a1a8 
# 
# UVM_ERROR testbench.sv(847) @ 185000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 185200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c27f Expected Instruction=c27f 
# 
# UVM_ERROR testbench.sv(847) @ 185200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 185400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d29d Expected Instruction=d29d 
# 
# UVM_ERROR testbench.sv(847) @ 185400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 185600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=770c Expected Instruction=770c 
# 
# UVM_ERROR testbench.sv(847) @ 185600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 185800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a2ab Expected Instruction=a2ab 
# 
# UVM_ERROR testbench.sv(847) @ 185800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 186000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d0c8 Expected Instruction=d0c8 
# 
# UVM_ERROR testbench.sv(847) @ 186000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 186200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=94c2 Expected Instruction=94c2 
# 
# UVM_ERROR testbench.sv(847) @ 186200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 186400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1f28 Expected Instruction=1f28 
# 
# UVM_ERROR testbench.sv(847) @ 186400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 186600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc6d Expected Instruction=cc6d 
# 
# UVM_ERROR testbench.sv(847) @ 186600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 186800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e06 Expected Instruction=8e06 
# 
# UVM_INFO testbench.sv(605) @ 186800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 186800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 187000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=688d Expected Instruction=688d 
# 
# UVM_ERROR testbench.sv(847) @ 187000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 187200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6365 Expected Instruction=6365 
# 
# UVM_ERROR testbench.sv(847) @ 187200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 187400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3dd2 Expected Instruction=3dd2 
# 
# UVM_ERROR testbench.sv(847) @ 187400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 187600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f50 Expected Instruction=6f50 
# 
# UVM_ERROR testbench.sv(847) @ 187600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 187800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9d24 Expected Instruction=9d24 
# 
# UVM_ERROR testbench.sv(847) @ 187800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 188000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=77aa Expected Instruction=77aa 
# 
# UVM_ERROR testbench.sv(847) @ 188000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 188200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=074d Expected Instruction=074d 
# 
# UVM_ERROR testbench.sv(847) @ 188200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 188400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e9d6 Expected Instruction=e9d6 
# 
# UVM_ERROR testbench.sv(847) @ 188400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 188600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5342 Expected Instruction=5342 
# 
# UVM_ERROR testbench.sv(847) @ 188600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 188800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e216 Expected Instruction=e216 
# 
# UVM_INFO testbench.sv(605) @ 188800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 188800000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=57878 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 189000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c197 Expected Instruction=c197 
# 
# UVM_ERROR testbench.sv(847) @ 189000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 189200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e49 Expected Instruction=8e49 
# 
# UVM_ERROR testbench.sv(847) @ 189200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 189400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=61f0 Expected Instruction=61f0 
# 
# UVM_ERROR testbench.sv(847) @ 189400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 189600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1f4d Expected Instruction=1f4d 
# 
# UVM_ERROR testbench.sv(847) @ 189600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 189800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ab0 Expected Instruction=9ab0 
# 
# UVM_ERROR testbench.sv(847) @ 189800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 190000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5774 Expected Instruction=5774 
# 
# UVM_ERROR testbench.sv(847) @ 190000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 190200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4a80 Expected Instruction=4a80 
# 
# UVM_ERROR testbench.sv(847) @ 190200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 190400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=22a8 Expected Instruction=22a8 
# 
# UVM_ERROR testbench.sv(847) @ 190400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 190600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bebc Expected Instruction=bebc 
# 
# UVM_ERROR testbench.sv(847) @ 190600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 190800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=195a Expected Instruction=195a 
# 
# UVM_ERROR testbench.sv(847) @ 190800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 191000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8559 Expected Instruction=8559 
# 
# UVM_ERROR testbench.sv(847) @ 191000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 191200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5842 Expected Instruction=5842 
# 
# UVM_ERROR testbench.sv(847) @ 191200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 191400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d31b Expected Instruction=d31b 
# 
# UVM_ERROR testbench.sv(847) @ 191400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 191600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e4a Expected Instruction=8e4a 
# 
# UVM_ERROR testbench.sv(847) @ 191600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 191800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d6ff Expected Instruction=d6ff 
# 
# UVM_ERROR testbench.sv(847) @ 191800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 192000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e560 Expected Instruction=e560 
# 
# UVM_ERROR testbench.sv(847) @ 192000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 192200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=414d Expected Instruction=414d 
# 
# UVM_ERROR testbench.sv(847) @ 192200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 192400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=85d5 Expected Instruction=85d5 
# 
# UVM_ERROR testbench.sv(847) @ 192400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 192600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=412a Expected Instruction=412a 
# 
# UVM_ERROR testbench.sv(847) @ 192600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 192800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b510 Expected Instruction=b510 
# 
# UVM_ERROR testbench.sv(847) @ 192800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 193000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=815f Expected Instruction=815f 
# 
# UVM_ERROR testbench.sv(847) @ 193000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 193200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e1cc Expected Instruction=e1cc 
# 
# UVM_ERROR testbench.sv(847) @ 193200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 193400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=83c0 Expected Instruction=83c0 
# 
# UVM_ERROR testbench.sv(847) @ 193400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 193600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8510 Expected Instruction=8510 
# 
# UVM_ERROR testbench.sv(847) @ 193600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 193800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb4f Expected Instruction=bb4f 
# 
# UVM_ERROR testbench.sv(847) @ 193800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 194000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef99 Expected Instruction=ef99 
# 
# UVM_ERROR testbench.sv(847) @ 194000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 194200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=809c Expected Instruction=809c 
# 
# UVM_ERROR testbench.sv(847) @ 194200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 194400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9610 Expected Instruction=9610 
# 
# UVM_INFO testbench.sv(605) @ 194400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 194400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 194600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a9b Expected Instruction=1a9b 
# 
# UVM_ERROR testbench.sv(847) @ 194600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 194800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea06 Expected Instruction=ea06 
# 
# UVM_INFO testbench.sv(605) @ 194800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 194800000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=59910 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 195000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0038 Expected Instruction=0038 
# 
# UVM_INFO testbench.sv(605) @ 195000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(629) @ 195000000: uvm_test_top.env.sb [ADDITION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 195200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae29 Expected Instruction=ae29 
# 
# UVM_INFO testbench.sv(605) @ 195200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 195200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 195400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb22 Expected Instruction=eb22 
# 
# UVM_ERROR testbench.sv(847) @ 195400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 195600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c21a Expected Instruction=c21a 
# 
# UVM_INFO testbench.sv(605) @ 195600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 195600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 195800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8dc1 Expected Instruction=8dc1 
# 
# UVM_ERROR testbench.sv(847) @ 195800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 196000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a9c Expected Instruction=7a9c 
# 
# UVM_ERROR testbench.sv(847) @ 196000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 196200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a9b Expected Instruction=6a9b 
# 
# UVM_ERROR testbench.sv(847) @ 196200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 196400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d1f Expected Instruction=4d1f 
# 
# UVM_ERROR testbench.sv(847) @ 196400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 196600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7104 Expected Instruction=7104 
# 
# UVM_ERROR testbench.sv(847) @ 196600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 196800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7476 Expected Instruction=7476 
# 
# UVM_ERROR testbench.sv(847) @ 196800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 197000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bbc9 Expected Instruction=bbc9 
# 
# UVM_ERROR testbench.sv(847) @ 197000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 197200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=36da Expected Instruction=36da 
# 
# UVM_ERROR testbench.sv(847) @ 197200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 197400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=731a Expected Instruction=731a 
# 
# UVM_ERROR testbench.sv(847) @ 197400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 197600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4f5c Expected Instruction=4f5c 
# 
# UVM_ERROR testbench.sv(847) @ 197600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 197800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7156 Expected Instruction=7156 
# 
# UVM_ERROR testbench.sv(847) @ 197800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 198000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1bdd Expected Instruction=1bdd 
# 
# UVM_ERROR testbench.sv(847) @ 198000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 198200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e473 Expected Instruction=e473 
# 
# UVM_ERROR testbench.sv(847) @ 198200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 198400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bc05 Expected Instruction=bc05 
# 
# UVM_INFO testbench.sv(605) @ 198400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 198400000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=5
# 
# UVM_INFO testbench.sv(602) @ 198600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8808 Expected Instruction=8808 
# 
# UVM_INFO testbench.sv(605) @ 198600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 198600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=0 
# 
# UVM_INFO testbench.sv(602) @ 198800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bab4 Expected Instruction=bab4 
# 
# UVM_ERROR testbench.sv(847) @ 198800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 199000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9cd2 Expected Instruction=9cd2 
# 
# UVM_ERROR testbench.sv(847) @ 199000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 199200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5690 Expected Instruction=5690 
# 
# UVM_ERROR testbench.sv(847) @ 199200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 199400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bc44 Expected Instruction=bc44 
# 
# UVM_ERROR testbench.sv(847) @ 199400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 199600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0328 Expected Instruction=0328 
# 
# UVM_ERROR testbench.sv(847) @ 199600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 199800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a1ac Expected Instruction=a1ac 
# 
# UVM_ERROR testbench.sv(847) @ 199800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 200000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d250 Expected Instruction=d250 
# 
# UVM_ERROR testbench.sv(847) @ 200000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 200200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=55de Expected Instruction=55de 
# 
# UVM_ERROR testbench.sv(847) @ 200200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 200400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1943 Expected Instruction=1943 
# 
# UVM_ERROR testbench.sv(847) @ 200400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 200600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a1c Expected Instruction=6a1c 
# 
# UVM_INFO testbench.sv(605) @ 200600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 200600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 200800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b560 Expected Instruction=b560 
# 
# UVM_ERROR testbench.sv(847) @ 200800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 201000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=78a7 Expected Instruction=78a7 
# 
# UVM_ERROR testbench.sv(847) @ 201000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 201200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bbb0 Expected Instruction=bbb0 
# 
# UVM_ERROR testbench.sv(847) @ 201200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 201400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e19a Expected Instruction=e19a 
# 
# UVM_ERROR testbench.sv(847) @ 201400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 201600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=53da Expected Instruction=53da 
# 
# UVM_ERROR testbench.sv(847) @ 201600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 201800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8377 Expected Instruction=8377 
# 
# UVM_ERROR testbench.sv(847) @ 201800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 202000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=81ca Expected Instruction=81ca 
# 
# UVM_ERROR testbench.sv(847) @ 202000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 202200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a096 Expected Instruction=a096 
# 
# UVM_ERROR testbench.sv(847) @ 202200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 202400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c647 Expected Instruction=c647 
# 
# UVM_ERROR testbench.sv(847) @ 202400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 202600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a2f6 Expected Instruction=a2f6 
# 
# UVM_ERROR testbench.sv(847) @ 202600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 202800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=baf9 Expected Instruction=baf9 
# 
# UVM_ERROR testbench.sv(847) @ 202800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 203000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af9c Expected Instruction=af9c 
# 
# UVM_ERROR testbench.sv(847) @ 203000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 203200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a745 Expected Instruction=a745 
# 
# UVM_ERROR testbench.sv(847) @ 203200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 203400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=40aa Expected Instruction=40aa 
# 
# UVM_ERROR testbench.sv(847) @ 203400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 203600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8d2a Expected Instruction=8d2a 
# 
# UVM_ERROR testbench.sv(847) @ 203600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 203800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b6ee Expected Instruction=b6ee 
# 
# UVM_ERROR testbench.sv(847) @ 203800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 204000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e928 Expected Instruction=e928 
# 
# UVM_ERROR testbench.sv(847) @ 204000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 204200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=073e Expected Instruction=073e 
# 
# UVM_ERROR testbench.sv(847) @ 204200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 204400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2995 Expected Instruction=2995 
# 
# UVM_ERROR testbench.sv(847) @ 204400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 204600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8dfa Expected Instruction=8dfa 
# 
# UVM_ERROR testbench.sv(847) @ 204600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 204800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a1a Expected Instruction=7a1a 
# 
# UVM_INFO testbench.sv(605) @ 204800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 204800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 205000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b063 Expected Instruction=b063 
# 
# UVM_ERROR testbench.sv(847) @ 205000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 205200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca1b Expected Instruction=ca1b 
# 
# UVM_INFO testbench.sv(605) @ 205200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 205200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 205400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3886 Expected Instruction=3886 
# 
# UVM_ERROR testbench.sv(847) @ 205400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 205600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d7f3 Expected Instruction=d7f3 
# 
# UVM_ERROR testbench.sv(847) @ 205600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 205800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a288 Expected Instruction=a288 
# 
# UVM_ERROR testbench.sv(847) @ 205800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 206000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=acd4 Expected Instruction=acd4 
# 
# UVM_ERROR testbench.sv(847) @ 206000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 206200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=77bc Expected Instruction=77bc 
# 
# UVM_ERROR testbench.sv(847) @ 206200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 206400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8db5 Expected Instruction=8db5 
# 
# UVM_ERROR testbench.sv(847) @ 206400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 206600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d21f Expected Instruction=d21f 
# 
# UVM_INFO testbench.sv(605) @ 206600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 206600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=53791 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 206800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6c59 Expected Instruction=6c59 
# 
# UVM_ERROR testbench.sv(847) @ 206800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 207000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dd00 Expected Instruction=dd00 
# 
# UVM_ERROR testbench.sv(847) @ 207000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 207200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=42eb Expected Instruction=42eb 
# 
# UVM_ERROR testbench.sv(847) @ 207200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 207400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0689 Expected Instruction=0689 
# 
# UVM_ERROR testbench.sv(847) @ 207400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 207600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d6a9 Expected Instruction=d6a9 
# 
# UVM_ERROR testbench.sv(847) @ 207600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 207800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6192 Expected Instruction=6192 
# 
# UVM_ERROR testbench.sv(847) @ 207800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 208000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=922e Expected Instruction=922e 
# 
# UVM_INFO testbench.sv(605) @ 208000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 208000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 208200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b0a Expected Instruction=0b0a 
# 
# UVM_ERROR testbench.sv(847) @ 208200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 208400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=93d3 Expected Instruction=93d3 
# 
# UVM_ERROR testbench.sv(847) @ 208400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 208600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9234 Expected Instruction=9234 
# 
# UVM_INFO testbench.sv(605) @ 208600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 208600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 208800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=43c3 Expected Instruction=43c3 
# 
# UVM_ERROR testbench.sv(847) @ 208800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 209000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9bec Expected Instruction=9bec 
# 
# UVM_ERROR testbench.sv(847) @ 209000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 209200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e3bf Expected Instruction=e3bf 
# 
# UVM_ERROR testbench.sv(847) @ 209200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 209400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9452 Expected Instruction=9452 
# 
# UVM_ERROR testbench.sv(847) @ 209400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 209600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aeff Expected Instruction=aeff 
# 
# UVM_ERROR testbench.sv(847) @ 209600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 209800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6ae8 Expected Instruction=6ae8 
# 
# UVM_ERROR testbench.sv(847) @ 209800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 210000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0f0d Expected Instruction=0f0d 
# 
# UVM_ERROR testbench.sv(847) @ 210000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 210200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4b67 Expected Instruction=4b67 
# 
# UVM_ERROR testbench.sv(847) @ 210200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 210400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6df8 Expected Instruction=6df8 
# 
# UVM_ERROR testbench.sv(847) @ 210400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 210600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7b65 Expected Instruction=7b65 
# 
# UVM_ERROR testbench.sv(847) @ 210600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 210800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d2ed Expected Instruction=d2ed 
# 
# UVM_ERROR testbench.sv(847) @ 210800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 211000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7b62 Expected Instruction=7b62 
# 
# UVM_ERROR testbench.sv(847) @ 211000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 211200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d77f Expected Instruction=d77f 
# 
# UVM_ERROR testbench.sv(847) @ 211200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 211400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3795 Expected Instruction=3795 
# 
# UVM_ERROR testbench.sv(847) @ 211400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 211600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1f11 Expected Instruction=1f11 
# 
# UVM_ERROR testbench.sv(847) @ 211600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 211800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d5ae Expected Instruction=d5ae 
# 
# UVM_ERROR testbench.sv(847) @ 211800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 212000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6714 Expected Instruction=6714 
# 
# UVM_ERROR testbench.sv(847) @ 212000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 212200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab59 Expected Instruction=ab59 
# 
# UVM_ERROR testbench.sv(847) @ 212200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 212400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=147b Expected Instruction=147b 
# 
# UVM_ERROR testbench.sv(847) @ 212400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 212600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c05f Expected Instruction=c05f 
# 
# UVM_ERROR testbench.sv(847) @ 212600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 212800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e590 Expected Instruction=e590 
# 
# UVM_ERROR testbench.sv(847) @ 212800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 213000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7f29 Expected Instruction=7f29 
# 
# UVM_ERROR testbench.sv(847) @ 213000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 213200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec68 Expected Instruction=ec68 
# 
# UVM_ERROR testbench.sv(847) @ 213200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 213400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e68 Expected Instruction=6e68 
# 
# UVM_ERROR testbench.sv(847) @ 213400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 213600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=92f7 Expected Instruction=92f7 
# 
# UVM_ERROR testbench.sv(847) @ 213600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 213800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4580 Expected Instruction=4580 
# 
# UVM_ERROR testbench.sv(847) @ 213800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 214000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6ffa Expected Instruction=6ffa 
# 
# UVM_ERROR testbench.sv(847) @ 214000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 214200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bac1 Expected Instruction=bac1 
# 
# UVM_ERROR testbench.sv(847) @ 214200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 214400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=41c9 Expected Instruction=41c9 
# 
# UVM_ERROR testbench.sv(847) @ 214400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 214600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=88af Expected Instruction=88af 
# 
# UVM_ERROR testbench.sv(847) @ 214600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 214800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2dca Expected Instruction=2dca 
# 
# UVM_ERROR testbench.sv(847) @ 214800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 215000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=44d9 Expected Instruction=44d9 
# 
# UVM_ERROR testbench.sv(847) @ 215000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 215200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0a2b Expected Instruction=0a2b 
# 
# UVM_INFO testbench.sv(605) @ 215200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 215200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 215400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc48 Expected Instruction=dc48 
# 
# UVM_ERROR testbench.sv(847) @ 215400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 215600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d0df Expected Instruction=d0df 
# 
# UVM_ERROR testbench.sv(847) @ 215600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 215800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae99 Expected Instruction=ae99 
# 
# UVM_ERROR testbench.sv(847) @ 215800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 216000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=661e Expected Instruction=661e 
# 
# UVM_INFO testbench.sv(605) @ 216000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 216000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 216200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b8c Expected Instruction=8b8c 
# 
# UVM_ERROR testbench.sv(847) @ 216200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 216400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5196 Expected Instruction=5196 
# 
# UVM_ERROR testbench.sv(847) @ 216400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 216600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9f4b Expected Instruction=9f4b 
# 
# UVM_ERROR testbench.sv(847) @ 216600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 216800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dcd9 Expected Instruction=dcd9 
# 
# UVM_ERROR testbench.sv(847) @ 216800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 217000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cef7 Expected Instruction=cef7 
# 
# UVM_ERROR testbench.sv(847) @ 217000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 217200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d6c Expected Instruction=7d6c 
# 
# UVM_ERROR testbench.sv(847) @ 217200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 217400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=50af Expected Instruction=50af 
# 
# UVM_ERROR testbench.sv(847) @ 217400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 217600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c24 Expected Instruction=7c24 
# 
# UVM_INFO testbench.sv(605) @ 217600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 217600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 217800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1354 Expected Instruction=1354 
# 
# UVM_ERROR testbench.sv(847) @ 217800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 218000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0883 Expected Instruction=0883 
# 
# UVM_ERROR testbench.sv(847) @ 218000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 218200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9263 Expected Instruction=9263 
# 
# UVM_ERROR testbench.sv(847) @ 218200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 218400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e41 Expected Instruction=1e41 
# 
# UVM_ERROR testbench.sv(847) @ 218400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 218600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d5b Expected Instruction=1d5b 
# 
# UVM_ERROR testbench.sv(847) @ 218600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 218800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db7e Expected Instruction=db7e 
# 
# UVM_ERROR testbench.sv(847) @ 218800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 219000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=394c Expected Instruction=394c 
# 
# UVM_ERROR testbench.sv(847) @ 219000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 219200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5dd7 Expected Instruction=5dd7 
# 
# UVM_ERROR testbench.sv(847) @ 219200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 219400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e1b Expected Instruction=5e1b 
# 
# UVM_INFO testbench.sv(605) @ 219400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 219400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 219600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2de1 Expected Instruction=2de1 
# 
# UVM_ERROR testbench.sv(847) @ 219600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 219800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9d4d Expected Instruction=9d4d 
# 
# UVM_ERROR testbench.sv(847) @ 219800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 220000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d081 Expected Instruction=d081 
# 
# UVM_ERROR testbench.sv(847) @ 220000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 220200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=651c Expected Instruction=651c 
# 
# UVM_ERROR testbench.sv(847) @ 220200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 220400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9456 Expected Instruction=9456 
# 
# UVM_ERROR testbench.sv(847) @ 220400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 220600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4953 Expected Instruction=4953 
# 
# UVM_ERROR testbench.sv(847) @ 220600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 220800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=071e Expected Instruction=071e 
# 
# UVM_ERROR testbench.sv(847) @ 220800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 221000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d796 Expected Instruction=d796 
# 
# UVM_ERROR testbench.sv(847) @ 221000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 221200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a4ef Expected Instruction=a4ef 
# 
# UVM_ERROR testbench.sv(847) @ 221200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 221400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=63d5 Expected Instruction=63d5 
# 
# UVM_ERROR testbench.sv(847) @ 221400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 221600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8136 Expected Instruction=8136 
# 
# UVM_ERROR testbench.sv(847) @ 221600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 221800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df80 Expected Instruction=df80 
# 
# UVM_ERROR testbench.sv(847) @ 221800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 222000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b59e Expected Instruction=b59e 
# 
# UVM_ERROR testbench.sv(847) @ 222000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 222200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a43b Expected Instruction=a43b 
# 
# UVM_INFO testbench.sv(605) @ 222200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 222200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 222400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5abd Expected Instruction=5abd 
# 
# UVM_ERROR testbench.sv(847) @ 222400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 222600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a99d Expected Instruction=a99d 
# 
# UVM_ERROR testbench.sv(847) @ 222600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 222800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d99 Expected Instruction=0d99 
# 
# UVM_ERROR testbench.sv(847) @ 222800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 223000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a3e7 Expected Instruction=a3e7 
# 
# UVM_ERROR testbench.sv(847) @ 223000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 223200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e809 Expected Instruction=e809 
# 
# UVM_INFO testbench.sv(605) @ 223200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 223200000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=59401 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 223400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c022 Expected Instruction=c022 
# 
# UVM_INFO testbench.sv(605) @ 223400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(752) @ 223400000: uvm_test_top.env.sb [SHIFT_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 223600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd1c Expected Instruction=cd1c 
# 
# UVM_ERROR testbench.sv(847) @ 223600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 223800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d78 Expected Instruction=4d78 
# 
# UVM_ERROR testbench.sv(847) @ 223800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 224000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3166 Expected Instruction=3166 
# 
# UVM_ERROR testbench.sv(847) @ 224000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 224200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=17be Expected Instruction=17be 
# 
# UVM_ERROR testbench.sv(847) @ 224200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 224400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0813 Expected Instruction=0813 
# 
# UVM_INFO testbench.sv(605) @ 224400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(629) @ 224400000: uvm_test_top.env.sb [ADDITION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 224600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=64d9 Expected Instruction=64d9 
# 
# UVM_ERROR testbench.sv(847) @ 224600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 224800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=22bb Expected Instruction=22bb 
# 
# UVM_ERROR testbench.sv(847) @ 224800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 225000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1757 Expected Instruction=1757 
# 
# UVM_ERROR testbench.sv(847) @ 225000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 225200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=05f3 Expected Instruction=05f3 
# 
# UVM_ERROR testbench.sv(847) @ 225200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 225400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d3d3 Expected Instruction=d3d3 
# 
# UVM_ERROR testbench.sv(847) @ 225400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 225600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4626 Expected Instruction=4626 
# 
# UVM_INFO testbench.sv(605) @ 225600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 225600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 225800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ebbf Expected Instruction=ebbf 
# 
# UVM_ERROR testbench.sv(847) @ 225800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 226000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=13b2 Expected Instruction=13b2 
# 
# UVM_ERROR testbench.sv(847) @ 226000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 226200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3fd5 Expected Instruction=3fd5 
# 
# UVM_ERROR testbench.sv(847) @ 226200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 226400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b77 Expected Instruction=2b77 
# 
# UVM_ERROR testbench.sv(847) @ 226400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 226600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=da7b Expected Instruction=da7b 
# 
# UVM_ERROR testbench.sv(847) @ 226600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 226800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=48d0 Expected Instruction=48d0 
# 
# UVM_ERROR testbench.sv(847) @ 226800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 227000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8bae Expected Instruction=8bae 
# 
# UVM_ERROR testbench.sv(847) @ 227000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 227200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d483 Expected Instruction=d483 
# 
# UVM_ERROR testbench.sv(847) @ 227200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 227400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=92bb Expected Instruction=92bb 
# 
# UVM_ERROR testbench.sv(847) @ 227400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 227600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d656 Expected Instruction=d656 
# 
# UVM_ERROR testbench.sv(847) @ 227600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 227800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8ebc Expected Instruction=8ebc 
# 
# UVM_ERROR testbench.sv(847) @ 227800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 228000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb0f Expected Instruction=eb0f 
# 
# UVM_ERROR testbench.sv(847) @ 228000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 228200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6367 Expected Instruction=6367 
# 
# UVM_ERROR testbench.sv(847) @ 228200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 228400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c3e1 Expected Instruction=c3e1 
# 
# UVM_ERROR testbench.sv(847) @ 228400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 228600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a752 Expected Instruction=a752 
# 
# UVM_ERROR testbench.sv(847) @ 228600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 228800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b88c Expected Instruction=b88c 
# 
# UVM_ERROR testbench.sv(847) @ 228800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 229000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d1be Expected Instruction=d1be 
# 
# UVM_ERROR testbench.sv(847) @ 229000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 229200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8dfb Expected Instruction=8dfb 
# 
# UVM_ERROR testbench.sv(847) @ 229200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 229400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b278 Expected Instruction=b278 
# 
# UVM_ERROR testbench.sv(847) @ 229400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 229600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0828 Expected Instruction=0828 
# 
# UVM_INFO testbench.sv(605) @ 229600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(629) @ 229600000: uvm_test_top.env.sb [ADDITION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 229800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8280 Expected Instruction=8280 
# 
# UVM_ERROR testbench.sv(847) @ 229800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 230000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd62 Expected Instruction=cd62 
# 
# UVM_ERROR testbench.sv(847) @ 230000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 230200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7e03 Expected Instruction=7e03 
# 
# UVM_INFO testbench.sv(605) @ 230200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 230200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 230400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=61aa Expected Instruction=61aa 
# 
# UVM_ERROR testbench.sv(847) @ 230400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 230600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4bca Expected Instruction=4bca 
# 
# UVM_ERROR testbench.sv(847) @ 230600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 230800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bc6d Expected Instruction=bc6d 
# 
# UVM_ERROR testbench.sv(847) @ 230800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 231000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a31c Expected Instruction=a31c 
# 
# UVM_ERROR testbench.sv(847) @ 231000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 231200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5247 Expected Instruction=5247 
# 
# UVM_ERROR testbench.sv(847) @ 231200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 231400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3e21 Expected Instruction=3e21 
# 
# UVM_INFO testbench.sv(605) @ 231400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 231400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 231600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b155 Expected Instruction=b155 
# 
# UVM_ERROR testbench.sv(847) @ 231600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 231800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c247 Expected Instruction=c247 
# 
# UVM_ERROR testbench.sv(847) @ 231800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 232000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b90a Expected Instruction=b90a 
# 
# UVM_ERROR testbench.sv(847) @ 232000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 232200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af53 Expected Instruction=af53 
# 
# UVM_ERROR testbench.sv(847) @ 232200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 232400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ac39 Expected Instruction=ac39 
# 
# UVM_INFO testbench.sv(605) @ 232400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 232400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 232600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a6d0 Expected Instruction=a6d0 
# 
# UVM_ERROR testbench.sv(847) @ 232600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 232800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c60a Expected Instruction=c60a 
# 
# UVM_INFO testbench.sv(605) @ 232800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 232800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 233000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dff2 Expected Instruction=dff2 
# 
# UVM_ERROR testbench.sv(847) @ 233000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 233200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ea3 Expected Instruction=4ea3 
# 
# UVM_ERROR testbench.sv(847) @ 233200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 233400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b2bc Expected Instruction=b2bc 
# 
# UVM_ERROR testbench.sv(847) @ 233400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 233600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c5c5 Expected Instruction=c5c5 
# 
# UVM_ERROR testbench.sv(847) @ 233600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 233800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a5e1 Expected Instruction=a5e1 
# 
# UVM_ERROR testbench.sv(847) @ 233800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 234000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=66ab Expected Instruction=66ab 
# 
# UVM_ERROR testbench.sv(847) @ 234000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 234200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6835 Expected Instruction=6835 
# 
# UVM_INFO testbench.sv(605) @ 234200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(720) @ 234200000: uvm_test_top.env.sb [EXOR/EXNOR_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 234400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3319 Expected Instruction=3319 
# 
# UVM_ERROR testbench.sv(847) @ 234400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 234600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd94 Expected Instruction=bd94 
# 
# UVM_ERROR testbench.sv(847) @ 234600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 234800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=707a Expected Instruction=707a 
# 
# UVM_ERROR testbench.sv(847) @ 234800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 235000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c19e Expected Instruction=c19e 
# 
# UVM_ERROR testbench.sv(847) @ 235000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 235200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=424a Expected Instruction=424a 
# 
# UVM_ERROR testbench.sv(847) @ 235200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 235400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=65ba Expected Instruction=65ba 
# 
# UVM_ERROR testbench.sv(847) @ 235400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 235600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c5f5 Expected Instruction=c5f5 
# 
# UVM_ERROR testbench.sv(847) @ 235600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 235800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d39 Expected Instruction=6d39 
# 
# UVM_ERROR testbench.sv(847) @ 235800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 236000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8280 Expected Instruction=8280 
# 
# UVM_ERROR testbench.sv(847) @ 236000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 236200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b520 Expected Instruction=b520 
# 
# UVM_ERROR testbench.sv(847) @ 236200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 236400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6224 Expected Instruction=6224 
# 
# UVM_INFO testbench.sv(605) @ 236400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 236400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 236600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aad0 Expected Instruction=aad0 
# 
# UVM_ERROR testbench.sv(847) @ 236600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 236800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6ce2 Expected Instruction=6ce2 
# 
# UVM_ERROR testbench.sv(847) @ 236800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 237000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c27 Expected Instruction=9c27 
# 
# UVM_INFO testbench.sv(605) @ 237000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 237000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 237200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a00f Expected Instruction=a00f 
# 
# UVM_INFO testbench.sv(605) @ 237200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(784) @ 237200000: uvm_test_top.env.sb [LOAD_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 237400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0413 Expected Instruction=0413 
# 
# UVM_INFO testbench.sv(605) @ 237400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 237400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 237600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1442 Expected Instruction=1442 
# 
# UVM_ERROR testbench.sv(847) @ 237600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 237800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=10f2 Expected Instruction=10f2 
# 
# UVM_ERROR testbench.sv(847) @ 237800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 238000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f49 Expected Instruction=5f49 
# 
# UVM_ERROR testbench.sv(847) @ 238000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 238200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d141 Expected Instruction=d141 
# 
# UVM_ERROR testbench.sv(847) @ 238200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 238400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d548 Expected Instruction=d548 
# 
# UVM_ERROR testbench.sv(847) @ 238400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 238600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca99 Expected Instruction=ca99 
# 
# UVM_ERROR testbench.sv(847) @ 238600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 238800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a9aa Expected Instruction=a9aa 
# 
# UVM_ERROR testbench.sv(847) @ 238800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 239000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e39d Expected Instruction=e39d 
# 
# UVM_ERROR testbench.sv(847) @ 239000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 239200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c3dc Expected Instruction=c3dc 
# 
# UVM_ERROR testbench.sv(847) @ 239200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 239400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=71c0 Expected Instruction=71c0 
# 
# UVM_ERROR testbench.sv(847) @ 239400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 239600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8ab0 Expected Instruction=8ab0 
# 
# UVM_ERROR testbench.sv(847) @ 239600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 239800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c56 Expected Instruction=0c56 
# 
# UVM_ERROR testbench.sv(847) @ 239800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 240000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=579e Expected Instruction=579e 
# 
# UVM_ERROR testbench.sv(847) @ 240000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 240200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0716 Expected Instruction=0716 
# 
# UVM_ERROR testbench.sv(847) @ 240200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 240400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e386 Expected Instruction=e386 
# 
# UVM_ERROR testbench.sv(847) @ 240400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 240600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ed10 Expected Instruction=ed10 
# 
# UVM_ERROR testbench.sv(847) @ 240600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 240800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6dcf Expected Instruction=6dcf 
# 
# UVM_ERROR testbench.sv(847) @ 240800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 241000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e7d Expected Instruction=8e7d 
# 
# UVM_ERROR testbench.sv(847) @ 241000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 241200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a996 Expected Instruction=a996 
# 
# UVM_ERROR testbench.sv(847) @ 241200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 241400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bebb Expected Instruction=bebb 
# 
# UVM_ERROR testbench.sv(847) @ 241400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 241600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=012f Expected Instruction=012f 
# 
# UVM_ERROR testbench.sv(847) @ 241600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 241800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb1a Expected Instruction=eb1a 
# 
# UVM_ERROR testbench.sv(847) @ 241800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 242000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b6e Expected Instruction=8b6e 
# 
# UVM_ERROR testbench.sv(847) @ 242000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 242200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8519 Expected Instruction=8519 
# 
# UVM_ERROR testbench.sv(847) @ 242200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 242400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=084c Expected Instruction=084c 
# 
# UVM_ERROR testbench.sv(847) @ 242400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 242600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab26 Expected Instruction=ab26 
# 
# UVM_ERROR testbench.sv(847) @ 242600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 242800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba21 Expected Instruction=ba21 
# 
# UVM_INFO testbench.sv(605) @ 242800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 242800000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=1
# 
# UVM_INFO testbench.sv(602) @ 243000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=827a Expected Instruction=827a 
# 
# UVM_ERROR testbench.sv(847) @ 243000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 243200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c605 Expected Instruction=c605 
# 
# UVM_INFO testbench.sv(605) @ 243200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 243200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 243400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a59f Expected Instruction=a59f 
# 
# UVM_ERROR testbench.sv(847) @ 243400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 243600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c599 Expected Instruction=c599 
# 
# UVM_ERROR testbench.sv(847) @ 243600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 243800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7920 Expected Instruction=7920 
# 
# UVM_ERROR testbench.sv(847) @ 243800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 244000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b3c Expected Instruction=8b3c 
# 
# UVM_ERROR testbench.sv(847) @ 244000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 244200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a66 Expected Instruction=5a66 
# 
# UVM_ERROR testbench.sv(847) @ 244200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 244400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bcc9 Expected Instruction=bcc9 
# 
# UVM_ERROR testbench.sv(847) @ 244400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 244600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d2fa Expected Instruction=d2fa 
# 
# UVM_ERROR testbench.sv(847) @ 244600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 244800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c77 Expected Instruction=9c77 
# 
# UVM_ERROR testbench.sv(847) @ 244800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 245000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=350b Expected Instruction=350b 
# 
# UVM_ERROR testbench.sv(847) @ 245000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 245200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=98a0 Expected Instruction=98a0 
# 
# UVM_ERROR testbench.sv(847) @ 245200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 245400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c8c Expected Instruction=0c8c 
# 
# UVM_ERROR testbench.sv(847) @ 245400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 245600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=71f3 Expected Instruction=71f3 
# 
# UVM_ERROR testbench.sv(847) @ 245600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 245800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=76a3 Expected Instruction=76a3 
# 
# UVM_ERROR testbench.sv(847) @ 245800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 246000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2aa1 Expected Instruction=2aa1 
# 
# UVM_ERROR testbench.sv(847) @ 246000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 246200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4481 Expected Instruction=4481 
# 
# UVM_ERROR testbench.sv(847) @ 246200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 246400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aacb Expected Instruction=aacb 
# 
# UVM_ERROR testbench.sv(847) @ 246400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 246600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6647 Expected Instruction=6647 
# 
# UVM_ERROR testbench.sv(847) @ 246600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 246800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2cc4 Expected Instruction=2cc4 
# 
# UVM_ERROR testbench.sv(847) @ 246800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 247000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2c92 Expected Instruction=2c92 
# 
# UVM_ERROR testbench.sv(847) @ 247000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 247200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa8c Expected Instruction=aa8c 
# 
# UVM_ERROR testbench.sv(847) @ 247200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 247400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dee5 Expected Instruction=dee5 
# 
# UVM_ERROR testbench.sv(847) @ 247400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 247600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ba2 Expected Instruction=1ba2 
# 
# UVM_ERROR testbench.sv(847) @ 247600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 247800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=00de Expected Instruction=00de 
# 
# UVM_ERROR testbench.sv(847) @ 247800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 248000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=80fd Expected Instruction=80fd 
# 
# UVM_ERROR testbench.sv(847) @ 248000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 248200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d8b1 Expected Instruction=d8b1 
# 
# UVM_ERROR testbench.sv(847) @ 248200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 248400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3275 Expected Instruction=3275 
# 
# UVM_ERROR testbench.sv(847) @ 248400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 248600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6577 Expected Instruction=6577 
# 
# UVM_ERROR testbench.sv(847) @ 248600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 248800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2c9b Expected Instruction=2c9b 
# 
# UVM_ERROR testbench.sv(847) @ 248800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 249000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1701 Expected Instruction=1701 
# 
# UVM_ERROR testbench.sv(847) @ 249000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 249200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=11ee Expected Instruction=11ee 
# 
# UVM_ERROR testbench.sv(847) @ 249200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 249400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8669 Expected Instruction=8669 
# 
# UVM_ERROR testbench.sv(847) @ 249400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 249600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c77e Expected Instruction=c77e 
# 
# UVM_ERROR testbench.sv(847) @ 249600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 249800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa3f Expected Instruction=aa3f 
# 
# UVM_INFO testbench.sv(605) @ 249800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 249800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 250000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d18 Expected Instruction=1d18 
# 
# UVM_ERROR testbench.sv(847) @ 250000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 250200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=beca Expected Instruction=beca 
# 
# UVM_ERROR testbench.sv(847) @ 250200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 250400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cabe Expected Instruction=cabe 
# 
# UVM_ERROR testbench.sv(847) @ 250400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 250600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4731 Expected Instruction=4731 
# 
# UVM_ERROR testbench.sv(847) @ 250600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 250800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b0a1 Expected Instruction=b0a1 
# 
# UVM_ERROR testbench.sv(847) @ 250800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 251000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=271b Expected Instruction=271b 
# 
# UVM_ERROR testbench.sv(847) @ 251000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 251200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=13d7 Expected Instruction=13d7 
# 
# UVM_ERROR testbench.sv(847) @ 251200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 251400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a860 Expected Instruction=a860 
# 
# UVM_ERROR testbench.sv(847) @ 251400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 251600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=01f4 Expected Instruction=01f4 
# 
# UVM_ERROR testbench.sv(847) @ 251600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 251800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e134 Expected Instruction=e134 
# 
# UVM_ERROR testbench.sv(847) @ 251800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 252000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec81 Expected Instruction=ec81 
# 
# UVM_ERROR testbench.sv(847) @ 252000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 252200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bdbd Expected Instruction=bdbd 
# 
# UVM_ERROR testbench.sv(847) @ 252200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 252400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e9dd Expected Instruction=e9dd 
# 
# UVM_ERROR testbench.sv(847) @ 252400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 252600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d7df Expected Instruction=d7df 
# 
# UVM_ERROR testbench.sv(847) @ 252600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 252800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d9e Expected Instruction=5d9e 
# 
# UVM_ERROR testbench.sv(847) @ 252800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 253000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd73 Expected Instruction=cd73 
# 
# UVM_ERROR testbench.sv(847) @ 253000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 253200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3bde Expected Instruction=3bde 
# 
# UVM_ERROR testbench.sv(847) @ 253200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 253400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=da4d Expected Instruction=da4d 
# 
# UVM_ERROR testbench.sv(847) @ 253400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 253600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=51dd Expected Instruction=51dd 
# 
# UVM_ERROR testbench.sv(847) @ 253600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 253800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2f15 Expected Instruction=2f15 
# 
# UVM_ERROR testbench.sv(847) @ 253800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 254000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e857 Expected Instruction=e857 
# 
# UVM_ERROR testbench.sv(847) @ 254000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 254200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5cfb Expected Instruction=5cfb 
# 
# UVM_ERROR testbench.sv(847) @ 254200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 254400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c87a Expected Instruction=c87a 
# 
# UVM_ERROR testbench.sv(847) @ 254400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 254600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=00c2 Expected Instruction=00c2 
# 
# UVM_ERROR testbench.sv(847) @ 254600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 254800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ae0 Expected Instruction=1ae0 
# 
# UVM_ERROR testbench.sv(847) @ 254800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 255000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=daa2 Expected Instruction=daa2 
# 
# UVM_ERROR testbench.sv(847) @ 255000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 255200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ca8 Expected Instruction=4ca8 
# 
# UVM_ERROR testbench.sv(847) @ 255200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 255400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4dec Expected Instruction=4dec 
# 
# UVM_ERROR testbench.sv(847) @ 255400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 255600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=344f Expected Instruction=344f 
# 
# UVM_ERROR testbench.sv(847) @ 255600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 255800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=875f Expected Instruction=875f 
# 
# UVM_ERROR testbench.sv(847) @ 255800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 256000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1cf2 Expected Instruction=1cf2 
# 
# UVM_ERROR testbench.sv(847) @ 256000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 256200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d31 Expected Instruction=7d31 
# 
# UVM_ERROR testbench.sv(847) @ 256200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 256400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef01 Expected Instruction=ef01 
# 
# UVM_ERROR testbench.sv(847) @ 256400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 256600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2961 Expected Instruction=2961 
# 
# UVM_ERROR testbench.sv(847) @ 256600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 256800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=58ba Expected Instruction=58ba 
# 
# UVM_ERROR testbench.sv(847) @ 256800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 257000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec10 Expected Instruction=ec10 
# 
# UVM_INFO testbench.sv(605) @ 257000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 257000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=60432 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 257200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dddf Expected Instruction=dddf 
# 
# UVM_ERROR testbench.sv(847) @ 257200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 257400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2750 Expected Instruction=2750 
# 
# UVM_ERROR testbench.sv(847) @ 257400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 257600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c72c Expected Instruction=c72c 
# 
# UVM_ERROR testbench.sv(847) @ 257600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 257800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b2b Expected Instruction=1b2b 
# 
# UVM_ERROR testbench.sv(847) @ 257800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 258000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b68f Expected Instruction=b68f 
# 
# UVM_ERROR testbench.sv(847) @ 258000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 258200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f5b Expected Instruction=5f5b 
# 
# UVM_ERROR testbench.sv(847) @ 258200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 258400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=285e Expected Instruction=285e 
# 
# UVM_ERROR testbench.sv(847) @ 258400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 258600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ceab Expected Instruction=ceab 
# 
# UVM_ERROR testbench.sv(847) @ 258600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 258800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a06b Expected Instruction=a06b 
# 
# UVM_ERROR testbench.sv(847) @ 258800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 259000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d2d Expected Instruction=5d2d 
# 
# UVM_ERROR testbench.sv(847) @ 259000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 259200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c406 Expected Instruction=c406 
# 
# UVM_INFO testbench.sv(605) @ 259200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 259200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 259400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b82 Expected Instruction=8b82 
# 
# UVM_ERROR testbench.sv(847) @ 259400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 259600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df2e Expected Instruction=df2e 
# 
# UVM_ERROR testbench.sv(847) @ 259600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 259800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1fd7 Expected Instruction=1fd7 
# 
# UVM_ERROR testbench.sv(847) @ 259800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 260000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0f97 Expected Instruction=0f97 
# 
# UVM_ERROR testbench.sv(847) @ 260000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 260200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=206b Expected Instruction=206b 
# 
# UVM_ERROR testbench.sv(847) @ 260200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 260400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2511 Expected Instruction=2511 
# 
# UVM_ERROR testbench.sv(847) @ 260400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 260600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d36d Expected Instruction=d36d 
# 
# UVM_ERROR testbench.sv(847) @ 260600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 260800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b31 Expected Instruction=1b31 
# 
# UVM_ERROR testbench.sv(847) @ 260800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 261000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3970 Expected Instruction=3970 
# 
# UVM_ERROR testbench.sv(847) @ 261000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 261200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb97 Expected Instruction=bb97 
# 
# UVM_ERROR testbench.sv(847) @ 261200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 261400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=120e Expected Instruction=120e 
# 
# UVM_INFO testbench.sv(605) @ 261400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 261400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 261600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d49 Expected Instruction=0d49 
# 
# UVM_ERROR testbench.sv(847) @ 261600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 261800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b1e Expected Instruction=6b1e 
# 
# UVM_ERROR testbench.sv(847) @ 261800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 262000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a27c Expected Instruction=a27c 
# 
# UVM_ERROR testbench.sv(847) @ 262000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 262200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=30d0 Expected Instruction=30d0 
# 
# UVM_ERROR testbench.sv(847) @ 262200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 262400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=78fb Expected Instruction=78fb 
# 
# UVM_ERROR testbench.sv(847) @ 262400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 262600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=51a5 Expected Instruction=51a5 
# 
# UVM_ERROR testbench.sv(847) @ 262600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 262800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=04e2 Expected Instruction=04e2 
# 
# UVM_ERROR testbench.sv(847) @ 262800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 263000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=18d7 Expected Instruction=18d7 
# 
# UVM_ERROR testbench.sv(847) @ 263000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 263200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=520a Expected Instruction=520a 
# 
# UVM_INFO testbench.sv(605) @ 263200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 263200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 263400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=81e6 Expected Instruction=81e6 
# 
# UVM_ERROR testbench.sv(847) @ 263400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 263600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a06 Expected Instruction=5a06 
# 
# UVM_INFO testbench.sv(605) @ 263600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 263600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 263800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0817 Expected Instruction=0817 
# 
# UVM_INFO testbench.sv(605) @ 263800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(629) @ 263800000: uvm_test_top.env.sb [ADDITION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 264000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3edd Expected Instruction=3edd 
# 
# UVM_ERROR testbench.sv(847) @ 264000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 264200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b8da Expected Instruction=b8da 
# 
# UVM_ERROR testbench.sv(847) @ 264200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 264400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e3cd Expected Instruction=e3cd 
# 
# UVM_ERROR testbench.sv(847) @ 264400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 264600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7199 Expected Instruction=7199 
# 
# UVM_ERROR testbench.sv(847) @ 264600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 264800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b7a5 Expected Instruction=b7a5 
# 
# UVM_ERROR testbench.sv(847) @ 264800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 265000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8924 Expected Instruction=8924 
# 
# UVM_ERROR testbench.sv(847) @ 265000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 265200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1866 Expected Instruction=1866 
# 
# UVM_ERROR testbench.sv(847) @ 265200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 265400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=36ca Expected Instruction=36ca 
# 
# UVM_ERROR testbench.sv(847) @ 265400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 265600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2057 Expected Instruction=2057 
# 
# UVM_ERROR testbench.sv(847) @ 265600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 265800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b096 Expected Instruction=b096 
# 
# UVM_ERROR testbench.sv(847) @ 265800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 266000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dfd0 Expected Instruction=dfd0 
# 
# UVM_ERROR testbench.sv(847) @ 266000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 266200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=08c1 Expected Instruction=08c1 
# 
# UVM_ERROR testbench.sv(847) @ 266200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 266400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1274 Expected Instruction=1274 
# 
# UVM_ERROR testbench.sv(847) @ 266400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 266600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c8b8 Expected Instruction=c8b8 
# 
# UVM_ERROR testbench.sv(847) @ 266600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 266800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9bd9 Expected Instruction=9bd9 
# 
# UVM_ERROR testbench.sv(847) @ 266800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 267000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5c81 Expected Instruction=5c81 
# 
# UVM_ERROR testbench.sv(847) @ 267000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 267200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd57 Expected Instruction=cd57 
# 
# UVM_ERROR testbench.sv(847) @ 267200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 267400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7dd8 Expected Instruction=7dd8 
# 
# UVM_ERROR testbench.sv(847) @ 267400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 267600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e7f Expected Instruction=1e7f 
# 
# UVM_ERROR testbench.sv(847) @ 267600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 267800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7011 Expected Instruction=7011 
# 
# UVM_INFO testbench.sv(605) @ 267800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(734) @ 267800000: uvm_test_top.env.sb [BUFF/INV_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 268000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c747 Expected Instruction=c747 
# 
# UVM_ERROR testbench.sv(847) @ 268000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 268200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=22a8 Expected Instruction=22a8 
# 
# UVM_ERROR testbench.sv(847) @ 268200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 268400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc45 Expected Instruction=cc45 
# 
# UVM_ERROR testbench.sv(847) @ 268400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 268600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dd63 Expected Instruction=dd63 
# 
# UVM_ERROR testbench.sv(847) @ 268600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 268800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c42a Expected Instruction=c42a 
# 
# UVM_INFO testbench.sv(605) @ 268800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 268800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 269000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d49b Expected Instruction=d49b 
# 
# UVM_ERROR testbench.sv(847) @ 269000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 269200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c06e Expected Instruction=c06e 
# 
# UVM_ERROR testbench.sv(847) @ 269200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 269400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=978a Expected Instruction=978a 
# 
# UVM_ERROR testbench.sv(847) @ 269400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 269600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e95b Expected Instruction=e95b 
# 
# UVM_ERROR testbench.sv(847) @ 269600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 269800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c82a Expected Instruction=c82a 
# 
# UVM_INFO testbench.sv(605) @ 269800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(752) @ 269800000: uvm_test_top.env.sb [SHIFT_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 270000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=72e5 Expected Instruction=72e5 
# 
# UVM_ERROR testbench.sv(847) @ 270000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 270200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b486 Expected Instruction=b486 
# 
# UVM_ERROR testbench.sv(847) @ 270200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 270400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1038 Expected Instruction=1038 
# 
# UVM_INFO testbench.sv(605) @ 270400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(640) @ 270400000: uvm_test_top.env.sb [SUBTRACTION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 270600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b46 Expected Instruction=6b46 
# 
# UVM_ERROR testbench.sv(847) @ 270600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 270800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7eff Expected Instruction=7eff 
# 
# UVM_ERROR testbench.sv(847) @ 270800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 271000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d0b0 Expected Instruction=d0b0 
# 
# UVM_ERROR testbench.sv(847) @ 271000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 271200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3eb1 Expected Instruction=3eb1 
# 
# UVM_ERROR testbench.sv(847) @ 271200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 271400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2cce Expected Instruction=2cce 
# 
# UVM_ERROR testbench.sv(847) @ 271400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 271600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5016 Expected Instruction=5016 
# 
# UVM_INFO testbench.sv(605) @ 271600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(698) @ 271600000: uvm_test_top.env.sb [OR/NOR_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 271800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=822e Expected Instruction=822e 
# 
# UVM_INFO testbench.sv(605) @ 271800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 271800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 272000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d3c0 Expected Instruction=d3c0 
# 
# UVM_ERROR testbench.sv(847) @ 272000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 272200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1544 Expected Instruction=1544 
# 
# UVM_ERROR testbench.sv(847) @ 272200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 272400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d262 Expected Instruction=d262 
# 
# UVM_ERROR testbench.sv(847) @ 272400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 272600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e234 Expected Instruction=e234 
# 
# UVM_INFO testbench.sv(605) @ 272600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 272600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=57908 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 272800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0220 Expected Instruction=0220 
# 
# UVM_INFO testbench.sv(605) @ 272800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 272800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 273000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bacc Expected Instruction=bacc 
# 
# UVM_ERROR testbench.sv(847) @ 273000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 273200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9461 Expected Instruction=9461 
# 
# UVM_ERROR testbench.sv(847) @ 273200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 273400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=276a Expected Instruction=276a 
# 
# UVM_ERROR testbench.sv(847) @ 273400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 273600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e42a Expected Instruction=e42a 
# 
# UVM_INFO testbench.sv(605) @ 273600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 273600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=58410 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 273800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d4f9 Expected Instruction=d4f9 
# 
# UVM_ERROR testbench.sv(847) @ 273800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 274000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1350 Expected Instruction=1350 
# 
# UVM_ERROR testbench.sv(847) @ 274000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 274200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7988 Expected Instruction=7988 
# 
# UVM_ERROR testbench.sv(847) @ 274200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 274400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a0d1 Expected Instruction=a0d1 
# 
# UVM_ERROR testbench.sv(847) @ 274400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 274600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a917 Expected Instruction=a917 
# 
# UVM_ERROR testbench.sv(847) @ 274600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 274800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1331 Expected Instruction=1331 
# 
# UVM_ERROR testbench.sv(847) @ 274800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 275000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b8de Expected Instruction=b8de 
# 
# UVM_ERROR testbench.sv(847) @ 275000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 275200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8ec4 Expected Instruction=8ec4 
# 
# UVM_ERROR testbench.sv(847) @ 275200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 275400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=36b6 Expected Instruction=36b6 
# 
# UVM_ERROR testbench.sv(847) @ 275400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 275600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=607c Expected Instruction=607c 
# 
# UVM_ERROR testbench.sv(847) @ 275600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 275800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8abd Expected Instruction=8abd 
# 
# UVM_ERROR testbench.sv(847) @ 275800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 276000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=851a Expected Instruction=851a 
# 
# UVM_ERROR testbench.sv(847) @ 276000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 276200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d125 Expected Instruction=d125 
# 
# UVM_ERROR testbench.sv(847) @ 276200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 276400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea88 Expected Instruction=ea88 
# 
# UVM_ERROR testbench.sv(847) @ 276400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 276600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e91 Expected Instruction=8e91 
# 
# UVM_ERROR testbench.sv(847) @ 276600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 276800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1fa9 Expected Instruction=1fa9 
# 
# UVM_ERROR testbench.sv(847) @ 276800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 277000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7371 Expected Instruction=7371 
# 
# UVM_ERROR testbench.sv(847) @ 277000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 277200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=80e4 Expected Instruction=80e4 
# 
# UVM_ERROR testbench.sv(847) @ 277200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 277400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bc43 Expected Instruction=bc43 
# 
# UVM_ERROR testbench.sv(847) @ 277400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 277600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9efa Expected Instruction=9efa 
# 
# UVM_ERROR testbench.sv(847) @ 277600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 277800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d81 Expected Instruction=7d81 
# 
# UVM_ERROR testbench.sv(847) @ 277800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 278000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d848 Expected Instruction=d848 
# 
# UVM_ERROR testbench.sv(847) @ 278000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 278200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dce5 Expected Instruction=dce5 
# 
# UVM_ERROR testbench.sv(847) @ 278200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 278400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8ca9 Expected Instruction=8ca9 
# 
# UVM_ERROR testbench.sv(847) @ 278400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 278600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d03c Expected Instruction=d03c 
# 
# UVM_INFO testbench.sv(605) @ 278600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 278600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=53308 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 278800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e159 Expected Instruction=e159 
# 
# UVM_ERROR testbench.sv(847) @ 278800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 279000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3743 Expected Instruction=3743 
# 
# UVM_ERROR testbench.sv(847) @ 279000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 279200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ea0 Expected Instruction=9ea0 
# 
# UVM_ERROR testbench.sv(847) @ 279200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 279400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=827f Expected Instruction=827f 
# 
# UVM_ERROR testbench.sv(847) @ 279400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 279600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=156c Expected Instruction=156c 
# 
# UVM_ERROR testbench.sv(847) @ 279600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 279800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c06 Expected Instruction=1c06 
# 
# UVM_INFO testbench.sv(605) @ 279800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 279800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 280000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1f66 Expected Instruction=1f66 
# 
# UVM_ERROR testbench.sv(847) @ 280000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 280200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e6c4 Expected Instruction=e6c4 
# 
# UVM_ERROR testbench.sv(847) @ 280200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 280400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc56 Expected Instruction=dc56 
# 
# UVM_ERROR testbench.sv(847) @ 280400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 280600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e638 Expected Instruction=e638 
# 
# UVM_INFO testbench.sv(605) @ 280600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 280600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=58936 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 280800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d62 Expected Instruction=4d62 
# 
# UVM_ERROR testbench.sv(847) @ 280800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 281000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=85bb Expected Instruction=85bb 
# 
# UVM_ERROR testbench.sv(847) @ 281000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 281200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2280 Expected Instruction=2280 
# 
# UVM_ERROR testbench.sv(847) @ 281200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 281400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cbf1 Expected Instruction=cbf1 
# 
# UVM_ERROR testbench.sv(847) @ 281400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 281600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=36eb Expected Instruction=36eb 
# 
# UVM_ERROR testbench.sv(847) @ 281600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 281800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=286f Expected Instruction=286f 
# 
# UVM_ERROR testbench.sv(847) @ 281800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 282000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=adbe Expected Instruction=adbe 
# 
# UVM_ERROR testbench.sv(847) @ 282000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 282200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1fcb Expected Instruction=1fcb 
# 
# UVM_ERROR testbench.sv(847) @ 282200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 282400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3348 Expected Instruction=3348 
# 
# UVM_ERROR testbench.sv(847) @ 282400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 282600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=848f Expected Instruction=848f 
# 
# UVM_ERROR testbench.sv(847) @ 282600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 282800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1146 Expected Instruction=1146 
# 
# UVM_ERROR testbench.sv(847) @ 282800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 283000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=59fe Expected Instruction=59fe 
# 
# UVM_ERROR testbench.sv(847) @ 283000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 283200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a170 Expected Instruction=a170 
# 
# UVM_ERROR testbench.sv(847) @ 283200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 283400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=923f Expected Instruction=923f 
# 
# UVM_INFO testbench.sv(605) @ 283400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 283400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 283600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4f94 Expected Instruction=4f94 
# 
# UVM_ERROR testbench.sv(847) @ 283600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 283800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4bb0 Expected Instruction=4bb0 
# 
# UVM_ERROR testbench.sv(847) @ 283800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 284000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e79 Expected Instruction=6e79 
# 
# UVM_ERROR testbench.sv(847) @ 284000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 284200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=46a4 Expected Instruction=46a4 
# 
# UVM_ERROR testbench.sv(847) @ 284200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 284400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=939d Expected Instruction=939d 
# 
# UVM_ERROR testbench.sv(847) @ 284400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 284600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=26d0 Expected Instruction=26d0 
# 
# UVM_ERROR testbench.sv(847) @ 284600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 284800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=008c Expected Instruction=008c 
# 
# UVM_ERROR testbench.sv(847) @ 284800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 285000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8510 Expected Instruction=8510 
# 
# UVM_ERROR testbench.sv(847) @ 285000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 285200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=751f Expected Instruction=751f 
# 
# UVM_ERROR testbench.sv(847) @ 285200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 285400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3086 Expected Instruction=3086 
# 
# UVM_ERROR testbench.sv(847) @ 285400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 285600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0e57 Expected Instruction=0e57 
# 
# UVM_ERROR testbench.sv(847) @ 285600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 285800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3f30 Expected Instruction=3f30 
# 
# UVM_ERROR testbench.sv(847) @ 285800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 286000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8cfa Expected Instruction=8cfa 
# 
# UVM_ERROR testbench.sv(847) @ 286000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 286200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e8c4 Expected Instruction=e8c4 
# 
# UVM_ERROR testbench.sv(847) @ 286200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 286400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cded Expected Instruction=cded 
# 
# UVM_ERROR testbench.sv(847) @ 286400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 286600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b56 Expected Instruction=2b56 
# 
# UVM_ERROR testbench.sv(847) @ 286600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 286800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=12ae Expected Instruction=12ae 
# 
# UVM_ERROR testbench.sv(847) @ 286800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 287000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=163c Expected Instruction=163c 
# 
# UVM_INFO testbench.sv(605) @ 287000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 287000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 287200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2060 Expected Instruction=2060 
# 
# UVM_ERROR testbench.sv(847) @ 287200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 287400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=78d6 Expected Instruction=78d6 
# 
# UVM_ERROR testbench.sv(847) @ 287400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 287600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c781 Expected Instruction=c781 
# 
# UVM_ERROR testbench.sv(847) @ 287600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 287800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2bb0 Expected Instruction=2bb0 
# 
# UVM_ERROR testbench.sv(847) @ 287800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 288000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=947a Expected Instruction=947a 
# 
# UVM_ERROR testbench.sv(847) @ 288000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 288200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e042 Expected Instruction=e042 
# 
# UVM_ERROR testbench.sv(847) @ 288200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 288400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bae3 Expected Instruction=bae3 
# 
# UVM_ERROR testbench.sv(847) @ 288400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 288600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d16 Expected Instruction=2d16 
# 
# UVM_ERROR testbench.sv(847) @ 288600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 288800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=daef Expected Instruction=daef 
# 
# UVM_ERROR testbench.sv(847) @ 288800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 289000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce46 Expected Instruction=ce46 
# 
# UVM_ERROR testbench.sv(847) @ 289000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 289200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3e20 Expected Instruction=3e20 
# 
# UVM_INFO testbench.sv(605) @ 289200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 289200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 289400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ac05 Expected Instruction=ac05 
# 
# UVM_INFO testbench.sv(605) @ 289400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 289400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 289600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd7e Expected Instruction=bd7e 
# 
# UVM_ERROR testbench.sv(847) @ 289600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 289800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a3e4 Expected Instruction=a3e4 
# 
# UVM_ERROR testbench.sv(847) @ 289800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 290000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3fb2 Expected Instruction=3fb2 
# 
# UVM_ERROR testbench.sv(847) @ 290000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 290200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=709b Expected Instruction=709b 
# 
# UVM_ERROR testbench.sv(847) @ 290200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 290400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d6f7 Expected Instruction=d6f7 
# 
# UVM_ERROR testbench.sv(847) @ 290400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 290600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c57 Expected Instruction=9c57 
# 
# UVM_ERROR testbench.sv(847) @ 290600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 290800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c3cf Expected Instruction=c3cf 
# 
# UVM_ERROR testbench.sv(847) @ 290800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 291000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=79c5 Expected Instruction=79c5 
# 
# UVM_ERROR testbench.sv(847) @ 291000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 291200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa91 Expected Instruction=aa91 
# 
# UVM_ERROR testbench.sv(847) @ 291200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 291400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b54 Expected Instruction=8b54 
# 
# UVM_ERROR testbench.sv(847) @ 291400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 291600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b1e4 Expected Instruction=b1e4 
# 
# UVM_ERROR testbench.sv(847) @ 291600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 291800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=06b4 Expected Instruction=06b4 
# 
# UVM_ERROR testbench.sv(847) @ 291800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 292000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a4e1 Expected Instruction=a4e1 
# 
# UVM_ERROR testbench.sv(847) @ 292000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 292200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=543c Expected Instruction=543c 
# 
# UVM_INFO testbench.sv(605) @ 292200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 292200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 292400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b3e1 Expected Instruction=b3e1 
# 
# UVM_ERROR testbench.sv(847) @ 292400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 292600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=afb9 Expected Instruction=afb9 
# 
# UVM_ERROR testbench.sv(847) @ 292600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 292800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e3c9 Expected Instruction=e3c9 
# 
# UVM_ERROR testbench.sv(847) @ 292800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 293000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e2ea Expected Instruction=e2ea 
# 
# UVM_ERROR testbench.sv(847) @ 293000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 293200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=46e7 Expected Instruction=46e7 
# 
# UVM_ERROR testbench.sv(847) @ 293200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 293400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=244a Expected Instruction=244a 
# 
# UVM_ERROR testbench.sv(847) @ 293400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 293600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c9de Expected Instruction=c9de 
# 
# UVM_ERROR testbench.sv(847) @ 293600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 293800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1f82 Expected Instruction=1f82 
# 
# UVM_ERROR testbench.sv(847) @ 293800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 294000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c6e Expected Instruction=7c6e 
# 
# UVM_ERROR testbench.sv(847) @ 294000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 294200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3003 Expected Instruction=3003 
# 
# UVM_INFO testbench.sv(605) @ 294200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 294200000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 294400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c8b2 Expected Instruction=c8b2 
# 
# UVM_ERROR testbench.sv(847) @ 294400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 294600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=27aa Expected Instruction=27aa 
# 
# UVM_ERROR testbench.sv(847) @ 294600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 294800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5499 Expected Instruction=5499 
# 
# UVM_ERROR testbench.sv(847) @ 294800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 295000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=53c7 Expected Instruction=53c7 
# 
# UVM_ERROR testbench.sv(847) @ 295000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 295200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9a0a Expected Instruction=9a0a 
# 
# UVM_INFO testbench.sv(605) @ 295200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 295200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 295400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3e5c Expected Instruction=3e5c 
# 
# UVM_ERROR testbench.sv(847) @ 295400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 295600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c79 Expected Instruction=7c79 
# 
# UVM_ERROR testbench.sv(847) @ 295600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 295800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b7a7 Expected Instruction=b7a7 
# 
# UVM_ERROR testbench.sv(847) @ 295800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 296000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a08 Expected Instruction=5a08 
# 
# UVM_INFO testbench.sv(605) @ 296000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 296000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 296200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=710c Expected Instruction=710c 
# 
# UVM_ERROR testbench.sv(847) @ 296200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 296400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae9c Expected Instruction=ae9c 
# 
# UVM_ERROR testbench.sv(847) @ 296400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 296600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e9df Expected Instruction=e9df 
# 
# UVM_ERROR testbench.sv(847) @ 296600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 296800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e5e Expected Instruction=8e5e 
# 
# UVM_ERROR testbench.sv(847) @ 296800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 297000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e22 Expected Instruction=9e22 
# 
# UVM_INFO testbench.sv(605) @ 297000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 297000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 297200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4413 Expected Instruction=4413 
# 
# UVM_INFO testbench.sv(605) @ 297200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 297200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 297400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d000 Expected Instruction=d000 
# 
# UVM_INFO testbench.sv(605) @ 297400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 297400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=53248 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 297600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5006 Expected Instruction=5006 
# 
# UVM_INFO testbench.sv(605) @ 297600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(698) @ 297600000: uvm_test_top.env.sb [OR/NOR_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 297800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=128d Expected Instruction=128d 
# 
# UVM_ERROR testbench.sv(847) @ 297800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 298000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a232 Expected Instruction=a232 
# 
# UVM_INFO testbench.sv(605) @ 298000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 298000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 298200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b6f Expected Instruction=6b6f 
# 
# UVM_ERROR testbench.sv(847) @ 298200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 298400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=35d9 Expected Instruction=35d9 
# 
# UVM_ERROR testbench.sv(847) @ 298400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 298600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca5e Expected Instruction=ca5e 
# 
# UVM_ERROR testbench.sv(847) @ 298600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 298800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3626 Expected Instruction=3626 
# 
# UVM_INFO testbench.sv(605) @ 298800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 298800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 299000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e612 Expected Instruction=e612 
# 
# UVM_INFO testbench.sv(605) @ 299000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 299000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=58898 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 299200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3f68 Expected Instruction=3f68 
# 
# UVM_ERROR testbench.sv(847) @ 299200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 299400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=194f Expected Instruction=194f 
# 
# UVM_ERROR testbench.sv(847) @ 299400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 299600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e4de Expected Instruction=e4de 
# 
# UVM_ERROR testbench.sv(847) @ 299600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 299800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6164 Expected Instruction=6164 
# 
# UVM_ERROR testbench.sv(847) @ 299800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 300000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=70a7 Expected Instruction=70a7 
# 
# UVM_ERROR testbench.sv(847) @ 300000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 300200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9a98 Expected Instruction=9a98 
# 
# UVM_ERROR testbench.sv(847) @ 300200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 300400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1908 Expected Instruction=1908 
# 
# UVM_ERROR testbench.sv(847) @ 300400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 300600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db74 Expected Instruction=db74 
# 
# UVM_ERROR testbench.sv(847) @ 300600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 300800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=203d Expected Instruction=203d 
# 
# UVM_INFO testbench.sv(605) @ 300800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(666) @ 300800000: uvm_test_top.env.sb [DECREMENT_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 301000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5aab Expected Instruction=5aab 
# 
# UVM_ERROR testbench.sv(847) @ 301000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 301200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=03e7 Expected Instruction=03e7 
# 
# UVM_ERROR testbench.sv(847) @ 301200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 301400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=98c8 Expected Instruction=98c8 
# 
# UVM_ERROR testbench.sv(847) @ 301400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 301600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=21b2 Expected Instruction=21b2 
# 
# UVM_ERROR testbench.sv(847) @ 301600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 301800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=971e Expected Instruction=971e 
# 
# UVM_ERROR testbench.sv(847) @ 301800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 302000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa46 Expected Instruction=aa46 
# 
# UVM_ERROR testbench.sv(847) @ 302000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 302200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ca8 Expected Instruction=1ca8 
# 
# UVM_ERROR testbench.sv(847) @ 302200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 302400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=09b6 Expected Instruction=09b6 
# 
# UVM_ERROR testbench.sv(847) @ 302400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 302600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e20 Expected Instruction=5e20 
# 
# UVM_INFO testbench.sv(605) @ 302600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 302600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 302800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3b4a Expected Instruction=3b4a 
# 
# UVM_ERROR testbench.sv(847) @ 302800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 303000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=080d Expected Instruction=080d 
# 
# UVM_INFO testbench.sv(605) @ 303000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(629) @ 303000000: uvm_test_top.env.sb [ADDITION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 303200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ac4 Expected Instruction=3ac4 
# 
# UVM_ERROR testbench.sv(847) @ 303200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 303400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d9e Expected Instruction=2d9e 
# 
# UVM_ERROR testbench.sv(847) @ 303400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 303600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2266 Expected Instruction=2266 
# 
# UVM_ERROR testbench.sv(847) @ 303600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 303800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=92b4 Expected Instruction=92b4 
# 
# UVM_ERROR testbench.sv(847) @ 303800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 304000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=24bf Expected Instruction=24bf 
# 
# UVM_ERROR testbench.sv(847) @ 304000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 304200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b174 Expected Instruction=b174 
# 
# UVM_ERROR testbench.sv(847) @ 304200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 304400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b12f Expected Instruction=b12f 
# 
# UVM_ERROR testbench.sv(847) @ 304400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 304600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=651e Expected Instruction=651e 
# 
# UVM_ERROR testbench.sv(847) @ 304600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 304800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df10 Expected Instruction=df10 
# 
# UVM_ERROR testbench.sv(847) @ 304800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 305000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b6a2 Expected Instruction=b6a2 
# 
# UVM_ERROR testbench.sv(847) @ 305000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 305200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a8db Expected Instruction=a8db 
# 
# UVM_ERROR testbench.sv(847) @ 305200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 305400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e2da Expected Instruction=e2da 
# 
# UVM_ERROR testbench.sv(847) @ 305400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 305600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=26ba Expected Instruction=26ba 
# 
# UVM_ERROR testbench.sv(847) @ 305600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 305800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c755 Expected Instruction=c755 
# 
# UVM_ERROR testbench.sv(847) @ 305800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 306000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b3f Expected Instruction=6b3f 
# 
# UVM_ERROR testbench.sv(847) @ 306000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 306200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1734 Expected Instruction=1734 
# 
# UVM_ERROR testbench.sv(847) @ 306200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 306400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e7d0 Expected Instruction=e7d0 
# 
# UVM_ERROR testbench.sv(847) @ 306400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 306600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e67d Expected Instruction=e67d 
# 
# UVM_ERROR testbench.sv(847) @ 306600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 306800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=425a Expected Instruction=425a 
# 
# UVM_ERROR testbench.sv(847) @ 306800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 307000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb99 Expected Instruction=cb99 
# 
# UVM_ERROR testbench.sv(847) @ 307000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 307200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cffc Expected Instruction=cffc 
# 
# UVM_ERROR testbench.sv(847) @ 307200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 307400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d5a5 Expected Instruction=d5a5 
# 
# UVM_ERROR testbench.sv(847) @ 307400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 307600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5691 Expected Instruction=5691 
# 
# UVM_ERROR testbench.sv(847) @ 307600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 307800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb36 Expected Instruction=bb36 
# 
# UVM_ERROR testbench.sv(847) @ 307800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 308000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2466 Expected Instruction=2466 
# 
# UVM_ERROR testbench.sv(847) @ 308000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 308200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c2d9 Expected Instruction=c2d9 
# 
# UVM_ERROR testbench.sv(847) @ 308200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 308400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d087 Expected Instruction=d087 
# 
# UVM_ERROR testbench.sv(847) @ 308400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 308600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2e98 Expected Instruction=2e98 
# 
# UVM_ERROR testbench.sv(847) @ 308600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 308800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb4c Expected Instruction=cb4c 
# 
# UVM_ERROR testbench.sv(847) @ 308800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 309000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=51ce Expected Instruction=51ce 
# 
# UVM_ERROR testbench.sv(847) @ 309000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 309200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca9c Expected Instruction=ca9c 
# 
# UVM_ERROR testbench.sv(847) @ 309200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 309400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=99cf Expected Instruction=99cf 
# 
# UVM_ERROR testbench.sv(847) @ 309400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 309600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=942e Expected Instruction=942e 
# 
# UVM_INFO testbench.sv(605) @ 309600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 309600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 309800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2193 Expected Instruction=2193 
# 
# UVM_ERROR testbench.sv(847) @ 309800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 310000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5ac9 Expected Instruction=5ac9 
# 
# UVM_ERROR testbench.sv(847) @ 310000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 310200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5506 Expected Instruction=5506 
# 
# UVM_ERROR testbench.sv(847) @ 310200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 310400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6078 Expected Instruction=6078 
# 
# UVM_ERROR testbench.sv(847) @ 310400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 310600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=97ab Expected Instruction=97ab 
# 
# UVM_ERROR testbench.sv(847) @ 310600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 310800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=01bb Expected Instruction=01bb 
# 
# UVM_ERROR testbench.sv(847) @ 310800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 311000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e561 Expected Instruction=e561 
# 
# UVM_ERROR testbench.sv(847) @ 311000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 311200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d81 Expected Instruction=4d81 
# 
# UVM_ERROR testbench.sv(847) @ 311200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 311400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c847 Expected Instruction=c847 
# 
# UVM_ERROR testbench.sv(847) @ 311400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 311600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d0f Expected Instruction=5d0f 
# 
# UVM_ERROR testbench.sv(847) @ 311600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 311800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c169 Expected Instruction=c169 
# 
# UVM_ERROR testbench.sv(847) @ 311800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 312000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=74e4 Expected Instruction=74e4 
# 
# UVM_ERROR testbench.sv(847) @ 312000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 312200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b130 Expected Instruction=b130 
# 
# UVM_ERROR testbench.sv(847) @ 312200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 312400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a097 Expected Instruction=a097 
# 
# UVM_ERROR testbench.sv(847) @ 312400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 312600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=82af Expected Instruction=82af 
# 
# UVM_ERROR testbench.sv(847) @ 312600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 312800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c27a Expected Instruction=c27a 
# 
# UVM_ERROR testbench.sv(847) @ 312800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 313000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb32 Expected Instruction=eb32 
# 
# UVM_ERROR testbench.sv(847) @ 313000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 313200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a69 Expected Instruction=7a69 
# 
# UVM_ERROR testbench.sv(847) @ 313200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 313400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b169 Expected Instruction=b169 
# 
# UVM_ERROR testbench.sv(847) @ 313400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 313600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b44 Expected Instruction=6b44 
# 
# UVM_ERROR testbench.sv(847) @ 313600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 313800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c6d Expected Instruction=4c6d 
# 
# UVM_ERROR testbench.sv(847) @ 313800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 314000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d1d Expected Instruction=1d1d 
# 
# UVM_ERROR testbench.sv(847) @ 314000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 314200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2695 Expected Instruction=2695 
# 
# UVM_ERROR testbench.sv(847) @ 314200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 314400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db58 Expected Instruction=db58 
# 
# UVM_ERROR testbench.sv(847) @ 314400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 314600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=280c Expected Instruction=280c 
# 
# UVM_INFO testbench.sv(605) @ 314600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(666) @ 314600000: uvm_test_top.env.sb [DECREMENT_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 314800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a9ce Expected Instruction=a9ce 
# 
# UVM_ERROR testbench.sv(847) @ 314800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 315000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ec8 Expected Instruction=2ec8 
# 
# UVM_ERROR testbench.sv(847) @ 315000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 315200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d510 Expected Instruction=d510 
# 
# UVM_ERROR testbench.sv(847) @ 315200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 315400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9808 Expected Instruction=9808 
# 
# UVM_INFO testbench.sv(605) @ 315400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# in1=    0, in2=    0, reconfig=0 reg scr1 and 2=           1           0
# UVM_INFO testbench.sv(830) @ 315400000: uvm_test_top.env.sb [MOVE_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 315600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6c43 Expected Instruction=6c43 
# 
# UVM_ERROR testbench.sv(847) @ 315600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 315800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e17 Expected Instruction=1e17 
# 
# UVM_INFO testbench.sv(605) @ 315800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 315800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 316000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e60c Expected Instruction=e60c 
# 
# UVM_INFO testbench.sv(605) @ 316000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 316000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=58892 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 316200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9d29 Expected Instruction=9d29 
# 
# UVM_ERROR testbench.sv(847) @ 316200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 316400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e245 Expected Instruction=e245 
# 
# UVM_ERROR testbench.sv(847) @ 316400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 316600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2889 Expected Instruction=2889 
# 
# UVM_ERROR testbench.sv(847) @ 316600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 316800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7f48 Expected Instruction=7f48 
# 
# UVM_ERROR testbench.sv(847) @ 316800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 317000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d655 Expected Instruction=d655 
# 
# UVM_ERROR testbench.sv(847) @ 317000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 317200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=930c Expected Instruction=930c 
# 
# UVM_ERROR testbench.sv(847) @ 317200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 317400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ad55 Expected Instruction=ad55 
# 
# UVM_ERROR testbench.sv(847) @ 317400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 317600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d10 Expected Instruction=1d10 
# 
# UVM_ERROR testbench.sv(847) @ 317600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 317800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d21 Expected Instruction=3d21 
# 
# UVM_ERROR testbench.sv(847) @ 317800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 318000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4963 Expected Instruction=4963 
# 
# UVM_ERROR testbench.sv(847) @ 318000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 318200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d094 Expected Instruction=d094 
# 
# UVM_ERROR testbench.sv(847) @ 318200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 318400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0927 Expected Instruction=0927 
# 
# UVM_ERROR testbench.sv(847) @ 318400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 318600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=48dd Expected Instruction=48dd 
# 
# UVM_ERROR testbench.sv(847) @ 318600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 318800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=160f Expected Instruction=160f 
# 
# UVM_INFO testbench.sv(605) @ 318800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 318800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 319000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a67c Expected Instruction=a67c 
# 
# UVM_ERROR testbench.sv(847) @ 319000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 319200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7e32 Expected Instruction=7e32 
# 
# UVM_INFO testbench.sv(605) @ 319200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 319200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 319400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8cea Expected Instruction=8cea 
# 
# UVM_ERROR testbench.sv(847) @ 319400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 319600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=071e Expected Instruction=071e 
# 
# UVM_ERROR testbench.sv(847) @ 319600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 319800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=005b Expected Instruction=005b 
# 
# UVM_ERROR testbench.sv(847) @ 319800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 320000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d4c Expected Instruction=7d4c 
# 
# UVM_ERROR testbench.sv(847) @ 320000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 320200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e1ad Expected Instruction=e1ad 
# 
# UVM_ERROR testbench.sv(847) @ 320200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 320400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c262 Expected Instruction=c262 
# 
# UVM_ERROR testbench.sv(847) @ 320400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 320600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a894 Expected Instruction=a894 
# 
# UVM_ERROR testbench.sv(847) @ 320600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 320800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c0d Expected Instruction=0c0d 
# 
# UVM_INFO testbench.sv(605) @ 320800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 320800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 321000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2f5f Expected Instruction=2f5f 
# 
# UVM_ERROR testbench.sv(847) @ 321000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 321200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9bd0 Expected Instruction=9bd0 
# 
# UVM_ERROR testbench.sv(847) @ 321200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 321400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a5f Expected Instruction=6a5f 
# 
# UVM_ERROR testbench.sv(847) @ 321400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 321600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e34b Expected Instruction=e34b 
# 
# UVM_ERROR testbench.sv(847) @ 321600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 321800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e26f Expected Instruction=e26f 
# 
# UVM_ERROR testbench.sv(847) @ 321800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 322000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7eec Expected Instruction=7eec 
# 
# UVM_ERROR testbench.sv(847) @ 322000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 322200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0cff Expected Instruction=0cff 
# 
# UVM_ERROR testbench.sv(847) @ 322200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 322400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9d89 Expected Instruction=9d89 
# 
# UVM_ERROR testbench.sv(847) @ 322400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 322600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=76f3 Expected Instruction=76f3 
# 
# UVM_ERROR testbench.sv(847) @ 322600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 322800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=44c7 Expected Instruction=44c7 
# 
# UVM_ERROR testbench.sv(847) @ 322800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 323000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a4c Expected Instruction=6a4c 
# 
# UVM_ERROR testbench.sv(847) @ 323000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 323200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=01be Expected Instruction=01be 
# 
# UVM_ERROR testbench.sv(847) @ 323200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 323400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c20b Expected Instruction=c20b 
# 
# UVM_INFO testbench.sv(605) @ 323400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 323400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 323600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d183 Expected Instruction=d183 
# 
# UVM_ERROR testbench.sv(847) @ 323600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 323800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b53b Expected Instruction=b53b 
# 
# UVM_ERROR testbench.sv(847) @ 323800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 324000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7739 Expected Instruction=7739 
# 
# UVM_ERROR testbench.sv(847) @ 324000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 324200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bcd6 Expected Instruction=bcd6 
# 
# UVM_ERROR testbench.sv(847) @ 324200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 324400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2087 Expected Instruction=2087 
# 
# UVM_ERROR testbench.sv(847) @ 324400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 324600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ffe Expected Instruction=2ffe 
# 
# UVM_ERROR testbench.sv(847) @ 324600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 324800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7e65 Expected Instruction=7e65 
# 
# UVM_ERROR testbench.sv(847) @ 324800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 325000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=392c Expected Instruction=392c 
# 
# UVM_ERROR testbench.sv(847) @ 325000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 325200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1202 Expected Instruction=1202 
# 
# UVM_INFO testbench.sv(605) @ 325200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 325200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 325400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0598 Expected Instruction=0598 
# 
# UVM_ERROR testbench.sv(847) @ 325400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 325600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=36ea Expected Instruction=36ea 
# 
# UVM_ERROR testbench.sv(847) @ 325600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 325800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cf1b Expected Instruction=cf1b 
# 
# UVM_ERROR testbench.sv(847) @ 325800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 326000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3028 Expected Instruction=3028 
# 
# UVM_INFO testbench.sv(605) @ 326000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 326000000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 326200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2a62 Expected Instruction=2a62 
# 
# UVM_ERROR testbench.sv(847) @ 326200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 326400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=45f5 Expected Instruction=45f5 
# 
# UVM_ERROR testbench.sv(847) @ 326400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 326600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d0f Expected Instruction=1d0f 
# 
# UVM_ERROR testbench.sv(847) @ 326600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 326800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=794c Expected Instruction=794c 
# 
# UVM_ERROR testbench.sv(847) @ 326800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 327000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=44d0 Expected Instruction=44d0 
# 
# UVM_ERROR testbench.sv(847) @ 327000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 327200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4dd5 Expected Instruction=4dd5 
# 
# UVM_ERROR testbench.sv(847) @ 327200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 327400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1821 Expected Instruction=1821 
# 
# UVM_INFO testbench.sv(605) @ 327400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(640) @ 327400000: uvm_test_top.env.sb [SUBTRACTION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 327600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca2b Expected Instruction=ca2b 
# 
# UVM_INFO testbench.sv(605) @ 327600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 327600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 327800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=88a7 Expected Instruction=88a7 
# 
# UVM_ERROR testbench.sv(847) @ 327800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 328000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5141 Expected Instruction=5141 
# 
# UVM_ERROR testbench.sv(847) @ 328000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 328200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c42 Expected Instruction=7c42 
# 
# UVM_ERROR testbench.sv(847) @ 328200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 328400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8807 Expected Instruction=8807 
# 
# UVM_INFO testbench.sv(605) @ 328400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 328400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=0 
# 
# UVM_INFO testbench.sv(602) @ 328600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca7a Expected Instruction=ca7a 
# 
# UVM_ERROR testbench.sv(847) @ 328600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 328800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb74 Expected Instruction=bb74 
# 
# UVM_ERROR testbench.sv(847) @ 328800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 329000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a7c Expected Instruction=5a7c 
# 
# UVM_ERROR testbench.sv(847) @ 329000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 329200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=327e Expected Instruction=327e 
# 
# UVM_ERROR testbench.sv(847) @ 329200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 329400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8afd Expected Instruction=8afd 
# 
# UVM_ERROR testbench.sv(847) @ 329400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 329600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb9b Expected Instruction=bb9b 
# 
# UVM_ERROR testbench.sv(847) @ 329600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 329800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=09dd Expected Instruction=09dd 
# 
# UVM_ERROR testbench.sv(847) @ 329800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 330000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=64e1 Expected Instruction=64e1 
# 
# UVM_ERROR testbench.sv(847) @ 330000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 330200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=351e Expected Instruction=351e 
# 
# UVM_ERROR testbench.sv(847) @ 330200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 330400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c6d Expected Instruction=3c6d 
# 
# UVM_ERROR testbench.sv(847) @ 330400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 330600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e78 Expected Instruction=8e78 
# 
# UVM_ERROR testbench.sv(847) @ 330600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 330800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4951 Expected Instruction=4951 
# 
# UVM_ERROR testbench.sv(847) @ 330800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 331000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4320 Expected Instruction=4320 
# 
# UVM_ERROR testbench.sv(847) @ 331000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 331200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c02 Expected Instruction=8c02 
# 
# UVM_INFO testbench.sv(605) @ 331200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 331200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 331400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d09 Expected Instruction=4d09 
# 
# UVM_ERROR testbench.sv(847) @ 331400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 331600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d315 Expected Instruction=d315 
# 
# UVM_ERROR testbench.sv(847) @ 331600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 331800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db79 Expected Instruction=db79 
# 
# UVM_ERROR testbench.sv(847) @ 331800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 332000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d175 Expected Instruction=d175 
# 
# UVM_ERROR testbench.sv(847) @ 332000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 332200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e867 Expected Instruction=e867 
# 
# UVM_ERROR testbench.sv(847) @ 332200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 332400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a22b Expected Instruction=a22b 
# 
# UVM_INFO testbench.sv(605) @ 332400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 332400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 332600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5190 Expected Instruction=5190 
# 
# UVM_ERROR testbench.sv(847) @ 332600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 332800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=66cd Expected Instruction=66cd 
# 
# UVM_ERROR testbench.sv(847) @ 332800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 333000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab2e Expected Instruction=ab2e 
# 
# UVM_ERROR testbench.sv(847) @ 333000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 333200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f75 Expected Instruction=8f75 
# 
# UVM_ERROR testbench.sv(847) @ 333200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 333400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e31b Expected Instruction=e31b 
# 
# UVM_ERROR testbench.sv(847) @ 333400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 333600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b6c Expected Instruction=2b6c 
# 
# UVM_ERROR testbench.sv(847) @ 333600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 333800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=46f5 Expected Instruction=46f5 
# 
# UVM_ERROR testbench.sv(847) @ 333800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 334000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=098c Expected Instruction=098c 
# 
# UVM_ERROR testbench.sv(847) @ 334000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 334200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5438 Expected Instruction=5438 
# 
# UVM_INFO testbench.sv(605) @ 334200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 334200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 334400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=07d8 Expected Instruction=07d8 
# 
# UVM_ERROR testbench.sv(847) @ 334400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 334600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=45fe Expected Instruction=45fe 
# 
# UVM_ERROR testbench.sv(847) @ 334600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 334800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=38af Expected Instruction=38af 
# 
# UVM_ERROR testbench.sv(847) @ 334800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 335000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e21d Expected Instruction=e21d 
# 
# UVM_INFO testbench.sv(605) @ 335000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 335000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=57885 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 335200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e42f Expected Instruction=e42f 
# 
# UVM_INFO testbench.sv(605) @ 335200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 335200000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=58415 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 335400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9a17 Expected Instruction=9a17 
# 
# UVM_INFO testbench.sv(605) @ 335400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 335400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 335600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bf0a Expected Instruction=bf0a 
# 
# UVM_ERROR testbench.sv(847) @ 335600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 335800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=663f Expected Instruction=663f 
# 
# UVM_INFO testbench.sv(605) @ 335800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 335800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 336000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4800 Expected Instruction=4800 
# 
# UVM_INFO testbench.sv(605) @ 336000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(684) @ 336000000: uvm_test_top.env.sb [AND/NAND_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 336200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6021 Expected Instruction=6021 
# 
# UVM_INFO testbench.sv(605) @ 336200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(716) @ 336200000: uvm_test_top.env.sb [EXOR/EXNOR_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 336400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0baf Expected Instruction=0baf 
# 
# UVM_ERROR testbench.sv(847) @ 336400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 336600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=20ac Expected Instruction=20ac 
# 
# UVM_ERROR testbench.sv(847) @ 336600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 336800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=11f2 Expected Instruction=11f2 
# 
# UVM_ERROR testbench.sv(847) @ 336800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 337000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dbc4 Expected Instruction=dbc4 
# 
# UVM_ERROR testbench.sv(847) @ 337000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 337200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1232 Expected Instruction=1232 
# 
# UVM_INFO testbench.sv(605) @ 337200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 337200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 337400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9245 Expected Instruction=9245 
# 
# UVM_ERROR testbench.sv(847) @ 337400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 337600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=09c6 Expected Instruction=09c6 
# 
# UVM_ERROR testbench.sv(847) @ 337600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 337800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=360e Expected Instruction=360e 
# 
# UVM_INFO testbench.sv(605) @ 337800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 337800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 338000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d10f Expected Instruction=d10f 
# 
# UVM_ERROR testbench.sv(847) @ 338000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 338200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dcb1 Expected Instruction=dcb1 
# 
# UVM_ERROR testbench.sv(847) @ 338200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 338400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b5e8 Expected Instruction=b5e8 
# 
# UVM_ERROR testbench.sv(847) @ 338400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 338600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e6d3 Expected Instruction=e6d3 
# 
# UVM_ERROR testbench.sv(847) @ 338600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 338800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9031 Expected Instruction=9031 
# 
# UVM_INFO testbench.sv(605) @ 338800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# in1=    0, in2=    0, reconfig=0 reg scr1 and 2=           6           1
# UVM_INFO testbench.sv(830) @ 338800000: uvm_test_top.env.sb [MOVE_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 339000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dd99 Expected Instruction=dd99 
# 
# UVM_ERROR testbench.sv(847) @ 339000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 339200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4beb Expected Instruction=4beb 
# 
# UVM_ERROR testbench.sv(847) @ 339200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 339400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=483d Expected Instruction=483d 
# 
# UVM_INFO testbench.sv(605) @ 339400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(684) @ 339400000: uvm_test_top.env.sb [AND/NAND_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 339600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1217 Expected Instruction=1217 
# 
# UVM_INFO testbench.sv(605) @ 339600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 339600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 339800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b8e0 Expected Instruction=b8e0 
# 
# UVM_ERROR testbench.sv(847) @ 339800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 340000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=323f Expected Instruction=323f 
# 
# UVM_INFO testbench.sv(605) @ 340000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 340000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 340200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=79ff Expected Instruction=79ff 
# 
# UVM_ERROR testbench.sv(847) @ 340200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 340400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a388 Expected Instruction=a388 
# 
# UVM_ERROR testbench.sv(847) @ 340400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 340600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5adc Expected Instruction=5adc 
# 
# UVM_ERROR testbench.sv(847) @ 340600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 340800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0192 Expected Instruction=0192 
# 
# UVM_ERROR testbench.sv(847) @ 340800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 341000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=443b Expected Instruction=443b 
# 
# UVM_INFO testbench.sv(605) @ 341000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 341000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 341200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5c13 Expected Instruction=5c13 
# 
# UVM_INFO testbench.sv(605) @ 341200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 341200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 341400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1af5 Expected Instruction=1af5 
# 
# UVM_ERROR testbench.sv(847) @ 341400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 341600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=52f7 Expected Instruction=52f7 
# 
# UVM_ERROR testbench.sv(847) @ 341600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 341800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0195 Expected Instruction=0195 
# 
# UVM_ERROR testbench.sv(847) @ 341800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 342000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6394 Expected Instruction=6394 
# 
# UVM_ERROR testbench.sv(847) @ 342000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 342200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ac6a Expected Instruction=ac6a 
# 
# UVM_ERROR testbench.sv(847) @ 342200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 342400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d70b Expected Instruction=d70b 
# 
# UVM_ERROR testbench.sv(847) @ 342400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 342600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9129 Expected Instruction=9129 
# 
# UVM_ERROR testbench.sv(847) @ 342600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 342800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0040 Expected Instruction=0040 
# 
# UVM_ERROR testbench.sv(847) @ 342800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 343000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aad7 Expected Instruction=aad7 
# 
# UVM_ERROR testbench.sv(847) @ 343000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 343200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9978 Expected Instruction=9978 
# 
# UVM_ERROR testbench.sv(847) @ 343200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 343400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e72f Expected Instruction=e72f 
# 
# UVM_ERROR testbench.sv(847) @ 343400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 343600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1f0a Expected Instruction=1f0a 
# 
# UVM_ERROR testbench.sv(847) @ 343600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 343800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bdb7 Expected Instruction=bdb7 
# 
# UVM_ERROR testbench.sv(847) @ 343800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 344000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=903c Expected Instruction=903c 
# 
# UVM_INFO testbench.sv(605) @ 344000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# in1=    0, in2=    0, reconfig=0 reg scr1 and 2=           7           4
# UVM_INFO testbench.sv(830) @ 344000000: uvm_test_top.env.sb [MOVE_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 344200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b9cf Expected Instruction=b9cf 
# 
# UVM_ERROR testbench.sv(847) @ 344200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 344400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9615 Expected Instruction=9615 
# 
# UVM_INFO testbench.sv(605) @ 344400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 344400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 344600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a5f Expected Instruction=7a5f 
# 
# UVM_ERROR testbench.sv(847) @ 344600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 344800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=38a2 Expected Instruction=38a2 
# 
# UVM_ERROR testbench.sv(847) @ 344800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 345000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=688f Expected Instruction=688f 
# 
# UVM_ERROR testbench.sv(847) @ 345000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 345200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d68 Expected Instruction=4d68 
# 
# UVM_ERROR testbench.sv(847) @ 345200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 345400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4673 Expected Instruction=4673 
# 
# UVM_ERROR testbench.sv(847) @ 345400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 345600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=da05 Expected Instruction=da05 
# 
# UVM_INFO testbench.sv(605) @ 345600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 345600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=55813 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 345800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5281 Expected Instruction=5281 
# 
# UVM_ERROR testbench.sv(847) @ 345800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 346000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df78 Expected Instruction=df78 
# 
# UVM_ERROR testbench.sv(847) @ 346000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 346200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee2e Expected Instruction=ee2e 
# 
# UVM_INFO testbench.sv(605) @ 346200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 346200000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=60974 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 346400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d630 Expected Instruction=d630 
# 
# UVM_INFO testbench.sv(605) @ 346400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 346400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=54832 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 346600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b866 Expected Instruction=b866 
# 
# UVM_ERROR testbench.sv(847) @ 346600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 346800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4568 Expected Instruction=4568 
# 
# UVM_ERROR testbench.sv(847) @ 346800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 347000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c8b Expected Instruction=1c8b 
# 
# UVM_ERROR testbench.sv(847) @ 347000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 347200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=38dd Expected Instruction=38dd 
# 
# UVM_ERROR testbench.sv(847) @ 347200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 347400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b95 Expected Instruction=0b95 
# 
# UVM_ERROR testbench.sv(847) @ 347400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 347600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6942 Expected Instruction=6942 
# 
# UVM_ERROR testbench.sv(847) @ 347600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 347800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c133 Expected Instruction=c133 
# 
# UVM_ERROR testbench.sv(847) @ 347800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 348000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a13 Expected Instruction=5a13 
# 
# UVM_INFO testbench.sv(605) @ 348000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 348000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 348200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7bdd Expected Instruction=7bdd 
# 
# UVM_ERROR testbench.sv(847) @ 348200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 348400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=18ad Expected Instruction=18ad 
# 
# UVM_ERROR testbench.sv(847) @ 348400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 348600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=90c3 Expected Instruction=90c3 
# 
# UVM_ERROR testbench.sv(847) @ 348600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 348800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e2b Expected Instruction=8e2b 
# 
# UVM_INFO testbench.sv(605) @ 348800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 348800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 349000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=32cb Expected Instruction=32cb 
# 
# UVM_ERROR testbench.sv(847) @ 349000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 349200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d29 Expected Instruction=2d29 
# 
# UVM_ERROR testbench.sv(847) @ 349200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 349400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d01 Expected Instruction=3d01 
# 
# UVM_ERROR testbench.sv(847) @ 349400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 349600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7254 Expected Instruction=7254 
# 
# UVM_ERROR testbench.sv(847) @ 349600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 349800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=276c Expected Instruction=276c 
# 
# UVM_ERROR testbench.sv(847) @ 349800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 350000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d215 Expected Instruction=d215 
# 
# UVM_INFO testbench.sv(605) @ 350000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 350000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=53781 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 350200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9767 Expected Instruction=9767 
# 
# UVM_ERROR testbench.sv(847) @ 350200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 350400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a105 Expected Instruction=a105 
# 
# UVM_ERROR testbench.sv(847) @ 350400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 350600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df40 Expected Instruction=df40 
# 
# UVM_ERROR testbench.sv(847) @ 350600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 350800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b85c Expected Instruction=b85c 
# 
# UVM_ERROR testbench.sv(847) @ 350800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 351000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=70ef Expected Instruction=70ef 
# 
# UVM_ERROR testbench.sv(847) @ 351000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 351200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a453 Expected Instruction=a453 
# 
# UVM_ERROR testbench.sv(847) @ 351200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 351400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3092 Expected Instruction=3092 
# 
# UVM_ERROR testbench.sv(847) @ 351400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 351600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=98c1 Expected Instruction=98c1 
# 
# UVM_ERROR testbench.sv(847) @ 351600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 351800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de9e Expected Instruction=de9e 
# 
# UVM_ERROR testbench.sv(847) @ 351800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 352000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bfb0 Expected Instruction=bfb0 
# 
# UVM_ERROR testbench.sv(847) @ 352000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 352200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e518 Expected Instruction=e518 
# 
# UVM_ERROR testbench.sv(847) @ 352200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 352400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a304 Expected Instruction=a304 
# 
# UVM_ERROR testbench.sv(847) @ 352400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 352600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cddf Expected Instruction=cddf 
# 
# UVM_ERROR testbench.sv(847) @ 352600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 352800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7bb8 Expected Instruction=7bb8 
# 
# UVM_ERROR testbench.sv(847) @ 352800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 353000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8dcb Expected Instruction=8dcb 
# 
# UVM_ERROR testbench.sv(847) @ 353000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 353200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ebf Expected Instruction=2ebf 
# 
# UVM_ERROR testbench.sv(847) @ 353200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 353400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5597 Expected Instruction=5597 
# 
# UVM_ERROR testbench.sv(847) @ 353400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 353600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ea9 Expected Instruction=2ea9 
# 
# UVM_ERROR testbench.sv(847) @ 353600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 353800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d2c Expected Instruction=3d2c 
# 
# UVM_ERROR testbench.sv(847) @ 353800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 354000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e4e2 Expected Instruction=e4e2 
# 
# UVM_ERROR testbench.sv(847) @ 354000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 354200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=12bf Expected Instruction=12bf 
# 
# UVM_ERROR testbench.sv(847) @ 354200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 354400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca78 Expected Instruction=ca78 
# 
# UVM_ERROR testbench.sv(847) @ 354400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 354600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=49dc Expected Instruction=49dc 
# 
# UVM_ERROR testbench.sv(847) @ 354600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 354800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=38b9 Expected Instruction=38b9 
# 
# UVM_ERROR testbench.sv(847) @ 354800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 355000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cf90 Expected Instruction=cf90 
# 
# UVM_ERROR testbench.sv(847) @ 355000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 355200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1665 Expected Instruction=1665 
# 
# UVM_ERROR testbench.sv(847) @ 355200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 355400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a77f Expected Instruction=a77f 
# 
# UVM_ERROR testbench.sv(847) @ 355400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 355600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=52f4 Expected Instruction=52f4 
# 
# UVM_ERROR testbench.sv(847) @ 355600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 355800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c8db Expected Instruction=c8db 
# 
# UVM_ERROR testbench.sv(847) @ 355800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 356000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=49c8 Expected Instruction=49c8 
# 
# UVM_ERROR testbench.sv(847) @ 356000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 356200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e106 Expected Instruction=e106 
# 
# UVM_ERROR testbench.sv(847) @ 356200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 356400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=84f4 Expected Instruction=84f4 
# 
# UVM_ERROR testbench.sv(847) @ 356400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 356600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8d51 Expected Instruction=8d51 
# 
# UVM_ERROR testbench.sv(847) @ 356600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 356800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6679 Expected Instruction=6679 
# 
# UVM_ERROR testbench.sv(847) @ 356800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 357000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=30fd Expected Instruction=30fd 
# 
# UVM_ERROR testbench.sv(847) @ 357000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 357200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3385 Expected Instruction=3385 
# 
# UVM_ERROR testbench.sv(847) @ 357200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 357400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c7e3 Expected Instruction=c7e3 
# 
# UVM_ERROR testbench.sv(847) @ 357400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 357600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c85f Expected Instruction=c85f 
# 
# UVM_ERROR testbench.sv(847) @ 357600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 357800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb57 Expected Instruction=bb57 
# 
# UVM_ERROR testbench.sv(847) @ 357800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 358000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a7de Expected Instruction=a7de 
# 
# UVM_ERROR testbench.sv(847) @ 358000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 358200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=62ce Expected Instruction=62ce 
# 
# UVM_ERROR testbench.sv(847) @ 358200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 358400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=78d3 Expected Instruction=78d3 
# 
# UVM_ERROR testbench.sv(847) @ 358400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 358600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=415e Expected Instruction=415e 
# 
# UVM_ERROR testbench.sv(847) @ 358600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 358800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d1fb Expected Instruction=d1fb 
# 
# UVM_ERROR testbench.sv(847) @ 358800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 359000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b9af Expected Instruction=b9af 
# 
# UVM_ERROR testbench.sv(847) @ 359000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 359200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a3db Expected Instruction=a3db 
# 
# UVM_ERROR testbench.sv(847) @ 359200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 359400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0dec Expected Instruction=0dec 
# 
# UVM_ERROR testbench.sv(847) @ 359400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 359600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=59b3 Expected Instruction=59b3 
# 
# UVM_ERROR testbench.sv(847) @ 359600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 359800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6404 Expected Instruction=6404 
# 
# UVM_INFO testbench.sv(605) @ 359800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 359800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 360000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a665 Expected Instruction=a665 
# 
# UVM_ERROR testbench.sv(847) @ 360000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 360200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f4e Expected Instruction=5f4e 
# 
# UVM_ERROR testbench.sv(847) @ 360200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 360400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=193e Expected Instruction=193e 
# 
# UVM_ERROR testbench.sv(847) @ 360400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 360600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=021e Expected Instruction=021e 
# 
# UVM_INFO testbench.sv(605) @ 360600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 360600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 360800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2703 Expected Instruction=2703 
# 
# UVM_ERROR testbench.sv(847) @ 360800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 361000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de02 Expected Instruction=de02 
# 
# UVM_INFO testbench.sv(605) @ 361000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 361000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=56834 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 361200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e0d Expected Instruction=1e0d 
# 
# UVM_INFO testbench.sv(605) @ 361200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 361200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 361400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c242 Expected Instruction=c242 
# 
# UVM_ERROR testbench.sv(847) @ 361400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 361600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=505d Expected Instruction=505d 
# 
# UVM_ERROR testbench.sv(847) @ 361600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 361800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d53 Expected Instruction=4d53 
# 
# UVM_ERROR testbench.sv(847) @ 361800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 362000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4cd9 Expected Instruction=4cd9 
# 
# UVM_ERROR testbench.sv(847) @ 362000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 362200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4f83 Expected Instruction=4f83 
# 
# UVM_ERROR testbench.sv(847) @ 362200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 362400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a88 Expected Instruction=3a88 
# 
# UVM_ERROR testbench.sv(847) @ 362400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 362600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c6c6 Expected Instruction=c6c6 
# 
# UVM_ERROR testbench.sv(847) @ 362600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 362800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9fd0 Expected Instruction=9fd0 
# 
# UVM_ERROR testbench.sv(847) @ 362800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 363000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea22 Expected Instruction=ea22 
# 
# UVM_INFO testbench.sv(605) @ 363000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 363000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=59938 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 363200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=65c9 Expected Instruction=65c9 
# 
# UVM_ERROR testbench.sv(847) @ 363200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 363400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b39 Expected Instruction=8b39 
# 
# UVM_ERROR testbench.sv(847) @ 363400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 363600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4df3 Expected Instruction=4df3 
# 
# UVM_ERROR testbench.sv(847) @ 363600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 363800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7842 Expected Instruction=7842 
# 
# UVM_ERROR testbench.sv(847) @ 363800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 364000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9801 Expected Instruction=9801 
# 
# UVM_INFO testbench.sv(605) @ 364000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# in1=    0, in2=    0, reconfig=0 reg scr1 and 2=           0           1
# UVM_INFO testbench.sv(830) @ 364000000: uvm_test_top.env.sb [MOVE_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 364200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7b61 Expected Instruction=7b61 
# 
# UVM_ERROR testbench.sv(847) @ 364200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 364400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9186 Expected Instruction=9186 
# 
# UVM_ERROR testbench.sv(847) @ 364400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 364600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0f84 Expected Instruction=0f84 
# 
# UVM_ERROR testbench.sv(847) @ 364600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 364800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae2b Expected Instruction=ae2b 
# 
# UVM_INFO testbench.sv(605) @ 364800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 364800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 365000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d83a Expected Instruction=d83a 
# 
# UVM_INFO testbench.sv(605) @ 365000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 365000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=55354 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 365200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=70ce Expected Instruction=70ce 
# 
# UVM_ERROR testbench.sv(847) @ 365200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 365400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8126 Expected Instruction=8126 
# 
# UVM_ERROR testbench.sv(847) @ 365400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 365600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=69b6 Expected Instruction=69b6 
# 
# UVM_ERROR testbench.sv(847) @ 365600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 365800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3964 Expected Instruction=3964 
# 
# UVM_ERROR testbench.sv(847) @ 365800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 366000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5b9e Expected Instruction=5b9e 
# 
# UVM_ERROR testbench.sv(847) @ 366000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 366200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8847 Expected Instruction=8847 
# 
# UVM_ERROR testbench.sv(847) @ 366200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 366400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd27 Expected Instruction=bd27 
# 
# UVM_ERROR testbench.sv(847) @ 366400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 366600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ece7 Expected Instruction=ece7 
# 
# UVM_ERROR testbench.sv(847) @ 366600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 366800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=69f3 Expected Instruction=69f3 
# 
# UVM_ERROR testbench.sv(847) @ 366800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 367000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b55a Expected Instruction=b55a 
# 
# UVM_ERROR testbench.sv(847) @ 367000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 367200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b19 Expected Instruction=0b19 
# 
# UVM_ERROR testbench.sv(847) @ 367200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 367400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=717b Expected Instruction=717b 
# 
# UVM_ERROR testbench.sv(847) @ 367400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 367600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d3f Expected Instruction=1d3f 
# 
# UVM_ERROR testbench.sv(847) @ 367600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 367800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c77 Expected Instruction=7c77 
# 
# UVM_ERROR testbench.sv(847) @ 367800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 368000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=87f3 Expected Instruction=87f3 
# 
# UVM_ERROR testbench.sv(847) @ 368000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 368200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1209 Expected Instruction=1209 
# 
# UVM_INFO testbench.sv(605) @ 368200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 368200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 368400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c00 Expected Instruction=7c00 
# 
# UVM_INFO testbench.sv(605) @ 368400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 368400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 368600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0f6c Expected Instruction=0f6c 
# 
# UVM_ERROR testbench.sv(847) @ 368600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 368800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e299 Expected Instruction=e299 
# 
# UVM_ERROR testbench.sv(847) @ 368800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 369000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa9b Expected Instruction=aa9b 
# 
# UVM_ERROR testbench.sv(847) @ 369000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 369200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9eb4 Expected Instruction=9eb4 
# 
# UVM_ERROR testbench.sv(847) @ 369200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 369400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb27 Expected Instruction=bb27 
# 
# UVM_ERROR testbench.sv(847) @ 369400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 369600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=96a9 Expected Instruction=96a9 
# 
# UVM_ERROR testbench.sv(847) @ 369600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 369800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d1fd Expected Instruction=d1fd 
# 
# UVM_ERROR testbench.sv(847) @ 369800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 370000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a90e Expected Instruction=a90e 
# 
# UVM_ERROR testbench.sv(847) @ 370000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 370200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c2f7 Expected Instruction=c2f7 
# 
# UVM_ERROR testbench.sv(847) @ 370200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 370400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bf2a Expected Instruction=bf2a 
# 
# UVM_ERROR testbench.sv(847) @ 370400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 370600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9dc9 Expected Instruction=9dc9 
# 
# UVM_ERROR testbench.sv(847) @ 370600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 370800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=86b2 Expected Instruction=86b2 
# 
# UVM_ERROR testbench.sv(847) @ 370800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 371000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=39ef Expected Instruction=39ef 
# 
# UVM_ERROR testbench.sv(847) @ 371000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 371200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2c3a Expected Instruction=2c3a 
# 
# UVM_INFO testbench.sv(605) @ 371200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 371200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 371400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c74 Expected Instruction=4c74 
# 
# UVM_ERROR testbench.sv(847) @ 371400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 371600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a0fa Expected Instruction=a0fa 
# 
# UVM_ERROR testbench.sv(847) @ 371600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 371800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e93b Expected Instruction=e93b 
# 
# UVM_ERROR testbench.sv(847) @ 371800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 372000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3358 Expected Instruction=3358 
# 
# UVM_ERROR testbench.sv(847) @ 372000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 372200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0a23 Expected Instruction=0a23 
# 
# UVM_INFO testbench.sv(605) @ 372200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 372200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 372400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1dcb Expected Instruction=1dcb 
# 
# UVM_ERROR testbench.sv(847) @ 372400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 372600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c57 Expected Instruction=9c57 
# 
# UVM_ERROR testbench.sv(847) @ 372600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 372800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d86 Expected Instruction=5d86 
# 
# UVM_ERROR testbench.sv(847) @ 372800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 373000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1304 Expected Instruction=1304 
# 
# UVM_ERROR testbench.sv(847) @ 373000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 373200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b557 Expected Instruction=b557 
# 
# UVM_ERROR testbench.sv(847) @ 373200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 373400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9dd7 Expected Instruction=9dd7 
# 
# UVM_ERROR testbench.sv(847) @ 373400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 373600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d85a Expected Instruction=d85a 
# 
# UVM_ERROR testbench.sv(847) @ 373600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 373800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cbd7 Expected Instruction=cbd7 
# 
# UVM_ERROR testbench.sv(847) @ 373800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 374000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6949 Expected Instruction=6949 
# 
# UVM_ERROR testbench.sv(847) @ 374000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 374200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc30 Expected Instruction=cc30 
# 
# UVM_INFO testbench.sv(605) @ 374200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 374200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 374400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=854c Expected Instruction=854c 
# 
# UVM_ERROR testbench.sv(847) @ 374400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 374600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=63e5 Expected Instruction=63e5 
# 
# UVM_ERROR testbench.sv(847) @ 374600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 374800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=45b9 Expected Instruction=45b9 
# 
# UVM_ERROR testbench.sv(847) @ 374800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 375000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3b7e Expected Instruction=3b7e 
# 
# UVM_ERROR testbench.sv(847) @ 375000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 375200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d03 Expected Instruction=6d03 
# 
# UVM_ERROR testbench.sv(847) @ 375200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 375400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e59 Expected Instruction=9e59 
# 
# UVM_ERROR testbench.sv(847) @ 375400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 375600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8265 Expected Instruction=8265 
# 
# UVM_ERROR testbench.sv(847) @ 375600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 375800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9d3b Expected Instruction=9d3b 
# 
# UVM_ERROR testbench.sv(847) @ 375800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 376000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0e50 Expected Instruction=0e50 
# 
# UVM_ERROR testbench.sv(847) @ 376000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 376200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3458 Expected Instruction=3458 
# 
# UVM_ERROR testbench.sv(847) @ 376200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 376400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba9b Expected Instruction=ba9b 
# 
# UVM_ERROR testbench.sv(847) @ 376400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 376600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e072 Expected Instruction=e072 
# 
# UVM_ERROR testbench.sv(847) @ 376600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 376800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3177 Expected Instruction=3177 
# 
# UVM_ERROR testbench.sv(847) @ 376800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 377000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a9b6 Expected Instruction=a9b6 
# 
# UVM_ERROR testbench.sv(847) @ 377000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 377200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a699 Expected Instruction=a699 
# 
# UVM_ERROR testbench.sv(847) @ 377200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 377400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b39 Expected Instruction=9b39 
# 
# UVM_ERROR testbench.sv(847) @ 377400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 377600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6150 Expected Instruction=6150 
# 
# UVM_ERROR testbench.sv(847) @ 377600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 377800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b294 Expected Instruction=b294 
# 
# UVM_ERROR testbench.sv(847) @ 377800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 378000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b3d0 Expected Instruction=b3d0 
# 
# UVM_ERROR testbench.sv(847) @ 378000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 378200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=15fe Expected Instruction=15fe 
# 
# UVM_ERROR testbench.sv(847) @ 378200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 378400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=85ed Expected Instruction=85ed 
# 
# UVM_ERROR testbench.sv(847) @ 378400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 378600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3791 Expected Instruction=3791 
# 
# UVM_ERROR testbench.sv(847) @ 378600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 378800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a1b9 Expected Instruction=a1b9 
# 
# UVM_ERROR testbench.sv(847) @ 378800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 379000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1bbe Expected Instruction=1bbe 
# 
# UVM_ERROR testbench.sv(847) @ 379000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 379200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=88d2 Expected Instruction=88d2 
# 
# UVM_ERROR testbench.sv(847) @ 379200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 379400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5ad2 Expected Instruction=5ad2 
# 
# UVM_ERROR testbench.sv(847) @ 379400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 379600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8d0f Expected Instruction=8d0f 
# 
# UVM_ERROR testbench.sv(847) @ 379600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 379800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e4f2 Expected Instruction=e4f2 
# 
# UVM_ERROR testbench.sv(847) @ 379800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 380000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=167d Expected Instruction=167d 
# 
# UVM_ERROR testbench.sv(847) @ 380000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 380200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8558 Expected Instruction=8558 
# 
# UVM_ERROR testbench.sv(847) @ 380200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 380400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ced4 Expected Instruction=ced4 
# 
# UVM_ERROR testbench.sv(847) @ 380400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 380600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=625b Expected Instruction=625b 
# 
# UVM_ERROR testbench.sv(847) @ 380600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 380800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5b84 Expected Instruction=5b84 
# 
# UVM_ERROR testbench.sv(847) @ 380800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 381000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0001 Expected Instruction=0001 
# 
# UVM_INFO testbench.sv(605) @ 381000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(629) @ 381000000: uvm_test_top.env.sb [ADDITION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 381200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=39e1 Expected Instruction=39e1 
# 
# UVM_ERROR testbench.sv(847) @ 381200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 381400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a12a Expected Instruction=a12a 
# 
# UVM_ERROR testbench.sv(847) @ 381400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 381600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=65e5 Expected Instruction=65e5 
# 
# UVM_ERROR testbench.sv(847) @ 381600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 381800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a58a Expected Instruction=a58a 
# 
# UVM_ERROR testbench.sv(847) @ 381800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 382000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=23ba Expected Instruction=23ba 
# 
# UVM_ERROR testbench.sv(847) @ 382000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 382200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e03a Expected Instruction=e03a 
# 
# UVM_INFO testbench.sv(605) @ 382200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 382200000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=57402 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 382400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=313f Expected Instruction=313f 
# 
# UVM_ERROR testbench.sv(847) @ 382400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 382600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=944e Expected Instruction=944e 
# 
# UVM_ERROR testbench.sv(847) @ 382600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 382800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b19e Expected Instruction=b19e 
# 
# UVM_ERROR testbench.sv(847) @ 382800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 383000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c869 Expected Instruction=c869 
# 
# UVM_ERROR testbench.sv(847) @ 383000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 383200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=44b7 Expected Instruction=44b7 
# 
# UVM_ERROR testbench.sv(847) @ 383200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 383400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3bdd Expected Instruction=3bdd 
# 
# UVM_ERROR testbench.sv(847) @ 383400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 383600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d8e8 Expected Instruction=d8e8 
# 
# UVM_ERROR testbench.sv(847) @ 383600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 383800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e179 Expected Instruction=e179 
# 
# UVM_ERROR testbench.sv(847) @ 383800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 384000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d688 Expected Instruction=d688 
# 
# UVM_ERROR testbench.sv(847) @ 384000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 384200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a995 Expected Instruction=a995 
# 
# UVM_ERROR testbench.sv(847) @ 384200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 384400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0fbf Expected Instruction=0fbf 
# 
# UVM_ERROR testbench.sv(847) @ 384400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 384600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0720 Expected Instruction=0720 
# 
# UVM_ERROR testbench.sv(847) @ 384600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 384800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=01eb Expected Instruction=01eb 
# 
# UVM_ERROR testbench.sv(847) @ 384800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 385000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5ad0 Expected Instruction=5ad0 
# 
# UVM_ERROR testbench.sv(847) @ 385000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 385200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7669 Expected Instruction=7669 
# 
# UVM_ERROR testbench.sv(847) @ 385200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 385400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a04 Expected Instruction=6a04 
# 
# UVM_INFO testbench.sv(605) @ 385400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 385400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 385600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c559 Expected Instruction=c559 
# 
# UVM_ERROR testbench.sv(847) @ 385600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 385800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=560b Expected Instruction=560b 
# 
# UVM_INFO testbench.sv(605) @ 385800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 385800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 386000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ebe6 Expected Instruction=ebe6 
# 
# UVM_ERROR testbench.sv(847) @ 386000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 386200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db80 Expected Instruction=db80 
# 
# UVM_ERROR testbench.sv(847) @ 386200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 386400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e752 Expected Instruction=e752 
# 
# UVM_ERROR testbench.sv(847) @ 386400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 386600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=abd0 Expected Instruction=abd0 
# 
# UVM_ERROR testbench.sv(847) @ 386600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 386800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e2b9 Expected Instruction=e2b9 
# 
# UVM_ERROR testbench.sv(847) @ 386800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 387000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=835b Expected Instruction=835b 
# 
# UVM_ERROR testbench.sv(847) @ 387000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 387200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7b53 Expected Instruction=7b53 
# 
# UVM_ERROR testbench.sv(847) @ 387200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 387400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e519 Expected Instruction=e519 
# 
# UVM_ERROR testbench.sv(847) @ 387400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 387600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c978 Expected Instruction=c978 
# 
# UVM_ERROR testbench.sv(847) @ 387600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 387800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=13f7 Expected Instruction=13f7 
# 
# UVM_ERROR testbench.sv(847) @ 387800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 388000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ed9e Expected Instruction=ed9e 
# 
# UVM_ERROR testbench.sv(847) @ 388000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 388200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc9c Expected Instruction=cc9c 
# 
# UVM_ERROR testbench.sv(847) @ 388200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 388400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6914 Expected Instruction=6914 
# 
# UVM_ERROR testbench.sv(847) @ 388400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 388600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a50b Expected Instruction=a50b 
# 
# UVM_ERROR testbench.sv(847) @ 388600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 388800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c556 Expected Instruction=c556 
# 
# UVM_ERROR testbench.sv(847) @ 388800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 389000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4598 Expected Instruction=4598 
# 
# UVM_ERROR testbench.sv(847) @ 389000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 389200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=94c0 Expected Instruction=94c0 
# 
# UVM_ERROR testbench.sv(847) @ 389200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 389400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=346f Expected Instruction=346f 
# 
# UVM_ERROR testbench.sv(847) @ 389400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 389600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2f7f Expected Instruction=2f7f 
# 
# UVM_ERROR testbench.sv(847) @ 389600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 389800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=776f Expected Instruction=776f 
# 
# UVM_ERROR testbench.sv(847) @ 389800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 390000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a736 Expected Instruction=a736 
# 
# UVM_ERROR testbench.sv(847) @ 390000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 390200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea53 Expected Instruction=ea53 
# 
# UVM_ERROR testbench.sv(847) @ 390200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 390400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=687e Expected Instruction=687e 
# 
# UVM_ERROR testbench.sv(847) @ 390400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 390600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=07e1 Expected Instruction=07e1 
# 
# UVM_ERROR testbench.sv(847) @ 390600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 390800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=41fd Expected Instruction=41fd 
# 
# UVM_ERROR testbench.sv(847) @ 390800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 391000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=21d6 Expected Instruction=21d6 
# 
# UVM_ERROR testbench.sv(847) @ 391000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 391200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eadb Expected Instruction=eadb 
# 
# UVM_ERROR testbench.sv(847) @ 391200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 391400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=60ec Expected Instruction=60ec 
# 
# UVM_ERROR testbench.sv(847) @ 391400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 391600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c811 Expected Instruction=c811 
# 
# UVM_INFO testbench.sv(605) @ 391600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(752) @ 391600000: uvm_test_top.env.sb [SHIFT_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 391800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b85a Expected Instruction=b85a 
# 
# UVM_ERROR testbench.sv(847) @ 391800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 392000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8a43 Expected Instruction=8a43 
# 
# UVM_ERROR testbench.sv(847) @ 392000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 392200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d81 Expected Instruction=2d81 
# 
# UVM_ERROR testbench.sv(847) @ 392200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 392400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4909 Expected Instruction=4909 
# 
# UVM_ERROR testbench.sv(847) @ 392400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 392600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b3c5 Expected Instruction=b3c5 
# 
# UVM_ERROR testbench.sv(847) @ 392600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 392800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4e8a Expected Instruction=4e8a 
# 
# UVM_ERROR testbench.sv(847) @ 392800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 393000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2cda Expected Instruction=2cda 
# 
# UVM_ERROR testbench.sv(847) @ 393000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 393200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4e05 Expected Instruction=4e05 
# 
# UVM_INFO testbench.sv(605) @ 393200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 393200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 393400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8ac7 Expected Instruction=8ac7 
# 
# UVM_ERROR testbench.sv(847) @ 393400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 393600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a5df Expected Instruction=a5df 
# 
# UVM_ERROR testbench.sv(847) @ 393600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 393800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4e21 Expected Instruction=4e21 
# 
# UVM_INFO testbench.sv(605) @ 393800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 393800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 394000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2dde Expected Instruction=2dde 
# 
# UVM_ERROR testbench.sv(847) @ 394000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 394200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e65c Expected Instruction=e65c 
# 
# UVM_ERROR testbench.sv(847) @ 394200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 394400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e93d Expected Instruction=e93d 
# 
# UVM_ERROR testbench.sv(847) @ 394400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 394600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=30f9 Expected Instruction=30f9 
# 
# UVM_ERROR testbench.sv(847) @ 394600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 394800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df22 Expected Instruction=df22 
# 
# UVM_ERROR testbench.sv(847) @ 394800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 395000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7eda Expected Instruction=7eda 
# 
# UVM_ERROR testbench.sv(847) @ 395000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 395200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bbef Expected Instruction=bbef 
# 
# UVM_ERROR testbench.sv(847) @ 395200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 395400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4702 Expected Instruction=4702 
# 
# UVM_ERROR testbench.sv(847) @ 395400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 395600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=26d3 Expected Instruction=26d3 
# 
# UVM_ERROR testbench.sv(847) @ 395600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 395800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3633 Expected Instruction=3633 
# 
# UVM_INFO testbench.sv(605) @ 395800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 395800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 396000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=15ee Expected Instruction=15ee 
# 
# UVM_ERROR testbench.sv(847) @ 396000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 396200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d61f Expected Instruction=d61f 
# 
# UVM_INFO testbench.sv(605) @ 396200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 396200000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=54815 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 396400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cec5 Expected Instruction=cec5 
# 
# UVM_ERROR testbench.sv(847) @ 396400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 396600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c9d Expected Instruction=8c9d 
# 
# UVM_ERROR testbench.sv(847) @ 396600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 396800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=08ae Expected Instruction=08ae 
# 
# UVM_ERROR testbench.sv(847) @ 396800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 397000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2048 Expected Instruction=2048 
# 
# UVM_ERROR testbench.sv(847) @ 397000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 397200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb96 Expected Instruction=eb96 
# 
# UVM_ERROR testbench.sv(847) @ 397200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 397400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b781 Expected Instruction=b781 
# 
# UVM_ERROR testbench.sv(847) @ 397400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 397600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6de2 Expected Instruction=6de2 
# 
# UVM_ERROR testbench.sv(847) @ 397600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 397800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=efda Expected Instruction=efda 
# 
# UVM_ERROR testbench.sv(847) @ 397800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 398000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e739 Expected Instruction=e739 
# 
# UVM_ERROR testbench.sv(847) @ 398000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 398200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1f81 Expected Instruction=1f81 
# 
# UVM_ERROR testbench.sv(847) @ 398200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 398400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=446e Expected Instruction=446e 
# 
# UVM_ERROR testbench.sv(847) @ 398400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 398600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca60 Expected Instruction=ca60 
# 
# UVM_ERROR testbench.sv(847) @ 398600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 398800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=83b0 Expected Instruction=83b0 
# 
# UVM_ERROR testbench.sv(847) @ 398800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 399000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=23a0 Expected Instruction=23a0 
# 
# UVM_ERROR testbench.sv(847) @ 399000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 399200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c59d Expected Instruction=c59d 
# 
# UVM_ERROR testbench.sv(847) @ 399200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 399400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4769 Expected Instruction=4769 
# 
# UVM_ERROR testbench.sv(847) @ 399400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 399600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9623 Expected Instruction=9623 
# 
# UVM_INFO testbench.sv(605) @ 399600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 399600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 399800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0302 Expected Instruction=0302 
# 
# UVM_ERROR testbench.sv(847) @ 399800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 400000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4cbb Expected Instruction=4cbb 
# 
# UVM_ERROR testbench.sv(847) @ 400000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 400200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=64a0 Expected Instruction=64a0 
# 
# UVM_ERROR testbench.sv(847) @ 400200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 400400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=09b6 Expected Instruction=09b6 
# 
# UVM_ERROR testbench.sv(847) @ 400400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 400600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a24 Expected Instruction=6a24 
# 
# UVM_INFO testbench.sv(605) @ 400600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 400600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 400800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=59c7 Expected Instruction=59c7 
# 
# UVM_ERROR testbench.sv(847) @ 400800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 401000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3adc Expected Instruction=3adc 
# 
# UVM_ERROR testbench.sv(847) @ 401000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 401200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ed87 Expected Instruction=ed87 
# 
# UVM_ERROR testbench.sv(847) @ 401200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 401400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=82c7 Expected Instruction=82c7 
# 
# UVM_ERROR testbench.sv(847) @ 401400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 401600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b51e Expected Instruction=b51e 
# 
# UVM_ERROR testbench.sv(847) @ 401600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 401800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=97a2 Expected Instruction=97a2 
# 
# UVM_ERROR testbench.sv(847) @ 401800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 402000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e32 Expected Instruction=8e32 
# 
# UVM_INFO testbench.sv(605) @ 402000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 402000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 402200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0865 Expected Instruction=0865 
# 
# UVM_ERROR testbench.sv(847) @ 402200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 402400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d7ee Expected Instruction=d7ee 
# 
# UVM_ERROR testbench.sv(847) @ 402400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 402600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ea9 Expected Instruction=2ea9 
# 
# UVM_ERROR testbench.sv(847) @ 402600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 402800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b678 Expected Instruction=b678 
# 
# UVM_ERROR testbench.sv(847) @ 402800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 403000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6261 Expected Instruction=6261 
# 
# UVM_ERROR testbench.sv(847) @ 403000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 403200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=774c Expected Instruction=774c 
# 
# UVM_ERROR testbench.sv(847) @ 403200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 403400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2fd6 Expected Instruction=2fd6 
# 
# UVM_ERROR testbench.sv(847) @ 403400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 403600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=745d Expected Instruction=745d 
# 
# UVM_ERROR testbench.sv(847) @ 403600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 403800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e9f Expected Instruction=5e9f 
# 
# UVM_ERROR testbench.sv(847) @ 403800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 404000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c63 Expected Instruction=0c63 
# 
# UVM_ERROR testbench.sv(847) @ 404000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 404200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=938c Expected Instruction=938c 
# 
# UVM_ERROR testbench.sv(847) @ 404200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 404400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1926 Expected Instruction=1926 
# 
# UVM_ERROR testbench.sv(847) @ 404400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 404600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8143 Expected Instruction=8143 
# 
# UVM_ERROR testbench.sv(847) @ 404600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 404800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d533 Expected Instruction=d533 
# 
# UVM_ERROR testbench.sv(847) @ 404800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 405000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d2d Expected Instruction=4d2d 
# 
# UVM_ERROR testbench.sv(847) @ 405000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 405200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=13e4 Expected Instruction=13e4 
# 
# UVM_ERROR testbench.sv(847) @ 405200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 405400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e9d Expected Instruction=8e9d 
# 
# UVM_ERROR testbench.sv(847) @ 405400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 405600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=52dc Expected Instruction=52dc 
# 
# UVM_ERROR testbench.sv(847) @ 405600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 405800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=61d6 Expected Instruction=61d6 
# 
# UVM_ERROR testbench.sv(847) @ 405800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 406000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1f42 Expected Instruction=1f42 
# 
# UVM_ERROR testbench.sv(847) @ 406000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 406200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d57f Expected Instruction=d57f 
# 
# UVM_ERROR testbench.sv(847) @ 406200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 406400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1bde Expected Instruction=1bde 
# 
# UVM_ERROR testbench.sv(847) @ 406400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 406600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=01f6 Expected Instruction=01f6 
# 
# UVM_ERROR testbench.sv(847) @ 406600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 406800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0944 Expected Instruction=0944 
# 
# UVM_ERROR testbench.sv(847) @ 406800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 407000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=88b9 Expected Instruction=88b9 
# 
# UVM_ERROR testbench.sv(847) @ 407000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 407200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=baf0 Expected Instruction=baf0 
# 
# UVM_ERROR testbench.sv(847) @ 407200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 407400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=25c5 Expected Instruction=25c5 
# 
# UVM_ERROR testbench.sv(847) @ 407400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 407600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a9ff Expected Instruction=a9ff 
# 
# UVM_ERROR testbench.sv(847) @ 407600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 407800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d320 Expected Instruction=d320 
# 
# UVM_ERROR testbench.sv(847) @ 407800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 408000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0567 Expected Instruction=0567 
# 
# UVM_ERROR testbench.sv(847) @ 408000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 408200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7793 Expected Instruction=7793 
# 
# UVM_ERROR testbench.sv(847) @ 408200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 408400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=47cb Expected Instruction=47cb 
# 
# UVM_ERROR testbench.sv(847) @ 408400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 408600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=92c9 Expected Instruction=92c9 
# 
# UVM_ERROR testbench.sv(847) @ 408600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 408800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa14 Expected Instruction=aa14 
# 
# UVM_INFO testbench.sv(605) @ 408800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 408800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 409000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea76 Expected Instruction=ea76 
# 
# UVM_ERROR testbench.sv(847) @ 409000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 409200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=afba Expected Instruction=afba 
# 
# UVM_ERROR testbench.sv(847) @ 409200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 409400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c55b Expected Instruction=c55b 
# 
# UVM_ERROR testbench.sv(847) @ 409400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 409600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae98 Expected Instruction=ae98 
# 
# UVM_ERROR testbench.sv(847) @ 409600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 409800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a096 Expected Instruction=a096 
# 
# UVM_ERROR testbench.sv(847) @ 409800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 410000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d9d7 Expected Instruction=d9d7 
# 
# UVM_ERROR testbench.sv(847) @ 410000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 410200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a900 Expected Instruction=a900 
# 
# UVM_ERROR testbench.sv(847) @ 410200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 410400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e23b Expected Instruction=e23b 
# 
# UVM_INFO testbench.sv(605) @ 410400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 410400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=57915 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 410600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d98 Expected Instruction=0d98 
# 
# UVM_ERROR testbench.sv(847) @ 410600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 410800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3b0d Expected Instruction=3b0d 
# 
# UVM_ERROR testbench.sv(847) @ 410800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 411000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5416 Expected Instruction=5416 
# 
# UVM_INFO testbench.sv(605) @ 411000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 411000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 411200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c818 Expected Instruction=c818 
# 
# UVM_INFO testbench.sv(605) @ 411200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(752) @ 411200000: uvm_test_top.env.sb [SHIFT_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 411400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=115d Expected Instruction=115d 
# 
# UVM_ERROR testbench.sv(847) @ 411400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 411600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d315 Expected Instruction=d315 
# 
# UVM_ERROR testbench.sv(847) @ 411600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 411800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e97 Expected Instruction=9e97 
# 
# UVM_ERROR testbench.sv(847) @ 411800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 412000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c41 Expected Instruction=4c41 
# 
# UVM_ERROR testbench.sv(847) @ 412000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 412200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ecb4 Expected Instruction=ecb4 
# 
# UVM_ERROR testbench.sv(847) @ 412200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 412400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5851 Expected Instruction=5851 
# 
# UVM_ERROR testbench.sv(847) @ 412400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 412600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=271e Expected Instruction=271e 
# 
# UVM_ERROR testbench.sv(847) @ 412600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 412800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c44 Expected Instruction=3c44 
# 
# UVM_ERROR testbench.sv(847) @ 412800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 413000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=19e9 Expected Instruction=19e9 
# 
# UVM_ERROR testbench.sv(847) @ 413000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 413200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=71d5 Expected Instruction=71d5 
# 
# UVM_ERROR testbench.sv(847) @ 413200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 413400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a193 Expected Instruction=a193 
# 
# UVM_ERROR testbench.sv(847) @ 413400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 413600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=da95 Expected Instruction=da95 
# 
# UVM_ERROR testbench.sv(847) @ 413600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 413800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=62e4 Expected Instruction=62e4 
# 
# UVM_ERROR testbench.sv(847) @ 413800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 414000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e8e2 Expected Instruction=e8e2 
# 
# UVM_ERROR testbench.sv(847) @ 414000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 414200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=59ec Expected Instruction=59ec 
# 
# UVM_ERROR testbench.sv(847) @ 414200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 414400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef5c Expected Instruction=ef5c 
# 
# UVM_ERROR testbench.sv(847) @ 414400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 414600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4f7a Expected Instruction=4f7a 
# 
# UVM_ERROR testbench.sv(847) @ 414600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 414800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e7cb Expected Instruction=e7cb 
# 
# UVM_ERROR testbench.sv(847) @ 414800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 415000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=99ad Expected Instruction=99ad 
# 
# UVM_ERROR testbench.sv(847) @ 415000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 415200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a48 Expected Instruction=3a48 
# 
# UVM_ERROR testbench.sv(847) @ 415200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 415400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4165 Expected Instruction=4165 
# 
# UVM_ERROR testbench.sv(847) @ 415400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 415600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=66e8 Expected Instruction=66e8 
# 
# UVM_ERROR testbench.sv(847) @ 415600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 415800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=10a0 Expected Instruction=10a0 
# 
# UVM_ERROR testbench.sv(847) @ 415800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 416000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d289 Expected Instruction=d289 
# 
# UVM_ERROR testbench.sv(847) @ 416000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 416200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=264f Expected Instruction=264f 
# 
# UVM_ERROR testbench.sv(847) @ 416200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 416400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dacb Expected Instruction=dacb 
# 
# UVM_ERROR testbench.sv(847) @ 416400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 416600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd0b Expected Instruction=cd0b 
# 
# UVM_ERROR testbench.sv(847) @ 416600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 416800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c100 Expected Instruction=c100 
# 
# UVM_ERROR testbench.sv(847) @ 416800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 417000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a725 Expected Instruction=a725 
# 
# UVM_ERROR testbench.sv(847) @ 417000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 417200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7857 Expected Instruction=7857 
# 
# UVM_ERROR testbench.sv(847) @ 417200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 417400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b3ee Expected Instruction=b3ee 
# 
# UVM_ERROR testbench.sv(847) @ 417400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 417600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c5b Expected Instruction=4c5b 
# 
# UVM_ERROR testbench.sv(847) @ 417600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 417800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8a91 Expected Instruction=8a91 
# 
# UVM_ERROR testbench.sv(847) @ 417800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 418000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ccb3 Expected Instruction=ccb3 
# 
# UVM_ERROR testbench.sv(847) @ 418000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 418200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8edf Expected Instruction=8edf 
# 
# UVM_ERROR testbench.sv(847) @ 418200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 418400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4376 Expected Instruction=4376 
# 
# UVM_ERROR testbench.sv(847) @ 418400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 418600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4076 Expected Instruction=4076 
# 
# UVM_ERROR testbench.sv(847) @ 418600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 418800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e867 Expected Instruction=e867 
# 
# UVM_ERROR testbench.sv(847) @ 418800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 419000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e323 Expected Instruction=e323 
# 
# UVM_ERROR testbench.sv(847) @ 419000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 419200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1872 Expected Instruction=1872 
# 
# UVM_ERROR testbench.sv(847) @ 419200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 419400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a7d Expected Instruction=3a7d 
# 
# UVM_ERROR testbench.sv(847) @ 419400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 419600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c275 Expected Instruction=c275 
# 
# UVM_ERROR testbench.sv(847) @ 419600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 419800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=09e8 Expected Instruction=09e8 
# 
# UVM_ERROR testbench.sv(847) @ 419800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 420000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a48 Expected Instruction=5a48 
# 
# UVM_ERROR testbench.sv(847) @ 420000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 420200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0373 Expected Instruction=0373 
# 
# UVM_ERROR testbench.sv(847) @ 420200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 420400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e6c Expected Instruction=5e6c 
# 
# UVM_ERROR testbench.sv(847) @ 420400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 420600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a709 Expected Instruction=a709 
# 
# UVM_ERROR testbench.sv(847) @ 420600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 420800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d4c Expected Instruction=5d4c 
# 
# UVM_ERROR testbench.sv(847) @ 420800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 421000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a21 Expected Instruction=6a21 
# 
# UVM_INFO testbench.sv(605) @ 421000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 421000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 421200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d703 Expected Instruction=d703 
# 
# UVM_ERROR testbench.sv(847) @ 421200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 421400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bcdd Expected Instruction=bcdd 
# 
# UVM_ERROR testbench.sv(847) @ 421400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 421600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b542 Expected Instruction=b542 
# 
# UVM_ERROR testbench.sv(847) @ 421600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 421800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=20a2 Expected Instruction=20a2 
# 
# UVM_ERROR testbench.sv(847) @ 421800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 422000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce4d Expected Instruction=ce4d 
# 
# UVM_ERROR testbench.sv(847) @ 422000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 422200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1f7f Expected Instruction=1f7f 
# 
# UVM_ERROR testbench.sv(847) @ 422200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 422400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a680 Expected Instruction=a680 
# 
# UVM_ERROR testbench.sv(847) @ 422400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 422600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=abb3 Expected Instruction=abb3 
# 
# UVM_ERROR testbench.sv(847) @ 422600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 422800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c48 Expected Instruction=7c48 
# 
# UVM_ERROR testbench.sv(847) @ 422800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 423000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c5a0 Expected Instruction=c5a0 
# 
# UVM_ERROR testbench.sv(847) @ 423000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 423200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4656 Expected Instruction=4656 
# 
# UVM_ERROR testbench.sv(847) @ 423200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 423400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=161d Expected Instruction=161d 
# 
# UVM_INFO testbench.sv(605) @ 423400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 423400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 423600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5856 Expected Instruction=5856 
# 
# UVM_ERROR testbench.sv(847) @ 423600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 423800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8a7b Expected Instruction=8a7b 
# 
# UVM_ERROR testbench.sv(847) @ 423800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 424000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0767 Expected Instruction=0767 
# 
# UVM_ERROR testbench.sv(847) @ 424000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 424200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0e20 Expected Instruction=0e20 
# 
# UVM_INFO testbench.sv(605) @ 424200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 424200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 424400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9215 Expected Instruction=9215 
# 
# UVM_INFO testbench.sv(605) @ 424400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 424400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 424600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=acf7 Expected Instruction=acf7 
# 
# UVM_ERROR testbench.sv(847) @ 424600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 424800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=923c Expected Instruction=923c 
# 
# UVM_INFO testbench.sv(605) @ 424800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 424800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 425000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2dd0 Expected Instruction=2dd0 
# 
# UVM_ERROR testbench.sv(847) @ 425000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 425200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3e6c Expected Instruction=3e6c 
# 
# UVM_ERROR testbench.sv(847) @ 425200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 425400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a0e Expected Instruction=5a0e 
# 
# UVM_INFO testbench.sv(605) @ 425400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 425400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 425600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c810 Expected Instruction=c810 
# 
# UVM_INFO testbench.sv(605) @ 425600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(752) @ 425600000: uvm_test_top.env.sb [SHIFT_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 425800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3adc Expected Instruction=3adc 
# 
# UVM_ERROR testbench.sv(847) @ 425800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 426000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=96cc Expected Instruction=96cc 
# 
# UVM_ERROR testbench.sv(847) @ 426000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 426200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a762 Expected Instruction=a762 
# 
# UVM_ERROR testbench.sv(847) @ 426200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 426400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3964 Expected Instruction=3964 
# 
# UVM_ERROR testbench.sv(847) @ 426400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 426600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a806 Expected Instruction=a806 
# 
# UVM_INFO testbench.sv(605) @ 426600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(784) @ 426600000: uvm_test_top.env.sb [LOAD_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 426800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3730 Expected Instruction=3730 
# 
# UVM_ERROR testbench.sv(847) @ 426800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 427000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=71a7 Expected Instruction=71a7 
# 
# UVM_ERROR testbench.sv(847) @ 427000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 427200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2627 Expected Instruction=2627 
# 
# UVM_INFO testbench.sv(605) @ 427200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 427200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 427400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1cc3 Expected Instruction=1cc3 
# 
# UVM_ERROR testbench.sv(847) @ 427400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 427600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d028 Expected Instruction=d028 
# 
# UVM_INFO testbench.sv(605) @ 427600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 427600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=53288 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 427800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b984 Expected Instruction=b984 
# 
# UVM_ERROR testbench.sv(847) @ 427800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 428000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=69ee Expected Instruction=69ee 
# 
# UVM_ERROR testbench.sv(847) @ 428000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 428200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df06 Expected Instruction=df06 
# 
# UVM_ERROR testbench.sv(847) @ 428200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 428400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=92eb Expected Instruction=92eb 
# 
# UVM_ERROR testbench.sv(847) @ 428400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 428600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a9a5 Expected Instruction=a9a5 
# 
# UVM_ERROR testbench.sv(847) @ 428600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 428800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aae6 Expected Instruction=aae6 
# 
# UVM_ERROR testbench.sv(847) @ 428800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 429000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d40b Expected Instruction=d40b 
# 
# UVM_INFO testbench.sv(605) @ 429000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 429000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=54283 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 429200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=18f1 Expected Instruction=18f1 
# 
# UVM_ERROR testbench.sv(847) @ 429200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 429400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e6c5 Expected Instruction=e6c5 
# 
# UVM_ERROR testbench.sv(847) @ 429400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 429600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7278 Expected Instruction=7278 
# 
# UVM_ERROR testbench.sv(847) @ 429600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 429800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8ee3 Expected Instruction=8ee3 
# 
# UVM_ERROR testbench.sv(847) @ 429800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 430000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7803 Expected Instruction=7803 
# 
# UVM_INFO testbench.sv(605) @ 430000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(738) @ 430000000: uvm_test_top.env.sb [BUFF/INV_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 430200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb29 Expected Instruction=bb29 
# 
# UVM_ERROR testbench.sv(847) @ 430200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 430400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=68a2 Expected Instruction=68a2 
# 
# UVM_ERROR testbench.sv(847) @ 430400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 430600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb2b Expected Instruction=eb2b 
# 
# UVM_ERROR testbench.sv(847) @ 430600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 430800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ae0 Expected Instruction=4ae0 
# 
# UVM_ERROR testbench.sv(847) @ 430800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 431000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=673f Expected Instruction=673f 
# 
# UVM_ERROR testbench.sv(847) @ 431000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 431200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=90af Expected Instruction=90af 
# 
# UVM_ERROR testbench.sv(847) @ 431200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 431400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=26f8 Expected Instruction=26f8 
# 
# UVM_ERROR testbench.sv(847) @ 431400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 431600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a513 Expected Instruction=a513 
# 
# UVM_ERROR testbench.sv(847) @ 431600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 431800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bf0e Expected Instruction=bf0e 
# 
# UVM_ERROR testbench.sv(847) @ 431800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 432000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9549 Expected Instruction=9549 
# 
# UVM_ERROR testbench.sv(847) @ 432000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 432200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d2c2 Expected Instruction=d2c2 
# 
# UVM_ERROR testbench.sv(847) @ 432200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 432400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=45ef Expected Instruction=45ef 
# 
# UVM_ERROR testbench.sv(847) @ 432400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 432600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d155 Expected Instruction=d155 
# 
# UVM_ERROR testbench.sv(847) @ 432600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 432800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=94f9 Expected Instruction=94f9 
# 
# UVM_ERROR testbench.sv(847) @ 432800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 433000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=882f Expected Instruction=882f 
# 
# UVM_INFO testbench.sv(605) @ 433000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 433000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=0 
# 
# UVM_INFO testbench.sv(602) @ 433200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=40ae Expected Instruction=40ae 
# 
# UVM_ERROR testbench.sv(847) @ 433200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 433400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0892 Expected Instruction=0892 
# 
# UVM_ERROR testbench.sv(847) @ 433400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 433600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7ba5 Expected Instruction=7ba5 
# 
# UVM_ERROR testbench.sv(847) @ 433600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 433800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0e40 Expected Instruction=0e40 
# 
# UVM_ERROR testbench.sv(847) @ 433800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 434000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=72d6 Expected Instruction=72d6 
# 
# UVM_ERROR testbench.sv(847) @ 434000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 434200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba33 Expected Instruction=ba33 
# 
# UVM_INFO testbench.sv(605) @ 434200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 434200000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=3
# 
# UVM_INFO testbench.sv(602) @ 434400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=14eb Expected Instruction=14eb 
# 
# UVM_ERROR testbench.sv(847) @ 434400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 434600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=27ae Expected Instruction=27ae 
# 
# UVM_ERROR testbench.sv(847) @ 434600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 434800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b6d8 Expected Instruction=b6d8 
# 
# UVM_ERROR testbench.sv(847) @ 434800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 435000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=36e6 Expected Instruction=36e6 
# 
# UVM_ERROR testbench.sv(847) @ 435000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 435200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c05d Expected Instruction=c05d 
# 
# UVM_ERROR testbench.sv(847) @ 435200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 435400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=45d4 Expected Instruction=45d4 
# 
# UVM_ERROR testbench.sv(847) @ 435400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 435600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=295b Expected Instruction=295b 
# 
# UVM_ERROR testbench.sv(847) @ 435600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 435800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e64 Expected Instruction=5e64 
# 
# UVM_ERROR testbench.sv(847) @ 435800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 436000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c72 Expected Instruction=9c72 
# 
# UVM_ERROR testbench.sv(847) @ 436000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 436200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b1b7 Expected Instruction=b1b7 
# 
# UVM_ERROR testbench.sv(847) @ 436200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 436400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c8e5 Expected Instruction=c8e5 
# 
# UVM_ERROR testbench.sv(847) @ 436400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 436600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a06c Expected Instruction=a06c 
# 
# UVM_ERROR testbench.sv(847) @ 436600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 436800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9aa4 Expected Instruction=9aa4 
# 
# UVM_ERROR testbench.sv(847) @ 436800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 437000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d2c8 Expected Instruction=d2c8 
# 
# UVM_ERROR testbench.sv(847) @ 437000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 437200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c3a Expected Instruction=3c3a 
# 
# UVM_INFO testbench.sv(605) @ 437200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 437200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 437400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d9b3 Expected Instruction=d9b3 
# 
# UVM_ERROR testbench.sv(847) @ 437400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 437600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cf87 Expected Instruction=cf87 
# 
# UVM_ERROR testbench.sv(847) @ 437600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 437800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=887e Expected Instruction=887e 
# 
# UVM_ERROR testbench.sv(847) @ 437800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 438000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c37 Expected Instruction=1c37 
# 
# UVM_INFO testbench.sv(605) @ 438000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 438000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 438200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e37 Expected Instruction=6e37 
# 
# UVM_INFO testbench.sv(605) @ 438200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 438200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 438400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=24c1 Expected Instruction=24c1 
# 
# UVM_ERROR testbench.sv(847) @ 438400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 438600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6955 Expected Instruction=6955 
# 
# UVM_ERROR testbench.sv(847) @ 438600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 438800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=46a2 Expected Instruction=46a2 
# 
# UVM_ERROR testbench.sv(847) @ 438800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 439000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa10 Expected Instruction=aa10 
# 
# UVM_INFO testbench.sv(605) @ 439000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 439000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 439200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a542 Expected Instruction=a542 
# 
# UVM_ERROR testbench.sv(847) @ 439200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 439400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3239 Expected Instruction=3239 
# 
# UVM_INFO testbench.sv(605) @ 439400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 439400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 439600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=abbc Expected Instruction=abbc 
# 
# UVM_ERROR testbench.sv(847) @ 439600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 439800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d9e2 Expected Instruction=d9e2 
# 
# UVM_ERROR testbench.sv(847) @ 439800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 440000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8d24 Expected Instruction=8d24 
# 
# UVM_ERROR testbench.sv(847) @ 440000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 440200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a157 Expected Instruction=a157 
# 
# UVM_ERROR testbench.sv(847) @ 440200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 440400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7ca5 Expected Instruction=7ca5 
# 
# UVM_ERROR testbench.sv(847) @ 440400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 440600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa06 Expected Instruction=aa06 
# 
# UVM_INFO testbench.sv(605) @ 440600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 440600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 440800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=08f3 Expected Instruction=08f3 
# 
# UVM_ERROR testbench.sv(847) @ 440800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 441000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c6a Expected Instruction=4c6a 
# 
# UVM_ERROR testbench.sv(847) @ 441000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 441200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=52e0 Expected Instruction=52e0 
# 
# UVM_ERROR testbench.sv(847) @ 441200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 441400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=58a4 Expected Instruction=58a4 
# 
# UVM_ERROR testbench.sv(847) @ 441400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 441600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4863 Expected Instruction=4863 
# 
# UVM_ERROR testbench.sv(847) @ 441600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 441800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=275f Expected Instruction=275f 
# 
# UVM_ERROR testbench.sv(847) @ 441800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 442000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0a1d Expected Instruction=0a1d 
# 
# UVM_INFO testbench.sv(605) @ 442000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 442000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 442200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c39d Expected Instruction=c39d 
# 
# UVM_ERROR testbench.sv(847) @ 442200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 442400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b4c8 Expected Instruction=b4c8 
# 
# UVM_ERROR testbench.sv(847) @ 442400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 442600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=303e Expected Instruction=303e 
# 
# UVM_INFO testbench.sv(605) @ 442600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 442600000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 442800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4684 Expected Instruction=4684 
# 
# UVM_ERROR testbench.sv(847) @ 442800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 443000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f15 Expected Instruction=5f15 
# 
# UVM_ERROR testbench.sv(847) @ 443000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 443200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c730 Expected Instruction=c730 
# 
# UVM_ERROR testbench.sv(847) @ 443200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 443400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=21be Expected Instruction=21be 
# 
# UVM_ERROR testbench.sv(847) @ 443400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 443600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=657e Expected Instruction=657e 
# 
# UVM_ERROR testbench.sv(847) @ 443600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 443800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dd6d Expected Instruction=dd6d 
# 
# UVM_ERROR testbench.sv(847) @ 443800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 444000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a887 Expected Instruction=a887 
# 
# UVM_ERROR testbench.sv(847) @ 444000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 444200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=52d1 Expected Instruction=52d1 
# 
# UVM_ERROR testbench.sv(847) @ 444200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 444400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c56 Expected Instruction=8c56 
# 
# UVM_ERROR testbench.sv(847) @ 444400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 444600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=08cb Expected Instruction=08cb 
# 
# UVM_ERROR testbench.sv(847) @ 444600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 444800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9cf6 Expected Instruction=9cf6 
# 
# UVM_ERROR testbench.sv(847) @ 444800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 445000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c83 Expected Instruction=9c83 
# 
# UVM_ERROR testbench.sv(847) @ 445000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 445200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e37 Expected Instruction=8e37 
# 
# UVM_INFO testbench.sv(605) @ 445200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 445200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 445400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af9d Expected Instruction=af9d 
# 
# UVM_ERROR testbench.sv(847) @ 445400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 445600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7916 Expected Instruction=7916 
# 
# UVM_ERROR testbench.sv(847) @ 445600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 445800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6ae8 Expected Instruction=6ae8 
# 
# UVM_ERROR testbench.sv(847) @ 445800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 446000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e3f Expected Instruction=9e3f 
# 
# UVM_INFO testbench.sv(605) @ 446000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 446000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 446200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=93c5 Expected Instruction=93c5 
# 
# UVM_ERROR testbench.sv(847) @ 446200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 446400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3488 Expected Instruction=3488 
# 
# UVM_ERROR testbench.sv(847) @ 446400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 446600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6c90 Expected Instruction=6c90 
# 
# UVM_ERROR testbench.sv(847) @ 446600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 446800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2601 Expected Instruction=2601 
# 
# UVM_INFO testbench.sv(605) @ 446800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 446800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 447000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9758 Expected Instruction=9758 
# 
# UVM_ERROR testbench.sv(847) @ 447000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 447200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=09c3 Expected Instruction=09c3 
# 
# UVM_ERROR testbench.sv(847) @ 447200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 447400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5027 Expected Instruction=5027 
# 
# UVM_INFO testbench.sv(605) @ 447400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(698) @ 447400000: uvm_test_top.env.sb [OR/NOR_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 447600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=80c9 Expected Instruction=80c9 
# 
# UVM_ERROR testbench.sv(847) @ 447600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 447800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=80ca Expected Instruction=80ca 
# 
# UVM_ERROR testbench.sv(847) @ 447800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 448000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4439 Expected Instruction=4439 
# 
# UVM_INFO testbench.sv(605) @ 448000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 448000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 448200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9bf2 Expected Instruction=9bf2 
# 
# UVM_ERROR testbench.sv(847) @ 448200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 448400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c030 Expected Instruction=c030 
# 
# UVM_INFO testbench.sv(605) @ 448400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(752) @ 448400000: uvm_test_top.env.sb [SHIFT_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 448600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=56ce Expected Instruction=56ce 
# 
# UVM_ERROR testbench.sv(847) @ 448600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 448800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c2a7 Expected Instruction=c2a7 
# 
# UVM_ERROR testbench.sv(847) @ 448800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 449000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=81d1 Expected Instruction=81d1 
# 
# UVM_ERROR testbench.sv(847) @ 449000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 449200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=383a Expected Instruction=383a 
# 
# UVM_INFO testbench.sv(605) @ 449200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 449200000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 449400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5971 Expected Instruction=5971 
# 
# UVM_ERROR testbench.sv(847) @ 449400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 449600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5eda Expected Instruction=5eda 
# 
# UVM_ERROR testbench.sv(847) @ 449600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 449800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ccb Expected Instruction=2ccb 
# 
# UVM_ERROR testbench.sv(847) @ 449800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 450000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db6c Expected Instruction=db6c 
# 
# UVM_ERROR testbench.sv(847) @ 450000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 450200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ceef Expected Instruction=ceef 
# 
# UVM_ERROR testbench.sv(847) @ 450200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 450400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=541b Expected Instruction=541b 
# 
# UVM_INFO testbench.sv(605) @ 450400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 450400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 450600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5aa6 Expected Instruction=5aa6 
# 
# UVM_ERROR testbench.sv(847) @ 450600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 450800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c929 Expected Instruction=c929 
# 
# UVM_ERROR testbench.sv(847) @ 450800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 451000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a54b Expected Instruction=a54b 
# 
# UVM_ERROR testbench.sv(847) @ 451000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 451200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af27 Expected Instruction=af27 
# 
# UVM_ERROR testbench.sv(847) @ 451200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 451400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4225 Expected Instruction=4225 
# 
# UVM_INFO testbench.sv(605) @ 451400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 451400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 451600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7395 Expected Instruction=7395 
# 
# UVM_ERROR testbench.sv(847) @ 451600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 451800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=82c9 Expected Instruction=82c9 
# 
# UVM_ERROR testbench.sv(847) @ 451800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 452000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=221c Expected Instruction=221c 
# 
# UVM_INFO testbench.sv(605) @ 452000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 452000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 452200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d920 Expected Instruction=d920 
# 
# UVM_ERROR testbench.sv(847) @ 452200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 452400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=89d2 Expected Instruction=89d2 
# 
# UVM_ERROR testbench.sv(847) @ 452400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 452600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=023d Expected Instruction=023d 
# 
# UVM_INFO testbench.sv(605) @ 452600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 452600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 452800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b349 Expected Instruction=b349 
# 
# UVM_ERROR testbench.sv(847) @ 452800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 453000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1f42 Expected Instruction=1f42 
# 
# UVM_ERROR testbench.sv(847) @ 453000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 453200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0428 Expected Instruction=0428 
# 
# UVM_INFO testbench.sv(605) @ 453200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 453200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 453400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9af9 Expected Instruction=9af9 
# 
# UVM_ERROR testbench.sv(847) @ 453400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 453600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a03 Expected Instruction=1a03 
# 
# UVM_INFO testbench.sv(605) @ 453600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 453600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 453800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2bb1 Expected Instruction=2bb1 
# 
# UVM_ERROR testbench.sv(847) @ 453800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 454000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8eaa Expected Instruction=8eaa 
# 
# UVM_ERROR testbench.sv(847) @ 454000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 454200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cec7 Expected Instruction=cec7 
# 
# UVM_ERROR testbench.sv(847) @ 454200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 454400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e7f9 Expected Instruction=e7f9 
# 
# UVM_ERROR testbench.sv(847) @ 454400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 454600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=42d0 Expected Instruction=42d0 
# 
# UVM_ERROR testbench.sv(847) @ 454600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 454800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e2f Expected Instruction=9e2f 
# 
# UVM_INFO testbench.sv(605) @ 454800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 454800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 455000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=436e Expected Instruction=436e 
# 
# UVM_ERROR testbench.sv(847) @ 455000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 455200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=31ad Expected Instruction=31ad 
# 
# UVM_ERROR testbench.sv(847) @ 455200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 455400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8bf2 Expected Instruction=8bf2 
# 
# UVM_ERROR testbench.sv(847) @ 455400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 455600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aaf8 Expected Instruction=aaf8 
# 
# UVM_ERROR testbench.sv(847) @ 455600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 455800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d45 Expected Instruction=5d45 
# 
# UVM_ERROR testbench.sv(847) @ 455800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 456000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=65ff Expected Instruction=65ff 
# 
# UVM_ERROR testbench.sv(847) @ 456000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 456200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=680a Expected Instruction=680a 
# 
# UVM_INFO testbench.sv(605) @ 456200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(720) @ 456200000: uvm_test_top.env.sb [EXOR/EXNOR_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 456400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1eef Expected Instruction=1eef 
# 
# UVM_ERROR testbench.sv(847) @ 456400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 456600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7688 Expected Instruction=7688 
# 
# UVM_ERROR testbench.sv(847) @ 456600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 456800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2595 Expected Instruction=2595 
# 
# UVM_ERROR testbench.sv(847) @ 456800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 457000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae00 Expected Instruction=ae00 
# 
# UVM_INFO testbench.sv(605) @ 457000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 457000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 457200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=08ea Expected Instruction=08ea 
# 
# UVM_ERROR testbench.sv(847) @ 457200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 457400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6229 Expected Instruction=6229 
# 
# UVM_INFO testbench.sv(605) @ 457400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 457400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 457600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8afd Expected Instruction=8afd 
# 
# UVM_ERROR testbench.sv(847) @ 457600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 457800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2e06 Expected Instruction=2e06 
# 
# UVM_INFO testbench.sv(605) @ 457800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 457800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 458000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=249a Expected Instruction=249a 
# 
# UVM_ERROR testbench.sv(847) @ 458000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 458200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=306d Expected Instruction=306d 
# 
# UVM_ERROR testbench.sv(847) @ 458200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 458400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=593a Expected Instruction=593a 
# 
# UVM_ERROR testbench.sv(847) @ 458400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 458600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0580 Expected Instruction=0580 
# 
# UVM_ERROR testbench.sv(847) @ 458600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 458800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1efa Expected Instruction=1efa 
# 
# UVM_ERROR testbench.sv(847) @ 458800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 459000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=48fa Expected Instruction=48fa 
# 
# UVM_ERROR testbench.sv(847) @ 459000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 459200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=468c Expected Instruction=468c 
# 
# UVM_ERROR testbench.sv(847) @ 459200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 459400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c7fb Expected Instruction=c7fb 
# 
# UVM_ERROR testbench.sv(847) @ 459400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 459600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee55 Expected Instruction=ee55 
# 
# UVM_ERROR testbench.sv(847) @ 459600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 459800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9178 Expected Instruction=9178 
# 
# UVM_ERROR testbench.sv(847) @ 459800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 460000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a7bd Expected Instruction=a7bd 
# 
# UVM_ERROR testbench.sv(847) @ 460000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 460200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=40f6 Expected Instruction=40f6 
# 
# UVM_ERROR testbench.sv(847) @ 460200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 460400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4602 Expected Instruction=4602 
# 
# UVM_INFO testbench.sv(605) @ 460400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 460400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 460600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c55 Expected Instruction=9c55 
# 
# UVM_ERROR testbench.sv(847) @ 460600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 460800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e202 Expected Instruction=e202 
# 
# UVM_INFO testbench.sv(605) @ 460800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 460800000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=57858 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 461000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6fab Expected Instruction=6fab 
# 
# UVM_ERROR testbench.sv(847) @ 461000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 461200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a0e8 Expected Instruction=a0e8 
# 
# UVM_ERROR testbench.sv(847) @ 461200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 461400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=42f1 Expected Instruction=42f1 
# 
# UVM_ERROR testbench.sv(847) @ 461400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 461600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cfe9 Expected Instruction=cfe9 
# 
# UVM_ERROR testbench.sv(847) @ 461600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 461800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=16cc Expected Instruction=16cc 
# 
# UVM_ERROR testbench.sv(847) @ 461800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 462000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a220 Expected Instruction=a220 
# 
# UVM_INFO testbench.sv(605) @ 462000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 462000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 462200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3443 Expected Instruction=3443 
# 
# UVM_ERROR testbench.sv(847) @ 462200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 462400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a03c Expected Instruction=a03c 
# 
# UVM_INFO testbench.sv(605) @ 462400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(784) @ 462400000: uvm_test_top.env.sb [LOAD_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 462600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=97fc Expected Instruction=97fc 
# 
# UVM_ERROR testbench.sv(847) @ 462600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 462800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=28b3 Expected Instruction=28b3 
# 
# UVM_ERROR testbench.sv(847) @ 462800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 463000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb57 Expected Instruction=bb57 
# 
# UVM_ERROR testbench.sv(847) @ 463000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 463200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b0d0 Expected Instruction=b0d0 
# 
# UVM_ERROR testbench.sv(847) @ 463200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 463400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=08e8 Expected Instruction=08e8 
# 
# UVM_ERROR testbench.sv(847) @ 463400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 463600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a1f1 Expected Instruction=a1f1 
# 
# UVM_ERROR testbench.sv(847) @ 463600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 463800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e4bc Expected Instruction=e4bc 
# 
# UVM_ERROR testbench.sv(847) @ 463800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 464000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=04a4 Expected Instruction=04a4 
# 
# UVM_ERROR testbench.sv(847) @ 464000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 464200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d4c Expected Instruction=6d4c 
# 
# UVM_ERROR testbench.sv(847) @ 464200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 464400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7295 Expected Instruction=7295 
# 
# UVM_ERROR testbench.sv(847) @ 464400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 464600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b93e Expected Instruction=b93e 
# 
# UVM_ERROR testbench.sv(847) @ 464600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 464800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae8d Expected Instruction=ae8d 
# 
# UVM_ERROR testbench.sv(847) @ 464800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 465000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a66 Expected Instruction=3a66 
# 
# UVM_ERROR testbench.sv(847) @ 465000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 465200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd52 Expected Instruction=bd52 
# 
# UVM_ERROR testbench.sv(847) @ 465200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 465400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5841 Expected Instruction=5841 
# 
# UVM_ERROR testbench.sv(847) @ 465400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 465600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7fbd Expected Instruction=7fbd 
# 
# UVM_ERROR testbench.sv(847) @ 465600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 465800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2dd6 Expected Instruction=2dd6 
# 
# UVM_ERROR testbench.sv(847) @ 465800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 466000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=10f9 Expected Instruction=10f9 
# 
# UVM_ERROR testbench.sv(847) @ 466000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 466200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=64c0 Expected Instruction=64c0 
# 
# UVM_ERROR testbench.sv(847) @ 466200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 466400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e906 Expected Instruction=e906 
# 
# UVM_ERROR testbench.sv(847) @ 466400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 466600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6bcd Expected Instruction=6bcd 
# 
# UVM_ERROR testbench.sv(847) @ 466600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 466800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5b23 Expected Instruction=5b23 
# 
# UVM_ERROR testbench.sv(847) @ 466800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 467000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=171d Expected Instruction=171d 
# 
# UVM_ERROR testbench.sv(847) @ 467000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 467200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a507 Expected Instruction=a507 
# 
# UVM_ERROR testbench.sv(847) @ 467200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 467400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ac5 Expected Instruction=1ac5 
# 
# UVM_ERROR testbench.sv(847) @ 467400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 467600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ba7 Expected Instruction=9ba7 
# 
# UVM_ERROR testbench.sv(847) @ 467600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 467800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2c6b Expected Instruction=2c6b 
# 
# UVM_ERROR testbench.sv(847) @ 467800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 468000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e373 Expected Instruction=e373 
# 
# UVM_ERROR testbench.sv(847) @ 468000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 468200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=984f Expected Instruction=984f 
# 
# UVM_ERROR testbench.sv(847) @ 468200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 468400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8d02 Expected Instruction=8d02 
# 
# UVM_ERROR testbench.sv(847) @ 468400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 468600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a846 Expected Instruction=a846 
# 
# UVM_ERROR testbench.sv(847) @ 468600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 468800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9a7e Expected Instruction=9a7e 
# 
# UVM_ERROR testbench.sv(847) @ 468800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 469000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=374c Expected Instruction=374c 
# 
# UVM_ERROR testbench.sv(847) @ 469000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 469200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=829a Expected Instruction=829a 
# 
# UVM_ERROR testbench.sv(847) @ 469200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 469400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d765 Expected Instruction=d765 
# 
# UVM_ERROR testbench.sv(847) @ 469400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 469600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db30 Expected Instruction=db30 
# 
# UVM_ERROR testbench.sv(847) @ 469600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 469800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e42 Expected Instruction=8e42 
# 
# UVM_ERROR testbench.sv(847) @ 469800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 470000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d670 Expected Instruction=d670 
# 
# UVM_ERROR testbench.sv(847) @ 470000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 470200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9360 Expected Instruction=9360 
# 
# UVM_ERROR testbench.sv(847) @ 470200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 470400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8107 Expected Instruction=8107 
# 
# UVM_ERROR testbench.sv(847) @ 470400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 470600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=24f7 Expected Instruction=24f7 
# 
# UVM_ERROR testbench.sv(847) @ 470600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 470800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=06f0 Expected Instruction=06f0 
# 
# UVM_ERROR testbench.sv(847) @ 470800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 471000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c9e Expected Instruction=3c9e 
# 
# UVM_ERROR testbench.sv(847) @ 471000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 471200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=645e Expected Instruction=645e 
# 
# UVM_ERROR testbench.sv(847) @ 471200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 471400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b145 Expected Instruction=b145 
# 
# UVM_ERROR testbench.sv(847) @ 471400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 471600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d38c Expected Instruction=d38c 
# 
# UVM_ERROR testbench.sv(847) @ 471600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 471800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3746 Expected Instruction=3746 
# 
# UVM_ERROR testbench.sv(847) @ 471800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 472000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb87 Expected Instruction=bb87 
# 
# UVM_ERROR testbench.sv(847) @ 472000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 472200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e902 Expected Instruction=e902 
# 
# UVM_ERROR testbench.sv(847) @ 472200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 472400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f41 Expected Instruction=8f41 
# 
# UVM_ERROR testbench.sv(847) @ 472400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 472600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f1c Expected Instruction=5f1c 
# 
# UVM_ERROR testbench.sv(847) @ 472600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 472800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=90c9 Expected Instruction=90c9 
# 
# UVM_ERROR testbench.sv(847) @ 472800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 473000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d57 Expected Instruction=4d57 
# 
# UVM_ERROR testbench.sv(847) @ 473000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 473200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0e40 Expected Instruction=0e40 
# 
# UVM_ERROR testbench.sv(847) @ 473200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 473400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b52b Expected Instruction=b52b 
# 
# UVM_ERROR testbench.sv(847) @ 473400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 473600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b8fd Expected Instruction=b8fd 
# 
# UVM_ERROR testbench.sv(847) @ 473600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 473800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ead Expected Instruction=1ead 
# 
# UVM_ERROR testbench.sv(847) @ 473800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 474000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5bb8 Expected Instruction=5bb8 
# 
# UVM_ERROR testbench.sv(847) @ 474000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 474200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=766f Expected Instruction=766f 
# 
# UVM_ERROR testbench.sv(847) @ 474200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 474400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=18e6 Expected Instruction=18e6 
# 
# UVM_ERROR testbench.sv(847) @ 474400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 474600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6574 Expected Instruction=6574 
# 
# UVM_ERROR testbench.sv(847) @ 474600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 474800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=329b Expected Instruction=329b 
# 
# UVM_ERROR testbench.sv(847) @ 474800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 475000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0e71 Expected Instruction=0e71 
# 
# UVM_ERROR testbench.sv(847) @ 475000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 475200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d015 Expected Instruction=d015 
# 
# UVM_INFO testbench.sv(605) @ 475200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 475200000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=53269 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 475400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=76c6 Expected Instruction=76c6 
# 
# UVM_ERROR testbench.sv(847) @ 475400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 475600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b419 Expected Instruction=b419 
# 
# UVM_INFO testbench.sv(605) @ 475600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 475600000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=1
# 
# UVM_INFO testbench.sv(602) @ 475800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ab6 Expected Instruction=0ab6 
# 
# UVM_ERROR testbench.sv(847) @ 475800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 476000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9735 Expected Instruction=9735 
# 
# UVM_ERROR testbench.sv(847) @ 476000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 476200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0acf Expected Instruction=0acf 
# 
# UVM_ERROR testbench.sv(847) @ 476200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 476400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8d17 Expected Instruction=8d17 
# 
# UVM_ERROR testbench.sv(847) @ 476400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 476600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a18c Expected Instruction=a18c 
# 
# UVM_ERROR testbench.sv(847) @ 476600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 476800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d476 Expected Instruction=d476 
# 
# UVM_ERROR testbench.sv(847) @ 476800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 477000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=58de Expected Instruction=58de 
# 
# UVM_ERROR testbench.sv(847) @ 477000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 477200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ee6 Expected Instruction=3ee6 
# 
# UVM_ERROR testbench.sv(847) @ 477200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 477400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=625f Expected Instruction=625f 
# 
# UVM_ERROR testbench.sv(847) @ 477400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 477600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b757 Expected Instruction=b757 
# 
# UVM_ERROR testbench.sv(847) @ 477600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 477800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=50c1 Expected Instruction=50c1 
# 
# UVM_ERROR testbench.sv(847) @ 477800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 478000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5552 Expected Instruction=5552 
# 
# UVM_ERROR testbench.sv(847) @ 478000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 478200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e7f7 Expected Instruction=e7f7 
# 
# UVM_ERROR testbench.sv(847) @ 478200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 478400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c054 Expected Instruction=c054 
# 
# UVM_ERROR testbench.sv(847) @ 478400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 478600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a38 Expected Instruction=7a38 
# 
# UVM_INFO testbench.sv(605) @ 478600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 478600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 478800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c461 Expected Instruction=c461 
# 
# UVM_ERROR testbench.sv(847) @ 478800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 479000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=996b Expected Instruction=996b 
# 
# UVM_ERROR testbench.sv(847) @ 479000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 479200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b35 Expected Instruction=9b35 
# 
# UVM_ERROR testbench.sv(847) @ 479200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 479400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1f07 Expected Instruction=1f07 
# 
# UVM_ERROR testbench.sv(847) @ 479400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 479600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7dbd Expected Instruction=7dbd 
# 
# UVM_ERROR testbench.sv(847) @ 479600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 479800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a22 Expected Instruction=3a22 
# 
# UVM_INFO testbench.sv(605) @ 479800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 479800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 480000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=caef Expected Instruction=caef 
# 
# UVM_ERROR testbench.sv(847) @ 480000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 480200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=890f Expected Instruction=890f 
# 
# UVM_ERROR testbench.sv(847) @ 480200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 480400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a1cd Expected Instruction=a1cd 
# 
# UVM_ERROR testbench.sv(847) @ 480400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 480600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ad5 Expected Instruction=9ad5 
# 
# UVM_ERROR testbench.sv(847) @ 480600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 480800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e6d Expected Instruction=1e6d 
# 
# UVM_ERROR testbench.sv(847) @ 480800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 481000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d17 Expected Instruction=5d17 
# 
# UVM_ERROR testbench.sv(847) @ 481000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 481200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6fb6 Expected Instruction=6fb6 
# 
# UVM_ERROR testbench.sv(847) @ 481200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 481400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4e4f Expected Instruction=4e4f 
# 
# UVM_ERROR testbench.sv(847) @ 481400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 481600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=560a Expected Instruction=560a 
# 
# UVM_INFO testbench.sv(605) @ 481600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 481600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 481800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c683 Expected Instruction=c683 
# 
# UVM_ERROR testbench.sv(847) @ 481800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 482000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=94e7 Expected Instruction=94e7 
# 
# UVM_ERROR testbench.sv(847) @ 482000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 482200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a05 Expected Instruction=7a05 
# 
# UVM_INFO testbench.sv(605) @ 482200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 482200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 482400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1426 Expected Instruction=1426 
# 
# UVM_INFO testbench.sv(605) @ 482400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 482400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 482600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=acc9 Expected Instruction=acc9 
# 
# UVM_ERROR testbench.sv(847) @ 482600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 482800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1171 Expected Instruction=1171 
# 
# UVM_ERROR testbench.sv(847) @ 482800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 483000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d557 Expected Instruction=d557 
# 
# UVM_ERROR testbench.sv(847) @ 483000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 483200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cba5 Expected Instruction=cba5 
# 
# UVM_ERROR testbench.sv(847) @ 483200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 483400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0a4b Expected Instruction=0a4b 
# 
# UVM_ERROR testbench.sv(847) @ 483400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 483600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c39e Expected Instruction=c39e 
# 
# UVM_ERROR testbench.sv(847) @ 483600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 483800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=17cb Expected Instruction=17cb 
# 
# UVM_ERROR testbench.sv(847) @ 483800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 484000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8337 Expected Instruction=8337 
# 
# UVM_ERROR testbench.sv(847) @ 484000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 484200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9edf Expected Instruction=9edf 
# 
# UVM_ERROR testbench.sv(847) @ 484200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 484400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f15 Expected Instruction=5f15 
# 
# UVM_ERROR testbench.sv(847) @ 484400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 484600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e8f Expected Instruction=8e8f 
# 
# UVM_ERROR testbench.sv(847) @ 484600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 484800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e436 Expected Instruction=e436 
# 
# UVM_INFO testbench.sv(605) @ 484800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 484800000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=58422 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 485000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3416 Expected Instruction=3416 
# 
# UVM_INFO testbench.sv(605) @ 485000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 485000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 485200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1cf3 Expected Instruction=1cf3 
# 
# UVM_ERROR testbench.sv(847) @ 485200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 485400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d780 Expected Instruction=d780 
# 
# UVM_ERROR testbench.sv(847) @ 485400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 485600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=77bb Expected Instruction=77bb 
# 
# UVM_ERROR testbench.sv(847) @ 485600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 485800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e1aa Expected Instruction=e1aa 
# 
# UVM_ERROR testbench.sv(847) @ 485800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 486000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=edba Expected Instruction=edba 
# 
# UVM_ERROR testbench.sv(847) @ 486000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 486200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=818e Expected Instruction=818e 
# 
# UVM_ERROR testbench.sv(847) @ 486200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 486400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2c27 Expected Instruction=2c27 
# 
# UVM_INFO testbench.sv(605) @ 486400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 486400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 486600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=437d Expected Instruction=437d 
# 
# UVM_ERROR testbench.sv(847) @ 486600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 486800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b527 Expected Instruction=b527 
# 
# UVM_ERROR testbench.sv(847) @ 486800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 487000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a338 Expected Instruction=a338 
# 
# UVM_ERROR testbench.sv(847) @ 487000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 487200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b9b5 Expected Instruction=b9b5 
# 
# UVM_ERROR testbench.sv(847) @ 487200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 487400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=677b Expected Instruction=677b 
# 
# UVM_ERROR testbench.sv(847) @ 487400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 487600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c4e8 Expected Instruction=c4e8 
# 
# UVM_ERROR testbench.sv(847) @ 487600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 487800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab7f Expected Instruction=ab7f 
# 
# UVM_ERROR testbench.sv(847) @ 487800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 488000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=887a Expected Instruction=887a 
# 
# UVM_ERROR testbench.sv(847) @ 488000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 488200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a9d4 Expected Instruction=a9d4 
# 
# UVM_ERROR testbench.sv(847) @ 488200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 488400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a8cc Expected Instruction=a8cc 
# 
# UVM_ERROR testbench.sv(847) @ 488400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 488600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a75 Expected Instruction=1a75 
# 
# UVM_ERROR testbench.sv(847) @ 488600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 488800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d98 Expected Instruction=2d98 
# 
# UVM_ERROR testbench.sv(847) @ 488800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 489000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e1f Expected Instruction=9e1f 
# 
# UVM_INFO testbench.sv(605) @ 489000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 489000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 489200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4791 Expected Instruction=4791 
# 
# UVM_ERROR testbench.sv(847) @ 489200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 489400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=351a Expected Instruction=351a 
# 
# UVM_ERROR testbench.sv(847) @ 489400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 489600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b1d4 Expected Instruction=b1d4 
# 
# UVM_ERROR testbench.sv(847) @ 489600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 489800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=72e3 Expected Instruction=72e3 
# 
# UVM_ERROR testbench.sv(847) @ 489800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 490000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e933 Expected Instruction=e933 
# 
# UVM_ERROR testbench.sv(847) @ 490000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 490200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=93fa Expected Instruction=93fa 
# 
# UVM_ERROR testbench.sv(847) @ 490200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 490400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=44b2 Expected Instruction=44b2 
# 
# UVM_ERROR testbench.sv(847) @ 490400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 490600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5cf7 Expected Instruction=5cf7 
# 
# UVM_ERROR testbench.sv(847) @ 490600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 490800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=344e Expected Instruction=344e 
# 
# UVM_ERROR testbench.sv(847) @ 490800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 491000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=341c Expected Instruction=341c 
# 
# UVM_INFO testbench.sv(605) @ 491000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 491000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 491200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=774f Expected Instruction=774f 
# 
# UVM_ERROR testbench.sv(847) @ 491200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 491400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f2f Expected Instruction=6f2f 
# 
# UVM_ERROR testbench.sv(847) @ 491400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 491600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3052 Expected Instruction=3052 
# 
# UVM_ERROR testbench.sv(847) @ 491600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 491800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c0b Expected Instruction=1c0b 
# 
# UVM_INFO testbench.sv(605) @ 491800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 491800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 492000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cfdd Expected Instruction=cfdd 
# 
# UVM_ERROR testbench.sv(847) @ 492000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 492200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4a14 Expected Instruction=4a14 
# 
# UVM_INFO testbench.sv(605) @ 492200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 492200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 492400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=18bf Expected Instruction=18bf 
# 
# UVM_ERROR testbench.sv(847) @ 492400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 492600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7e8a Expected Instruction=7e8a 
# 
# UVM_ERROR testbench.sv(847) @ 492600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 492800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=adee Expected Instruction=adee 
# 
# UVM_ERROR testbench.sv(847) @ 492800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 493000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c5c2 Expected Instruction=c5c2 
# 
# UVM_ERROR testbench.sv(847) @ 493000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 493200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3517 Expected Instruction=3517 
# 
# UVM_ERROR testbench.sv(847) @ 493200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 493400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b1c Expected Instruction=9b1c 
# 
# UVM_ERROR testbench.sv(847) @ 493400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 493600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=94c4 Expected Instruction=94c4 
# 
# UVM_ERROR testbench.sv(847) @ 493600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 493800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eda8 Expected Instruction=eda8 
# 
# UVM_ERROR testbench.sv(847) @ 493800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 494000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=31e1 Expected Instruction=31e1 
# 
# UVM_ERROR testbench.sv(847) @ 494000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 494200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c32e Expected Instruction=c32e 
# 
# UVM_ERROR testbench.sv(847) @ 494200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 494400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=284f Expected Instruction=284f 
# 
# UVM_ERROR testbench.sv(847) @ 494400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 494600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e530 Expected Instruction=e530 
# 
# UVM_ERROR testbench.sv(847) @ 494600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 494800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7daa Expected Instruction=7daa 
# 
# UVM_ERROR testbench.sv(847) @ 494800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 495000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ad8 Expected Instruction=2ad8 
# 
# UVM_ERROR testbench.sv(847) @ 495000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 495200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3deb Expected Instruction=3deb 
# 
# UVM_ERROR testbench.sv(847) @ 495200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 495400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d3f5 Expected Instruction=d3f5 
# 
# UVM_ERROR testbench.sv(847) @ 495400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 495600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a45 Expected Instruction=6a45 
# 
# UVM_ERROR testbench.sv(847) @ 495600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 495800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2934 Expected Instruction=2934 
# 
# UVM_ERROR testbench.sv(847) @ 495800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 496000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e167 Expected Instruction=e167 
# 
# UVM_ERROR testbench.sv(847) @ 496000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 496200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e01 Expected Instruction=5e01 
# 
# UVM_INFO testbench.sv(605) @ 496200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 496200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 496400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=23d6 Expected Instruction=23d6 
# 
# UVM_ERROR testbench.sv(847) @ 496400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 496600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c666 Expected Instruction=c666 
# 
# UVM_ERROR testbench.sv(847) @ 496600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 496800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=21c5 Expected Instruction=21c5 
# 
# UVM_ERROR testbench.sv(847) @ 496800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 497000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5942 Expected Instruction=5942 
# 
# UVM_ERROR testbench.sv(847) @ 497000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 497200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=da4a Expected Instruction=da4a 
# 
# UVM_ERROR testbench.sv(847) @ 497200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 497400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b0f Expected Instruction=9b0f 
# 
# UVM_ERROR testbench.sv(847) @ 497400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 497600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a39a Expected Instruction=a39a 
# 
# UVM_ERROR testbench.sv(847) @ 497600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 497800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6706 Expected Instruction=6706 
# 
# UVM_ERROR testbench.sv(847) @ 497800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 498000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=669a Expected Instruction=669a 
# 
# UVM_ERROR testbench.sv(847) @ 498000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 498200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ad4a Expected Instruction=ad4a 
# 
# UVM_ERROR testbench.sv(847) @ 498200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 498400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df24 Expected Instruction=df24 
# 
# UVM_ERROR testbench.sv(847) @ 498400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 498600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=598a Expected Instruction=598a 
# 
# UVM_ERROR testbench.sv(847) @ 498600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 498800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=24a1 Expected Instruction=24a1 
# 
# UVM_ERROR testbench.sv(847) @ 498800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 499000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1fb8 Expected Instruction=1fb8 
# 
# UVM_ERROR testbench.sv(847) @ 499000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 499200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af00 Expected Instruction=af00 
# 
# UVM_ERROR testbench.sv(847) @ 499200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 499400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f54 Expected Instruction=5f54 
# 
# UVM_ERROR testbench.sv(847) @ 499400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 499600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bfdf Expected Instruction=bfdf 
# 
# UVM_ERROR testbench.sv(847) @ 499600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 499800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5600 Expected Instruction=5600 
# 
# UVM_INFO testbench.sv(605) @ 499800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 499800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 500000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8326 Expected Instruction=8326 
# 
# UVM_ERROR testbench.sv(847) @ 500000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 500200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ad33 Expected Instruction=ad33 
# 
# UVM_ERROR testbench.sv(847) @ 500200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 500400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c178 Expected Instruction=c178 
# 
# UVM_ERROR testbench.sv(847) @ 500400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 500600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1bea Expected Instruction=1bea 
# 
# UVM_ERROR testbench.sv(847) @ 500600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 500800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e6c4 Expected Instruction=e6c4 
# 
# UVM_ERROR testbench.sv(847) @ 500800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 501000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bfa8 Expected Instruction=bfa8 
# 
# UVM_ERROR testbench.sv(847) @ 501000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 501200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c44 Expected Instruction=7c44 
# 
# UVM_ERROR testbench.sv(847) @ 501200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 501400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=41b2 Expected Instruction=41b2 
# 
# UVM_ERROR testbench.sv(847) @ 501400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 501600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1477 Expected Instruction=1477 
# 
# UVM_ERROR testbench.sv(847) @ 501600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 501800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ae9 Expected Instruction=1ae9 
# 
# UVM_ERROR testbench.sv(847) @ 501800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 502000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd96 Expected Instruction=cd96 
# 
# UVM_ERROR testbench.sv(847) @ 502000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 502200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=883f Expected Instruction=883f 
# 
# UVM_INFO testbench.sv(605) @ 502200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 502200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=0 
# 
# UVM_INFO testbench.sv(602) @ 502400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=48d8 Expected Instruction=48d8 
# 
# UVM_ERROR testbench.sv(847) @ 502400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 502600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d012 Expected Instruction=d012 
# 
# UVM_INFO testbench.sv(605) @ 502600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 502600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=53266 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 502800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c64 Expected Instruction=8c64 
# 
# UVM_ERROR testbench.sv(847) @ 502800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 503000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=824b Expected Instruction=824b 
# 
# UVM_ERROR testbench.sv(847) @ 503000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 503200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2e34 Expected Instruction=2e34 
# 
# UVM_INFO testbench.sv(605) @ 503200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 503200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 503400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b5b1 Expected Instruction=b5b1 
# 
# UVM_ERROR testbench.sv(847) @ 503400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 503600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa59 Expected Instruction=aa59 
# 
# UVM_ERROR testbench.sv(847) @ 503600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 503800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae59 Expected Instruction=ae59 
# 
# UVM_ERROR testbench.sv(847) @ 503800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 504000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=02e5 Expected Instruction=02e5 
# 
# UVM_ERROR testbench.sv(847) @ 504000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 504200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=26c7 Expected Instruction=26c7 
# 
# UVM_ERROR testbench.sv(847) @ 504200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 504400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=31d6 Expected Instruction=31d6 
# 
# UVM_ERROR testbench.sv(847) @ 504400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 504600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=415c Expected Instruction=415c 
# 
# UVM_ERROR testbench.sv(847) @ 504600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 504800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b91 Expected Instruction=9b91 
# 
# UVM_ERROR testbench.sv(847) @ 504800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 505000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8062 Expected Instruction=8062 
# 
# UVM_ERROR testbench.sv(847) @ 505000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 505200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8a73 Expected Instruction=8a73 
# 
# UVM_ERROR testbench.sv(847) @ 505200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 505400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a0a6 Expected Instruction=a0a6 
# 
# UVM_ERROR testbench.sv(847) @ 505400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 505600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=defd Expected Instruction=defd 
# 
# UVM_ERROR testbench.sv(847) @ 505600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 505800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9080 Expected Instruction=9080 
# 
# UVM_ERROR testbench.sv(847) @ 505800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 506000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=409c Expected Instruction=409c 
# 
# UVM_ERROR testbench.sv(847) @ 506000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 506200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bc39 Expected Instruction=bc39 
# 
# UVM_INFO testbench.sv(605) @ 506200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 506200000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=1
# 
# UVM_INFO testbench.sv(602) @ 506400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7bc0 Expected Instruction=7bc0 
# 
# UVM_ERROR testbench.sv(847) @ 506400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 506600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e379 Expected Instruction=e379 
# 
# UVM_ERROR testbench.sv(847) @ 506600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 506800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d81 Expected Instruction=0d81 
# 
# UVM_ERROR testbench.sv(847) @ 506800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 507000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8636 Expected Instruction=8636 
# 
# UVM_INFO testbench.sv(605) @ 507000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 507000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 507200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c97 Expected Instruction=3c97 
# 
# UVM_ERROR testbench.sv(847) @ 507200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 507400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0623 Expected Instruction=0623 
# 
# UVM_INFO testbench.sv(605) @ 507400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 507400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 507600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=75b0 Expected Instruction=75b0 
# 
# UVM_ERROR testbench.sv(847) @ 507600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 507800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a80 Expected Instruction=5a80 
# 
# UVM_ERROR testbench.sv(847) @ 507800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 508000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d6a7 Expected Instruction=d6a7 
# 
# UVM_ERROR testbench.sv(847) @ 508000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 508200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=88cb Expected Instruction=88cb 
# 
# UVM_ERROR testbench.sv(847) @ 508200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 508400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=05ce Expected Instruction=05ce 
# 
# UVM_ERROR testbench.sv(847) @ 508400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 508600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bf18 Expected Instruction=bf18 
# 
# UVM_ERROR testbench.sv(847) @ 508600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 508800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c537 Expected Instruction=c537 
# 
# UVM_ERROR testbench.sv(847) @ 508800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 509000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d1d0 Expected Instruction=d1d0 
# 
# UVM_ERROR testbench.sv(847) @ 509000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 509200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c466 Expected Instruction=c466 
# 
# UVM_ERROR testbench.sv(847) @ 509200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 509400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=91fd Expected Instruction=91fd 
# 
# UVM_ERROR testbench.sv(847) @ 509400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 509600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f17 Expected Instruction=6f17 
# 
# UVM_ERROR testbench.sv(847) @ 509600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 509800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d6a Expected Instruction=1d6a 
# 
# UVM_ERROR testbench.sv(847) @ 509800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 510000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=12e5 Expected Instruction=12e5 
# 
# UVM_ERROR testbench.sv(847) @ 510000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 510200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8384 Expected Instruction=8384 
# 
# UVM_ERROR testbench.sv(847) @ 510200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 510400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=45c7 Expected Instruction=45c7 
# 
# UVM_ERROR testbench.sv(847) @ 510400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 510600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd94 Expected Instruction=cd94 
# 
# UVM_ERROR testbench.sv(847) @ 510600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 510800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=03ff Expected Instruction=03ff 
# 
# UVM_ERROR testbench.sv(847) @ 510800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 511000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c6f2 Expected Instruction=c6f2 
# 
# UVM_ERROR testbench.sv(847) @ 511000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 511200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a8a Expected Instruction=5a8a 
# 
# UVM_ERROR testbench.sv(847) @ 511200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 511400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=697c Expected Instruction=697c 
# 
# UVM_ERROR testbench.sv(847) @ 511400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 511600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c23b Expected Instruction=c23b 
# 
# UVM_INFO testbench.sv(605) @ 511600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 511600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 511800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d366 Expected Instruction=d366 
# 
# UVM_ERROR testbench.sv(847) @ 511800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 512000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b8f Expected Instruction=1b8f 
# 
# UVM_ERROR testbench.sv(847) @ 512000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 512200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5688 Expected Instruction=5688 
# 
# UVM_ERROR testbench.sv(847) @ 512200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 512400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bc89 Expected Instruction=bc89 
# 
# UVM_ERROR testbench.sv(847) @ 512400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 512600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e2cb Expected Instruction=e2cb 
# 
# UVM_ERROR testbench.sv(847) @ 512600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 512800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9547 Expected Instruction=9547 
# 
# UVM_ERROR testbench.sv(847) @ 512800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 513000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7871 Expected Instruction=7871 
# 
# UVM_ERROR testbench.sv(847) @ 513000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 513200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5221 Expected Instruction=5221 
# 
# UVM_INFO testbench.sv(605) @ 513200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 513200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 513400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f7f Expected Instruction=5f7f 
# 
# UVM_ERROR testbench.sv(847) @ 513400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 513600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e936 Expected Instruction=e936 
# 
# UVM_ERROR testbench.sv(847) @ 513600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 513800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ded5 Expected Instruction=ded5 
# 
# UVM_ERROR testbench.sv(847) @ 513800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 514000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c9f3 Expected Instruction=c9f3 
# 
# UVM_ERROR testbench.sv(847) @ 514000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 514200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca4b Expected Instruction=ca4b 
# 
# UVM_ERROR testbench.sv(847) @ 514200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 514400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b33f Expected Instruction=b33f 
# 
# UVM_ERROR testbench.sv(847) @ 514400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 514600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de7c Expected Instruction=de7c 
# 
# UVM_ERROR testbench.sv(847) @ 514600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 514800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c2a9 Expected Instruction=c2a9 
# 
# UVM_ERROR testbench.sv(847) @ 514800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 515000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=662f Expected Instruction=662f 
# 
# UVM_INFO testbench.sv(605) @ 515000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 515000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 515200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c05a Expected Instruction=c05a 
# 
# UVM_ERROR testbench.sv(847) @ 515200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 515400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e705 Expected Instruction=e705 
# 
# UVM_ERROR testbench.sv(847) @ 515400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 515600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=21a1 Expected Instruction=21a1 
# 
# UVM_ERROR testbench.sv(847) @ 515600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 515800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=66b0 Expected Instruction=66b0 
# 
# UVM_ERROR testbench.sv(847) @ 515800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 516000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ed7 Expected Instruction=2ed7 
# 
# UVM_ERROR testbench.sv(847) @ 516000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 516200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5426 Expected Instruction=5426 
# 
# UVM_INFO testbench.sv(605) @ 516200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 516200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 516400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6dcd Expected Instruction=6dcd 
# 
# UVM_ERROR testbench.sv(847) @ 516400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 516600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=37ae Expected Instruction=37ae 
# 
# UVM_ERROR testbench.sv(847) @ 516600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 516800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=61f3 Expected Instruction=61f3 
# 
# UVM_ERROR testbench.sv(847) @ 516800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 517000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6668 Expected Instruction=6668 
# 
# UVM_ERROR testbench.sv(847) @ 517000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 517200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e11a Expected Instruction=e11a 
# 
# UVM_ERROR testbench.sv(847) @ 517200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 517400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=39f9 Expected Instruction=39f9 
# 
# UVM_ERROR testbench.sv(847) @ 517400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 517600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4230 Expected Instruction=4230 
# 
# UVM_INFO testbench.sv(605) @ 517600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 517600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 517800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c54 Expected Instruction=7c54 
# 
# UVM_ERROR testbench.sv(847) @ 517800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 518000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8221 Expected Instruction=8221 
# 
# UVM_INFO testbench.sv(605) @ 518000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 518000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 518200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1599 Expected Instruction=1599 
# 
# UVM_ERROR testbench.sv(847) @ 518200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 518400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d5b6 Expected Instruction=d5b6 
# 
# UVM_ERROR testbench.sv(847) @ 518400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 518600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca3a Expected Instruction=ca3a 
# 
# UVM_INFO testbench.sv(605) @ 518600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 518600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 518800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ac63 Expected Instruction=ac63 
# 
# UVM_ERROR testbench.sv(847) @ 518800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 519000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef8e Expected Instruction=ef8e 
# 
# UVM_ERROR testbench.sv(847) @ 519000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 519200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=52b1 Expected Instruction=52b1 
# 
# UVM_ERROR testbench.sv(847) @ 519200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 519400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0599 Expected Instruction=0599 
# 
# UVM_ERROR testbench.sv(847) @ 519400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 519600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6537 Expected Instruction=6537 
# 
# UVM_ERROR testbench.sv(847) @ 519600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 519800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=770d Expected Instruction=770d 
# 
# UVM_ERROR testbench.sv(847) @ 519800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 520000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=52e3 Expected Instruction=52e3 
# 
# UVM_ERROR testbench.sv(847) @ 520000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 520200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=61de Expected Instruction=61de 
# 
# UVM_ERROR testbench.sv(847) @ 520200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 520400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=69f4 Expected Instruction=69f4 
# 
# UVM_ERROR testbench.sv(847) @ 520400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 520600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e076 Expected Instruction=e076 
# 
# UVM_ERROR testbench.sv(847) @ 520600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 520800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d4a4 Expected Instruction=d4a4 
# 
# UVM_ERROR testbench.sv(847) @ 520800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 521000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9835 Expected Instruction=9835 
# 
# UVM_INFO testbench.sv(605) @ 521000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# in1=    0, in2=    0, reconfig=0 reg scr1 and 2=           6           5
# UVM_INFO testbench.sv(830) @ 521000000: uvm_test_top.env.sb [MOVE_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 521200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a2a9 Expected Instruction=a2a9 
# 
# UVM_ERROR testbench.sv(847) @ 521200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 521400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aed6 Expected Instruction=aed6 
# 
# UVM_ERROR testbench.sv(847) @ 521400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 521600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=365d Expected Instruction=365d 
# 
# UVM_ERROR testbench.sv(847) @ 521600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 521800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c20 Expected Instruction=8c20 
# 
# UVM_INFO testbench.sv(605) @ 521800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 521800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 522000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4739 Expected Instruction=4739 
# 
# UVM_ERROR testbench.sv(847) @ 522000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 522200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4b61 Expected Instruction=4b61 
# 
# UVM_ERROR testbench.sv(847) @ 522200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 522400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ef4 Expected Instruction=2ef4 
# 
# UVM_ERROR testbench.sv(847) @ 522400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 522600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9021 Expected Instruction=9021 
# 
# UVM_INFO testbench.sv(605) @ 522600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# in1=    0, in2=    0, reconfig=0 reg scr1 and 2=           4           1
# UVM_INFO testbench.sv(830) @ 522600000: uvm_test_top.env.sb [MOVE_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 522800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4cb5 Expected Instruction=4cb5 
# 
# UVM_ERROR testbench.sv(847) @ 522800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 523000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c6b9 Expected Instruction=c6b9 
# 
# UVM_ERROR testbench.sv(847) @ 523000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 523200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dad3 Expected Instruction=dad3 
# 
# UVM_ERROR testbench.sv(847) @ 523200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 523400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ca6 Expected Instruction=4ca6 
# 
# UVM_ERROR testbench.sv(847) @ 523400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 523600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=83a2 Expected Instruction=83a2 
# 
# UVM_ERROR testbench.sv(847) @ 523600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 523800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=38d7 Expected Instruction=38d7 
# 
# UVM_ERROR testbench.sv(847) @ 523800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 524000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=579b Expected Instruction=579b 
# 
# UVM_ERROR testbench.sv(847) @ 524000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 524200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6626 Expected Instruction=6626 
# 
# UVM_INFO testbench.sv(605) @ 524200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 524200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 524400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7268 Expected Instruction=7268 
# 
# UVM_ERROR testbench.sv(847) @ 524400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 524600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ceae Expected Instruction=ceae 
# 
# UVM_ERROR testbench.sv(847) @ 524600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 524800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=08e4 Expected Instruction=08e4 
# 
# UVM_ERROR testbench.sv(847) @ 524800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 525000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b3f Expected Instruction=9b3f 
# 
# UVM_ERROR testbench.sv(847) @ 525000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 525200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a97 Expected Instruction=6a97 
# 
# UVM_ERROR testbench.sv(847) @ 525200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 525400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4f39 Expected Instruction=4f39 
# 
# UVM_ERROR testbench.sv(847) @ 525400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 525600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=28fc Expected Instruction=28fc 
# 
# UVM_ERROR testbench.sv(847) @ 525600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 525800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=40bc Expected Instruction=40bc 
# 
# UVM_ERROR testbench.sv(847) @ 525800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 526000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c72 Expected Instruction=7c72 
# 
# UVM_ERROR testbench.sv(847) @ 526000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 526200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9310 Expected Instruction=9310 
# 
# UVM_ERROR testbench.sv(847) @ 526200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 526400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b75 Expected Instruction=8b75 
# 
# UVM_ERROR testbench.sv(847) @ 526400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 526600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=525d Expected Instruction=525d 
# 
# UVM_ERROR testbench.sv(847) @ 526600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 526800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a97 Expected Instruction=3a97 
# 
# UVM_ERROR testbench.sv(847) @ 526800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 527000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ec5 Expected Instruction=4ec5 
# 
# UVM_ERROR testbench.sv(847) @ 527000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 527200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0082 Expected Instruction=0082 
# 
# UVM_ERROR testbench.sv(847) @ 527200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 527400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a34 Expected Instruction=1a34 
# 
# UVM_INFO testbench.sv(605) @ 527400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 527400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 527600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=90d8 Expected Instruction=90d8 
# 
# UVM_ERROR testbench.sv(847) @ 527600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 527800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d79 Expected Instruction=1d79 
# 
# UVM_ERROR testbench.sv(847) @ 527800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 528000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8ae6 Expected Instruction=8ae6 
# 
# UVM_ERROR testbench.sv(847) @ 528000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 528200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb0d Expected Instruction=eb0d 
# 
# UVM_ERROR testbench.sv(847) @ 528200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 528400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d65 Expected Instruction=0d65 
# 
# UVM_ERROR testbench.sv(847) @ 528400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 528600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=45e7 Expected Instruction=45e7 
# 
# UVM_ERROR testbench.sv(847) @ 528600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 528800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a22 Expected Instruction=1a22 
# 
# UVM_INFO testbench.sv(605) @ 528800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 528800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 529000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d6be Expected Instruction=d6be 
# 
# UVM_ERROR testbench.sv(847) @ 529000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 529200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=912f Expected Instruction=912f 
# 
# UVM_ERROR testbench.sv(847) @ 529200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 529400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9220 Expected Instruction=9220 
# 
# UVM_INFO testbench.sv(605) @ 529400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 529400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 529600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c426 Expected Instruction=c426 
# 
# UVM_INFO testbench.sv(605) @ 529600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 529600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 529800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2bee Expected Instruction=2bee 
# 
# UVM_ERROR testbench.sv(847) @ 529800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 530000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b01 Expected Instruction=6b01 
# 
# UVM_ERROR testbench.sv(847) @ 530000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 530200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d7f9 Expected Instruction=d7f9 
# 
# UVM_ERROR testbench.sv(847) @ 530200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 530400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d7a9 Expected Instruction=d7a9 
# 
# UVM_ERROR testbench.sv(847) @ 530400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 530600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=24fc Expected Instruction=24fc 
# 
# UVM_ERROR testbench.sv(847) @ 530600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 530800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df43 Expected Instruction=df43 
# 
# UVM_ERROR testbench.sv(847) @ 530800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 531000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2968 Expected Instruction=2968 
# 
# UVM_ERROR testbench.sv(847) @ 531000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 531200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8daa Expected Instruction=8daa 
# 
# UVM_ERROR testbench.sv(847) @ 531200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 531400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a641 Expected Instruction=a641 
# 
# UVM_ERROR testbench.sv(847) @ 531400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 531600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1969 Expected Instruction=1969 
# 
# UVM_ERROR testbench.sv(847) @ 531600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 531800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2264 Expected Instruction=2264 
# 
# UVM_ERROR testbench.sv(847) @ 531800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 532000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b91b Expected Instruction=b91b 
# 
# UVM_ERROR testbench.sv(847) @ 532000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 532200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0575 Expected Instruction=0575 
# 
# UVM_ERROR testbench.sv(847) @ 532200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 532400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=797d Expected Instruction=797d 
# 
# UVM_ERROR testbench.sv(847) @ 532400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 532600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a2ad Expected Instruction=a2ad 
# 
# UVM_ERROR testbench.sv(847) @ 532600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 532800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=238d Expected Instruction=238d 
# 
# UVM_ERROR testbench.sv(847) @ 532800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 533000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=879f Expected Instruction=879f 
# 
# UVM_ERROR testbench.sv(847) @ 533000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 533200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea4e Expected Instruction=ea4e 
# 
# UVM_ERROR testbench.sv(847) @ 533200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 533400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6321 Expected Instruction=6321 
# 
# UVM_ERROR testbench.sv(847) @ 533400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 533600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4a49 Expected Instruction=4a49 
# 
# UVM_ERROR testbench.sv(847) @ 533600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 533800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6eb6 Expected Instruction=6eb6 
# 
# UVM_ERROR testbench.sv(847) @ 533800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 534000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e55a Expected Instruction=e55a 
# 
# UVM_ERROR testbench.sv(847) @ 534000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 534200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0adf Expected Instruction=0adf 
# 
# UVM_ERROR testbench.sv(847) @ 534200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 534400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=599c Expected Instruction=599c 
# 
# UVM_ERROR testbench.sv(847) @ 534400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 534600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b2fc Expected Instruction=b2fc 
# 
# UVM_ERROR testbench.sv(847) @ 534600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 534800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a495 Expected Instruction=a495 
# 
# UVM_ERROR testbench.sv(847) @ 534800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 535000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ec8 Expected Instruction=3ec8 
# 
# UVM_ERROR testbench.sv(847) @ 535000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 535200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3008 Expected Instruction=3008 
# 
# UVM_INFO testbench.sv(605) @ 535200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 535200000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 535400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9179 Expected Instruction=9179 
# 
# UVM_ERROR testbench.sv(847) @ 535400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 535600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6302 Expected Instruction=6302 
# 
# UVM_ERROR testbench.sv(847) @ 535600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 535800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a36 Expected Instruction=6a36 
# 
# UVM_INFO testbench.sv(605) @ 535800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 535800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 536000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1049 Expected Instruction=1049 
# 
# UVM_ERROR testbench.sv(847) @ 536000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 536200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=64dc Expected Instruction=64dc 
# 
# UVM_ERROR testbench.sv(847) @ 536200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 536400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7b90 Expected Instruction=7b90 
# 
# UVM_ERROR testbench.sv(847) @ 536400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 536600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6736 Expected Instruction=6736 
# 
# UVM_ERROR testbench.sv(847) @ 536600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 536800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=45f3 Expected Instruction=45f3 
# 
# UVM_ERROR testbench.sv(847) @ 536800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 537000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c05f Expected Instruction=c05f 
# 
# UVM_ERROR testbench.sv(847) @ 537000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 537200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=92de Expected Instruction=92de 
# 
# UVM_ERROR testbench.sv(847) @ 537200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 537400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1128 Expected Instruction=1128 
# 
# UVM_ERROR testbench.sv(847) @ 537400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 537600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=06f5 Expected Instruction=06f5 
# 
# UVM_ERROR testbench.sv(847) @ 537600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 537800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4489 Expected Instruction=4489 
# 
# UVM_ERROR testbench.sv(847) @ 537800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 538000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e61a Expected Instruction=e61a 
# 
# UVM_INFO testbench.sv(605) @ 538000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 538000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=58906 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 538200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ddd7 Expected Instruction=ddd7 
# 
# UVM_ERROR testbench.sv(847) @ 538200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 538400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=763e Expected Instruction=763e 
# 
# UVM_INFO testbench.sv(605) @ 538400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 538400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 538600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9d49 Expected Instruction=9d49 
# 
# UVM_ERROR testbench.sv(847) @ 538600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 538800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7197 Expected Instruction=7197 
# 
# UVM_ERROR testbench.sv(847) @ 538800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 539000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0231 Expected Instruction=0231 
# 
# UVM_INFO testbench.sv(605) @ 539000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 539000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 539200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=37b9 Expected Instruction=37b9 
# 
# UVM_ERROR testbench.sv(847) @ 539200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 539400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=00bd Expected Instruction=00bd 
# 
# UVM_ERROR testbench.sv(847) @ 539400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 539600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=412a Expected Instruction=412a 
# 
# UVM_ERROR testbench.sv(847) @ 539600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 539800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a65d Expected Instruction=a65d 
# 
# UVM_ERROR testbench.sv(847) @ 539800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 540000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=828f Expected Instruction=828f 
# 
# UVM_ERROR testbench.sv(847) @ 540000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 540200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8a30 Expected Instruction=8a30 
# 
# UVM_INFO testbench.sv(605) @ 540200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 540200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 540400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c78 Expected Instruction=0c78 
# 
# UVM_ERROR testbench.sv(847) @ 540400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 540600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c35a Expected Instruction=c35a 
# 
# UVM_ERROR testbench.sv(847) @ 540600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 540800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a7ab Expected Instruction=a7ab 
# 
# UVM_ERROR testbench.sv(847) @ 540800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 541000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb79 Expected Instruction=cb79 
# 
# UVM_ERROR testbench.sv(847) @ 541000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 541200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dbd7 Expected Instruction=dbd7 
# 
# UVM_ERROR testbench.sv(847) @ 541200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 541400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eed5 Expected Instruction=eed5 
# 
# UVM_ERROR testbench.sv(847) @ 541400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 541600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a0c Expected Instruction=6a0c 
# 
# UVM_INFO testbench.sv(605) @ 541600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 541600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 541800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce17 Expected Instruction=ce17 
# 
# UVM_INFO testbench.sv(605) @ 541800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 541800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 542000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=625a Expected Instruction=625a 
# 
# UVM_ERROR testbench.sv(847) @ 542000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 542200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b00 Expected Instruction=9b00 
# 
# UVM_ERROR testbench.sv(847) @ 542200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 542400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3cb3 Expected Instruction=3cb3 
# 
# UVM_ERROR testbench.sv(847) @ 542400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 542600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1637 Expected Instruction=1637 
# 
# UVM_INFO testbench.sv(605) @ 542600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 542600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 542800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=03a6 Expected Instruction=03a6 
# 
# UVM_ERROR testbench.sv(847) @ 542800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 543000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2aee Expected Instruction=2aee 
# 
# UVM_ERROR testbench.sv(847) @ 543000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 543200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0315 Expected Instruction=0315 
# 
# UVM_ERROR testbench.sv(847) @ 543200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 543400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e2e9 Expected Instruction=e2e9 
# 
# UVM_ERROR testbench.sv(847) @ 543400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 543600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=32ba Expected Instruction=32ba 
# 
# UVM_ERROR testbench.sv(847) @ 543600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 543800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4fc9 Expected Instruction=4fc9 
# 
# UVM_ERROR testbench.sv(847) @ 543800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 544000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=443d Expected Instruction=443d 
# 
# UVM_INFO testbench.sv(605) @ 544000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 544000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 544200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=17c6 Expected Instruction=17c6 
# 
# UVM_ERROR testbench.sv(847) @ 544200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 544400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d2a7 Expected Instruction=d2a7 
# 
# UVM_ERROR testbench.sv(847) @ 544400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 544600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=78ad Expected Instruction=78ad 
# 
# UVM_ERROR testbench.sv(847) @ 544600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 544800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4b9c Expected Instruction=4b9c 
# 
# UVM_ERROR testbench.sv(847) @ 544800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 545000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=779b Expected Instruction=779b 
# 
# UVM_ERROR testbench.sv(847) @ 545000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 545200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=72f0 Expected Instruction=72f0 
# 
# UVM_ERROR testbench.sv(847) @ 545200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 545400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e4c2 Expected Instruction=e4c2 
# 
# UVM_ERROR testbench.sv(847) @ 545400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 545600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=46ab Expected Instruction=46ab 
# 
# UVM_ERROR testbench.sv(847) @ 545600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 545800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=372a Expected Instruction=372a 
# 
# UVM_ERROR testbench.sv(847) @ 545800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 546000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba9e Expected Instruction=ba9e 
# 
# UVM_ERROR testbench.sv(847) @ 546000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 546200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c03 Expected Instruction=7c03 
# 
# UVM_INFO testbench.sv(605) @ 546200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 546200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 546400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa5e Expected Instruction=aa5e 
# 
# UVM_ERROR testbench.sv(847) @ 546400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 546600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1748 Expected Instruction=1748 
# 
# UVM_ERROR testbench.sv(847) @ 546600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 546800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3241 Expected Instruction=3241 
# 
# UVM_ERROR testbench.sv(847) @ 546800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 547000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cad9 Expected Instruction=cad9 
# 
# UVM_ERROR testbench.sv(847) @ 547000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 547200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5326 Expected Instruction=5326 
# 
# UVM_ERROR testbench.sv(847) @ 547200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 547400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bfec Expected Instruction=bfec 
# 
# UVM_ERROR testbench.sv(847) @ 547400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 547600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7362 Expected Instruction=7362 
# 
# UVM_ERROR testbench.sv(847) @ 547600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 547800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6134 Expected Instruction=6134 
# 
# UVM_ERROR testbench.sv(847) @ 547800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 548000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=936d Expected Instruction=936d 
# 
# UVM_ERROR testbench.sv(847) @ 548000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 548200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5fc7 Expected Instruction=5fc7 
# 
# UVM_ERROR testbench.sv(847) @ 548200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 548400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=91f2 Expected Instruction=91f2 
# 
# UVM_ERROR testbench.sv(847) @ 548400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 548600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1077 Expected Instruction=1077 
# 
# UVM_ERROR testbench.sv(847) @ 548600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 548800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d6c Expected Instruction=0d6c 
# 
# UVM_ERROR testbench.sv(847) @ 548800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 549000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=31e5 Expected Instruction=31e5 
# 
# UVM_ERROR testbench.sv(847) @ 549000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 549200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7cd5 Expected Instruction=7cd5 
# 
# UVM_ERROR testbench.sv(847) @ 549200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 549400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a9cf Expected Instruction=a9cf 
# 
# UVM_ERROR testbench.sv(847) @ 549400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 549600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c6c Expected Instruction=0c6c 
# 
# UVM_ERROR testbench.sv(847) @ 549600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 549800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d55e Expected Instruction=d55e 
# 
# UVM_ERROR testbench.sv(847) @ 549800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 550000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a192 Expected Instruction=a192 
# 
# UVM_ERROR testbench.sv(847) @ 550000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 550200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d56 Expected Instruction=5d56 
# 
# UVM_ERROR testbench.sv(847) @ 550200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 550400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7ce6 Expected Instruction=7ce6 
# 
# UVM_ERROR testbench.sv(847) @ 550400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 550600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3b25 Expected Instruction=3b25 
# 
# UVM_ERROR testbench.sv(847) @ 550600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 550800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=31de Expected Instruction=31de 
# 
# UVM_ERROR testbench.sv(847) @ 550800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 551000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=531f Expected Instruction=531f 
# 
# UVM_ERROR testbench.sv(847) @ 551000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 551200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=76fa Expected Instruction=76fa 
# 
# UVM_ERROR testbench.sv(847) @ 551200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 551400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4dc8 Expected Instruction=4dc8 
# 
# UVM_ERROR testbench.sv(847) @ 551400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 551600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a343 Expected Instruction=a343 
# 
# UVM_ERROR testbench.sv(847) @ 551600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 551800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=631a Expected Instruction=631a 
# 
# UVM_ERROR testbench.sv(847) @ 551800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 552000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b6ab Expected Instruction=b6ab 
# 
# UVM_ERROR testbench.sv(847) @ 552000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 552200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=436e Expected Instruction=436e 
# 
# UVM_ERROR testbench.sv(847) @ 552200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 552400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cf7f Expected Instruction=cf7f 
# 
# UVM_ERROR testbench.sv(847) @ 552400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 552600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a09 Expected Instruction=6a09 
# 
# UVM_INFO testbench.sv(605) @ 552600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 552600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 552800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7caf Expected Instruction=7caf 
# 
# UVM_ERROR testbench.sv(847) @ 552800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 553000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=add5 Expected Instruction=add5 
# 
# UVM_ERROR testbench.sv(847) @ 553000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 553200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3b95 Expected Instruction=3b95 
# 
# UVM_ERROR testbench.sv(847) @ 553200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 553400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=24af Expected Instruction=24af 
# 
# UVM_ERROR testbench.sv(847) @ 553400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 553600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b2b0 Expected Instruction=b2b0 
# 
# UVM_ERROR testbench.sv(847) @ 553600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 553800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd1e Expected Instruction=cd1e 
# 
# UVM_ERROR testbench.sv(847) @ 553800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 554000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=37d5 Expected Instruction=37d5 
# 
# UVM_ERROR testbench.sv(847) @ 554000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 554200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=42c1 Expected Instruction=42c1 
# 
# UVM_ERROR testbench.sv(847) @ 554200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 554400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0eec Expected Instruction=0eec 
# 
# UVM_ERROR testbench.sv(847) @ 554400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 554600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1cf7 Expected Instruction=1cf7 
# 
# UVM_ERROR testbench.sv(847) @ 554600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 554800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4695 Expected Instruction=4695 
# 
# UVM_ERROR testbench.sv(847) @ 554800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 555000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c7ef Expected Instruction=c7ef 
# 
# UVM_ERROR testbench.sv(847) @ 555000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 555200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eac1 Expected Instruction=eac1 
# 
# UVM_ERROR testbench.sv(847) @ 555200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 555400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d20 Expected Instruction=7d20 
# 
# UVM_ERROR testbench.sv(847) @ 555400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 555600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=00cc Expected Instruction=00cc 
# 
# UVM_ERROR testbench.sv(847) @ 555600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 555800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c012 Expected Instruction=c012 
# 
# UVM_INFO testbench.sv(605) @ 555800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(752) @ 555800000: uvm_test_top.env.sb [SHIFT_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 556000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e4e6 Expected Instruction=e4e6 
# 
# UVM_ERROR testbench.sv(847) @ 556000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 556200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b3d Expected Instruction=6b3d 
# 
# UVM_ERROR testbench.sv(847) @ 556200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 556400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d9a6 Expected Instruction=d9a6 
# 
# UVM_ERROR testbench.sv(847) @ 556400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 556600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b141 Expected Instruction=b141 
# 
# UVM_ERROR testbench.sv(847) @ 556600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 556800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=974b Expected Instruction=974b 
# 
# UVM_ERROR testbench.sv(847) @ 556800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 557000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d29 Expected Instruction=5d29 
# 
# UVM_ERROR testbench.sv(847) @ 557000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 557200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ddf Expected Instruction=9ddf 
# 
# UVM_ERROR testbench.sv(847) @ 557200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 557400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4341 Expected Instruction=4341 
# 
# UVM_ERROR testbench.sv(847) @ 557400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 557600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b63 Expected Instruction=2b63 
# 
# UVM_ERROR testbench.sv(847) @ 557600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 557800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af97 Expected Instruction=af97 
# 
# UVM_ERROR testbench.sv(847) @ 557800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 558000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e2de Expected Instruction=e2de 
# 
# UVM_ERROR testbench.sv(847) @ 558000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 558200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dd50 Expected Instruction=dd50 
# 
# UVM_ERROR testbench.sv(847) @ 558200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 558400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=79d4 Expected Instruction=79d4 
# 
# UVM_ERROR testbench.sv(847) @ 558400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 558600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eab1 Expected Instruction=eab1 
# 
# UVM_ERROR testbench.sv(847) @ 558600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 558800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e5be Expected Instruction=e5be 
# 
# UVM_ERROR testbench.sv(847) @ 558800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 559000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0e73 Expected Instruction=0e73 
# 
# UVM_ERROR testbench.sv(847) @ 559000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 559200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=01c2 Expected Instruction=01c2 
# 
# UVM_ERROR testbench.sv(847) @ 559200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 559400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c9ab Expected Instruction=c9ab 
# 
# UVM_ERROR testbench.sv(847) @ 559400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 559600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e0fa Expected Instruction=e0fa 
# 
# UVM_ERROR testbench.sv(847) @ 559600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 559800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=82e5 Expected Instruction=82e5 
# 
# UVM_ERROR testbench.sv(847) @ 559800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 560000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb1e Expected Instruction=eb1e 
# 
# UVM_ERROR testbench.sv(847) @ 560000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 560200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b9b3 Expected Instruction=b9b3 
# 
# UVM_ERROR testbench.sv(847) @ 560200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 560400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=712e Expected Instruction=712e 
# 
# UVM_ERROR testbench.sv(847) @ 560400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 560600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=385c Expected Instruction=385c 
# 
# UVM_ERROR testbench.sv(847) @ 560600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 560800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=399c Expected Instruction=399c 
# 
# UVM_ERROR testbench.sv(847) @ 560800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 561000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b6fc Expected Instruction=b6fc 
# 
# UVM_ERROR testbench.sv(847) @ 561000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 561200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=04c6 Expected Instruction=04c6 
# 
# UVM_ERROR testbench.sv(847) @ 561200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 561400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4a90 Expected Instruction=4a90 
# 
# UVM_ERROR testbench.sv(847) @ 561400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 561600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d79 Expected Instruction=2d79 
# 
# UVM_ERROR testbench.sv(847) @ 561600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 561800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a48 Expected Instruction=7a48 
# 
# UVM_ERROR testbench.sv(847) @ 561800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 562000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=752e Expected Instruction=752e 
# 
# UVM_ERROR testbench.sv(847) @ 562000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 562200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df64 Expected Instruction=df64 
# 
# UVM_ERROR testbench.sv(847) @ 562200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 562400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7618 Expected Instruction=7618 
# 
# UVM_INFO testbench.sv(605) @ 562400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 562400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 562600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6101 Expected Instruction=6101 
# 
# UVM_ERROR testbench.sv(847) @ 562600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 562800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9521 Expected Instruction=9521 
# 
# UVM_ERROR testbench.sv(847) @ 562800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 563000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b9c8 Expected Instruction=b9c8 
# 
# UVM_ERROR testbench.sv(847) @ 563000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 563200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=99c9 Expected Instruction=99c9 
# 
# UVM_ERROR testbench.sv(847) @ 563200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 563400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=300b Expected Instruction=300b 
# 
# UVM_INFO testbench.sv(605) @ 563400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 563400000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 563600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=13b0 Expected Instruction=13b0 
# 
# UVM_ERROR testbench.sv(847) @ 563600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 563800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b299 Expected Instruction=b299 
# 
# UVM_ERROR testbench.sv(847) @ 563800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 564000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7116 Expected Instruction=7116 
# 
# UVM_ERROR testbench.sv(847) @ 564000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 564200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d0c Expected Instruction=6d0c 
# 
# UVM_ERROR testbench.sv(847) @ 564200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 564400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0def Expected Instruction=0def 
# 
# UVM_ERROR testbench.sv(847) @ 564400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 564600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c107 Expected Instruction=c107 
# 
# UVM_ERROR testbench.sv(847) @ 564600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 564800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5642 Expected Instruction=5642 
# 
# UVM_ERROR testbench.sv(847) @ 564800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 565000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3017 Expected Instruction=3017 
# 
# UVM_INFO testbench.sv(605) @ 565000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 565000000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 565200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d13b Expected Instruction=d13b 
# 
# UVM_ERROR testbench.sv(847) @ 565200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 565400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e3d5 Expected Instruction=e3d5 
# 
# UVM_ERROR testbench.sv(847) @ 565400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 565600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=07cf Expected Instruction=07cf 
# 
# UVM_ERROR testbench.sv(847) @ 565600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 565800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4334 Expected Instruction=4334 
# 
# UVM_ERROR testbench.sv(847) @ 565800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 566000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=35ba Expected Instruction=35ba 
# 
# UVM_ERROR testbench.sv(847) @ 566000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 566200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c63 Expected Instruction=9c63 
# 
# UVM_ERROR testbench.sv(847) @ 566200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 566400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8371 Expected Instruction=8371 
# 
# UVM_ERROR testbench.sv(847) @ 566400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 566600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e80 Expected Instruction=1e80 
# 
# UVM_ERROR testbench.sv(847) @ 566600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 566800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7f7b Expected Instruction=7f7b 
# 
# UVM_ERROR testbench.sv(847) @ 566800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 567000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6043 Expected Instruction=6043 
# 
# UVM_ERROR testbench.sv(847) @ 567000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 567200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d26 Expected Instruction=1d26 
# 
# UVM_ERROR testbench.sv(847) @ 567200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 567400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ff9 Expected Instruction=4ff9 
# 
# UVM_ERROR testbench.sv(847) @ 567400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 567600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7bf1 Expected Instruction=7bf1 
# 
# UVM_ERROR testbench.sv(847) @ 567600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 567800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6c52 Expected Instruction=6c52 
# 
# UVM_ERROR testbench.sv(847) @ 567800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 568000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=41f8 Expected Instruction=41f8 
# 
# UVM_ERROR testbench.sv(847) @ 568000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 568200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4dbb Expected Instruction=4dbb 
# 
# UVM_ERROR testbench.sv(847) @ 568200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 568400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a7f Expected Instruction=6a7f 
# 
# UVM_ERROR testbench.sv(847) @ 568400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 568600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e9c4 Expected Instruction=e9c4 
# 
# UVM_ERROR testbench.sv(847) @ 568600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 568800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a512 Expected Instruction=a512 
# 
# UVM_ERROR testbench.sv(847) @ 568800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 569000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9a59 Expected Instruction=9a59 
# 
# UVM_ERROR testbench.sv(847) @ 569000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 569200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=055e Expected Instruction=055e 
# 
# UVM_ERROR testbench.sv(847) @ 569200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 569400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a138 Expected Instruction=a138 
# 
# UVM_ERROR testbench.sv(847) @ 569400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 569600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f01 Expected Instruction=6f01 
# 
# UVM_ERROR testbench.sv(847) @ 569600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 569800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca75 Expected Instruction=ca75 
# 
# UVM_ERROR testbench.sv(847) @ 569800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 570000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c137 Expected Instruction=c137 
# 
# UVM_ERROR testbench.sv(847) @ 570000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 570200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec74 Expected Instruction=ec74 
# 
# UVM_ERROR testbench.sv(847) @ 570200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 570400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec6a Expected Instruction=ec6a 
# 
# UVM_ERROR testbench.sv(847) @ 570400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 570600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=794c Expected Instruction=794c 
# 
# UVM_ERROR testbench.sv(847) @ 570600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 570800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=767b Expected Instruction=767b 
# 
# UVM_ERROR testbench.sv(847) @ 570800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 571000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3fa9 Expected Instruction=3fa9 
# 
# UVM_ERROR testbench.sv(847) @ 571000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 571200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c0a Expected Instruction=8c0a 
# 
# UVM_INFO testbench.sv(605) @ 571200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 571200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 571400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b037 Expected Instruction=b037 
# 
# UVM_INFO testbench.sv(605) @ 571400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 571400000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=7
# 
# UVM_INFO testbench.sv(602) @ 571600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=13fe Expected Instruction=13fe 
# 
# UVM_ERROR testbench.sv(847) @ 571600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 571800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8905 Expected Instruction=8905 
# 
# UVM_ERROR testbench.sv(847) @ 571800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 572000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e4b Expected Instruction=8e4b 
# 
# UVM_ERROR testbench.sv(847) @ 572000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 572200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b595 Expected Instruction=b595 
# 
# UVM_ERROR testbench.sv(847) @ 572200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 572400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ef6 Expected Instruction=0ef6 
# 
# UVM_ERROR testbench.sv(847) @ 572400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 572600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=671d Expected Instruction=671d 
# 
# UVM_ERROR testbench.sv(847) @ 572600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 572800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a4f3 Expected Instruction=a4f3 
# 
# UVM_ERROR testbench.sv(847) @ 572800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 573000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=03e6 Expected Instruction=03e6 
# 
# UVM_ERROR testbench.sv(847) @ 573000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 573200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=65ae Expected Instruction=65ae 
# 
# UVM_ERROR testbench.sv(847) @ 573200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 573400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=32d0 Expected Instruction=32d0 
# 
# UVM_ERROR testbench.sv(847) @ 573400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 573600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=daf0 Expected Instruction=daf0 
# 
# UVM_ERROR testbench.sv(847) @ 573600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 573800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=235b Expected Instruction=235b 
# 
# UVM_ERROR testbench.sv(847) @ 573800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 574000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d5de Expected Instruction=d5de 
# 
# UVM_ERROR testbench.sv(847) @ 574000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 574200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=17fd Expected Instruction=17fd 
# 
# UVM_ERROR testbench.sv(847) @ 574200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 574400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a83a Expected Instruction=a83a 
# 
# UVM_INFO testbench.sv(605) @ 574400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(784) @ 574400000: uvm_test_top.env.sb [LOAD_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 574600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=89d2 Expected Instruction=89d2 
# 
# UVM_ERROR testbench.sv(847) @ 574600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 574800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1beb Expected Instruction=1beb 
# 
# UVM_ERROR testbench.sv(847) @ 574800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 575000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2db9 Expected Instruction=2db9 
# 
# UVM_ERROR testbench.sv(847) @ 575000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 575200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=137e Expected Instruction=137e 
# 
# UVM_ERROR testbench.sv(847) @ 575200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 575400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2411 Expected Instruction=2411 
# 
# UVM_INFO testbench.sv(605) @ 575400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 575400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 575600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9df5 Expected Instruction=9df5 
# 
# UVM_ERROR testbench.sv(847) @ 575600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 575800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2504 Expected Instruction=2504 
# 
# UVM_ERROR testbench.sv(847) @ 575800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 576000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=24f7 Expected Instruction=24f7 
# 
# UVM_ERROR testbench.sv(847) @ 576000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 576200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca14 Expected Instruction=ca14 
# 
# UVM_INFO testbench.sv(605) @ 576200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 576200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 576400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c57 Expected Instruction=8c57 
# 
# UVM_ERROR testbench.sv(847) @ 576400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 576600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2951 Expected Instruction=2951 
# 
# UVM_ERROR testbench.sv(847) @ 576600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 576800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=03a0 Expected Instruction=03a0 
# 
# UVM_ERROR testbench.sv(847) @ 576800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 577000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eac9 Expected Instruction=eac9 
# 
# UVM_ERROR testbench.sv(847) @ 577000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 577200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc31 Expected Instruction=cc31 
# 
# UVM_INFO testbench.sv(605) @ 577200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 577200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 577400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=52a1 Expected Instruction=52a1 
# 
# UVM_ERROR testbench.sv(847) @ 577400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 577600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e86 Expected Instruction=9e86 
# 
# UVM_ERROR testbench.sv(847) @ 577600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 577800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a45 Expected Instruction=1a45 
# 
# UVM_ERROR testbench.sv(847) @ 577800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 578000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b4d5 Expected Instruction=b4d5 
# 
# UVM_ERROR testbench.sv(847) @ 578000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 578200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=29b7 Expected Instruction=29b7 
# 
# UVM_ERROR testbench.sv(847) @ 578200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 578400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7933 Expected Instruction=7933 
# 
# UVM_ERROR testbench.sv(847) @ 578400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 578600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb3b Expected Instruction=bb3b 
# 
# UVM_ERROR testbench.sv(847) @ 578600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 578800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d96 Expected Instruction=7d96 
# 
# UVM_ERROR testbench.sv(847) @ 578800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 579000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1503 Expected Instruction=1503 
# 
# UVM_ERROR testbench.sv(847) @ 579000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 579200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=46ec Expected Instruction=46ec 
# 
# UVM_ERROR testbench.sv(847) @ 579200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 579400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=156d Expected Instruction=156d 
# 
# UVM_ERROR testbench.sv(847) @ 579400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 579600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b3f8 Expected Instruction=b3f8 
# 
# UVM_ERROR testbench.sv(847) @ 579600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 579800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b815 Expected Instruction=b815 
# 
# UVM_INFO testbench.sv(605) @ 579800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 579800000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=5
# 
# UVM_INFO testbench.sv(602) @ 580000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=27d8 Expected Instruction=27d8 
# 
# UVM_ERROR testbench.sv(847) @ 580000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 580200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0548 Expected Instruction=0548 
# 
# UVM_ERROR testbench.sv(847) @ 580200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 580400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c6b7 Expected Instruction=c6b7 
# 
# UVM_ERROR testbench.sv(847) @ 580400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 580600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b371 Expected Instruction=b371 
# 
# UVM_ERROR testbench.sv(847) @ 580600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 580800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab14 Expected Instruction=ab14 
# 
# UVM_ERROR testbench.sv(847) @ 580800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 581000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=75fd Expected Instruction=75fd 
# 
# UVM_ERROR testbench.sv(847) @ 581000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 581200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8d44 Expected Instruction=8d44 
# 
# UVM_ERROR testbench.sv(847) @ 581200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 581400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=795e Expected Instruction=795e 
# 
# UVM_ERROR testbench.sv(847) @ 581400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 581600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=16b6 Expected Instruction=16b6 
# 
# UVM_ERROR testbench.sv(847) @ 581600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 581800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8ccd Expected Instruction=8ccd 
# 
# UVM_ERROR testbench.sv(847) @ 581800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 582000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b5f0 Expected Instruction=b5f0 
# 
# UVM_ERROR testbench.sv(847) @ 582000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 582200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=14c2 Expected Instruction=14c2 
# 
# UVM_ERROR testbench.sv(847) @ 582200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 582400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e4a8 Expected Instruction=e4a8 
# 
# UVM_ERROR testbench.sv(847) @ 582400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 582600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3127 Expected Instruction=3127 
# 
# UVM_ERROR testbench.sv(847) @ 582600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 582800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b17 Expected Instruction=1b17 
# 
# UVM_ERROR testbench.sv(847) @ 582800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 583000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=29c3 Expected Instruction=29c3 
# 
# UVM_ERROR testbench.sv(847) @ 583000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 583200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4878 Expected Instruction=4878 
# 
# UVM_ERROR testbench.sv(847) @ 583200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 583400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eadc Expected Instruction=eadc 
# 
# UVM_ERROR testbench.sv(847) @ 583400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 583600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1780 Expected Instruction=1780 
# 
# UVM_ERROR testbench.sv(847) @ 583600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 583800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a590 Expected Instruction=a590 
# 
# UVM_ERROR testbench.sv(847) @ 583800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 584000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a744 Expected Instruction=a744 
# 
# UVM_ERROR testbench.sv(847) @ 584000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 584200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d7ec Expected Instruction=d7ec 
# 
# UVM_ERROR testbench.sv(847) @ 584200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 584400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c66 Expected Instruction=8c66 
# 
# UVM_ERROR testbench.sv(847) @ 584400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 584600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=689b Expected Instruction=689b 
# 
# UVM_ERROR testbench.sv(847) @ 584600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 584800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d0be Expected Instruction=d0be 
# 
# UVM_ERROR testbench.sv(847) @ 584800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 585000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db27 Expected Instruction=db27 
# 
# UVM_ERROR testbench.sv(847) @ 585000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 585200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=23ad Expected Instruction=23ad 
# 
# UVM_ERROR testbench.sv(847) @ 585200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 585400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=43e1 Expected Instruction=43e1 
# 
# UVM_ERROR testbench.sv(847) @ 585400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 585600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=409c Expected Instruction=409c 
# 
# UVM_ERROR testbench.sv(847) @ 585600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 585800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8826 Expected Instruction=8826 
# 
# UVM_INFO testbench.sv(605) @ 585800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 585800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=0 
# 
# UVM_INFO testbench.sv(602) @ 586000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cef2 Expected Instruction=cef2 
# 
# UVM_ERROR testbench.sv(847) @ 586000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 586200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0727 Expected Instruction=0727 
# 
# UVM_ERROR testbench.sv(847) @ 586200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 586400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e3cd Expected Instruction=e3cd 
# 
# UVM_ERROR testbench.sv(847) @ 586400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 586600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=69e1 Expected Instruction=69e1 
# 
# UVM_ERROR testbench.sv(847) @ 586600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 586800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a46 Expected Instruction=1a46 
# 
# UVM_ERROR testbench.sv(847) @ 586800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 587000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=abc7 Expected Instruction=abc7 
# 
# UVM_ERROR testbench.sv(847) @ 587000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 587200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=450f Expected Instruction=450f 
# 
# UVM_ERROR testbench.sv(847) @ 587200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 587400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=580f Expected Instruction=580f 
# 
# UVM_INFO testbench.sv(605) @ 587400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(702) @ 587400000: uvm_test_top.env.sb [OR/NOR_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 587600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=56ee Expected Instruction=56ee 
# 
# UVM_ERROR testbench.sv(847) @ 587600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 587800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ee9 Expected Instruction=9ee9 
# 
# UVM_ERROR testbench.sv(847) @ 587800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 588000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=06e6 Expected Instruction=06e6 
# 
# UVM_ERROR testbench.sv(847) @ 588000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 588200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3fad Expected Instruction=3fad 
# 
# UVM_ERROR testbench.sv(847) @ 588200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 588400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e943 Expected Instruction=e943 
# 
# UVM_ERROR testbench.sv(847) @ 588400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 588600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=afa6 Expected Instruction=afa6 
# 
# UVM_ERROR testbench.sv(847) @ 588600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 588800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d2c8 Expected Instruction=d2c8 
# 
# UVM_ERROR testbench.sv(847) @ 588800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 589000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ad3 Expected Instruction=2ad3 
# 
# UVM_ERROR testbench.sv(847) @ 589000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 589200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5c73 Expected Instruction=5c73 
# 
# UVM_ERROR testbench.sv(847) @ 589200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 589400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=03b6 Expected Instruction=03b6 
# 
# UVM_ERROR testbench.sv(847) @ 589400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 589600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc2a Expected Instruction=dc2a 
# 
# UVM_INFO testbench.sv(605) @ 589600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 589600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=56362 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 589800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a7da Expected Instruction=a7da 
# 
# UVM_ERROR testbench.sv(847) @ 589800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 590000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1abc Expected Instruction=1abc 
# 
# UVM_ERROR testbench.sv(847) @ 590000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 590200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ba2 Expected Instruction=4ba2 
# 
# UVM_ERROR testbench.sv(847) @ 590200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 590400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b57b Expected Instruction=b57b 
# 
# UVM_ERROR testbench.sv(847) @ 590400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 590600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=18e0 Expected Instruction=18e0 
# 
# UVM_ERROR testbench.sv(847) @ 590600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 590800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d2c1 Expected Instruction=d2c1 
# 
# UVM_ERROR testbench.sv(847) @ 590800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 591000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=55ac Expected Instruction=55ac 
# 
# UVM_ERROR testbench.sv(847) @ 591000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 591200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b48b Expected Instruction=b48b 
# 
# UVM_ERROR testbench.sv(847) @ 591200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 591400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9a2e Expected Instruction=9a2e 
# 
# UVM_INFO testbench.sv(605) @ 591400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 591400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 591600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=07fa Expected Instruction=07fa 
# 
# UVM_ERROR testbench.sv(847) @ 591600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 591800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e4e6 Expected Instruction=e4e6 
# 
# UVM_ERROR testbench.sv(847) @ 591800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 592000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9bf4 Expected Instruction=9bf4 
# 
# UVM_ERROR testbench.sv(847) @ 592000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 592200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cf91 Expected Instruction=cf91 
# 
# UVM_ERROR testbench.sv(847) @ 592200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 592400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=844f Expected Instruction=844f 
# 
# UVM_ERROR testbench.sv(847) @ 592400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 592600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bc60 Expected Instruction=bc60 
# 
# UVM_ERROR testbench.sv(847) @ 592600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 592800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b28 Expected Instruction=9b28 
# 
# UVM_ERROR testbench.sv(847) @ 592800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 593000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=56b9 Expected Instruction=56b9 
# 
# UVM_ERROR testbench.sv(847) @ 593000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 593200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5428 Expected Instruction=5428 
# 
# UVM_INFO testbench.sv(605) @ 593200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 593200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 593400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2125 Expected Instruction=2125 
# 
# UVM_ERROR testbench.sv(847) @ 593400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 593600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ed0 Expected Instruction=0ed0 
# 
# UVM_ERROR testbench.sv(847) @ 593600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 593800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a365 Expected Instruction=a365 
# 
# UVM_ERROR testbench.sv(847) @ 593800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 594000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e968 Expected Instruction=e968 
# 
# UVM_ERROR testbench.sv(847) @ 594000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 594200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb09 Expected Instruction=eb09 
# 
# UVM_ERROR testbench.sv(847) @ 594200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 594400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=85c8 Expected Instruction=85c8 
# 
# UVM_ERROR testbench.sv(847) @ 594400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 594600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c12 Expected Instruction=8c12 
# 
# UVM_INFO testbench.sv(605) @ 594600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 594600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 594800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4095 Expected Instruction=4095 
# 
# UVM_ERROR testbench.sv(847) @ 594800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 595000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c7d9 Expected Instruction=c7d9 
# 
# UVM_ERROR testbench.sv(847) @ 595000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 595200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb76 Expected Instruction=eb76 
# 
# UVM_ERROR testbench.sv(847) @ 595200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 595400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ed24 Expected Instruction=ed24 
# 
# UVM_ERROR testbench.sv(847) @ 595400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 595600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1554 Expected Instruction=1554 
# 
# UVM_ERROR testbench.sv(847) @ 595600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 595800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a196 Expected Instruction=a196 
# 
# UVM_ERROR testbench.sv(847) @ 595800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 596000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d6f1 Expected Instruction=d6f1 
# 
# UVM_ERROR testbench.sv(847) @ 596000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 596200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b3ae Expected Instruction=b3ae 
# 
# UVM_ERROR testbench.sv(847) @ 596200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 596400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9175 Expected Instruction=9175 
# 
# UVM_ERROR testbench.sv(847) @ 596400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 596600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b500 Expected Instruction=b500 
# 
# UVM_ERROR testbench.sv(847) @ 596600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 596800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a0c Expected Instruction=7a0c 
# 
# UVM_INFO testbench.sv(605) @ 596800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 596800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 597000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=815b Expected Instruction=815b 
# 
# UVM_ERROR testbench.sv(847) @ 597000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 597200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2139 Expected Instruction=2139 
# 
# UVM_ERROR testbench.sv(847) @ 597200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 597400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3160 Expected Instruction=3160 
# 
# UVM_ERROR testbench.sv(847) @ 597400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 597600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=32d4 Expected Instruction=32d4 
# 
# UVM_ERROR testbench.sv(847) @ 597600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 597800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=752e Expected Instruction=752e 
# 
# UVM_ERROR testbench.sv(847) @ 597800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 598000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=20b5 Expected Instruction=20b5 
# 
# UVM_ERROR testbench.sv(847) @ 598000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 598200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7aac Expected Instruction=7aac 
# 
# UVM_ERROR testbench.sv(847) @ 598200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 598400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2cfe Expected Instruction=2cfe 
# 
# UVM_ERROR testbench.sv(847) @ 598400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 598600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8266 Expected Instruction=8266 
# 
# UVM_ERROR testbench.sv(847) @ 598600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 598800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d8a Expected Instruction=0d8a 
# 
# UVM_ERROR testbench.sv(847) @ 598800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 599000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=88e2 Expected Instruction=88e2 
# 
# UVM_ERROR testbench.sv(847) @ 599000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 599200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bc6b Expected Instruction=bc6b 
# 
# UVM_ERROR testbench.sv(847) @ 599200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 599400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ca1 Expected Instruction=9ca1 
# 
# UVM_ERROR testbench.sv(847) @ 599400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 599600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b0c5 Expected Instruction=b0c5 
# 
# UVM_ERROR testbench.sv(847) @ 599600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 599800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2576 Expected Instruction=2576 
# 
# UVM_ERROR testbench.sv(847) @ 599800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 600000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2a4f Expected Instruction=2a4f 
# 
# UVM_ERROR testbench.sv(847) @ 600000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 600200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8d69 Expected Instruction=8d69 
# 
# UVM_ERROR testbench.sv(847) @ 600200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 600400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=68bc Expected Instruction=68bc 
# 
# UVM_ERROR testbench.sv(847) @ 600400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 600600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=80a7 Expected Instruction=80a7 
# 
# UVM_ERROR testbench.sv(847) @ 600600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 600800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c156 Expected Instruction=c156 
# 
# UVM_ERROR testbench.sv(847) @ 600800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 601000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=34e4 Expected Instruction=34e4 
# 
# UVM_ERROR testbench.sv(847) @ 601000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 601200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d1a Expected Instruction=5d1a 
# 
# UVM_ERROR testbench.sv(847) @ 601200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 601400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c3f5 Expected Instruction=c3f5 
# 
# UVM_ERROR testbench.sv(847) @ 601400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 601600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2189 Expected Instruction=2189 
# 
# UVM_ERROR testbench.sv(847) @ 601600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 601800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=21de Expected Instruction=21de 
# 
# UVM_ERROR testbench.sv(847) @ 601800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 602000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b557 Expected Instruction=b557 
# 
# UVM_ERROR testbench.sv(847) @ 602000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 602200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=43bb Expected Instruction=43bb 
# 
# UVM_ERROR testbench.sv(847) @ 602200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 602400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eec6 Expected Instruction=eec6 
# 
# UVM_ERROR testbench.sv(847) @ 602400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 602600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e8c2 Expected Instruction=e8c2 
# 
# UVM_ERROR testbench.sv(847) @ 602600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 602800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=55f5 Expected Instruction=55f5 
# 
# UVM_ERROR testbench.sv(847) @ 602800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 603000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d4e Expected Instruction=6d4e 
# 
# UVM_ERROR testbench.sv(847) @ 603000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 603200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d2d3 Expected Instruction=d2d3 
# 
# UVM_ERROR testbench.sv(847) @ 603200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 603400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cf15 Expected Instruction=cf15 
# 
# UVM_ERROR testbench.sv(847) @ 603400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 603600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=81bc Expected Instruction=81bc 
# 
# UVM_ERROR testbench.sv(847) @ 603600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 603800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=81b7 Expected Instruction=81b7 
# 
# UVM_ERROR testbench.sv(847) @ 603800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 604000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c75 Expected Instruction=0c75 
# 
# UVM_ERROR testbench.sv(847) @ 604000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 604200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3905 Expected Instruction=3905 
# 
# UVM_ERROR testbench.sv(847) @ 604200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 604400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4dff Expected Instruction=4dff 
# 
# UVM_ERROR testbench.sv(847) @ 604400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 604600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7758 Expected Instruction=7758 
# 
# UVM_ERROR testbench.sv(847) @ 604600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 604800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4bfa Expected Instruction=4bfa 
# 
# UVM_ERROR testbench.sv(847) @ 604800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 605000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a037 Expected Instruction=a037 
# 
# UVM_INFO testbench.sv(605) @ 605000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(784) @ 605000000: uvm_test_top.env.sb [LOAD_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 605200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=13ed Expected Instruction=13ed 
# 
# UVM_ERROR testbench.sv(847) @ 605200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 605400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ccb0 Expected Instruction=ccb0 
# 
# UVM_ERROR testbench.sv(847) @ 605400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 605600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8100 Expected Instruction=8100 
# 
# UVM_ERROR testbench.sv(847) @ 605600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 605800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0264 Expected Instruction=0264 
# 
# UVM_ERROR testbench.sv(847) @ 605800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 606000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=040e Expected Instruction=040e 
# 
# UVM_INFO testbench.sv(605) @ 606000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 606000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 606200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=61fa Expected Instruction=61fa 
# 
# UVM_ERROR testbench.sv(847) @ 606200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 606400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=78ef Expected Instruction=78ef 
# 
# UVM_ERROR testbench.sv(847) @ 606400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 606600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=91e9 Expected Instruction=91e9 
# 
# UVM_ERROR testbench.sv(847) @ 606600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 606800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=963e Expected Instruction=963e 
# 
# UVM_INFO testbench.sv(605) @ 606800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 606800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 607000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=80c0 Expected Instruction=80c0 
# 
# UVM_ERROR testbench.sv(847) @ 607000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 607200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd6c Expected Instruction=cd6c 
# 
# UVM_ERROR testbench.sv(847) @ 607200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 607400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8982 Expected Instruction=8982 
# 
# UVM_ERROR testbench.sv(847) @ 607400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 607600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4cdb Expected Instruction=4cdb 
# 
# UVM_ERROR testbench.sv(847) @ 607600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 607800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d2a1 Expected Instruction=d2a1 
# 
# UVM_ERROR testbench.sv(847) @ 607800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 608000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a93e Expected Instruction=a93e 
# 
# UVM_ERROR testbench.sv(847) @ 608000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 608200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7222 Expected Instruction=7222 
# 
# UVM_INFO testbench.sv(605) @ 608200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 608200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 608400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a0e2 Expected Instruction=a0e2 
# 
# UVM_ERROR testbench.sv(847) @ 608400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 608600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1709 Expected Instruction=1709 
# 
# UVM_ERROR testbench.sv(847) @ 608600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 608800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=944f Expected Instruction=944f 
# 
# UVM_ERROR testbench.sv(847) @ 608800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 609000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca3e Expected Instruction=ca3e 
# 
# UVM_INFO testbench.sv(605) @ 609000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 609000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 609200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ee9 Expected Instruction=1ee9 
# 
# UVM_ERROR testbench.sv(847) @ 609200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 609400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca05 Expected Instruction=ca05 
# 
# UVM_INFO testbench.sv(605) @ 609400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 609400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 609600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=81a8 Expected Instruction=81a8 
# 
# UVM_ERROR testbench.sv(847) @ 609600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 609800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=16b3 Expected Instruction=16b3 
# 
# UVM_ERROR testbench.sv(847) @ 609800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 610000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=547e Expected Instruction=547e 
# 
# UVM_ERROR testbench.sv(847) @ 610000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 610200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1442 Expected Instruction=1442 
# 
# UVM_ERROR testbench.sv(847) @ 610200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 610400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9685 Expected Instruction=9685 
# 
# UVM_ERROR testbench.sv(847) @ 610400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 610600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3812 Expected Instruction=3812 
# 
# UVM_INFO testbench.sv(605) @ 610600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 610600000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 610800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0714 Expected Instruction=0714 
# 
# UVM_ERROR testbench.sv(847) @ 610800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 611000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3991 Expected Instruction=3991 
# 
# UVM_ERROR testbench.sv(847) @ 611000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 611200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce0b Expected Instruction=ce0b 
# 
# UVM_INFO testbench.sv(605) @ 611200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 611200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 611400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b93b Expected Instruction=b93b 
# 
# UVM_ERROR testbench.sv(847) @ 611400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 611600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=afab Expected Instruction=afab 
# 
# UVM_ERROR testbench.sv(847) @ 611600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 611800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a71b Expected Instruction=a71b 
# 
# UVM_ERROR testbench.sv(847) @ 611800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 612000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d91 Expected Instruction=0d91 
# 
# UVM_ERROR testbench.sv(847) @ 612000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 612200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=875c Expected Instruction=875c 
# 
# UVM_ERROR testbench.sv(847) @ 612200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 612400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2001 Expected Instruction=2001 
# 
# UVM_INFO testbench.sv(605) @ 612400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(666) @ 612400000: uvm_test_top.env.sb [DECREMENT_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 612600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=21d1 Expected Instruction=21d1 
# 
# UVM_ERROR testbench.sv(847) @ 612600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 612800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7582 Expected Instruction=7582 
# 
# UVM_ERROR testbench.sv(847) @ 612800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 613000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d70 Expected Instruction=0d70 
# 
# UVM_ERROR testbench.sv(847) @ 613000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 613200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a76b Expected Instruction=a76b 
# 
# UVM_ERROR testbench.sv(847) @ 613200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 613400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dcbc Expected Instruction=dcbc 
# 
# UVM_ERROR testbench.sv(847) @ 613400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 613600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=098d Expected Instruction=098d 
# 
# UVM_ERROR testbench.sv(847) @ 613600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 613800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c409 Expected Instruction=c409 
# 
# UVM_INFO testbench.sv(605) @ 613800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 613800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 614000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8622 Expected Instruction=8622 
# 
# UVM_INFO testbench.sv(605) @ 614000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 614000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 614200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=629a Expected Instruction=629a 
# 
# UVM_ERROR testbench.sv(847) @ 614200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 614400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d511 Expected Instruction=d511 
# 
# UVM_ERROR testbench.sv(847) @ 614400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 614600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2463 Expected Instruction=2463 
# 
# UVM_ERROR testbench.sv(847) @ 614600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 614800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c48 Expected Instruction=9c48 
# 
# UVM_ERROR testbench.sv(847) @ 614800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 615000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a7da Expected Instruction=a7da 
# 
# UVM_ERROR testbench.sv(847) @ 615000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 615200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cafd Expected Instruction=cafd 
# 
# UVM_ERROR testbench.sv(847) @ 615200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 615400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6bb4 Expected Instruction=6bb4 
# 
# UVM_ERROR testbench.sv(847) @ 615400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 615600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=15f9 Expected Instruction=15f9 
# 
# UVM_ERROR testbench.sv(847) @ 615600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 615800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d95b Expected Instruction=d95b 
# 
# UVM_ERROR testbench.sv(847) @ 615800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 616000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6cbd Expected Instruction=6cbd 
# 
# UVM_ERROR testbench.sv(847) @ 616000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 616200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c24 Expected Instruction=1c24 
# 
# UVM_INFO testbench.sv(605) @ 616200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 616200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 616400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=72f3 Expected Instruction=72f3 
# 
# UVM_ERROR testbench.sv(847) @ 616400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 616600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dd42 Expected Instruction=dd42 
# 
# UVM_ERROR testbench.sv(847) @ 616600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 616800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=227a Expected Instruction=227a 
# 
# UVM_ERROR testbench.sv(847) @ 616800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 617000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=134c Expected Instruction=134c 
# 
# UVM_ERROR testbench.sv(847) @ 617000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 617200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3af4 Expected Instruction=3af4 
# 
# UVM_ERROR testbench.sv(847) @ 617200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 617400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cda4 Expected Instruction=cda4 
# 
# UVM_ERROR testbench.sv(847) @ 617400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 617600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dbe3 Expected Instruction=dbe3 
# 
# UVM_ERROR testbench.sv(847) @ 617600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 617800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d3f Expected Instruction=3d3f 
# 
# UVM_ERROR testbench.sv(847) @ 617800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 618000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0934 Expected Instruction=0934 
# 
# UVM_ERROR testbench.sv(847) @ 618000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 618200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc52 Expected Instruction=dc52 
# 
# UVM_ERROR testbench.sv(847) @ 618200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 618400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=62d2 Expected Instruction=62d2 
# 
# UVM_ERROR testbench.sv(847) @ 618400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 618600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6eb8 Expected Instruction=6eb8 
# 
# UVM_ERROR testbench.sv(847) @ 618600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 618800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ffc Expected Instruction=0ffc 
# 
# UVM_ERROR testbench.sv(847) @ 618800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 619000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a904 Expected Instruction=a904 
# 
# UVM_ERROR testbench.sv(847) @ 619000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 619200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c55 Expected Instruction=0c55 
# 
# UVM_ERROR testbench.sv(847) @ 619200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 619400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b09 Expected Instruction=8b09 
# 
# UVM_ERROR testbench.sv(847) @ 619400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 619600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=901b Expected Instruction=901b 
# 
# UVM_INFO testbench.sv(605) @ 619600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# in1=    0, in2=    0, reconfig=0 reg scr1 and 2=           3           3
# UVM_INFO testbench.sv(830) @ 619600000: uvm_test_top.env.sb [MOVE_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 619800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=07d9 Expected Instruction=07d9 
# 
# UVM_ERROR testbench.sv(847) @ 619800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 620000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=619b Expected Instruction=619b 
# 
# UVM_ERROR testbench.sv(847) @ 620000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 620200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5b3a Expected Instruction=5b3a 
# 
# UVM_ERROR testbench.sv(847) @ 620200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 620400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f37 Expected Instruction=8f37 
# 
# UVM_ERROR testbench.sv(847) @ 620400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 620600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=19d7 Expected Instruction=19d7 
# 
# UVM_ERROR testbench.sv(847) @ 620600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 620800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b76b Expected Instruction=b76b 
# 
# UVM_ERROR testbench.sv(847) @ 620800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 621000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d72 Expected Instruction=7d72 
# 
# UVM_ERROR testbench.sv(847) @ 621000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 621200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8149 Expected Instruction=8149 
# 
# UVM_ERROR testbench.sv(847) @ 621200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 621400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d7e Expected Instruction=3d7e 
# 
# UVM_ERROR testbench.sv(847) @ 621400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 621600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4aeb Expected Instruction=4aeb 
# 
# UVM_ERROR testbench.sv(847) @ 621600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 621800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3b83 Expected Instruction=3b83 
# 
# UVM_ERROR testbench.sv(847) @ 621800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 622000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e9ed Expected Instruction=e9ed 
# 
# UVM_ERROR testbench.sv(847) @ 622000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 622200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7141 Expected Instruction=7141 
# 
# UVM_ERROR testbench.sv(847) @ 622200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 622400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b9e6 Expected Instruction=b9e6 
# 
# UVM_ERROR testbench.sv(847) @ 622400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 622600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=89e3 Expected Instruction=89e3 
# 
# UVM_ERROR testbench.sv(847) @ 622600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 622800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef32 Expected Instruction=ef32 
# 
# UVM_ERROR testbench.sv(847) @ 622800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 623000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=15e2 Expected Instruction=15e2 
# 
# UVM_ERROR testbench.sv(847) @ 623000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 623200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee72 Expected Instruction=ee72 
# 
# UVM_ERROR testbench.sv(847) @ 623200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 623400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7b91 Expected Instruction=7b91 
# 
# UVM_ERROR testbench.sv(847) @ 623400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 623600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7341 Expected Instruction=7341 
# 
# UVM_ERROR testbench.sv(847) @ 623600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 623800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e8d Expected Instruction=1e8d 
# 
# UVM_ERROR testbench.sv(847) @ 623800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 624000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7118 Expected Instruction=7118 
# 
# UVM_ERROR testbench.sv(847) @ 624000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 624200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9d86 Expected Instruction=9d86 
# 
# UVM_ERROR testbench.sv(847) @ 624200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 624400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ba6 Expected Instruction=4ba6 
# 
# UVM_ERROR testbench.sv(847) @ 624400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 624600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d182 Expected Instruction=d182 
# 
# UVM_ERROR testbench.sv(847) @ 624600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 624800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=931a Expected Instruction=931a 
# 
# UVM_ERROR testbench.sv(847) @ 624800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 625000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=64e2 Expected Instruction=64e2 
# 
# UVM_ERROR testbench.sv(847) @ 625000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 625200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=30ac Expected Instruction=30ac 
# 
# UVM_ERROR testbench.sv(847) @ 625200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 625400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=65f3 Expected Instruction=65f3 
# 
# UVM_ERROR testbench.sv(847) @ 625400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 625600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df1a Expected Instruction=df1a 
# 
# UVM_ERROR testbench.sv(847) @ 625600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 625800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ab5 Expected Instruction=9ab5 
# 
# UVM_ERROR testbench.sv(847) @ 625800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 626000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=317b Expected Instruction=317b 
# 
# UVM_ERROR testbench.sv(847) @ 626000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 626200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eea2 Expected Instruction=eea2 
# 
# UVM_ERROR testbench.sv(847) @ 626200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 626400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5c8c Expected Instruction=5c8c 
# 
# UVM_ERROR testbench.sv(847) @ 626400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 626600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6dae Expected Instruction=6dae 
# 
# UVM_ERROR testbench.sv(847) @ 626600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 626800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a14 Expected Instruction=6a14 
# 
# UVM_INFO testbench.sv(605) @ 626800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 626800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 627000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea38 Expected Instruction=ea38 
# 
# UVM_INFO testbench.sv(605) @ 627000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 627000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=59960 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 627200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=137c Expected Instruction=137c 
# 
# UVM_ERROR testbench.sv(847) @ 627200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 627400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9135 Expected Instruction=9135 
# 
# UVM_ERROR testbench.sv(847) @ 627400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 627600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ad4 Expected Instruction=2ad4 
# 
# UVM_ERROR testbench.sv(847) @ 627600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 627800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=68ba Expected Instruction=68ba 
# 
# UVM_ERROR testbench.sv(847) @ 627800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 628000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d336 Expected Instruction=d336 
# 
# UVM_ERROR testbench.sv(847) @ 628000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 628200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=060e Expected Instruction=060e 
# 
# UVM_INFO testbench.sv(605) @ 628200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 628200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 628400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a591 Expected Instruction=a591 
# 
# UVM_ERROR testbench.sv(847) @ 628400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 628600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e597 Expected Instruction=e597 
# 
# UVM_ERROR testbench.sv(847) @ 628600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 628800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7b81 Expected Instruction=7b81 
# 
# UVM_ERROR testbench.sv(847) @ 628800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 629000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3892 Expected Instruction=3892 
# 
# UVM_ERROR testbench.sv(847) @ 629000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 629200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ddc Expected Instruction=9ddc 
# 
# UVM_ERROR testbench.sv(847) @ 629200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 629400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=76d5 Expected Instruction=76d5 
# 
# UVM_ERROR testbench.sv(847) @ 629400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 629600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=50c1 Expected Instruction=50c1 
# 
# UVM_ERROR testbench.sv(847) @ 629600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 629800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee59 Expected Instruction=ee59 
# 
# UVM_ERROR testbench.sv(847) @ 629800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 630000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9fa0 Expected Instruction=9fa0 
# 
# UVM_ERROR testbench.sv(847) @ 630000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 630200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6950 Expected Instruction=6950 
# 
# UVM_ERROR testbench.sv(847) @ 630200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 630400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b20f Expected Instruction=b20f 
# 
# UVM_INFO testbench.sv(605) @ 630400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 630400000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=7
# 
# UVM_INFO testbench.sv(602) @ 630600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5558 Expected Instruction=5558 
# 
# UVM_ERROR testbench.sv(847) @ 630600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 630800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df7b Expected Instruction=df7b 
# 
# UVM_ERROR testbench.sv(847) @ 630800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 631000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=19af Expected Instruction=19af 
# 
# UVM_ERROR testbench.sv(847) @ 631000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 631200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb42 Expected Instruction=cb42 
# 
# UVM_ERROR testbench.sv(847) @ 631200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 631400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=196d Expected Instruction=196d 
# 
# UVM_ERROR testbench.sv(847) @ 631400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 631600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a141 Expected Instruction=a141 
# 
# UVM_ERROR testbench.sv(847) @ 631600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 631800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7841 Expected Instruction=7841 
# 
# UVM_ERROR testbench.sv(847) @ 631800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 632000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=99cb Expected Instruction=99cb 
# 
# UVM_ERROR testbench.sv(847) @ 632000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 632200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e82b Expected Instruction=e82b 
# 
# UVM_INFO testbench.sv(605) @ 632200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 632200000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=59435 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 632400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc20 Expected Instruction=dc20 
# 
# UVM_INFO testbench.sv(605) @ 632400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 632400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=56352 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 632600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=19f7 Expected Instruction=19f7 
# 
# UVM_ERROR testbench.sv(847) @ 632600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 632800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5850 Expected Instruction=5850 
# 
# UVM_ERROR testbench.sv(847) @ 632800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 633000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5171 Expected Instruction=5171 
# 
# UVM_ERROR testbench.sv(847) @ 633000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 633200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=788c Expected Instruction=788c 
# 
# UVM_ERROR testbench.sv(847) @ 633200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 633400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=44fe Expected Instruction=44fe 
# 
# UVM_ERROR testbench.sv(847) @ 633400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 633600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a2d Expected Instruction=3a2d 
# 
# UVM_INFO testbench.sv(605) @ 633600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 633600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 633800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a82 Expected Instruction=6a82 
# 
# UVM_ERROR testbench.sv(847) @ 633800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 634000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a9e3 Expected Instruction=a9e3 
# 
# UVM_ERROR testbench.sv(847) @ 634000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 634200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a51e Expected Instruction=a51e 
# 
# UVM_ERROR testbench.sv(847) @ 634200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 634400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b09d Expected Instruction=b09d 
# 
# UVM_ERROR testbench.sv(847) @ 634400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 634600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0075 Expected Instruction=0075 
# 
# UVM_ERROR testbench.sv(847) @ 634600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 634800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=655d Expected Instruction=655d 
# 
# UVM_ERROR testbench.sv(847) @ 634800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 635000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d6ad Expected Instruction=d6ad 
# 
# UVM_ERROR testbench.sv(847) @ 635000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 635200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1fa1 Expected Instruction=1fa1 
# 
# UVM_ERROR testbench.sv(847) @ 635200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 635400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af1b Expected Instruction=af1b 
# 
# UVM_ERROR testbench.sv(847) @ 635400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 635600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=245b Expected Instruction=245b 
# 
# UVM_ERROR testbench.sv(847) @ 635600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 635800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6ab0 Expected Instruction=6ab0 
# 
# UVM_ERROR testbench.sv(847) @ 635800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 636000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2718 Expected Instruction=2718 
# 
# UVM_ERROR testbench.sv(847) @ 636000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 636200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a92c Expected Instruction=a92c 
# 
# UVM_ERROR testbench.sv(847) @ 636200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 636400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ab2 Expected Instruction=0ab2 
# 
# UVM_ERROR testbench.sv(847) @ 636400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 636600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4da8 Expected Instruction=4da8 
# 
# UVM_ERROR testbench.sv(847) @ 636600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 636800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b294 Expected Instruction=b294 
# 
# UVM_ERROR testbench.sv(847) @ 636800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 637000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1681 Expected Instruction=1681 
# 
# UVM_ERROR testbench.sv(847) @ 637000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 637200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ebbe Expected Instruction=ebbe 
# 
# UVM_ERROR testbench.sv(847) @ 637200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 637400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d028 Expected Instruction=d028 
# 
# UVM_INFO testbench.sv(605) @ 637400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 637400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=53288 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 637600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5090 Expected Instruction=5090 
# 
# UVM_ERROR testbench.sv(847) @ 637600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 637800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=694a Expected Instruction=694a 
# 
# UVM_ERROR testbench.sv(847) @ 637800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 638000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab26 Expected Instruction=ab26 
# 
# UVM_ERROR testbench.sv(847) @ 638000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 638200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a3b6 Expected Instruction=a3b6 
# 
# UVM_ERROR testbench.sv(847) @ 638200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 638400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8d94 Expected Instruction=8d94 
# 
# UVM_ERROR testbench.sv(847) @ 638400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 638600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1bde Expected Instruction=1bde 
# 
# UVM_ERROR testbench.sv(847) @ 638600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 638800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2f29 Expected Instruction=2f29 
# 
# UVM_ERROR testbench.sv(847) @ 638800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 639000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=824a Expected Instruction=824a 
# 
# UVM_ERROR testbench.sv(847) @ 639000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 639200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9bcf Expected Instruction=9bcf 
# 
# UVM_ERROR testbench.sv(847) @ 639200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 639400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=79c4 Expected Instruction=79c4 
# 
# UVM_ERROR testbench.sv(847) @ 639400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 639600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca9e Expected Instruction=ca9e 
# 
# UVM_ERROR testbench.sv(847) @ 639600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 639800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=48f3 Expected Instruction=48f3 
# 
# UVM_ERROR testbench.sv(847) @ 639800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 640000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=31d0 Expected Instruction=31d0 
# 
# UVM_ERROR testbench.sv(847) @ 640000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 640200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4089 Expected Instruction=4089 
# 
# UVM_ERROR testbench.sv(847) @ 640200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 640400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f6b Expected Instruction=6f6b 
# 
# UVM_ERROR testbench.sv(847) @ 640400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 640600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d66 Expected Instruction=1d66 
# 
# UVM_ERROR testbench.sv(847) @ 640600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 640800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a43f Expected Instruction=a43f 
# 
# UVM_INFO testbench.sv(605) @ 640800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 640800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 641000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=186c Expected Instruction=186c 
# 
# UVM_ERROR testbench.sv(847) @ 641000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 641200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=11f4 Expected Instruction=11f4 
# 
# UVM_ERROR testbench.sv(847) @ 641200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 641400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d496 Expected Instruction=d496 
# 
# UVM_ERROR testbench.sv(847) @ 641400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 641600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8352 Expected Instruction=8352 
# 
# UVM_ERROR testbench.sv(847) @ 641600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 641800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7b4e Expected Instruction=7b4e 
# 
# UVM_ERROR testbench.sv(847) @ 641800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 642000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8279 Expected Instruction=8279 
# 
# UVM_ERROR testbench.sv(847) @ 642000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 642200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=31d3 Expected Instruction=31d3 
# 
# UVM_ERROR testbench.sv(847) @ 642200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 642400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c20a Expected Instruction=c20a 
# 
# UVM_INFO testbench.sv(605) @ 642400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 642400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 642600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc18 Expected Instruction=dc18 
# 
# UVM_INFO testbench.sv(605) @ 642600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 642600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=56344 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 642800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2a06 Expected Instruction=2a06 
# 
# UVM_INFO testbench.sv(605) @ 642800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 642800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 643000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9812 Expected Instruction=9812 
# 
# UVM_INFO testbench.sv(605) @ 643000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# in1=    0, in2=    0, reconfig=0 reg scr1 and 2=           2           2
# UVM_INFO testbench.sv(830) @ 643000000: uvm_test_top.env.sb [MOVE_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 643200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2f21 Expected Instruction=2f21 
# 
# UVM_ERROR testbench.sv(847) @ 643200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 643400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=032f Expected Instruction=032f 
# 
# UVM_ERROR testbench.sv(847) @ 643400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 643600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f2e Expected Instruction=8f2e 
# 
# UVM_ERROR testbench.sv(847) @ 643600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 643800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8663 Expected Instruction=8663 
# 
# UVM_ERROR testbench.sv(847) @ 643800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 644000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb25 Expected Instruction=bb25 
# 
# UVM_ERROR testbench.sv(847) @ 644000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 644200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5cc0 Expected Instruction=5cc0 
# 
# UVM_ERROR testbench.sv(847) @ 644200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 644400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=532e Expected Instruction=532e 
# 
# UVM_ERROR testbench.sv(847) @ 644400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 644600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a924 Expected Instruction=a924 
# 
# UVM_ERROR testbench.sv(847) @ 644600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 644800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a5da Expected Instruction=a5da 
# 
# UVM_ERROR testbench.sv(847) @ 644800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 645000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=109f Expected Instruction=109f 
# 
# UVM_ERROR testbench.sv(847) @ 645000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 645200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee81 Expected Instruction=ee81 
# 
# UVM_ERROR testbench.sv(847) @ 645200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 645400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7820 Expected Instruction=7820 
# 
# UVM_INFO testbench.sv(605) @ 645400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(738) @ 645400000: uvm_test_top.env.sb [BUFF/INV_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 645600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=64aa Expected Instruction=64aa 
# 
# UVM_ERROR testbench.sv(847) @ 645600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 645800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ede Expected Instruction=3ede 
# 
# UVM_ERROR testbench.sv(847) @ 645800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 646000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db42 Expected Instruction=db42 
# 
# UVM_ERROR testbench.sv(847) @ 646000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 646200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ece Expected Instruction=9ece 
# 
# UVM_ERROR testbench.sv(847) @ 646200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 646400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c2c3 Expected Instruction=c2c3 
# 
# UVM_ERROR testbench.sv(847) @ 646400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 646600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0cf0 Expected Instruction=0cf0 
# 
# UVM_ERROR testbench.sv(847) @ 646600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 646800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b11 Expected Instruction=2b11 
# 
# UVM_ERROR testbench.sv(847) @ 646800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 647000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a56c Expected Instruction=a56c 
# 
# UVM_ERROR testbench.sv(847) @ 647000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 647200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3002 Expected Instruction=3002 
# 
# UVM_INFO testbench.sv(605) @ 647200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 647200000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 647400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3045 Expected Instruction=3045 
# 
# UVM_ERROR testbench.sv(847) @ 647400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 647600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cf97 Expected Instruction=cf97 
# 
# UVM_ERROR testbench.sv(847) @ 647600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 647800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef0b Expected Instruction=ef0b 
# 
# UVM_ERROR testbench.sv(847) @ 647800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 648000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2782 Expected Instruction=2782 
# 
# UVM_ERROR testbench.sv(847) @ 648000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 648200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de5f Expected Instruction=de5f 
# 
# UVM_ERROR testbench.sv(847) @ 648200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 648400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=be73 Expected Instruction=be73 
# 
# UVM_ERROR testbench.sv(847) @ 648400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 648600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=77ac Expected Instruction=77ac 
# 
# UVM_ERROR testbench.sv(847) @ 648600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 648800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9619 Expected Instruction=9619 
# 
# UVM_INFO testbench.sv(605) @ 648800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 648800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 649000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0dd5 Expected Instruction=0dd5 
# 
# UVM_ERROR testbench.sv(847) @ 649000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 649200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=41ab Expected Instruction=41ab 
# 
# UVM_ERROR testbench.sv(847) @ 649200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 649400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3db1 Expected Instruction=3db1 
# 
# UVM_ERROR testbench.sv(847) @ 649400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 649600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3dd4 Expected Instruction=3dd4 
# 
# UVM_ERROR testbench.sv(847) @ 649600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 649800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=894f Expected Instruction=894f 
# 
# UVM_ERROR testbench.sv(847) @ 649800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 650000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=68c0 Expected Instruction=68c0 
# 
# UVM_ERROR testbench.sv(847) @ 650000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 650200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aba1 Expected Instruction=aba1 
# 
# UVM_ERROR testbench.sv(847) @ 650200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 650400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e079 Expected Instruction=e079 
# 
# UVM_ERROR testbench.sv(847) @ 650400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 650600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c691 Expected Instruction=c691 
# 
# UVM_ERROR testbench.sv(847) @ 650600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 650800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=59cb Expected Instruction=59cb 
# 
# UVM_ERROR testbench.sv(847) @ 650800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 651000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=11bf Expected Instruction=11bf 
# 
# UVM_ERROR testbench.sv(847) @ 651000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 651200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ebc Expected Instruction=1ebc 
# 
# UVM_ERROR testbench.sv(847) @ 651200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 651400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=97fe Expected Instruction=97fe 
# 
# UVM_ERROR testbench.sv(847) @ 651400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 651600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=60ec Expected Instruction=60ec 
# 
# UVM_ERROR testbench.sv(847) @ 651600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 651800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b879 Expected Instruction=b879 
# 
# UVM_ERROR testbench.sv(847) @ 651800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 652000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=29c6 Expected Instruction=29c6 
# 
# UVM_ERROR testbench.sv(847) @ 652000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 652200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3517 Expected Instruction=3517 
# 
# UVM_ERROR testbench.sv(847) @ 652200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 652400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=abc6 Expected Instruction=abc6 
# 
# UVM_ERROR testbench.sv(847) @ 652400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 652600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=17ce Expected Instruction=17ce 
# 
# UVM_ERROR testbench.sv(847) @ 652600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 652800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=33bf Expected Instruction=33bf 
# 
# UVM_ERROR testbench.sv(847) @ 652800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 653000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7e35 Expected Instruction=7e35 
# 
# UVM_INFO testbench.sv(605) @ 653000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 653000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 653200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e2b Expected Instruction=6e2b 
# 
# UVM_INFO testbench.sv(605) @ 653200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 653200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 653400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=37e6 Expected Instruction=37e6 
# 
# UVM_ERROR testbench.sv(847) @ 653400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 653600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1776 Expected Instruction=1776 
# 
# UVM_ERROR testbench.sv(847) @ 653600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 653800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=61e3 Expected Instruction=61e3 
# 
# UVM_ERROR testbench.sv(847) @ 653800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 654000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b19b Expected Instruction=b19b 
# 
# UVM_ERROR testbench.sv(847) @ 654000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 654200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d7a7 Expected Instruction=d7a7 
# 
# UVM_ERROR testbench.sv(847) @ 654200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 654400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa44 Expected Instruction=aa44 
# 
# UVM_ERROR testbench.sv(847) @ 654400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 654600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ad77 Expected Instruction=ad77 
# 
# UVM_ERROR testbench.sv(847) @ 654600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 654800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7036 Expected Instruction=7036 
# 
# UVM_INFO testbench.sv(605) @ 654800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(734) @ 654800000: uvm_test_top.env.sb [BUFF/INV_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 655000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8de7 Expected Instruction=8de7 
# 
# UVM_ERROR testbench.sv(847) @ 655000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 655200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1612 Expected Instruction=1612 
# 
# UVM_INFO testbench.sv(605) @ 655200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 655200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 655400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ac9a Expected Instruction=ac9a 
# 
# UVM_ERROR testbench.sv(847) @ 655400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 655600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b633 Expected Instruction=b633 
# 
# UVM_INFO testbench.sv(605) @ 655600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 655600000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=3
# 
# UVM_INFO testbench.sv(602) @ 655800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c76 Expected Instruction=9c76 
# 
# UVM_ERROR testbench.sv(847) @ 655800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 656000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=57a8 Expected Instruction=57a8 
# 
# UVM_ERROR testbench.sv(847) @ 656000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 656200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce8f Expected Instruction=ce8f 
# 
# UVM_ERROR testbench.sv(847) @ 656200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 656400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ccf Expected Instruction=0ccf 
# 
# UVM_ERROR testbench.sv(847) @ 656400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 656600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c6de Expected Instruction=c6de 
# 
# UVM_ERROR testbench.sv(847) @ 656600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 656800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5bf1 Expected Instruction=5bf1 
# 
# UVM_ERROR testbench.sv(847) @ 656800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 657000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bac5 Expected Instruction=bac5 
# 
# UVM_ERROR testbench.sv(847) @ 657000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 657200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df0f Expected Instruction=df0f 
# 
# UVM_ERROR testbench.sv(847) @ 657200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 657400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db22 Expected Instruction=db22 
# 
# UVM_ERROR testbench.sv(847) @ 657400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 657600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b0dc Expected Instruction=b0dc 
# 
# UVM_ERROR testbench.sv(847) @ 657600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 657800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=197b Expected Instruction=197b 
# 
# UVM_ERROR testbench.sv(847) @ 657800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 658000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4757 Expected Instruction=4757 
# 
# UVM_ERROR testbench.sv(847) @ 658000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 658200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b198 Expected Instruction=b198 
# 
# UVM_ERROR testbench.sv(847) @ 658200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 658400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a14 Expected Instruction=6a14 
# 
# UVM_INFO testbench.sv(605) @ 658400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 658400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 658600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=54c4 Expected Instruction=54c4 
# 
# UVM_ERROR testbench.sv(847) @ 658600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 658800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=469a Expected Instruction=469a 
# 
# UVM_ERROR testbench.sv(847) @ 658800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 659000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c22b Expected Instruction=c22b 
# 
# UVM_INFO testbench.sv(605) @ 659000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 659000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 659200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=48f7 Expected Instruction=48f7 
# 
# UVM_ERROR testbench.sv(847) @ 659200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 659400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c50c Expected Instruction=c50c 
# 
# UVM_ERROR testbench.sv(847) @ 659400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 659600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a49f Expected Instruction=a49f 
# 
# UVM_ERROR testbench.sv(847) @ 659600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 659800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6389 Expected Instruction=6389 
# 
# UVM_ERROR testbench.sv(847) @ 659800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 660000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3fde Expected Instruction=3fde 
# 
# UVM_ERROR testbench.sv(847) @ 660000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 660200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=be08 Expected Instruction=be08 
# 
# UVM_INFO testbench.sv(605) @ 660200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(795) @ 660200000: uvm_test_top.env.sb [MEM_STORE_ADDR_PASS ] Actual Mem Addr=0 Expected Mem Addr=0 
# 
# UVM_ERROR testbench.sv(810) @ 660200000: uvm_test_top.env.sb [MEM_STORE_EN_FAIL] Actual Calculation=0 Expected Calculation=1 
# 
# UVM_INFO testbench.sv(602) @ 660400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a849 Expected Instruction=a849 
# 
# UVM_ERROR testbench.sv(847) @ 660400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 660600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2be8 Expected Instruction=2be8 
# 
# UVM_ERROR testbench.sv(847) @ 660600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 660800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f24 Expected Instruction=6f24 
# 
# UVM_ERROR testbench.sv(847) @ 660800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 661000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3cb7 Expected Instruction=3cb7 
# 
# UVM_ERROR testbench.sv(847) @ 661000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 661200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e168 Expected Instruction=e168 
# 
# UVM_ERROR testbench.sv(847) @ 661200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 661400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9451 Expected Instruction=9451 
# 
# UVM_ERROR testbench.sv(847) @ 661400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 661600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=348f Expected Instruction=348f 
# 
# UVM_ERROR testbench.sv(847) @ 661600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 661800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cebb Expected Instruction=cebb 
# 
# UVM_ERROR testbench.sv(847) @ 661800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 662000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2cba Expected Instruction=2cba 
# 
# UVM_ERROR testbench.sv(847) @ 662000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 662200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e67a Expected Instruction=e67a 
# 
# UVM_ERROR testbench.sv(847) @ 662200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 662400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b23b Expected Instruction=b23b 
# 
# UVM_INFO testbench.sv(605) @ 662400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 662400000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=3
# 
# UVM_INFO testbench.sv(602) @ 662600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=35fe Expected Instruction=35fe 
# 
# UVM_ERROR testbench.sv(847) @ 662600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 662800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b833 Expected Instruction=b833 
# 
# UVM_INFO testbench.sv(605) @ 662800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 662800000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=3
# 
# UVM_INFO testbench.sv(602) @ 663000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9a59 Expected Instruction=9a59 
# 
# UVM_ERROR testbench.sv(847) @ 663000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 663200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e157 Expected Instruction=e157 
# 
# UVM_ERROR testbench.sv(847) @ 663200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 663400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b308 Expected Instruction=b308 
# 
# UVM_ERROR testbench.sv(847) @ 663400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 663600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b77 Expected Instruction=2b77 
# 
# UVM_ERROR testbench.sv(847) @ 663600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 663800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c81 Expected Instruction=4c81 
# 
# UVM_ERROR testbench.sv(847) @ 663800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 664000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=61e4 Expected Instruction=61e4 
# 
# UVM_ERROR testbench.sv(847) @ 664000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 664200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b8a Expected Instruction=8b8a 
# 
# UVM_ERROR testbench.sv(847) @ 664200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 664400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=196c Expected Instruction=196c 
# 
# UVM_ERROR testbench.sv(847) @ 664400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 664600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee12 Expected Instruction=ee12 
# 
# UVM_INFO testbench.sv(605) @ 664600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 664600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=60946 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 664800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5608 Expected Instruction=5608 
# 
# UVM_INFO testbench.sv(605) @ 664800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 664800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 665000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e5a0 Expected Instruction=e5a0 
# 
# UVM_ERROR testbench.sv(847) @ 665000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 665200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5694 Expected Instruction=5694 
# 
# UVM_ERROR testbench.sv(847) @ 665200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 665400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b7f Expected Instruction=6b7f 
# 
# UVM_ERROR testbench.sv(847) @ 665400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 665600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e56 Expected Instruction=6e56 
# 
# UVM_ERROR testbench.sv(847) @ 665600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 665800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d821 Expected Instruction=d821 
# 
# UVM_INFO testbench.sv(605) @ 665800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 665800000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=55329 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 666000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd3f Expected Instruction=bd3f 
# 
# UVM_ERROR testbench.sv(847) @ 666000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 666200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aaaa Expected Instruction=aaaa 
# 
# UVM_ERROR testbench.sv(847) @ 666200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 666400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9105 Expected Instruction=9105 
# 
# UVM_ERROR testbench.sv(847) @ 666400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 666600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=077d Expected Instruction=077d 
# 
# UVM_ERROR testbench.sv(847) @ 666600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 666800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0a7f Expected Instruction=0a7f 
# 
# UVM_ERROR testbench.sv(847) @ 666800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 667000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9cec Expected Instruction=9cec 
# 
# UVM_ERROR testbench.sv(847) @ 667000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 667200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c823 Expected Instruction=c823 
# 
# UVM_INFO testbench.sv(605) @ 667200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(752) @ 667200000: uvm_test_top.env.sb [SHIFT_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 667400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7df8 Expected Instruction=7df8 
# 
# UVM_ERROR testbench.sv(847) @ 667400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 667600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=38e8 Expected Instruction=38e8 
# 
# UVM_ERROR testbench.sv(847) @ 667600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 667800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b1c0 Expected Instruction=b1c0 
# 
# UVM_ERROR testbench.sv(847) @ 667800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 668000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=88dc Expected Instruction=88dc 
# 
# UVM_ERROR testbench.sv(847) @ 668000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 668200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=87e0 Expected Instruction=87e0 
# 
# UVM_ERROR testbench.sv(847) @ 668200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 668400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=48ac Expected Instruction=48ac 
# 
# UVM_ERROR testbench.sv(847) @ 668400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 668600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c16d Expected Instruction=c16d 
# 
# UVM_ERROR testbench.sv(847) @ 668600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 668800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d0f Expected Instruction=5d0f 
# 
# UVM_ERROR testbench.sv(847) @ 668800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 669000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=59d5 Expected Instruction=59d5 
# 
# UVM_ERROR testbench.sv(847) @ 669000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 669200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9614 Expected Instruction=9614 
# 
# UVM_INFO testbench.sv(605) @ 669200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 669200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 669400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d152 Expected Instruction=d152 
# 
# UVM_ERROR testbench.sv(847) @ 669400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 669600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9d65 Expected Instruction=9d65 
# 
# UVM_ERROR testbench.sv(847) @ 669600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 669800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ea5 Expected Instruction=4ea5 
# 
# UVM_ERROR testbench.sv(847) @ 669800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 670000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5488 Expected Instruction=5488 
# 
# UVM_ERROR testbench.sv(847) @ 670000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 670200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=77c2 Expected Instruction=77c2 
# 
# UVM_ERROR testbench.sv(847) @ 670200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 670400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb47 Expected Instruction=eb47 
# 
# UVM_ERROR testbench.sv(847) @ 670400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 670600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1719 Expected Instruction=1719 
# 
# UVM_ERROR testbench.sv(847) @ 670600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 670800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=92aa Expected Instruction=92aa 
# 
# UVM_ERROR testbench.sv(847) @ 670800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 671000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2da3 Expected Instruction=2da3 
# 
# UVM_ERROR testbench.sv(847) @ 671000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 671200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4a44 Expected Instruction=4a44 
# 
# UVM_ERROR testbench.sv(847) @ 671200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 671400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7f91 Expected Instruction=7f91 
# 
# UVM_ERROR testbench.sv(847) @ 671400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 671600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d59e Expected Instruction=d59e 
# 
# UVM_ERROR testbench.sv(847) @ 671600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 671800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0de1 Expected Instruction=0de1 
# 
# UVM_ERROR testbench.sv(847) @ 671800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 672000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=10cb Expected Instruction=10cb 
# 
# UVM_ERROR testbench.sv(847) @ 672000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 672200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b08c Expected Instruction=b08c 
# 
# UVM_ERROR testbench.sv(847) @ 672200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 672400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=36e9 Expected Instruction=36e9 
# 
# UVM_ERROR testbench.sv(847) @ 672400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 672600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=68d6 Expected Instruction=68d6 
# 
# UVM_ERROR testbench.sv(847) @ 672600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 672800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a494 Expected Instruction=a494 
# 
# UVM_ERROR testbench.sv(847) @ 672800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 673000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=06f2 Expected Instruction=06f2 
# 
# UVM_ERROR testbench.sv(847) @ 673000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 673200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=085e Expected Instruction=085e 
# 
# UVM_ERROR testbench.sv(847) @ 673200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 673400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4e3e Expected Instruction=4e3e 
# 
# UVM_INFO testbench.sv(605) @ 673400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 673400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 673600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c84 Expected Instruction=7c84 
# 
# UVM_ERROR testbench.sv(847) @ 673600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 673800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee6b Expected Instruction=ee6b 
# 
# UVM_ERROR testbench.sv(847) @ 673800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 674000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2079 Expected Instruction=2079 
# 
# UVM_ERROR testbench.sv(847) @ 674000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 674200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5824 Expected Instruction=5824 
# 
# UVM_INFO testbench.sv(605) @ 674200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(702) @ 674200000: uvm_test_top.env.sb [OR/NOR_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 674400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d299 Expected Instruction=d299 
# 
# UVM_ERROR testbench.sv(847) @ 674400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 674600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b9e Expected Instruction=9b9e 
# 
# UVM_ERROR testbench.sv(847) @ 674600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 674800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=402b Expected Instruction=402b 
# 
# UVM_INFO testbench.sv(605) @ 674800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(680) @ 674800000: uvm_test_top.env.sb [AND/NAND_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 675000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d478 Expected Instruction=d478 
# 
# UVM_ERROR testbench.sv(847) @ 675000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 675200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=254d Expected Instruction=254d 
# 
# UVM_ERROR testbench.sv(847) @ 675200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 675400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e095 Expected Instruction=e095 
# 
# UVM_ERROR testbench.sv(847) @ 675400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 675600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=20f1 Expected Instruction=20f1 
# 
# UVM_ERROR testbench.sv(847) @ 675600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 675800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1058 Expected Instruction=1058 
# 
# UVM_ERROR testbench.sv(847) @ 675800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 676000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c979 Expected Instruction=c979 
# 
# UVM_ERROR testbench.sv(847) @ 676000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 676200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b45 Expected Instruction=8b45 
# 
# UVM_ERROR testbench.sv(847) @ 676200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 676400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=61a4 Expected Instruction=61a4 
# 
# UVM_ERROR testbench.sv(847) @ 676400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 676600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9771 Expected Instruction=9771 
# 
# UVM_ERROR testbench.sv(847) @ 676600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 676800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6941 Expected Instruction=6941 
# 
# UVM_ERROR testbench.sv(847) @ 676800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 677000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ed3 Expected Instruction=0ed3 
# 
# UVM_ERROR testbench.sv(847) @ 677000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 677200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c974 Expected Instruction=c974 
# 
# UVM_ERROR testbench.sv(847) @ 677200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 677400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8879 Expected Instruction=8879 
# 
# UVM_ERROR testbench.sv(847) @ 677400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 677600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aee9 Expected Instruction=aee9 
# 
# UVM_ERROR testbench.sv(847) @ 677600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 677800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=12cc Expected Instruction=12cc 
# 
# UVM_ERROR testbench.sv(847) @ 677800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 678000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=04c5 Expected Instruction=04c5 
# 
# UVM_ERROR testbench.sv(847) @ 678000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 678200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=45ce Expected Instruction=45ce 
# 
# UVM_ERROR testbench.sv(847) @ 678200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 678400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bc23 Expected Instruction=bc23 
# 
# UVM_INFO testbench.sv(605) @ 678400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 678400000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=3
# 
# UVM_INFO testbench.sv(602) @ 678600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d361 Expected Instruction=d361 
# 
# UVM_ERROR testbench.sv(847) @ 678600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 678800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e68d Expected Instruction=e68d 
# 
# UVM_ERROR testbench.sv(847) @ 678800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 679000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=adf8 Expected Instruction=adf8 
# 
# UVM_ERROR testbench.sv(847) @ 679000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 679200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9707 Expected Instruction=9707 
# 
# UVM_ERROR testbench.sv(847) @ 679200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 679400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c469 Expected Instruction=c469 
# 
# UVM_ERROR testbench.sv(847) @ 679400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 679600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=741e Expected Instruction=741e 
# 
# UVM_INFO testbench.sv(605) @ 679600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 679600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 679800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e7e7 Expected Instruction=e7e7 
# 
# UVM_ERROR testbench.sv(847) @ 679800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 680000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b6e Expected Instruction=9b6e 
# 
# UVM_ERROR testbench.sv(847) @ 680000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 680200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e0e Expected Instruction=9e0e 
# 
# UVM_INFO testbench.sv(605) @ 680200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 680200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 680400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca04 Expected Instruction=ca04 
# 
# UVM_INFO testbench.sv(605) @ 680400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 680400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 680600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d4d5 Expected Instruction=d4d5 
# 
# UVM_ERROR testbench.sv(847) @ 680600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 680800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=380e Expected Instruction=380e 
# 
# UVM_INFO testbench.sv(605) @ 680800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 680800000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 681000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5ddb Expected Instruction=5ddb 
# 
# UVM_ERROR testbench.sv(847) @ 681000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 681200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=61c9 Expected Instruction=61c9 
# 
# UVM_ERROR testbench.sv(847) @ 681200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 681400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cffc Expected Instruction=cffc 
# 
# UVM_ERROR testbench.sv(847) @ 681400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 681600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=769a Expected Instruction=769a 
# 
# UVM_ERROR testbench.sv(847) @ 681600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 681800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e10 Expected Instruction=9e10 
# 
# UVM_INFO testbench.sv(605) @ 681800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 681800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 682000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5086 Expected Instruction=5086 
# 
# UVM_ERROR testbench.sv(847) @ 682000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 682200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b35a Expected Instruction=b35a 
# 
# UVM_ERROR testbench.sv(847) @ 682200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 682400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4792 Expected Instruction=4792 
# 
# UVM_ERROR testbench.sv(847) @ 682400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 682600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a3dd Expected Instruction=a3dd 
# 
# UVM_ERROR testbench.sv(847) @ 682600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 682800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e71c Expected Instruction=e71c 
# 
# UVM_ERROR testbench.sv(847) @ 682800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 683000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1eba Expected Instruction=1eba 
# 
# UVM_ERROR testbench.sv(847) @ 683000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 683200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=29fb Expected Instruction=29fb 
# 
# UVM_ERROR testbench.sv(847) @ 683200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 683400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=def6 Expected Instruction=def6 
# 
# UVM_ERROR testbench.sv(847) @ 683400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 683600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ceed Expected Instruction=ceed 
# 
# UVM_ERROR testbench.sv(847) @ 683600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 683800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a6b7 Expected Instruction=a6b7 
# 
# UVM_ERROR testbench.sv(847) @ 683800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 684000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b9ce Expected Instruction=b9ce 
# 
# UVM_ERROR testbench.sv(847) @ 684000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 684200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c62d Expected Instruction=c62d 
# 
# UVM_INFO testbench.sv(605) @ 684200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 684200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 684400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a461 Expected Instruction=a461 
# 
# UVM_ERROR testbench.sv(847) @ 684400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 684600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=63dd Expected Instruction=63dd 
# 
# UVM_ERROR testbench.sv(847) @ 684600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 684800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e521 Expected Instruction=e521 
# 
# UVM_ERROR testbench.sv(847) @ 684800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 685000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a87b Expected Instruction=a87b 
# 
# UVM_ERROR testbench.sv(847) @ 685000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 685200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c8c6 Expected Instruction=c8c6 
# 
# UVM_ERROR testbench.sv(847) @ 685200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 685400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=61fd Expected Instruction=61fd 
# 
# UVM_ERROR testbench.sv(847) @ 685400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 685600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9561 Expected Instruction=9561 
# 
# UVM_ERROR testbench.sv(847) @ 685600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 685800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8fc8 Expected Instruction=8fc8 
# 
# UVM_ERROR testbench.sv(847) @ 685800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 686000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6c7b Expected Instruction=6c7b 
# 
# UVM_ERROR testbench.sv(847) @ 686000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 686200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a58 Expected Instruction=3a58 
# 
# UVM_ERROR testbench.sv(847) @ 686200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 686400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5b00 Expected Instruction=5b00 
# 
# UVM_ERROR testbench.sv(847) @ 686400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 686600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a563 Expected Instruction=a563 
# 
# UVM_ERROR testbench.sv(847) @ 686600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 686800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bcd9 Expected Instruction=bcd9 
# 
# UVM_ERROR testbench.sv(847) @ 686800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 687000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1976 Expected Instruction=1976 
# 
# UVM_ERROR testbench.sv(847) @ 687000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 687200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=99d7 Expected Instruction=99d7 
# 
# UVM_ERROR testbench.sv(847) @ 687200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 687400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=57c0 Expected Instruction=57c0 
# 
# UVM_ERROR testbench.sv(847) @ 687400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 687600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d23b Expected Instruction=d23b 
# 
# UVM_INFO testbench.sv(605) @ 687600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 687600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=53819 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 687800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ecd6 Expected Instruction=ecd6 
# 
# UVM_ERROR testbench.sv(847) @ 687800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 688000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f93 Expected Instruction=8f93 
# 
# UVM_ERROR testbench.sv(847) @ 688000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 688200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b274 Expected Instruction=b274 
# 
# UVM_ERROR testbench.sv(847) @ 688200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 688400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=246d Expected Instruction=246d 
# 
# UVM_ERROR testbench.sv(847) @ 688400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 688600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6894 Expected Instruction=6894 
# 
# UVM_ERROR testbench.sv(847) @ 688600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 688800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a05d Expected Instruction=a05d 
# 
# UVM_ERROR testbench.sv(847) @ 688800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 689000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa64 Expected Instruction=aa64 
# 
# UVM_ERROR testbench.sv(847) @ 689000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 689200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a836 Expected Instruction=a836 
# 
# UVM_INFO testbench.sv(605) @ 689200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(784) @ 689200000: uvm_test_top.env.sb [LOAD_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 689400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb43 Expected Instruction=bb43 
# 
# UVM_ERROR testbench.sv(847) @ 689400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 689600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=415e Expected Instruction=415e 
# 
# UVM_ERROR testbench.sv(847) @ 689600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 689800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5fd8 Expected Instruction=5fd8 
# 
# UVM_ERROR testbench.sv(847) @ 689800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 690000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=daac Expected Instruction=daac 
# 
# UVM_ERROR testbench.sv(847) @ 690000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 690200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc29 Expected Instruction=dc29 
# 
# UVM_INFO testbench.sv(605) @ 690200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 690200000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=56361 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 690400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=20a5 Expected Instruction=20a5 
# 
# UVM_ERROR testbench.sv(847) @ 690400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 690600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a92f Expected Instruction=a92f 
# 
# UVM_ERROR testbench.sv(847) @ 690600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 690800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=900d Expected Instruction=900d 
# 
# UVM_INFO testbench.sv(605) @ 690800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# in1=    0, in2=    0, reconfig=0 reg scr1 and 2=           1           5
# UVM_INFO testbench.sv(830) @ 690800000: uvm_test_top.env.sb [MOVE_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 691000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7ac7 Expected Instruction=7ac7 
# 
# UVM_ERROR testbench.sv(847) @ 691000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 691200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2722 Expected Instruction=2722 
# 
# UVM_ERROR testbench.sv(847) @ 691200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 691400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d4d4 Expected Instruction=d4d4 
# 
# UVM_ERROR testbench.sv(847) @ 691400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 691600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=859e Expected Instruction=859e 
# 
# UVM_ERROR testbench.sv(847) @ 691600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 691800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0731 Expected Instruction=0731 
# 
# UVM_ERROR testbench.sv(847) @ 691800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 692000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=956a Expected Instruction=956a 
# 
# UVM_ERROR testbench.sv(847) @ 692000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 692200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e362 Expected Instruction=e362 
# 
# UVM_ERROR testbench.sv(847) @ 692200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 692400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a29c Expected Instruction=a29c 
# 
# UVM_ERROR testbench.sv(847) @ 692400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 692600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c8e2 Expected Instruction=c8e2 
# 
# UVM_ERROR testbench.sv(847) @ 692600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 692800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=58fe Expected Instruction=58fe 
# 
# UVM_ERROR testbench.sv(847) @ 692800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 693000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4022 Expected Instruction=4022 
# 
# UVM_INFO testbench.sv(605) @ 693000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(680) @ 693000000: uvm_test_top.env.sb [AND/NAND_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 693200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea60 Expected Instruction=ea60 
# 
# UVM_ERROR testbench.sv(847) @ 693200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 693400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7e7a Expected Instruction=7e7a 
# 
# UVM_ERROR testbench.sv(847) @ 693400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 693600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a75a Expected Instruction=a75a 
# 
# UVM_ERROR testbench.sv(847) @ 693600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 693800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a86 Expected Instruction=3a86 
# 
# UVM_ERROR testbench.sv(847) @ 693800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 694000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5688 Expected Instruction=5688 
# 
# UVM_ERROR testbench.sv(847) @ 694000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 694200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d8c Expected Instruction=5d8c 
# 
# UVM_ERROR testbench.sv(847) @ 694200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 694400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a76 Expected Instruction=6a76 
# 
# UVM_ERROR testbench.sv(847) @ 694400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 694600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=30f0 Expected Instruction=30f0 
# 
# UVM_ERROR testbench.sv(847) @ 694600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 694800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0781 Expected Instruction=0781 
# 
# UVM_ERROR testbench.sv(847) @ 694800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 695000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2894 Expected Instruction=2894 
# 
# UVM_ERROR testbench.sv(847) @ 695000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 695200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2870 Expected Instruction=2870 
# 
# UVM_ERROR testbench.sv(847) @ 695200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 695400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2679 Expected Instruction=2679 
# 
# UVM_ERROR testbench.sv(847) @ 695400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 695600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=922f Expected Instruction=922f 
# 
# UVM_INFO testbench.sv(605) @ 695600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 695600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 695800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef88 Expected Instruction=ef88 
# 
# UVM_ERROR testbench.sv(847) @ 695800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 696000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9fd7 Expected Instruction=9fd7 
# 
# UVM_ERROR testbench.sv(847) @ 696000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 696200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d59 Expected Instruction=7d59 
# 
# UVM_ERROR testbench.sv(847) @ 696200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 696400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b52f Expected Instruction=b52f 
# 
# UVM_ERROR testbench.sv(847) @ 696400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 696600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c841 Expected Instruction=c841 
# 
# UVM_ERROR testbench.sv(847) @ 696600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 696800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=82c1 Expected Instruction=82c1 
# 
# UVM_ERROR testbench.sv(847) @ 696800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 697000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e836 Expected Instruction=e836 
# 
# UVM_INFO testbench.sv(605) @ 697000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 697000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=59446 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 697200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e2d8 Expected Instruction=e2d8 
# 
# UVM_ERROR testbench.sv(847) @ 697200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 697400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=108c Expected Instruction=108c 
# 
# UVM_ERROR testbench.sv(847) @ 697400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 697600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a90a Expected Instruction=a90a 
# 
# UVM_ERROR testbench.sv(847) @ 697600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 697800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a92e Expected Instruction=a92e 
# 
# UVM_ERROR testbench.sv(847) @ 697800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 698000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=57f2 Expected Instruction=57f2 
# 
# UVM_ERROR testbench.sv(847) @ 698000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 698200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e38a Expected Instruction=e38a 
# 
# UVM_ERROR testbench.sv(847) @ 698200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 698400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a7db Expected Instruction=a7db 
# 
# UVM_ERROR testbench.sv(847) @ 698400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 698600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ccf Expected Instruction=0ccf 
# 
# UVM_ERROR testbench.sv(847) @ 698600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 698800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9988 Expected Instruction=9988 
# 
# UVM_ERROR testbench.sv(847) @ 698800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 699000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b23f Expected Instruction=b23f 
# 
# UVM_INFO testbench.sv(605) @ 699000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 699000000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=7
# 
# UVM_INFO testbench.sv(602) @ 699200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b2ac Expected Instruction=b2ac 
# 
# UVM_ERROR testbench.sv(847) @ 699200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 699400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0548 Expected Instruction=0548 
# 
# UVM_ERROR testbench.sv(847) @ 699400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 699600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b501 Expected Instruction=b501 
# 
# UVM_ERROR testbench.sv(847) @ 699600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 699800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a64c Expected Instruction=a64c 
# 
# UVM_ERROR testbench.sv(847) @ 699800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 700000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3985 Expected Instruction=3985 
# 
# UVM_ERROR testbench.sv(847) @ 700000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 700200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5484 Expected Instruction=5484 
# 
# UVM_ERROR testbench.sv(847) @ 700200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 700400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9d14 Expected Instruction=9d14 
# 
# UVM_ERROR testbench.sv(847) @ 700400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 700600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=88e6 Expected Instruction=88e6 
# 
# UVM_ERROR testbench.sv(847) @ 700600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 700800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6924 Expected Instruction=6924 
# 
# UVM_ERROR testbench.sv(847) @ 700800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 701000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=04c7 Expected Instruction=04c7 
# 
# UVM_ERROR testbench.sv(847) @ 701000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 701200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c97 Expected Instruction=3c97 
# 
# UVM_ERROR testbench.sv(847) @ 701200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 701400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e3f Expected Instruction=5e3f 
# 
# UVM_INFO testbench.sv(605) @ 701400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 701400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 701600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c7b0 Expected Instruction=c7b0 
# 
# UVM_ERROR testbench.sv(847) @ 701600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 701800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e65 Expected Instruction=1e65 
# 
# UVM_ERROR testbench.sv(847) @ 701800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 702000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=853d Expected Instruction=853d 
# 
# UVM_ERROR testbench.sv(847) @ 702000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 702200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0e90 Expected Instruction=0e90 
# 
# UVM_ERROR testbench.sv(847) @ 702200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 702400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=99ab Expected Instruction=99ab 
# 
# UVM_ERROR testbench.sv(847) @ 702400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 702600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8401 Expected Instruction=8401 
# 
# UVM_INFO testbench.sv(605) @ 702600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 702600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 702800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e940 Expected Instruction=e940 
# 
# UVM_ERROR testbench.sv(847) @ 702800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 703000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=57ce Expected Instruction=57ce 
# 
# UVM_ERROR testbench.sv(847) @ 703000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 703200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=43d1 Expected Instruction=43d1 
# 
# UVM_ERROR testbench.sv(847) @ 703200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 703400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=79f4 Expected Instruction=79f4 
# 
# UVM_ERROR testbench.sv(847) @ 703400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 703600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=42ae Expected Instruction=42ae 
# 
# UVM_ERROR testbench.sv(847) @ 703600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 703800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=88cb Expected Instruction=88cb 
# 
# UVM_ERROR testbench.sv(847) @ 703800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 704000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e481 Expected Instruction=e481 
# 
# UVM_ERROR testbench.sv(847) @ 704000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 704200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=246c Expected Instruction=246c 
# 
# UVM_ERROR testbench.sv(847) @ 704200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 704400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=efbb Expected Instruction=efbb 
# 
# UVM_ERROR testbench.sv(847) @ 704400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 704600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ec9 Expected Instruction=0ec9 
# 
# UVM_ERROR testbench.sv(847) @ 704600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 704800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b157 Expected Instruction=b157 
# 
# UVM_ERROR testbench.sv(847) @ 704800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 705000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6ecd Expected Instruction=6ecd 
# 
# UVM_ERROR testbench.sv(847) @ 705000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 705200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d8ec Expected Instruction=d8ec 
# 
# UVM_ERROR testbench.sv(847) @ 705200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 705400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e74e Expected Instruction=e74e 
# 
# UVM_ERROR testbench.sv(847) @ 705400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 705600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dde2 Expected Instruction=dde2 
# 
# UVM_ERROR testbench.sv(847) @ 705600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 705800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=44e4 Expected Instruction=44e4 
# 
# UVM_ERROR testbench.sv(847) @ 705800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 706000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a5e Expected Instruction=3a5e 
# 
# UVM_ERROR testbench.sv(847) @ 706000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 706200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9dfb Expected Instruction=9dfb 
# 
# UVM_ERROR testbench.sv(847) @ 706200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 706400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef94 Expected Instruction=ef94 
# 
# UVM_ERROR testbench.sv(847) @ 706400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 706600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a312 Expected Instruction=a312 
# 
# UVM_ERROR testbench.sv(847) @ 706600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 706800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9f01 Expected Instruction=9f01 
# 
# UVM_ERROR testbench.sv(847) @ 706800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 707000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0958 Expected Instruction=0958 
# 
# UVM_ERROR testbench.sv(847) @ 707000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 707200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=69f2 Expected Instruction=69f2 
# 
# UVM_ERROR testbench.sv(847) @ 707200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 707400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=618d Expected Instruction=618d 
# 
# UVM_ERROR testbench.sv(847) @ 707400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 707600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b1b Expected Instruction=2b1b 
# 
# UVM_ERROR testbench.sv(847) @ 707600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 707800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=94c7 Expected Instruction=94c7 
# 
# UVM_ERROR testbench.sv(847) @ 707800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 708000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bce7 Expected Instruction=bce7 
# 
# UVM_ERROR testbench.sv(847) @ 708000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 708200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=765f Expected Instruction=765f 
# 
# UVM_ERROR testbench.sv(847) @ 708200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 708400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c496 Expected Instruction=c496 
# 
# UVM_ERROR testbench.sv(847) @ 708400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 708600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e6f2 Expected Instruction=e6f2 
# 
# UVM_ERROR testbench.sv(847) @ 708600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 708800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3e24 Expected Instruction=3e24 
# 
# UVM_INFO testbench.sv(605) @ 708800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 708800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 709000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9127 Expected Instruction=9127 
# 
# UVM_ERROR testbench.sv(847) @ 709000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 709200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=89ae Expected Instruction=89ae 
# 
# UVM_ERROR testbench.sv(847) @ 709200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 709400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9de7 Expected Instruction=9de7 
# 
# UVM_ERROR testbench.sv(847) @ 709400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 709600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae80 Expected Instruction=ae80 
# 
# UVM_ERROR testbench.sv(847) @ 709600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 709800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8680 Expected Instruction=8680 
# 
# UVM_ERROR testbench.sv(847) @ 709800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 710000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9fbe Expected Instruction=9fbe 
# 
# UVM_ERROR testbench.sv(847) @ 710000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 710200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c969 Expected Instruction=c969 
# 
# UVM_ERROR testbench.sv(847) @ 710200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 710400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a01d Expected Instruction=a01d 
# 
# UVM_INFO testbench.sv(605) @ 710400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(784) @ 710400000: uvm_test_top.env.sb [LOAD_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 710600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bcf6 Expected Instruction=bcf6 
# 
# UVM_ERROR testbench.sv(847) @ 710600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 710800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e4db Expected Instruction=e4db 
# 
# UVM_ERROR testbench.sv(847) @ 710800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 711000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a7dd Expected Instruction=a7dd 
# 
# UVM_ERROR testbench.sv(847) @ 711000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 711200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc3d Expected Instruction=cc3d 
# 
# UVM_INFO testbench.sv(605) @ 711200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 711200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 711400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a87 Expected Instruction=1a87 
# 
# UVM_ERROR testbench.sv(847) @ 711400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 711600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a3dc Expected Instruction=a3dc 
# 
# UVM_ERROR testbench.sv(847) @ 711600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 711800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6c8d Expected Instruction=6c8d 
# 
# UVM_ERROR testbench.sv(847) @ 711800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 712000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e1a3 Expected Instruction=e1a3 
# 
# UVM_ERROR testbench.sv(847) @ 712000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 712200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5890 Expected Instruction=5890 
# 
# UVM_ERROR testbench.sv(847) @ 712200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 712400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a96f Expected Instruction=a96f 
# 
# UVM_ERROR testbench.sv(847) @ 712400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 712600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1cc6 Expected Instruction=1cc6 
# 
# UVM_ERROR testbench.sv(847) @ 712600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 712800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e32 Expected Instruction=5e32 
# 
# UVM_INFO testbench.sv(605) @ 712800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 712800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 713000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b55f Expected Instruction=b55f 
# 
# UVM_ERROR testbench.sv(847) @ 713000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 713200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3711 Expected Instruction=3711 
# 
# UVM_ERROR testbench.sv(847) @ 713200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 713400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d9f Expected Instruction=1d9f 
# 
# UVM_ERROR testbench.sv(847) @ 713400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 713600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=afe6 Expected Instruction=afe6 
# 
# UVM_ERROR testbench.sv(847) @ 713600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 713800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=76e2 Expected Instruction=76e2 
# 
# UVM_ERROR testbench.sv(847) @ 713800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 714000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=56b1 Expected Instruction=56b1 
# 
# UVM_ERROR testbench.sv(847) @ 714000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 714200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f50 Expected Instruction=5f50 
# 
# UVM_ERROR testbench.sv(847) @ 714200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 714400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1110 Expected Instruction=1110 
# 
# UVM_ERROR testbench.sv(847) @ 714400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 714600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a996 Expected Instruction=a996 
# 
# UVM_ERROR testbench.sv(847) @ 714600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 714800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5228 Expected Instruction=5228 
# 
# UVM_INFO testbench.sv(605) @ 714800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 714800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 715000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e33 Expected Instruction=1e33 
# 
# UVM_INFO testbench.sv(605) @ 715000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 715000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 715200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4460 Expected Instruction=4460 
# 
# UVM_ERROR testbench.sv(847) @ 715200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 715400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1480 Expected Instruction=1480 
# 
# UVM_ERROR testbench.sv(847) @ 715400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 715600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3684 Expected Instruction=3684 
# 
# UVM_ERROR testbench.sv(847) @ 715600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 715800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a8fd Expected Instruction=a8fd 
# 
# UVM_ERROR testbench.sv(847) @ 715800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 716000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d03 Expected Instruction=1d03 
# 
# UVM_ERROR testbench.sv(847) @ 716000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 716200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd51 Expected Instruction=bd51 
# 
# UVM_ERROR testbench.sv(847) @ 716200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 716400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3b7c Expected Instruction=3b7c 
# 
# UVM_ERROR testbench.sv(847) @ 716400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 716600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c4bc Expected Instruction=c4bc 
# 
# UVM_ERROR testbench.sv(847) @ 716600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 716800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee81 Expected Instruction=ee81 
# 
# UVM_ERROR testbench.sv(847) @ 716800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 717000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b885 Expected Instruction=b885 
# 
# UVM_ERROR testbench.sv(847) @ 717000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 717200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e680 Expected Instruction=e680 
# 
# UVM_ERROR testbench.sv(847) @ 717200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 717400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a67 Expected Instruction=1a67 
# 
# UVM_ERROR testbench.sv(847) @ 717400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 717600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e4b Expected Instruction=1e4b 
# 
# UVM_ERROR testbench.sv(847) @ 717600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 717800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=66c3 Expected Instruction=66c3 
# 
# UVM_ERROR testbench.sv(847) @ 717800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 718000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=95b7 Expected Instruction=95b7 
# 
# UVM_ERROR testbench.sv(847) @ 718000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 718200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1589 Expected Instruction=1589 
# 
# UVM_ERROR testbench.sv(847) @ 718200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 718400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0eed Expected Instruction=0eed 
# 
# UVM_ERROR testbench.sv(847) @ 718400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 718600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=83a8 Expected Instruction=83a8 
# 
# UVM_ERROR testbench.sv(847) @ 718600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 718800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5eaa Expected Instruction=5eaa 
# 
# UVM_ERROR testbench.sv(847) @ 718800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 719000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5472 Expected Instruction=5472 
# 
# UVM_ERROR testbench.sv(847) @ 719000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 719200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=99cf Expected Instruction=99cf 
# 
# UVM_ERROR testbench.sv(847) @ 719200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 719400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=49cd Expected Instruction=49cd 
# 
# UVM_ERROR testbench.sv(847) @ 719400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 719600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1f89 Expected Instruction=1f89 
# 
# UVM_ERROR testbench.sv(847) @ 719600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 719800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b279 Expected Instruction=b279 
# 
# UVM_ERROR testbench.sv(847) @ 719800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 720000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5413 Expected Instruction=5413 
# 
# UVM_INFO testbench.sv(605) @ 720000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 720000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 720200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=47e3 Expected Instruction=47e3 
# 
# UVM_ERROR testbench.sv(847) @ 720200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 720400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c64 Expected Instruction=4c64 
# 
# UVM_ERROR testbench.sv(847) @ 720400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 720600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f99 Expected Instruction=8f99 
# 
# UVM_ERROR testbench.sv(847) @ 720600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 720800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8fe5 Expected Instruction=8fe5 
# 
# UVM_ERROR testbench.sv(847) @ 720800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 721000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=582b Expected Instruction=582b 
# 
# UVM_INFO testbench.sv(605) @ 721000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(702) @ 721000000: uvm_test_top.env.sb [OR/NOR_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 721200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a4c9 Expected Instruction=a4c9 
# 
# UVM_ERROR testbench.sv(847) @ 721200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 721400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b89c Expected Instruction=b89c 
# 
# UVM_ERROR testbench.sv(847) @ 721400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 721600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de5f Expected Instruction=de5f 
# 
# UVM_ERROR testbench.sv(847) @ 721600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 721800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3f30 Expected Instruction=3f30 
# 
# UVM_ERROR testbench.sv(847) @ 721800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 722000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8978 Expected Instruction=8978 
# 
# UVM_ERROR testbench.sv(847) @ 722000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 722200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d01 Expected Instruction=1d01 
# 
# UVM_ERROR testbench.sv(847) @ 722200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 722400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8df3 Expected Instruction=8df3 
# 
# UVM_ERROR testbench.sv(847) @ 722400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 722600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5971 Expected Instruction=5971 
# 
# UVM_ERROR testbench.sv(847) @ 722600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 722800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2304 Expected Instruction=2304 
# 
# UVM_ERROR testbench.sv(847) @ 722800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 723000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=72dc Expected Instruction=72dc 
# 
# UVM_ERROR testbench.sv(847) @ 723000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 723200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dcca Expected Instruction=dcca 
# 
# UVM_ERROR testbench.sv(847) @ 723200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 723400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dcbb Expected Instruction=dcbb 
# 
# UVM_ERROR testbench.sv(847) @ 723400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 723600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2e22 Expected Instruction=2e22 
# 
# UVM_INFO testbench.sv(605) @ 723600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 723600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 723800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b9f Expected Instruction=2b9f 
# 
# UVM_ERROR testbench.sv(847) @ 723800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 724000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=36be Expected Instruction=36be 
# 
# UVM_ERROR testbench.sv(847) @ 724000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 724200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2fa2 Expected Instruction=2fa2 
# 
# UVM_ERROR testbench.sv(847) @ 724200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 724400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f5d Expected Instruction=5f5d 
# 
# UVM_ERROR testbench.sv(847) @ 724400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 724600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=42ac Expected Instruction=42ac 
# 
# UVM_ERROR testbench.sv(847) @ 724600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 724800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b4b Expected Instruction=1b4b 
# 
# UVM_ERROR testbench.sv(847) @ 724800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 725000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8460 Expected Instruction=8460 
# 
# UVM_ERROR testbench.sv(847) @ 725000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 725200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=67c3 Expected Instruction=67c3 
# 
# UVM_ERROR testbench.sv(847) @ 725200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 725400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a310 Expected Instruction=a310 
# 
# UVM_ERROR testbench.sv(847) @ 725400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 725600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce62 Expected Instruction=ce62 
# 
# UVM_ERROR testbench.sv(847) @ 725600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 725800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d60 Expected Instruction=4d60 
# 
# UVM_ERROR testbench.sv(847) @ 725800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 726000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7434 Expected Instruction=7434 
# 
# UVM_INFO testbench.sv(605) @ 726000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 726000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 726200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4001 Expected Instruction=4001 
# 
# UVM_INFO testbench.sv(605) @ 726200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(680) @ 726200000: uvm_test_top.env.sb [AND/NAND_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 726400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c28 Expected Instruction=3c28 
# 
# UVM_INFO testbench.sv(605) @ 726400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 726400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 726600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3f39 Expected Instruction=3f39 
# 
# UVM_ERROR testbench.sv(847) @ 726600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 726800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=39ad Expected Instruction=39ad 
# 
# UVM_ERROR testbench.sv(847) @ 726800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 727000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab19 Expected Instruction=ab19 
# 
# UVM_ERROR testbench.sv(847) @ 727000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 727200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7f4d Expected Instruction=7f4d 
# 
# UVM_ERROR testbench.sv(847) @ 727200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 727400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a244 Expected Instruction=a244 
# 
# UVM_ERROR testbench.sv(847) @ 727400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 727600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e3a1 Expected Instruction=e3a1 
# 
# UVM_ERROR testbench.sv(847) @ 727600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 727800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3e7f Expected Instruction=3e7f 
# 
# UVM_ERROR testbench.sv(847) @ 727800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 728000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dad9 Expected Instruction=dad9 
# 
# UVM_ERROR testbench.sv(847) @ 728000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 728200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=872c Expected Instruction=872c 
# 
# UVM_ERROR testbench.sv(847) @ 728200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 728400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c889 Expected Instruction=c889 
# 
# UVM_ERROR testbench.sv(847) @ 728400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 728600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=188c Expected Instruction=188c 
# 
# UVM_ERROR testbench.sv(847) @ 728600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 728800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=25c5 Expected Instruction=25c5 
# 
# UVM_ERROR testbench.sv(847) @ 728800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 729000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b395 Expected Instruction=b395 
# 
# UVM_ERROR testbench.sv(847) @ 729000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 729200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=85de Expected Instruction=85de 
# 
# UVM_ERROR testbench.sv(847) @ 729200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 729400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4e2d Expected Instruction=4e2d 
# 
# UVM_INFO testbench.sv(605) @ 729400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 729400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 729600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c19 Expected Instruction=3c19 
# 
# UVM_INFO testbench.sv(605) @ 729600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 729600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 729800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a4bc Expected Instruction=a4bc 
# 
# UVM_ERROR testbench.sv(847) @ 729800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 730000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b61a Expected Instruction=b61a 
# 
# UVM_INFO testbench.sv(605) @ 730000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 730000000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=2
# 
# UVM_INFO testbench.sv(602) @ 730200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5ad5 Expected Instruction=5ad5 
# 
# UVM_ERROR testbench.sv(847) @ 730200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 730400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aaac Expected Instruction=aaac 
# 
# UVM_ERROR testbench.sv(847) @ 730400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 730600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d789 Expected Instruction=d789 
# 
# UVM_ERROR testbench.sv(847) @ 730600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 730800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e951 Expected Instruction=e951 
# 
# UVM_ERROR testbench.sv(847) @ 730800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 731000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=701a Expected Instruction=701a 
# 
# UVM_INFO testbench.sv(605) @ 731000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(734) @ 731000000: uvm_test_top.env.sb [BUFF/INV_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 731200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=99da Expected Instruction=99da 
# 
# UVM_ERROR testbench.sv(847) @ 731200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 731400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bfca Expected Instruction=bfca 
# 
# UVM_ERROR testbench.sv(847) @ 731400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 731600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d49 Expected Instruction=2d49 
# 
# UVM_ERROR testbench.sv(847) @ 731600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 731800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=51a1 Expected Instruction=51a1 
# 
# UVM_ERROR testbench.sv(847) @ 731800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 732000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=63a2 Expected Instruction=63a2 
# 
# UVM_ERROR testbench.sv(847) @ 732000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 732200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a8c Expected Instruction=1a8c 
# 
# UVM_ERROR testbench.sv(847) @ 732200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 732400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d03c Expected Instruction=d03c 
# 
# UVM_INFO testbench.sv(605) @ 732400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 732400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=53308 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 732600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b95 Expected Instruction=0b95 
# 
# UVM_ERROR testbench.sv(847) @ 732600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 732800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=34d2 Expected Instruction=34d2 
# 
# UVM_ERROR testbench.sv(847) @ 732800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 733000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9db8 Expected Instruction=9db8 
# 
# UVM_ERROR testbench.sv(847) @ 733000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 733200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9705 Expected Instruction=9705 
# 
# UVM_ERROR testbench.sv(847) @ 733200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 733400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ac9d Expected Instruction=ac9d 
# 
# UVM_ERROR testbench.sv(847) @ 733400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 733600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5487 Expected Instruction=5487 
# 
# UVM_ERROR testbench.sv(847) @ 733600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 733800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bfec Expected Instruction=bfec 
# 
# UVM_ERROR testbench.sv(847) @ 733800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 734000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e350 Expected Instruction=e350 
# 
# UVM_ERROR testbench.sv(847) @ 734000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 734200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d05 Expected Instruction=0d05 
# 
# UVM_ERROR testbench.sv(847) @ 734200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 734400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0032 Expected Instruction=0032 
# 
# UVM_INFO testbench.sv(605) @ 734400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(629) @ 734400000: uvm_test_top.env.sb [ADDITION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 734600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d3d4 Expected Instruction=d3d4 
# 
# UVM_ERROR testbench.sv(847) @ 734600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 734800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=110f Expected Instruction=110f 
# 
# UVM_ERROR testbench.sv(847) @ 734800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 735000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0bdd Expected Instruction=0bdd 
# 
# UVM_ERROR testbench.sv(847) @ 735000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 735200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=022e Expected Instruction=022e 
# 
# UVM_INFO testbench.sv(605) @ 735200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 735200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 735400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=36f9 Expected Instruction=36f9 
# 
# UVM_ERROR testbench.sv(847) @ 735400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 735600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=828e Expected Instruction=828e 
# 
# UVM_ERROR testbench.sv(847) @ 735600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 735800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b68 Expected Instruction=6b68 
# 
# UVM_ERROR testbench.sv(847) @ 735800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 736000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=69c6 Expected Instruction=69c6 
# 
# UVM_ERROR testbench.sv(847) @ 736000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 736200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5800 Expected Instruction=5800 
# 
# UVM_INFO testbench.sv(605) @ 736200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(702) @ 736200000: uvm_test_top.env.sb [OR/NOR_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 736400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bbaf Expected Instruction=bbaf 
# 
# UVM_ERROR testbench.sv(847) @ 736400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 736600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=63fc Expected Instruction=63fc 
# 
# UVM_ERROR testbench.sv(847) @ 736600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 736800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b6b Expected Instruction=6b6b 
# 
# UVM_ERROR testbench.sv(847) @ 736800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 737000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=72b9 Expected Instruction=72b9 
# 
# UVM_ERROR testbench.sv(847) @ 737000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 737200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ebc Expected Instruction=9ebc 
# 
# UVM_ERROR testbench.sv(847) @ 737200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 737400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=48cd Expected Instruction=48cd 
# 
# UVM_ERROR testbench.sv(847) @ 737400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 737600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab40 Expected Instruction=ab40 
# 
# UVM_ERROR testbench.sv(847) @ 737600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 737800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d68 Expected Instruction=1d68 
# 
# UVM_ERROR testbench.sv(847) @ 737800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 738000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4abe Expected Instruction=4abe 
# 
# UVM_ERROR testbench.sv(847) @ 738000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 738200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b5d Expected Instruction=8b5d 
# 
# UVM_ERROR testbench.sv(847) @ 738200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 738400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a2e2 Expected Instruction=a2e2 
# 
# UVM_ERROR testbench.sv(847) @ 738400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 738600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4802 Expected Instruction=4802 
# 
# UVM_INFO testbench.sv(605) @ 738600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(684) @ 738600000: uvm_test_top.env.sb [AND/NAND_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 738800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4729 Expected Instruction=4729 
# 
# UVM_ERROR testbench.sv(847) @ 738800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 739000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b66 Expected Instruction=0b66 
# 
# UVM_ERROR testbench.sv(847) @ 739000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 739200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5319 Expected Instruction=5319 
# 
# UVM_ERROR testbench.sv(847) @ 739200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 739400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ba5 Expected Instruction=3ba5 
# 
# UVM_ERROR testbench.sv(847) @ 739400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 739600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=80c3 Expected Instruction=80c3 
# 
# UVM_ERROR testbench.sv(847) @ 739600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 739800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8307 Expected Instruction=8307 
# 
# UVM_ERROR testbench.sv(847) @ 739800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 740000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5ddb Expected Instruction=5ddb 
# 
# UVM_ERROR testbench.sv(847) @ 740000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 740200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7bb5 Expected Instruction=7bb5 
# 
# UVM_ERROR testbench.sv(847) @ 740200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 740400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7755 Expected Instruction=7755 
# 
# UVM_ERROR testbench.sv(847) @ 740400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 740600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=49a6 Expected Instruction=49a6 
# 
# UVM_ERROR testbench.sv(847) @ 740600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 740800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=973f Expected Instruction=973f 
# 
# UVM_ERROR testbench.sv(847) @ 740800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 741000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=59ca Expected Instruction=59ca 
# 
# UVM_ERROR testbench.sv(847) @ 741000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 741200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b3db Expected Instruction=b3db 
# 
# UVM_ERROR testbench.sv(847) @ 741200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 741400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7264 Expected Instruction=7264 
# 
# UVM_ERROR testbench.sv(847) @ 741400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 741600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5212 Expected Instruction=5212 
# 
# UVM_INFO testbench.sv(605) @ 741600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 741600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 741800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ca4 Expected Instruction=3ca4 
# 
# UVM_ERROR testbench.sv(847) @ 741800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 742000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=368d Expected Instruction=368d 
# 
# UVM_ERROR testbench.sv(847) @ 742000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 742200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7968 Expected Instruction=7968 
# 
# UVM_ERROR testbench.sv(847) @ 742200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 742400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4b98 Expected Instruction=4b98 
# 
# UVM_ERROR testbench.sv(847) @ 742400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 742600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2e7f Expected Instruction=2e7f 
# 
# UVM_ERROR testbench.sv(847) @ 742600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 742800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=43a0 Expected Instruction=43a0 
# 
# UVM_ERROR testbench.sv(847) @ 742800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 743000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6786 Expected Instruction=6786 
# 
# UVM_ERROR testbench.sv(847) @ 743000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 743200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d369 Expected Instruction=d369 
# 
# UVM_ERROR testbench.sv(847) @ 743200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 743400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa00 Expected Instruction=aa00 
# 
# UVM_INFO testbench.sv(605) @ 743400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 743400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 743600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=19e3 Expected Instruction=19e3 
# 
# UVM_ERROR testbench.sv(847) @ 743600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 743800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=05c8 Expected Instruction=05c8 
# 
# UVM_ERROR testbench.sv(847) @ 743800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 744000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c5be Expected Instruction=c5be 
# 
# UVM_ERROR testbench.sv(847) @ 744000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 744200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=66ed Expected Instruction=66ed 
# 
# UVM_ERROR testbench.sv(847) @ 744200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 744400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3283 Expected Instruction=3283 
# 
# UVM_ERROR testbench.sv(847) @ 744400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 744600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=443b Expected Instruction=443b 
# 
# UVM_INFO testbench.sv(605) @ 744600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 744600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 744800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=379b Expected Instruction=379b 
# 
# UVM_ERROR testbench.sv(847) @ 744800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 745000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a19 Expected Instruction=5a19 
# 
# UVM_INFO testbench.sv(605) @ 745000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 745000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 745200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0bf6 Expected Instruction=0bf6 
# 
# UVM_ERROR testbench.sv(847) @ 745200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 745400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b109 Expected Instruction=b109 
# 
# UVM_ERROR testbench.sv(847) @ 745400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 745600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=617c Expected Instruction=617c 
# 
# UVM_ERROR testbench.sv(847) @ 745600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 745800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d7d Expected Instruction=5d7d 
# 
# UVM_ERROR testbench.sv(847) @ 745800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 746000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7658 Expected Instruction=7658 
# 
# UVM_ERROR testbench.sv(847) @ 746000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 746200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b459 Expected Instruction=b459 
# 
# UVM_ERROR testbench.sv(847) @ 746200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 746400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3cae Expected Instruction=3cae 
# 
# UVM_ERROR testbench.sv(847) @ 746400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 746600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a02a Expected Instruction=a02a 
# 
# UVM_INFO testbench.sv(605) @ 746600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(784) @ 746600000: uvm_test_top.env.sb [LOAD_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 746800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d113 Expected Instruction=d113 
# 
# UVM_ERROR testbench.sv(847) @ 746800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 747000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a072 Expected Instruction=a072 
# 
# UVM_ERROR testbench.sv(847) @ 747000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 747200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=30e9 Expected Instruction=30e9 
# 
# UVM_ERROR testbench.sv(847) @ 747200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 747400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3003 Expected Instruction=3003 
# 
# UVM_INFO testbench.sv(605) @ 747400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 747400000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 747600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=32f2 Expected Instruction=32f2 
# 
# UVM_ERROR testbench.sv(847) @ 747600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 747800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec04 Expected Instruction=ec04 
# 
# UVM_INFO testbench.sv(605) @ 747800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 747800000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=60420 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 748000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=46f2 Expected Instruction=46f2 
# 
# UVM_ERROR testbench.sv(847) @ 748000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 748200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b9a Expected Instruction=8b9a 
# 
# UVM_ERROR testbench.sv(847) @ 748200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 748400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=73a4 Expected Instruction=73a4 
# 
# UVM_ERROR testbench.sv(847) @ 748400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 748600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bfb0 Expected Instruction=bfb0 
# 
# UVM_ERROR testbench.sv(847) @ 748600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 748800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=94b0 Expected Instruction=94b0 
# 
# UVM_ERROR testbench.sv(847) @ 748800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 749000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c060 Expected Instruction=c060 
# 
# UVM_ERROR testbench.sv(847) @ 749000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 749200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=68ef Expected Instruction=68ef 
# 
# UVM_ERROR testbench.sv(847) @ 749200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 749400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8ee6 Expected Instruction=8ee6 
# 
# UVM_ERROR testbench.sv(847) @ 749400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 749600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=76db Expected Instruction=76db 
# 
# UVM_ERROR testbench.sv(847) @ 749600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 749800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d289 Expected Instruction=d289 
# 
# UVM_ERROR testbench.sv(847) @ 749800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 750000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f99 Expected Instruction=6f99 
# 
# UVM_ERROR testbench.sv(847) @ 750000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 750200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=511e Expected Instruction=511e 
# 
# UVM_ERROR testbench.sv(847) @ 750200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 750400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2186 Expected Instruction=2186 
# 
# UVM_ERROR testbench.sv(847) @ 750400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 750600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d00 Expected Instruction=0d00 
# 
# UVM_ERROR testbench.sv(847) @ 750600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 750800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8d06 Expected Instruction=8d06 
# 
# UVM_ERROR testbench.sv(847) @ 750800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 751000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c3a Expected Instruction=0c3a 
# 
# UVM_INFO testbench.sv(605) @ 751000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 751000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 751200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc88 Expected Instruction=dc88 
# 
# UVM_ERROR testbench.sv(847) @ 751200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 751400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c740 Expected Instruction=c740 
# 
# UVM_ERROR testbench.sv(847) @ 751400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 751600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=14f7 Expected Instruction=14f7 
# 
# UVM_ERROR testbench.sv(847) @ 751600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 751800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=833b Expected Instruction=833b 
# 
# UVM_ERROR testbench.sv(847) @ 751800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 752000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eec6 Expected Instruction=eec6 
# 
# UVM_ERROR testbench.sv(847) @ 752000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 752200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=882d Expected Instruction=882d 
# 
# UVM_INFO testbench.sv(605) @ 752200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 752200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=0 
# 
# UVM_INFO testbench.sv(602) @ 752400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3e0b Expected Instruction=3e0b 
# 
# UVM_INFO testbench.sv(605) @ 752400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 752400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 752600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d113 Expected Instruction=d113 
# 
# UVM_ERROR testbench.sv(847) @ 752600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 752800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e628 Expected Instruction=e628 
# 
# UVM_INFO testbench.sv(605) @ 752800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 752800000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=58920 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 753000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=14dd Expected Instruction=14dd 
# 
# UVM_ERROR testbench.sv(847) @ 753000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 753200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=731a Expected Instruction=731a 
# 
# UVM_ERROR testbench.sv(847) @ 753200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 753400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=38b8 Expected Instruction=38b8 
# 
# UVM_ERROR testbench.sv(847) @ 753400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 753600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f6a Expected Instruction=6f6a 
# 
# UVM_ERROR testbench.sv(847) @ 753600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 753800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6cfc Expected Instruction=6cfc 
# 
# UVM_ERROR testbench.sv(847) @ 753800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 754000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c9c1 Expected Instruction=c9c1 
# 
# UVM_ERROR testbench.sv(847) @ 754000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 754200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db3e Expected Instruction=db3e 
# 
# UVM_ERROR testbench.sv(847) @ 754200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 754400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=85fc Expected Instruction=85fc 
# 
# UVM_ERROR testbench.sv(847) @ 754400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 754600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c30c Expected Instruction=c30c 
# 
# UVM_ERROR testbench.sv(847) @ 754600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 754800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4f6f Expected Instruction=4f6f 
# 
# UVM_ERROR testbench.sv(847) @ 754800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 755000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba00 Expected Instruction=ba00 
# 
# UVM_INFO testbench.sv(605) @ 755000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(795) @ 755000000: uvm_test_top.env.sb [MEM_STORE_ADDR_PASS ] Actual Mem Addr=0 Expected Mem Addr=0 
# 
# UVM_ERROR testbench.sv(810) @ 755000000: uvm_test_top.env.sb [MEM_STORE_EN_FAIL] Actual Calculation=0 Expected Calculation=1 
# 
# UVM_INFO testbench.sv(602) @ 755200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8959 Expected Instruction=8959 
# 
# UVM_ERROR testbench.sv(847) @ 755200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 755400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1142 Expected Instruction=1142 
# 
# UVM_ERROR testbench.sv(847) @ 755400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 755600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c2b Expected Instruction=0c2b 
# 
# UVM_INFO testbench.sv(605) @ 755600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 755600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 755800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4fe7 Expected Instruction=4fe7 
# 
# UVM_ERROR testbench.sv(847) @ 755800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 756000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=efae Expected Instruction=efae 
# 
# UVM_ERROR testbench.sv(847) @ 756000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 756200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a654 Expected Instruction=a654 
# 
# UVM_ERROR testbench.sv(847) @ 756200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 756400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f6e Expected Instruction=5f6e 
# 
# UVM_ERROR testbench.sv(847) @ 756400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 756600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7894 Expected Instruction=7894 
# 
# UVM_ERROR testbench.sv(847) @ 756600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 756800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=294e Expected Instruction=294e 
# 
# UVM_ERROR testbench.sv(847) @ 756800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 757000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c8af Expected Instruction=c8af 
# 
# UVM_ERROR testbench.sv(847) @ 757000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 757200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ae3 Expected Instruction=4ae3 
# 
# UVM_ERROR testbench.sv(847) @ 757200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 757400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7822 Expected Instruction=7822 
# 
# UVM_INFO testbench.sv(605) @ 757400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(738) @ 757400000: uvm_test_top.env.sb [BUFF/INV_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 757600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ecd Expected Instruction=1ecd 
# 
# UVM_ERROR testbench.sv(847) @ 757600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 757800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1402 Expected Instruction=1402 
# 
# UVM_INFO testbench.sv(605) @ 757800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 757800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 758000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=91ce Expected Instruction=91ce 
# 
# UVM_ERROR testbench.sv(847) @ 758000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 758200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a37 Expected Instruction=6a37 
# 
# UVM_INFO testbench.sv(605) @ 758200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 758200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 758400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e6ce Expected Instruction=e6ce 
# 
# UVM_ERROR testbench.sv(847) @ 758400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 758600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd22 Expected Instruction=bd22 
# 
# UVM_ERROR testbench.sv(847) @ 758600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 758800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=76a8 Expected Instruction=76a8 
# 
# UVM_ERROR testbench.sv(847) @ 758800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 759000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0314 Expected Instruction=0314 
# 
# UVM_ERROR testbench.sv(847) @ 759000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 759200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8dd8 Expected Instruction=8dd8 
# 
# UVM_ERROR testbench.sv(847) @ 759200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 759400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=63f8 Expected Instruction=63f8 
# 
# UVM_ERROR testbench.sv(847) @ 759400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 759600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6494 Expected Instruction=6494 
# 
# UVM_ERROR testbench.sv(847) @ 759600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 759800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a30c Expected Instruction=a30c 
# 
# UVM_ERROR testbench.sv(847) @ 759800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 760000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c429 Expected Instruction=c429 
# 
# UVM_INFO testbench.sv(605) @ 760000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 760000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 760200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=81ea Expected Instruction=81ea 
# 
# UVM_ERROR testbench.sv(847) @ 760200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 760400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e636 Expected Instruction=e636 
# 
# UVM_INFO testbench.sv(605) @ 760400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 760400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=58934 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 760600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=89c2 Expected Instruction=89c2 
# 
# UVM_ERROR testbench.sv(847) @ 760600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 760800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9441 Expected Instruction=9441 
# 
# UVM_ERROR testbench.sv(847) @ 760800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 761000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=44d8 Expected Instruction=44d8 
# 
# UVM_ERROR testbench.sv(847) @ 761000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 761200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e444 Expected Instruction=e444 
# 
# UVM_ERROR testbench.sv(847) @ 761200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 761400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d66d Expected Instruction=d66d 
# 
# UVM_ERROR testbench.sv(847) @ 761400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 761600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c6dd Expected Instruction=c6dd 
# 
# UVM_ERROR testbench.sv(847) @ 761600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 761800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=33ac Expected Instruction=33ac 
# 
# UVM_ERROR testbench.sv(847) @ 761800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 762000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3600 Expected Instruction=3600 
# 
# UVM_INFO testbench.sv(605) @ 762000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 762000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 762200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cecb Expected Instruction=cecb 
# 
# UVM_ERROR testbench.sv(847) @ 762200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 762400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=23e5 Expected Instruction=23e5 
# 
# UVM_ERROR testbench.sv(847) @ 762400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 762600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d34 Expected Instruction=5d34 
# 
# UVM_ERROR testbench.sv(847) @ 762600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 762800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=84c0 Expected Instruction=84c0 
# 
# UVM_ERROR testbench.sv(847) @ 762800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 763000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=869d Expected Instruction=869d 
# 
# UVM_ERROR testbench.sv(847) @ 763000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 763200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d46 Expected Instruction=5d46 
# 
# UVM_ERROR testbench.sv(847) @ 763200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 763400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=63f7 Expected Instruction=63f7 
# 
# UVM_ERROR testbench.sv(847) @ 763400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 763600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c9d Expected Instruction=7c9d 
# 
# UVM_ERROR testbench.sv(847) @ 763600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 763800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=18b0 Expected Instruction=18b0 
# 
# UVM_ERROR testbench.sv(847) @ 763800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 764000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d98 Expected Instruction=2d98 
# 
# UVM_ERROR testbench.sv(847) @ 764000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 764200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af6c Expected Instruction=af6c 
# 
# UVM_ERROR testbench.sv(847) @ 764200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 764400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1bfe Expected Instruction=1bfe 
# 
# UVM_ERROR testbench.sv(847) @ 764400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 764600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b2ff Expected Instruction=b2ff 
# 
# UVM_ERROR testbench.sv(847) @ 764600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 764800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3475 Expected Instruction=3475 
# 
# UVM_ERROR testbench.sv(847) @ 764800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 765000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6054 Expected Instruction=6054 
# 
# UVM_ERROR testbench.sv(847) @ 765000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 765200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c71c Expected Instruction=c71c 
# 
# UVM_ERROR testbench.sv(847) @ 765200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 765400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c8ba Expected Instruction=c8ba 
# 
# UVM_ERROR testbench.sv(847) @ 765400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 765600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c24 Expected Instruction=4c24 
# 
# UVM_INFO testbench.sv(605) @ 765600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 765600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 765800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec74 Expected Instruction=ec74 
# 
# UVM_ERROR testbench.sv(847) @ 765800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 766000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2fb5 Expected Instruction=2fb5 
# 
# UVM_ERROR testbench.sv(847) @ 766000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 766200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c8e Expected Instruction=1c8e 
# 
# UVM_ERROR testbench.sv(847) @ 766200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 766400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=74ba Expected Instruction=74ba 
# 
# UVM_ERROR testbench.sv(847) @ 766400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 766600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=60ab Expected Instruction=60ab 
# 
# UVM_ERROR testbench.sv(847) @ 766600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 766800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=952c Expected Instruction=952c 
# 
# UVM_ERROR testbench.sv(847) @ 766800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 767000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6175 Expected Instruction=6175 
# 
# UVM_ERROR testbench.sv(847) @ 767000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 767200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3f07 Expected Instruction=3f07 
# 
# UVM_ERROR testbench.sv(847) @ 767200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 767400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ccfd Expected Instruction=ccfd 
# 
# UVM_ERROR testbench.sv(847) @ 767400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 767600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b80f Expected Instruction=b80f 
# 
# UVM_INFO testbench.sv(605) @ 767600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 767600000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=7
# 
# UVM_INFO testbench.sv(602) @ 767800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2bb5 Expected Instruction=2bb5 
# 
# UVM_ERROR testbench.sv(847) @ 767800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 768000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8fc6 Expected Instruction=8fc6 
# 
# UVM_ERROR testbench.sv(847) @ 768000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 768200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0240 Expected Instruction=0240 
# 
# UVM_ERROR testbench.sv(847) @ 768200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 768400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0996 Expected Instruction=0996 
# 
# UVM_ERROR testbench.sv(847) @ 768400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 768600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8bfa Expected Instruction=8bfa 
# 
# UVM_ERROR testbench.sv(847) @ 768600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 768800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b17 Expected Instruction=2b17 
# 
# UVM_ERROR testbench.sv(847) @ 768800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 769000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=168b Expected Instruction=168b 
# 
# UVM_ERROR testbench.sv(847) @ 769000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 769200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=70ae Expected Instruction=70ae 
# 
# UVM_ERROR testbench.sv(847) @ 769200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 769400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0430 Expected Instruction=0430 
# 
# UVM_INFO testbench.sv(605) @ 769400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 769400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 769600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c8b6 Expected Instruction=c8b6 
# 
# UVM_ERROR testbench.sv(847) @ 769600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 769800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=970f Expected Instruction=970f 
# 
# UVM_ERROR testbench.sv(847) @ 769800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 770000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4b1f Expected Instruction=4b1f 
# 
# UVM_ERROR testbench.sv(847) @ 770000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 770200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=31ed Expected Instruction=31ed 
# 
# UVM_ERROR testbench.sv(847) @ 770200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 770400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=75d0 Expected Instruction=75d0 
# 
# UVM_ERROR testbench.sv(847) @ 770400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 770600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e039 Expected Instruction=e039 
# 
# UVM_INFO testbench.sv(605) @ 770600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 770600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=57401 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 770800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d2c8 Expected Instruction=d2c8 
# 
# UVM_ERROR testbench.sv(847) @ 770800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 771000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e6c Expected Instruction=9e6c 
# 
# UVM_ERROR testbench.sv(847) @ 771000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 771200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=287c Expected Instruction=287c 
# 
# UVM_ERROR testbench.sv(847) @ 771200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 771400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=05e2 Expected Instruction=05e2 
# 
# UVM_ERROR testbench.sv(847) @ 771400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 771600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=63fe Expected Instruction=63fe 
# 
# UVM_ERROR testbench.sv(847) @ 771600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 771800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bbbd Expected Instruction=bbbd 
# 
# UVM_ERROR testbench.sv(847) @ 771800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 772000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3781 Expected Instruction=3781 
# 
# UVM_ERROR testbench.sv(847) @ 772000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 772200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=585b Expected Instruction=585b 
# 
# UVM_ERROR testbench.sv(847) @ 772200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 772400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ebd9 Expected Instruction=ebd9 
# 
# UVM_ERROR testbench.sv(847) @ 772400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 772600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=da00 Expected Instruction=da00 
# 
# UVM_INFO testbench.sv(605) @ 772600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 772600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=55808 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 772800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9dd9 Expected Instruction=9dd9 
# 
# UVM_ERROR testbench.sv(847) @ 772800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 773000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1268 Expected Instruction=1268 
# 
# UVM_ERROR testbench.sv(847) @ 773000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 773200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d1bd Expected Instruction=d1bd 
# 
# UVM_ERROR testbench.sv(847) @ 773200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 773400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0a16 Expected Instruction=0a16 
# 
# UVM_INFO testbench.sv(605) @ 773400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 773400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 773600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2a7f Expected Instruction=2a7f 
# 
# UVM_ERROR testbench.sv(847) @ 773600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 773800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1f95 Expected Instruction=1f95 
# 
# UVM_ERROR testbench.sv(847) @ 773800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 774000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c373 Expected Instruction=c373 
# 
# UVM_ERROR testbench.sv(847) @ 774000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 774200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5be6 Expected Instruction=5be6 
# 
# UVM_ERROR testbench.sv(847) @ 774200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 774400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc83 Expected Instruction=dc83 
# 
# UVM_ERROR testbench.sv(847) @ 774400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 774600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=79ce Expected Instruction=79ce 
# 
# UVM_ERROR testbench.sv(847) @ 774600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 774800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e959 Expected Instruction=e959 
# 
# UVM_ERROR testbench.sv(847) @ 774800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 775000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5b97 Expected Instruction=5b97 
# 
# UVM_ERROR testbench.sv(847) @ 775000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 775200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=457e Expected Instruction=457e 
# 
# UVM_ERROR testbench.sv(847) @ 775200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 775400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a515 Expected Instruction=a515 
# 
# UVM_ERROR testbench.sv(847) @ 775400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 775600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b1f Expected Instruction=9b1f 
# 
# UVM_ERROR testbench.sv(847) @ 775600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 775800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=906b Expected Instruction=906b 
# 
# UVM_ERROR testbench.sv(847) @ 775800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 776000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ece9 Expected Instruction=ece9 
# 
# UVM_ERROR testbench.sv(847) @ 776000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 776200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c199 Expected Instruction=c199 
# 
# UVM_ERROR testbench.sv(847) @ 776200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 776400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=890d Expected Instruction=890d 
# 
# UVM_ERROR testbench.sv(847) @ 776400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 776600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8bc6 Expected Instruction=8bc6 
# 
# UVM_ERROR testbench.sv(847) @ 776600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 776800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1261 Expected Instruction=1261 
# 
# UVM_ERROR testbench.sv(847) @ 776800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 777000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc4a Expected Instruction=cc4a 
# 
# UVM_ERROR testbench.sv(847) @ 777000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 777200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d803 Expected Instruction=d803 
# 
# UVM_INFO testbench.sv(605) @ 777200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 777200000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=55299 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 777400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c4a0 Expected Instruction=c4a0 
# 
# UVM_ERROR testbench.sv(847) @ 777400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 777600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7fa7 Expected Instruction=7fa7 
# 
# UVM_ERROR testbench.sv(847) @ 777600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 777800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7e9e Expected Instruction=7e9e 
# 
# UVM_ERROR testbench.sv(847) @ 777800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 778000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8bd0 Expected Instruction=8bd0 
# 
# UVM_ERROR testbench.sv(847) @ 778000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 778200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d18 Expected Instruction=3d18 
# 
# UVM_ERROR testbench.sv(847) @ 778200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 778400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0adf Expected Instruction=0adf 
# 
# UVM_ERROR testbench.sv(847) @ 778400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 778600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a191 Expected Instruction=a191 
# 
# UVM_ERROR testbench.sv(847) @ 778600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 778800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2588 Expected Instruction=2588 
# 
# UVM_ERROR testbench.sv(847) @ 778800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 779000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2200 Expected Instruction=2200 
# 
# UVM_INFO testbench.sv(605) @ 779000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 779000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 779200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1547 Expected Instruction=1547 
# 
# UVM_ERROR testbench.sv(847) @ 779200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 779400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e9b6 Expected Instruction=e9b6 
# 
# UVM_ERROR testbench.sv(847) @ 779400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 779600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dbce Expected Instruction=dbce 
# 
# UVM_ERROR testbench.sv(847) @ 779600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 779800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9246 Expected Instruction=9246 
# 
# UVM_ERROR testbench.sv(847) @ 779800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 780000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=96e6 Expected Instruction=96e6 
# 
# UVM_ERROR testbench.sv(847) @ 780000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 780200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4987 Expected Instruction=4987 
# 
# UVM_ERROR testbench.sv(847) @ 780200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 780400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee54 Expected Instruction=ee54 
# 
# UVM_ERROR testbench.sv(847) @ 780400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 780600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b1df Expected Instruction=b1df 
# 
# UVM_ERROR testbench.sv(847) @ 780600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 780800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a3de Expected Instruction=a3de 
# 
# UVM_ERROR testbench.sv(847) @ 780800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 781000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6218 Expected Instruction=6218 
# 
# UVM_INFO testbench.sv(605) @ 781000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 781000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 781200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=08c8 Expected Instruction=08c8 
# 
# UVM_ERROR testbench.sv(847) @ 781200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 781400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=89d3 Expected Instruction=89d3 
# 
# UVM_ERROR testbench.sv(847) @ 781400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 781600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b5f Expected Instruction=0b5f 
# 
# UVM_ERROR testbench.sv(847) @ 781600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 781800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1fe0 Expected Instruction=1fe0 
# 
# UVM_ERROR testbench.sv(847) @ 781800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 782000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ccaa Expected Instruction=ccaa 
# 
# UVM_ERROR testbench.sv(847) @ 782000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 782200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=59ab Expected Instruction=59ab 
# 
# UVM_ERROR testbench.sv(847) @ 782200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 782400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5586 Expected Instruction=5586 
# 
# UVM_ERROR testbench.sv(847) @ 782400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 782600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=14aa Expected Instruction=14aa 
# 
# UVM_ERROR testbench.sv(847) @ 782600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 782800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5083 Expected Instruction=5083 
# 
# UVM_ERROR testbench.sv(847) @ 782800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 783000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6af9 Expected Instruction=6af9 
# 
# UVM_ERROR testbench.sv(847) @ 783000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 783200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d0c8 Expected Instruction=d0c8 
# 
# UVM_ERROR testbench.sv(847) @ 783200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 783400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0eba Expected Instruction=0eba 
# 
# UVM_ERROR testbench.sv(847) @ 783400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 783600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1716 Expected Instruction=1716 
# 
# UVM_ERROR testbench.sv(847) @ 783600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 783800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0e24 Expected Instruction=0e24 
# 
# UVM_INFO testbench.sv(605) @ 783800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 783800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 784000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a93c Expected Instruction=a93c 
# 
# UVM_ERROR testbench.sv(847) @ 784000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 784200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ff0 Expected Instruction=0ff0 
# 
# UVM_ERROR testbench.sv(847) @ 784200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 784400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a98b Expected Instruction=a98b 
# 
# UVM_ERROR testbench.sv(847) @ 784400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 784600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9a30 Expected Instruction=9a30 
# 
# UVM_INFO testbench.sv(605) @ 784600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 784600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 784800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=98e1 Expected Instruction=98e1 
# 
# UVM_ERROR testbench.sv(847) @ 784800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 785000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b317 Expected Instruction=b317 
# 
# UVM_ERROR testbench.sv(847) @ 785000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 785200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7091 Expected Instruction=7091 
# 
# UVM_ERROR testbench.sv(847) @ 785200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 785400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5988 Expected Instruction=5988 
# 
# UVM_ERROR testbench.sv(847) @ 785400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 785600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=88b3 Expected Instruction=88b3 
# 
# UVM_ERROR testbench.sv(847) @ 785600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 785800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e26 Expected Instruction=6e26 
# 
# UVM_INFO testbench.sv(605) @ 785800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 785800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 786000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5eda Expected Instruction=5eda 
# 
# UVM_ERROR testbench.sv(847) @ 786000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 786200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=779c Expected Instruction=779c 
# 
# UVM_ERROR testbench.sv(847) @ 786200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 786400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9085 Expected Instruction=9085 
# 
# UVM_ERROR testbench.sv(847) @ 786400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 786600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0436 Expected Instruction=0436 
# 
# UVM_INFO testbench.sv(605) @ 786600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 786600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 786800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=114d Expected Instruction=114d 
# 
# UVM_ERROR testbench.sv(847) @ 786800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 787000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea6e Expected Instruction=ea6e 
# 
# UVM_ERROR testbench.sv(847) @ 787000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 787200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c282 Expected Instruction=c282 
# 
# UVM_ERROR testbench.sv(847) @ 787200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 787400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5b6d Expected Instruction=5b6d 
# 
# UVM_ERROR testbench.sv(847) @ 787400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 787600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6ae4 Expected Instruction=6ae4 
# 
# UVM_ERROR testbench.sv(847) @ 787600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 787800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d6da Expected Instruction=d6da 
# 
# UVM_ERROR testbench.sv(847) @ 787800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 788000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=997f Expected Instruction=997f 
# 
# UVM_ERROR testbench.sv(847) @ 788000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 788200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af04 Expected Instruction=af04 
# 
# UVM_ERROR testbench.sv(847) @ 788200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 788400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a062 Expected Instruction=a062 
# 
# UVM_ERROR testbench.sv(847) @ 788400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 788600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=30c1 Expected Instruction=30c1 
# 
# UVM_ERROR testbench.sv(847) @ 788600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 788800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ec5 Expected Instruction=9ec5 
# 
# UVM_ERROR testbench.sv(847) @ 788800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 789000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dd5e Expected Instruction=dd5e 
# 
# UVM_ERROR testbench.sv(847) @ 789000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 789200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d48f Expected Instruction=d48f 
# 
# UVM_ERROR testbench.sv(847) @ 789200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 789400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee4e Expected Instruction=ee4e 
# 
# UVM_ERROR testbench.sv(847) @ 789400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 789600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2704 Expected Instruction=2704 
# 
# UVM_ERROR testbench.sv(847) @ 789600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 789800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e6c Expected Instruction=6e6c 
# 
# UVM_ERROR testbench.sv(847) @ 789800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 790000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7e9b Expected Instruction=7e9b 
# 
# UVM_ERROR testbench.sv(847) @ 790000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 790200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=519f Expected Instruction=519f 
# 
# UVM_ERROR testbench.sv(847) @ 790200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 790400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a47e Expected Instruction=a47e 
# 
# UVM_ERROR testbench.sv(847) @ 790400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 790600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=245d Expected Instruction=245d 
# 
# UVM_ERROR testbench.sv(847) @ 790600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 790800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=361c Expected Instruction=361c 
# 
# UVM_INFO testbench.sv(605) @ 790800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 790800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 791000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a0a5 Expected Instruction=a0a5 
# 
# UVM_ERROR testbench.sv(847) @ 791000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 791200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d28 Expected Instruction=2d28 
# 
# UVM_ERROR testbench.sv(847) @ 791200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 791400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4b4b Expected Instruction=4b4b 
# 
# UVM_ERROR testbench.sv(847) @ 791400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 791600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a87f Expected Instruction=a87f 
# 
# UVM_ERROR testbench.sv(847) @ 791600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 791800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4055 Expected Instruction=4055 
# 
# UVM_ERROR testbench.sv(847) @ 791800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 792000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=59dc Expected Instruction=59dc 
# 
# UVM_ERROR testbench.sv(847) @ 792000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 792200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c45b Expected Instruction=c45b 
# 
# UVM_ERROR testbench.sv(847) @ 792200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 792400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6597 Expected Instruction=6597 
# 
# UVM_ERROR testbench.sv(847) @ 792400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 792600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9143 Expected Instruction=9143 
# 
# UVM_ERROR testbench.sv(847) @ 792600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 792800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=765b Expected Instruction=765b 
# 
# UVM_ERROR testbench.sv(847) @ 792800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 793000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=71ab Expected Instruction=71ab 
# 
# UVM_ERROR testbench.sv(847) @ 793000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 793200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7b78 Expected Instruction=7b78 
# 
# UVM_ERROR testbench.sv(847) @ 793200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 793400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8848 Expected Instruction=8848 
# 
# UVM_ERROR testbench.sv(847) @ 793400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 793600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=375f Expected Instruction=375f 
# 
# UVM_ERROR testbench.sv(847) @ 793600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 793800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c0b9 Expected Instruction=c0b9 
# 
# UVM_ERROR testbench.sv(847) @ 793800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 794000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5984 Expected Instruction=5984 
# 
# UVM_ERROR testbench.sv(847) @ 794000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 794200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c12f Expected Instruction=c12f 
# 
# UVM_ERROR testbench.sv(847) @ 794200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 794400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd4f Expected Instruction=bd4f 
# 
# UVM_ERROR testbench.sv(847) @ 794400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 794600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c71 Expected Instruction=3c71 
# 
# UVM_ERROR testbench.sv(847) @ 794600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 794800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=67e4 Expected Instruction=67e4 
# 
# UVM_ERROR testbench.sv(847) @ 794800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 795000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6939 Expected Instruction=6939 
# 
# UVM_ERROR testbench.sv(847) @ 795000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 795200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bc71 Expected Instruction=bc71 
# 
# UVM_ERROR testbench.sv(847) @ 795200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 795400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=59aa Expected Instruction=59aa 
# 
# UVM_ERROR testbench.sv(847) @ 795400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 795600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6c6f Expected Instruction=6c6f 
# 
# UVM_ERROR testbench.sv(847) @ 795600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 795800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b06c Expected Instruction=b06c 
# 
# UVM_ERROR testbench.sv(847) @ 795800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 796000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=782a Expected Instruction=782a 
# 
# UVM_INFO testbench.sv(605) @ 796000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(738) @ 796000000: uvm_test_top.env.sb [BUFF/INV_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 796200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=535f Expected Instruction=535f 
# 
# UVM_ERROR testbench.sv(847) @ 796200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 796400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=95d9 Expected Instruction=95d9 
# 
# UVM_ERROR testbench.sv(847) @ 796400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 796600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=20aa Expected Instruction=20aa 
# 
# UVM_ERROR testbench.sv(847) @ 796600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 796800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3989 Expected Instruction=3989 
# 
# UVM_ERROR testbench.sv(847) @ 796800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 797000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=213a Expected Instruction=213a 
# 
# UVM_ERROR testbench.sv(847) @ 797000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 797200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2abf Expected Instruction=2abf 
# 
# UVM_ERROR testbench.sv(847) @ 797200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 797400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=452a Expected Instruction=452a 
# 
# UVM_ERROR testbench.sv(847) @ 797400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 797600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f77 Expected Instruction=6f77 
# 
# UVM_ERROR testbench.sv(847) @ 797600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 797800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec9c Expected Instruction=ec9c 
# 
# UVM_ERROR testbench.sv(847) @ 797800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 798000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3471 Expected Instruction=3471 
# 
# UVM_ERROR testbench.sv(847) @ 798000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 798200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c99c Expected Instruction=c99c 
# 
# UVM_ERROR testbench.sv(847) @ 798200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 798400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ab0 Expected Instruction=1ab0 
# 
# UVM_ERROR testbench.sv(847) @ 798400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 798600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de25 Expected Instruction=de25 
# 
# UVM_INFO testbench.sv(605) @ 798600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 798600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=56869 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 798800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca73 Expected Instruction=ca73 
# 
# UVM_ERROR testbench.sv(847) @ 798800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 799000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0dc8 Expected Instruction=0dc8 
# 
# UVM_ERROR testbench.sv(847) @ 799000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 799200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=504e Expected Instruction=504e 
# 
# UVM_ERROR testbench.sv(847) @ 799200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 799400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8398 Expected Instruction=8398 
# 
# UVM_ERROR testbench.sv(847) @ 799400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 799600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=543c Expected Instruction=543c 
# 
# UVM_INFO testbench.sv(605) @ 799600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 799600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 799800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e64 Expected Instruction=1e64 
# 
# UVM_ERROR testbench.sv(847) @ 799800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 800000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1631 Expected Instruction=1631 
# 
# UVM_INFO testbench.sv(605) @ 800000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 800000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 800200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7260 Expected Instruction=7260 
# 
# UVM_ERROR testbench.sv(847) @ 800200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 800400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=651b Expected Instruction=651b 
# 
# UVM_ERROR testbench.sv(847) @ 800400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 800600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca00 Expected Instruction=ca00 
# 
# UVM_INFO testbench.sv(605) @ 800600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 800600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 800800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a043 Expected Instruction=a043 
# 
# UVM_ERROR testbench.sv(847) @ 800800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 801000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=92b1 Expected Instruction=92b1 
# 
# UVM_ERROR testbench.sv(847) @ 801000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 801200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3893 Expected Instruction=3893 
# 
# UVM_ERROR testbench.sv(847) @ 801200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 801400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e95f Expected Instruction=e95f 
# 
# UVM_ERROR testbench.sv(847) @ 801400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 801600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f5c Expected Instruction=6f5c 
# 
# UVM_ERROR testbench.sv(847) @ 801600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 801800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=90bb Expected Instruction=90bb 
# 
# UVM_ERROR testbench.sv(847) @ 801800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 802000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eab1 Expected Instruction=eab1 
# 
# UVM_ERROR testbench.sv(847) @ 802000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 802200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d94d Expected Instruction=d94d 
# 
# UVM_ERROR testbench.sv(847) @ 802200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 802400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=281a Expected Instruction=281a 
# 
# UVM_INFO testbench.sv(605) @ 802400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(666) @ 802400000: uvm_test_top.env.sb [DECREMENT_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 802600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bfba Expected Instruction=bfba 
# 
# UVM_ERROR testbench.sv(847) @ 802600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 802800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c0a Expected Instruction=0c0a 
# 
# UVM_INFO testbench.sv(605) @ 802800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 802800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 803000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=47f5 Expected Instruction=47f5 
# 
# UVM_ERROR testbench.sv(847) @ 803000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 803200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7980 Expected Instruction=7980 
# 
# UVM_ERROR testbench.sv(847) @ 803200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 803400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c3a9 Expected Instruction=c3a9 
# 
# UVM_ERROR testbench.sv(847) @ 803400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 803600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c10 Expected Instruction=8c10 
# 
# UVM_INFO testbench.sv(605) @ 803600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 803600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 803800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=040f Expected Instruction=040f 
# 
# UVM_INFO testbench.sv(605) @ 803800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 803800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 804000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1169 Expected Instruction=1169 
# 
# UVM_ERROR testbench.sv(847) @ 804000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 804200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bcab Expected Instruction=bcab 
# 
# UVM_ERROR testbench.sv(847) @ 804200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 804400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6c35 Expected Instruction=6c35 
# 
# UVM_INFO testbench.sv(605) @ 804400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 804400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 804600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a0a3 Expected Instruction=a0a3 
# 
# UVM_ERROR testbench.sv(847) @ 804600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 804800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0165 Expected Instruction=0165 
# 
# UVM_ERROR testbench.sv(847) @ 804800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 805000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b58f Expected Instruction=b58f 
# 
# UVM_ERROR testbench.sv(847) @ 805000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 805200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=61e2 Expected Instruction=61e2 
# 
# UVM_ERROR testbench.sv(847) @ 805200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 805400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8df1 Expected Instruction=8df1 
# 
# UVM_ERROR testbench.sv(847) @ 805400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 805600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a5ca Expected Instruction=a5ca 
# 
# UVM_ERROR testbench.sv(847) @ 805600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 805800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6942 Expected Instruction=6942 
# 
# UVM_ERROR testbench.sv(847) @ 805800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 806000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7b68 Expected Instruction=7b68 
# 
# UVM_ERROR testbench.sv(847) @ 806000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 806200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3dbb Expected Instruction=3dbb 
# 
# UVM_ERROR testbench.sv(847) @ 806200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 806400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8bbe Expected Instruction=8bbe 
# 
# UVM_ERROR testbench.sv(847) @ 806400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 806600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=48ac Expected Instruction=48ac 
# 
# UVM_ERROR testbench.sv(847) @ 806600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 806800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d000 Expected Instruction=d000 
# 
# UVM_INFO testbench.sv(605) @ 806800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 806800000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=53248 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 807000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=037c Expected Instruction=037c 
# 
# UVM_ERROR testbench.sv(847) @ 807000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 807200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd36 Expected Instruction=cd36 
# 
# UVM_ERROR testbench.sv(847) @ 807200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 807400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=22a9 Expected Instruction=22a9 
# 
# UVM_ERROR testbench.sv(847) @ 807400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 807600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=90a9 Expected Instruction=90a9 
# 
# UVM_ERROR testbench.sv(847) @ 807600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 807800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c166 Expected Instruction=c166 
# 
# UVM_ERROR testbench.sv(847) @ 807800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 808000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d503 Expected Instruction=d503 
# 
# UVM_ERROR testbench.sv(847) @ 808000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 808200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=15df Expected Instruction=15df 
# 
# UVM_ERROR testbench.sv(847) @ 808200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 808400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb1d Expected Instruction=cb1d 
# 
# UVM_ERROR testbench.sv(847) @ 808400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 808600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c7c Expected Instruction=4c7c 
# 
# UVM_ERROR testbench.sv(847) @ 808600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 808800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=58fb Expected Instruction=58fb 
# 
# UVM_ERROR testbench.sv(847) @ 808800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 809000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1722 Expected Instruction=1722 
# 
# UVM_ERROR testbench.sv(847) @ 809000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 809200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=95ef Expected Instruction=95ef 
# 
# UVM_ERROR testbench.sv(847) @ 809200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 809400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=971e Expected Instruction=971e 
# 
# UVM_ERROR testbench.sv(847) @ 809400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 809600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e7c Expected Instruction=6e7c 
# 
# UVM_ERROR testbench.sv(847) @ 809600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 809800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0adb Expected Instruction=0adb 
# 
# UVM_ERROR testbench.sv(847) @ 809800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 810000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2731 Expected Instruction=2731 
# 
# UVM_ERROR testbench.sv(847) @ 810000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 810200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=19e3 Expected Instruction=19e3 
# 
# UVM_ERROR testbench.sv(847) @ 810200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 810400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7371 Expected Instruction=7371 
# 
# UVM_ERROR testbench.sv(847) @ 810400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 810600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c17e Expected Instruction=c17e 
# 
# UVM_ERROR testbench.sv(847) @ 810600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 810800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=68d3 Expected Instruction=68d3 
# 
# UVM_ERROR testbench.sv(847) @ 810800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 811000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e908 Expected Instruction=e908 
# 
# UVM_ERROR testbench.sv(847) @ 811000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 811200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b52f Expected Instruction=b52f 
# 
# UVM_ERROR testbench.sv(847) @ 811200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 811400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1513 Expected Instruction=1513 
# 
# UVM_ERROR testbench.sv(847) @ 811400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 811600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cf1b Expected Instruction=cf1b 
# 
# UVM_ERROR testbench.sv(847) @ 811600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 811800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e5cc Expected Instruction=e5cc 
# 
# UVM_ERROR testbench.sv(847) @ 811800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 812000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d019 Expected Instruction=d019 
# 
# UVM_INFO testbench.sv(605) @ 812000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 812000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=53273 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 812200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8a64 Expected Instruction=8a64 
# 
# UVM_ERROR testbench.sv(847) @ 812200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 812400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a6f Expected Instruction=1a6f 
# 
# UVM_ERROR testbench.sv(847) @ 812400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 812600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7e25 Expected Instruction=7e25 
# 
# UVM_INFO testbench.sv(605) @ 812600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 812600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 812800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9d04 Expected Instruction=9d04 
# 
# UVM_ERROR testbench.sv(847) @ 812800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 813000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3e09 Expected Instruction=3e09 
# 
# UVM_INFO testbench.sv(605) @ 813000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 813000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 813200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d3b Expected Instruction=5d3b 
# 
# UVM_ERROR testbench.sv(847) @ 813200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 813400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4468 Expected Instruction=4468 
# 
# UVM_ERROR testbench.sv(847) @ 813400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 813600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=333a Expected Instruction=333a 
# 
# UVM_ERROR testbench.sv(847) @ 813600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 813800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=60f5 Expected Instruction=60f5 
# 
# UVM_ERROR testbench.sv(847) @ 813800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 814000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=83ec Expected Instruction=83ec 
# 
# UVM_ERROR testbench.sv(847) @ 814000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 814200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=def1 Expected Instruction=def1 
# 
# UVM_ERROR testbench.sv(847) @ 814200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 814400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=be60 Expected Instruction=be60 
# 
# UVM_ERROR testbench.sv(847) @ 814400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 814600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a0e Expected Instruction=5a0e 
# 
# UVM_INFO testbench.sv(605) @ 814600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 814600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 814800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b49 Expected Instruction=1b49 
# 
# UVM_ERROR testbench.sv(847) @ 814800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 815000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d493 Expected Instruction=d493 
# 
# UVM_ERROR testbench.sv(847) @ 815000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 815200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=88d6 Expected Instruction=88d6 
# 
# UVM_ERROR testbench.sv(847) @ 815200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 815400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=33f9 Expected Instruction=33f9 
# 
# UVM_ERROR testbench.sv(847) @ 815400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 815600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d82 Expected Instruction=4d82 
# 
# UVM_ERROR testbench.sv(847) @ 815600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 815800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ecb0 Expected Instruction=ecb0 
# 
# UVM_ERROR testbench.sv(847) @ 815800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 816000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dbc3 Expected Instruction=dbc3 
# 
# UVM_ERROR testbench.sv(847) @ 816000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 816200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8cca Expected Instruction=8cca 
# 
# UVM_ERROR testbench.sv(847) @ 816200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 816400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0642 Expected Instruction=0642 
# 
# UVM_ERROR testbench.sv(847) @ 816400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 816600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d642 Expected Instruction=d642 
# 
# UVM_ERROR testbench.sv(847) @ 816600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 816800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f13 Expected Instruction=8f13 
# 
# UVM_ERROR testbench.sv(847) @ 816800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 817000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c52 Expected Instruction=1c52 
# 
# UVM_ERROR testbench.sv(847) @ 817000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 817200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6439 Expected Instruction=6439 
# 
# UVM_INFO testbench.sv(605) @ 817200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 817200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 817400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b472 Expected Instruction=b472 
# 
# UVM_ERROR testbench.sv(847) @ 817400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 817600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b7f Expected Instruction=1b7f 
# 
# UVM_ERROR testbench.sv(847) @ 817600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 817800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b4fd Expected Instruction=b4fd 
# 
# UVM_ERROR testbench.sv(847) @ 817800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 818000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c50e Expected Instruction=c50e 
# 
# UVM_ERROR testbench.sv(847) @ 818000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 818200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9f98 Expected Instruction=9f98 
# 
# UVM_ERROR testbench.sv(847) @ 818200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 818400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c9e Expected Instruction=3c9e 
# 
# UVM_ERROR testbench.sv(847) @ 818400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 818600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e4dd Expected Instruction=e4dd 
# 
# UVM_ERROR testbench.sv(847) @ 818600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 818800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=00cf Expected Instruction=00cf 
# 
# UVM_ERROR testbench.sv(847) @ 818800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 819000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0143 Expected Instruction=0143 
# 
# UVM_ERROR testbench.sv(847) @ 819000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 819200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5b67 Expected Instruction=5b67 
# 
# UVM_ERROR testbench.sv(847) @ 819200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 819400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6abd Expected Instruction=6abd 
# 
# UVM_ERROR testbench.sv(847) @ 819400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 819600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd36 Expected Instruction=cd36 
# 
# UVM_ERROR testbench.sv(847) @ 819600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 819800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b480 Expected Instruction=b480 
# 
# UVM_ERROR testbench.sv(847) @ 819800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 820000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e95 Expected Instruction=1e95 
# 
# UVM_ERROR testbench.sv(847) @ 820000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 820200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=97d6 Expected Instruction=97d6 
# 
# UVM_ERROR testbench.sv(847) @ 820200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 820400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=10b7 Expected Instruction=10b7 
# 
# UVM_ERROR testbench.sv(847) @ 820400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 820600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=179a Expected Instruction=179a 
# 
# UVM_ERROR testbench.sv(847) @ 820600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 820800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd63 Expected Instruction=cd63 
# 
# UVM_ERROR testbench.sv(847) @ 820800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 821000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4f7b Expected Instruction=4f7b 
# 
# UVM_ERROR testbench.sv(847) @ 821000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 821200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4a69 Expected Instruction=4a69 
# 
# UVM_ERROR testbench.sv(847) @ 821200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 821400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=20ca Expected Instruction=20ca 
# 
# UVM_ERROR testbench.sv(847) @ 821400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 821600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=99e8 Expected Instruction=99e8 
# 
# UVM_ERROR testbench.sv(847) @ 821600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 821800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3305 Expected Instruction=3305 
# 
# UVM_ERROR testbench.sv(847) @ 821800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 822000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c13c Expected Instruction=c13c 
# 
# UVM_ERROR testbench.sv(847) @ 822000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 822200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8518 Expected Instruction=8518 
# 
# UVM_ERROR testbench.sv(847) @ 822200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 822400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba3f Expected Instruction=ba3f 
# 
# UVM_INFO testbench.sv(605) @ 822400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 822400000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=7
# 
# UVM_INFO testbench.sv(602) @ 822600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8daa Expected Instruction=8daa 
# 
# UVM_ERROR testbench.sv(847) @ 822600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 822800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a80b Expected Instruction=a80b 
# 
# UVM_INFO testbench.sv(605) @ 822800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(784) @ 822800000: uvm_test_top.env.sb [LOAD_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 823000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d95a Expected Instruction=d95a 
# 
# UVM_ERROR testbench.sv(847) @ 823000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 823200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=96c4 Expected Instruction=96c4 
# 
# UVM_ERROR testbench.sv(847) @ 823200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 823400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f3e Expected Instruction=6f3e 
# 
# UVM_ERROR testbench.sv(847) @ 823400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 823600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8be5 Expected Instruction=8be5 
# 
# UVM_ERROR testbench.sv(847) @ 823600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 823800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=efa7 Expected Instruction=efa7 
# 
# UVM_ERROR testbench.sv(847) @ 823800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 824000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5cd8 Expected Instruction=5cd8 
# 
# UVM_ERROR testbench.sv(847) @ 824000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 824200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5406 Expected Instruction=5406 
# 
# UVM_INFO testbench.sv(605) @ 824200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 824200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 824400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4b52 Expected Instruction=4b52 
# 
# UVM_ERROR testbench.sv(847) @ 824400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 824600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e7c5 Expected Instruction=e7c5 
# 
# UVM_ERROR testbench.sv(847) @ 824600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 824800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=30d5 Expected Instruction=30d5 
# 
# UVM_ERROR testbench.sv(847) @ 824800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 825000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=010a Expected Instruction=010a 
# 
# UVM_ERROR testbench.sv(847) @ 825000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 825200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=712a Expected Instruction=712a 
# 
# UVM_ERROR testbench.sv(847) @ 825200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 825400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7afa Expected Instruction=7afa 
# 
# UVM_ERROR testbench.sv(847) @ 825400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 825600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7efd Expected Instruction=7efd 
# 
# UVM_ERROR testbench.sv(847) @ 825600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 825800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb63 Expected Instruction=cb63 
# 
# UVM_ERROR testbench.sv(847) @ 825800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 826000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8330 Expected Instruction=8330 
# 
# UVM_ERROR testbench.sv(847) @ 826000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 826200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a424 Expected Instruction=a424 
# 
# UVM_INFO testbench.sv(605) @ 826200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 826200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 826400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d225 Expected Instruction=d225 
# 
# UVM_INFO testbench.sv(605) @ 826400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 826400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=53797 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 826600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=46a2 Expected Instruction=46a2 
# 
# UVM_ERROR testbench.sv(847) @ 826600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 826800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=017e Expected Instruction=017e 
# 
# UVM_ERROR testbench.sv(847) @ 826800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 827000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cbfa Expected Instruction=cbfa 
# 
# UVM_ERROR testbench.sv(847) @ 827000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 827200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=16ea Expected Instruction=16ea 
# 
# UVM_ERROR testbench.sv(847) @ 827200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 827400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=67e2 Expected Instruction=67e2 
# 
# UVM_ERROR testbench.sv(847) @ 827400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 827600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=815e Expected Instruction=815e 
# 
# UVM_ERROR testbench.sv(847) @ 827600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 827800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2e3d Expected Instruction=2e3d 
# 
# UVM_INFO testbench.sv(605) @ 827800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 827800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 828000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e1e7 Expected Instruction=e1e7 
# 
# UVM_ERROR testbench.sv(847) @ 828000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 828200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c2e2 Expected Instruction=c2e2 
# 
# UVM_ERROR testbench.sv(847) @ 828200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 828400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa8b Expected Instruction=aa8b 
# 
# UVM_ERROR testbench.sv(847) @ 828400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 828600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a356 Expected Instruction=a356 
# 
# UVM_ERROR testbench.sv(847) @ 828600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 828800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd8a Expected Instruction=cd8a 
# 
# UVM_ERROR testbench.sv(847) @ 828800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 829000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=55e8 Expected Instruction=55e8 
# 
# UVM_ERROR testbench.sv(847) @ 829000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 829200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3688 Expected Instruction=3688 
# 
# UVM_ERROR testbench.sv(847) @ 829200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 829400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1478 Expected Instruction=1478 
# 
# UVM_ERROR testbench.sv(847) @ 829400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 829600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6274 Expected Instruction=6274 
# 
# UVM_ERROR testbench.sv(847) @ 829600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 829800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3929 Expected Instruction=3929 
# 
# UVM_ERROR testbench.sv(847) @ 829800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 830000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=180b Expected Instruction=180b 
# 
# UVM_INFO testbench.sv(605) @ 830000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(640) @ 830000000: uvm_test_top.env.sb [SUBTRACTION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 830200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e660 Expected Instruction=e660 
# 
# UVM_ERROR testbench.sv(847) @ 830200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 830400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9627 Expected Instruction=9627 
# 
# UVM_INFO testbench.sv(605) @ 830400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 830400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 830600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=805c Expected Instruction=805c 
# 
# UVM_ERROR testbench.sv(847) @ 830600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 830800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c7e9 Expected Instruction=c7e9 
# 
# UVM_ERROR testbench.sv(847) @ 830800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 831000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b495 Expected Instruction=b495 
# 
# UVM_ERROR testbench.sv(847) @ 831000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 831200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e975 Expected Instruction=e975 
# 
# UVM_ERROR testbench.sv(847) @ 831200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 831400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=183d Expected Instruction=183d 
# 
# UVM_INFO testbench.sv(605) @ 831400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(640) @ 831400000: uvm_test_top.env.sb [SUBTRACTION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 831600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df58 Expected Instruction=df58 
# 
# UVM_ERROR testbench.sv(847) @ 831600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 831800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=26d2 Expected Instruction=26d2 
# 
# UVM_ERROR testbench.sv(847) @ 831800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 832000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=379a Expected Instruction=379a 
# 
# UVM_ERROR testbench.sv(847) @ 832000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 832200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a9e Expected Instruction=6a9e 
# 
# UVM_ERROR testbench.sv(847) @ 832200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 832400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2cee Expected Instruction=2cee 
# 
# UVM_ERROR testbench.sv(847) @ 832400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 832600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7795 Expected Instruction=7795 
# 
# UVM_ERROR testbench.sv(847) @ 832600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 832800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ac37 Expected Instruction=ac37 
# 
# UVM_INFO testbench.sv(605) @ 832800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 832800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 833000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d70a Expected Instruction=d70a 
# 
# UVM_ERROR testbench.sv(847) @ 833000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 833200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c087 Expected Instruction=c087 
# 
# UVM_ERROR testbench.sv(847) @ 833200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 833400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e6b Expected Instruction=9e6b 
# 
# UVM_ERROR testbench.sv(847) @ 833400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 833600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d90b Expected Instruction=d90b 
# 
# UVM_ERROR testbench.sv(847) @ 833600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 833800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3adf Expected Instruction=3adf 
# 
# UVM_ERROR testbench.sv(847) @ 833800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 834000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=81d0 Expected Instruction=81d0 
# 
# UVM_ERROR testbench.sv(847) @ 834000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 834200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd6c Expected Instruction=bd6c 
# 
# UVM_ERROR testbench.sv(847) @ 834200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 834400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=43ba Expected Instruction=43ba 
# 
# UVM_ERROR testbench.sv(847) @ 834400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 834600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d6a Expected Instruction=2d6a 
# 
# UVM_ERROR testbench.sv(847) @ 834600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 834800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a28 Expected Instruction=7a28 
# 
# UVM_INFO testbench.sv(605) @ 834800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 834800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 835000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d74f Expected Instruction=d74f 
# 
# UVM_ERROR testbench.sv(847) @ 835000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 835200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=563c Expected Instruction=563c 
# 
# UVM_INFO testbench.sv(605) @ 835200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 835200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 835400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=393f Expected Instruction=393f 
# 
# UVM_ERROR testbench.sv(847) @ 835400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 835600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c97 Expected Instruction=3c97 
# 
# UVM_ERROR testbench.sv(847) @ 835600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 835800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b12 Expected Instruction=0b12 
# 
# UVM_ERROR testbench.sv(847) @ 835800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 836000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7ba3 Expected Instruction=7ba3 
# 
# UVM_ERROR testbench.sv(847) @ 836000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 836200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=34e2 Expected Instruction=34e2 
# 
# UVM_ERROR testbench.sv(847) @ 836200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 836400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b703 Expected Instruction=b703 
# 
# UVM_ERROR testbench.sv(847) @ 836400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 836600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=077c Expected Instruction=077c 
# 
# UVM_ERROR testbench.sv(847) @ 836600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 836800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b94a Expected Instruction=b94a 
# 
# UVM_ERROR testbench.sv(847) @ 836800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 837000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3782 Expected Instruction=3782 
# 
# UVM_ERROR testbench.sv(847) @ 837000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 837200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a6d1 Expected Instruction=a6d1 
# 
# UVM_ERROR testbench.sv(847) @ 837200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 837400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c94 Expected Instruction=4c94 
# 
# UVM_ERROR testbench.sv(847) @ 837400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 837600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=19e7 Expected Instruction=19e7 
# 
# UVM_ERROR testbench.sv(847) @ 837600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 837800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=28f4 Expected Instruction=28f4 
# 
# UVM_ERROR testbench.sv(847) @ 837800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 838000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5b23 Expected Instruction=5b23 
# 
# UVM_ERROR testbench.sv(847) @ 838000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 838200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b295 Expected Instruction=b295 
# 
# UVM_ERROR testbench.sv(847) @ 838200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 838400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bafe Expected Instruction=bafe 
# 
# UVM_ERROR testbench.sv(847) @ 838400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 838600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb78 Expected Instruction=eb78 
# 
# UVM_ERROR testbench.sv(847) @ 838600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 838800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d8f2 Expected Instruction=d8f2 
# 
# UVM_ERROR testbench.sv(847) @ 838800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 839000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=51c8 Expected Instruction=51c8 
# 
# UVM_ERROR testbench.sv(847) @ 839000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 839200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dd01 Expected Instruction=dd01 
# 
# UVM_ERROR testbench.sv(847) @ 839200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 839400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bdd9 Expected Instruction=bdd9 
# 
# UVM_ERROR testbench.sv(847) @ 839400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 839600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=281d Expected Instruction=281d 
# 
# UVM_INFO testbench.sv(605) @ 839600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(666) @ 839600000: uvm_test_top.env.sb [DECREMENT_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 839800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=29fa Expected Instruction=29fa 
# 
# UVM_ERROR testbench.sv(847) @ 839800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 840000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=667e Expected Instruction=667e 
# 
# UVM_ERROR testbench.sv(847) @ 840000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 840200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ff4 Expected Instruction=1ff4 
# 
# UVM_ERROR testbench.sv(847) @ 840200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 840400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=50dd Expected Instruction=50dd 
# 
# UVM_ERROR testbench.sv(847) @ 840400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 840600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=83a3 Expected Instruction=83a3 
# 
# UVM_ERROR testbench.sv(847) @ 840600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 840800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab0e Expected Instruction=ab0e 
# 
# UVM_ERROR testbench.sv(847) @ 840800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 841000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=848c Expected Instruction=848c 
# 
# UVM_ERROR testbench.sv(847) @ 841000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 841200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db45 Expected Instruction=db45 
# 
# UVM_ERROR testbench.sv(847) @ 841200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 841400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a09c Expected Instruction=a09c 
# 
# UVM_ERROR testbench.sv(847) @ 841400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 841600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=14f1 Expected Instruction=14f1 
# 
# UVM_ERROR testbench.sv(847) @ 841600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 841800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d8cd Expected Instruction=d8cd 
# 
# UVM_ERROR testbench.sv(847) @ 841800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 842000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=21df Expected Instruction=21df 
# 
# UVM_ERROR testbench.sv(847) @ 842000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 842200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c3b Expected Instruction=8c3b 
# 
# UVM_INFO testbench.sv(605) @ 842200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 842200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 842400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=136c Expected Instruction=136c 
# 
# UVM_ERROR testbench.sv(847) @ 842400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 842600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df85 Expected Instruction=df85 
# 
# UVM_ERROR testbench.sv(847) @ 842600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 842800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7174 Expected Instruction=7174 
# 
# UVM_ERROR testbench.sv(847) @ 842800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 843000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd75 Expected Instruction=cd75 
# 
# UVM_ERROR testbench.sv(847) @ 843000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 843200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c135 Expected Instruction=c135 
# 
# UVM_ERROR testbench.sv(847) @ 843200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 843400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=38c1 Expected Instruction=38c1 
# 
# UVM_ERROR testbench.sv(847) @ 843400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 843600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5111 Expected Instruction=5111 
# 
# UVM_ERROR testbench.sv(847) @ 843600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 843800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3dc0 Expected Instruction=3dc0 
# 
# UVM_ERROR testbench.sv(847) @ 843800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 844000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3608 Expected Instruction=3608 
# 
# UVM_INFO testbench.sv(605) @ 844000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 844000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 844200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ba6 Expected Instruction=1ba6 
# 
# UVM_ERROR testbench.sv(847) @ 844200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 844400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e6f5 Expected Instruction=e6f5 
# 
# UVM_ERROR testbench.sv(847) @ 844400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 844600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=478b Expected Instruction=478b 
# 
# UVM_ERROR testbench.sv(847) @ 844600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 844800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0a40 Expected Instruction=0a40 
# 
# UVM_ERROR testbench.sv(847) @ 844800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 845000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5836 Expected Instruction=5836 
# 
# UVM_INFO testbench.sv(605) @ 845000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(702) @ 845000000: uvm_test_top.env.sb [OR/NOR_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 845200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c033 Expected Instruction=c033 
# 
# UVM_INFO testbench.sv(605) @ 845200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(752) @ 845200000: uvm_test_top.env.sb [SHIFT_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 845400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8fda Expected Instruction=8fda 
# 
# UVM_ERROR testbench.sv(847) @ 845400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 845600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d510 Expected Instruction=d510 
# 
# UVM_ERROR testbench.sv(847) @ 845600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 845800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=920a Expected Instruction=920a 
# 
# UVM_INFO testbench.sv(605) @ 845800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 845800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 846000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=22d9 Expected Instruction=22d9 
# 
# UVM_ERROR testbench.sv(847) @ 846000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 846200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2721 Expected Instruction=2721 
# 
# UVM_ERROR testbench.sv(847) @ 846200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 846400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=96a8 Expected Instruction=96a8 
# 
# UVM_ERROR testbench.sv(847) @ 846400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 846600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4164 Expected Instruction=4164 
# 
# UVM_ERROR testbench.sv(847) @ 846600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 846800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e0ac Expected Instruction=e0ac 
# 
# UVM_ERROR testbench.sv(847) @ 846800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 847000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d3c Expected Instruction=5d3c 
# 
# UVM_ERROR testbench.sv(847) @ 847000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 847200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ebd9 Expected Instruction=ebd9 
# 
# UVM_ERROR testbench.sv(847) @ 847200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 847400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2333 Expected Instruction=2333 
# 
# UVM_ERROR testbench.sv(847) @ 847400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 847600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=10fc Expected Instruction=10fc 
# 
# UVM_ERROR testbench.sv(847) @ 847600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 847800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d5c Expected Instruction=5d5c 
# 
# UVM_ERROR testbench.sv(847) @ 847800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 848000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=64f8 Expected Instruction=64f8 
# 
# UVM_ERROR testbench.sv(847) @ 848000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 848200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=43df Expected Instruction=43df 
# 
# UVM_ERROR testbench.sv(847) @ 848200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 848400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eeb5 Expected Instruction=eeb5 
# 
# UVM_ERROR testbench.sv(847) @ 848400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 848600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8a34 Expected Instruction=8a34 
# 
# UVM_INFO testbench.sv(605) @ 848600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 848600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 848800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ea6 Expected Instruction=2ea6 
# 
# UVM_ERROR testbench.sv(847) @ 848800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 849000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb7f Expected Instruction=cb7f 
# 
# UVM_ERROR testbench.sv(847) @ 849000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 849200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b58c Expected Instruction=b58c 
# 
# UVM_ERROR testbench.sv(847) @ 849200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 849400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4670 Expected Instruction=4670 
# 
# UVM_ERROR testbench.sv(847) @ 849400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 849600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=843a Expected Instruction=843a 
# 
# UVM_INFO testbench.sv(605) @ 849600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 849600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 849800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b82 Expected Instruction=1b82 
# 
# UVM_ERROR testbench.sv(847) @ 849800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 850000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a491 Expected Instruction=a491 
# 
# UVM_ERROR testbench.sv(847) @ 850000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 850200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a450 Expected Instruction=a450 
# 
# UVM_ERROR testbench.sv(847) @ 850200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 850400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b1aa Expected Instruction=b1aa 
# 
# UVM_ERROR testbench.sv(847) @ 850400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 850600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=10f5 Expected Instruction=10f5 
# 
# UVM_ERROR testbench.sv(847) @ 850600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 850800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af09 Expected Instruction=af09 
# 
# UVM_ERROR testbench.sv(847) @ 850800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 851000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ade Expected Instruction=2ade 
# 
# UVM_ERROR testbench.sv(847) @ 851000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 851200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1060 Expected Instruction=1060 
# 
# UVM_ERROR testbench.sv(847) @ 851200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 851400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6929 Expected Instruction=6929 
# 
# UVM_ERROR testbench.sv(847) @ 851400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 851600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d6e Expected Instruction=4d6e 
# 
# UVM_ERROR testbench.sv(847) @ 851600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 851800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a33b Expected Instruction=a33b 
# 
# UVM_ERROR testbench.sv(847) @ 851800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 852000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b414 Expected Instruction=b414 
# 
# UVM_INFO testbench.sv(605) @ 852000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 852000000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=4
# 
# UVM_INFO testbench.sv(602) @ 852200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=169e Expected Instruction=169e 
# 
# UVM_ERROR testbench.sv(847) @ 852200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 852400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5573 Expected Instruction=5573 
# 
# UVM_ERROR testbench.sv(847) @ 852400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 852600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dd40 Expected Instruction=dd40 
# 
# UVM_ERROR testbench.sv(847) @ 852600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 852800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eddc Expected Instruction=eddc 
# 
# UVM_ERROR testbench.sv(847) @ 852800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 853000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b9ee Expected Instruction=b9ee 
# 
# UVM_ERROR testbench.sv(847) @ 853000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 853200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=49ee Expected Instruction=49ee 
# 
# UVM_ERROR testbench.sv(847) @ 853200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 853400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4483 Expected Instruction=4483 
# 
# UVM_ERROR testbench.sv(847) @ 853400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 853600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb4c Expected Instruction=cb4c 
# 
# UVM_ERROR testbench.sv(847) @ 853600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 853800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db47 Expected Instruction=db47 
# 
# UVM_ERROR testbench.sv(847) @ 853800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 854000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e1fa Expected Instruction=e1fa 
# 
# UVM_ERROR testbench.sv(847) @ 854000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 854200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8bd9 Expected Instruction=8bd9 
# 
# UVM_ERROR testbench.sv(847) @ 854200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 854400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=23d6 Expected Instruction=23d6 
# 
# UVM_ERROR testbench.sv(847) @ 854400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 854600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a0ab Expected Instruction=a0ab 
# 
# UVM_ERROR testbench.sv(847) @ 854600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 854800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=586a Expected Instruction=586a 
# 
# UVM_ERROR testbench.sv(847) @ 854800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 855000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=382e Expected Instruction=382e 
# 
# UVM_INFO testbench.sv(605) @ 855000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 855000000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 855200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7776 Expected Instruction=7776 
# 
# UVM_ERROR testbench.sv(847) @ 855200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 855400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a064 Expected Instruction=a064 
# 
# UVM_ERROR testbench.sv(847) @ 855400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 855600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6705 Expected Instruction=6705 
# 
# UVM_ERROR testbench.sv(847) @ 855600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 855800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=57e4 Expected Instruction=57e4 
# 
# UVM_ERROR testbench.sv(847) @ 855800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 856000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c3a6 Expected Instruction=c3a6 
# 
# UVM_ERROR testbench.sv(847) @ 856000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 856200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dfde Expected Instruction=dfde 
# 
# UVM_ERROR testbench.sv(847) @ 856200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 856400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a53 Expected Instruction=3a53 
# 
# UVM_ERROR testbench.sv(847) @ 856400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 856600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=554a Expected Instruction=554a 
# 
# UVM_ERROR testbench.sv(847) @ 856600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 856800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cccd Expected Instruction=cccd 
# 
# UVM_ERROR testbench.sv(847) @ 856800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 857000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8ee1 Expected Instruction=8ee1 
# 
# UVM_ERROR testbench.sv(847) @ 857000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 857200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=722a Expected Instruction=722a 
# 
# UVM_INFO testbench.sv(605) @ 857200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 857200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 857400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2495 Expected Instruction=2495 
# 
# UVM_ERROR testbench.sv(847) @ 857400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 857600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=04c6 Expected Instruction=04c6 
# 
# UVM_ERROR testbench.sv(847) @ 857600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 857800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=30c0 Expected Instruction=30c0 
# 
# UVM_ERROR testbench.sv(847) @ 857800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 858000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e6bd Expected Instruction=e6bd 
# 
# UVM_ERROR testbench.sv(847) @ 858000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 858200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc85 Expected Instruction=cc85 
# 
# UVM_ERROR testbench.sv(847) @ 858200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 858400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1680 Expected Instruction=1680 
# 
# UVM_ERROR testbench.sv(847) @ 858400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 858600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9851 Expected Instruction=9851 
# 
# UVM_ERROR testbench.sv(847) @ 858600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 858800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=725f Expected Instruction=725f 
# 
# UVM_ERROR testbench.sv(847) @ 858800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 859000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2c7a Expected Instruction=2c7a 
# 
# UVM_ERROR testbench.sv(847) @ 859000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 859200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f3e Expected Instruction=6f3e 
# 
# UVM_ERROR testbench.sv(847) @ 859200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 859400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9d08 Expected Instruction=9d08 
# 
# UVM_ERROR testbench.sv(847) @ 859400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 859600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d7c6 Expected Instruction=d7c6 
# 
# UVM_ERROR testbench.sv(847) @ 859600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 859800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a31a Expected Instruction=a31a 
# 
# UVM_ERROR testbench.sv(847) @ 859800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 860000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9098 Expected Instruction=9098 
# 
# UVM_ERROR testbench.sv(847) @ 860000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 860200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d9ef Expected Instruction=d9ef 
# 
# UVM_ERROR testbench.sv(847) @ 860200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 860400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d4aa Expected Instruction=d4aa 
# 
# UVM_ERROR testbench.sv(847) @ 860400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 860600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=952c Expected Instruction=952c 
# 
# UVM_ERROR testbench.sv(847) @ 860600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 860800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=91ca Expected Instruction=91ca 
# 
# UVM_ERROR testbench.sv(847) @ 860800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 861000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4e0b Expected Instruction=4e0b 
# 
# UVM_INFO testbench.sv(605) @ 861000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 861000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 861200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb4b Expected Instruction=eb4b 
# 
# UVM_ERROR testbench.sv(847) @ 861200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 861400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d5e Expected Instruction=0d5e 
# 
# UVM_ERROR testbench.sv(847) @ 861400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 861600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d09 Expected Instruction=1d09 
# 
# UVM_ERROR testbench.sv(847) @ 861600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 861800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8071 Expected Instruction=8071 
# 
# UVM_ERROR testbench.sv(847) @ 861800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 862000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea00 Expected Instruction=ea00 
# 
# UVM_INFO testbench.sv(605) @ 862000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 862000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=59904 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 862200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d3a Expected Instruction=6d3a 
# 
# UVM_ERROR testbench.sv(847) @ 862200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 862400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b61c Expected Instruction=b61c 
# 
# UVM_INFO testbench.sv(605) @ 862400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 862400000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=4
# 
# UVM_INFO testbench.sv(602) @ 862600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cf9f Expected Instruction=cf9f 
# 
# UVM_ERROR testbench.sv(847) @ 862600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 862800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c8d0 Expected Instruction=c8d0 
# 
# UVM_ERROR testbench.sv(847) @ 862800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 863000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b04 Expected Instruction=1b04 
# 
# UVM_ERROR testbench.sv(847) @ 863000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 863200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=257b Expected Instruction=257b 
# 
# UVM_ERROR testbench.sv(847) @ 863200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 863400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e4c Expected Instruction=8e4c 
# 
# UVM_ERROR testbench.sv(847) @ 863400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 863600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b1a3 Expected Instruction=b1a3 
# 
# UVM_ERROR testbench.sv(847) @ 863600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 863800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=31b9 Expected Instruction=31b9 
# 
# UVM_ERROR testbench.sv(847) @ 863800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 864000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c2eb Expected Instruction=c2eb 
# 
# UVM_ERROR testbench.sv(847) @ 864000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 864200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=329d Expected Instruction=329d 
# 
# UVM_ERROR testbench.sv(847) @ 864200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 864400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a63 Expected Instruction=3a63 
# 
# UVM_ERROR testbench.sv(847) @ 864400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 864600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0a65 Expected Instruction=0a65 
# 
# UVM_ERROR testbench.sv(847) @ 864600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 864800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0493 Expected Instruction=0493 
# 
# UVM_ERROR testbench.sv(847) @ 864800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 865000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6c5e Expected Instruction=6c5e 
# 
# UVM_ERROR testbench.sv(847) @ 865000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 865200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=12d6 Expected Instruction=12d6 
# 
# UVM_ERROR testbench.sv(847) @ 865200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 865400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ad91 Expected Instruction=ad91 
# 
# UVM_ERROR testbench.sv(847) @ 865400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 865600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=36cb Expected Instruction=36cb 
# 
# UVM_ERROR testbench.sv(847) @ 865600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 865800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d36b Expected Instruction=d36b 
# 
# UVM_ERROR testbench.sv(847) @ 865800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 866000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3284 Expected Instruction=3284 
# 
# UVM_ERROR testbench.sv(847) @ 866000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 866200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b562 Expected Instruction=b562 
# 
# UVM_ERROR testbench.sv(847) @ 866200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 866400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=359c Expected Instruction=359c 
# 
# UVM_ERROR testbench.sv(847) @ 866400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 866600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee62 Expected Instruction=ee62 
# 
# UVM_ERROR testbench.sv(847) @ 866600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 866800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=331a Expected Instruction=331a 
# 
# UVM_ERROR testbench.sv(847) @ 866800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 867000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e7d Expected Instruction=1e7d 
# 
# UVM_ERROR testbench.sv(847) @ 867000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 867200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=81e2 Expected Instruction=81e2 
# 
# UVM_ERROR testbench.sv(847) @ 867200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 867400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cbc8 Expected Instruction=cbc8 
# 
# UVM_ERROR testbench.sv(847) @ 867400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 867600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d21f Expected Instruction=d21f 
# 
# UVM_INFO testbench.sv(605) @ 867600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 867600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=53791 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 867800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4fa3 Expected Instruction=4fa3 
# 
# UVM_ERROR testbench.sv(847) @ 867800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 868000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d906 Expected Instruction=d906 
# 
# UVM_ERROR testbench.sv(847) @ 868000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 868200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa7a Expected Instruction=aa7a 
# 
# UVM_ERROR testbench.sv(847) @ 868200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 868400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ed2 Expected Instruction=0ed2 
# 
# UVM_ERROR testbench.sv(847) @ 868400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 868600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d2f Expected Instruction=0d2f 
# 
# UVM_ERROR testbench.sv(847) @ 868600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 868800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d32d Expected Instruction=d32d 
# 
# UVM_ERROR testbench.sv(847) @ 868800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 869000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0770 Expected Instruction=0770 
# 
# UVM_ERROR testbench.sv(847) @ 869000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 869200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=24f4 Expected Instruction=24f4 
# 
# UVM_ERROR testbench.sv(847) @ 869200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 869400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f50 Expected Instruction=8f50 
# 
# UVM_ERROR testbench.sv(847) @ 869400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 869600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f53 Expected Instruction=6f53 
# 
# UVM_ERROR testbench.sv(847) @ 869600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 869800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9741 Expected Instruction=9741 
# 
# UVM_ERROR testbench.sv(847) @ 869800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 870000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ceaa Expected Instruction=ceaa 
# 
# UVM_ERROR testbench.sv(847) @ 870000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 870200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8fb4 Expected Instruction=8fb4 
# 
# UVM_ERROR testbench.sv(847) @ 870200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 870400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2bd8 Expected Instruction=2bd8 
# 
# UVM_ERROR testbench.sv(847) @ 870400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 870600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d77f Expected Instruction=d77f 
# 
# UVM_ERROR testbench.sv(847) @ 870600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 870800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=149f Expected Instruction=149f 
# 
# UVM_ERROR testbench.sv(847) @ 870800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 871000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d14 Expected Instruction=3d14 
# 
# UVM_ERROR testbench.sv(847) @ 871000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 871200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d13c Expected Instruction=d13c 
# 
# UVM_ERROR testbench.sv(847) @ 871200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 871400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=95f5 Expected Instruction=95f5 
# 
# UVM_ERROR testbench.sv(847) @ 871400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 871600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c20f Expected Instruction=c20f 
# 
# UVM_INFO testbench.sv(605) @ 871600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 871600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 871800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=08e8 Expected Instruction=08e8 
# 
# UVM_ERROR testbench.sv(847) @ 871800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 872000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ead Expected Instruction=0ead 
# 
# UVM_ERROR testbench.sv(847) @ 872000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 872200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7eed Expected Instruction=7eed 
# 
# UVM_ERROR testbench.sv(847) @ 872200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 872400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4b43 Expected Instruction=4b43 
# 
# UVM_ERROR testbench.sv(847) @ 872400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 872600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=71f9 Expected Instruction=71f9 
# 
# UVM_ERROR testbench.sv(847) @ 872600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 872800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3cce Expected Instruction=3cce 
# 
# UVM_ERROR testbench.sv(847) @ 872800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 873000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=648c Expected Instruction=648c 
# 
# UVM_ERROR testbench.sv(847) @ 873000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 873200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6297 Expected Instruction=6297 
# 
# UVM_ERROR testbench.sv(847) @ 873200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 873400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0129 Expected Instruction=0129 
# 
# UVM_ERROR testbench.sv(847) @ 873400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 873600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b77 Expected Instruction=9b77 
# 
# UVM_ERROR testbench.sv(847) @ 873600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 873800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d18 Expected Instruction=0d18 
# 
# UVM_ERROR testbench.sv(847) @ 873800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 874000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae43 Expected Instruction=ae43 
# 
# UVM_ERROR testbench.sv(847) @ 874000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 874200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6ef8 Expected Instruction=6ef8 
# 
# UVM_ERROR testbench.sv(847) @ 874200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 874400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4739 Expected Instruction=4739 
# 
# UVM_ERROR testbench.sv(847) @ 874400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 874600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=51bc Expected Instruction=51bc 
# 
# UVM_ERROR testbench.sv(847) @ 874600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 874800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=afe9 Expected Instruction=afe9 
# 
# UVM_ERROR testbench.sv(847) @ 874800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 875000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a535 Expected Instruction=a535 
# 
# UVM_ERROR testbench.sv(847) @ 875000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 875200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9fbe Expected Instruction=9fbe 
# 
# UVM_ERROR testbench.sv(847) @ 875200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 875400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d619 Expected Instruction=d619 
# 
# UVM_INFO testbench.sv(605) @ 875400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 875400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=54809 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 875600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4cf8 Expected Instruction=4cf8 
# 
# UVM_ERROR testbench.sv(847) @ 875600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 875800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1454 Expected Instruction=1454 
# 
# UVM_ERROR testbench.sv(847) @ 875800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 876000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=01a8 Expected Instruction=01a8 
# 
# UVM_ERROR testbench.sv(847) @ 876000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 876200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4cec Expected Instruction=4cec 
# 
# UVM_ERROR testbench.sv(847) @ 876200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 876400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d272 Expected Instruction=d272 
# 
# UVM_ERROR testbench.sv(847) @ 876400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 876600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e7a Expected Instruction=1e7a 
# 
# UVM_ERROR testbench.sv(847) @ 876600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 876800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c43 Expected Instruction=7c43 
# 
# UVM_ERROR testbench.sv(847) @ 876800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 877000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1772 Expected Instruction=1772 
# 
# UVM_ERROR testbench.sv(847) @ 877000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 877200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3df9 Expected Instruction=3df9 
# 
# UVM_ERROR testbench.sv(847) @ 877200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 877400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1720 Expected Instruction=1720 
# 
# UVM_ERROR testbench.sv(847) @ 877400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 877600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4bae Expected Instruction=4bae 
# 
# UVM_ERROR testbench.sv(847) @ 877600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 877800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a0a5 Expected Instruction=a0a5 
# 
# UVM_ERROR testbench.sv(847) @ 877800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 878000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d24 Expected Instruction=5d24 
# 
# UVM_ERROR testbench.sv(847) @ 878000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 878200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2559 Expected Instruction=2559 
# 
# UVM_ERROR testbench.sv(847) @ 878200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 878400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d2f8 Expected Instruction=d2f8 
# 
# UVM_ERROR testbench.sv(847) @ 878400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 878600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=adad Expected Instruction=adad 
# 
# UVM_ERROR testbench.sv(847) @ 878600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 878800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa9b Expected Instruction=aa9b 
# 
# UVM_ERROR testbench.sv(847) @ 878800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 879000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=efc0 Expected Instruction=efc0 
# 
# UVM_ERROR testbench.sv(847) @ 879000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 879200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=78f2 Expected Instruction=78f2 
# 
# UVM_ERROR testbench.sv(847) @ 879200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 879400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e655 Expected Instruction=e655 
# 
# UVM_ERROR testbench.sv(847) @ 879400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 879600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0643 Expected Instruction=0643 
# 
# UVM_ERROR testbench.sv(847) @ 879600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 879800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=71ac Expected Instruction=71ac 
# 
# UVM_ERROR testbench.sv(847) @ 879800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 880000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=55b0 Expected Instruction=55b0 
# 
# UVM_ERROR testbench.sv(847) @ 880000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 880200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8643 Expected Instruction=8643 
# 
# UVM_ERROR testbench.sv(847) @ 880200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 880400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=38ae Expected Instruction=38ae 
# 
# UVM_ERROR testbench.sv(847) @ 880400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 880600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4f9c Expected Instruction=4f9c 
# 
# UVM_ERROR testbench.sv(847) @ 880600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 880800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=510b Expected Instruction=510b 
# 
# UVM_ERROR testbench.sv(847) @ 880800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 881000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=56d0 Expected Instruction=56d0 
# 
# UVM_ERROR testbench.sv(847) @ 881000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 881200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cabe Expected Instruction=cabe 
# 
# UVM_ERROR testbench.sv(847) @ 881200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 881400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9703 Expected Instruction=9703 
# 
# UVM_ERROR testbench.sv(847) @ 881400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 881600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=33b6 Expected Instruction=33b6 
# 
# UVM_ERROR testbench.sv(847) @ 881600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 881800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ed9 Expected Instruction=0ed9 
# 
# UVM_ERROR testbench.sv(847) @ 881800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 882000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=40b5 Expected Instruction=40b5 
# 
# UVM_ERROR testbench.sv(847) @ 882000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 882200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3580 Expected Instruction=3580 
# 
# UVM_ERROR testbench.sv(847) @ 882200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 882400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2837 Expected Instruction=2837 
# 
# UVM_INFO testbench.sv(605) @ 882400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(666) @ 882400000: uvm_test_top.env.sb [DECREMENT_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 882600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d4a5 Expected Instruction=d4a5 
# 
# UVM_ERROR testbench.sv(847) @ 882600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 882800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e8fe Expected Instruction=e8fe 
# 
# UVM_ERROR testbench.sv(847) @ 882800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 883000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=395b Expected Instruction=395b 
# 
# UVM_ERROR testbench.sv(847) @ 883000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 883200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1079 Expected Instruction=1079 
# 
# UVM_ERROR testbench.sv(847) @ 883200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 883400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a603 Expected Instruction=a603 
# 
# UVM_INFO testbench.sv(605) @ 883400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 883400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 883600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eaf6 Expected Instruction=eaf6 
# 
# UVM_ERROR testbench.sv(847) @ 883600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 883800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7f9e Expected Instruction=7f9e 
# 
# UVM_ERROR testbench.sv(847) @ 883800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 884000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aac8 Expected Instruction=aac8 
# 
# UVM_ERROR testbench.sv(847) @ 884000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 884200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=33a9 Expected Instruction=33a9 
# 
# UVM_ERROR testbench.sv(847) @ 884200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 884400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=38f7 Expected Instruction=38f7 
# 
# UVM_ERROR testbench.sv(847) @ 884400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 884600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7f82 Expected Instruction=7f82 
# 
# UVM_ERROR testbench.sv(847) @ 884600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 884800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d7a4 Expected Instruction=d7a4 
# 
# UVM_ERROR testbench.sv(847) @ 884800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 885000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ba7 Expected Instruction=4ba7 
# 
# UVM_ERROR testbench.sv(847) @ 885000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 885200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c5c4 Expected Instruction=c5c4 
# 
# UVM_ERROR testbench.sv(847) @ 885200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 885400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af49 Expected Instruction=af49 
# 
# UVM_ERROR testbench.sv(847) @ 885400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 885600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e68 Expected Instruction=1e68 
# 
# UVM_ERROR testbench.sv(847) @ 885600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 885800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=09c8 Expected Instruction=09c8 
# 
# UVM_ERROR testbench.sv(847) @ 885800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 886000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0a7f Expected Instruction=0a7f 
# 
# UVM_ERROR testbench.sv(847) @ 886000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 886200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=186f Expected Instruction=186f 
# 
# UVM_ERROR testbench.sv(847) @ 886200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 886400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba5f Expected Instruction=ba5f 
# 
# UVM_ERROR testbench.sv(847) @ 886400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 886600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=608d Expected Instruction=608d 
# 
# UVM_ERROR testbench.sv(847) @ 886600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 886800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0cf6 Expected Instruction=0cf6 
# 
# UVM_ERROR testbench.sv(847) @ 886800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 887000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=279b Expected Instruction=279b 
# 
# UVM_ERROR testbench.sv(847) @ 887000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 887200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b857 Expected Instruction=b857 
# 
# UVM_ERROR testbench.sv(847) @ 887200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 887400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4210 Expected Instruction=4210 
# 
# UVM_INFO testbench.sv(605) @ 887400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 887400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 887600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=88bb Expected Instruction=88bb 
# 
# UVM_ERROR testbench.sv(847) @ 887600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 887800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e019 Expected Instruction=e019 
# 
# UVM_INFO testbench.sv(605) @ 887800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 887800000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=57369 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 888000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7601 Expected Instruction=7601 
# 
# UVM_INFO testbench.sv(605) @ 888000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 888000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 888200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=72b8 Expected Instruction=72b8 
# 
# UVM_ERROR testbench.sv(847) @ 888200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 888400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c15d Expected Instruction=c15d 
# 
# UVM_ERROR testbench.sv(847) @ 888400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 888600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c84 Expected Instruction=4c84 
# 
# UVM_ERROR testbench.sv(847) @ 888600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 888800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d2c7 Expected Instruction=d2c7 
# 
# UVM_ERROR testbench.sv(847) @ 888800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 889000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c022 Expected Instruction=c022 
# 
# UVM_INFO testbench.sv(605) @ 889000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(752) @ 889000000: uvm_test_top.env.sb [SHIFT_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 889200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7be0 Expected Instruction=7be0 
# 
# UVM_ERROR testbench.sv(847) @ 889200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 889400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d55 Expected Instruction=1d55 
# 
# UVM_ERROR testbench.sv(847) @ 889400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 889600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5151 Expected Instruction=5151 
# 
# UVM_ERROR testbench.sv(847) @ 889600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 889800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c82e Expected Instruction=c82e 
# 
# UVM_INFO testbench.sv(605) @ 889800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(752) @ 889800000: uvm_test_top.env.sb [SHIFT_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 890000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1dd7 Expected Instruction=1dd7 
# 
# UVM_ERROR testbench.sv(847) @ 890000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 890200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7f6f Expected Instruction=7f6f 
# 
# UVM_ERROR testbench.sv(847) @ 890200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 890400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=41c2 Expected Instruction=41c2 
# 
# UVM_ERROR testbench.sv(847) @ 890400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 890600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=56c8 Expected Instruction=56c8 
# 
# UVM_ERROR testbench.sv(847) @ 890600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 890800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0605 Expected Instruction=0605 
# 
# UVM_INFO testbench.sv(605) @ 890800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 890800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 891000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=55a1 Expected Instruction=55a1 
# 
# UVM_ERROR testbench.sv(847) @ 891000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 891200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d29f Expected Instruction=d29f 
# 
# UVM_ERROR testbench.sv(847) @ 891200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 891400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2f7e Expected Instruction=2f7e 
# 
# UVM_ERROR testbench.sv(847) @ 891400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 891600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e93 Expected Instruction=5e93 
# 
# UVM_ERROR testbench.sv(847) @ 891600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 891800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c0c Expected Instruction=7c0c 
# 
# UVM_INFO testbench.sv(605) @ 891800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 891800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 892000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cef2 Expected Instruction=cef2 
# 
# UVM_ERROR testbench.sv(847) @ 892000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 892200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d0a5 Expected Instruction=d0a5 
# 
# UVM_ERROR testbench.sv(847) @ 892200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 892400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6de5 Expected Instruction=6de5 
# 
# UVM_ERROR testbench.sv(847) @ 892400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 892600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9eac Expected Instruction=9eac 
# 
# UVM_ERROR testbench.sv(847) @ 892600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 892800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2c47 Expected Instruction=2c47 
# 
# UVM_ERROR testbench.sv(847) @ 892800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 893000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d89a Expected Instruction=d89a 
# 
# UVM_ERROR testbench.sv(847) @ 893000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 893200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2596 Expected Instruction=2596 
# 
# UVM_ERROR testbench.sv(847) @ 893200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 893400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e1a4 Expected Instruction=e1a4 
# 
# UVM_ERROR testbench.sv(847) @ 893400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 893600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0a86 Expected Instruction=0a86 
# 
# UVM_ERROR testbench.sv(847) @ 893600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 893800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e09d Expected Instruction=e09d 
# 
# UVM_ERROR testbench.sv(847) @ 893800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 894000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=93e7 Expected Instruction=93e7 
# 
# UVM_ERROR testbench.sv(847) @ 894000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 894200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=61c7 Expected Instruction=61c7 
# 
# UVM_ERROR testbench.sv(847) @ 894200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 894400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c768 Expected Instruction=c768 
# 
# UVM_ERROR testbench.sv(847) @ 894400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 894600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af1b Expected Instruction=af1b 
# 
# UVM_ERROR testbench.sv(847) @ 894600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 894800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9507 Expected Instruction=9507 
# 
# UVM_ERROR testbench.sv(847) @ 894800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 895000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=45f9 Expected Instruction=45f9 
# 
# UVM_ERROR testbench.sv(847) @ 895000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 895200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b16 Expected Instruction=6b16 
# 
# UVM_ERROR testbench.sv(847) @ 895200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 895400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=022e Expected Instruction=022e 
# 
# UVM_INFO testbench.sv(605) @ 895400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 895400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 895600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b62c Expected Instruction=b62c 
# 
# UVM_INFO testbench.sv(605) @ 895600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 895600000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=4
# 
# UVM_INFO testbench.sv(602) @ 895800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9efe Expected Instruction=9efe 
# 
# UVM_ERROR testbench.sv(847) @ 895800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 896000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d92 Expected Instruction=3d92 
# 
# UVM_ERROR testbench.sv(847) @ 896000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 896200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6bb1 Expected Instruction=6bb1 
# 
# UVM_ERROR testbench.sv(847) @ 896200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 896400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2933 Expected Instruction=2933 
# 
# UVM_ERROR testbench.sv(847) @ 896400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 896600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a7fd Expected Instruction=a7fd 
# 
# UVM_ERROR testbench.sv(847) @ 896600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 896800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=00e6 Expected Instruction=00e6 
# 
# UVM_ERROR testbench.sv(847) @ 896800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 897000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a740 Expected Instruction=a740 
# 
# UVM_ERROR testbench.sv(847) @ 897000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 897200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4600 Expected Instruction=4600 
# 
# UVM_INFO testbench.sv(605) @ 897200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 897200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 897400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e840 Expected Instruction=e840 
# 
# UVM_ERROR testbench.sv(847) @ 897400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 897600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=314b Expected Instruction=314b 
# 
# UVM_ERROR testbench.sv(847) @ 897600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 897800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9caf Expected Instruction=9caf 
# 
# UVM_ERROR testbench.sv(847) @ 897800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 898000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b6a Expected Instruction=1b6a 
# 
# UVM_ERROR testbench.sv(847) @ 898000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 898200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2333 Expected Instruction=2333 
# 
# UVM_ERROR testbench.sv(847) @ 898200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 898400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5c2a Expected Instruction=5c2a 
# 
# UVM_INFO testbench.sv(605) @ 898400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 898400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 898600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1696 Expected Instruction=1696 
# 
# UVM_ERROR testbench.sv(847) @ 898600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 898800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9682 Expected Instruction=9682 
# 
# UVM_ERROR testbench.sv(847) @ 898800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 899000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bee2 Expected Instruction=bee2 
# 
# UVM_ERROR testbench.sv(847) @ 899000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 899200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6ae1 Expected Instruction=6ae1 
# 
# UVM_ERROR testbench.sv(847) @ 899200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 899400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=599d Expected Instruction=599d 
# 
# UVM_ERROR testbench.sv(847) @ 899400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 899600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=66c8 Expected Instruction=66c8 
# 
# UVM_ERROR testbench.sv(847) @ 899600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 899800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d6e Expected Instruction=1d6e 
# 
# UVM_ERROR testbench.sv(847) @ 899800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 900000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9866 Expected Instruction=9866 
# 
# UVM_ERROR testbench.sv(847) @ 900000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 900200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c6c0 Expected Instruction=c6c0 
# 
# UVM_ERROR testbench.sv(847) @ 900200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 900400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b48 Expected Instruction=9b48 
# 
# UVM_ERROR testbench.sv(847) @ 900400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 900600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=23e5 Expected Instruction=23e5 
# 
# UVM_ERROR testbench.sv(847) @ 900600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 900800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=58c2 Expected Instruction=58c2 
# 
# UVM_ERROR testbench.sv(847) @ 900800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 901000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c4a Expected Instruction=9c4a 
# 
# UVM_ERROR testbench.sv(847) @ 901000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 901200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e0d Expected Instruction=9e0d 
# 
# UVM_INFO testbench.sv(605) @ 901200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 901200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 901400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6cc9 Expected Instruction=6cc9 
# 
# UVM_ERROR testbench.sv(847) @ 901400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 901600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ed74 Expected Instruction=ed74 
# 
# UVM_ERROR testbench.sv(847) @ 901600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 901800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e79 Expected Instruction=1e79 
# 
# UVM_ERROR testbench.sv(847) @ 901800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 902000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9a76 Expected Instruction=9a76 
# 
# UVM_ERROR testbench.sv(847) @ 902000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 902200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c54b Expected Instruction=c54b 
# 
# UVM_ERROR testbench.sv(847) @ 902200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 902400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a7c Expected Instruction=3a7c 
# 
# UVM_ERROR testbench.sv(847) @ 902400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 902600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=573d Expected Instruction=573d 
# 
# UVM_ERROR testbench.sv(847) @ 902600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 902800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e5e Expected Instruction=6e5e 
# 
# UVM_ERROR testbench.sv(847) @ 902800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 903000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c77e Expected Instruction=c77e 
# 
# UVM_ERROR testbench.sv(847) @ 903000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 903200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8826 Expected Instruction=8826 
# 
# UVM_INFO testbench.sv(605) @ 903200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 903200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=0 
# 
# UVM_INFO testbench.sv(602) @ 903400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=45b2 Expected Instruction=45b2 
# 
# UVM_ERROR testbench.sv(847) @ 903400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 903600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=708a Expected Instruction=708a 
# 
# UVM_ERROR testbench.sv(847) @ 903600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 903800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=71f1 Expected Instruction=71f1 
# 
# UVM_ERROR testbench.sv(847) @ 903800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 904000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b6b Expected Instruction=1b6b 
# 
# UVM_ERROR testbench.sv(847) @ 904000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 904200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d0c Expected Instruction=7d0c 
# 
# UVM_ERROR testbench.sv(847) @ 904200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 904400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ad4 Expected Instruction=0ad4 
# 
# UVM_ERROR testbench.sv(847) @ 904400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 904600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4306 Expected Instruction=4306 
# 
# UVM_ERROR testbench.sv(847) @ 904600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 904800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a29c Expected Instruction=a29c 
# 
# UVM_ERROR testbench.sv(847) @ 904800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 905000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7552 Expected Instruction=7552 
# 
# UVM_ERROR testbench.sv(847) @ 905000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 905200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c71b Expected Instruction=c71b 
# 
# UVM_ERROR testbench.sv(847) @ 905200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 905400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=afc7 Expected Instruction=afc7 
# 
# UVM_ERROR testbench.sv(847) @ 905400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 905600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d8c Expected Instruction=2d8c 
# 
# UVM_ERROR testbench.sv(847) @ 905600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 905800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e52 Expected Instruction=6e52 
# 
# UVM_ERROR testbench.sv(847) @ 905800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 906000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=850e Expected Instruction=850e 
# 
# UVM_ERROR testbench.sv(847) @ 906000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 906200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2387 Expected Instruction=2387 
# 
# UVM_ERROR testbench.sv(847) @ 906200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 906400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af68 Expected Instruction=af68 
# 
# UVM_ERROR testbench.sv(847) @ 906400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 906600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2379 Expected Instruction=2379 
# 
# UVM_ERROR testbench.sv(847) @ 906600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 906800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d18f Expected Instruction=d18f 
# 
# UVM_ERROR testbench.sv(847) @ 906800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 907000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=51ba Expected Instruction=51ba 
# 
# UVM_ERROR testbench.sv(847) @ 907000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 907200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=814f Expected Instruction=814f 
# 
# UVM_ERROR testbench.sv(847) @ 907200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 907400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6dc6 Expected Instruction=6dc6 
# 
# UVM_ERROR testbench.sv(847) @ 907400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 907600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8179 Expected Instruction=8179 
# 
# UVM_ERROR testbench.sv(847) @ 907600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 907800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=93b3 Expected Instruction=93b3 
# 
# UVM_ERROR testbench.sv(847) @ 907800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 908000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ae1 Expected Instruction=3ae1 
# 
# UVM_ERROR testbench.sv(847) @ 908000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 908200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7aa8 Expected Instruction=7aa8 
# 
# UVM_ERROR testbench.sv(847) @ 908200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 908400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b3f7 Expected Instruction=b3f7 
# 
# UVM_ERROR testbench.sv(847) @ 908400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 908600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=be83 Expected Instruction=be83 
# 
# UVM_ERROR testbench.sv(847) @ 908600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 908800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9f25 Expected Instruction=9f25 
# 
# UVM_ERROR testbench.sv(847) @ 908800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 909000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=38c4 Expected Instruction=38c4 
# 
# UVM_ERROR testbench.sv(847) @ 909000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 909200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=56ce Expected Instruction=56ce 
# 
# UVM_ERROR testbench.sv(847) @ 909200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 909400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a160 Expected Instruction=a160 
# 
# UVM_ERROR testbench.sv(847) @ 909400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 909600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4cfa Expected Instruction=4cfa 
# 
# UVM_ERROR testbench.sv(847) @ 909600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 909800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a6d8 Expected Instruction=a6d8 
# 
# UVM_ERROR testbench.sv(847) @ 909800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 910000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5fc9 Expected Instruction=5fc9 
# 
# UVM_ERROR testbench.sv(847) @ 910000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 910200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6061 Expected Instruction=6061 
# 
# UVM_ERROR testbench.sv(847) @ 910200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 910400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3757 Expected Instruction=3757 
# 
# UVM_ERROR testbench.sv(847) @ 910400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 910600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c702 Expected Instruction=c702 
# 
# UVM_ERROR testbench.sv(847) @ 910600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 910800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b44a Expected Instruction=b44a 
# 
# UVM_ERROR testbench.sv(847) @ 910800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 911000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=05cc Expected Instruction=05cc 
# 
# UVM_ERROR testbench.sv(847) @ 911000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 911200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c576 Expected Instruction=c576 
# 
# UVM_ERROR testbench.sv(847) @ 911200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 911400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d9ed Expected Instruction=d9ed 
# 
# UVM_ERROR testbench.sv(847) @ 911400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 911600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb97 Expected Instruction=eb97 
# 
# UVM_ERROR testbench.sv(847) @ 911600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 911800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c1df Expected Instruction=c1df 
# 
# UVM_ERROR testbench.sv(847) @ 911800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 912000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6732 Expected Instruction=6732 
# 
# UVM_ERROR testbench.sv(847) @ 912000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 912200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7480 Expected Instruction=7480 
# 
# UVM_ERROR testbench.sv(847) @ 912200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 912400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=22d7 Expected Instruction=22d7 
# 
# UVM_ERROR testbench.sv(847) @ 912400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 912600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=11f3 Expected Instruction=11f3 
# 
# UVM_ERROR testbench.sv(847) @ 912600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 912800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=61ae Expected Instruction=61ae 
# 
# UVM_ERROR testbench.sv(847) @ 912800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 913000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c78d Expected Instruction=c78d 
# 
# UVM_ERROR testbench.sv(847) @ 913000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 913200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c608 Expected Instruction=c608 
# 
# UVM_INFO testbench.sv(605) @ 913200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 913200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 913400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9da5 Expected Instruction=9da5 
# 
# UVM_ERROR testbench.sv(847) @ 913400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 913600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9121 Expected Instruction=9121 
# 
# UVM_ERROR testbench.sv(847) @ 913600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 913800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=869c Expected Instruction=869c 
# 
# UVM_ERROR testbench.sv(847) @ 913800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 914000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2a98 Expected Instruction=2a98 
# 
# UVM_ERROR testbench.sv(847) @ 914000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 914200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4206 Expected Instruction=4206 
# 
# UVM_INFO testbench.sv(605) @ 914200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 914200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 914400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3805 Expected Instruction=3805 
# 
# UVM_INFO testbench.sv(605) @ 914400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 914400000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 914600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d337 Expected Instruction=d337 
# 
# UVM_ERROR testbench.sv(847) @ 914600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 914800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ff1 Expected Instruction=9ff1 
# 
# UVM_ERROR testbench.sv(847) @ 914800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 915000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec91 Expected Instruction=ec91 
# 
# UVM_ERROR testbench.sv(847) @ 915000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 915200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bec6 Expected Instruction=bec6 
# 
# UVM_ERROR testbench.sv(847) @ 915200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 915400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce1c Expected Instruction=ce1c 
# 
# UVM_INFO testbench.sv(605) @ 915400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 915400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 915600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=77eb Expected Instruction=77eb 
# 
# UVM_ERROR testbench.sv(847) @ 915600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 915800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3981 Expected Instruction=3981 
# 
# UVM_ERROR testbench.sv(847) @ 915800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 916000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b7da Expected Instruction=b7da 
# 
# UVM_ERROR testbench.sv(847) @ 916000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 916200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5476 Expected Instruction=5476 
# 
# UVM_ERROR testbench.sv(847) @ 916200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 916400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=749d Expected Instruction=749d 
# 
# UVM_ERROR testbench.sv(847) @ 916400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 916600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8973 Expected Instruction=8973 
# 
# UVM_ERROR testbench.sv(847) @ 916600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 916800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de76 Expected Instruction=de76 
# 
# UVM_ERROR testbench.sv(847) @ 916800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 917000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b264 Expected Instruction=b264 
# 
# UVM_ERROR testbench.sv(847) @ 917000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 917200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d798 Expected Instruction=d798 
# 
# UVM_ERROR testbench.sv(847) @ 917200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 917400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e5c2 Expected Instruction=e5c2 
# 
# UVM_ERROR testbench.sv(847) @ 917400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 917600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d729 Expected Instruction=d729 
# 
# UVM_ERROR testbench.sv(847) @ 917600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 917800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e949 Expected Instruction=e949 
# 
# UVM_ERROR testbench.sv(847) @ 917800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 918000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6004 Expected Instruction=6004 
# 
# UVM_INFO testbench.sv(605) @ 918000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(716) @ 918000000: uvm_test_top.env.sb [EXOR/EXNOR_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 918200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d38 Expected Instruction=4d38 
# 
# UVM_ERROR testbench.sv(847) @ 918200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 918400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7f73 Expected Instruction=7f73 
# 
# UVM_ERROR testbench.sv(847) @ 918400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 918600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3bfe Expected Instruction=3bfe 
# 
# UVM_ERROR testbench.sv(847) @ 918600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 918800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ba3 Expected Instruction=1ba3 
# 
# UVM_ERROR testbench.sv(847) @ 918800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 919000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b3e2 Expected Instruction=b3e2 
# 
# UVM_ERROR testbench.sv(847) @ 919000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 919200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=10d9 Expected Instruction=10d9 
# 
# UVM_ERROR testbench.sv(847) @ 919200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 919400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=57fa Expected Instruction=57fa 
# 
# UVM_ERROR testbench.sv(847) @ 919400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 919600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c02 Expected Instruction=8c02 
# 
# UVM_INFO testbench.sv(605) @ 919600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 919600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 919800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb8e Expected Instruction=cb8e 
# 
# UVM_ERROR testbench.sv(847) @ 919800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 920000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=538a Expected Instruction=538a 
# 
# UVM_ERROR testbench.sv(847) @ 920000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 920200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=20f4 Expected Instruction=20f4 
# 
# UVM_ERROR testbench.sv(847) @ 920200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 920400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d702 Expected Instruction=d702 
# 
# UVM_ERROR testbench.sv(847) @ 920400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 920600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9d6d Expected Instruction=9d6d 
# 
# UVM_ERROR testbench.sv(847) @ 920600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 920800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7b6d Expected Instruction=7b6d 
# 
# UVM_ERROR testbench.sv(847) @ 920800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 921000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1401 Expected Instruction=1401 
# 
# UVM_INFO testbench.sv(605) @ 921000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 921000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 921200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4388 Expected Instruction=4388 
# 
# UVM_ERROR testbench.sv(847) @ 921200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 921400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ea6 Expected Instruction=9ea6 
# 
# UVM_ERROR testbench.sv(847) @ 921400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 921600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d89b Expected Instruction=d89b 
# 
# UVM_ERROR testbench.sv(847) @ 921600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 921800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=421b Expected Instruction=421b 
# 
# UVM_INFO testbench.sv(605) @ 921800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 921800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 922000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eae3 Expected Instruction=eae3 
# 
# UVM_ERROR testbench.sv(847) @ 922000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 922200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a3f Expected Instruction=1a3f 
# 
# UVM_INFO testbench.sv(605) @ 922200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 922200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 922400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5029 Expected Instruction=5029 
# 
# UVM_INFO testbench.sv(605) @ 922400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(698) @ 922400000: uvm_test_top.env.sb [OR/NOR_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 922600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=18a2 Expected Instruction=18a2 
# 
# UVM_ERROR testbench.sv(847) @ 922600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 922800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=11ad Expected Instruction=11ad 
# 
# UVM_ERROR testbench.sv(847) @ 922800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 923000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae98 Expected Instruction=ae98 
# 
# UVM_ERROR testbench.sv(847) @ 923000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 923200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=636f Expected Instruction=636f 
# 
# UVM_ERROR testbench.sv(847) @ 923200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 923400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b39 Expected Instruction=6b39 
# 
# UVM_ERROR testbench.sv(847) @ 923400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 923600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=586b Expected Instruction=586b 
# 
# UVM_ERROR testbench.sv(847) @ 923600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 923800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=058b Expected Instruction=058b 
# 
# UVM_ERROR testbench.sv(847) @ 923800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 924000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a48 Expected Instruction=3a48 
# 
# UVM_ERROR testbench.sv(847) @ 924000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 924200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=42bc Expected Instruction=42bc 
# 
# UVM_ERROR testbench.sv(847) @ 924200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 924400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d44e Expected Instruction=d44e 
# 
# UVM_ERROR testbench.sv(847) @ 924400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 924600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d696 Expected Instruction=d696 
# 
# UVM_ERROR testbench.sv(847) @ 924600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 924800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=69e4 Expected Instruction=69e4 
# 
# UVM_ERROR testbench.sv(847) @ 924800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 925000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cf3c Expected Instruction=cf3c 
# 
# UVM_ERROR testbench.sv(847) @ 925000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 925200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6bbc Expected Instruction=6bbc 
# 
# UVM_ERROR testbench.sv(847) @ 925200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 925400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f49 Expected Instruction=8f49 
# 
# UVM_ERROR testbench.sv(847) @ 925400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 925600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba2d Expected Instruction=ba2d 
# 
# UVM_INFO testbench.sv(605) @ 925600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 925600000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=5
# 
# UVM_INFO testbench.sv(602) @ 925800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=34d5 Expected Instruction=34d5 
# 
# UVM_ERROR testbench.sv(847) @ 925800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 926000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb50 Expected Instruction=cb50 
# 
# UVM_ERROR testbench.sv(847) @ 926000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 926200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4e34 Expected Instruction=4e34 
# 
# UVM_INFO testbench.sv(605) @ 926200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 926200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 926400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d5e9 Expected Instruction=d5e9 
# 
# UVM_ERROR testbench.sv(847) @ 926400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 926600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b99 Expected Instruction=2b99 
# 
# UVM_ERROR testbench.sv(847) @ 926600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 926800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6ce9 Expected Instruction=6ce9 
# 
# UVM_ERROR testbench.sv(847) @ 926800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 927000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b2d5 Expected Instruction=b2d5 
# 
# UVM_ERROR testbench.sv(847) @ 927000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 927200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c6a6 Expected Instruction=c6a6 
# 
# UVM_ERROR testbench.sv(847) @ 927200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 927400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3aea Expected Instruction=3aea 
# 
# UVM_ERROR testbench.sv(847) @ 927400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 927600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a154 Expected Instruction=a154 
# 
# UVM_ERROR testbench.sv(847) @ 927600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 927800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ad7c Expected Instruction=ad7c 
# 
# UVM_ERROR testbench.sv(847) @ 927800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 928000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=902e Expected Instruction=902e 
# 
# UVM_INFO testbench.sv(605) @ 928000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# in1=    0, in2=    0, reconfig=0 reg scr1 and 2=           5           6
# UVM_INFO testbench.sv(830) @ 928000000: uvm_test_top.env.sb [MOVE_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 928200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2a34 Expected Instruction=2a34 
# 
# UVM_INFO testbench.sv(605) @ 928200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 928200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 928400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6c9f Expected Instruction=6c9f 
# 
# UVM_ERROR testbench.sv(847) @ 928400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 928600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=00c4 Expected Instruction=00c4 
# 
# UVM_ERROR testbench.sv(847) @ 928600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 928800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dfc5 Expected Instruction=dfc5 
# 
# UVM_ERROR testbench.sv(847) @ 928800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 929000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8390 Expected Instruction=8390 
# 
# UVM_ERROR testbench.sv(847) @ 929000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 929200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=62fe Expected Instruction=62fe 
# 
# UVM_ERROR testbench.sv(847) @ 929200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 929400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=43bb Expected Instruction=43bb 
# 
# UVM_ERROR testbench.sv(847) @ 929400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 929600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7aa6 Expected Instruction=7aa6 
# 
# UVM_ERROR testbench.sv(847) @ 929600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 929800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=03a0 Expected Instruction=03a0 
# 
# UVM_ERROR testbench.sv(847) @ 929800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 930000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7150 Expected Instruction=7150 
# 
# UVM_ERROR testbench.sv(847) @ 930000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 930200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5259 Expected Instruction=5259 
# 
# UVM_ERROR testbench.sv(847) @ 930200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 930400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8364 Expected Instruction=8364 
# 
# UVM_ERROR testbench.sv(847) @ 930400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 930600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2156 Expected Instruction=2156 
# 
# UVM_ERROR testbench.sv(847) @ 930600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 930800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb55 Expected Instruction=bb55 
# 
# UVM_ERROR testbench.sv(847) @ 930800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 931000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c8a9 Expected Instruction=c8a9 
# 
# UVM_ERROR testbench.sv(847) @ 931000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 931200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7180 Expected Instruction=7180 
# 
# UVM_ERROR testbench.sv(847) @ 931200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 931400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5028 Expected Instruction=5028 
# 
# UVM_INFO testbench.sv(605) @ 931400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(698) @ 931400000: uvm_test_top.env.sb [OR/NOR_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 931600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1db2 Expected Instruction=1db2 
# 
# UVM_ERROR testbench.sv(847) @ 931600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 931800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e0e Expected Instruction=6e0e 
# 
# UVM_INFO testbench.sv(605) @ 931800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 931800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 932000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1708 Expected Instruction=1708 
# 
# UVM_ERROR testbench.sv(847) @ 932000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 932200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7af8 Expected Instruction=7af8 
# 
# UVM_ERROR testbench.sv(847) @ 932200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 932400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b0bc Expected Instruction=b0bc 
# 
# UVM_ERROR testbench.sv(847) @ 932400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 932600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=84cb Expected Instruction=84cb 
# 
# UVM_ERROR testbench.sv(847) @ 932600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 932800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2947 Expected Instruction=2947 
# 
# UVM_ERROR testbench.sv(847) @ 932800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 933000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c8f7 Expected Instruction=c8f7 
# 
# UVM_ERROR testbench.sv(847) @ 933000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 933200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b357 Expected Instruction=b357 
# 
# UVM_ERROR testbench.sv(847) @ 933200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 933400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1bff Expected Instruction=1bff 
# 
# UVM_ERROR testbench.sv(847) @ 933400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 933600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ebff Expected Instruction=ebff 
# 
# UVM_ERROR testbench.sv(847) @ 933600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 933800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9086 Expected Instruction=9086 
# 
# UVM_ERROR testbench.sv(847) @ 933800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 934000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c19 Expected Instruction=8c19 
# 
# UVM_INFO testbench.sv(605) @ 934000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 934000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 934200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=25ce Expected Instruction=25ce 
# 
# UVM_ERROR testbench.sv(847) @ 934200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 934400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6070 Expected Instruction=6070 
# 
# UVM_ERROR testbench.sv(847) @ 934400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 934600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c5f8 Expected Instruction=c5f8 
# 
# UVM_ERROR testbench.sv(847) @ 934600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 934800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4783 Expected Instruction=4783 
# 
# UVM_ERROR testbench.sv(847) @ 934800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 935000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f6a Expected Instruction=5f6a 
# 
# UVM_ERROR testbench.sv(847) @ 935000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 935200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de87 Expected Instruction=de87 
# 
# UVM_ERROR testbench.sv(847) @ 935200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 935400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9937 Expected Instruction=9937 
# 
# UVM_ERROR testbench.sv(847) @ 935400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 935600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ddc5 Expected Instruction=ddc5 
# 
# UVM_ERROR testbench.sv(847) @ 935600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 935800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=da87 Expected Instruction=da87 
# 
# UVM_ERROR testbench.sv(847) @ 935800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 936000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=03cd Expected Instruction=03cd 
# 
# UVM_ERROR testbench.sv(847) @ 936000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 936200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b8cf Expected Instruction=b8cf 
# 
# UVM_ERROR testbench.sv(847) @ 936200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 936400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0e13 Expected Instruction=0e13 
# 
# UVM_INFO testbench.sv(605) @ 936400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 936400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 936600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=92e0 Expected Instruction=92e0 
# 
# UVM_ERROR testbench.sv(847) @ 936600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 936800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c461 Expected Instruction=c461 
# 
# UVM_ERROR testbench.sv(847) @ 936800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 937000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e7d2 Expected Instruction=e7d2 
# 
# UVM_ERROR testbench.sv(847) @ 937000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 937200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e8d Expected Instruction=1e8d 
# 
# UVM_ERROR testbench.sv(847) @ 937200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 937400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=224a Expected Instruction=224a 
# 
# UVM_ERROR testbench.sv(847) @ 937400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 937600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec5d Expected Instruction=ec5d 
# 
# UVM_ERROR testbench.sv(847) @ 937600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 937800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2409 Expected Instruction=2409 
# 
# UVM_INFO testbench.sv(605) @ 937800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 937800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 938000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b67 Expected Instruction=6b67 
# 
# UVM_ERROR testbench.sv(847) @ 938000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 938200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=719d Expected Instruction=719d 
# 
# UVM_ERROR testbench.sv(847) @ 938200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 938400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b15e Expected Instruction=b15e 
# 
# UVM_ERROR testbench.sv(847) @ 938400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 938600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=98ab Expected Instruction=98ab 
# 
# UVM_ERROR testbench.sv(847) @ 938600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 938800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b93e Expected Instruction=b93e 
# 
# UVM_ERROR testbench.sv(847) @ 938800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 939000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df83 Expected Instruction=df83 
# 
# UVM_ERROR testbench.sv(847) @ 939000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 939200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a925 Expected Instruction=a925 
# 
# UVM_ERROR testbench.sv(847) @ 939200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 939400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=efd8 Expected Instruction=efd8 
# 
# UVM_ERROR testbench.sv(847) @ 939400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 939600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=09de Expected Instruction=09de 
# 
# UVM_ERROR testbench.sv(847) @ 939600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 939800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5029 Expected Instruction=5029 
# 
# UVM_INFO testbench.sv(605) @ 939800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(698) @ 939800000: uvm_test_top.env.sb [OR/NOR_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 940000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca39 Expected Instruction=ca39 
# 
# UVM_INFO testbench.sv(605) @ 940000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 940000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 940200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a2f5 Expected Instruction=a2f5 
# 
# UVM_ERROR testbench.sv(847) @ 940200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 940400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=431a Expected Instruction=431a 
# 
# UVM_ERROR testbench.sv(847) @ 940400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 940600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f58 Expected Instruction=5f58 
# 
# UVM_ERROR testbench.sv(847) @ 940600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 940800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e05a Expected Instruction=e05a 
# 
# UVM_ERROR testbench.sv(847) @ 940800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 941000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2357 Expected Instruction=2357 
# 
# UVM_ERROR testbench.sv(847) @ 941000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 941200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9a3d Expected Instruction=9a3d 
# 
# UVM_INFO testbench.sv(605) @ 941200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 941200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 941400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae75 Expected Instruction=ae75 
# 
# UVM_ERROR testbench.sv(847) @ 941400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 941600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ac0 Expected Instruction=0ac0 
# 
# UVM_ERROR testbench.sv(847) @ 941600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 941800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=56c3 Expected Instruction=56c3 
# 
# UVM_ERROR testbench.sv(847) @ 941800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 942000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=40dc Expected Instruction=40dc 
# 
# UVM_ERROR testbench.sv(847) @ 942000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 942200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=211f Expected Instruction=211f 
# 
# UVM_ERROR testbench.sv(847) @ 942200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 942400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b39 Expected Instruction=6b39 
# 
# UVM_ERROR testbench.sv(847) @ 942400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 942600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8792 Expected Instruction=8792 
# 
# UVM_ERROR testbench.sv(847) @ 942600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 942800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7429 Expected Instruction=7429 
# 
# UVM_INFO testbench.sv(605) @ 942800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 942800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 943000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9616 Expected Instruction=9616 
# 
# UVM_INFO testbench.sv(605) @ 943000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 943000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 943200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=70c6 Expected Instruction=70c6 
# 
# UVM_ERROR testbench.sv(847) @ 943200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 943400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1004 Expected Instruction=1004 
# 
# UVM_INFO testbench.sv(605) @ 943400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(640) @ 943400000: uvm_test_top.env.sb [SUBTRACTION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 943600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8677 Expected Instruction=8677 
# 
# UVM_ERROR testbench.sv(847) @ 943600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 943800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c27c Expected Instruction=c27c 
# 
# UVM_ERROR testbench.sv(847) @ 943800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 944000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a4f8 Expected Instruction=a4f8 
# 
# UVM_ERROR testbench.sv(847) @ 944000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 944200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5772 Expected Instruction=5772 
# 
# UVM_ERROR testbench.sv(847) @ 944200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 944400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d12e Expected Instruction=d12e 
# 
# UVM_ERROR testbench.sv(847) @ 944400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 944600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4f01 Expected Instruction=4f01 
# 
# UVM_ERROR testbench.sv(847) @ 944600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 944800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e2d Expected Instruction=8e2d 
# 
# UVM_INFO testbench.sv(605) @ 944800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 944800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 945000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ccc Expected Instruction=3ccc 
# 
# UVM_ERROR testbench.sv(847) @ 945000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 945200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a47 Expected Instruction=3a47 
# 
# UVM_ERROR testbench.sv(847) @ 945200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 945400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4967 Expected Instruction=4967 
# 
# UVM_ERROR testbench.sv(847) @ 945400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 945600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c1fe Expected Instruction=c1fe 
# 
# UVM_ERROR testbench.sv(847) @ 945600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 945800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=57cf Expected Instruction=57cf 
# 
# UVM_ERROR testbench.sv(847) @ 945800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 946000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e748 Expected Instruction=e748 
# 
# UVM_ERROR testbench.sv(847) @ 946000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 946200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7e77 Expected Instruction=7e77 
# 
# UVM_ERROR testbench.sv(847) @ 946200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 946400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=842f Expected Instruction=842f 
# 
# UVM_INFO testbench.sv(605) @ 946400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 946400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 946600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc22 Expected Instruction=dc22 
# 
# UVM_INFO testbench.sv(605) @ 946600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 946600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=56354 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 946800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5c25 Expected Instruction=5c25 
# 
# UVM_INFO testbench.sv(605) @ 946800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 946800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 947000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=87b4 Expected Instruction=87b4 
# 
# UVM_ERROR testbench.sv(847) @ 947000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 947200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9f33 Expected Instruction=9f33 
# 
# UVM_ERROR testbench.sv(847) @ 947200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 947400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=18a2 Expected Instruction=18a2 
# 
# UVM_ERROR testbench.sv(847) @ 947400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 947600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce36 Expected Instruction=ce36 
# 
# UVM_INFO testbench.sv(605) @ 947600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 947600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 947800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab9f Expected Instruction=ab9f 
# 
# UVM_ERROR testbench.sv(847) @ 947800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 948000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0401 Expected Instruction=0401 
# 
# UVM_INFO testbench.sv(605) @ 948000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 948000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 948200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d4f8 Expected Instruction=d4f8 
# 
# UVM_ERROR testbench.sv(847) @ 948200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 948400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d51 Expected Instruction=5d51 
# 
# UVM_ERROR testbench.sv(847) @ 948400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 948600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=747c Expected Instruction=747c 
# 
# UVM_ERROR testbench.sv(847) @ 948600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 948800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6873 Expected Instruction=6873 
# 
# UVM_ERROR testbench.sv(847) @ 948800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 949000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9484 Expected Instruction=9484 
# 
# UVM_ERROR testbench.sv(847) @ 949000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 949200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0326 Expected Instruction=0326 
# 
# UVM_ERROR testbench.sv(847) @ 949200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 949400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7732 Expected Instruction=7732 
# 
# UVM_ERROR testbench.sv(847) @ 949400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 949600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dd14 Expected Instruction=dd14 
# 
# UVM_ERROR testbench.sv(847) @ 949600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 949800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cedc Expected Instruction=cedc 
# 
# UVM_ERROR testbench.sv(847) @ 949800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 950000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b38f Expected Instruction=b38f 
# 
# UVM_ERROR testbench.sv(847) @ 950000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 950200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=154f Expected Instruction=154f 
# 
# UVM_ERROR testbench.sv(847) @ 950200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 950400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cf6b Expected Instruction=cf6b 
# 
# UVM_ERROR testbench.sv(847) @ 950400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 950600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2eda Expected Instruction=2eda 
# 
# UVM_ERROR testbench.sv(847) @ 950600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 950800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e3c7 Expected Instruction=e3c7 
# 
# UVM_ERROR testbench.sv(847) @ 950800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 951000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b785 Expected Instruction=b785 
# 
# UVM_ERROR testbench.sv(847) @ 951000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 951200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a4c Expected Instruction=7a4c 
# 
# UVM_ERROR testbench.sv(847) @ 951200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 951400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1275 Expected Instruction=1275 
# 
# UVM_ERROR testbench.sv(847) @ 951400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 951600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c373 Expected Instruction=c373 
# 
# UVM_ERROR testbench.sv(847) @ 951600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 951800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a3eb Expected Instruction=a3eb 
# 
# UVM_ERROR testbench.sv(847) @ 951800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 952000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e2fa Expected Instruction=e2fa 
# 
# UVM_ERROR testbench.sv(847) @ 952000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 952200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=37de Expected Instruction=37de 
# 
# UVM_ERROR testbench.sv(847) @ 952200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 952400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5562 Expected Instruction=5562 
# 
# UVM_ERROR testbench.sv(847) @ 952400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 952600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=38d2 Expected Instruction=38d2 
# 
# UVM_ERROR testbench.sv(847) @ 952600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 952800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4a84 Expected Instruction=4a84 
# 
# UVM_ERROR testbench.sv(847) @ 952800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 953000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=393b Expected Instruction=393b 
# 
# UVM_ERROR testbench.sv(847) @ 953000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 953200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8188 Expected Instruction=8188 
# 
# UVM_ERROR testbench.sv(847) @ 953200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 953400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb2f Expected Instruction=bb2f 
# 
# UVM_ERROR testbench.sv(847) @ 953400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 953600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ed62 Expected Instruction=ed62 
# 
# UVM_ERROR testbench.sv(847) @ 953600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 953800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca6a Expected Instruction=ca6a 
# 
# UVM_ERROR testbench.sv(847) @ 953800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 954000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=da92 Expected Instruction=da92 
# 
# UVM_ERROR testbench.sv(847) @ 954000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 954200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ac2 Expected Instruction=1ac2 
# 
# UVM_ERROR testbench.sv(847) @ 954200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 954400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d03 Expected Instruction=5d03 
# 
# UVM_ERROR testbench.sv(847) @ 954400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 954600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1be1 Expected Instruction=1be1 
# 
# UVM_ERROR testbench.sv(847) @ 954600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 954800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=77df Expected Instruction=77df 
# 
# UVM_ERROR testbench.sv(847) @ 954800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 955000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5239 Expected Instruction=5239 
# 
# UVM_INFO testbench.sv(605) @ 955000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 955000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 955200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=22de Expected Instruction=22de 
# 
# UVM_ERROR testbench.sv(847) @ 955200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 955400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=297a Expected Instruction=297a 
# 
# UVM_ERROR testbench.sv(847) @ 955400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 955600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=98db Expected Instruction=98db 
# 
# UVM_ERROR testbench.sv(847) @ 955600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 955800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4543 Expected Instruction=4543 
# 
# UVM_ERROR testbench.sv(847) @ 955800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 956000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=12e7 Expected Instruction=12e7 
# 
# UVM_ERROR testbench.sv(847) @ 956000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 956200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e046 Expected Instruction=e046 
# 
# UVM_ERROR testbench.sv(847) @ 956200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 956400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a53e Expected Instruction=a53e 
# 
# UVM_ERROR testbench.sv(847) @ 956400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 956600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=94bf Expected Instruction=94bf 
# 
# UVM_ERROR testbench.sv(847) @ 956600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 956800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=77a7 Expected Instruction=77a7 
# 
# UVM_ERROR testbench.sv(847) @ 956800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 957000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a14 Expected Instruction=3a14 
# 
# UVM_INFO testbench.sv(605) @ 957000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 957000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 957200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d25 Expected Instruction=3d25 
# 
# UVM_ERROR testbench.sv(847) @ 957200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 957400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e542 Expected Instruction=e542 
# 
# UVM_ERROR testbench.sv(847) @ 957400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 957600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c00 Expected Instruction=3c00 
# 
# UVM_INFO testbench.sv(605) @ 957600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 957600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 957800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5b70 Expected Instruction=5b70 
# 
# UVM_ERROR testbench.sv(847) @ 957800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 958000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c9d4 Expected Instruction=c9d4 
# 
# UVM_ERROR testbench.sv(847) @ 958000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 958200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5fd8 Expected Instruction=5fd8 
# 
# UVM_ERROR testbench.sv(847) @ 958200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 958400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=148a Expected Instruction=148a 
# 
# UVM_ERROR testbench.sv(847) @ 958400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 958600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4e18 Expected Instruction=4e18 
# 
# UVM_INFO testbench.sv(605) @ 958600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 958600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 958800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c25f Expected Instruction=c25f 
# 
# UVM_ERROR testbench.sv(847) @ 958800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 959000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6aa9 Expected Instruction=6aa9 
# 
# UVM_ERROR testbench.sv(847) @ 959000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 959200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=69ac Expected Instruction=69ac 
# 
# UVM_ERROR testbench.sv(847) @ 959200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 959400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4e3d Expected Instruction=4e3d 
# 
# UVM_INFO testbench.sv(605) @ 959400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 959400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 959600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa6b Expected Instruction=aa6b 
# 
# UVM_ERROR testbench.sv(847) @ 959600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 959800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cdba Expected Instruction=cdba 
# 
# UVM_ERROR testbench.sv(847) @ 959800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 960000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=40fb Expected Instruction=40fb 
# 
# UVM_ERROR testbench.sv(847) @ 960000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 960200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c72 Expected Instruction=3c72 
# 
# UVM_ERROR testbench.sv(847) @ 960200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 960400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3119 Expected Instruction=3119 
# 
# UVM_ERROR testbench.sv(847) @ 960400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 960600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a92 Expected Instruction=1a92 
# 
# UVM_ERROR testbench.sv(847) @ 960600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 960800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ac15 Expected Instruction=ac15 
# 
# UVM_INFO testbench.sv(605) @ 960800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 960800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 961000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b1d4 Expected Instruction=b1d4 
# 
# UVM_ERROR testbench.sv(847) @ 961000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 961200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a00f Expected Instruction=a00f 
# 
# UVM_INFO testbench.sv(605) @ 961200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(784) @ 961200000: uvm_test_top.env.sb [LOAD_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 961400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7e97 Expected Instruction=7e97 
# 
# UVM_ERROR testbench.sv(847) @ 961400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 961600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a07 Expected Instruction=6a07 
# 
# UVM_INFO testbench.sv(605) @ 961600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 961600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 961800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=60d0 Expected Instruction=60d0 
# 
# UVM_ERROR testbench.sv(847) @ 961800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 962000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=31dc Expected Instruction=31dc 
# 
# UVM_ERROR testbench.sv(847) @ 962000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 962200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=77bc Expected Instruction=77bc 
# 
# UVM_ERROR testbench.sv(847) @ 962200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 962400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b1c Expected Instruction=8b1c 
# 
# UVM_ERROR testbench.sv(847) @ 962400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 962600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c68e Expected Instruction=c68e 
# 
# UVM_ERROR testbench.sv(847) @ 962600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 962800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c89 Expected Instruction=3c89 
# 
# UVM_ERROR testbench.sv(847) @ 962800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 963000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b948 Expected Instruction=b948 
# 
# UVM_ERROR testbench.sv(847) @ 963000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 963200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de64 Expected Instruction=de64 
# 
# UVM_ERROR testbench.sv(847) @ 963200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 963400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=714d Expected Instruction=714d 
# 
# UVM_ERROR testbench.sv(847) @ 963400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 963600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9986 Expected Instruction=9986 
# 
# UVM_ERROR testbench.sv(847) @ 963600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 963800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a6f Expected Instruction=7a6f 
# 
# UVM_ERROR testbench.sv(847) @ 963800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 964000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c22 Expected Instruction=1c22 
# 
# UVM_INFO testbench.sv(605) @ 964000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 964000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 964200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=47c4 Expected Instruction=47c4 
# 
# UVM_ERROR testbench.sv(847) @ 964200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 964400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b3e5 Expected Instruction=b3e5 
# 
# UVM_ERROR testbench.sv(847) @ 964400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 964600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2406 Expected Instruction=2406 
# 
# UVM_INFO testbench.sv(605) @ 964600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 964600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 964800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=725c Expected Instruction=725c 
# 
# UVM_ERROR testbench.sv(847) @ 964800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 965000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0313 Expected Instruction=0313 
# 
# UVM_ERROR testbench.sv(847) @ 965000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 965200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=14a8 Expected Instruction=14a8 
# 
# UVM_ERROR testbench.sv(847) @ 965200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 965400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=645b Expected Instruction=645b 
# 
# UVM_ERROR testbench.sv(847) @ 965400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 965600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=590e Expected Instruction=590e 
# 
# UVM_ERROR testbench.sv(847) @ 965600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 965800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0003 Expected Instruction=0003 
# 
# UVM_INFO testbench.sv(605) @ 965800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(629) @ 965800000: uvm_test_top.env.sb [ADDITION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 966000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5ad2 Expected Instruction=5ad2 
# 
# UVM_ERROR testbench.sv(847) @ 966000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 966200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3846 Expected Instruction=3846 
# 
# UVM_ERROR testbench.sv(847) @ 966200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 966400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b27c Expected Instruction=b27c 
# 
# UVM_ERROR testbench.sv(847) @ 966400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 966600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a617 Expected Instruction=a617 
# 
# UVM_INFO testbench.sv(605) @ 966600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 966600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 966800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa2b Expected Instruction=aa2b 
# 
# UVM_INFO testbench.sv(605) @ 966800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 966800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 967000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0fcf Expected Instruction=0fcf 
# 
# UVM_ERROR testbench.sv(847) @ 967000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 967200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8fb3 Expected Instruction=8fb3 
# 
# UVM_ERROR testbench.sv(847) @ 967200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 967400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=560a Expected Instruction=560a 
# 
# UVM_INFO testbench.sv(605) @ 967400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 967400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 967600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1057 Expected Instruction=1057 
# 
# UVM_ERROR testbench.sv(847) @ 967600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 967800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d40 Expected Instruction=2d40 
# 
# UVM_ERROR testbench.sv(847) @ 967800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 968000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6886 Expected Instruction=6886 
# 
# UVM_ERROR testbench.sv(847) @ 968000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 968200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e56c Expected Instruction=e56c 
# 
# UVM_ERROR testbench.sv(847) @ 968200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 968400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c35 Expected Instruction=3c35 
# 
# UVM_INFO testbench.sv(605) @ 968400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 968400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 968600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e769 Expected Instruction=e769 
# 
# UVM_ERROR testbench.sv(847) @ 968600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 968800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c41 Expected Instruction=1c41 
# 
# UVM_ERROR testbench.sv(847) @ 968800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 969000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4013 Expected Instruction=4013 
# 
# UVM_INFO testbench.sv(605) @ 969000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(680) @ 969000000: uvm_test_top.env.sb [AND/NAND_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 969200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=01ab Expected Instruction=01ab 
# 
# UVM_ERROR testbench.sv(847) @ 969200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 969400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e9bf Expected Instruction=e9bf 
# 
# UVM_ERROR testbench.sv(847) @ 969400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 969600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a770 Expected Instruction=a770 
# 
# UVM_ERROR testbench.sv(847) @ 969600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 969800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a5e2 Expected Instruction=a5e2 
# 
# UVM_ERROR testbench.sv(847) @ 969800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 970000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1fb4 Expected Instruction=1fb4 
# 
# UVM_ERROR testbench.sv(847) @ 970000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 970200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=47f8 Expected Instruction=47f8 
# 
# UVM_ERROR testbench.sv(847) @ 970200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 970400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=05d6 Expected Instruction=05d6 
# 
# UVM_ERROR testbench.sv(847) @ 970400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 970600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=57c7 Expected Instruction=57c7 
# 
# UVM_ERROR testbench.sv(847) @ 970600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 970800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d768 Expected Instruction=d768 
# 
# UVM_ERROR testbench.sv(847) @ 970800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 971000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0238 Expected Instruction=0238 
# 
# UVM_INFO testbench.sv(605) @ 971000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 971000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 971200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a41c Expected Instruction=a41c 
# 
# UVM_INFO testbench.sv(605) @ 971200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 971200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 971400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c29e Expected Instruction=c29e 
# 
# UVM_ERROR testbench.sv(847) @ 971400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 971600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=64e4 Expected Instruction=64e4 
# 
# UVM_ERROR testbench.sv(847) @ 971600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 971800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=98eb Expected Instruction=98eb 
# 
# UVM_ERROR testbench.sv(847) @ 971800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 972000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a13 Expected Instruction=5a13 
# 
# UVM_INFO testbench.sv(605) @ 972000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 972000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 972200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d4a Expected Instruction=2d4a 
# 
# UVM_ERROR testbench.sv(847) @ 972200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 972400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8642 Expected Instruction=8642 
# 
# UVM_ERROR testbench.sv(847) @ 972400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 972600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6468 Expected Instruction=6468 
# 
# UVM_ERROR testbench.sv(847) @ 972600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 972800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8064 Expected Instruction=8064 
# 
# UVM_ERROR testbench.sv(847) @ 972800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 973000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=be85 Expected Instruction=be85 
# 
# UVM_ERROR testbench.sv(847) @ 973000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 973200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc4c Expected Instruction=cc4c 
# 
# UVM_ERROR testbench.sv(847) @ 973200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 973400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a449 Expected Instruction=a449 
# 
# UVM_ERROR testbench.sv(847) @ 973400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 973600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a833 Expected Instruction=a833 
# 
# UVM_INFO testbench.sv(605) @ 973600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(784) @ 973600000: uvm_test_top.env.sb [LOAD_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 973800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7b0f Expected Instruction=7b0f 
# 
# UVM_ERROR testbench.sv(847) @ 973800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 974000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c0ad Expected Instruction=c0ad 
# 
# UVM_ERROR testbench.sv(847) @ 974000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 974200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=018e Expected Instruction=018e 
# 
# UVM_ERROR testbench.sv(847) @ 974200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 974400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e99a Expected Instruction=e99a 
# 
# UVM_ERROR testbench.sv(847) @ 974400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 974600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef27 Expected Instruction=ef27 
# 
# UVM_ERROR testbench.sv(847) @ 974600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 974800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d6b Expected Instruction=4d6b 
# 
# UVM_ERROR testbench.sv(847) @ 974800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 975000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dfac Expected Instruction=dfac 
# 
# UVM_ERROR testbench.sv(847) @ 975000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 975200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6062 Expected Instruction=6062 
# 
# UVM_ERROR testbench.sv(847) @ 975200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 975400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=590f Expected Instruction=590f 
# 
# UVM_ERROR testbench.sv(847) @ 975400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 975600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=528d Expected Instruction=528d 
# 
# UVM_ERROR testbench.sv(847) @ 975600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 975800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c03e Expected Instruction=c03e 
# 
# UVM_INFO testbench.sv(605) @ 975800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(752) @ 975800000: uvm_test_top.env.sb [SHIFT_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 976000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a58 Expected Instruction=5a58 
# 
# UVM_ERROR testbench.sv(847) @ 976000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 976200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca16 Expected Instruction=ca16 
# 
# UVM_INFO testbench.sv(605) @ 976200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 976200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 976400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6392 Expected Instruction=6392 
# 
# UVM_ERROR testbench.sv(847) @ 976400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 976600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a7c Expected Instruction=6a7c 
# 
# UVM_ERROR testbench.sv(847) @ 976600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 976800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0756 Expected Instruction=0756 
# 
# UVM_ERROR testbench.sv(847) @ 976800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 977000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e09 Expected Instruction=9e09 
# 
# UVM_INFO testbench.sv(605) @ 977000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 977000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 977200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=be96 Expected Instruction=be96 
# 
# UVM_ERROR testbench.sv(847) @ 977200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 977400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c2c Expected Instruction=3c2c 
# 
# UVM_INFO testbench.sv(605) @ 977400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 977400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 977600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=50ad Expected Instruction=50ad 
# 
# UVM_ERROR testbench.sv(847) @ 977600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 977800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef25 Expected Instruction=ef25 
# 
# UVM_ERROR testbench.sv(847) @ 977800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 978000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2222 Expected Instruction=2222 
# 
# UVM_INFO testbench.sv(605) @ 978000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 978000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 978200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ab9 Expected Instruction=9ab9 
# 
# UVM_ERROR testbench.sv(847) @ 978200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 978400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ca0 Expected Instruction=0ca0 
# 
# UVM_ERROR testbench.sv(847) @ 978400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 978600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=758d Expected Instruction=758d 
# 
# UVM_ERROR testbench.sv(847) @ 978600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 978800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e595 Expected Instruction=e595 
# 
# UVM_ERROR testbench.sv(847) @ 978800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 979000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0013 Expected Instruction=0013 
# 
# UVM_INFO testbench.sv(605) @ 979000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(629) @ 979000000: uvm_test_top.env.sb [ADDITION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 979200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=947e Expected Instruction=947e 
# 
# UVM_ERROR testbench.sv(847) @ 979200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 979400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b10 Expected Instruction=1b10 
# 
# UVM_ERROR testbench.sv(847) @ 979400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 979600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee86 Expected Instruction=ee86 
# 
# UVM_ERROR testbench.sv(847) @ 979600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 979800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c348 Expected Instruction=c348 
# 
# UVM_ERROR testbench.sv(847) @ 979800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 980000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d85a Expected Instruction=d85a 
# 
# UVM_ERROR testbench.sv(847) @ 980000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 980200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1bbb Expected Instruction=1bbb 
# 
# UVM_ERROR testbench.sv(847) @ 980200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 980400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c3aa Expected Instruction=c3aa 
# 
# UVM_ERROR testbench.sv(847) @ 980400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 980600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=77cf Expected Instruction=77cf 
# 
# UVM_ERROR testbench.sv(847) @ 980600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 980800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b6d8 Expected Instruction=b6d8 
# 
# UVM_ERROR testbench.sv(847) @ 980800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 981000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dd37 Expected Instruction=dd37 
# 
# UVM_ERROR testbench.sv(847) @ 981000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 981200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a78 Expected Instruction=1a78 
# 
# UVM_ERROR testbench.sv(847) @ 981200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 981400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e8b Expected Instruction=5e8b 
# 
# UVM_ERROR testbench.sv(847) @ 981400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 981600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7b0c Expected Instruction=7b0c 
# 
# UVM_ERROR testbench.sv(847) @ 981600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 981800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=744a Expected Instruction=744a 
# 
# UVM_ERROR testbench.sv(847) @ 981800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 982000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a7ca Expected Instruction=a7ca 
# 
# UVM_ERROR testbench.sv(847) @ 982000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 982200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=11a4 Expected Instruction=11a4 
# 
# UVM_ERROR testbench.sv(847) @ 982200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 982400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e889 Expected Instruction=e889 
# 
# UVM_ERROR testbench.sv(847) @ 982400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 982600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=11c5 Expected Instruction=11c5 
# 
# UVM_ERROR testbench.sv(847) @ 982600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 982800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e4c Expected Instruction=8e4c 
# 
# UVM_ERROR testbench.sv(847) @ 982800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 983000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c3b3 Expected Instruction=c3b3 
# 
# UVM_ERROR testbench.sv(847) @ 983000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 983200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5602 Expected Instruction=5602 
# 
# UVM_INFO testbench.sv(605) @ 983200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 983200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 983400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d2a Expected Instruction=1d2a 
# 
# UVM_ERROR testbench.sv(847) @ 983400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 983600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=61e2 Expected Instruction=61e2 
# 
# UVM_ERROR testbench.sv(847) @ 983600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 983800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8895 Expected Instruction=8895 
# 
# UVM_ERROR testbench.sv(847) @ 983800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 984000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=13ad Expected Instruction=13ad 
# 
# UVM_ERROR testbench.sv(847) @ 984000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 984200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc51 Expected Instruction=cc51 
# 
# UVM_ERROR testbench.sv(847) @ 984200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 984400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5674 Expected Instruction=5674 
# 
# UVM_ERROR testbench.sv(847) @ 984400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 984600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c90e Expected Instruction=c90e 
# 
# UVM_ERROR testbench.sv(847) @ 984600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 984800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a688 Expected Instruction=a688 
# 
# UVM_ERROR testbench.sv(847) @ 984800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 985000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7817 Expected Instruction=7817 
# 
# UVM_INFO testbench.sv(605) @ 985000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(738) @ 985000000: uvm_test_top.env.sb [BUFF/INV_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 985200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e46 Expected Instruction=5e46 
# 
# UVM_ERROR testbench.sv(847) @ 985200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 985400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=509c Expected Instruction=509c 
# 
# UVM_ERROR testbench.sv(847) @ 985400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 985600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d608 Expected Instruction=d608 
# 
# UVM_INFO testbench.sv(605) @ 985600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 985600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=54792 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 985800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=669c Expected Instruction=669c 
# 
# UVM_ERROR testbench.sv(847) @ 985800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 986000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce9d Expected Instruction=ce9d 
# 
# UVM_ERROR testbench.sv(847) @ 986000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 986200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b742 Expected Instruction=b742 
# 
# UVM_ERROR testbench.sv(847) @ 986200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 986400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e6a Expected Instruction=5e6a 
# 
# UVM_ERROR testbench.sv(847) @ 986400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 986600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a8f1 Expected Instruction=a8f1 
# 
# UVM_ERROR testbench.sv(847) @ 986600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 986800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=82f1 Expected Instruction=82f1 
# 
# UVM_ERROR testbench.sv(847) @ 986800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 987000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9d79 Expected Instruction=9d79 
# 
# UVM_ERROR testbench.sv(847) @ 987000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 987200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=efc1 Expected Instruction=efc1 
# 
# UVM_ERROR testbench.sv(847) @ 987200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 987400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=723f Expected Instruction=723f 
# 
# UVM_INFO testbench.sv(605) @ 987400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 987400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 987600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8ed8 Expected Instruction=8ed8 
# 
# UVM_ERROR testbench.sv(847) @ 987600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 987800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c31f Expected Instruction=c31f 
# 
# UVM_ERROR testbench.sv(847) @ 987800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 988000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3133 Expected Instruction=3133 
# 
# UVM_ERROR testbench.sv(847) @ 988000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 988200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e116 Expected Instruction=e116 
# 
# UVM_ERROR testbench.sv(847) @ 988200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 988400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3acd Expected Instruction=3acd 
# 
# UVM_ERROR testbench.sv(847) @ 988400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 988600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0a99 Expected Instruction=0a99 
# 
# UVM_ERROR testbench.sv(847) @ 988600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 988800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=66d0 Expected Instruction=66d0 
# 
# UVM_ERROR testbench.sv(847) @ 988800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 989000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=50c6 Expected Instruction=50c6 
# 
# UVM_ERROR testbench.sv(847) @ 989000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 989200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=23a0 Expected Instruction=23a0 
# 
# UVM_ERROR testbench.sv(847) @ 989200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 989400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b52 Expected Instruction=9b52 
# 
# UVM_ERROR testbench.sv(847) @ 989400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 989600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b41 Expected Instruction=8b41 
# 
# UVM_ERROR testbench.sv(847) @ 989600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 989800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e2fc Expected Instruction=e2fc 
# 
# UVM_ERROR testbench.sv(847) @ 989800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 990000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7755 Expected Instruction=7755 
# 
# UVM_ERROR testbench.sv(847) @ 990000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 990200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=31be Expected Instruction=31be 
# 
# UVM_ERROR testbench.sv(847) @ 990200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 990400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba1f Expected Instruction=ba1f 
# 
# UVM_INFO testbench.sv(605) @ 990400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 990400000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=7
# 
# UVM_INFO testbench.sv(602) @ 990600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=668f Expected Instruction=668f 
# 
# UVM_ERROR testbench.sv(847) @ 990600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 990800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb1a Expected Instruction=bb1a 
# 
# UVM_ERROR testbench.sv(847) @ 990800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 991000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2065 Expected Instruction=2065 
# 
# UVM_ERROR testbench.sv(847) @ 991000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 991200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c367 Expected Instruction=c367 
# 
# UVM_ERROR testbench.sv(847) @ 991200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 991400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1481 Expected Instruction=1481 
# 
# UVM_ERROR testbench.sv(847) @ 991400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 991600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0fbe Expected Instruction=0fbe 
# 
# UVM_ERROR testbench.sv(847) @ 991600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 991800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0843 Expected Instruction=0843 
# 
# UVM_ERROR testbench.sv(847) @ 991800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 992000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d8d1 Expected Instruction=d8d1 
# 
# UVM_ERROR testbench.sv(847) @ 992000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 992200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=adab Expected Instruction=adab 
# 
# UVM_ERROR testbench.sv(847) @ 992200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 992400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b66c Expected Instruction=b66c 
# 
# UVM_ERROR testbench.sv(847) @ 992400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 992600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec27 Expected Instruction=ec27 
# 
# UVM_INFO testbench.sv(605) @ 992600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 992600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=60455 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 992800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c11b Expected Instruction=c11b 
# 
# UVM_ERROR testbench.sv(847) @ 992800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 993000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a480 Expected Instruction=a480 
# 
# UVM_ERROR testbench.sv(847) @ 993000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 993200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=09b9 Expected Instruction=09b9 
# 
# UVM_ERROR testbench.sv(847) @ 993200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 993400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0995 Expected Instruction=0995 
# 
# UVM_ERROR testbench.sv(847) @ 993400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 993600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d465 Expected Instruction=d465 
# 
# UVM_ERROR testbench.sv(847) @ 993600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 993800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=94df Expected Instruction=94df 
# 
# UVM_ERROR testbench.sv(847) @ 993800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 994000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=40c5 Expected Instruction=40c5 
# 
# UVM_ERROR testbench.sv(847) @ 994000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 994200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=462a Expected Instruction=462a 
# 
# UVM_INFO testbench.sv(605) @ 994200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 994200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 994400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=88f2 Expected Instruction=88f2 
# 
# UVM_ERROR testbench.sv(847) @ 994400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 994600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=525a Expected Instruction=525a 
# 
# UVM_ERROR testbench.sv(847) @ 994600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 994800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=743a Expected Instruction=743a 
# 
# UVM_INFO testbench.sv(605) @ 994800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 994800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 995000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=17f5 Expected Instruction=17f5 
# 
# UVM_ERROR testbench.sv(847) @ 995000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 995200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=62fd Expected Instruction=62fd 
# 
# UVM_ERROR testbench.sv(847) @ 995200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 995400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dd30 Expected Instruction=dd30 
# 
# UVM_ERROR testbench.sv(847) @ 995400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 995600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9f39 Expected Instruction=9f39 
# 
# UVM_ERROR testbench.sv(847) @ 995600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 995800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb30 Expected Instruction=eb30 
# 
# UVM_ERROR testbench.sv(847) @ 995800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 996000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b6c1 Expected Instruction=b6c1 
# 
# UVM_ERROR testbench.sv(847) @ 996000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 996200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4270 Expected Instruction=4270 
# 
# UVM_ERROR testbench.sv(847) @ 996200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 996400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce34 Expected Instruction=ce34 
# 
# UVM_INFO testbench.sv(605) @ 996400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 996400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 996600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2e7c Expected Instruction=2e7c 
# 
# UVM_ERROR testbench.sv(847) @ 996600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 996800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9eba Expected Instruction=9eba 
# 
# UVM_ERROR testbench.sv(847) @ 996800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 997000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=16d2 Expected Instruction=16d2 
# 
# UVM_ERROR testbench.sv(847) @ 997000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 997200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8dad Expected Instruction=8dad 
# 
# UVM_ERROR testbench.sv(847) @ 997200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 997400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b14 Expected Instruction=0b14 
# 
# UVM_ERROR testbench.sv(847) @ 997400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 997600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=90df Expected Instruction=90df 
# 
# UVM_ERROR testbench.sv(847) @ 997600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 997800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1160 Expected Instruction=1160 
# 
# UVM_ERROR testbench.sv(847) @ 997800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 998000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e8d Expected Instruction=9e8d 
# 
# UVM_ERROR testbench.sv(847) @ 998000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 998200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a3c Expected Instruction=7a3c 
# 
# UVM_INFO testbench.sv(605) @ 998200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 998200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 998400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab88 Expected Instruction=ab88 
# 
# UVM_ERROR testbench.sv(847) @ 998400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 998600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=670c Expected Instruction=670c 
# 
# UVM_ERROR testbench.sv(847) @ 998600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 998800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bf19 Expected Instruction=bf19 
# 
# UVM_ERROR testbench.sv(847) @ 998800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 999000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ecbc Expected Instruction=ecbc 
# 
# UVM_ERROR testbench.sv(847) @ 999000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 999200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7f88 Expected Instruction=7f88 
# 
# UVM_ERROR testbench.sv(847) @ 999200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 999400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=57ec Expected Instruction=57ec 
# 
# UVM_ERROR testbench.sv(847) @ 999400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 999600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b20 Expected Instruction=1b20 
# 
# UVM_ERROR testbench.sv(847) @ 999600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 999800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c05c Expected Instruction=c05c 
# 
# UVM_ERROR testbench.sv(847) @ 999800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1000000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec59 Expected Instruction=ec59 
# 
# UVM_ERROR testbench.sv(847) @ 1000000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1000200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=225f Expected Instruction=225f 
# 
# UVM_ERROR testbench.sv(847) @ 1000200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1000400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b53c Expected Instruction=b53c 
# 
# UVM_ERROR testbench.sv(847) @ 1000400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1000600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b1bf Expected Instruction=b1bf 
# 
# UVM_ERROR testbench.sv(847) @ 1000600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1000800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=287c Expected Instruction=287c 
# 
# UVM_ERROR testbench.sv(847) @ 1000800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1001000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c1b0 Expected Instruction=c1b0 
# 
# UVM_ERROR testbench.sv(847) @ 1001000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1001200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=167a Expected Instruction=167a 
# 
# UVM_ERROR testbench.sv(847) @ 1001200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1001400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c97 Expected Instruction=4c97 
# 
# UVM_ERROR testbench.sv(847) @ 1001400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1001600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d203 Expected Instruction=d203 
# 
# UVM_INFO testbench.sv(605) @ 1001600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1001600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=53763 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 1001800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=01d1 Expected Instruction=01d1 
# 
# UVM_ERROR testbench.sv(847) @ 1001800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1002000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4197 Expected Instruction=4197 
# 
# UVM_ERROR testbench.sv(847) @ 1002000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1002200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a685 Expected Instruction=a685 
# 
# UVM_ERROR testbench.sv(847) @ 1002200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1002400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c8a6 Expected Instruction=c8a6 
# 
# UVM_ERROR testbench.sv(847) @ 1002400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1002600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e61 Expected Instruction=1e61 
# 
# UVM_ERROR testbench.sv(847) @ 1002600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1002800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d77 Expected Instruction=2d77 
# 
# UVM_ERROR testbench.sv(847) @ 1002800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1003000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=70dd Expected Instruction=70dd 
# 
# UVM_ERROR testbench.sv(847) @ 1003000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1003200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eeda Expected Instruction=eeda 
# 
# UVM_ERROR testbench.sv(847) @ 1003200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1003400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c1e Expected Instruction=1c1e 
# 
# UVM_INFO testbench.sv(605) @ 1003400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1003400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1003600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0aa9 Expected Instruction=0aa9 
# 
# UVM_ERROR testbench.sv(847) @ 1003600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1003800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5db1 Expected Instruction=5db1 
# 
# UVM_ERROR testbench.sv(847) @ 1003800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1004000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2c4f Expected Instruction=2c4f 
# 
# UVM_ERROR testbench.sv(847) @ 1004000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1004200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca80 Expected Instruction=ca80 
# 
# UVM_ERROR testbench.sv(847) @ 1004200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1004400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eddd Expected Instruction=eddd 
# 
# UVM_ERROR testbench.sv(847) @ 1004400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1004600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5cef Expected Instruction=5cef 
# 
# UVM_ERROR testbench.sv(847) @ 1004600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1004800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6c89 Expected Instruction=6c89 
# 
# UVM_ERROR testbench.sv(847) @ 1004800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1005000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c91f Expected Instruction=c91f 
# 
# UVM_ERROR testbench.sv(847) @ 1005000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1005200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b93c Expected Instruction=b93c 
# 
# UVM_ERROR testbench.sv(847) @ 1005200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1005400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5de5 Expected Instruction=5de5 
# 
# UVM_ERROR testbench.sv(847) @ 1005400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1005600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce12 Expected Instruction=ce12 
# 
# UVM_INFO testbench.sv(605) @ 1005600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1005600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1005800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9fb1 Expected Instruction=9fb1 
# 
# UVM_ERROR testbench.sv(847) @ 1005800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1006000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8611 Expected Instruction=8611 
# 
# UVM_INFO testbench.sv(605) @ 1006000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1006000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1006200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e924 Expected Instruction=e924 
# 
# UVM_ERROR testbench.sv(847) @ 1006200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1006400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=21d7 Expected Instruction=21d7 
# 
# UVM_ERROR testbench.sv(847) @ 1006400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1006600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6cbc Expected Instruction=6cbc 
# 
# UVM_ERROR testbench.sv(847) @ 1006600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1006800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8a67 Expected Instruction=8a67 
# 
# UVM_ERROR testbench.sv(847) @ 1006800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1007000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e309 Expected Instruction=e309 
# 
# UVM_ERROR testbench.sv(847) @ 1007000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1007200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b61 Expected Instruction=9b61 
# 
# UVM_ERROR testbench.sv(847) @ 1007200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1007400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=674e Expected Instruction=674e 
# 
# UVM_ERROR testbench.sv(847) @ 1007400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1007600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8cb8 Expected Instruction=8cb8 
# 
# UVM_ERROR testbench.sv(847) @ 1007600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1007800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa4a Expected Instruction=aa4a 
# 
# UVM_ERROR testbench.sv(847) @ 1007800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1008000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca39 Expected Instruction=ca39 
# 
# UVM_INFO testbench.sv(605) @ 1008000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1008000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1008200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=779a Expected Instruction=779a 
# 
# UVM_ERROR testbench.sv(847) @ 1008200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1008400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d3de Expected Instruction=d3de 
# 
# UVM_ERROR testbench.sv(847) @ 1008400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1008600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c431 Expected Instruction=c431 
# 
# UVM_INFO testbench.sv(605) @ 1008600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1008600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1008800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0cfc Expected Instruction=0cfc 
# 
# UVM_ERROR testbench.sv(847) @ 1008800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1009000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b41d Expected Instruction=b41d 
# 
# UVM_INFO testbench.sv(605) @ 1009000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1009000000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=5
# 
# UVM_INFO testbench.sv(602) @ 1009200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1678 Expected Instruction=1678 
# 
# UVM_ERROR testbench.sv(847) @ 1009200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1009400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a3bc Expected Instruction=a3bc 
# 
# UVM_ERROR testbench.sv(847) @ 1009400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1009600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e16 Expected Instruction=9e16 
# 
# UVM_INFO testbench.sv(605) @ 1009600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1009600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1009800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd73 Expected Instruction=bd73 
# 
# UVM_ERROR testbench.sv(847) @ 1009800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1010000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9471 Expected Instruction=9471 
# 
# UVM_ERROR testbench.sv(847) @ 1010000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1010200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=50bc Expected Instruction=50bc 
# 
# UVM_ERROR testbench.sv(847) @ 1010200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1010400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a948 Expected Instruction=a948 
# 
# UVM_ERROR testbench.sv(847) @ 1010400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1010600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f79 Expected Instruction=8f79 
# 
# UVM_ERROR testbench.sv(847) @ 1010600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1010800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6cfb Expected Instruction=6cfb 
# 
# UVM_ERROR testbench.sv(847) @ 1010800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1011000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3bdd Expected Instruction=3bdd 
# 
# UVM_ERROR testbench.sv(847) @ 1011000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1011200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3bbb Expected Instruction=3bbb 
# 
# UVM_ERROR testbench.sv(847) @ 1011200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1011400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=caae Expected Instruction=caae 
# 
# UVM_ERROR testbench.sv(847) @ 1011400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1011600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3255 Expected Instruction=3255 
# 
# UVM_ERROR testbench.sv(847) @ 1011600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1011800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=310f Expected Instruction=310f 
# 
# UVM_ERROR testbench.sv(847) @ 1011800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1012000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1da9 Expected Instruction=1da9 
# 
# UVM_ERROR testbench.sv(847) @ 1012000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1012200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aac2 Expected Instruction=aac2 
# 
# UVM_ERROR testbench.sv(847) @ 1012200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1012400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=47c7 Expected Instruction=47c7 
# 
# UVM_ERROR testbench.sv(847) @ 1012400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1012600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a40f Expected Instruction=a40f 
# 
# UVM_INFO testbench.sv(605) @ 1012600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1012600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1012800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3cbd Expected Instruction=3cbd 
# 
# UVM_ERROR testbench.sv(847) @ 1012800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1013000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a7bf Expected Instruction=a7bf 
# 
# UVM_ERROR testbench.sv(847) @ 1013000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1013200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e8c3 Expected Instruction=e8c3 
# 
# UVM_ERROR testbench.sv(847) @ 1013200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1013400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8ac4 Expected Instruction=8ac4 
# 
# UVM_ERROR testbench.sv(847) @ 1013400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1013600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c7fe Expected Instruction=c7fe 
# 
# UVM_ERROR testbench.sv(847) @ 1013600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1013800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=41b8 Expected Instruction=41b8 
# 
# UVM_ERROR testbench.sv(847) @ 1013800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1014000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e67 Expected Instruction=9e67 
# 
# UVM_ERROR testbench.sv(847) @ 1014000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1014200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8aec Expected Instruction=8aec 
# 
# UVM_ERROR testbench.sv(847) @ 1014200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1014400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=15de Expected Instruction=15de 
# 
# UVM_ERROR testbench.sv(847) @ 1014400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1014600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb10 Expected Instruction=cb10 
# 
# UVM_ERROR testbench.sv(847) @ 1014600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1014800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=597a Expected Instruction=597a 
# 
# UVM_ERROR testbench.sv(847) @ 1014800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1015000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=56c3 Expected Instruction=56c3 
# 
# UVM_ERROR testbench.sv(847) @ 1015000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1015200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=954f Expected Instruction=954f 
# 
# UVM_ERROR testbench.sv(847) @ 1015200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1015400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=716f Expected Instruction=716f 
# 
# UVM_ERROR testbench.sv(847) @ 1015400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1015600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=17a0 Expected Instruction=17a0 
# 
# UVM_ERROR testbench.sv(847) @ 1015600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1015800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=89b8 Expected Instruction=89b8 
# 
# UVM_ERROR testbench.sv(847) @ 1015800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1016000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ad13 Expected Instruction=ad13 
# 
# UVM_ERROR testbench.sv(847) @ 1016000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1016200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d27b Expected Instruction=d27b 
# 
# UVM_ERROR testbench.sv(847) @ 1016200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1016400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9470 Expected Instruction=9470 
# 
# UVM_ERROR testbench.sv(847) @ 1016400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1016600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4b69 Expected Instruction=4b69 
# 
# UVM_ERROR testbench.sv(847) @ 1016600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1016800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ba3 Expected Instruction=3ba3 
# 
# UVM_ERROR testbench.sv(847) @ 1016800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1017000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4f31 Expected Instruction=4f31 
# 
# UVM_ERROR testbench.sv(847) @ 1017000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1017200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3b98 Expected Instruction=3b98 
# 
# UVM_ERROR testbench.sv(847) @ 1017200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1017400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=360b Expected Instruction=360b 
# 
# UVM_INFO testbench.sv(605) @ 1017400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1017400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1017600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1f27 Expected Instruction=1f27 
# 
# UVM_ERROR testbench.sv(847) @ 1017600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1017800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=efce Expected Instruction=efce 
# 
# UVM_ERROR testbench.sv(847) @ 1017800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1018000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d91 Expected Instruction=4d91 
# 
# UVM_ERROR testbench.sv(847) @ 1018000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1018200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c3f9 Expected Instruction=c3f9 
# 
# UVM_ERROR testbench.sv(847) @ 1018200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1018400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e023 Expected Instruction=e023 
# 
# UVM_INFO testbench.sv(605) @ 1018400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1018400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=57379 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1018600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=925b Expected Instruction=925b 
# 
# UVM_ERROR testbench.sv(847) @ 1018600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1018800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f32 Expected Instruction=8f32 
# 
# UVM_ERROR testbench.sv(847) @ 1018800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1019000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b22 Expected Instruction=2b22 
# 
# UVM_ERROR testbench.sv(847) @ 1019000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1019200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=136b Expected Instruction=136b 
# 
# UVM_ERROR testbench.sv(847) @ 1019200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1019400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=04e3 Expected Instruction=04e3 
# 
# UVM_ERROR testbench.sv(847) @ 1019400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1019600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4a6b Expected Instruction=4a6b 
# 
# UVM_ERROR testbench.sv(847) @ 1019600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1019800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=74b5 Expected Instruction=74b5 
# 
# UVM_ERROR testbench.sv(847) @ 1019800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1020000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca04 Expected Instruction=ca04 
# 
# UVM_INFO testbench.sv(605) @ 1020000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1020000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1020200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8419 Expected Instruction=8419 
# 
# UVM_INFO testbench.sv(605) @ 1020200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1020200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1020400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c26c Expected Instruction=c26c 
# 
# UVM_ERROR testbench.sv(847) @ 1020400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1020600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=877d Expected Instruction=877d 
# 
# UVM_ERROR testbench.sv(847) @ 1020600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1020800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5567 Expected Instruction=5567 
# 
# UVM_ERROR testbench.sv(847) @ 1020800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1021000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=97ad Expected Instruction=97ad 
# 
# UVM_ERROR testbench.sv(847) @ 1021000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1021200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c18a Expected Instruction=c18a 
# 
# UVM_ERROR testbench.sv(847) @ 1021200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1021400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca73 Expected Instruction=ca73 
# 
# UVM_ERROR testbench.sv(847) @ 1021400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1021600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=51e6 Expected Instruction=51e6 
# 
# UVM_ERROR testbench.sv(847) @ 1021600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1021800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aebe Expected Instruction=aebe 
# 
# UVM_ERROR testbench.sv(847) @ 1021800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1022000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=001c Expected Instruction=001c 
# 
# UVM_INFO testbench.sv(605) @ 1022000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(629) @ 1022000000: uvm_test_top.env.sb [ADDITION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1022200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=677f Expected Instruction=677f 
# 
# UVM_ERROR testbench.sv(847) @ 1022200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1022400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bf6a Expected Instruction=bf6a 
# 
# UVM_ERROR testbench.sv(847) @ 1022400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1022600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb73 Expected Instruction=cb73 
# 
# UVM_ERROR testbench.sv(847) @ 1022600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1022800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=775e Expected Instruction=775e 
# 
# UVM_ERROR testbench.sv(847) @ 1022800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1023000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=652a Expected Instruction=652a 
# 
# UVM_ERROR testbench.sv(847) @ 1023000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1023200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0546 Expected Instruction=0546 
# 
# UVM_ERROR testbench.sv(847) @ 1023200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1023400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2550 Expected Instruction=2550 
# 
# UVM_ERROR testbench.sv(847) @ 1023400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1023600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=535f Expected Instruction=535f 
# 
# UVM_ERROR testbench.sv(847) @ 1023600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1023800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ad5a Expected Instruction=ad5a 
# 
# UVM_ERROR testbench.sv(847) @ 1023800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1024000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cf89 Expected Instruction=cf89 
# 
# UVM_ERROR testbench.sv(847) @ 1024000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1024200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c8cc Expected Instruction=c8cc 
# 
# UVM_ERROR testbench.sv(847) @ 1024200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1024400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=48fc Expected Instruction=48fc 
# 
# UVM_ERROR testbench.sv(847) @ 1024400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1024600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0eda Expected Instruction=0eda 
# 
# UVM_ERROR testbench.sv(847) @ 1024600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1024800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e328 Expected Instruction=e328 
# 
# UVM_ERROR testbench.sv(847) @ 1024800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1025000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c5da Expected Instruction=c5da 
# 
# UVM_ERROR testbench.sv(847) @ 1025000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1025200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b1f5 Expected Instruction=b1f5 
# 
# UVM_ERROR testbench.sv(847) @ 1025200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1025400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=68d5 Expected Instruction=68d5 
# 
# UVM_ERROR testbench.sv(847) @ 1025400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1025600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4a22 Expected Instruction=4a22 
# 
# UVM_INFO testbench.sv(605) @ 1025600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1025600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1025800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=01d1 Expected Instruction=01d1 
# 
# UVM_ERROR testbench.sv(847) @ 1025800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1026000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=67b2 Expected Instruction=67b2 
# 
# UVM_ERROR testbench.sv(847) @ 1026000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1026200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2657 Expected Instruction=2657 
# 
# UVM_ERROR testbench.sv(847) @ 1026200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1026400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8056 Expected Instruction=8056 
# 
# UVM_ERROR testbench.sv(847) @ 1026400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1026600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7e2f Expected Instruction=7e2f 
# 
# UVM_INFO testbench.sv(605) @ 1026600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1026600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1026800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=00b9 Expected Instruction=00b9 
# 
# UVM_ERROR testbench.sv(847) @ 1026800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1027000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7eb1 Expected Instruction=7eb1 
# 
# UVM_ERROR testbench.sv(847) @ 1027000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1027200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f9b Expected Instruction=8f9b 
# 
# UVM_ERROR testbench.sv(847) @ 1027200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1027400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d7a0 Expected Instruction=d7a0 
# 
# UVM_ERROR testbench.sv(847) @ 1027400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1027600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0f2e Expected Instruction=0f2e 
# 
# UVM_ERROR testbench.sv(847) @ 1027600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1027800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3489 Expected Instruction=3489 
# 
# UVM_ERROR testbench.sv(847) @ 1027800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1028000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ed0d Expected Instruction=ed0d 
# 
# UVM_ERROR testbench.sv(847) @ 1028000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1028200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c923 Expected Instruction=c923 
# 
# UVM_ERROR testbench.sv(847) @ 1028200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1028400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cede Expected Instruction=cede 
# 
# UVM_ERROR testbench.sv(847) @ 1028400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1028600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5c71 Expected Instruction=5c71 
# 
# UVM_ERROR testbench.sv(847) @ 1028600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1028800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7ae3 Expected Instruction=7ae3 
# 
# UVM_ERROR testbench.sv(847) @ 1028800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1029000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5083 Expected Instruction=5083 
# 
# UVM_ERROR testbench.sv(847) @ 1029000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1029200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa42 Expected Instruction=aa42 
# 
# UVM_ERROR testbench.sv(847) @ 1029200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1029400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4a54 Expected Instruction=4a54 
# 
# UVM_ERROR testbench.sv(847) @ 1029400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1029600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d38 Expected Instruction=4d38 
# 
# UVM_ERROR testbench.sv(847) @ 1029600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1029800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=506f Expected Instruction=506f 
# 
# UVM_ERROR testbench.sv(847) @ 1029800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1030000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a2f Expected Instruction=7a2f 
# 
# UVM_INFO testbench.sv(605) @ 1030000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1030000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1030200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=494d Expected Instruction=494d 
# 
# UVM_ERROR testbench.sv(847) @ 1030200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1030400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7b27 Expected Instruction=7b27 
# 
# UVM_ERROR testbench.sv(847) @ 1030400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1030600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee7e Expected Instruction=ee7e 
# 
# UVM_ERROR testbench.sv(847) @ 1030600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1030800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=899d Expected Instruction=899d 
# 
# UVM_ERROR testbench.sv(847) @ 1030800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1031000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=205b Expected Instruction=205b 
# 
# UVM_ERROR testbench.sv(847) @ 1031000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1031200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d70 Expected Instruction=2d70 
# 
# UVM_ERROR testbench.sv(847) @ 1031200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1031400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=49f0 Expected Instruction=49f0 
# 
# UVM_ERROR testbench.sv(847) @ 1031400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1031600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3feb Expected Instruction=3feb 
# 
# UVM_ERROR testbench.sv(847) @ 1031600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1031800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=85ab Expected Instruction=85ab 
# 
# UVM_ERROR testbench.sv(847) @ 1031800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1032000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8cf2 Expected Instruction=8cf2 
# 
# UVM_ERROR testbench.sv(847) @ 1032000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1032200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=035b Expected Instruction=035b 
# 
# UVM_ERROR testbench.sv(847) @ 1032200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1032400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b5c Expected Instruction=6b5c 
# 
# UVM_ERROR testbench.sv(847) @ 1032400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1032600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5c50 Expected Instruction=5c50 
# 
# UVM_ERROR testbench.sv(847) @ 1032600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1032800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=299c Expected Instruction=299c 
# 
# UVM_ERROR testbench.sv(847) @ 1032800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1033000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd88 Expected Instruction=cd88 
# 
# UVM_ERROR testbench.sv(847) @ 1033000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1033200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5159 Expected Instruction=5159 
# 
# UVM_ERROR testbench.sv(847) @ 1033200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1033400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7e74 Expected Instruction=7e74 
# 
# UVM_ERROR testbench.sv(847) @ 1033400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1033600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9420 Expected Instruction=9420 
# 
# UVM_INFO testbench.sv(605) @ 1033600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1033600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1033800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2a18 Expected Instruction=2a18 
# 
# UVM_INFO testbench.sv(605) @ 1033800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1033800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1034000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c66f Expected Instruction=c66f 
# 
# UVM_ERROR testbench.sv(847) @ 1034000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1034200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3bad Expected Instruction=3bad 
# 
# UVM_ERROR testbench.sv(847) @ 1034200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1034400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=56d2 Expected Instruction=56d2 
# 
# UVM_ERROR testbench.sv(847) @ 1034400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1034600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aaa3 Expected Instruction=aaa3 
# 
# UVM_ERROR testbench.sv(847) @ 1034600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1034800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ef4 Expected Instruction=4ef4 
# 
# UVM_ERROR testbench.sv(847) @ 1034800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1035000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2c3f Expected Instruction=2c3f 
# 
# UVM_INFO testbench.sv(605) @ 1035000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1035000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1035200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a947 Expected Instruction=a947 
# 
# UVM_ERROR testbench.sv(847) @ 1035200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1035400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=50fd Expected Instruction=50fd 
# 
# UVM_ERROR testbench.sv(847) @ 1035400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1035600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee9a Expected Instruction=ee9a 
# 
# UVM_ERROR testbench.sv(847) @ 1035600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1035800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c130 Expected Instruction=c130 
# 
# UVM_ERROR testbench.sv(847) @ 1035800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1036000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e325 Expected Instruction=e325 
# 
# UVM_ERROR testbench.sv(847) @ 1036000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1036200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c159 Expected Instruction=c159 
# 
# UVM_ERROR testbench.sv(847) @ 1036200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1036400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=32ea Expected Instruction=32ea 
# 
# UVM_ERROR testbench.sv(847) @ 1036400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1036600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=140b Expected Instruction=140b 
# 
# UVM_INFO testbench.sv(605) @ 1036600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1036600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1036800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dafd Expected Instruction=dafd 
# 
# UVM_ERROR testbench.sv(847) @ 1036800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1037000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3507 Expected Instruction=3507 
# 
# UVM_ERROR testbench.sv(847) @ 1037000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1037200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=283d Expected Instruction=283d 
# 
# UVM_INFO testbench.sv(605) @ 1037200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(666) @ 1037200000: uvm_test_top.env.sb [DECREMENT_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1037400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9f1d Expected Instruction=9f1d 
# 
# UVM_ERROR testbench.sv(847) @ 1037400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1037600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=998d Expected Instruction=998d 
# 
# UVM_ERROR testbench.sv(847) @ 1037600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1037800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4666 Expected Instruction=4666 
# 
# UVM_ERROR testbench.sv(847) @ 1037800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1038000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7e82 Expected Instruction=7e82 
# 
# UVM_ERROR testbench.sv(847) @ 1038000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1038200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6cd6 Expected Instruction=6cd6 
# 
# UVM_ERROR testbench.sv(847) @ 1038200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1038400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=36ee Expected Instruction=36ee 
# 
# UVM_ERROR testbench.sv(847) @ 1038400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1038600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2e97 Expected Instruction=2e97 
# 
# UVM_ERROR testbench.sv(847) @ 1038600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1038800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c716 Expected Instruction=c716 
# 
# UVM_ERROR testbench.sv(847) @ 1038800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1039000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=137f Expected Instruction=137f 
# 
# UVM_ERROR testbench.sv(847) @ 1039000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1039200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ccf9 Expected Instruction=ccf9 
# 
# UVM_ERROR testbench.sv(847) @ 1039200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1039400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9738 Expected Instruction=9738 
# 
# UVM_ERROR testbench.sv(847) @ 1039400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1039600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8377 Expected Instruction=8377 
# 
# UVM_ERROR testbench.sv(847) @ 1039600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1039800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce2d Expected Instruction=ce2d 
# 
# UVM_INFO testbench.sv(605) @ 1039800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1039800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1040000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=962b Expected Instruction=962b 
# 
# UVM_INFO testbench.sv(605) @ 1040000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1040000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1040200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0856 Expected Instruction=0856 
# 
# UVM_ERROR testbench.sv(847) @ 1040200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1040400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3317 Expected Instruction=3317 
# 
# UVM_ERROR testbench.sv(847) @ 1040400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1040600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c063 Expected Instruction=c063 
# 
# UVM_ERROR testbench.sv(847) @ 1040600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1040800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c1a9 Expected Instruction=c1a9 
# 
# UVM_ERROR testbench.sv(847) @ 1040800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1041000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1dc9 Expected Instruction=1dc9 
# 
# UVM_ERROR testbench.sv(847) @ 1041000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1041200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4127 Expected Instruction=4127 
# 
# UVM_ERROR testbench.sv(847) @ 1041200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1041400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b847 Expected Instruction=b847 
# 
# UVM_ERROR testbench.sv(847) @ 1041400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1041600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=565e Expected Instruction=565e 
# 
# UVM_ERROR testbench.sv(847) @ 1041600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1041800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b195 Expected Instruction=b195 
# 
# UVM_ERROR testbench.sv(847) @ 1041800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1042000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=991c Expected Instruction=991c 
# 
# UVM_ERROR testbench.sv(847) @ 1042000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1042200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b734 Expected Instruction=b734 
# 
# UVM_ERROR testbench.sv(847) @ 1042200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1042400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c248 Expected Instruction=c248 
# 
# UVM_ERROR testbench.sv(847) @ 1042400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1042600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cee4 Expected Instruction=cee4 
# 
# UVM_ERROR testbench.sv(847) @ 1042600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1042800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=583a Expected Instruction=583a 
# 
# UVM_INFO testbench.sv(605) @ 1042800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(702) @ 1042800000: uvm_test_top.env.sb [OR/NOR_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1043000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4f1a Expected Instruction=4f1a 
# 
# UVM_ERROR testbench.sv(847) @ 1043000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1043200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e3f Expected Instruction=8e3f 
# 
# UVM_INFO testbench.sv(605) @ 1043200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1043200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1043400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ad42 Expected Instruction=ad42 
# 
# UVM_ERROR testbench.sv(847) @ 1043400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1043600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b14a Expected Instruction=b14a 
# 
# UVM_ERROR testbench.sv(847) @ 1043600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1043800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c06a Expected Instruction=c06a 
# 
# UVM_ERROR testbench.sv(847) @ 1043800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1044000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1797 Expected Instruction=1797 
# 
# UVM_ERROR testbench.sv(847) @ 1044000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1044200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ffb Expected Instruction=0ffb 
# 
# UVM_ERROR testbench.sv(847) @ 1044200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1044400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=58ec Expected Instruction=58ec 
# 
# UVM_ERROR testbench.sv(847) @ 1044400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1044600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=376d Expected Instruction=376d 
# 
# UVM_ERROR testbench.sv(847) @ 1044600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1044800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=706c Expected Instruction=706c 
# 
# UVM_ERROR testbench.sv(847) @ 1044800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1045000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=38ae Expected Instruction=38ae 
# 
# UVM_ERROR testbench.sv(847) @ 1045000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1045200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=54f1 Expected Instruction=54f1 
# 
# UVM_ERROR testbench.sv(847) @ 1045200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1045400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c6e5 Expected Instruction=c6e5 
# 
# UVM_ERROR testbench.sv(847) @ 1045400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1045600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ad6b Expected Instruction=ad6b 
# 
# UVM_ERROR testbench.sv(847) @ 1045600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1045800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c2dd Expected Instruction=c2dd 
# 
# UVM_ERROR testbench.sv(847) @ 1045800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1046000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bf39 Expected Instruction=bf39 
# 
# UVM_ERROR testbench.sv(847) @ 1046000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1046200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc2b Expected Instruction=dc2b 
# 
# UVM_INFO testbench.sv(605) @ 1046200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1046200000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=56363 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 1046400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d9d1 Expected Instruction=d9d1 
# 
# UVM_ERROR testbench.sv(847) @ 1046400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1046600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3879 Expected Instruction=3879 
# 
# UVM_ERROR testbench.sv(847) @ 1046600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1046800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ecb1 Expected Instruction=ecb1 
# 
# UVM_ERROR testbench.sv(847) @ 1046800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1047000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc9c Expected Instruction=cc9c 
# 
# UVM_ERROR testbench.sv(847) @ 1047000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1047200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cdee Expected Instruction=cdee 
# 
# UVM_ERROR testbench.sv(847) @ 1047200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1047400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c43 Expected Instruction=0c43 
# 
# UVM_ERROR testbench.sv(847) @ 1047400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1047600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a9d Expected Instruction=3a9d 
# 
# UVM_ERROR testbench.sv(847) @ 1047600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1047800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a964 Expected Instruction=a964 
# 
# UVM_ERROR testbench.sv(847) @ 1047800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1048000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d47 Expected Instruction=1d47 
# 
# UVM_ERROR testbench.sv(847) @ 1048000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1048200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=15eb Expected Instruction=15eb 
# 
# UVM_ERROR testbench.sv(847) @ 1048200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1048400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd1c Expected Instruction=bd1c 
# 
# UVM_ERROR testbench.sv(847) @ 1048400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1048600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4079 Expected Instruction=4079 
# 
# UVM_ERROR testbench.sv(847) @ 1048600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1048800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef80 Expected Instruction=ef80 
# 
# UVM_ERROR testbench.sv(847) @ 1048800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1049000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e74b Expected Instruction=e74b 
# 
# UVM_ERROR testbench.sv(847) @ 1049000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1049200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=20f1 Expected Instruction=20f1 
# 
# UVM_ERROR testbench.sv(847) @ 1049200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1049400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3e7f Expected Instruction=3e7f 
# 
# UVM_ERROR testbench.sv(847) @ 1049400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1049600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=510a Expected Instruction=510a 
# 
# UVM_ERROR testbench.sv(847) @ 1049600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1049800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5690 Expected Instruction=5690 
# 
# UVM_ERROR testbench.sv(847) @ 1049800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1050000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b763 Expected Instruction=b763 
# 
# UVM_ERROR testbench.sv(847) @ 1050000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1050200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6308 Expected Instruction=6308 
# 
# UVM_ERROR testbench.sv(847) @ 1050200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1050400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba1f Expected Instruction=ba1f 
# 
# UVM_INFO testbench.sv(605) @ 1050400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1050400000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=7
# 
# UVM_INFO testbench.sv(602) @ 1050600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e895 Expected Instruction=e895 
# 
# UVM_ERROR testbench.sv(847) @ 1050600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1050800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4be3 Expected Instruction=4be3 
# 
# UVM_ERROR testbench.sv(847) @ 1050800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1051000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b22 Expected Instruction=6b22 
# 
# UVM_ERROR testbench.sv(847) @ 1051000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1051200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b6a Expected Instruction=9b6a 
# 
# UVM_ERROR testbench.sv(847) @ 1051200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1051400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=78c7 Expected Instruction=78c7 
# 
# UVM_ERROR testbench.sv(847) @ 1051400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1051600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0943 Expected Instruction=0943 
# 
# UVM_ERROR testbench.sv(847) @ 1051600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1051800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e64c Expected Instruction=e64c 
# 
# UVM_ERROR testbench.sv(847) @ 1051800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1052000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b69 Expected Instruction=6b69 
# 
# UVM_ERROR testbench.sv(847) @ 1052000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1052200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b3ba Expected Instruction=b3ba 
# 
# UVM_ERROR testbench.sv(847) @ 1052200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1052400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4f9f Expected Instruction=4f9f 
# 
# UVM_ERROR testbench.sv(847) @ 1052400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1052600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5efa Expected Instruction=5efa 
# 
# UVM_ERROR testbench.sv(847) @ 1052600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1052800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=46d8 Expected Instruction=46d8 
# 
# UVM_ERROR testbench.sv(847) @ 1052800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1053000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6faf Expected Instruction=6faf 
# 
# UVM_ERROR testbench.sv(847) @ 1053000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1053200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=06d4 Expected Instruction=06d4 
# 
# UVM_ERROR testbench.sv(847) @ 1053200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1053400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=339a Expected Instruction=339a 
# 
# UVM_ERROR testbench.sv(847) @ 1053400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1053600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=be1d Expected Instruction=be1d 
# 
# UVM_INFO testbench.sv(605) @ 1053600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1053600000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=5
# 
# UVM_INFO testbench.sv(602) @ 1053800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=57ba Expected Instruction=57ba 
# 
# UVM_ERROR testbench.sv(847) @ 1053800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1054000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=48f2 Expected Instruction=48f2 
# 
# UVM_ERROR testbench.sv(847) @ 1054000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1054200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=55e2 Expected Instruction=55e2 
# 
# UVM_ERROR testbench.sv(847) @ 1054200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1054400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b483 Expected Instruction=b483 
# 
# UVM_ERROR testbench.sv(847) @ 1054400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1054600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d5b Expected Instruction=3d5b 
# 
# UVM_ERROR testbench.sv(847) @ 1054600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1054800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=970b Expected Instruction=970b 
# 
# UVM_ERROR testbench.sv(847) @ 1054800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1055000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b937 Expected Instruction=b937 
# 
# UVM_ERROR testbench.sv(847) @ 1055000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1055200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=31ba Expected Instruction=31ba 
# 
# UVM_ERROR testbench.sv(847) @ 1055200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1055400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=973c Expected Instruction=973c 
# 
# UVM_ERROR testbench.sv(847) @ 1055400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1055600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d0f Expected Instruction=0d0f 
# 
# UVM_ERROR testbench.sv(847) @ 1055600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1055800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2e0d Expected Instruction=2e0d 
# 
# UVM_INFO testbench.sv(605) @ 1055800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1055800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1056000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4746 Expected Instruction=4746 
# 
# UVM_ERROR testbench.sv(847) @ 1056000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1056200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1cdd Expected Instruction=1cdd 
# 
# UVM_ERROR testbench.sv(847) @ 1056200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1056400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d34a Expected Instruction=d34a 
# 
# UVM_ERROR testbench.sv(847) @ 1056400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1056600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=79c7 Expected Instruction=79c7 
# 
# UVM_ERROR testbench.sv(847) @ 1056600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1056800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=12d6 Expected Instruction=12d6 
# 
# UVM_ERROR testbench.sv(847) @ 1056800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1057000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f1d Expected Instruction=6f1d 
# 
# UVM_ERROR testbench.sv(847) @ 1057000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1057200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=17ac Expected Instruction=17ac 
# 
# UVM_ERROR testbench.sv(847) @ 1057200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1057400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=82f9 Expected Instruction=82f9 
# 
# UVM_ERROR testbench.sv(847) @ 1057400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1057600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c257 Expected Instruction=c257 
# 
# UVM_ERROR testbench.sv(847) @ 1057600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1057800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af56 Expected Instruction=af56 
# 
# UVM_ERROR testbench.sv(847) @ 1057800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1058000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=716a Expected Instruction=716a 
# 
# UVM_ERROR testbench.sv(847) @ 1058000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1058200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=05d8 Expected Instruction=05d8 
# 
# UVM_ERROR testbench.sv(847) @ 1058200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1058400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bea0 Expected Instruction=bea0 
# 
# UVM_ERROR testbench.sv(847) @ 1058400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1058600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1923 Expected Instruction=1923 
# 
# UVM_ERROR testbench.sv(847) @ 1058600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1058800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=75e2 Expected Instruction=75e2 
# 
# UVM_ERROR testbench.sv(847) @ 1058800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1059000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a67d Expected Instruction=a67d 
# 
# UVM_ERROR testbench.sv(847) @ 1059000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1059200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d1c Expected Instruction=6d1c 
# 
# UVM_ERROR testbench.sv(847) @ 1059200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1059400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5479 Expected Instruction=5479 
# 
# UVM_ERROR testbench.sv(847) @ 1059400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1059600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=954c Expected Instruction=954c 
# 
# UVM_ERROR testbench.sv(847) @ 1059600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1059800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=567f Expected Instruction=567f 
# 
# UVM_ERROR testbench.sv(847) @ 1059800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1060000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=419f Expected Instruction=419f 
# 
# UVM_ERROR testbench.sv(847) @ 1060000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1060200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7706 Expected Instruction=7706 
# 
# UVM_ERROR testbench.sv(847) @ 1060200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1060400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7895 Expected Instruction=7895 
# 
# UVM_ERROR testbench.sv(847) @ 1060400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1060600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a318 Expected Instruction=a318 
# 
# UVM_ERROR testbench.sv(847) @ 1060600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1060800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7b77 Expected Instruction=7b77 
# 
# UVM_ERROR testbench.sv(847) @ 1060800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1061000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bfbc Expected Instruction=bfbc 
# 
# UVM_ERROR testbench.sv(847) @ 1061000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1061200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8969 Expected Instruction=8969 
# 
# UVM_ERROR testbench.sv(847) @ 1061200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1061400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=65a8 Expected Instruction=65a8 
# 
# UVM_ERROR testbench.sv(847) @ 1061400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1061600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7358 Expected Instruction=7358 
# 
# UVM_ERROR testbench.sv(847) @ 1061600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1061800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8de7 Expected Instruction=8de7 
# 
# UVM_ERROR testbench.sv(847) @ 1061800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1062000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8bf1 Expected Instruction=8bf1 
# 
# UVM_ERROR testbench.sv(847) @ 1062000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1062200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2c6d Expected Instruction=2c6d 
# 
# UVM_ERROR testbench.sv(847) @ 1062200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1062400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c1e5 Expected Instruction=c1e5 
# 
# UVM_ERROR testbench.sv(847) @ 1062400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1062600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c62 Expected Instruction=8c62 
# 
# UVM_ERROR testbench.sv(847) @ 1062600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1062800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8998 Expected Instruction=8998 
# 
# UVM_ERROR testbench.sv(847) @ 1062800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1063000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1105 Expected Instruction=1105 
# 
# UVM_ERROR testbench.sv(847) @ 1063000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1063200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd4c Expected Instruction=bd4c 
# 
# UVM_ERROR testbench.sv(847) @ 1063200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1063400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8ea6 Expected Instruction=8ea6 
# 
# UVM_ERROR testbench.sv(847) @ 1063400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1063600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=04b5 Expected Instruction=04b5 
# 
# UVM_ERROR testbench.sv(847) @ 1063600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1063800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8865 Expected Instruction=8865 
# 
# UVM_ERROR testbench.sv(847) @ 1063800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1064000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8806 Expected Instruction=8806 
# 
# UVM_INFO testbench.sv(605) @ 1064000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1064000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=0 
# 
# UVM_INFO testbench.sv(602) @ 1064200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8fbb Expected Instruction=8fbb 
# 
# UVM_ERROR testbench.sv(847) @ 1064200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1064400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5290 Expected Instruction=5290 
# 
# UVM_ERROR testbench.sv(847) @ 1064400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1064600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=410c Expected Instruction=410c 
# 
# UVM_ERROR testbench.sv(847) @ 1064600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1064800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ed33 Expected Instruction=ed33 
# 
# UVM_ERROR testbench.sv(847) @ 1064800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1065000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e96d Expected Instruction=e96d 
# 
# UVM_ERROR testbench.sv(847) @ 1065000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1065200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9cc5 Expected Instruction=9cc5 
# 
# UVM_ERROR testbench.sv(847) @ 1065200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1065400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=675e Expected Instruction=675e 
# 
# UVM_ERROR testbench.sv(847) @ 1065400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1065600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c792 Expected Instruction=c792 
# 
# UVM_ERROR testbench.sv(847) @ 1065600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1065800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e109 Expected Instruction=e109 
# 
# UVM_ERROR testbench.sv(847) @ 1065800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1066000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=90fc Expected Instruction=90fc 
# 
# UVM_ERROR testbench.sv(847) @ 1066000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1066200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ecd2 Expected Instruction=ecd2 
# 
# UVM_ERROR testbench.sv(847) @ 1066200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1066400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e772 Expected Instruction=e772 
# 
# UVM_ERROR testbench.sv(847) @ 1066400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1066600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=daf2 Expected Instruction=daf2 
# 
# UVM_ERROR testbench.sv(847) @ 1066600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1066800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a65b Expected Instruction=a65b 
# 
# UVM_ERROR testbench.sv(847) @ 1066800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1067000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4469 Expected Instruction=4469 
# 
# UVM_ERROR testbench.sv(847) @ 1067000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1067200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bded Expected Instruction=bded 
# 
# UVM_ERROR testbench.sv(847) @ 1067200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1067400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=05ed Expected Instruction=05ed 
# 
# UVM_ERROR testbench.sv(847) @ 1067400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1067600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=105f Expected Instruction=105f 
# 
# UVM_ERROR testbench.sv(847) @ 1067600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1067800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=10b6 Expected Instruction=10b6 
# 
# UVM_ERROR testbench.sv(847) @ 1067800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1068000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4852 Expected Instruction=4852 
# 
# UVM_ERROR testbench.sv(847) @ 1068000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1068200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d486 Expected Instruction=d486 
# 
# UVM_ERROR testbench.sv(847) @ 1068200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1068400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1015 Expected Instruction=1015 
# 
# UVM_INFO testbench.sv(605) @ 1068400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(640) @ 1068400000: uvm_test_top.env.sb [SUBTRACTION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1068600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4e87 Expected Instruction=4e87 
# 
# UVM_ERROR testbench.sv(847) @ 1068600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1068800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8325 Expected Instruction=8325 
# 
# UVM_ERROR testbench.sv(847) @ 1068800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1069000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ece Expected Instruction=3ece 
# 
# UVM_ERROR testbench.sv(847) @ 1069000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1069200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a73a Expected Instruction=a73a 
# 
# UVM_ERROR testbench.sv(847) @ 1069200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1069400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc3a Expected Instruction=cc3a 
# 
# UVM_INFO testbench.sv(605) @ 1069400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1069400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1069600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c60b Expected Instruction=c60b 
# 
# UVM_INFO testbench.sv(605) @ 1069600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1069600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1069800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0a8b Expected Instruction=0a8b 
# 
# UVM_ERROR testbench.sv(847) @ 1069800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1070000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9667 Expected Instruction=9667 
# 
# UVM_ERROR testbench.sv(847) @ 1070000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1070200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=75c7 Expected Instruction=75c7 
# 
# UVM_ERROR testbench.sv(847) @ 1070200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1070400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c377 Expected Instruction=c377 
# 
# UVM_ERROR testbench.sv(847) @ 1070400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1070600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c11a Expected Instruction=c11a 
# 
# UVM_ERROR testbench.sv(847) @ 1070600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1070800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e704 Expected Instruction=e704 
# 
# UVM_ERROR testbench.sv(847) @ 1070800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1071000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=44d7 Expected Instruction=44d7 
# 
# UVM_ERROR testbench.sv(847) @ 1071000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1071200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5104 Expected Instruction=5104 
# 
# UVM_ERROR testbench.sv(847) @ 1071200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1071400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b2b Expected Instruction=2b2b 
# 
# UVM_ERROR testbench.sv(847) @ 1071400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1071600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b524 Expected Instruction=b524 
# 
# UVM_ERROR testbench.sv(847) @ 1071600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1071800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=538b Expected Instruction=538b 
# 
# UVM_ERROR testbench.sv(847) @ 1071800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1072000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=efd2 Expected Instruction=efd2 
# 
# UVM_ERROR testbench.sv(847) @ 1072000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1072200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=57dc Expected Instruction=57dc 
# 
# UVM_ERROR testbench.sv(847) @ 1072200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1072400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8bb8 Expected Instruction=8bb8 
# 
# UVM_ERROR testbench.sv(847) @ 1072400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1072600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=daa4 Expected Instruction=daa4 
# 
# UVM_ERROR testbench.sv(847) @ 1072600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1072800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=61de Expected Instruction=61de 
# 
# UVM_ERROR testbench.sv(847) @ 1072800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1073000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d050 Expected Instruction=d050 
# 
# UVM_ERROR testbench.sv(847) @ 1073000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1073200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df0a Expected Instruction=df0a 
# 
# UVM_ERROR testbench.sv(847) @ 1073200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1073400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=155d Expected Instruction=155d 
# 
# UVM_ERROR testbench.sv(847) @ 1073400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1073600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c71e Expected Instruction=c71e 
# 
# UVM_ERROR testbench.sv(847) @ 1073600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1073800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5dc1 Expected Instruction=5dc1 
# 
# UVM_ERROR testbench.sv(847) @ 1073800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1074000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cf88 Expected Instruction=cf88 
# 
# UVM_ERROR testbench.sv(847) @ 1074000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1074200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=71e8 Expected Instruction=71e8 
# 
# UVM_ERROR testbench.sv(847) @ 1074200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1074400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=16d7 Expected Instruction=16d7 
# 
# UVM_ERROR testbench.sv(847) @ 1074400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1074600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=907b Expected Instruction=907b 
# 
# UVM_ERROR testbench.sv(847) @ 1074600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1074800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b66 Expected Instruction=8b66 
# 
# UVM_ERROR testbench.sv(847) @ 1074800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1075000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2a7d Expected Instruction=2a7d 
# 
# UVM_ERROR testbench.sv(847) @ 1075000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1075200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de73 Expected Instruction=de73 
# 
# UVM_ERROR testbench.sv(847) @ 1075200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1075400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c4c1 Expected Instruction=c4c1 
# 
# UVM_ERROR testbench.sv(847) @ 1075400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1075600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=86b7 Expected Instruction=86b7 
# 
# UVM_ERROR testbench.sv(847) @ 1075600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1075800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dad7 Expected Instruction=dad7 
# 
# UVM_ERROR testbench.sv(847) @ 1075800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1076000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c21 Expected Instruction=9c21 
# 
# UVM_INFO testbench.sv(605) @ 1076000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1076000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1076200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3bf9 Expected Instruction=3bf9 
# 
# UVM_ERROR testbench.sv(847) @ 1076200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1076400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4373 Expected Instruction=4373 
# 
# UVM_ERROR testbench.sv(847) @ 1076400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1076600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1248 Expected Instruction=1248 
# 
# UVM_ERROR testbench.sv(847) @ 1076600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1076800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0f12 Expected Instruction=0f12 
# 
# UVM_ERROR testbench.sv(847) @ 1076800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1077000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7e32 Expected Instruction=7e32 
# 
# UVM_INFO testbench.sv(605) @ 1077000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1077000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1077200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b36e Expected Instruction=b36e 
# 
# UVM_ERROR testbench.sv(847) @ 1077200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1077400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9eb1 Expected Instruction=9eb1 
# 
# UVM_ERROR testbench.sv(847) @ 1077400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1077600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a293 Expected Instruction=a293 
# 
# UVM_ERROR testbench.sv(847) @ 1077600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1077800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a8ce Expected Instruction=a8ce 
# 
# UVM_ERROR testbench.sv(847) @ 1077800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1078000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3db1 Expected Instruction=3db1 
# 
# UVM_ERROR testbench.sv(847) @ 1078000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1078200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce44 Expected Instruction=ce44 
# 
# UVM_ERROR testbench.sv(847) @ 1078200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1078400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9d71 Expected Instruction=9d71 
# 
# UVM_ERROR testbench.sv(847) @ 1078400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1078600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9510 Expected Instruction=9510 
# 
# UVM_ERROR testbench.sv(847) @ 1078600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1078800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b500 Expected Instruction=b500 
# 
# UVM_ERROR testbench.sv(847) @ 1078800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1079000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3cce Expected Instruction=3cce 
# 
# UVM_ERROR testbench.sv(847) @ 1079000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1079200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3bed Expected Instruction=3bed 
# 
# UVM_ERROR testbench.sv(847) @ 1079200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1079400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d30 Expected Instruction=3d30 
# 
# UVM_ERROR testbench.sv(847) @ 1079400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1079600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a4df Expected Instruction=a4df 
# 
# UVM_ERROR testbench.sv(847) @ 1079600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1079800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9313 Expected Instruction=9313 
# 
# UVM_ERROR testbench.sv(847) @ 1079800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1080000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d23 Expected Instruction=7d23 
# 
# UVM_ERROR testbench.sv(847) @ 1080000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1080200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4cc7 Expected Instruction=4cc7 
# 
# UVM_ERROR testbench.sv(847) @ 1080200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1080400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=94b4 Expected Instruction=94b4 
# 
# UVM_ERROR testbench.sv(847) @ 1080400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1080600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba01 Expected Instruction=ba01 
# 
# UVM_INFO testbench.sv(605) @ 1080600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1080600000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=1
# 
# UVM_INFO testbench.sv(602) @ 1080800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b1c0 Expected Instruction=b1c0 
# 
# UVM_ERROR testbench.sv(847) @ 1080800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1081000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4fec Expected Instruction=4fec 
# 
# UVM_ERROR testbench.sv(847) @ 1081000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1081200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2449 Expected Instruction=2449 
# 
# UVM_ERROR testbench.sv(847) @ 1081200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1081400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1653 Expected Instruction=1653 
# 
# UVM_ERROR testbench.sv(847) @ 1081400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1081600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=edef Expected Instruction=edef 
# 
# UVM_ERROR testbench.sv(847) @ 1081600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1081800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee1f Expected Instruction=ee1f 
# 
# UVM_INFO testbench.sv(605) @ 1081800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1081800000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=60959 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1082000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ddd7 Expected Instruction=ddd7 
# 
# UVM_ERROR testbench.sv(847) @ 1082000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1082200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a28 Expected Instruction=7a28 
# 
# UVM_INFO testbench.sv(605) @ 1082200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1082200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1082400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ffd Expected Instruction=2ffd 
# 
# UVM_ERROR testbench.sv(847) @ 1082400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1082600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1409 Expected Instruction=1409 
# 
# UVM_INFO testbench.sv(605) @ 1082600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1082600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1082800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8dbf Expected Instruction=8dbf 
# 
# UVM_ERROR testbench.sv(847) @ 1082800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1083000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc66 Expected Instruction=dc66 
# 
# UVM_ERROR testbench.sv(847) @ 1083000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1083200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=54ee Expected Instruction=54ee 
# 
# UVM_ERROR testbench.sv(847) @ 1083200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1083400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=687a Expected Instruction=687a 
# 
# UVM_ERROR testbench.sv(847) @ 1083400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1083600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b612 Expected Instruction=b612 
# 
# UVM_INFO testbench.sv(605) @ 1083600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1083600000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=2
# 
# UVM_INFO testbench.sv(602) @ 1083800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2f97 Expected Instruction=2f97 
# 
# UVM_ERROR testbench.sv(847) @ 1083800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1084000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4f65 Expected Instruction=4f65 
# 
# UVM_ERROR testbench.sv(847) @ 1084000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1084200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0598 Expected Instruction=0598 
# 
# UVM_ERROR testbench.sv(847) @ 1084200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1084400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b38 Expected Instruction=6b38 
# 
# UVM_ERROR testbench.sv(847) @ 1084400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1084600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1cb3 Expected Instruction=1cb3 
# 
# UVM_ERROR testbench.sv(847) @ 1084600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1084800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=612b Expected Instruction=612b 
# 
# UVM_ERROR testbench.sv(847) @ 1084800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1085000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ede Expected Instruction=2ede 
# 
# UVM_ERROR testbench.sv(847) @ 1085000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1085200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=12d5 Expected Instruction=12d5 
# 
# UVM_ERROR testbench.sv(847) @ 1085200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1085400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7abe Expected Instruction=7abe 
# 
# UVM_ERROR testbench.sv(847) @ 1085400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1085600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=527e Expected Instruction=527e 
# 
# UVM_ERROR testbench.sv(847) @ 1085600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1085800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dcee Expected Instruction=dcee 
# 
# UVM_ERROR testbench.sv(847) @ 1085800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1086000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ebf Expected Instruction=3ebf 
# 
# UVM_ERROR testbench.sv(847) @ 1086000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1086200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=483a Expected Instruction=483a 
# 
# UVM_INFO testbench.sv(605) @ 1086200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(684) @ 1086200000: uvm_test_top.env.sb [AND/NAND_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1086400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=98f2 Expected Instruction=98f2 
# 
# UVM_ERROR testbench.sv(847) @ 1086400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1086600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ea2 Expected Instruction=9ea2 
# 
# UVM_ERROR testbench.sv(847) @ 1086600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1086800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0073 Expected Instruction=0073 
# 
# UVM_ERROR testbench.sv(847) @ 1086800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1087000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a4e6 Expected Instruction=a4e6 
# 
# UVM_ERROR testbench.sv(847) @ 1087000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1087200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bfa0 Expected Instruction=bfa0 
# 
# UVM_ERROR testbench.sv(847) @ 1087200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1087400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=673e Expected Instruction=673e 
# 
# UVM_ERROR testbench.sv(847) @ 1087400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1087600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=003d Expected Instruction=003d 
# 
# UVM_INFO testbench.sv(605) @ 1087600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(629) @ 1087600000: uvm_test_top.env.sb [ADDITION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1087800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8beb Expected Instruction=8beb 
# 
# UVM_ERROR testbench.sv(847) @ 1087800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1088000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d7c9 Expected Instruction=d7c9 
# 
# UVM_ERROR testbench.sv(847) @ 1088000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1088200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=588b Expected Instruction=588b 
# 
# UVM_ERROR testbench.sv(847) @ 1088200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1088400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d7b Expected Instruction=0d7b 
# 
# UVM_ERROR testbench.sv(847) @ 1088400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1088600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d1d6 Expected Instruction=d1d6 
# 
# UVM_ERROR testbench.sv(847) @ 1088600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1088800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7dd4 Expected Instruction=7dd4 
# 
# UVM_ERROR testbench.sv(847) @ 1088800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1089000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2fa4 Expected Instruction=2fa4 
# 
# UVM_ERROR testbench.sv(847) @ 1089000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1089200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2adb Expected Instruction=2adb 
# 
# UVM_ERROR testbench.sv(847) @ 1089200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1089400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=57f6 Expected Instruction=57f6 
# 
# UVM_ERROR testbench.sv(847) @ 1089400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1089600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=294e Expected Instruction=294e 
# 
# UVM_ERROR testbench.sv(847) @ 1089600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1089800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ea4 Expected Instruction=0ea4 
# 
# UVM_ERROR testbench.sv(847) @ 1089800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1090000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=69b8 Expected Instruction=69b8 
# 
# UVM_ERROR testbench.sv(847) @ 1090000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1090200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7177 Expected Instruction=7177 
# 
# UVM_ERROR testbench.sv(847) @ 1090200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1090400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aaef Expected Instruction=aaef 
# 
# UVM_ERROR testbench.sv(847) @ 1090400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1090600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f81 Expected Instruction=5f81 
# 
# UVM_ERROR testbench.sv(847) @ 1090600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1090800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=97c9 Expected Instruction=97c9 
# 
# UVM_ERROR testbench.sv(847) @ 1090800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1091000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=87ec Expected Instruction=87ec 
# 
# UVM_ERROR testbench.sv(847) @ 1091000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1091200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d8f9 Expected Instruction=d8f9 
# 
# UVM_ERROR testbench.sv(847) @ 1091200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1091400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=94fd Expected Instruction=94fd 
# 
# UVM_ERROR testbench.sv(847) @ 1091400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1091600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3402 Expected Instruction=3402 
# 
# UVM_INFO testbench.sv(605) @ 1091600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1091600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1091800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0433 Expected Instruction=0433 
# 
# UVM_INFO testbench.sv(605) @ 1091800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1091800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1092000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c0e Expected Instruction=3c0e 
# 
# UVM_INFO testbench.sv(605) @ 1092000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1092000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1092200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4045 Expected Instruction=4045 
# 
# UVM_ERROR testbench.sv(847) @ 1092200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1092400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3986 Expected Instruction=3986 
# 
# UVM_ERROR testbench.sv(847) @ 1092400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1092600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d3eb Expected Instruction=d3eb 
# 
# UVM_ERROR testbench.sv(847) @ 1092600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1092800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8823 Expected Instruction=8823 
# 
# UVM_INFO testbench.sv(605) @ 1092800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1092800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=0 
# 
# UVM_INFO testbench.sv(602) @ 1093000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3478 Expected Instruction=3478 
# 
# UVM_ERROR testbench.sv(847) @ 1093000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1093200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e06e Expected Instruction=e06e 
# 
# UVM_ERROR testbench.sv(847) @ 1093200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1093400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bfef Expected Instruction=bfef 
# 
# UVM_ERROR testbench.sv(847) @ 1093400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1093600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1fe0 Expected Instruction=1fe0 
# 
# UVM_ERROR testbench.sv(847) @ 1093600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1093800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bec7 Expected Instruction=bec7 
# 
# UVM_ERROR testbench.sv(847) @ 1093800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1094000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c9a4 Expected Instruction=c9a4 
# 
# UVM_ERROR testbench.sv(847) @ 1094000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1094200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6fab Expected Instruction=6fab 
# 
# UVM_ERROR testbench.sv(847) @ 1094200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1094400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ea7 Expected Instruction=2ea7 
# 
# UVM_ERROR testbench.sv(847) @ 1094400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1094600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3bc7 Expected Instruction=3bc7 
# 
# UVM_ERROR testbench.sv(847) @ 1094600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1094800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=762f Expected Instruction=762f 
# 
# UVM_INFO testbench.sv(605) @ 1094800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1094800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1095000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4855 Expected Instruction=4855 
# 
# UVM_ERROR testbench.sv(847) @ 1095000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1095200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b1b8 Expected Instruction=b1b8 
# 
# UVM_ERROR testbench.sv(847) @ 1095200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1095400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb68 Expected Instruction=cb68 
# 
# UVM_ERROR testbench.sv(847) @ 1095400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1095600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b1f Expected Instruction=1b1f 
# 
# UVM_ERROR testbench.sv(847) @ 1095600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1095800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae00 Expected Instruction=ae00 
# 
# UVM_INFO testbench.sv(605) @ 1095800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1095800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1096000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=471c Expected Instruction=471c 
# 
# UVM_ERROR testbench.sv(847) @ 1096000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1096200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9d0f Expected Instruction=9d0f 
# 
# UVM_ERROR testbench.sv(847) @ 1096200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1096400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=11e4 Expected Instruction=11e4 
# 
# UVM_ERROR testbench.sv(847) @ 1096400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1096600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=be80 Expected Instruction=be80 
# 
# UVM_ERROR testbench.sv(847) @ 1096600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1096800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7fa9 Expected Instruction=7fa9 
# 
# UVM_ERROR testbench.sv(847) @ 1096800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1097000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c8a Expected Instruction=9c8a 
# 
# UVM_ERROR testbench.sv(847) @ 1097000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1097200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b95 Expected Instruction=9b95 
# 
# UVM_ERROR testbench.sv(847) @ 1097200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1097400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7764 Expected Instruction=7764 
# 
# UVM_ERROR testbench.sv(847) @ 1097400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1097600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a93 Expected Instruction=1a93 
# 
# UVM_ERROR testbench.sv(847) @ 1097600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1097800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c144 Expected Instruction=c144 
# 
# UVM_ERROR testbench.sv(847) @ 1097800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1098000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=863c Expected Instruction=863c 
# 
# UVM_INFO testbench.sv(605) @ 1098000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1098000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1098200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=120e Expected Instruction=120e 
# 
# UVM_INFO testbench.sv(605) @ 1098200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1098200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1098400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7dbf Expected Instruction=7dbf 
# 
# UVM_ERROR testbench.sv(847) @ 1098400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1098600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=929a Expected Instruction=929a 
# 
# UVM_ERROR testbench.sv(847) @ 1098600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1098800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=28da Expected Instruction=28da 
# 
# UVM_ERROR testbench.sv(847) @ 1098800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1099000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7867 Expected Instruction=7867 
# 
# UVM_ERROR testbench.sv(847) @ 1099000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1099200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4f93 Expected Instruction=4f93 
# 
# UVM_ERROR testbench.sv(847) @ 1099200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1099400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a565 Expected Instruction=a565 
# 
# UVM_ERROR testbench.sv(847) @ 1099400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1099600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=366e Expected Instruction=366e 
# 
# UVM_ERROR testbench.sv(847) @ 1099600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1099800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=63ae Expected Instruction=63ae 
# 
# UVM_ERROR testbench.sv(847) @ 1099800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1100000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=87f6 Expected Instruction=87f6 
# 
# UVM_ERROR testbench.sv(847) @ 1100000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1100200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d4ca Expected Instruction=d4ca 
# 
# UVM_ERROR testbench.sv(847) @ 1100200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1100400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a77 Expected Instruction=6a77 
# 
# UVM_ERROR testbench.sv(847) @ 1100400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1100600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a092 Expected Instruction=a092 
# 
# UVM_ERROR testbench.sv(847) @ 1100600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1100800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d7b2 Expected Instruction=d7b2 
# 
# UVM_ERROR testbench.sv(847) @ 1100800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1101000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c341 Expected Instruction=c341 
# 
# UVM_ERROR testbench.sv(847) @ 1101000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1101200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba40 Expected Instruction=ba40 
# 
# UVM_ERROR testbench.sv(847) @ 1101200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1101400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a71 Expected Instruction=1a71 
# 
# UVM_ERROR testbench.sv(847) @ 1101400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1101600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cf18 Expected Instruction=cf18 
# 
# UVM_ERROR testbench.sv(847) @ 1101600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1101800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4aec Expected Instruction=4aec 
# 
# UVM_ERROR testbench.sv(847) @ 1101800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1102000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ed36 Expected Instruction=ed36 
# 
# UVM_ERROR testbench.sv(847) @ 1102000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1102200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db87 Expected Instruction=db87 
# 
# UVM_ERROR testbench.sv(847) @ 1102200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1102400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8984 Expected Instruction=8984 
# 
# UVM_ERROR testbench.sv(847) @ 1102400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1102600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1351 Expected Instruction=1351 
# 
# UVM_ERROR testbench.sv(847) @ 1102600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1102800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=118d Expected Instruction=118d 
# 
# UVM_ERROR testbench.sv(847) @ 1102800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1103000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=03fc Expected Instruction=03fc 
# 
# UVM_ERROR testbench.sv(847) @ 1103000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1103200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0f22 Expected Instruction=0f22 
# 
# UVM_ERROR testbench.sv(847) @ 1103200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1103400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a0ed Expected Instruction=a0ed 
# 
# UVM_ERROR testbench.sv(847) @ 1103400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1103600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b210 Expected Instruction=b210 
# 
# UVM_INFO testbench.sv(605) @ 1103600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(795) @ 1103600000: uvm_test_top.env.sb [MEM_STORE_ADDR_PASS ] Actual Mem Addr=0 Expected Mem Addr=0 
# 
# UVM_ERROR testbench.sv(810) @ 1103600000: uvm_test_top.env.sb [MEM_STORE_EN_FAIL] Actual Calculation=0 Expected Calculation=1 
# 
# UVM_INFO testbench.sv(602) @ 1103800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=94fb Expected Instruction=94fb 
# 
# UVM_ERROR testbench.sv(847) @ 1103800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1104000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df87 Expected Instruction=df87 
# 
# UVM_ERROR testbench.sv(847) @ 1104000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1104200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7282 Expected Instruction=7282 
# 
# UVM_ERROR testbench.sv(847) @ 1104200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1104400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bfe4 Expected Instruction=bfe4 
# 
# UVM_ERROR testbench.sv(847) @ 1104400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1104600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3b3a Expected Instruction=3b3a 
# 
# UVM_ERROR testbench.sv(847) @ 1104600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1104800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=446c Expected Instruction=446c 
# 
# UVM_ERROR testbench.sv(847) @ 1104800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1105000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=808b Expected Instruction=808b 
# 
# UVM_ERROR testbench.sv(847) @ 1105000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1105200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea1d Expected Instruction=ea1d 
# 
# UVM_INFO testbench.sv(605) @ 1105200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1105200000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=59933 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1105400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9f33 Expected Instruction=9f33 
# 
# UVM_ERROR testbench.sv(847) @ 1105400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1105600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=69fe Expected Instruction=69fe 
# 
# UVM_ERROR testbench.sv(847) @ 1105600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1105800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b416 Expected Instruction=b416 
# 
# UVM_INFO testbench.sv(605) @ 1105800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1105800000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=6
# 
# UVM_INFO testbench.sv(602) @ 1106000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e3e Expected Instruction=8e3e 
# 
# UVM_INFO testbench.sv(605) @ 1106000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1106000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1106200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1cce Expected Instruction=1cce 
# 
# UVM_ERROR testbench.sv(847) @ 1106200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1106400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=66bf Expected Instruction=66bf 
# 
# UVM_ERROR testbench.sv(847) @ 1106400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1106600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7943 Expected Instruction=7943 
# 
# UVM_ERROR testbench.sv(847) @ 1106600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1106800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6862 Expected Instruction=6862 
# 
# UVM_ERROR testbench.sv(847) @ 1106800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1107000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba2c Expected Instruction=ba2c 
# 
# UVM_INFO testbench.sv(605) @ 1107000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1107000000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=4
# 
# UVM_INFO testbench.sv(602) @ 1107200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2234 Expected Instruction=2234 
# 
# UVM_INFO testbench.sv(605) @ 1107200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1107200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1107400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec6e Expected Instruction=ec6e 
# 
# UVM_ERROR testbench.sv(847) @ 1107400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1107600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b47 Expected Instruction=8b47 
# 
# UVM_ERROR testbench.sv(847) @ 1107600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1107800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7b65 Expected Instruction=7b65 
# 
# UVM_ERROR testbench.sv(847) @ 1107800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1108000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a680 Expected Instruction=a680 
# 
# UVM_ERROR testbench.sv(847) @ 1108000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1108200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=40dd Expected Instruction=40dd 
# 
# UVM_ERROR testbench.sv(847) @ 1108200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1108400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d772 Expected Instruction=d772 
# 
# UVM_ERROR testbench.sv(847) @ 1108400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1108600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3da6 Expected Instruction=3da6 
# 
# UVM_ERROR testbench.sv(847) @ 1108600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1108800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9bff Expected Instruction=9bff 
# 
# UVM_ERROR testbench.sv(847) @ 1108800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1109000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=37b4 Expected Instruction=37b4 
# 
# UVM_ERROR testbench.sv(847) @ 1109000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1109200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=797a Expected Instruction=797a 
# 
# UVM_ERROR testbench.sv(847) @ 1109200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1109400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d23 Expected Instruction=6d23 
# 
# UVM_ERROR testbench.sv(847) @ 1109400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1109600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d7d7 Expected Instruction=d7d7 
# 
# UVM_ERROR testbench.sv(847) @ 1109600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1109800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1dc3 Expected Instruction=1dc3 
# 
# UVM_ERROR testbench.sv(847) @ 1109800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1110000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e26e Expected Instruction=e26e 
# 
# UVM_ERROR testbench.sv(847) @ 1110000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1110200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a9c Expected Instruction=7a9c 
# 
# UVM_ERROR testbench.sv(847) @ 1110200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1110400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d86 Expected Instruction=1d86 
# 
# UVM_ERROR testbench.sv(847) @ 1110400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1110600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab13 Expected Instruction=ab13 
# 
# UVM_ERROR testbench.sv(847) @ 1110600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1110800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=57fb Expected Instruction=57fb 
# 
# UVM_ERROR testbench.sv(847) @ 1110800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1111000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=96cf Expected Instruction=96cf 
# 
# UVM_ERROR testbench.sv(847) @ 1111000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1111200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b8c Expected Instruction=6b8c 
# 
# UVM_ERROR testbench.sv(847) @ 1111200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1111400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=107f Expected Instruction=107f 
# 
# UVM_ERROR testbench.sv(847) @ 1111400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1111600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2e8c Expected Instruction=2e8c 
# 
# UVM_ERROR testbench.sv(847) @ 1111600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1111800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5658 Expected Instruction=5658 
# 
# UVM_ERROR testbench.sv(847) @ 1111800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1112000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4a28 Expected Instruction=4a28 
# 
# UVM_INFO testbench.sv(605) @ 1112000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1112000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1112200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e279 Expected Instruction=e279 
# 
# UVM_ERROR testbench.sv(847) @ 1112200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1112400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4e71 Expected Instruction=4e71 
# 
# UVM_ERROR testbench.sv(847) @ 1112400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1112600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2e4c Expected Instruction=2e4c 
# 
# UVM_ERROR testbench.sv(847) @ 1112600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1112800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0362 Expected Instruction=0362 
# 
# UVM_ERROR testbench.sv(847) @ 1112800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1113000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=182c Expected Instruction=182c 
# 
# UVM_INFO testbench.sv(605) @ 1113000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(640) @ 1113000000: uvm_test_top.env.sb [SUBTRACTION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1113200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2e5a Expected Instruction=2e5a 
# 
# UVM_ERROR testbench.sv(847) @ 1113200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1113400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb14 Expected Instruction=eb14 
# 
# UVM_ERROR testbench.sv(847) @ 1113400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1113600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=498d Expected Instruction=498d 
# 
# UVM_ERROR testbench.sv(847) @ 1113600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1113800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=55b9 Expected Instruction=55b9 
# 
# UVM_ERROR testbench.sv(847) @ 1113800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1114000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b345 Expected Instruction=b345 
# 
# UVM_ERROR testbench.sv(847) @ 1114000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1114200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3457 Expected Instruction=3457 
# 
# UVM_ERROR testbench.sv(847) @ 1114200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1114400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7ad6 Expected Instruction=7ad6 
# 
# UVM_ERROR testbench.sv(847) @ 1114400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1114600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7647 Expected Instruction=7647 
# 
# UVM_ERROR testbench.sv(847) @ 1114600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1114800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4a71 Expected Instruction=4a71 
# 
# UVM_ERROR testbench.sv(847) @ 1114800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1115000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=740f Expected Instruction=740f 
# 
# UVM_INFO testbench.sv(605) @ 1115000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1115000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1115200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c531 Expected Instruction=c531 
# 
# UVM_ERROR testbench.sv(847) @ 1115200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1115400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=76ad Expected Instruction=76ad 
# 
# UVM_ERROR testbench.sv(847) @ 1115400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1115600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4a0b Expected Instruction=4a0b 
# 
# UVM_INFO testbench.sv(605) @ 1115600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1115600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1115800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=12be Expected Instruction=12be 
# 
# UVM_ERROR testbench.sv(847) @ 1115800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1116000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=625c Expected Instruction=625c 
# 
# UVM_ERROR testbench.sv(847) @ 1116000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1116200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e5bb Expected Instruction=e5bb 
# 
# UVM_ERROR testbench.sv(847) @ 1116200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1116400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=79b5 Expected Instruction=79b5 
# 
# UVM_ERROR testbench.sv(847) @ 1116400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1116600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e356 Expected Instruction=e356 
# 
# UVM_ERROR testbench.sv(847) @ 1116600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1116800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=91fe Expected Instruction=91fe 
# 
# UVM_ERROR testbench.sv(847) @ 1116800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1117000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=24d1 Expected Instruction=24d1 
# 
# UVM_ERROR testbench.sv(847) @ 1117000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1117200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3cc8 Expected Instruction=3cc8 
# 
# UVM_ERROR testbench.sv(847) @ 1117200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1117400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5194 Expected Instruction=5194 
# 
# UVM_ERROR testbench.sv(847) @ 1117400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1117600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2768 Expected Instruction=2768 
# 
# UVM_ERROR testbench.sv(847) @ 1117600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1117800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7942 Expected Instruction=7942 
# 
# UVM_ERROR testbench.sv(847) @ 1117800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1118000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7009 Expected Instruction=7009 
# 
# UVM_INFO testbench.sv(605) @ 1118000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(734) @ 1118000000: uvm_test_top.env.sb [BUFF/INV_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1118200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a0e1 Expected Instruction=a0e1 
# 
# UVM_ERROR testbench.sv(847) @ 1118200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1118400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5ac4 Expected Instruction=5ac4 
# 
# UVM_ERROR testbench.sv(847) @ 1118400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1118600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d947 Expected Instruction=d947 
# 
# UVM_ERROR testbench.sv(847) @ 1118600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1118800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2889 Expected Instruction=2889 
# 
# UVM_ERROR testbench.sv(847) @ 1118800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1119000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=792a Expected Instruction=792a 
# 
# UVM_ERROR testbench.sv(847) @ 1119000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1119200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5dbd Expected Instruction=5dbd 
# 
# UVM_ERROR testbench.sv(847) @ 1119200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1119400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4e0b Expected Instruction=4e0b 
# 
# UVM_INFO testbench.sv(605) @ 1119400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1119400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1119600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9a51 Expected Instruction=9a51 
# 
# UVM_ERROR testbench.sv(847) @ 1119600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1119800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=412b Expected Instruction=412b 
# 
# UVM_ERROR testbench.sv(847) @ 1119800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1120000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2bee Expected Instruction=2bee 
# 
# UVM_ERROR testbench.sv(847) @ 1120000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1120200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9fb6 Expected Instruction=9fb6 
# 
# UVM_ERROR testbench.sv(847) @ 1120200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1120400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6211 Expected Instruction=6211 
# 
# UVM_INFO testbench.sv(605) @ 1120400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1120400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1120600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d589 Expected Instruction=d589 
# 
# UVM_ERROR testbench.sv(847) @ 1120600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1120800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=486e Expected Instruction=486e 
# 
# UVM_ERROR testbench.sv(847) @ 1120800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1121000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa8f Expected Instruction=aa8f 
# 
# UVM_ERROR testbench.sv(847) @ 1121000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1121200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b8b Expected Instruction=9b8b 
# 
# UVM_ERROR testbench.sv(847) @ 1121200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1121400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7222 Expected Instruction=7222 
# 
# UVM_INFO testbench.sv(605) @ 1121400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1121400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1121600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0604 Expected Instruction=0604 
# 
# UVM_INFO testbench.sv(605) @ 1121600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1121600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1121800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca56 Expected Instruction=ca56 
# 
# UVM_ERROR testbench.sv(847) @ 1121800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1122000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b530 Expected Instruction=b530 
# 
# UVM_ERROR testbench.sv(847) @ 1122000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1122200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d0a Expected Instruction=1d0a 
# 
# UVM_ERROR testbench.sv(847) @ 1122200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1122400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bab4 Expected Instruction=bab4 
# 
# UVM_ERROR testbench.sv(847) @ 1122400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1122600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9984 Expected Instruction=9984 
# 
# UVM_ERROR testbench.sv(847) @ 1122600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1122800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b2a2 Expected Instruction=b2a2 
# 
# UVM_ERROR testbench.sv(847) @ 1122800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1123000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e1ac Expected Instruction=e1ac 
# 
# UVM_ERROR testbench.sv(847) @ 1123000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1123200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1f07 Expected Instruction=1f07 
# 
# UVM_ERROR testbench.sv(847) @ 1123200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1123400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ed2f Expected Instruction=ed2f 
# 
# UVM_ERROR testbench.sv(847) @ 1123400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1123600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=73f3 Expected Instruction=73f3 
# 
# UVM_ERROR testbench.sv(847) @ 1123600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1123800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2002 Expected Instruction=2002 
# 
# UVM_INFO testbench.sv(605) @ 1123800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(666) @ 1123800000: uvm_test_top.env.sb [DECREMENT_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1124000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af0a Expected Instruction=af0a 
# 
# UVM_ERROR testbench.sv(847) @ 1124000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1124200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae9a Expected Instruction=ae9a 
# 
# UVM_ERROR testbench.sv(847) @ 1124200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1124400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ac5c Expected Instruction=ac5c 
# 
# UVM_ERROR testbench.sv(847) @ 1124400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1124600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3fba Expected Instruction=3fba 
# 
# UVM_ERROR testbench.sv(847) @ 1124600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1124800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd92 Expected Instruction=bd92 
# 
# UVM_ERROR testbench.sv(847) @ 1124800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1125000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=03e6 Expected Instruction=03e6 
# 
# UVM_ERROR testbench.sv(847) @ 1125000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1125200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a919 Expected Instruction=a919 
# 
# UVM_ERROR testbench.sv(847) @ 1125200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1125400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6039 Expected Instruction=6039 
# 
# UVM_INFO testbench.sv(605) @ 1125400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(716) @ 1125400000: uvm_test_top.env.sb [EXOR/EXNOR_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1125600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db59 Expected Instruction=db59 
# 
# UVM_ERROR testbench.sv(847) @ 1125600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1125800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d60 Expected Instruction=6d60 
# 
# UVM_ERROR testbench.sv(847) @ 1125800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1126000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b3f Expected Instruction=2b3f 
# 
# UVM_ERROR testbench.sv(847) @ 1126000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1126200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b1a0 Expected Instruction=b1a0 
# 
# UVM_ERROR testbench.sv(847) @ 1126200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1126400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=03f3 Expected Instruction=03f3 
# 
# UVM_ERROR testbench.sv(847) @ 1126400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1126600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=534c Expected Instruction=534c 
# 
# UVM_ERROR testbench.sv(847) @ 1126600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1126800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c5f2 Expected Instruction=c5f2 
# 
# UVM_ERROR testbench.sv(847) @ 1126800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1127000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4027 Expected Instruction=4027 
# 
# UVM_INFO testbench.sv(605) @ 1127000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(680) @ 1127000000: uvm_test_top.env.sb [AND/NAND_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1127200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=16ed Expected Instruction=16ed 
# 
# UVM_ERROR testbench.sv(847) @ 1127200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1127400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ebdc Expected Instruction=ebdc 
# 
# UVM_ERROR testbench.sv(847) @ 1127400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1127600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5eef Expected Instruction=5eef 
# 
# UVM_ERROR testbench.sv(847) @ 1127600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1127800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9bb4 Expected Instruction=9bb4 
# 
# UVM_ERROR testbench.sv(847) @ 1127800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1128000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db02 Expected Instruction=db02 
# 
# UVM_ERROR testbench.sv(847) @ 1128000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1128200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de9e Expected Instruction=de9e 
# 
# UVM_ERROR testbench.sv(847) @ 1128200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1128400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0e49 Expected Instruction=0e49 
# 
# UVM_ERROR testbench.sv(847) @ 1128400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1128600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ede Expected Instruction=0ede 
# 
# UVM_ERROR testbench.sv(847) @ 1128600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1128800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a78 Expected Instruction=7a78 
# 
# UVM_ERROR testbench.sv(847) @ 1128800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1129000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e907 Expected Instruction=e907 
# 
# UVM_ERROR testbench.sv(847) @ 1129000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1129200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee16 Expected Instruction=ee16 
# 
# UVM_INFO testbench.sv(605) @ 1129200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1129200000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=60950 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1129400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c834 Expected Instruction=c834 
# 
# UVM_INFO testbench.sv(605) @ 1129400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(752) @ 1129400000: uvm_test_top.env.sb [SHIFT_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1129600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d659 Expected Instruction=d659 
# 
# UVM_ERROR testbench.sv(847) @ 1129600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1129800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e750 Expected Instruction=e750 
# 
# UVM_ERROR testbench.sv(847) @ 1129800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1130000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=56e9 Expected Instruction=56e9 
# 
# UVM_ERROR testbench.sv(847) @ 1130000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1130200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=78b0 Expected Instruction=78b0 
# 
# UVM_ERROR testbench.sv(847) @ 1130200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1130400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce29 Expected Instruction=ce29 
# 
# UVM_INFO testbench.sv(605) @ 1130400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1130400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1130600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=15c5 Expected Instruction=15c5 
# 
# UVM_ERROR testbench.sv(847) @ 1130600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1130800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=99fc Expected Instruction=99fc 
# 
# UVM_ERROR testbench.sv(847) @ 1130800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1131000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b795 Expected Instruction=b795 
# 
# UVM_ERROR testbench.sv(847) @ 1131000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1131200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c904 Expected Instruction=c904 
# 
# UVM_ERROR testbench.sv(847) @ 1131200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1131400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e8f Expected Instruction=6e8f 
# 
# UVM_ERROR testbench.sv(847) @ 1131400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1131600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c08e Expected Instruction=c08e 
# 
# UVM_ERROR testbench.sv(847) @ 1131600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1131800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=11ed Expected Instruction=11ed 
# 
# UVM_ERROR testbench.sv(847) @ 1131800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1132000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3bf3 Expected Instruction=3bf3 
# 
# UVM_ERROR testbench.sv(847) @ 1132000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1132200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b3d Expected Instruction=0b3d 
# 
# UVM_ERROR testbench.sv(847) @ 1132200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1132400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=176b Expected Instruction=176b 
# 
# UVM_ERROR testbench.sv(847) @ 1132400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1132600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d16d Expected Instruction=d16d 
# 
# UVM_ERROR testbench.sv(847) @ 1132600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1132800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b5a0 Expected Instruction=b5a0 
# 
# UVM_ERROR testbench.sv(847) @ 1132800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1133000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d7e Expected Instruction=1d7e 
# 
# UVM_ERROR testbench.sv(847) @ 1133000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1133200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bcbb Expected Instruction=bcbb 
# 
# UVM_ERROR testbench.sv(847) @ 1133200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1133400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea7f Expected Instruction=ea7f 
# 
# UVM_ERROR testbench.sv(847) @ 1133400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1133600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d48 Expected Instruction=5d48 
# 
# UVM_ERROR testbench.sv(847) @ 1133600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1133800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c88 Expected Instruction=0c88 
# 
# UVM_ERROR testbench.sv(847) @ 1133800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1134000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2590 Expected Instruction=2590 
# 
# UVM_ERROR testbench.sv(847) @ 1134000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1134200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e7e8 Expected Instruction=e7e8 
# 
# UVM_ERROR testbench.sv(847) @ 1134200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1134400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=45d8 Expected Instruction=45d8 
# 
# UVM_ERROR testbench.sv(847) @ 1134400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1134600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e28f Expected Instruction=e28f 
# 
# UVM_ERROR testbench.sv(847) @ 1134600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1134800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af74 Expected Instruction=af74 
# 
# UVM_ERROR testbench.sv(847) @ 1134800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1135000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c7e7 Expected Instruction=c7e7 
# 
# UVM_ERROR testbench.sv(847) @ 1135000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1135200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e76a Expected Instruction=e76a 
# 
# UVM_ERROR testbench.sv(847) @ 1135200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1135400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=365c Expected Instruction=365c 
# 
# UVM_ERROR testbench.sv(847) @ 1135400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1135600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4689 Expected Instruction=4689 
# 
# UVM_ERROR testbench.sv(847) @ 1135600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1135800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=49ff Expected Instruction=49ff 
# 
# UVM_ERROR testbench.sv(847) @ 1135800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1136000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c75c Expected Instruction=c75c 
# 
# UVM_ERROR testbench.sv(847) @ 1136000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1136200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c8c Expected Instruction=0c8c 
# 
# UVM_ERROR testbench.sv(847) @ 1136200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1136400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8381 Expected Instruction=8381 
# 
# UVM_ERROR testbench.sv(847) @ 1136400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1136600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef40 Expected Instruction=ef40 
# 
# UVM_ERROR testbench.sv(847) @ 1136600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1136800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b73f Expected Instruction=b73f 
# 
# UVM_ERROR testbench.sv(847) @ 1136800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1137000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=28de Expected Instruction=28de 
# 
# UVM_ERROR testbench.sv(847) @ 1137000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1137200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=927d Expected Instruction=927d 
# 
# UVM_ERROR testbench.sv(847) @ 1137200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1137400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9261 Expected Instruction=9261 
# 
# UVM_ERROR testbench.sv(847) @ 1137400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1137600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e66b Expected Instruction=e66b 
# 
# UVM_ERROR testbench.sv(847) @ 1137600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1137800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=65f8 Expected Instruction=65f8 
# 
# UVM_ERROR testbench.sv(847) @ 1137800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1138000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b59c Expected Instruction=b59c 
# 
# UVM_ERROR testbench.sv(847) @ 1138000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1138200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c80 Expected Instruction=8c80 
# 
# UVM_ERROR testbench.sv(847) @ 1138200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1138400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=48cb Expected Instruction=48cb 
# 
# UVM_ERROR testbench.sv(847) @ 1138400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1138600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=08d0 Expected Instruction=08d0 
# 
# UVM_ERROR testbench.sv(847) @ 1138600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1138800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d2e Expected Instruction=1d2e 
# 
# UVM_ERROR testbench.sv(847) @ 1138800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1139000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2823 Expected Instruction=2823 
# 
# UVM_INFO testbench.sv(605) @ 1139000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(666) @ 1139000000: uvm_test_top.env.sb [DECREMENT_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1139200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5796 Expected Instruction=5796 
# 
# UVM_ERROR testbench.sv(847) @ 1139200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1139400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6970 Expected Instruction=6970 
# 
# UVM_ERROR testbench.sv(847) @ 1139400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1139600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=81c1 Expected Instruction=81c1 
# 
# UVM_ERROR testbench.sv(847) @ 1139600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1139800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cbfa Expected Instruction=cbfa 
# 
# UVM_ERROR testbench.sv(847) @ 1139800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1140000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6253 Expected Instruction=6253 
# 
# UVM_ERROR testbench.sv(847) @ 1140000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1140200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=028f Expected Instruction=028f 
# 
# UVM_ERROR testbench.sv(847) @ 1140200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1140400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d064 Expected Instruction=d064 
# 
# UVM_ERROR testbench.sv(847) @ 1140400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1140600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3bbb Expected Instruction=3bbb 
# 
# UVM_ERROR testbench.sv(847) @ 1140600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1140800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2c22 Expected Instruction=2c22 
# 
# UVM_INFO testbench.sv(605) @ 1140800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1140800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1141000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a21c Expected Instruction=a21c 
# 
# UVM_INFO testbench.sv(605) @ 1141000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1141000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1141200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd97 Expected Instruction=cd97 
# 
# UVM_ERROR testbench.sv(847) @ 1141200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1141400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba0b Expected Instruction=ba0b 
# 
# UVM_INFO testbench.sv(605) @ 1141400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1141400000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=3
# 
# UVM_INFO testbench.sv(602) @ 1141600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0dd8 Expected Instruction=0dd8 
# 
# UVM_ERROR testbench.sv(847) @ 1141600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1141800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d2e Expected Instruction=4d2e 
# 
# UVM_ERROR testbench.sv(847) @ 1141800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1142000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2009 Expected Instruction=2009 
# 
# UVM_INFO testbench.sv(605) @ 1142000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(666) @ 1142000000: uvm_test_top.env.sb [DECREMENT_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1142200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=818c Expected Instruction=818c 
# 
# UVM_ERROR testbench.sv(847) @ 1142200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1142400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e879 Expected Instruction=e879 
# 
# UVM_ERROR testbench.sv(847) @ 1142400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1142600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba3e Expected Instruction=ba3e 
# 
# UVM_INFO testbench.sv(605) @ 1142600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1142600000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=6
# 
# UVM_INFO testbench.sv(602) @ 1142800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=33f7 Expected Instruction=33f7 
# 
# UVM_ERROR testbench.sv(847) @ 1142800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1143000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c379 Expected Instruction=c379 
# 
# UVM_ERROR testbench.sv(847) @ 1143000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1143200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6126 Expected Instruction=6126 
# 
# UVM_ERROR testbench.sv(847) @ 1143200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1143400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d123 Expected Instruction=d123 
# 
# UVM_ERROR testbench.sv(847) @ 1143400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1143600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c1c Expected Instruction=9c1c 
# 
# UVM_INFO testbench.sv(605) @ 1143600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1143600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1143800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3b0b Expected Instruction=3b0b 
# 
# UVM_ERROR testbench.sv(847) @ 1143800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1144000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2db9 Expected Instruction=2db9 
# 
# UVM_ERROR testbench.sv(847) @ 1144000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1144200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=57a1 Expected Instruction=57a1 
# 
# UVM_ERROR testbench.sv(847) @ 1144200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1144400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e1b4 Expected Instruction=e1b4 
# 
# UVM_ERROR testbench.sv(847) @ 1144400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1144600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6740 Expected Instruction=6740 
# 
# UVM_ERROR testbench.sv(847) @ 1144600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1144800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d534 Expected Instruction=d534 
# 
# UVM_ERROR testbench.sv(847) @ 1144800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1145000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4f36 Expected Instruction=4f36 
# 
# UVM_ERROR testbench.sv(847) @ 1145000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1145200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=25c5 Expected Instruction=25c5 
# 
# UVM_ERROR testbench.sv(847) @ 1145200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1145400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc02 Expected Instruction=cc02 
# 
# UVM_INFO testbench.sv(605) @ 1145400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1145400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1145600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ebad Expected Instruction=ebad 
# 
# UVM_ERROR testbench.sv(847) @ 1145600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1145800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c96 Expected Instruction=0c96 
# 
# UVM_ERROR testbench.sv(847) @ 1145800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1146000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3677 Expected Instruction=3677 
# 
# UVM_ERROR testbench.sv(847) @ 1146000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1146200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c4c6 Expected Instruction=c4c6 
# 
# UVM_ERROR testbench.sv(847) @ 1146200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1146400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bf48 Expected Instruction=bf48 
# 
# UVM_ERROR testbench.sv(847) @ 1146400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1146600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4a12 Expected Instruction=4a12 
# 
# UVM_INFO testbench.sv(605) @ 1146600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1146600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1146800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d78b Expected Instruction=d78b 
# 
# UVM_ERROR testbench.sv(847) @ 1146800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1147000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dee4 Expected Instruction=dee4 
# 
# UVM_ERROR testbench.sv(847) @ 1147000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1147200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=129e Expected Instruction=129e 
# 
# UVM_ERROR testbench.sv(847) @ 1147200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1147400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7252 Expected Instruction=7252 
# 
# UVM_ERROR testbench.sv(847) @ 1147400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1147600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=61b2 Expected Instruction=61b2 
# 
# UVM_ERROR testbench.sv(847) @ 1147600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1147800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ceda Expected Instruction=ceda 
# 
# UVM_ERROR testbench.sv(847) @ 1147800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1148000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f91 Expected Instruction=8f91 
# 
# UVM_ERROR testbench.sv(847) @ 1148000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1148200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df83 Expected Instruction=df83 
# 
# UVM_ERROR testbench.sv(847) @ 1148200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1148400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5c44 Expected Instruction=5c44 
# 
# UVM_ERROR testbench.sv(847) @ 1148400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1148600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4daa Expected Instruction=4daa 
# 
# UVM_ERROR testbench.sv(847) @ 1148600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1148800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eca2 Expected Instruction=eca2 
# 
# UVM_ERROR testbench.sv(847) @ 1148800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1149000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db69 Expected Instruction=db69 
# 
# UVM_ERROR testbench.sv(847) @ 1149000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1149200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=694d Expected Instruction=694d 
# 
# UVM_ERROR testbench.sv(847) @ 1149200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1149400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce8c Expected Instruction=ce8c 
# 
# UVM_ERROR testbench.sv(847) @ 1149400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1149600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de19 Expected Instruction=de19 
# 
# UVM_INFO testbench.sv(605) @ 1149600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1149600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=56857 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 1149800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=067f Expected Instruction=067f 
# 
# UVM_ERROR testbench.sv(847) @ 1149800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1150000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f4f Expected Instruction=5f4f 
# 
# UVM_ERROR testbench.sv(847) @ 1150000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1150200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=75c9 Expected Instruction=75c9 
# 
# UVM_ERROR testbench.sv(847) @ 1150200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1150400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=adbf Expected Instruction=adbf 
# 
# UVM_ERROR testbench.sv(847) @ 1150400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1150600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f83 Expected Instruction=5f83 
# 
# UVM_ERROR testbench.sv(847) @ 1150600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1150800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=232e Expected Instruction=232e 
# 
# UVM_ERROR testbench.sv(847) @ 1150800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1151000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1490 Expected Instruction=1490 
# 
# UVM_ERROR testbench.sv(847) @ 1151000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1151200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=32d8 Expected Instruction=32d8 
# 
# UVM_ERROR testbench.sv(847) @ 1151200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1151400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8421 Expected Instruction=8421 
# 
# UVM_INFO testbench.sv(605) @ 1151400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1151400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1151600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a625 Expected Instruction=a625 
# 
# UVM_INFO testbench.sv(605) @ 1151600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1151600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1151800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=764c Expected Instruction=764c 
# 
# UVM_ERROR testbench.sv(847) @ 1151800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1152000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=67d3 Expected Instruction=67d3 
# 
# UVM_ERROR testbench.sv(847) @ 1152000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1152200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=076c Expected Instruction=076c 
# 
# UVM_ERROR testbench.sv(847) @ 1152200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1152400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=35de Expected Instruction=35de 
# 
# UVM_ERROR testbench.sv(847) @ 1152400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1152600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee9c Expected Instruction=ee9c 
# 
# UVM_ERROR testbench.sv(847) @ 1152600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1152800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=498b Expected Instruction=498b 
# 
# UVM_ERROR testbench.sv(847) @ 1152800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1153000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a362 Expected Instruction=a362 
# 
# UVM_ERROR testbench.sv(847) @ 1153000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1153200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5bc6 Expected Instruction=5bc6 
# 
# UVM_ERROR testbench.sv(847) @ 1153200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1153400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=873b Expected Instruction=873b 
# 
# UVM_ERROR testbench.sv(847) @ 1153400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1153600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec16 Expected Instruction=ec16 
# 
# UVM_INFO testbench.sv(605) @ 1153600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1153600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=60438 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1153800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=962d Expected Instruction=962d 
# 
# UVM_INFO testbench.sv(605) @ 1153800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1153800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1154000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d79 Expected Instruction=6d79 
# 
# UVM_ERROR testbench.sv(847) @ 1154000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1154200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7cc4 Expected Instruction=7cc4 
# 
# UVM_ERROR testbench.sv(847) @ 1154200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1154400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df1a Expected Instruction=df1a 
# 
# UVM_ERROR testbench.sv(847) @ 1154400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1154600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=36a4 Expected Instruction=36a4 
# 
# UVM_ERROR testbench.sv(847) @ 1154600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1154800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d2f Expected Instruction=7d2f 
# 
# UVM_ERROR testbench.sv(847) @ 1154800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1155000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9387 Expected Instruction=9387 
# 
# UVM_ERROR testbench.sv(847) @ 1155000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1155200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1213 Expected Instruction=1213 
# 
# UVM_INFO testbench.sv(605) @ 1155200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1155200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1155400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af1e Expected Instruction=af1e 
# 
# UVM_ERROR testbench.sv(847) @ 1155400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1155600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce8b Expected Instruction=ce8b 
# 
# UVM_ERROR testbench.sv(847) @ 1155600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1155800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8a33 Expected Instruction=8a33 
# 
# UVM_INFO testbench.sv(605) @ 1155800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1155800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1156000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c5a6 Expected Instruction=c5a6 
# 
# UVM_ERROR testbench.sv(847) @ 1156000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1156200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2c19 Expected Instruction=2c19 
# 
# UVM_INFO testbench.sv(605) @ 1156200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1156200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1156400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d044 Expected Instruction=d044 
# 
# UVM_ERROR testbench.sv(847) @ 1156400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1156600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=87a3 Expected Instruction=87a3 
# 
# UVM_ERROR testbench.sv(847) @ 1156600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1156800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dee0 Expected Instruction=dee0 
# 
# UVM_ERROR testbench.sv(847) @ 1156800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1157000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0bb6 Expected Instruction=0bb6 
# 
# UVM_ERROR testbench.sv(847) @ 1157000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1157200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1314 Expected Instruction=1314 
# 
# UVM_ERROR testbench.sv(847) @ 1157200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1157400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ee6 Expected Instruction=4ee6 
# 
# UVM_ERROR testbench.sv(847) @ 1157400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1157600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3628 Expected Instruction=3628 
# 
# UVM_INFO testbench.sv(605) @ 1157600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1157600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1157800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc56 Expected Instruction=cc56 
# 
# UVM_ERROR testbench.sv(847) @ 1157800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1158000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=daba Expected Instruction=daba 
# 
# UVM_ERROR testbench.sv(847) @ 1158000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1158200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6070 Expected Instruction=6070 
# 
# UVM_ERROR testbench.sv(847) @ 1158200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1158400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1437 Expected Instruction=1437 
# 
# UVM_INFO testbench.sv(605) @ 1158400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1158400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1158600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=37af Expected Instruction=37af 
# 
# UVM_ERROR testbench.sv(847) @ 1158600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1158800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d79 Expected Instruction=7d79 
# 
# UVM_ERROR testbench.sv(847) @ 1158800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1159000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d07 Expected Instruction=1d07 
# 
# UVM_ERROR testbench.sv(847) @ 1159000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1159200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b65 Expected Instruction=0b65 
# 
# UVM_ERROR testbench.sv(847) @ 1159200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1159400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0a81 Expected Instruction=0a81 
# 
# UVM_ERROR testbench.sv(847) @ 1159400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1159600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=09ce Expected Instruction=09ce 
# 
# UVM_ERROR testbench.sv(847) @ 1159600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1159800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=780e Expected Instruction=780e 
# 
# UVM_INFO testbench.sv(605) @ 1159800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(738) @ 1159800000: uvm_test_top.env.sb [BUFF/INV_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1160000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2882 Expected Instruction=2882 
# 
# UVM_ERROR testbench.sv(847) @ 1160000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1160200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b533 Expected Instruction=b533 
# 
# UVM_ERROR testbench.sv(847) @ 1160200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1160400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e4b6 Expected Instruction=e4b6 
# 
# UVM_ERROR testbench.sv(847) @ 1160400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1160600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5801 Expected Instruction=5801 
# 
# UVM_INFO testbench.sv(605) @ 1160600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(702) @ 1160600000: uvm_test_top.env.sb [OR/NOR_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1160800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=777f Expected Instruction=777f 
# 
# UVM_ERROR testbench.sv(847) @ 1160800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1161000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3034 Expected Instruction=3034 
# 
# UVM_INFO testbench.sv(605) @ 1161000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 1161000000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 1161200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8d82 Expected Instruction=8d82 
# 
# UVM_ERROR testbench.sv(847) @ 1161200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1161400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d82 Expected Instruction=3d82 
# 
# UVM_ERROR testbench.sv(847) @ 1161400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1161600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8501 Expected Instruction=8501 
# 
# UVM_ERROR testbench.sv(847) @ 1161600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1161800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3054 Expected Instruction=3054 
# 
# UVM_ERROR testbench.sv(847) @ 1161800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1162000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c39e Expected Instruction=c39e 
# 
# UVM_ERROR testbench.sv(847) @ 1162000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1162200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9164 Expected Instruction=9164 
# 
# UVM_ERROR testbench.sv(847) @ 1162200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1162400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=118b Expected Instruction=118b 
# 
# UVM_ERROR testbench.sv(847) @ 1162400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1162600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7cb0 Expected Instruction=7cb0 
# 
# UVM_ERROR testbench.sv(847) @ 1162600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1162800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7eb5 Expected Instruction=7eb5 
# 
# UVM_ERROR testbench.sv(847) @ 1162800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1163000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7092 Expected Instruction=7092 
# 
# UVM_ERROR testbench.sv(847) @ 1163000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1163200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d77a Expected Instruction=d77a 
# 
# UVM_ERROR testbench.sv(847) @ 1163200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1163400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=35ad Expected Instruction=35ad 
# 
# UVM_ERROR testbench.sv(847) @ 1163400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1163600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ef6 Expected Instruction=1ef6 
# 
# UVM_ERROR testbench.sv(847) @ 1163600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1163800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=37ec Expected Instruction=37ec 
# 
# UVM_ERROR testbench.sv(847) @ 1163800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1164000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=42c9 Expected Instruction=42c9 
# 
# UVM_ERROR testbench.sv(847) @ 1164000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1164200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0295 Expected Instruction=0295 
# 
# UVM_ERROR testbench.sv(847) @ 1164200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1164400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a2c3 Expected Instruction=a2c3 
# 
# UVM_ERROR testbench.sv(847) @ 1164400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1164600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=efe3 Expected Instruction=efe3 
# 
# UVM_ERROR testbench.sv(847) @ 1164600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1164800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df3d Expected Instruction=df3d 
# 
# UVM_ERROR testbench.sv(847) @ 1164800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1165000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a6b7 Expected Instruction=a6b7 
# 
# UVM_ERROR testbench.sv(847) @ 1165000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1165200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=79e4 Expected Instruction=79e4 
# 
# UVM_ERROR testbench.sv(847) @ 1165200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1165400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1757 Expected Instruction=1757 
# 
# UVM_ERROR testbench.sv(847) @ 1165400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1165600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e7ea Expected Instruction=e7ea 
# 
# UVM_ERROR testbench.sv(847) @ 1165600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1165800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=013d Expected Instruction=013d 
# 
# UVM_ERROR testbench.sv(847) @ 1165800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1166000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d394 Expected Instruction=d394 
# 
# UVM_ERROR testbench.sv(847) @ 1166000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1166200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7e61 Expected Instruction=7e61 
# 
# UVM_ERROR testbench.sv(847) @ 1166200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1166400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0cb8 Expected Instruction=0cb8 
# 
# UVM_ERROR testbench.sv(847) @ 1166400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1166600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=962f Expected Instruction=962f 
# 
# UVM_INFO testbench.sv(605) @ 1166600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1166600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1166800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=62a3 Expected Instruction=62a3 
# 
# UVM_ERROR testbench.sv(847) @ 1166800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1167000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=095a Expected Instruction=095a 
# 
# UVM_ERROR testbench.sv(847) @ 1167000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1167200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=21c7 Expected Instruction=21c7 
# 
# UVM_ERROR testbench.sv(847) @ 1167200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1167400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2a66 Expected Instruction=2a66 
# 
# UVM_ERROR testbench.sv(847) @ 1167400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1167600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bdb9 Expected Instruction=bdb9 
# 
# UVM_ERROR testbench.sv(847) @ 1167600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1167800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=21ed Expected Instruction=21ed 
# 
# UVM_ERROR testbench.sv(847) @ 1167800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1168000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d18 Expected Instruction=4d18 
# 
# UVM_ERROR testbench.sv(847) @ 1168000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1168200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=efc5 Expected Instruction=efc5 
# 
# UVM_ERROR testbench.sv(847) @ 1168200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1168400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e8a6 Expected Instruction=e8a6 
# 
# UVM_ERROR testbench.sv(847) @ 1168400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1168600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aea6 Expected Instruction=aea6 
# 
# UVM_ERROR testbench.sv(847) @ 1168600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1168800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=330a Expected Instruction=330a 
# 
# UVM_ERROR testbench.sv(847) @ 1168800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1169000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2e8d Expected Instruction=2e8d 
# 
# UVM_ERROR testbench.sv(847) @ 1169000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1169200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8a84 Expected Instruction=8a84 
# 
# UVM_ERROR testbench.sv(847) @ 1169200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1169400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec79 Expected Instruction=ec79 
# 
# UVM_ERROR testbench.sv(847) @ 1169400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1169600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee43 Expected Instruction=ee43 
# 
# UVM_ERROR testbench.sv(847) @ 1169600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1169800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=869e Expected Instruction=869e 
# 
# UVM_ERROR testbench.sv(847) @ 1169800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1170000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c18 Expected Instruction=9c18 
# 
# UVM_INFO testbench.sv(605) @ 1170000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1170000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1170200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=56cd Expected Instruction=56cd 
# 
# UVM_ERROR testbench.sv(847) @ 1170200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1170400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a234 Expected Instruction=a234 
# 
# UVM_INFO testbench.sv(605) @ 1170400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1170400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1170600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7fa4 Expected Instruction=7fa4 
# 
# UVM_ERROR testbench.sv(847) @ 1170600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1170800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d9a Expected Instruction=1d9a 
# 
# UVM_ERROR testbench.sv(847) @ 1170800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1171000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1617 Expected Instruction=1617 
# 
# UVM_INFO testbench.sv(605) @ 1171000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1171000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1171200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a91b Expected Instruction=a91b 
# 
# UVM_ERROR testbench.sv(847) @ 1171200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1171400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b55f Expected Instruction=b55f 
# 
# UVM_ERROR testbench.sv(847) @ 1171400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1171600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce0a Expected Instruction=ce0a 
# 
# UVM_INFO testbench.sv(605) @ 1171600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1171600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1171800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a58e Expected Instruction=a58e 
# 
# UVM_ERROR testbench.sv(847) @ 1171800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1172000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a90f Expected Instruction=a90f 
# 
# UVM_ERROR testbench.sv(847) @ 1172000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1172200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb98 Expected Instruction=cb98 
# 
# UVM_ERROR testbench.sv(847) @ 1172200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1172400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7768 Expected Instruction=7768 
# 
# UVM_ERROR testbench.sv(847) @ 1172400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1172600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=566f Expected Instruction=566f 
# 
# UVM_ERROR testbench.sv(847) @ 1172600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1172800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=04a2 Expected Instruction=04a2 
# 
# UVM_ERROR testbench.sv(847) @ 1172800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1173000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c81a Expected Instruction=c81a 
# 
# UVM_INFO testbench.sv(605) @ 1173000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(752) @ 1173000000: uvm_test_top.env.sb [SHIFT_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1173200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d2ea Expected Instruction=d2ea 
# 
# UVM_ERROR testbench.sv(847) @ 1173200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1173400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df62 Expected Instruction=df62 
# 
# UVM_ERROR testbench.sv(847) @ 1173400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1173600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=54f1 Expected Instruction=54f1 
# 
# UVM_ERROR testbench.sv(847) @ 1173600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1173800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8354 Expected Instruction=8354 
# 
# UVM_ERROR testbench.sv(847) @ 1173800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1174000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e48 Expected Instruction=9e48 
# 
# UVM_ERROR testbench.sv(847) @ 1174000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1174200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0883 Expected Instruction=0883 
# 
# UVM_ERROR testbench.sv(847) @ 1174200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1174400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a2b Expected Instruction=5a2b 
# 
# UVM_INFO testbench.sv(605) @ 1174400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1174400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1174600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e9c9 Expected Instruction=e9c9 
# 
# UVM_ERROR testbench.sv(847) @ 1174600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1174800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2395 Expected Instruction=2395 
# 
# UVM_ERROR testbench.sv(847) @ 1174800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1175000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b068 Expected Instruction=b068 
# 
# UVM_ERROR testbench.sv(847) @ 1175000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1175200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6bd9 Expected Instruction=6bd9 
# 
# UVM_ERROR testbench.sv(847) @ 1175200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1175400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d31b Expected Instruction=d31b 
# 
# UVM_ERROR testbench.sv(847) @ 1175400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1175600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb68 Expected Instruction=eb68 
# 
# UVM_ERROR testbench.sv(847) @ 1175600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1175800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3e64 Expected Instruction=3e64 
# 
# UVM_ERROR testbench.sv(847) @ 1175800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1176000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=97a9 Expected Instruction=97a9 
# 
# UVM_ERROR testbench.sv(847) @ 1176000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1176200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e38b Expected Instruction=e38b 
# 
# UVM_ERROR testbench.sv(847) @ 1176200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1176400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e729 Expected Instruction=e729 
# 
# UVM_ERROR testbench.sv(847) @ 1176400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1176600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a1c6 Expected Instruction=a1c6 
# 
# UVM_ERROR testbench.sv(847) @ 1176600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1176800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=849e Expected Instruction=849e 
# 
# UVM_ERROR testbench.sv(847) @ 1176800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1177000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a22 Expected Instruction=3a22 
# 
# UVM_INFO testbench.sv(605) @ 1177000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1177000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1177200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c19 Expected Instruction=1c19 
# 
# UVM_INFO testbench.sv(605) @ 1177200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1177200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1177400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b87 Expected Instruction=0b87 
# 
# UVM_ERROR testbench.sv(847) @ 1177400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1177600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca78 Expected Instruction=ca78 
# 
# UVM_ERROR testbench.sv(847) @ 1177600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1177800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1209 Expected Instruction=1209 
# 
# UVM_INFO testbench.sv(605) @ 1177800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1177800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1178000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3f62 Expected Instruction=3f62 
# 
# UVM_ERROR testbench.sv(847) @ 1178000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1178200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c6c Expected Instruction=3c6c 
# 
# UVM_ERROR testbench.sv(847) @ 1178200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1178400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e9c Expected Instruction=5e9c 
# 
# UVM_ERROR testbench.sv(847) @ 1178400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1178600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7dd1 Expected Instruction=7dd1 
# 
# UVM_ERROR testbench.sv(847) @ 1178600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1178800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c5d Expected Instruction=4c5d 
# 
# UVM_ERROR testbench.sv(847) @ 1178800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1179000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=04a0 Expected Instruction=04a0 
# 
# UVM_ERROR testbench.sv(847) @ 1179000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1179200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4aa9 Expected Instruction=4aa9 
# 
# UVM_ERROR testbench.sv(847) @ 1179200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1179400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=52ed Expected Instruction=52ed 
# 
# UVM_ERROR testbench.sv(847) @ 1179400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1179600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e04e Expected Instruction=e04e 
# 
# UVM_ERROR testbench.sv(847) @ 1179600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1179800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d20 Expected Instruction=0d20 
# 
# UVM_ERROR testbench.sv(847) @ 1179800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1180000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1747 Expected Instruction=1747 
# 
# UVM_ERROR testbench.sv(847) @ 1180000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1180200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc68 Expected Instruction=dc68 
# 
# UVM_ERROR testbench.sv(847) @ 1180200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1180400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6076 Expected Instruction=6076 
# 
# UVM_ERROR testbench.sv(847) @ 1180400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1180600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bca1 Expected Instruction=bca1 
# 
# UVM_ERROR testbench.sv(847) @ 1180600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1180800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d7c1 Expected Instruction=d7c1 
# 
# UVM_ERROR testbench.sv(847) @ 1180800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1181000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e5dd Expected Instruction=e5dd 
# 
# UVM_ERROR testbench.sv(847) @ 1181000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1181200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b7c0 Expected Instruction=b7c0 
# 
# UVM_ERROR testbench.sv(847) @ 1181200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1181400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d8f4 Expected Instruction=d8f4 
# 
# UVM_ERROR testbench.sv(847) @ 1181400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1181600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5041 Expected Instruction=5041 
# 
# UVM_ERROR testbench.sv(847) @ 1181600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1181800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ac5 Expected Instruction=9ac5 
# 
# UVM_ERROR testbench.sv(847) @ 1181800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1182000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c5b Expected Instruction=4c5b 
# 
# UVM_ERROR testbench.sv(847) @ 1182000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1182200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3659 Expected Instruction=3659 
# 
# UVM_ERROR testbench.sv(847) @ 1182200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1182400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=63a7 Expected Instruction=63a7 
# 
# UVM_ERROR testbench.sv(847) @ 1182400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1182600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=82c2 Expected Instruction=82c2 
# 
# UVM_ERROR testbench.sv(847) @ 1182600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1182800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d30 Expected Instruction=7d30 
# 
# UVM_ERROR testbench.sv(847) @ 1182800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1183000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7f25 Expected Instruction=7f25 
# 
# UVM_ERROR testbench.sv(847) @ 1183000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1183200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=61a5 Expected Instruction=61a5 
# 
# UVM_ERROR testbench.sv(847) @ 1183200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1183400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2255 Expected Instruction=2255 
# 
# UVM_ERROR testbench.sv(847) @ 1183400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1183600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c96 Expected Instruction=0c96 
# 
# UVM_ERROR testbench.sv(847) @ 1183600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1183800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab3b Expected Instruction=ab3b 
# 
# UVM_ERROR testbench.sv(847) @ 1183800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1184000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3de4 Expected Instruction=3de4 
# 
# UVM_ERROR testbench.sv(847) @ 1184000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1184200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e45 Expected Instruction=5e45 
# 
# UVM_ERROR testbench.sv(847) @ 1184200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1184400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2fc9 Expected Instruction=2fc9 
# 
# UVM_ERROR testbench.sv(847) @ 1184400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1184600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0bd9 Expected Instruction=0bd9 
# 
# UVM_ERROR testbench.sv(847) @ 1184600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1184800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e5a Expected Instruction=5e5a 
# 
# UVM_ERROR testbench.sv(847) @ 1184800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1185000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6fff Expected Instruction=6fff 
# 
# UVM_ERROR testbench.sv(847) @ 1185000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1185200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b0fa Expected Instruction=b0fa 
# 
# UVM_ERROR testbench.sv(847) @ 1185200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1185400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d386 Expected Instruction=d386 
# 
# UVM_ERROR testbench.sv(847) @ 1185400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1185600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=35ee Expected Instruction=35ee 
# 
# UVM_ERROR testbench.sv(847) @ 1185600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1185800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bef8 Expected Instruction=bef8 
# 
# UVM_ERROR testbench.sv(847) @ 1185800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1186000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4310 Expected Instruction=4310 
# 
# UVM_ERROR testbench.sv(847) @ 1186000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1186200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=663a Expected Instruction=663a 
# 
# UVM_INFO testbench.sv(605) @ 1186200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1186200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1186400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cf51 Expected Instruction=cf51 
# 
# UVM_ERROR testbench.sv(847) @ 1186400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1186600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eaa2 Expected Instruction=eaa2 
# 
# UVM_ERROR testbench.sv(847) @ 1186600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1186800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c2e8 Expected Instruction=c2e8 
# 
# UVM_ERROR testbench.sv(847) @ 1186800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1187000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d714 Expected Instruction=d714 
# 
# UVM_ERROR testbench.sv(847) @ 1187000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1187200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=17fe Expected Instruction=17fe 
# 
# UVM_ERROR testbench.sv(847) @ 1187200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1187400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=69e4 Expected Instruction=69e4 
# 
# UVM_ERROR testbench.sv(847) @ 1187400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1187600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=18a6 Expected Instruction=18a6 
# 
# UVM_ERROR testbench.sv(847) @ 1187600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1187800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2289 Expected Instruction=2289 
# 
# UVM_ERROR testbench.sv(847) @ 1187800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1188000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5530 Expected Instruction=5530 
# 
# UVM_ERROR testbench.sv(847) @ 1188000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1188200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d2b Expected Instruction=1d2b 
# 
# UVM_ERROR testbench.sv(847) @ 1188200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1188400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e74 Expected Instruction=9e74 
# 
# UVM_ERROR testbench.sv(847) @ 1188400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1188600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce2a Expected Instruction=ce2a 
# 
# UVM_INFO testbench.sv(605) @ 1188600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1188600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1188800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d71 Expected Instruction=7d71 
# 
# UVM_ERROR testbench.sv(847) @ 1188800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1189000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=92b7 Expected Instruction=92b7 
# 
# UVM_ERROR testbench.sv(847) @ 1189000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1189200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e11f Expected Instruction=e11f 
# 
# UVM_ERROR testbench.sv(847) @ 1189200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1189400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3305 Expected Instruction=3305 
# 
# UVM_ERROR testbench.sv(847) @ 1189400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1189600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3138 Expected Instruction=3138 
# 
# UVM_ERROR testbench.sv(847) @ 1189600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1189800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8248 Expected Instruction=8248 
# 
# UVM_ERROR testbench.sv(847) @ 1189800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1190000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=84c7 Expected Instruction=84c7 
# 
# UVM_ERROR testbench.sv(847) @ 1190000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1190200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=371d Expected Instruction=371d 
# 
# UVM_ERROR testbench.sv(847) @ 1190200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1190400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=80c0 Expected Instruction=80c0 
# 
# UVM_ERROR testbench.sv(847) @ 1190400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1190600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b15 Expected Instruction=2b15 
# 
# UVM_ERROR testbench.sv(847) @ 1190600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1190800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3152 Expected Instruction=3152 
# 
# UVM_ERROR testbench.sv(847) @ 1190800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1191000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=57be Expected Instruction=57be 
# 
# UVM_ERROR testbench.sv(847) @ 1191000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1191200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=29c7 Expected Instruction=29c7 
# 
# UVM_ERROR testbench.sv(847) @ 1191200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1191400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9725 Expected Instruction=9725 
# 
# UVM_ERROR testbench.sv(847) @ 1191400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1191600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eed9 Expected Instruction=eed9 
# 
# UVM_ERROR testbench.sv(847) @ 1191600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1191800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a500 Expected Instruction=a500 
# 
# UVM_ERROR testbench.sv(847) @ 1191800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1192000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab4e Expected Instruction=ab4e 
# 
# UVM_ERROR testbench.sv(847) @ 1192000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1192200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7da6 Expected Instruction=7da6 
# 
# UVM_ERROR testbench.sv(847) @ 1192200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1192400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=372d Expected Instruction=372d 
# 
# UVM_ERROR testbench.sv(847) @ 1192400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1192600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e1b4 Expected Instruction=e1b4 
# 
# UVM_ERROR testbench.sv(847) @ 1192600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1192800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0432 Expected Instruction=0432 
# 
# UVM_INFO testbench.sv(605) @ 1192800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1192800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1193000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d909 Expected Instruction=d909 
# 
# UVM_ERROR testbench.sv(847) @ 1193000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1193200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d3e8 Expected Instruction=d3e8 
# 
# UVM_ERROR testbench.sv(847) @ 1193200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1193400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0e86 Expected Instruction=0e86 
# 
# UVM_ERROR testbench.sv(847) @ 1193400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1193600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b7f1 Expected Instruction=b7f1 
# 
# UVM_ERROR testbench.sv(847) @ 1193600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1193800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b894 Expected Instruction=b894 
# 
# UVM_ERROR testbench.sv(847) @ 1193800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1194000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=46d9 Expected Instruction=46d9 
# 
# UVM_ERROR testbench.sv(847) @ 1194000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1194200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=effd Expected Instruction=effd 
# 
# UVM_ERROR testbench.sv(847) @ 1194200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1194400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=86fb Expected Instruction=86fb 
# 
# UVM_ERROR testbench.sv(847) @ 1194400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1194600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b3a6 Expected Instruction=b3a6 
# 
# UVM_ERROR testbench.sv(847) @ 1194600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1194800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d83 Expected Instruction=2d83 
# 
# UVM_ERROR testbench.sv(847) @ 1194800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1195000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=49e2 Expected Instruction=49e2 
# 
# UVM_ERROR testbench.sv(847) @ 1195000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1195200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=023e Expected Instruction=023e 
# 
# UVM_INFO testbench.sv(605) @ 1195200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1195200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1195400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d662 Expected Instruction=d662 
# 
# UVM_ERROR testbench.sv(847) @ 1195400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1195600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=987d Expected Instruction=987d 
# 
# UVM_ERROR testbench.sv(847) @ 1195600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1195800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1dec Expected Instruction=1dec 
# 
# UVM_ERROR testbench.sv(847) @ 1195800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1196000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3af5 Expected Instruction=3af5 
# 
# UVM_ERROR testbench.sv(847) @ 1196000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1196200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb2e Expected Instruction=eb2e 
# 
# UVM_ERROR testbench.sv(847) @ 1196200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1196400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec85 Expected Instruction=ec85 
# 
# UVM_ERROR testbench.sv(847) @ 1196400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1196600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc21 Expected Instruction=cc21 
# 
# UVM_INFO testbench.sv(605) @ 1196600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1196600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1196800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c9ba Expected Instruction=c9ba 
# 
# UVM_ERROR testbench.sv(847) @ 1196800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1197000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ebb3 Expected Instruction=ebb3 
# 
# UVM_ERROR testbench.sv(847) @ 1197000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1197200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1515 Expected Instruction=1515 
# 
# UVM_ERROR testbench.sv(847) @ 1197200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1197400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b00d Expected Instruction=b00d 
# 
# UVM_INFO testbench.sv(605) @ 1197400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1197400000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=5
# 
# UVM_INFO testbench.sv(602) @ 1197600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d2b Expected Instruction=5d2b 
# 
# UVM_ERROR testbench.sv(847) @ 1197600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1197800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7ccd Expected Instruction=7ccd 
# 
# UVM_ERROR testbench.sv(847) @ 1197800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1198000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e2a7 Expected Instruction=e2a7 
# 
# UVM_ERROR testbench.sv(847) @ 1198000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1198200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=01ab Expected Instruction=01ab 
# 
# UVM_ERROR testbench.sv(847) @ 1198200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1198400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=52ab Expected Instruction=52ab 
# 
# UVM_ERROR testbench.sv(847) @ 1198400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1198600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ac56 Expected Instruction=ac56 
# 
# UVM_ERROR testbench.sv(847) @ 1198600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1198800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2e41 Expected Instruction=2e41 
# 
# UVM_ERROR testbench.sv(847) @ 1198800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1199000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a736 Expected Instruction=a736 
# 
# UVM_ERROR testbench.sv(847) @ 1199000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1199200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb2d Expected Instruction=eb2d 
# 
# UVM_ERROR testbench.sv(847) @ 1199200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1199400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=def9 Expected Instruction=def9 
# 
# UVM_ERROR testbench.sv(847) @ 1199400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1199600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b5ed Expected Instruction=b5ed 
# 
# UVM_ERROR testbench.sv(847) @ 1199600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1199800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc5a Expected Instruction=dc5a 
# 
# UVM_ERROR testbench.sv(847) @ 1199800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1200000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=da04 Expected Instruction=da04 
# 
# UVM_INFO testbench.sv(605) @ 1200000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1200000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=55812 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 1200200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2563 Expected Instruction=2563 
# 
# UVM_ERROR testbench.sv(847) @ 1200200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1200400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8eb7 Expected Instruction=8eb7 
# 
# UVM_ERROR testbench.sv(847) @ 1200400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1200600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1180 Expected Instruction=1180 
# 
# UVM_ERROR testbench.sv(847) @ 1200600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1200800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0424 Expected Instruction=0424 
# 
# UVM_INFO testbench.sv(605) @ 1200800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1200800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1201000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c224 Expected Instruction=c224 
# 
# UVM_INFO testbench.sv(605) @ 1201000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1201000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1201200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ddcf Expected Instruction=ddcf 
# 
# UVM_ERROR testbench.sv(847) @ 1201200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1201400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e14c Expected Instruction=e14c 
# 
# UVM_ERROR testbench.sv(847) @ 1201400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1201600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ad8d Expected Instruction=ad8d 
# 
# UVM_ERROR testbench.sv(847) @ 1201600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1201800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba56 Expected Instruction=ba56 
# 
# UVM_ERROR testbench.sv(847) @ 1201800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1202000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c0c Expected Instruction=1c0c 
# 
# UVM_INFO testbench.sv(605) @ 1202000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1202000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1202200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=efd1 Expected Instruction=efd1 
# 
# UVM_ERROR testbench.sv(847) @ 1202200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1202400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2967 Expected Instruction=2967 
# 
# UVM_ERROR testbench.sv(847) @ 1202400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1202600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b1ec Expected Instruction=b1ec 
# 
# UVM_ERROR testbench.sv(847) @ 1202600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1202800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1504 Expected Instruction=1504 
# 
# UVM_ERROR testbench.sv(847) @ 1202800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1203000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aaf6 Expected Instruction=aaf6 
# 
# UVM_ERROR testbench.sv(847) @ 1203000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1203200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=59f6 Expected Instruction=59f6 
# 
# UVM_ERROR testbench.sv(847) @ 1203200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1203400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=85cd Expected Instruction=85cd 
# 
# UVM_ERROR testbench.sv(847) @ 1203400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1203600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3975 Expected Instruction=3975 
# 
# UVM_ERROR testbench.sv(847) @ 1203600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1203800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6fae Expected Instruction=6fae 
# 
# UVM_ERROR testbench.sv(847) @ 1203800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1204000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=adaa Expected Instruction=adaa 
# 
# UVM_ERROR testbench.sv(847) @ 1204000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1204200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a8af Expected Instruction=a8af 
# 
# UVM_ERROR testbench.sv(847) @ 1204200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1204400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e60 Expected Instruction=6e60 
# 
# UVM_ERROR testbench.sv(847) @ 1204400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1204600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c19 Expected Instruction=8c19 
# 
# UVM_INFO testbench.sv(605) @ 1204600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1204600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1204800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3954 Expected Instruction=3954 
# 
# UVM_ERROR testbench.sv(847) @ 1204800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1205000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=34ee Expected Instruction=34ee 
# 
# UVM_ERROR testbench.sv(847) @ 1205000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1205200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=07fa Expected Instruction=07fa 
# 
# UVM_ERROR testbench.sv(847) @ 1205200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1205400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8753 Expected Instruction=8753 
# 
# UVM_ERROR testbench.sv(847) @ 1205400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1205600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bc8c Expected Instruction=bc8c 
# 
# UVM_ERROR testbench.sv(847) @ 1205600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1205800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=14a3 Expected Instruction=14a3 
# 
# UVM_ERROR testbench.sv(847) @ 1205800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1206000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=65e7 Expected Instruction=65e7 
# 
# UVM_ERROR testbench.sv(847) @ 1206000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1206200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bc2f Expected Instruction=bc2f 
# 
# UVM_INFO testbench.sv(605) @ 1206200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1206200000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=7
# 
# UVM_INFO testbench.sv(602) @ 1206400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a13 Expected Instruction=3a13 
# 
# UVM_INFO testbench.sv(605) @ 1206400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1206400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1206600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b7d5 Expected Instruction=b7d5 
# 
# UVM_ERROR testbench.sv(847) @ 1206600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1206800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=87b7 Expected Instruction=87b7 
# 
# UVM_ERROR testbench.sv(847) @ 1206800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1207000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=814f Expected Instruction=814f 
# 
# UVM_ERROR testbench.sv(847) @ 1207000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1207200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=99bd Expected Instruction=99bd 
# 
# UVM_ERROR testbench.sv(847) @ 1207200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1207400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3953 Expected Instruction=3953 
# 
# UVM_ERROR testbench.sv(847) @ 1207400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1207600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=beec Expected Instruction=beec 
# 
# UVM_ERROR testbench.sv(847) @ 1207600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1207800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5c69 Expected Instruction=5c69 
# 
# UVM_ERROR testbench.sv(847) @ 1207800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1208000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=106b Expected Instruction=106b 
# 
# UVM_ERROR testbench.sv(847) @ 1208000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1208200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c83 Expected Instruction=0c83 
# 
# UVM_ERROR testbench.sv(847) @ 1208200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1208400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab50 Expected Instruction=ab50 
# 
# UVM_ERROR testbench.sv(847) @ 1208400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1208600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d48 Expected Instruction=6d48 
# 
# UVM_ERROR testbench.sv(847) @ 1208600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1208800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c7db Expected Instruction=c7db 
# 
# UVM_ERROR testbench.sv(847) @ 1208800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1209000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=79dc Expected Instruction=79dc 
# 
# UVM_ERROR testbench.sv(847) @ 1209000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1209200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6fe1 Expected Instruction=6fe1 
# 
# UVM_ERROR testbench.sv(847) @ 1209200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1209400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=98f4 Expected Instruction=98f4 
# 
# UVM_ERROR testbench.sv(847) @ 1209400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1209600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=25c3 Expected Instruction=25c3 
# 
# UVM_ERROR testbench.sv(847) @ 1209600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1209800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=05fe Expected Instruction=05fe 
# 
# UVM_ERROR testbench.sv(847) @ 1209800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1210000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=523f Expected Instruction=523f 
# 
# UVM_INFO testbench.sv(605) @ 1210000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1210000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1210200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=392d Expected Instruction=392d 
# 
# UVM_ERROR testbench.sv(847) @ 1210200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1210400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4011 Expected Instruction=4011 
# 
# UVM_INFO testbench.sv(605) @ 1210400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(680) @ 1210400000: uvm_test_top.env.sb [AND/NAND_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1210600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e19f Expected Instruction=e19f 
# 
# UVM_ERROR testbench.sv(847) @ 1210600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1210800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=71d3 Expected Instruction=71d3 
# 
# UVM_ERROR testbench.sv(847) @ 1210800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1211000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e68 Expected Instruction=5e68 
# 
# UVM_ERROR testbench.sv(847) @ 1211000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1211200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0667 Expected Instruction=0667 
# 
# UVM_ERROR testbench.sv(847) @ 1211200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1211400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea13 Expected Instruction=ea13 
# 
# UVM_INFO testbench.sv(605) @ 1211400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1211400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=59923 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1211600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4e9b Expected Instruction=4e9b 
# 
# UVM_ERROR testbench.sv(847) @ 1211600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1211800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3524 Expected Instruction=3524 
# 
# UVM_ERROR testbench.sv(847) @ 1211800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1212000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1292 Expected Instruction=1292 
# 
# UVM_ERROR testbench.sv(847) @ 1212000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1212200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c6a8 Expected Instruction=c6a8 
# 
# UVM_ERROR testbench.sv(847) @ 1212200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1212400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=79d6 Expected Instruction=79d6 
# 
# UVM_ERROR testbench.sv(847) @ 1212400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1212600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e1a2 Expected Instruction=e1a2 
# 
# UVM_ERROR testbench.sv(847) @ 1212600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1212800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b06e Expected Instruction=b06e 
# 
# UVM_ERROR testbench.sv(847) @ 1212800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1213000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c6e Expected Instruction=7c6e 
# 
# UVM_ERROR testbench.sv(847) @ 1213000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1213200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=894d Expected Instruction=894d 
# 
# UVM_ERROR testbench.sv(847) @ 1213200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1213400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b56 Expected Instruction=9b56 
# 
# UVM_ERROR testbench.sv(847) @ 1213400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1213600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=44b2 Expected Instruction=44b2 
# 
# UVM_ERROR testbench.sv(847) @ 1213600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1213800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=91cd Expected Instruction=91cd 
# 
# UVM_ERROR testbench.sv(847) @ 1213800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1214000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc3a Expected Instruction=dc3a 
# 
# UVM_INFO testbench.sv(605) @ 1214000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1214000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=56378 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 1214200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c8be Expected Instruction=c8be 
# 
# UVM_ERROR testbench.sv(847) @ 1214200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1214400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0067 Expected Instruction=0067 
# 
# UVM_ERROR testbench.sv(847) @ 1214400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1214600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=77cc Expected Instruction=77cc 
# 
# UVM_ERROR testbench.sv(847) @ 1214600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1214800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5622 Expected Instruction=5622 
# 
# UVM_INFO testbench.sv(605) @ 1214800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1214800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1215000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ae2 Expected Instruction=2ae2 
# 
# UVM_ERROR testbench.sv(847) @ 1215000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1215200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb53 Expected Instruction=cb53 
# 
# UVM_ERROR testbench.sv(847) @ 1215200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1215400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=458a Expected Instruction=458a 
# 
# UVM_ERROR testbench.sv(847) @ 1215400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1215600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7e72 Expected Instruction=7e72 
# 
# UVM_ERROR testbench.sv(847) @ 1215600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1215800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b5e Expected Instruction=9b5e 
# 
# UVM_ERROR testbench.sv(847) @ 1215800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1216000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3606 Expected Instruction=3606 
# 
# UVM_INFO testbench.sv(605) @ 1216000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1216000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1216200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1dfd Expected Instruction=1dfd 
# 
# UVM_ERROR testbench.sv(847) @ 1216200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1216400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=58fc Expected Instruction=58fc 
# 
# UVM_ERROR testbench.sv(847) @ 1216400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1216600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ed04 Expected Instruction=ed04 
# 
# UVM_ERROR testbench.sv(847) @ 1216600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1216800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d25 Expected Instruction=7d25 
# 
# UVM_ERROR testbench.sv(847) @ 1216800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1217000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3567 Expected Instruction=3567 
# 
# UVM_ERROR testbench.sv(847) @ 1217000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1217200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e8c Expected Instruction=1e8c 
# 
# UVM_ERROR testbench.sv(847) @ 1217200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1217400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7ca8 Expected Instruction=7ca8 
# 
# UVM_ERROR testbench.sv(847) @ 1217400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1217600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de9e Expected Instruction=de9e 
# 
# UVM_ERROR testbench.sv(847) @ 1217600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1217800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=279c Expected Instruction=279c 
# 
# UVM_ERROR testbench.sv(847) @ 1217800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1218000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=54f8 Expected Instruction=54f8 
# 
# UVM_ERROR testbench.sv(847) @ 1218000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1218200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a0c3 Expected Instruction=a0c3 
# 
# UVM_ERROR testbench.sv(847) @ 1218200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1218400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=48af Expected Instruction=48af 
# 
# UVM_ERROR testbench.sv(847) @ 1218400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1218600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=680d Expected Instruction=680d 
# 
# UVM_INFO testbench.sv(605) @ 1218600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(720) @ 1218600000: uvm_test_top.env.sb [EXOR/EXNOR_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1218800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bcdd Expected Instruction=bcdd 
# 
# UVM_ERROR testbench.sv(847) @ 1218800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1219000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=41f6 Expected Instruction=41f6 
# 
# UVM_ERROR testbench.sv(847) @ 1219000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1219200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=435d Expected Instruction=435d 
# 
# UVM_ERROR testbench.sv(847) @ 1219200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1219400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b186 Expected Instruction=b186 
# 
# UVM_ERROR testbench.sv(847) @ 1219400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1219600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b16 Expected Instruction=0b16 
# 
# UVM_ERROR testbench.sv(847) @ 1219600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1219800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ed2f Expected Instruction=ed2f 
# 
# UVM_ERROR testbench.sv(847) @ 1219800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1220000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dafc Expected Instruction=dafc 
# 
# UVM_ERROR testbench.sv(847) @ 1220000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1220200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6aa1 Expected Instruction=6aa1 
# 
# UVM_ERROR testbench.sv(847) @ 1220200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1220400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=586e Expected Instruction=586e 
# 
# UVM_ERROR testbench.sv(847) @ 1220400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1220600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1218 Expected Instruction=1218 
# 
# UVM_INFO testbench.sv(605) @ 1220600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1220600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1220800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a0a Expected Instruction=6a0a 
# 
# UVM_INFO testbench.sv(605) @ 1220800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1220800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1221000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=34c3 Expected Instruction=34c3 
# 
# UVM_ERROR testbench.sv(847) @ 1221000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1221200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa0d Expected Instruction=aa0d 
# 
# UVM_INFO testbench.sv(605) @ 1221200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1221200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1221400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7ffd Expected Instruction=7ffd 
# 
# UVM_ERROR testbench.sv(847) @ 1221400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1221600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c218 Expected Instruction=c218 
# 
# UVM_INFO testbench.sv(605) @ 1221600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1221600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1221800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=858a Expected Instruction=858a 
# 
# UVM_ERROR testbench.sv(847) @ 1221800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1222000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=daea Expected Instruction=daea 
# 
# UVM_ERROR testbench.sv(847) @ 1222000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1222200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eeb4 Expected Instruction=eeb4 
# 
# UVM_ERROR testbench.sv(847) @ 1222200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1222400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3076 Expected Instruction=3076 
# 
# UVM_ERROR testbench.sv(847) @ 1222400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1222600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c0b Expected Instruction=4c0b 
# 
# UVM_INFO testbench.sv(605) @ 1222600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1222600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1222800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7479 Expected Instruction=7479 
# 
# UVM_ERROR testbench.sv(847) @ 1222800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1223000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b14f Expected Instruction=b14f 
# 
# UVM_ERROR testbench.sv(847) @ 1223000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1223200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bfb1 Expected Instruction=bfb1 
# 
# UVM_ERROR testbench.sv(847) @ 1223200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1223400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=60d6 Expected Instruction=60d6 
# 
# UVM_ERROR testbench.sv(847) @ 1223400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1223600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=97fc Expected Instruction=97fc 
# 
# UVM_ERROR testbench.sv(847) @ 1223600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1223800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0799 Expected Instruction=0799 
# 
# UVM_ERROR testbench.sv(847) @ 1223800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1224000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=72c4 Expected Instruction=72c4 
# 
# UVM_ERROR testbench.sv(847) @ 1224000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1224200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6072 Expected Instruction=6072 
# 
# UVM_ERROR testbench.sv(847) @ 1224200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1224400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0e94 Expected Instruction=0e94 
# 
# UVM_ERROR testbench.sv(847) @ 1224400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1224600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cda1 Expected Instruction=cda1 
# 
# UVM_ERROR testbench.sv(847) @ 1224600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1224800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a729 Expected Instruction=a729 
# 
# UVM_ERROR testbench.sv(847) @ 1224800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1225000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=42c5 Expected Instruction=42c5 
# 
# UVM_ERROR testbench.sv(847) @ 1225000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1225200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eaf6 Expected Instruction=eaf6 
# 
# UVM_ERROR testbench.sv(847) @ 1225200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1225400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ea3 Expected Instruction=1ea3 
# 
# UVM_ERROR testbench.sv(847) @ 1225400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1225600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=67da Expected Instruction=67da 
# 
# UVM_ERROR testbench.sv(847) @ 1225600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1225800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f0e Expected Instruction=5f0e 
# 
# UVM_ERROR testbench.sv(847) @ 1225800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1226000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a9ff Expected Instruction=a9ff 
# 
# UVM_ERROR testbench.sv(847) @ 1226000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1226200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=09ef Expected Instruction=09ef 
# 
# UVM_ERROR testbench.sv(847) @ 1226200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1226400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=232b Expected Instruction=232b 
# 
# UVM_ERROR testbench.sv(847) @ 1226400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1226600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1546 Expected Instruction=1546 
# 
# UVM_ERROR testbench.sv(847) @ 1226600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1226800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=484f Expected Instruction=484f 
# 
# UVM_ERROR testbench.sv(847) @ 1226800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1227000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c65 Expected Instruction=8c65 
# 
# UVM_ERROR testbench.sv(847) @ 1227000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1227200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=56f2 Expected Instruction=56f2 
# 
# UVM_ERROR testbench.sv(847) @ 1227200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1227400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c21f Expected Instruction=c21f 
# 
# UVM_INFO testbench.sv(605) @ 1227400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1227400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1227600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=225e Expected Instruction=225e 
# 
# UVM_ERROR testbench.sv(847) @ 1227600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1227800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e1a5 Expected Instruction=e1a5 
# 
# UVM_ERROR testbench.sv(847) @ 1227800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1228000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dd20 Expected Instruction=dd20 
# 
# UVM_ERROR testbench.sv(847) @ 1228000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1228200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=888c Expected Instruction=888c 
# 
# UVM_ERROR testbench.sv(847) @ 1228200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1228400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8be3 Expected Instruction=8be3 
# 
# UVM_ERROR testbench.sv(847) @ 1228400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1228600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9a89 Expected Instruction=9a89 
# 
# UVM_ERROR testbench.sv(847) @ 1228600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1228800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4df6 Expected Instruction=4df6 
# 
# UVM_ERROR testbench.sv(847) @ 1228800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1229000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=44be Expected Instruction=44be 
# 
# UVM_ERROR testbench.sv(847) @ 1229000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1229200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c5f4 Expected Instruction=c5f4 
# 
# UVM_ERROR testbench.sv(847) @ 1229200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1229400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=591b Expected Instruction=591b 
# 
# UVM_ERROR testbench.sv(847) @ 1229400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1229600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c0fc Expected Instruction=c0fc 
# 
# UVM_ERROR testbench.sv(847) @ 1229600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1229800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec0e Expected Instruction=ec0e 
# 
# UVM_INFO testbench.sv(605) @ 1229800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1229800000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=60430 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1230000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c2b Expected Instruction=4c2b 
# 
# UVM_INFO testbench.sv(605) @ 1230000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1230000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1230200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=15f0 Expected Instruction=15f0 
# 
# UVM_ERROR testbench.sv(847) @ 1230200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1230400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1701 Expected Instruction=1701 
# 
# UVM_ERROR testbench.sv(847) @ 1230400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1230600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=90f6 Expected Instruction=90f6 
# 
# UVM_ERROR testbench.sv(847) @ 1230600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1230800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a692 Expected Instruction=a692 
# 
# UVM_ERROR testbench.sv(847) @ 1230800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1231000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=29f2 Expected Instruction=29f2 
# 
# UVM_ERROR testbench.sv(847) @ 1231000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1231200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d695 Expected Instruction=d695 
# 
# UVM_ERROR testbench.sv(847) @ 1231200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1231400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=84b8 Expected Instruction=84b8 
# 
# UVM_ERROR testbench.sv(847) @ 1231400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1231600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7733 Expected Instruction=7733 
# 
# UVM_ERROR testbench.sv(847) @ 1231600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1231800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cf3e Expected Instruction=cf3e 
# 
# UVM_ERROR testbench.sv(847) @ 1231800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1232000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=18cb Expected Instruction=18cb 
# 
# UVM_ERROR testbench.sv(847) @ 1232000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1232200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2bed Expected Instruction=2bed 
# 
# UVM_ERROR testbench.sv(847) @ 1232200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1232400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a8c4 Expected Instruction=a8c4 
# 
# UVM_ERROR testbench.sv(847) @ 1232400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1232600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab86 Expected Instruction=ab86 
# 
# UVM_ERROR testbench.sv(847) @ 1232600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1232800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e3c5 Expected Instruction=e3c5 
# 
# UVM_ERROR testbench.sv(847) @ 1232800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1233000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=89cc Expected Instruction=89cc 
# 
# UVM_ERROR testbench.sv(847) @ 1233000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1233200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b331 Expected Instruction=b331 
# 
# UVM_ERROR testbench.sv(847) @ 1233200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1233400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2729 Expected Instruction=2729 
# 
# UVM_ERROR testbench.sv(847) @ 1233400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1233600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1966 Expected Instruction=1966 
# 
# UVM_ERROR testbench.sv(847) @ 1233600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1233800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7be8 Expected Instruction=7be8 
# 
# UVM_ERROR testbench.sv(847) @ 1233800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1234000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=779e Expected Instruction=779e 
# 
# UVM_ERROR testbench.sv(847) @ 1234000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1234200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bbfe Expected Instruction=bbfe 
# 
# UVM_ERROR testbench.sv(847) @ 1234200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1234400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=abfc Expected Instruction=abfc 
# 
# UVM_ERROR testbench.sv(847) @ 1234400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1234600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=400d Expected Instruction=400d 
# 
# UVM_INFO testbench.sv(605) @ 1234600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(680) @ 1234600000: uvm_test_top.env.sb [AND/NAND_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1234800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb9c Expected Instruction=bb9c 
# 
# UVM_ERROR testbench.sv(847) @ 1234800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1235000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=60c5 Expected Instruction=60c5 
# 
# UVM_ERROR testbench.sv(847) @ 1235000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1235200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=69eb Expected Instruction=69eb 
# 
# UVM_ERROR testbench.sv(847) @ 1235200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1235400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4bac Expected Instruction=4bac 
# 
# UVM_ERROR testbench.sv(847) @ 1235400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1235600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6586 Expected Instruction=6586 
# 
# UVM_ERROR testbench.sv(847) @ 1235600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1235800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4414 Expected Instruction=4414 
# 
# UVM_INFO testbench.sv(605) @ 1235800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1235800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1236000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8efc Expected Instruction=8efc 
# 
# UVM_ERROR testbench.sv(847) @ 1236000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1236200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4460 Expected Instruction=4460 
# 
# UVM_ERROR testbench.sv(847) @ 1236200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1236400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=350c Expected Instruction=350c 
# 
# UVM_ERROR testbench.sv(847) @ 1236400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1236600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ddd Expected Instruction=2ddd 
# 
# UVM_ERROR testbench.sv(847) @ 1236600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1236800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8721 Expected Instruction=8721 
# 
# UVM_ERROR testbench.sv(847) @ 1236800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1237000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4f21 Expected Instruction=4f21 
# 
# UVM_ERROR testbench.sv(847) @ 1237000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1237200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba86 Expected Instruction=ba86 
# 
# UVM_ERROR testbench.sv(847) @ 1237200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1237400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=41dd Expected Instruction=41dd 
# 
# UVM_ERROR testbench.sv(847) @ 1237400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1237600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e0f1 Expected Instruction=e0f1 
# 
# UVM_ERROR testbench.sv(847) @ 1237600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1237800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e042 Expected Instruction=e042 
# 
# UVM_ERROR testbench.sv(847) @ 1237800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1238000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a70 Expected Instruction=5a70 
# 
# UVM_ERROR testbench.sv(847) @ 1238000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1238200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc40 Expected Instruction=cc40 
# 
# UVM_ERROR testbench.sv(847) @ 1238200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1238400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9103 Expected Instruction=9103 
# 
# UVM_ERROR testbench.sv(847) @ 1238400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1238600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=59f4 Expected Instruction=59f4 
# 
# UVM_ERROR testbench.sv(847) @ 1238600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1238800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=12d1 Expected Instruction=12d1 
# 
# UVM_ERROR testbench.sv(847) @ 1238800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1239000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ed6 Expected Instruction=2ed6 
# 
# UVM_ERROR testbench.sv(847) @ 1239000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1239200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c055 Expected Instruction=c055 
# 
# UVM_ERROR testbench.sv(847) @ 1239200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1239400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=481c Expected Instruction=481c 
# 
# UVM_INFO testbench.sv(605) @ 1239400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(684) @ 1239400000: uvm_test_top.env.sb [AND/NAND_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1239600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=23bd Expected Instruction=23bd 
# 
# UVM_ERROR testbench.sv(847) @ 1239600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1239800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d7f Expected Instruction=6d7f 
# 
# UVM_ERROR testbench.sv(847) @ 1239800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1240000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d340 Expected Instruction=d340 
# 
# UVM_ERROR testbench.sv(847) @ 1240000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1240200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6c88 Expected Instruction=6c88 
# 
# UVM_ERROR testbench.sv(847) @ 1240200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1240400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c93 Expected Instruction=7c93 
# 
# UVM_ERROR testbench.sv(847) @ 1240400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1240600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5c7d Expected Instruction=5c7d 
# 
# UVM_ERROR testbench.sv(847) @ 1240600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1240800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d919 Expected Instruction=d919 
# 
# UVM_ERROR testbench.sv(847) @ 1240800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1241000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b3d2 Expected Instruction=b3d2 
# 
# UVM_ERROR testbench.sv(847) @ 1241000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1241200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=315f Expected Instruction=315f 
# 
# UVM_ERROR testbench.sv(847) @ 1241200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1241400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a6c2 Expected Instruction=a6c2 
# 
# UVM_ERROR testbench.sv(847) @ 1241400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1241600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e112 Expected Instruction=e112 
# 
# UVM_ERROR testbench.sv(847) @ 1241600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1241800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b8e0 Expected Instruction=b8e0 
# 
# UVM_ERROR testbench.sv(847) @ 1241800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1242000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0919 Expected Instruction=0919 
# 
# UVM_ERROR testbench.sv(847) @ 1242000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1242200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4af8 Expected Instruction=4af8 
# 
# UVM_ERROR testbench.sv(847) @ 1242200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1242400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ff3 Expected Instruction=9ff3 
# 
# UVM_ERROR testbench.sv(847) @ 1242400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1242600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c9f Expected Instruction=1c9f 
# 
# UVM_ERROR testbench.sv(847) @ 1242600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1242800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9d1d Expected Instruction=9d1d 
# 
# UVM_ERROR testbench.sv(847) @ 1242800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1243000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a04f Expected Instruction=a04f 
# 
# UVM_ERROR testbench.sv(847) @ 1243000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1243200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aced Expected Instruction=aced 
# 
# UVM_ERROR testbench.sv(847) @ 1243200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1243400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e61 Expected Instruction=5e61 
# 
# UVM_ERROR testbench.sv(847) @ 1243400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1243600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e23 Expected Instruction=9e23 
# 
# UVM_INFO testbench.sv(605) @ 1243600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1243600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1243800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a21 Expected Instruction=6a21 
# 
# UVM_INFO testbench.sv(605) @ 1243800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1243800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1244000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=18da Expected Instruction=18da 
# 
# UVM_ERROR testbench.sv(847) @ 1244000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1244200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9af9 Expected Instruction=9af9 
# 
# UVM_ERROR testbench.sv(847) @ 1244200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1244400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4909 Expected Instruction=4909 
# 
# UVM_ERROR testbench.sv(847) @ 1244400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1244600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8db8 Expected Instruction=8db8 
# 
# UVM_ERROR testbench.sv(847) @ 1244600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1244800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0fca Expected Instruction=0fca 
# 
# UVM_ERROR testbench.sv(847) @ 1244800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1245000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8846 Expected Instruction=8846 
# 
# UVM_ERROR testbench.sv(847) @ 1245000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1245200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ed0 Expected Instruction=1ed0 
# 
# UVM_ERROR testbench.sv(847) @ 1245200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1245400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a497 Expected Instruction=a497 
# 
# UVM_ERROR testbench.sv(847) @ 1245400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1245600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0286 Expected Instruction=0286 
# 
# UVM_ERROR testbench.sv(847) @ 1245600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1245800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8652 Expected Instruction=8652 
# 
# UVM_ERROR testbench.sv(847) @ 1245800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1246000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=19f8 Expected Instruction=19f8 
# 
# UVM_ERROR testbench.sv(847) @ 1246000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1246200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9176 Expected Instruction=9176 
# 
# UVM_ERROR testbench.sv(847) @ 1246200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1246400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e04 Expected Instruction=1e04 
# 
# UVM_INFO testbench.sv(605) @ 1246400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1246400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1246600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=076d Expected Instruction=076d 
# 
# UVM_ERROR testbench.sv(847) @ 1246600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1246800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=85dc Expected Instruction=85dc 
# 
# UVM_ERROR testbench.sv(847) @ 1246800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1247000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1bcf Expected Instruction=1bcf 
# 
# UVM_ERROR testbench.sv(847) @ 1247000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1247200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db50 Expected Instruction=db50 
# 
# UVM_ERROR testbench.sv(847) @ 1247200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1247400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=57b5 Expected Instruction=57b5 
# 
# UVM_ERROR testbench.sv(847) @ 1247400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1247600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=289b Expected Instruction=289b 
# 
# UVM_ERROR testbench.sv(847) @ 1247600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1247800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=29c8 Expected Instruction=29c8 
# 
# UVM_ERROR testbench.sv(847) @ 1247800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1248000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1af2 Expected Instruction=1af2 
# 
# UVM_ERROR testbench.sv(847) @ 1248000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1248200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e4c4 Expected Instruction=e4c4 
# 
# UVM_ERROR testbench.sv(847) @ 1248200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1248400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1501 Expected Instruction=1501 
# 
# UVM_ERROR testbench.sv(847) @ 1248400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1248600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2523 Expected Instruction=2523 
# 
# UVM_ERROR testbench.sv(847) @ 1248600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1248800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5fb2 Expected Instruction=5fb2 
# 
# UVM_ERROR testbench.sv(847) @ 1248800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1249000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb55 Expected Instruction=bb55 
# 
# UVM_ERROR testbench.sv(847) @ 1249000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1249200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a470 Expected Instruction=a470 
# 
# UVM_ERROR testbench.sv(847) @ 1249200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1249400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0782 Expected Instruction=0782 
# 
# UVM_ERROR testbench.sv(847) @ 1249400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1249600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=435d Expected Instruction=435d 
# 
# UVM_ERROR testbench.sv(847) @ 1249600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1249800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=daf8 Expected Instruction=daf8 
# 
# UVM_ERROR testbench.sv(847) @ 1249800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1250000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=77fc Expected Instruction=77fc 
# 
# UVM_ERROR testbench.sv(847) @ 1250000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1250200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=166e Expected Instruction=166e 
# 
# UVM_ERROR testbench.sv(847) @ 1250200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1250400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6100 Expected Instruction=6100 
# 
# UVM_ERROR testbench.sv(847) @ 1250400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1250600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c719 Expected Instruction=c719 
# 
# UVM_ERROR testbench.sv(847) @ 1250600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1250800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7023 Expected Instruction=7023 
# 
# UVM_INFO testbench.sv(605) @ 1250800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(734) @ 1250800000: uvm_test_top.env.sb [BUFF/INV_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1251000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e508 Expected Instruction=e508 
# 
# UVM_ERROR testbench.sv(847) @ 1251000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1251200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a2c9 Expected Instruction=a2c9 
# 
# UVM_ERROR testbench.sv(847) @ 1251200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1251400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7515 Expected Instruction=7515 
# 
# UVM_ERROR testbench.sv(847) @ 1251400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1251600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9549 Expected Instruction=9549 
# 
# UVM_ERROR testbench.sv(847) @ 1251600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1251800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=83ec Expected Instruction=83ec 
# 
# UVM_ERROR testbench.sv(847) @ 1251800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1252000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd7c Expected Instruction=cd7c 
# 
# UVM_ERROR testbench.sv(847) @ 1252000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1252200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d53b Expected Instruction=d53b 
# 
# UVM_ERROR testbench.sv(847) @ 1252200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1252400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c972 Expected Instruction=c972 
# 
# UVM_ERROR testbench.sv(847) @ 1252400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1252600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c16 Expected Instruction=0c16 
# 
# UVM_INFO testbench.sv(605) @ 1252600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1252600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1252800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1964 Expected Instruction=1964 
# 
# UVM_ERROR testbench.sv(847) @ 1252800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1253000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5856 Expected Instruction=5856 
# 
# UVM_ERROR testbench.sv(847) @ 1253000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1253200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b87c Expected Instruction=b87c 
# 
# UVM_ERROR testbench.sv(847) @ 1253200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1253400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d90c Expected Instruction=d90c 
# 
# UVM_ERROR testbench.sv(847) @ 1253400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1253600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9946 Expected Instruction=9946 
# 
# UVM_ERROR testbench.sv(847) @ 1253600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1253800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c0f Expected Instruction=9c0f 
# 
# UVM_INFO testbench.sv(605) @ 1253800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1253800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1254000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=93aa Expected Instruction=93aa 
# 
# UVM_ERROR testbench.sv(847) @ 1254000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1254200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d24c Expected Instruction=d24c 
# 
# UVM_ERROR testbench.sv(847) @ 1254200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1254400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=139c Expected Instruction=139c 
# 
# UVM_ERROR testbench.sv(847) @ 1254400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1254600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=90fa Expected Instruction=90fa 
# 
# UVM_ERROR testbench.sv(847) @ 1254600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1254800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a5f7 Expected Instruction=a5f7 
# 
# UVM_ERROR testbench.sv(847) @ 1254800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1255000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=75d8 Expected Instruction=75d8 
# 
# UVM_ERROR testbench.sv(847) @ 1255000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1255200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dce1 Expected Instruction=dce1 
# 
# UVM_ERROR testbench.sv(847) @ 1255200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1255400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=79e0 Expected Instruction=79e0 
# 
# UVM_ERROR testbench.sv(847) @ 1255400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1255600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cfad Expected Instruction=cfad 
# 
# UVM_ERROR testbench.sv(847) @ 1255600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1255800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c9ec Expected Instruction=c9ec 
# 
# UVM_ERROR testbench.sv(847) @ 1255800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1256000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7128 Expected Instruction=7128 
# 
# UVM_ERROR testbench.sv(847) @ 1256000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1256200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d26e Expected Instruction=d26e 
# 
# UVM_ERROR testbench.sv(847) @ 1256200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1256400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=02a7 Expected Instruction=02a7 
# 
# UVM_ERROR testbench.sv(847) @ 1256400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1256600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c654 Expected Instruction=c654 
# 
# UVM_ERROR testbench.sv(847) @ 1256600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1256800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=60de Expected Instruction=60de 
# 
# UVM_ERROR testbench.sv(847) @ 1256800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1257000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6457 Expected Instruction=6457 
# 
# UVM_ERROR testbench.sv(847) @ 1257000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1257200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=be9d Expected Instruction=be9d 
# 
# UVM_ERROR testbench.sv(847) @ 1257200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1257400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7717 Expected Instruction=7717 
# 
# UVM_ERROR testbench.sv(847) @ 1257400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1257600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a4d Expected Instruction=7a4d 
# 
# UVM_ERROR testbench.sv(847) @ 1257600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1257800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=25ab Expected Instruction=25ab 
# 
# UVM_ERROR testbench.sv(847) @ 1257800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1258000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3790 Expected Instruction=3790 
# 
# UVM_ERROR testbench.sv(847) @ 1258000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1258200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=be25 Expected Instruction=be25 
# 
# UVM_INFO testbench.sv(605) @ 1258200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1258200000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=5
# 
# UVM_INFO testbench.sv(602) @ 1258400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=058c Expected Instruction=058c 
# 
# UVM_ERROR testbench.sv(847) @ 1258400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1258600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=be7d Expected Instruction=be7d 
# 
# UVM_ERROR testbench.sv(847) @ 1258600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1258800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=88df Expected Instruction=88df 
# 
# UVM_ERROR testbench.sv(847) @ 1258800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1259000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5b83 Expected Instruction=5b83 
# 
# UVM_ERROR testbench.sv(847) @ 1259000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1259200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef99 Expected Instruction=ef99 
# 
# UVM_ERROR testbench.sv(847) @ 1259200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1259400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=68fd Expected Instruction=68fd 
# 
# UVM_ERROR testbench.sv(847) @ 1259400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1259600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=28a6 Expected Instruction=28a6 
# 
# UVM_ERROR testbench.sv(847) @ 1259600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1259800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7b05 Expected Instruction=7b05 
# 
# UVM_ERROR testbench.sv(847) @ 1259800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1260000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df41 Expected Instruction=df41 
# 
# UVM_ERROR testbench.sv(847) @ 1260000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1260200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=700b Expected Instruction=700b 
# 
# UVM_INFO testbench.sv(605) @ 1260200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(734) @ 1260200000: uvm_test_top.env.sb [BUFF/INV_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1260400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=06f8 Expected Instruction=06f8 
# 
# UVM_ERROR testbench.sv(847) @ 1260400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1260600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa54 Expected Instruction=aa54 
# 
# UVM_ERROR testbench.sv(847) @ 1260600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1260800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b02 Expected Instruction=9b02 
# 
# UVM_ERROR testbench.sv(847) @ 1260800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1261000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=75ff Expected Instruction=75ff 
# 
# UVM_ERROR testbench.sv(847) @ 1261000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1261200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7454 Expected Instruction=7454 
# 
# UVM_ERROR testbench.sv(847) @ 1261200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1261400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=693a Expected Instruction=693a 
# 
# UVM_ERROR testbench.sv(847) @ 1261400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1261600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1180 Expected Instruction=1180 
# 
# UVM_ERROR testbench.sv(847) @ 1261600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1261800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3f18 Expected Instruction=3f18 
# 
# UVM_ERROR testbench.sv(847) @ 1261800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1262000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e043 Expected Instruction=e043 
# 
# UVM_ERROR testbench.sv(847) @ 1262000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1262200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1010 Expected Instruction=1010 
# 
# UVM_INFO testbench.sv(605) @ 1262200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(640) @ 1262200000: uvm_test_top.env.sb [SUBTRACTION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1262400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f69 Expected Instruction=5f69 
# 
# UVM_ERROR testbench.sv(847) @ 1262400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1262600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c923 Expected Instruction=c923 
# 
# UVM_ERROR testbench.sv(847) @ 1262600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1262800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d84b Expected Instruction=d84b 
# 
# UVM_ERROR testbench.sv(847) @ 1262800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1263000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d19d Expected Instruction=d19d 
# 
# UVM_ERROR testbench.sv(847) @ 1263000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1263200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=121e Expected Instruction=121e 
# 
# UVM_INFO testbench.sv(605) @ 1263200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1263200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1263400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c53a Expected Instruction=c53a 
# 
# UVM_ERROR testbench.sv(847) @ 1263400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1263600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b0c Expected Instruction=8b0c 
# 
# UVM_ERROR testbench.sv(847) @ 1263600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1263800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e252 Expected Instruction=e252 
# 
# UVM_ERROR testbench.sv(847) @ 1263800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1264000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=229f Expected Instruction=229f 
# 
# UVM_ERROR testbench.sv(847) @ 1264000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1264200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5189 Expected Instruction=5189 
# 
# UVM_ERROR testbench.sv(847) @ 1264200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1264400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=557f Expected Instruction=557f 
# 
# UVM_ERROR testbench.sv(847) @ 1264400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1264600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d8b1 Expected Instruction=d8b1 
# 
# UVM_ERROR testbench.sv(847) @ 1264600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1264800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a06e Expected Instruction=a06e 
# 
# UVM_ERROR testbench.sv(847) @ 1264800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1265000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c44c Expected Instruction=c44c 
# 
# UVM_ERROR testbench.sv(847) @ 1265000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1265200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ced Expected Instruction=9ced 
# 
# UVM_ERROR testbench.sv(847) @ 1265200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1265400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=85a5 Expected Instruction=85a5 
# 
# UVM_ERROR testbench.sv(847) @ 1265400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1265600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea52 Expected Instruction=ea52 
# 
# UVM_ERROR testbench.sv(847) @ 1265600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1265800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e9e Expected Instruction=9e9e 
# 
# UVM_ERROR testbench.sv(847) @ 1265800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1266000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=81e9 Expected Instruction=81e9 
# 
# UVM_ERROR testbench.sv(847) @ 1266000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1266200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2696 Expected Instruction=2696 
# 
# UVM_ERROR testbench.sv(847) @ 1266200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1266400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae7b Expected Instruction=ae7b 
# 
# UVM_ERROR testbench.sv(847) @ 1266400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1266600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a065 Expected Instruction=a065 
# 
# UVM_ERROR testbench.sv(847) @ 1266600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1266800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=76bc Expected Instruction=76bc 
# 
# UVM_ERROR testbench.sv(847) @ 1266800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1267000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b725 Expected Instruction=b725 
# 
# UVM_ERROR testbench.sv(847) @ 1267000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1267200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c9e2 Expected Instruction=c9e2 
# 
# UVM_ERROR testbench.sv(847) @ 1267200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1267400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b2f Expected Instruction=0b2f 
# 
# UVM_ERROR testbench.sv(847) @ 1267400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1267600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e071 Expected Instruction=e071 
# 
# UVM_ERROR testbench.sv(847) @ 1267600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1267800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7ed7 Expected Instruction=7ed7 
# 
# UVM_ERROR testbench.sv(847) @ 1267800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1268000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=be00 Expected Instruction=be00 
# 
# UVM_INFO testbench.sv(605) @ 1268000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(795) @ 1268000000: uvm_test_top.env.sb [MEM_STORE_ADDR_PASS ] Actual Mem Addr=0 Expected Mem Addr=0 
# 
# UVM_ERROR testbench.sv(810) @ 1268000000: uvm_test_top.env.sb [MEM_STORE_EN_FAIL] Actual Calculation=0 Expected Calculation=1 
# 
# UVM_INFO testbench.sv(602) @ 1268200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f73 Expected Instruction=6f73 
# 
# UVM_ERROR testbench.sv(847) @ 1268200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1268400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6c4f Expected Instruction=6c4f 
# 
# UVM_ERROR testbench.sv(847) @ 1268400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1268600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de1c Expected Instruction=de1c 
# 
# UVM_INFO testbench.sv(605) @ 1268600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1268600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=56860 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 1268800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c82 Expected Instruction=9c82 
# 
# UVM_ERROR testbench.sv(847) @ 1268800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1269000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7093 Expected Instruction=7093 
# 
# UVM_ERROR testbench.sv(847) @ 1269000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1269200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a7c8 Expected Instruction=a7c8 
# 
# UVM_ERROR testbench.sv(847) @ 1269200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1269400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c806 Expected Instruction=c806 
# 
# UVM_INFO testbench.sv(605) @ 1269400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(752) @ 1269400000: uvm_test_top.env.sb [SHIFT_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1269600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=716b Expected Instruction=716b 
# 
# UVM_ERROR testbench.sv(847) @ 1269600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1269800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1593 Expected Instruction=1593 
# 
# UVM_ERROR testbench.sv(847) @ 1269800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1270000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b356 Expected Instruction=b356 
# 
# UVM_ERROR testbench.sv(847) @ 1270000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1270200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d1c Expected Instruction=4d1c 
# 
# UVM_ERROR testbench.sv(847) @ 1270200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1270400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b80a Expected Instruction=b80a 
# 
# UVM_INFO testbench.sv(605) @ 1270400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1270400000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=2
# 
# UVM_INFO testbench.sv(602) @ 1270600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d67 Expected Instruction=2d67 
# 
# UVM_ERROR testbench.sv(847) @ 1270600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1270800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1cb8 Expected Instruction=1cb8 
# 
# UVM_ERROR testbench.sv(847) @ 1270800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1271000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7205 Expected Instruction=7205 
# 
# UVM_INFO testbench.sv(605) @ 1271000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1271000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1271200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6294 Expected Instruction=6294 
# 
# UVM_ERROR testbench.sv(847) @ 1271200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1271400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f46 Expected Instruction=5f46 
# 
# UVM_ERROR testbench.sv(847) @ 1271400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1271600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b839 Expected Instruction=b839 
# 
# UVM_INFO testbench.sv(605) @ 1271600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1271600000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=1
# 
# UVM_INFO testbench.sv(602) @ 1271800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cdab Expected Instruction=cdab 
# 
# UVM_ERROR testbench.sv(847) @ 1271800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1272000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3392 Expected Instruction=3392 
# 
# UVM_ERROR testbench.sv(847) @ 1272000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1272200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2071 Expected Instruction=2071 
# 
# UVM_ERROR testbench.sv(847) @ 1272200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1272400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a2d2 Expected Instruction=a2d2 
# 
# UVM_ERROR testbench.sv(847) @ 1272400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1272600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=323d Expected Instruction=323d 
# 
# UVM_INFO testbench.sv(605) @ 1272600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1272600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1272800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8a18 Expected Instruction=8a18 
# 
# UVM_INFO testbench.sv(605) @ 1272800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1272800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1273000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c31f Expected Instruction=c31f 
# 
# UVM_ERROR testbench.sv(847) @ 1273000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1273200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ac71 Expected Instruction=ac71 
# 
# UVM_ERROR testbench.sv(847) @ 1273200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1273400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c737 Expected Instruction=c737 
# 
# UVM_ERROR testbench.sv(847) @ 1273400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1273600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=16fc Expected Instruction=16fc 
# 
# UVM_ERROR testbench.sv(847) @ 1273600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1273800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=89d0 Expected Instruction=89d0 
# 
# UVM_ERROR testbench.sv(847) @ 1273800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1274000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8ec5 Expected Instruction=8ec5 
# 
# UVM_ERROR testbench.sv(847) @ 1274000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1274200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3b15 Expected Instruction=3b15 
# 
# UVM_ERROR testbench.sv(847) @ 1274200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1274400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5b4d Expected Instruction=5b4d 
# 
# UVM_ERROR testbench.sv(847) @ 1274400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1274600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=16f0 Expected Instruction=16f0 
# 
# UVM_ERROR testbench.sv(847) @ 1274600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1274800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bfb7 Expected Instruction=bfb7 
# 
# UVM_ERROR testbench.sv(847) @ 1274800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1275000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8772 Expected Instruction=8772 
# 
# UVM_ERROR testbench.sv(847) @ 1275000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1275200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3486 Expected Instruction=3486 
# 
# UVM_ERROR testbench.sv(847) @ 1275200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1275400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e74e Expected Instruction=e74e 
# 
# UVM_ERROR testbench.sv(847) @ 1275400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1275600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7842 Expected Instruction=7842 
# 
# UVM_ERROR testbench.sv(847) @ 1275600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1275800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=60d0 Expected Instruction=60d0 
# 
# UVM_ERROR testbench.sv(847) @ 1275800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1276000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d58e Expected Instruction=d58e 
# 
# UVM_ERROR testbench.sv(847) @ 1276000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1276200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2a42 Expected Instruction=2a42 
# 
# UVM_ERROR testbench.sv(847) @ 1276200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1276400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b9d Expected Instruction=9b9d 
# 
# UVM_ERROR testbench.sv(847) @ 1276400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1276600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=46e0 Expected Instruction=46e0 
# 
# UVM_ERROR testbench.sv(847) @ 1276600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1276800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b522 Expected Instruction=b522 
# 
# UVM_ERROR testbench.sv(847) @ 1276800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1277000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=32b5 Expected Instruction=32b5 
# 
# UVM_ERROR testbench.sv(847) @ 1277000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1277200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d42 Expected Instruction=1d42 
# 
# UVM_ERROR testbench.sv(847) @ 1277200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1277400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9f10 Expected Instruction=9f10 
# 
# UVM_ERROR testbench.sv(847) @ 1277400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1277600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=68ed Expected Instruction=68ed 
# 
# UVM_ERROR testbench.sv(847) @ 1277600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1277800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3649 Expected Instruction=3649 
# 
# UVM_ERROR testbench.sv(847) @ 1277800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1278000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=90a2 Expected Instruction=90a2 
# 
# UVM_ERROR testbench.sv(847) @ 1278000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1278200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4710 Expected Instruction=4710 
# 
# UVM_ERROR testbench.sv(847) @ 1278200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1278400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6870 Expected Instruction=6870 
# 
# UVM_ERROR testbench.sv(847) @ 1278400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1278600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e41e Expected Instruction=e41e 
# 
# UVM_INFO testbench.sv(605) @ 1278600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1278600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=58398 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1278800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8934 Expected Instruction=8934 
# 
# UVM_ERROR testbench.sv(847) @ 1278800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1279000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0704 Expected Instruction=0704 
# 
# UVM_ERROR testbench.sv(847) @ 1279000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1279200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e92b Expected Instruction=e92b 
# 
# UVM_ERROR testbench.sv(847) @ 1279200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1279400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=77d1 Expected Instruction=77d1 
# 
# UVM_ERROR testbench.sv(847) @ 1279400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1279600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a16d Expected Instruction=a16d 
# 
# UVM_ERROR testbench.sv(847) @ 1279600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1279800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e4c0 Expected Instruction=e4c0 
# 
# UVM_ERROR testbench.sv(847) @ 1279800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1280000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4e64 Expected Instruction=4e64 
# 
# UVM_ERROR testbench.sv(847) @ 1280000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1280200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=08e4 Expected Instruction=08e4 
# 
# UVM_ERROR testbench.sv(847) @ 1280200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1280400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=41c5 Expected Instruction=41c5 
# 
# UVM_ERROR testbench.sv(847) @ 1280400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1280600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7583 Expected Instruction=7583 
# 
# UVM_ERROR testbench.sv(847) @ 1280600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1280800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=41fe Expected Instruction=41fe 
# 
# UVM_ERROR testbench.sv(847) @ 1280800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1281000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5c73 Expected Instruction=5c73 
# 
# UVM_ERROR testbench.sv(847) @ 1281000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1281200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=588e Expected Instruction=588e 
# 
# UVM_ERROR testbench.sv(847) @ 1281200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1281400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7423 Expected Instruction=7423 
# 
# UVM_INFO testbench.sv(605) @ 1281400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1281400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1281600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a8a Expected Instruction=7a8a 
# 
# UVM_ERROR testbench.sv(847) @ 1281600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1281800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3019 Expected Instruction=3019 
# 
# UVM_INFO testbench.sv(605) @ 1281800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 1281800000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 1282000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b1be Expected Instruction=b1be 
# 
# UVM_ERROR testbench.sv(847) @ 1282000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1282200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb3c Expected Instruction=bb3c 
# 
# UVM_ERROR testbench.sv(847) @ 1282200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1282400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b84 Expected Instruction=9b84 
# 
# UVM_ERROR testbench.sv(847) @ 1282400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1282600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c570 Expected Instruction=c570 
# 
# UVM_ERROR testbench.sv(847) @ 1282600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1282800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=623c Expected Instruction=623c 
# 
# UVM_INFO testbench.sv(605) @ 1282800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1282800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1283000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ec1 Expected Instruction=3ec1 
# 
# UVM_ERROR testbench.sv(847) @ 1283000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1283200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c30 Expected Instruction=1c30 
# 
# UVM_INFO testbench.sv(605) @ 1283200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1283200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1283400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db5e Expected Instruction=db5e 
# 
# UVM_ERROR testbench.sv(847) @ 1283400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1283600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=14cd Expected Instruction=14cd 
# 
# UVM_ERROR testbench.sv(847) @ 1283600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1283800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9433 Expected Instruction=9433 
# 
# UVM_INFO testbench.sv(605) @ 1283800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1283800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1284000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=04e9 Expected Instruction=04e9 
# 
# UVM_ERROR testbench.sv(847) @ 1284000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1284200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e11e Expected Instruction=e11e 
# 
# UVM_ERROR testbench.sv(847) @ 1284200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1284400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f55 Expected Instruction=5f55 
# 
# UVM_ERROR testbench.sv(847) @ 1284400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1284600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=44e0 Expected Instruction=44e0 
# 
# UVM_ERROR testbench.sv(847) @ 1284600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1284800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d395 Expected Instruction=d395 
# 
# UVM_ERROR testbench.sv(847) @ 1284800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1285000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=797f Expected Instruction=797f 
# 
# UVM_ERROR testbench.sv(847) @ 1285000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1285200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=590d Expected Instruction=590d 
# 
# UVM_ERROR testbench.sv(847) @ 1285200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1285400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d35f Expected Instruction=d35f 
# 
# UVM_ERROR testbench.sv(847) @ 1285400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1285600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e2a Expected Instruction=9e2a 
# 
# UVM_INFO testbench.sv(605) @ 1285600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1285600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1285800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b25 Expected Instruction=1b25 
# 
# UVM_ERROR testbench.sv(847) @ 1285800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1286000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d4c6 Expected Instruction=d4c6 
# 
# UVM_ERROR testbench.sv(847) @ 1286000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1286200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b382 Expected Instruction=b382 
# 
# UVM_ERROR testbench.sv(847) @ 1286200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1286400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0e2b Expected Instruction=0e2b 
# 
# UVM_INFO testbench.sv(605) @ 1286400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1286400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1286600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6405 Expected Instruction=6405 
# 
# UVM_INFO testbench.sv(605) @ 1286600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1286600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1286800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c470 Expected Instruction=c470 
# 
# UVM_ERROR testbench.sv(847) @ 1286800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1287000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=933c Expected Instruction=933c 
# 
# UVM_ERROR testbench.sv(847) @ 1287000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1287200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=69cb Expected Instruction=69cb 
# 
# UVM_ERROR testbench.sv(847) @ 1287200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1287400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=10f3 Expected Instruction=10f3 
# 
# UVM_ERROR testbench.sv(847) @ 1287400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1287600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=19f0 Expected Instruction=19f0 
# 
# UVM_ERROR testbench.sv(847) @ 1287600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1287800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b5f Expected Instruction=1b5f 
# 
# UVM_ERROR testbench.sv(847) @ 1287800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1288000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0fe0 Expected Instruction=0fe0 
# 
# UVM_ERROR testbench.sv(847) @ 1288000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1288200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3f96 Expected Instruction=3f96 
# 
# UVM_ERROR testbench.sv(847) @ 1288200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1288400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9712 Expected Instruction=9712 
# 
# UVM_ERROR testbench.sv(847) @ 1288400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1288600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=123a Expected Instruction=123a 
# 
# UVM_INFO testbench.sv(605) @ 1288600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1288600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1288800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dccb Expected Instruction=dccb 
# 
# UVM_ERROR testbench.sv(847) @ 1288800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1289000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b463 Expected Instruction=b463 
# 
# UVM_ERROR testbench.sv(847) @ 1289000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1289200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9dea Expected Instruction=9dea 
# 
# UVM_ERROR testbench.sv(847) @ 1289200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1289400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1517 Expected Instruction=1517 
# 
# UVM_ERROR testbench.sv(847) @ 1289400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1289600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=766d Expected Instruction=766d 
# 
# UVM_ERROR testbench.sv(847) @ 1289600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1289800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=92b5 Expected Instruction=92b5 
# 
# UVM_ERROR testbench.sv(847) @ 1289800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1290000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa5f Expected Instruction=aa5f 
# 
# UVM_ERROR testbench.sv(847) @ 1290000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1290200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d3d Expected Instruction=6d3d 
# 
# UVM_ERROR testbench.sv(847) @ 1290200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1290400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=917c Expected Instruction=917c 
# 
# UVM_ERROR testbench.sv(847) @ 1290400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1290600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d113 Expected Instruction=d113 
# 
# UVM_ERROR testbench.sv(847) @ 1290600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1290800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=99f3 Expected Instruction=99f3 
# 
# UVM_ERROR testbench.sv(847) @ 1290800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1291000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7845 Expected Instruction=7845 
# 
# UVM_ERROR testbench.sv(847) @ 1291000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1291200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3b6d Expected Instruction=3b6d 
# 
# UVM_ERROR testbench.sv(847) @ 1291200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1291400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c29 Expected Instruction=0c29 
# 
# UVM_INFO testbench.sv(605) @ 1291400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1291400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1291600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=02cc Expected Instruction=02cc 
# 
# UVM_ERROR testbench.sv(847) @ 1291600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1291800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8dd7 Expected Instruction=8dd7 
# 
# UVM_ERROR testbench.sv(847) @ 1291800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1292000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d1f1 Expected Instruction=d1f1 
# 
# UVM_ERROR testbench.sv(847) @ 1292000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1292200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d3eb Expected Instruction=d3eb 
# 
# UVM_ERROR testbench.sv(847) @ 1292200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1292400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0e3a Expected Instruction=0e3a 
# 
# UVM_INFO testbench.sv(605) @ 1292400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1292400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1292600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=34cd Expected Instruction=34cd 
# 
# UVM_ERROR testbench.sv(847) @ 1292600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1292800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=06b1 Expected Instruction=06b1 
# 
# UVM_ERROR testbench.sv(847) @ 1292800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1293000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1940 Expected Instruction=1940 
# 
# UVM_ERROR testbench.sv(847) @ 1293000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1293200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d99 Expected Instruction=7d99 
# 
# UVM_ERROR testbench.sv(847) @ 1293200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1293400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b9a9 Expected Instruction=b9a9 
# 
# UVM_ERROR testbench.sv(847) @ 1293400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1293600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=65b4 Expected Instruction=65b4 
# 
# UVM_ERROR testbench.sv(847) @ 1293600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1293800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=da1d Expected Instruction=da1d 
# 
# UVM_INFO testbench.sv(605) @ 1293800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1293800000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=55837 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 1294000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ca0 Expected Instruction=9ca0 
# 
# UVM_ERROR testbench.sv(847) @ 1294000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1294200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dcdd Expected Instruction=dcdd 
# 
# UVM_ERROR testbench.sv(847) @ 1294200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1294400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e0cb Expected Instruction=e0cb 
# 
# UVM_ERROR testbench.sv(847) @ 1294400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1294600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c554 Expected Instruction=c554 
# 
# UVM_ERROR testbench.sv(847) @ 1294600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1294800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd3d Expected Instruction=cd3d 
# 
# UVM_ERROR testbench.sv(847) @ 1294800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1295000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a82 Expected Instruction=5a82 
# 
# UVM_ERROR testbench.sv(847) @ 1295000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1295200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9eae Expected Instruction=9eae 
# 
# UVM_ERROR testbench.sv(847) @ 1295200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1295400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=231d Expected Instruction=231d 
# 
# UVM_ERROR testbench.sv(847) @ 1295400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1295600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=72b0 Expected Instruction=72b0 
# 
# UVM_ERROR testbench.sv(847) @ 1295600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1295800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3e8d Expected Instruction=3e8d 
# 
# UVM_ERROR testbench.sv(847) @ 1295800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1296000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9852 Expected Instruction=9852 
# 
# UVM_ERROR testbench.sv(847) @ 1296000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1296200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3b64 Expected Instruction=3b64 
# 
# UVM_ERROR testbench.sv(847) @ 1296200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1296400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dba0 Expected Instruction=dba0 
# 
# UVM_ERROR testbench.sv(847) @ 1296400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1296600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9a88 Expected Instruction=9a88 
# 
# UVM_ERROR testbench.sv(847) @ 1296600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1296800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0983 Expected Instruction=0983 
# 
# UVM_ERROR testbench.sv(847) @ 1296800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1297000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e5dd Expected Instruction=e5dd 
# 
# UVM_ERROR testbench.sv(847) @ 1297000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1297200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=520a Expected Instruction=520a 
# 
# UVM_INFO testbench.sv(605) @ 1297200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1297200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1297400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e07c Expected Instruction=e07c 
# 
# UVM_ERROR testbench.sv(847) @ 1297400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1297600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5aab Expected Instruction=5aab 
# 
# UVM_ERROR testbench.sv(847) @ 1297600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1297800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d5d Expected Instruction=6d5d 
# 
# UVM_ERROR testbench.sv(847) @ 1297800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1298000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b25 Expected Instruction=0b25 
# 
# UVM_ERROR testbench.sv(847) @ 1298000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1298200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3264 Expected Instruction=3264 
# 
# UVM_ERROR testbench.sv(847) @ 1298200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1298400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a09 Expected Instruction=3a09 
# 
# UVM_INFO testbench.sv(605) @ 1298400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1298400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1298600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0f14 Expected Instruction=0f14 
# 
# UVM_ERROR testbench.sv(847) @ 1298600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1298800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e19 Expected Instruction=1e19 
# 
# UVM_INFO testbench.sv(605) @ 1298800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1298800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1299000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c11e Expected Instruction=c11e 
# 
# UVM_ERROR testbench.sv(847) @ 1299000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1299200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8aed Expected Instruction=8aed 
# 
# UVM_ERROR testbench.sv(847) @ 1299200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1299400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=393c Expected Instruction=393c 
# 
# UVM_ERROR testbench.sv(847) @ 1299400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1299600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=50ca Expected Instruction=50ca 
# 
# UVM_ERROR testbench.sv(847) @ 1299600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1299800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4a48 Expected Instruction=4a48 
# 
# UVM_ERROR testbench.sv(847) @ 1299800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1300000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=355b Expected Instruction=355b 
# 
# UVM_ERROR testbench.sv(847) @ 1300000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1300200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=703c Expected Instruction=703c 
# 
# UVM_INFO testbench.sv(605) @ 1300200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(734) @ 1300200000: uvm_test_top.env.sb [BUFF/INV_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1300400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=07ce Expected Instruction=07ce 
# 
# UVM_ERROR testbench.sv(847) @ 1300400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1300600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6cd8 Expected Instruction=6cd8 
# 
# UVM_ERROR testbench.sv(847) @ 1300600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1300800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=883b Expected Instruction=883b 
# 
# UVM_INFO testbench.sv(605) @ 1300800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1300800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=0 
# 
# UVM_INFO testbench.sv(602) @ 1301000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6659 Expected Instruction=6659 
# 
# UVM_ERROR testbench.sv(847) @ 1301000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1301200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc79 Expected Instruction=cc79 
# 
# UVM_ERROR testbench.sv(847) @ 1301200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1301400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a152 Expected Instruction=a152 
# 
# UVM_ERROR testbench.sv(847) @ 1301400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1301600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=46e5 Expected Instruction=46e5 
# 
# UVM_ERROR testbench.sv(847) @ 1301600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1301800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e010 Expected Instruction=e010 
# 
# UVM_INFO testbench.sv(605) @ 1301800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1301800000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=57360 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1302000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=375d Expected Instruction=375d 
# 
# UVM_ERROR testbench.sv(847) @ 1302000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1302200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b3e2 Expected Instruction=b3e2 
# 
# UVM_ERROR testbench.sv(847) @ 1302200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1302400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1520 Expected Instruction=1520 
# 
# UVM_ERROR testbench.sv(847) @ 1302400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1302600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ffb Expected Instruction=3ffb 
# 
# UVM_ERROR testbench.sv(847) @ 1302600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1302800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8a1a Expected Instruction=8a1a 
# 
# UVM_INFO testbench.sv(605) @ 1302800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1302800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1303000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c4d Expected Instruction=0c4d 
# 
# UVM_ERROR testbench.sv(847) @ 1303000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1303200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=acc4 Expected Instruction=acc4 
# 
# UVM_ERROR testbench.sv(847) @ 1303200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1303400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c2ee Expected Instruction=c2ee 
# 
# UVM_ERROR testbench.sv(847) @ 1303400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1303600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a7af Expected Instruction=a7af 
# 
# UVM_ERROR testbench.sv(847) @ 1303600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1303800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dbf2 Expected Instruction=dbf2 
# 
# UVM_ERROR testbench.sv(847) @ 1303800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1304000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e58 Expected Instruction=6e58 
# 
# UVM_ERROR testbench.sv(847) @ 1304000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1304200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e04 Expected Instruction=6e04 
# 
# UVM_INFO testbench.sv(605) @ 1304200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1304200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1304400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d998 Expected Instruction=d998 
# 
# UVM_ERROR testbench.sv(847) @ 1304400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1304600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab0e Expected Instruction=ab0e 
# 
# UVM_ERROR testbench.sv(847) @ 1304600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1304800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7346 Expected Instruction=7346 
# 
# UVM_ERROR testbench.sv(847) @ 1304800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1305000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6728 Expected Instruction=6728 
# 
# UVM_ERROR testbench.sv(847) @ 1305000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1305200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=33c4 Expected Instruction=33c4 
# 
# UVM_ERROR testbench.sv(847) @ 1305200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1305400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3da0 Expected Instruction=3da0 
# 
# UVM_ERROR testbench.sv(847) @ 1305400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1305600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2642 Expected Instruction=2642 
# 
# UVM_ERROR testbench.sv(847) @ 1305600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1305800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3652 Expected Instruction=3652 
# 
# UVM_ERROR testbench.sv(847) @ 1305800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1306000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=abe6 Expected Instruction=abe6 
# 
# UVM_ERROR testbench.sv(847) @ 1306000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1306200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=240f Expected Instruction=240f 
# 
# UVM_INFO testbench.sv(605) @ 1306200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1306200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1306400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2432 Expected Instruction=2432 
# 
# UVM_INFO testbench.sv(605) @ 1306400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1306400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1306600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5369 Expected Instruction=5369 
# 
# UVM_ERROR testbench.sv(847) @ 1306600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1306800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8cf3 Expected Instruction=8cf3 
# 
# UVM_ERROR testbench.sv(847) @ 1306800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1307000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9927 Expected Instruction=9927 
# 
# UVM_ERROR testbench.sv(847) @ 1307000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1307200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d5ae Expected Instruction=d5ae 
# 
# UVM_ERROR testbench.sv(847) @ 1307200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1307400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3fc6 Expected Instruction=3fc6 
# 
# UVM_ERROR testbench.sv(847) @ 1307400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1307600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d6f Expected Instruction=5d6f 
# 
# UVM_ERROR testbench.sv(847) @ 1307600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1307800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=346d Expected Instruction=346d 
# 
# UVM_ERROR testbench.sv(847) @ 1307800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1308000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c409 Expected Instruction=c409 
# 
# UVM_INFO testbench.sv(605) @ 1308000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1308000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1308200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=37fc Expected Instruction=37fc 
# 
# UVM_ERROR testbench.sv(847) @ 1308200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1308400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e232 Expected Instruction=e232 
# 
# UVM_INFO testbench.sv(605) @ 1308400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1308400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=57906 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1308600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e7c6 Expected Instruction=e7c6 
# 
# UVM_ERROR testbench.sv(847) @ 1308600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1308800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=73df Expected Instruction=73df 
# 
# UVM_ERROR testbench.sv(847) @ 1308800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1309000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4365 Expected Instruction=4365 
# 
# UVM_ERROR testbench.sv(847) @ 1309000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1309200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=391f Expected Instruction=391f 
# 
# UVM_ERROR testbench.sv(847) @ 1309200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1309400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ddd2 Expected Instruction=ddd2 
# 
# UVM_ERROR testbench.sv(847) @ 1309400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1309600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9a6b Expected Instruction=9a6b 
# 
# UVM_ERROR testbench.sv(847) @ 1309600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1309800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ec5 Expected Instruction=9ec5 
# 
# UVM_ERROR testbench.sv(847) @ 1309800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1310000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=596a Expected Instruction=596a 
# 
# UVM_ERROR testbench.sv(847) @ 1310000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1310200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=efcf Expected Instruction=efcf 
# 
# UVM_ERROR testbench.sv(847) @ 1310200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1310400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=11a1 Expected Instruction=11a1 
# 
# UVM_ERROR testbench.sv(847) @ 1310400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1310600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dbd5 Expected Instruction=dbd5 
# 
# UVM_ERROR testbench.sv(847) @ 1310600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1310800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=21f8 Expected Instruction=21f8 
# 
# UVM_ERROR testbench.sv(847) @ 1310800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1311000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e4f Expected Instruction=9e4f 
# 
# UVM_ERROR testbench.sv(847) @ 1311000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1311200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aeda Expected Instruction=aeda 
# 
# UVM_ERROR testbench.sv(847) @ 1311200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1311400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5df8 Expected Instruction=5df8 
# 
# UVM_ERROR testbench.sv(847) @ 1311400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1311600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3df9 Expected Instruction=3df9 
# 
# UVM_ERROR testbench.sv(847) @ 1311600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1311800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=27ff Expected Instruction=27ff 
# 
# UVM_ERROR testbench.sv(847) @ 1311800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1312000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7449 Expected Instruction=7449 
# 
# UVM_ERROR testbench.sv(847) @ 1312000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1312200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c068 Expected Instruction=c068 
# 
# UVM_ERROR testbench.sv(847) @ 1312200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1312400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=841a Expected Instruction=841a 
# 
# UVM_INFO testbench.sv(605) @ 1312400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1312400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1312600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9977 Expected Instruction=9977 
# 
# UVM_ERROR testbench.sv(847) @ 1312600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1312800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e19b Expected Instruction=e19b 
# 
# UVM_ERROR testbench.sv(847) @ 1312800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1313000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6164 Expected Instruction=6164 
# 
# UVM_ERROR testbench.sv(847) @ 1313000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1313200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c1cb Expected Instruction=c1cb 
# 
# UVM_ERROR testbench.sv(847) @ 1313200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1313400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=427b Expected Instruction=427b 
# 
# UVM_ERROR testbench.sv(847) @ 1313400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1313600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=12ed Expected Instruction=12ed 
# 
# UVM_ERROR testbench.sv(847) @ 1313600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1313800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c3db Expected Instruction=c3db 
# 
# UVM_ERROR testbench.sv(847) @ 1313800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1314000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e588 Expected Instruction=e588 
# 
# UVM_ERROR testbench.sv(847) @ 1314000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1314200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b808 Expected Instruction=b808 
# 
# UVM_INFO testbench.sv(605) @ 1314200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(795) @ 1314200000: uvm_test_top.env.sb [MEM_STORE_ADDR_PASS ] Actual Mem Addr=0 Expected Mem Addr=0 
# 
# UVM_ERROR testbench.sv(810) @ 1314200000: uvm_test_top.env.sb [MEM_STORE_EN_FAIL] Actual Calculation=0 Expected Calculation=1 
# 
# UVM_INFO testbench.sv(602) @ 1314400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c0a Expected Instruction=4c0a 
# 
# UVM_INFO testbench.sv(605) @ 1314400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1314400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1314600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3e8e Expected Instruction=3e8e 
# 
# UVM_ERROR testbench.sv(847) @ 1314600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1314800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c5a4 Expected Instruction=c5a4 
# 
# UVM_ERROR testbench.sv(847) @ 1314800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1315000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e99 Expected Instruction=9e99 
# 
# UVM_ERROR testbench.sv(847) @ 1315000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1315200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c7c2 Expected Instruction=c7c2 
# 
# UVM_ERROR testbench.sv(847) @ 1315200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1315400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=32aa Expected Instruction=32aa 
# 
# UVM_ERROR testbench.sv(847) @ 1315400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1315600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8518 Expected Instruction=8518 
# 
# UVM_ERROR testbench.sv(847) @ 1315600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1315800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=930c Expected Instruction=930c 
# 
# UVM_ERROR testbench.sv(847) @ 1315800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1316000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=881e Expected Instruction=881e 
# 
# UVM_INFO testbench.sv(605) @ 1316000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1316000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=0 
# 
# UVM_INFO testbench.sv(602) @ 1316200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2f4b Expected Instruction=2f4b 
# 
# UVM_ERROR testbench.sv(847) @ 1316200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1316400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=048e Expected Instruction=048e 
# 
# UVM_ERROR testbench.sv(847) @ 1316400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1316600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7733 Expected Instruction=7733 
# 
# UVM_ERROR testbench.sv(847) @ 1316600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1316800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=940e Expected Instruction=940e 
# 
# UVM_INFO testbench.sv(605) @ 1316800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1316800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1317000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b8fd Expected Instruction=b8fd 
# 
# UVM_ERROR testbench.sv(847) @ 1317000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1317200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=12e6 Expected Instruction=12e6 
# 
# UVM_ERROR testbench.sv(847) @ 1317200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1317400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b103 Expected Instruction=b103 
# 
# UVM_ERROR testbench.sv(847) @ 1317400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1317600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e318 Expected Instruction=e318 
# 
# UVM_ERROR testbench.sv(847) @ 1317600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1317800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e346 Expected Instruction=e346 
# 
# UVM_ERROR testbench.sv(847) @ 1317800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1318000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e7b4 Expected Instruction=e7b4 
# 
# UVM_ERROR testbench.sv(847) @ 1318000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1318200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=32e9 Expected Instruction=32e9 
# 
# UVM_ERROR testbench.sv(847) @ 1318200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1318400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ac1 Expected Instruction=2ac1 
# 
# UVM_ERROR testbench.sv(847) @ 1318400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1318600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b046 Expected Instruction=b046 
# 
# UVM_ERROR testbench.sv(847) @ 1318600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1318800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e62 Expected Instruction=6e62 
# 
# UVM_ERROR testbench.sv(847) @ 1318800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1319000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=131a Expected Instruction=131a 
# 
# UVM_ERROR testbench.sv(847) @ 1319000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1319200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0256 Expected Instruction=0256 
# 
# UVM_ERROR testbench.sv(847) @ 1319200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1319400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c10 Expected Instruction=7c10 
# 
# UVM_INFO testbench.sv(605) @ 1319400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1319400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1319600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0124 Expected Instruction=0124 
# 
# UVM_ERROR testbench.sv(847) @ 1319600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1319800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e42d Expected Instruction=e42d 
# 
# UVM_INFO testbench.sv(605) @ 1319800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1319800000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=58413 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1320000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc26 Expected Instruction=cc26 
# 
# UVM_INFO testbench.sv(605) @ 1320000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1320000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1320200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae24 Expected Instruction=ae24 
# 
# UVM_INFO testbench.sv(605) @ 1320200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1320200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1320400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9194 Expected Instruction=9194 
# 
# UVM_ERROR testbench.sv(847) @ 1320400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1320600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aaec Expected Instruction=aaec 
# 
# UVM_ERROR testbench.sv(847) @ 1320600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1320800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3545 Expected Instruction=3545 
# 
# UVM_ERROR testbench.sv(847) @ 1320800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1321000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a278 Expected Instruction=a278 
# 
# UVM_ERROR testbench.sv(847) @ 1321000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1321200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=550b Expected Instruction=550b 
# 
# UVM_ERROR testbench.sv(847) @ 1321200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1321400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=32ab Expected Instruction=32ab 
# 
# UVM_ERROR testbench.sv(847) @ 1321400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1321600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d42 Expected Instruction=3d42 
# 
# UVM_ERROR testbench.sv(847) @ 1321600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1321800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4643 Expected Instruction=4643 
# 
# UVM_ERROR testbench.sv(847) @ 1321800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1322000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d1a Expected Instruction=7d1a 
# 
# UVM_ERROR testbench.sv(847) @ 1322000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1322200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=24e7 Expected Instruction=24e7 
# 
# UVM_ERROR testbench.sv(847) @ 1322200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1322400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8563 Expected Instruction=8563 
# 
# UVM_ERROR testbench.sv(847) @ 1322400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1322600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e72b Expected Instruction=e72b 
# 
# UVM_ERROR testbench.sv(847) @ 1322600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1322800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4f52 Expected Instruction=4f52 
# 
# UVM_ERROR testbench.sv(847) @ 1322800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1323000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1920 Expected Instruction=1920 
# 
# UVM_ERROR testbench.sv(847) @ 1323000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1323200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=40e8 Expected Instruction=40e8 
# 
# UVM_ERROR testbench.sv(847) @ 1323200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1323400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7459 Expected Instruction=7459 
# 
# UVM_ERROR testbench.sv(847) @ 1323400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1323600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7717 Expected Instruction=7717 
# 
# UVM_ERROR testbench.sv(847) @ 1323600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1323800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a3ce Expected Instruction=a3ce 
# 
# UVM_ERROR testbench.sv(847) @ 1323800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1324000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cfb8 Expected Instruction=cfb8 
# 
# UVM_ERROR testbench.sv(847) @ 1324000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1324200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=44bf Expected Instruction=44bf 
# 
# UVM_ERROR testbench.sv(847) @ 1324200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1324400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c26f Expected Instruction=c26f 
# 
# UVM_ERROR testbench.sv(847) @ 1324400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1324600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8660 Expected Instruction=8660 
# 
# UVM_ERROR testbench.sv(847) @ 1324600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1324800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=546c Expected Instruction=546c 
# 
# UVM_ERROR testbench.sv(847) @ 1324800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1325000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=be68 Expected Instruction=be68 
# 
# UVM_ERROR testbench.sv(847) @ 1325000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1325200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9a6c Expected Instruction=9a6c 
# 
# UVM_ERROR testbench.sv(847) @ 1325200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1325400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c510 Expected Instruction=c510 
# 
# UVM_ERROR testbench.sv(847) @ 1325400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1325600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9cf5 Expected Instruction=9cf5 
# 
# UVM_ERROR testbench.sv(847) @ 1325600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1325800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d49 Expected Instruction=1d49 
# 
# UVM_ERROR testbench.sv(847) @ 1325800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1326000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=28f6 Expected Instruction=28f6 
# 
# UVM_ERROR testbench.sv(847) @ 1326000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1326200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8d3e Expected Instruction=8d3e 
# 
# UVM_ERROR testbench.sv(847) @ 1326200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1326400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=66b9 Expected Instruction=66b9 
# 
# UVM_ERROR testbench.sv(847) @ 1326400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1326600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=41ee Expected Instruction=41ee 
# 
# UVM_ERROR testbench.sv(847) @ 1326600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1326800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5834 Expected Instruction=5834 
# 
# UVM_INFO testbench.sv(605) @ 1326800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(702) @ 1326800000: uvm_test_top.env.sb [OR/NOR_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1327000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=81fa Expected Instruction=81fa 
# 
# UVM_ERROR testbench.sv(847) @ 1327000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1327200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=18cc Expected Instruction=18cc 
# 
# UVM_ERROR testbench.sv(847) @ 1327200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1327400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1232 Expected Instruction=1232 
# 
# UVM_INFO testbench.sv(605) @ 1327400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1327400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1327600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9500 Expected Instruction=9500 
# 
# UVM_ERROR testbench.sv(847) @ 1327600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1327800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aaa6 Expected Instruction=aaa6 
# 
# UVM_ERROR testbench.sv(847) @ 1327800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1328000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b92 Expected Instruction=1b92 
# 
# UVM_ERROR testbench.sv(847) @ 1328000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1328200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f05 Expected Instruction=5f05 
# 
# UVM_ERROR testbench.sv(847) @ 1328200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1328400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=485f Expected Instruction=485f 
# 
# UVM_ERROR testbench.sv(847) @ 1328400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1328600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6fe6 Expected Instruction=6fe6 
# 
# UVM_ERROR testbench.sv(847) @ 1328600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1328800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb33 Expected Instruction=bb33 
# 
# UVM_ERROR testbench.sv(847) @ 1328800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1329000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c7db Expected Instruction=c7db 
# 
# UVM_ERROR testbench.sv(847) @ 1329000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1329200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=64e3 Expected Instruction=64e3 
# 
# UVM_ERROR testbench.sv(847) @ 1329200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1329400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=89db Expected Instruction=89db 
# 
# UVM_ERROR testbench.sv(847) @ 1329400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1329600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b4e6 Expected Instruction=b4e6 
# 
# UVM_ERROR testbench.sv(847) @ 1329600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1329800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=228f Expected Instruction=228f 
# 
# UVM_ERROR testbench.sv(847) @ 1329800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1330000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ebe9 Expected Instruction=ebe9 
# 
# UVM_ERROR testbench.sv(847) @ 1330000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1330200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=093d Expected Instruction=093d 
# 
# UVM_ERROR testbench.sv(847) @ 1330200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1330400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=416d Expected Instruction=416d 
# 
# UVM_ERROR testbench.sv(847) @ 1330400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1330600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c529 Expected Instruction=c529 
# 
# UVM_ERROR testbench.sv(847) @ 1330600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1330800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=058c Expected Instruction=058c 
# 
# UVM_ERROR testbench.sv(847) @ 1330800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1331000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7f68 Expected Instruction=7f68 
# 
# UVM_ERROR testbench.sv(847) @ 1331000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1331200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd00 Expected Instruction=cd00 
# 
# UVM_ERROR testbench.sv(847) @ 1331200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1331400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=513c Expected Instruction=513c 
# 
# UVM_ERROR testbench.sv(847) @ 1331400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1331600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9406 Expected Instruction=9406 
# 
# UVM_INFO testbench.sv(605) @ 1331600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1331600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1331800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=38b9 Expected Instruction=38b9 
# 
# UVM_ERROR testbench.sv(847) @ 1331800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1332000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0700 Expected Instruction=0700 
# 
# UVM_ERROR testbench.sv(847) @ 1332000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1332200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3754 Expected Instruction=3754 
# 
# UVM_ERROR testbench.sv(847) @ 1332200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1332400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=687f Expected Instruction=687f 
# 
# UVM_ERROR testbench.sv(847) @ 1332400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1332600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8d52 Expected Instruction=8d52 
# 
# UVM_ERROR testbench.sv(847) @ 1332600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1332800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0052 Expected Instruction=0052 
# 
# UVM_ERROR testbench.sv(847) @ 1332800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1333000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7174 Expected Instruction=7174 
# 
# UVM_ERROR testbench.sv(847) @ 1333000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1333200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b086 Expected Instruction=b086 
# 
# UVM_ERROR testbench.sv(847) @ 1333200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1333400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e9c0 Expected Instruction=e9c0 
# 
# UVM_ERROR testbench.sv(847) @ 1333400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1333600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d1f Expected Instruction=0d1f 
# 
# UVM_ERROR testbench.sv(847) @ 1333600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1333800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a619 Expected Instruction=a619 
# 
# UVM_INFO testbench.sv(605) @ 1333800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1333800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1334000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3376 Expected Instruction=3376 
# 
# UVM_ERROR testbench.sv(847) @ 1334000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1334200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=604e Expected Instruction=604e 
# 
# UVM_ERROR testbench.sv(847) @ 1334200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1334400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2eea Expected Instruction=2eea 
# 
# UVM_ERROR testbench.sv(847) @ 1334400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1334600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef1f Expected Instruction=ef1f 
# 
# UVM_ERROR testbench.sv(847) @ 1334600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1334800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=84c8 Expected Instruction=84c8 
# 
# UVM_ERROR testbench.sv(847) @ 1334800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1335000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3161 Expected Instruction=3161 
# 
# UVM_ERROR testbench.sv(847) @ 1335000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1335200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd1b Expected Instruction=cd1b 
# 
# UVM_ERROR testbench.sv(847) @ 1335200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1335400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d18 Expected Instruction=6d18 
# 
# UVM_ERROR testbench.sv(847) @ 1335400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1335600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=682d Expected Instruction=682d 
# 
# UVM_INFO testbench.sv(605) @ 1335600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(720) @ 1335600000: uvm_test_top.env.sb [EXOR/EXNOR_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1335800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5591 Expected Instruction=5591 
# 
# UVM_ERROR testbench.sv(847) @ 1335800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1336000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b0b6 Expected Instruction=b0b6 
# 
# UVM_ERROR testbench.sv(847) @ 1336000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1336200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=86cb Expected Instruction=86cb 
# 
# UVM_ERROR testbench.sv(847) @ 1336200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1336400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c51b Expected Instruction=c51b 
# 
# UVM_ERROR testbench.sv(847) @ 1336400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1336600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0bbe Expected Instruction=0bbe 
# 
# UVM_ERROR testbench.sv(847) @ 1336600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1336800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=277f Expected Instruction=277f 
# 
# UVM_ERROR testbench.sv(847) @ 1336800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1337000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3871 Expected Instruction=3871 
# 
# UVM_ERROR testbench.sv(847) @ 1337000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1337200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=643b Expected Instruction=643b 
# 
# UVM_INFO testbench.sv(605) @ 1337200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1337200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1337400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b775 Expected Instruction=b775 
# 
# UVM_ERROR testbench.sv(847) @ 1337400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1337600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8257 Expected Instruction=8257 
# 
# UVM_ERROR testbench.sv(847) @ 1337600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1337800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=695c Expected Instruction=695c 
# 
# UVM_ERROR testbench.sv(847) @ 1337800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1338000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=25c8 Expected Instruction=25c8 
# 
# UVM_ERROR testbench.sv(847) @ 1338000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1338200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=71b1 Expected Instruction=71b1 
# 
# UVM_ERROR testbench.sv(847) @ 1338200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1338400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=332b Expected Instruction=332b 
# 
# UVM_ERROR testbench.sv(847) @ 1338400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1338600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eba4 Expected Instruction=eba4 
# 
# UVM_ERROR testbench.sv(847) @ 1338600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1338800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7691 Expected Instruction=7691 
# 
# UVM_ERROR testbench.sv(847) @ 1338800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1339000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=da4c Expected Instruction=da4c 
# 
# UVM_ERROR testbench.sv(847) @ 1339000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1339200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e0c2 Expected Instruction=e0c2 
# 
# UVM_ERROR testbench.sv(847) @ 1339200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1339400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3cad Expected Instruction=3cad 
# 
# UVM_ERROR testbench.sv(847) @ 1339400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1339600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b6d7 Expected Instruction=b6d7 
# 
# UVM_ERROR testbench.sv(847) @ 1339600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1339800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5b99 Expected Instruction=5b99 
# 
# UVM_ERROR testbench.sv(847) @ 1339800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1340000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c12e Expected Instruction=c12e 
# 
# UVM_ERROR testbench.sv(847) @ 1340000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1340200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b36b Expected Instruction=b36b 
# 
# UVM_ERROR testbench.sv(847) @ 1340200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1340400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=68e3 Expected Instruction=68e3 
# 
# UVM_ERROR testbench.sv(847) @ 1340400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1340600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=138c Expected Instruction=138c 
# 
# UVM_ERROR testbench.sv(847) @ 1340600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1340800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dbf9 Expected Instruction=dbf9 
# 
# UVM_ERROR testbench.sv(847) @ 1340800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1341000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9732 Expected Instruction=9732 
# 
# UVM_ERROR testbench.sv(847) @ 1341000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1341200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=16a4 Expected Instruction=16a4 
# 
# UVM_ERROR testbench.sv(847) @ 1341200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1341400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a749 Expected Instruction=a749 
# 
# UVM_ERROR testbench.sv(847) @ 1341400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1341600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=98d7 Expected Instruction=98d7 
# 
# UVM_ERROR testbench.sv(847) @ 1341600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1341800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8a61 Expected Instruction=8a61 
# 
# UVM_ERROR testbench.sv(847) @ 1341800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1342000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=36c8 Expected Instruction=36c8 
# 
# UVM_ERROR testbench.sv(847) @ 1342000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1342200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b53d Expected Instruction=b53d 
# 
# UVM_ERROR testbench.sv(847) @ 1342200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1342400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d44 Expected Instruction=3d44 
# 
# UVM_ERROR testbench.sv(847) @ 1342400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1342600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=62d3 Expected Instruction=62d3 
# 
# UVM_ERROR testbench.sv(847) @ 1342600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1342800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c422 Expected Instruction=c422 
# 
# UVM_INFO testbench.sv(605) @ 1342800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1342800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1343000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=60d4 Expected Instruction=60d4 
# 
# UVM_ERROR testbench.sv(847) @ 1343000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1343200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c1ae Expected Instruction=c1ae 
# 
# UVM_ERROR testbench.sv(847) @ 1343200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1343400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e698 Expected Instruction=e698 
# 
# UVM_ERROR testbench.sv(847) @ 1343400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1343600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=474f Expected Instruction=474f 
# 
# UVM_ERROR testbench.sv(847) @ 1343600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1343800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dceb Expected Instruction=dceb 
# 
# UVM_ERROR testbench.sv(847) @ 1343800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1344000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=984a Expected Instruction=984a 
# 
# UVM_ERROR testbench.sv(847) @ 1344000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1344200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=62ae Expected Instruction=62ae 
# 
# UVM_ERROR testbench.sv(847) @ 1344200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1344400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d20 Expected Instruction=0d20 
# 
# UVM_ERROR testbench.sv(847) @ 1344400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1344600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2704 Expected Instruction=2704 
# 
# UVM_ERROR testbench.sv(847) @ 1344600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1344800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b7a2 Expected Instruction=b7a2 
# 
# UVM_ERROR testbench.sv(847) @ 1344800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1345000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=49f2 Expected Instruction=49f2 
# 
# UVM_ERROR testbench.sv(847) @ 1345000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1345200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b735 Expected Instruction=b735 
# 
# UVM_ERROR testbench.sv(847) @ 1345200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1345400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=54c0 Expected Instruction=54c0 
# 
# UVM_ERROR testbench.sv(847) @ 1345400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1345600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b2da Expected Instruction=b2da 
# 
# UVM_ERROR testbench.sv(847) @ 1345600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1345800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=749d Expected Instruction=749d 
# 
# UVM_ERROR testbench.sv(847) @ 1345800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1346000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=939e Expected Instruction=939e 
# 
# UVM_ERROR testbench.sv(847) @ 1346000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1346200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d4cc Expected Instruction=d4cc 
# 
# UVM_ERROR testbench.sv(847) @ 1346200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1346400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c60 Expected Instruction=9c60 
# 
# UVM_ERROR testbench.sv(847) @ 1346400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1346600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=939c Expected Instruction=939c 
# 
# UVM_ERROR testbench.sv(847) @ 1346600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1346800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=36f2 Expected Instruction=36f2 
# 
# UVM_ERROR testbench.sv(847) @ 1346800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1347000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c198 Expected Instruction=c198 
# 
# UVM_ERROR testbench.sv(847) @ 1347000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1347200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e15 Expected Instruction=5e15 
# 
# UVM_INFO testbench.sv(605) @ 1347200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1347200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1347400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a840 Expected Instruction=a840 
# 
# UVM_ERROR testbench.sv(847) @ 1347400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1347600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a89c Expected Instruction=a89c 
# 
# UVM_ERROR testbench.sv(847) @ 1347600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1347800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8dcc Expected Instruction=8dcc 
# 
# UVM_ERROR testbench.sv(847) @ 1347800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1348000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f83 Expected Instruction=5f83 
# 
# UVM_ERROR testbench.sv(847) @ 1348000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1348200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2c60 Expected Instruction=2c60 
# 
# UVM_ERROR testbench.sv(847) @ 1348200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1348400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=19bb Expected Instruction=19bb 
# 
# UVM_ERROR testbench.sv(847) @ 1348400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1348600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb95 Expected Instruction=cb95 
# 
# UVM_ERROR testbench.sv(847) @ 1348600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1348800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=baeb Expected Instruction=baeb 
# 
# UVM_ERROR testbench.sv(847) @ 1348800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1349000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a2a2 Expected Instruction=a2a2 
# 
# UVM_ERROR testbench.sv(847) @ 1349000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1349200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4773 Expected Instruction=4773 
# 
# UVM_ERROR testbench.sv(847) @ 1349200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1349400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4862 Expected Instruction=4862 
# 
# UVM_ERROR testbench.sv(847) @ 1349400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1349600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1891 Expected Instruction=1891 
# 
# UVM_ERROR testbench.sv(847) @ 1349600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1349800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9860 Expected Instruction=9860 
# 
# UVM_ERROR testbench.sv(847) @ 1349800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1350000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1fed Expected Instruction=1fed 
# 
# UVM_ERROR testbench.sv(847) @ 1350000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1350200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=95a3 Expected Instruction=95a3 
# 
# UVM_ERROR testbench.sv(847) @ 1350200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1350400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9cbe Expected Instruction=9cbe 
# 
# UVM_ERROR testbench.sv(847) @ 1350400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1350600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7f52 Expected Instruction=7f52 
# 
# UVM_ERROR testbench.sv(847) @ 1350600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1350800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0319 Expected Instruction=0319 
# 
# UVM_ERROR testbench.sv(847) @ 1350800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1351000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=55cf Expected Instruction=55cf 
# 
# UVM_ERROR testbench.sv(847) @ 1351000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1351200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a14 Expected Instruction=7a14 
# 
# UVM_INFO testbench.sv(605) @ 1351200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1351200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1351400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=730f Expected Instruction=730f 
# 
# UVM_ERROR testbench.sv(847) @ 1351400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1351600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e23 Expected Instruction=1e23 
# 
# UVM_INFO testbench.sv(605) @ 1351600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1351600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1351800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=94dc Expected Instruction=94dc 
# 
# UVM_ERROR testbench.sv(847) @ 1351800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1352000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c30b Expected Instruction=c30b 
# 
# UVM_ERROR testbench.sv(847) @ 1352000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1352200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4478 Expected Instruction=4478 
# 
# UVM_ERROR testbench.sv(847) @ 1352200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1352400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d86b Expected Instruction=d86b 
# 
# UVM_ERROR testbench.sv(847) @ 1352400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1352600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0126 Expected Instruction=0126 
# 
# UVM_ERROR testbench.sv(847) @ 1352600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1352800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=312e Expected Instruction=312e 
# 
# UVM_ERROR testbench.sv(847) @ 1352800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1353000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d18e Expected Instruction=d18e 
# 
# UVM_ERROR testbench.sv(847) @ 1353000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1353200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a30 Expected Instruction=3a30 
# 
# UVM_INFO testbench.sv(605) @ 1353200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1353200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1353400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a939 Expected Instruction=a939 
# 
# UVM_ERROR testbench.sv(847) @ 1353400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1353600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=40b9 Expected Instruction=40b9 
# 
# UVM_ERROR testbench.sv(847) @ 1353600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1353800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a400 Expected Instruction=a400 
# 
# UVM_INFO testbench.sv(605) @ 1353800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1353800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1354000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c757 Expected Instruction=c757 
# 
# UVM_ERROR testbench.sv(847) @ 1354000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1354200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7003 Expected Instruction=7003 
# 
# UVM_INFO testbench.sv(605) @ 1354200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(734) @ 1354200000: uvm_test_top.env.sb [BUFF/INV_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1354400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2202 Expected Instruction=2202 
# 
# UVM_INFO testbench.sv(605) @ 1354400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1354400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1354600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3709 Expected Instruction=3709 
# 
# UVM_ERROR testbench.sv(847) @ 1354600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1354800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8051 Expected Instruction=8051 
# 
# UVM_ERROR testbench.sv(847) @ 1354800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1355000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d41 Expected Instruction=4d41 
# 
# UVM_ERROR testbench.sv(847) @ 1355000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1355200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=61cf Expected Instruction=61cf 
# 
# UVM_ERROR testbench.sv(847) @ 1355200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1355400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3656 Expected Instruction=3656 
# 
# UVM_ERROR testbench.sv(847) @ 1355400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1355600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=51f3 Expected Instruction=51f3 
# 
# UVM_ERROR testbench.sv(847) @ 1355600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1355800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b47 Expected Instruction=1b47 
# 
# UVM_ERROR testbench.sv(847) @ 1355800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1356000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8905 Expected Instruction=8905 
# 
# UVM_ERROR testbench.sv(847) @ 1356000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1356200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e216 Expected Instruction=e216 
# 
# UVM_INFO testbench.sv(605) @ 1356200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1356200000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=57878 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1356400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3276 Expected Instruction=3276 
# 
# UVM_ERROR testbench.sv(847) @ 1356400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1356600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=74dc Expected Instruction=74dc 
# 
# UVM_ERROR testbench.sv(847) @ 1356600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1356800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a3d3 Expected Instruction=a3d3 
# 
# UVM_ERROR testbench.sv(847) @ 1356800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1357000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6969 Expected Instruction=6969 
# 
# UVM_ERROR testbench.sv(847) @ 1357000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1357200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=14c7 Expected Instruction=14c7 
# 
# UVM_ERROR testbench.sv(847) @ 1357200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1357400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=41fe Expected Instruction=41fe 
# 
# UVM_ERROR testbench.sv(847) @ 1357400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1357600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=983a Expected Instruction=983a 
# 
# UVM_INFO testbench.sv(605) @ 1357600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# in1=    0, in2=    0, reconfig=0 reg scr1 and 2=           7           2
# UVM_INFO testbench.sv(830) @ 1357600000: uvm_test_top.env.sb [MOVE_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1357800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2dbc Expected Instruction=2dbc 
# 
# UVM_ERROR testbench.sv(847) @ 1357800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1358000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=07ac Expected Instruction=07ac 
# 
# UVM_ERROR testbench.sv(847) @ 1358000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1358200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b74 Expected Instruction=8b74 
# 
# UVM_ERROR testbench.sv(847) @ 1358200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1358400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aea7 Expected Instruction=aea7 
# 
# UVM_ERROR testbench.sv(847) @ 1358400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1358600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b93e Expected Instruction=b93e 
# 
# UVM_ERROR testbench.sv(847) @ 1358600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1358800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ada Expected Instruction=0ada 
# 
# UVM_ERROR testbench.sv(847) @ 1358800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1359000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc80 Expected Instruction=dc80 
# 
# UVM_ERROR testbench.sv(847) @ 1359000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1359200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c28b Expected Instruction=c28b 
# 
# UVM_ERROR testbench.sv(847) @ 1359200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1359400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5bea Expected Instruction=5bea 
# 
# UVM_ERROR testbench.sv(847) @ 1359400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1359600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7445 Expected Instruction=7445 
# 
# UVM_ERROR testbench.sv(847) @ 1359600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1359800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e24b Expected Instruction=e24b 
# 
# UVM_ERROR testbench.sv(847) @ 1359800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1360000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=26af Expected Instruction=26af 
# 
# UVM_ERROR testbench.sv(847) @ 1360000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1360200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce7d Expected Instruction=ce7d 
# 
# UVM_ERROR testbench.sv(847) @ 1360200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1360400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b04a Expected Instruction=b04a 
# 
# UVM_ERROR testbench.sv(847) @ 1360400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1360600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8110 Expected Instruction=8110 
# 
# UVM_ERROR testbench.sv(847) @ 1360600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1360800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a89 Expected Instruction=5a89 
# 
# UVM_ERROR testbench.sv(847) @ 1360800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1361000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3185 Expected Instruction=3185 
# 
# UVM_ERROR testbench.sv(847) @ 1361000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1361200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c038 Expected Instruction=c038 
# 
# UVM_INFO testbench.sv(605) @ 1361200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(752) @ 1361200000: uvm_test_top.env.sb [SHIFT_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1361400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=90c0 Expected Instruction=90c0 
# 
# UVM_ERROR testbench.sv(847) @ 1361400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1361600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=01ba Expected Instruction=01ba 
# 
# UVM_ERROR testbench.sv(847) @ 1361600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1361800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1295 Expected Instruction=1295 
# 
# UVM_ERROR testbench.sv(847) @ 1361800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1362000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=64d3 Expected Instruction=64d3 
# 
# UVM_ERROR testbench.sv(847) @ 1362000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1362200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=53fc Expected Instruction=53fc 
# 
# UVM_ERROR testbench.sv(847) @ 1362200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1362400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c3fc Expected Instruction=c3fc 
# 
# UVM_ERROR testbench.sv(847) @ 1362400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1362600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c15 Expected Instruction=9c15 
# 
# UVM_INFO testbench.sv(605) @ 1362600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1362600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1362800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4021 Expected Instruction=4021 
# 
# UVM_INFO testbench.sv(605) @ 1362800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(680) @ 1362800000: uvm_test_top.env.sb [AND/NAND_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1363000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=739f Expected Instruction=739f 
# 
# UVM_ERROR testbench.sv(847) @ 1363000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1363200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a56 Expected Instruction=7a56 
# 
# UVM_ERROR testbench.sv(847) @ 1363200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1363400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5420 Expected Instruction=5420 
# 
# UVM_INFO testbench.sv(605) @ 1363400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1363400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1363600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c86 Expected Instruction=4c86 
# 
# UVM_ERROR testbench.sv(847) @ 1363600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1363800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc8a Expected Instruction=cc8a 
# 
# UVM_ERROR testbench.sv(847) @ 1363800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1364000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=793b Expected Instruction=793b 
# 
# UVM_ERROR testbench.sv(847) @ 1364000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1364200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0200 Expected Instruction=0200 
# 
# UVM_INFO testbench.sv(605) @ 1364200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1364200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1364400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cdec Expected Instruction=cdec 
# 
# UVM_ERROR testbench.sv(847) @ 1364400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1364600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e14f Expected Instruction=e14f 
# 
# UVM_ERROR testbench.sv(847) @ 1364600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1364800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=323f Expected Instruction=323f 
# 
# UVM_INFO testbench.sv(605) @ 1364800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1364800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1365000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=663c Expected Instruction=663c 
# 
# UVM_INFO testbench.sv(605) @ 1365000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1365000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1365200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=74fa Expected Instruction=74fa 
# 
# UVM_ERROR testbench.sv(847) @ 1365200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1365400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bc0f Expected Instruction=bc0f 
# 
# UVM_INFO testbench.sv(605) @ 1365400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1365400000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=7
# 
# UVM_INFO testbench.sv(602) @ 1365600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=62ab Expected Instruction=62ab 
# 
# UVM_ERROR testbench.sv(847) @ 1365600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1365800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3653 Expected Instruction=3653 
# 
# UVM_ERROR testbench.sv(847) @ 1365800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1366000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7741 Expected Instruction=7741 
# 
# UVM_ERROR testbench.sv(847) @ 1366000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1366200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c868 Expected Instruction=c868 
# 
# UVM_ERROR testbench.sv(847) @ 1366200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1366400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4f52 Expected Instruction=4f52 
# 
# UVM_ERROR testbench.sv(847) @ 1366400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1366600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c80 Expected Instruction=9c80 
# 
# UVM_ERROR testbench.sv(847) @ 1366600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1366800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c275 Expected Instruction=c275 
# 
# UVM_ERROR testbench.sv(847) @ 1366800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1367000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3bab Expected Instruction=3bab 
# 
# UVM_ERROR testbench.sv(847) @ 1367000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1367200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7fcf Expected Instruction=7fcf 
# 
# UVM_ERROR testbench.sv(847) @ 1367200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1367400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e43f Expected Instruction=e43f 
# 
# UVM_INFO testbench.sv(605) @ 1367400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1367400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=58431 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1367600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=daf8 Expected Instruction=daf8 
# 
# UVM_ERROR testbench.sv(847) @ 1367600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1367800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f70 Expected Instruction=6f70 
# 
# UVM_ERROR testbench.sv(847) @ 1367800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1368000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7333 Expected Instruction=7333 
# 
# UVM_ERROR testbench.sv(847) @ 1368000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1368200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=51aa Expected Instruction=51aa 
# 
# UVM_ERROR testbench.sv(847) @ 1368200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1368400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7b45 Expected Instruction=7b45 
# 
# UVM_ERROR testbench.sv(847) @ 1368400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1368600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0fbc Expected Instruction=0fbc 
# 
# UVM_ERROR testbench.sv(847) @ 1368600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1368800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3790 Expected Instruction=3790 
# 
# UVM_ERROR testbench.sv(847) @ 1368800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1369000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7ce3 Expected Instruction=7ce3 
# 
# UVM_ERROR testbench.sv(847) @ 1369000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1369200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=64ba Expected Instruction=64ba 
# 
# UVM_ERROR testbench.sv(847) @ 1369200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1369400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=593f Expected Instruction=593f 
# 
# UVM_ERROR testbench.sv(847) @ 1369400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1369600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3050 Expected Instruction=3050 
# 
# UVM_ERROR testbench.sv(847) @ 1369600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1369800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=572d Expected Instruction=572d 
# 
# UVM_ERROR testbench.sv(847) @ 1369800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1370000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c672 Expected Instruction=c672 
# 
# UVM_ERROR testbench.sv(847) @ 1370000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1370200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1545 Expected Instruction=1545 
# 
# UVM_ERROR testbench.sv(847) @ 1370200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1370400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6c39 Expected Instruction=6c39 
# 
# UVM_INFO testbench.sv(605) @ 1370400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1370400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1370600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=648a Expected Instruction=648a 
# 
# UVM_ERROR testbench.sv(847) @ 1370600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1370800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a377 Expected Instruction=a377 
# 
# UVM_ERROR testbench.sv(847) @ 1370800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1371000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4e66 Expected Instruction=4e66 
# 
# UVM_ERROR testbench.sv(847) @ 1371000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1371200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a3a Expected Instruction=7a3a 
# 
# UVM_INFO testbench.sv(605) @ 1371200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1371200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1371400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5dfb Expected Instruction=5dfb 
# 
# UVM_ERROR testbench.sv(847) @ 1371400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1371600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb5b Expected Instruction=eb5b 
# 
# UVM_ERROR testbench.sv(847) @ 1371600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1371800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c536 Expected Instruction=c536 
# 
# UVM_ERROR testbench.sv(847) @ 1371800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1372000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0172 Expected Instruction=0172 
# 
# UVM_ERROR testbench.sv(847) @ 1372000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1372200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1f4c Expected Instruction=1f4c 
# 
# UVM_ERROR testbench.sv(847) @ 1372200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1372400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=98d8 Expected Instruction=98d8 
# 
# UVM_ERROR testbench.sv(847) @ 1372400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1372600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4bdd Expected Instruction=4bdd 
# 
# UVM_ERROR testbench.sv(847) @ 1372600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1372800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b4b1 Expected Instruction=b4b1 
# 
# UVM_ERROR testbench.sv(847) @ 1372800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1373000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=40d2 Expected Instruction=40d2 
# 
# UVM_ERROR testbench.sv(847) @ 1373000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1373200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0eab Expected Instruction=0eab 
# 
# UVM_ERROR testbench.sv(847) @ 1373200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1373400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7017 Expected Instruction=7017 
# 
# UVM_INFO testbench.sv(605) @ 1373400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(734) @ 1373400000: uvm_test_top.env.sb [BUFF/INV_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1373600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8046 Expected Instruction=8046 
# 
# UVM_ERROR testbench.sv(847) @ 1373600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1373800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d6b Expected Instruction=2d6b 
# 
# UVM_ERROR testbench.sv(847) @ 1373800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1374000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0fc8 Expected Instruction=0fc8 
# 
# UVM_ERROR testbench.sv(847) @ 1374000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1374200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0384 Expected Instruction=0384 
# 
# UVM_ERROR testbench.sv(847) @ 1374200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1374400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=037b Expected Instruction=037b 
# 
# UVM_ERROR testbench.sv(847) @ 1374400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1374600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a178 Expected Instruction=a178 
# 
# UVM_ERROR testbench.sv(847) @ 1374600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1374800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9bb5 Expected Instruction=9bb5 
# 
# UVM_ERROR testbench.sv(847) @ 1374800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1375000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0bad Expected Instruction=0bad 
# 
# UVM_ERROR testbench.sv(847) @ 1375000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1375200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8ac7 Expected Instruction=8ac7 
# 
# UVM_ERROR testbench.sv(847) @ 1375200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1375400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3093 Expected Instruction=3093 
# 
# UVM_ERROR testbench.sv(847) @ 1375400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1375600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=38bf Expected Instruction=38bf 
# 
# UVM_ERROR testbench.sv(847) @ 1375600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1375800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f99 Expected Instruction=5f99 
# 
# UVM_ERROR testbench.sv(847) @ 1375800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1376000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d99c Expected Instruction=d99c 
# 
# UVM_ERROR testbench.sv(847) @ 1376000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1376200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ad0a Expected Instruction=ad0a 
# 
# UVM_ERROR testbench.sv(847) @ 1376200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1376400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb9d Expected Instruction=cb9d 
# 
# UVM_ERROR testbench.sv(847) @ 1376400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1376600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=11d1 Expected Instruction=11d1 
# 
# UVM_ERROR testbench.sv(847) @ 1376600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1376800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b8a1 Expected Instruction=b8a1 
# 
# UVM_ERROR testbench.sv(847) @ 1376800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1377000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0852 Expected Instruction=0852 
# 
# UVM_ERROR testbench.sv(847) @ 1377000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1377200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa79 Expected Instruction=aa79 
# 
# UVM_ERROR testbench.sv(847) @ 1377200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1377400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7df4 Expected Instruction=7df4 
# 
# UVM_ERROR testbench.sv(847) @ 1377400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1377600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bf7e Expected Instruction=bf7e 
# 
# UVM_ERROR testbench.sv(847) @ 1377600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1377800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cae4 Expected Instruction=cae4 
# 
# UVM_ERROR testbench.sv(847) @ 1377800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1378000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1356 Expected Instruction=1356 
# 
# UVM_ERROR testbench.sv(847) @ 1378000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1378200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7365 Expected Instruction=7365 
# 
# UVM_ERROR testbench.sv(847) @ 1378200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1378400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=05c4 Expected Instruction=05c4 
# 
# UVM_ERROR testbench.sv(847) @ 1378400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1378600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c3e6 Expected Instruction=c3e6 
# 
# UVM_ERROR testbench.sv(847) @ 1378600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1378800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=38c2 Expected Instruction=38c2 
# 
# UVM_ERROR testbench.sv(847) @ 1378800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1379000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8dd7 Expected Instruction=8dd7 
# 
# UVM_ERROR testbench.sv(847) @ 1379000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1379200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c253 Expected Instruction=c253 
# 
# UVM_ERROR testbench.sv(847) @ 1379200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1379400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d26 Expected Instruction=5d26 
# 
# UVM_ERROR testbench.sv(847) @ 1379400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1379600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=54c6 Expected Instruction=54c6 
# 
# UVM_ERROR testbench.sv(847) @ 1379600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1379800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7e5c Expected Instruction=7e5c 
# 
# UVM_ERROR testbench.sv(847) @ 1379800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1380000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=699b Expected Instruction=699b 
# 
# UVM_ERROR testbench.sv(847) @ 1380000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1380200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7537 Expected Instruction=7537 
# 
# UVM_ERROR testbench.sv(847) @ 1380200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1380400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4132 Expected Instruction=4132 
# 
# UVM_ERROR testbench.sv(847) @ 1380400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1380600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e101 Expected Instruction=e101 
# 
# UVM_ERROR testbench.sv(847) @ 1380600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1380800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef29 Expected Instruction=ef29 
# 
# UVM_ERROR testbench.sv(847) @ 1380800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1381000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e1d7 Expected Instruction=e1d7 
# 
# UVM_ERROR testbench.sv(847) @ 1381000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1381200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=928f Expected Instruction=928f 
# 
# UVM_ERROR testbench.sv(847) @ 1381200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1381400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e16 Expected Instruction=9e16 
# 
# UVM_INFO testbench.sv(605) @ 1381400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1381400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1381600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=41af Expected Instruction=41af 
# 
# UVM_ERROR testbench.sv(847) @ 1381600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1381800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=137c Expected Instruction=137c 
# 
# UVM_ERROR testbench.sv(847) @ 1381800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1382000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7693 Expected Instruction=7693 
# 
# UVM_ERROR testbench.sv(847) @ 1382000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1382200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ede3 Expected Instruction=ede3 
# 
# UVM_ERROR testbench.sv(847) @ 1382200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1382400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=82f9 Expected Instruction=82f9 
# 
# UVM_ERROR testbench.sv(847) @ 1382400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1382600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9bde Expected Instruction=9bde 
# 
# UVM_ERROR testbench.sv(847) @ 1382600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1382800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=26d0 Expected Instruction=26d0 
# 
# UVM_ERROR testbench.sv(847) @ 1382800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1383000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=39cb Expected Instruction=39cb 
# 
# UVM_ERROR testbench.sv(847) @ 1383000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1383200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d22d Expected Instruction=d22d 
# 
# UVM_INFO testbench.sv(605) @ 1383200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1383200000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=53805 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 1383400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aae2 Expected Instruction=aae2 
# 
# UVM_ERROR testbench.sv(847) @ 1383400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1383600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b8a Expected Instruction=2b8a 
# 
# UVM_ERROR testbench.sv(847) @ 1383600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1383800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb27 Expected Instruction=bb27 
# 
# UVM_ERROR testbench.sv(847) @ 1383800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1384000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0408 Expected Instruction=0408 
# 
# UVM_INFO testbench.sv(605) @ 1384000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1384000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1384200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7abf Expected Instruction=7abf 
# 
# UVM_ERROR testbench.sv(847) @ 1384200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1384400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9990 Expected Instruction=9990 
# 
# UVM_ERROR testbench.sv(847) @ 1384400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1384600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=06e0 Expected Instruction=06e0 
# 
# UVM_ERROR testbench.sv(847) @ 1384600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1384800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6525 Expected Instruction=6525 
# 
# UVM_ERROR testbench.sv(847) @ 1384800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1385000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=26dd Expected Instruction=26dd 
# 
# UVM_ERROR testbench.sv(847) @ 1385000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1385200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=98a6 Expected Instruction=98a6 
# 
# UVM_ERROR testbench.sv(847) @ 1385200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1385400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5ad9 Expected Instruction=5ad9 
# 
# UVM_ERROR testbench.sv(847) @ 1385400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1385600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ca7 Expected Instruction=4ca7 
# 
# UVM_ERROR testbench.sv(847) @ 1385600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1385800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0450 Expected Instruction=0450 
# 
# UVM_ERROR testbench.sv(847) @ 1385800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1386000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=75b7 Expected Instruction=75b7 
# 
# UVM_ERROR testbench.sv(847) @ 1386000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1386200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=79ce Expected Instruction=79ce 
# 
# UVM_ERROR testbench.sv(847) @ 1386200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1386400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a41e Expected Instruction=a41e 
# 
# UVM_INFO testbench.sv(605) @ 1386400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1386400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1386600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=16aa Expected Instruction=16aa 
# 
# UVM_ERROR testbench.sv(847) @ 1386600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1386800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=681e Expected Instruction=681e 
# 
# UVM_INFO testbench.sv(605) @ 1386800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(720) @ 1386800000: uvm_test_top.env.sb [EXOR/EXNOR_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1387000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bc9a Expected Instruction=bc9a 
# 
# UVM_ERROR testbench.sv(847) @ 1387000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1387200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0a85 Expected Instruction=0a85 
# 
# UVM_ERROR testbench.sv(847) @ 1387200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1387400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a134 Expected Instruction=a134 
# 
# UVM_ERROR testbench.sv(847) @ 1387400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1387600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e9b7 Expected Instruction=e9b7 
# 
# UVM_ERROR testbench.sv(847) @ 1387600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1387800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=06f3 Expected Instruction=06f3 
# 
# UVM_ERROR testbench.sv(847) @ 1387800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1388000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b9b6 Expected Instruction=b9b6 
# 
# UVM_ERROR testbench.sv(847) @ 1388000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1388200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=44a8 Expected Instruction=44a8 
# 
# UVM_ERROR testbench.sv(847) @ 1388200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1388400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=743f Expected Instruction=743f 
# 
# UVM_INFO testbench.sv(605) @ 1388400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1388400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1388600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3640 Expected Instruction=3640 
# 
# UVM_ERROR testbench.sv(847) @ 1388600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1388800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=19b4 Expected Instruction=19b4 
# 
# UVM_ERROR testbench.sv(847) @ 1388800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1389000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e659 Expected Instruction=e659 
# 
# UVM_ERROR testbench.sv(847) @ 1389000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1389200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=991c Expected Instruction=991c 
# 
# UVM_ERROR testbench.sv(847) @ 1389200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1389400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7007 Expected Instruction=7007 
# 
# UVM_INFO testbench.sv(605) @ 1389400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(734) @ 1389400000: uvm_test_top.env.sb [BUFF/INV_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1389600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=da5d Expected Instruction=da5d 
# 
# UVM_ERROR testbench.sv(847) @ 1389600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1389800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5ef2 Expected Instruction=5ef2 
# 
# UVM_ERROR testbench.sv(847) @ 1389800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1390000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0e31 Expected Instruction=0e31 
# 
# UVM_INFO testbench.sv(605) @ 1390000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1390000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1390200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7f3e Expected Instruction=7f3e 
# 
# UVM_ERROR testbench.sv(847) @ 1390200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1390400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4fab Expected Instruction=4fab 
# 
# UVM_ERROR testbench.sv(847) @ 1390400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1390600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5076 Expected Instruction=5076 
# 
# UVM_ERROR testbench.sv(847) @ 1390600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1390800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b6f9 Expected Instruction=b6f9 
# 
# UVM_ERROR testbench.sv(847) @ 1390800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1391000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7ad7 Expected Instruction=7ad7 
# 
# UVM_ERROR testbench.sv(847) @ 1391000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1391200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5571 Expected Instruction=5571 
# 
# UVM_ERROR testbench.sv(847) @ 1391200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1391400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e30 Expected Instruction=8e30 
# 
# UVM_INFO testbench.sv(605) @ 1391400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1391400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1391600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3e0b Expected Instruction=3e0b 
# 
# UVM_INFO testbench.sv(605) @ 1391600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1391600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1391800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=510a Expected Instruction=510a 
# 
# UVM_ERROR testbench.sv(847) @ 1391800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1392000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=579f Expected Instruction=579f 
# 
# UVM_ERROR testbench.sv(847) @ 1392000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1392200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9f68 Expected Instruction=9f68 
# 
# UVM_ERROR testbench.sv(847) @ 1392200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1392400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db3f Expected Instruction=db3f 
# 
# UVM_ERROR testbench.sv(847) @ 1392400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1392600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=91bb Expected Instruction=91bb 
# 
# UVM_ERROR testbench.sv(847) @ 1392600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1392800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=200b Expected Instruction=200b 
# 
# UVM_INFO testbench.sv(605) @ 1392800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(666) @ 1392800000: uvm_test_top.env.sb [DECREMENT_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1393000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b8b Expected Instruction=9b8b 
# 
# UVM_ERROR testbench.sv(847) @ 1393000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1393200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bf22 Expected Instruction=bf22 
# 
# UVM_ERROR testbench.sv(847) @ 1393200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1393400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4dd5 Expected Instruction=4dd5 
# 
# UVM_ERROR testbench.sv(847) @ 1393400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1393600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=10c5 Expected Instruction=10c5 
# 
# UVM_ERROR testbench.sv(847) @ 1393600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1393800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=56ca Expected Instruction=56ca 
# 
# UVM_ERROR testbench.sv(847) @ 1393800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1394000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=458e Expected Instruction=458e 
# 
# UVM_ERROR testbench.sv(847) @ 1394000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1394200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=616a Expected Instruction=616a 
# 
# UVM_ERROR testbench.sv(847) @ 1394200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1394400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3be7 Expected Instruction=3be7 
# 
# UVM_ERROR testbench.sv(847) @ 1394400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1394600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0362 Expected Instruction=0362 
# 
# UVM_ERROR testbench.sv(847) @ 1394600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1394800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d3f9 Expected Instruction=d3f9 
# 
# UVM_ERROR testbench.sv(847) @ 1394800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1395000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=95eb Expected Instruction=95eb 
# 
# UVM_ERROR testbench.sv(847) @ 1395000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1395200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d1a Expected Instruction=2d1a 
# 
# UVM_ERROR testbench.sv(847) @ 1395200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1395400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1bb1 Expected Instruction=1bb1 
# 
# UVM_ERROR testbench.sv(847) @ 1395400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1395600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7607 Expected Instruction=7607 
# 
# UVM_INFO testbench.sv(605) @ 1395600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1395600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1395800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=089e Expected Instruction=089e 
# 
# UVM_ERROR testbench.sv(847) @ 1395800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1396000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9eb5 Expected Instruction=9eb5 
# 
# UVM_ERROR testbench.sv(847) @ 1396000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1396200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d0b4 Expected Instruction=d0b4 
# 
# UVM_ERROR testbench.sv(847) @ 1396200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1396400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e4da Expected Instruction=e4da 
# 
# UVM_ERROR testbench.sv(847) @ 1396400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1396600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=520e Expected Instruction=520e 
# 
# UVM_INFO testbench.sv(605) @ 1396600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1396600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1396800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b33e Expected Instruction=b33e 
# 
# UVM_ERROR testbench.sv(847) @ 1396800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1397000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cfb3 Expected Instruction=cfb3 
# 
# UVM_ERROR testbench.sv(847) @ 1397000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1397200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6432 Expected Instruction=6432 
# 
# UVM_INFO testbench.sv(605) @ 1397200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1397200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1397400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=212b Expected Instruction=212b 
# 
# UVM_ERROR testbench.sv(847) @ 1397400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1397600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=376c Expected Instruction=376c 
# 
# UVM_ERROR testbench.sv(847) @ 1397600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1397800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2c78 Expected Instruction=2c78 
# 
# UVM_ERROR testbench.sv(847) @ 1397800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1398000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b094 Expected Instruction=b094 
# 
# UVM_ERROR testbench.sv(847) @ 1398000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1398200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a9c7 Expected Instruction=a9c7 
# 
# UVM_ERROR testbench.sv(847) @ 1398200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1398400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=20ef Expected Instruction=20ef 
# 
# UVM_ERROR testbench.sv(847) @ 1398400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1398600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e32 Expected Instruction=6e32 
# 
# UVM_INFO testbench.sv(605) @ 1398600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1398600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1398800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=664e Expected Instruction=664e 
# 
# UVM_ERROR testbench.sv(847) @ 1398800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1399000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2566 Expected Instruction=2566 
# 
# UVM_ERROR testbench.sv(847) @ 1399000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1399200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a879 Expected Instruction=a879 
# 
# UVM_ERROR testbench.sv(847) @ 1399200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1399400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b0a Expected Instruction=8b0a 
# 
# UVM_ERROR testbench.sv(847) @ 1399400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1399600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c237 Expected Instruction=c237 
# 
# UVM_INFO testbench.sv(605) @ 1399600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1399600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1399800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0786 Expected Instruction=0786 
# 
# UVM_ERROR testbench.sv(847) @ 1399800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1400000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4827 Expected Instruction=4827 
# 
# UVM_INFO testbench.sv(605) @ 1400000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(684) @ 1400000000: uvm_test_top.env.sb [AND/NAND_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1400200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=86fa Expected Instruction=86fa 
# 
# UVM_ERROR testbench.sv(847) @ 1400200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1400400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dd3e Expected Instruction=dd3e 
# 
# UVM_ERROR testbench.sv(847) @ 1400400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1400600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd4d Expected Instruction=cd4d 
# 
# UVM_ERROR testbench.sv(847) @ 1400600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1400800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=835f Expected Instruction=835f 
# 
# UVM_ERROR testbench.sv(847) @ 1400800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1401000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=495e Expected Instruction=495e 
# 
# UVM_ERROR testbench.sv(847) @ 1401000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1401200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7253 Expected Instruction=7253 
# 
# UVM_ERROR testbench.sv(847) @ 1401200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1401400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2413 Expected Instruction=2413 
# 
# UVM_INFO testbench.sv(605) @ 1401400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1401400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1401600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6711 Expected Instruction=6711 
# 
# UVM_ERROR testbench.sv(847) @ 1401600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1401800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f5b Expected Instruction=8f5b 
# 
# UVM_ERROR testbench.sv(847) @ 1401800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1402000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7084 Expected Instruction=7084 
# 
# UVM_ERROR testbench.sv(847) @ 1402000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1402200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b2b Expected Instruction=6b2b 
# 
# UVM_ERROR testbench.sv(847) @ 1402200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1402400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b01 Expected Instruction=2b01 
# 
# UVM_ERROR testbench.sv(847) @ 1402400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1402600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e17 Expected Instruction=5e17 
# 
# UVM_INFO testbench.sv(605) @ 1402600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1402600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1402800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=752b Expected Instruction=752b 
# 
# UVM_ERROR testbench.sv(847) @ 1402800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1403000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=21c6 Expected Instruction=21c6 
# 
# UVM_ERROR testbench.sv(847) @ 1403000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1403200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a82e Expected Instruction=a82e 
# 
# UVM_INFO testbench.sv(605) @ 1403200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(784) @ 1403200000: uvm_test_top.env.sb [LOAD_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1403400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9886 Expected Instruction=9886 
# 
# UVM_ERROR testbench.sv(847) @ 1403400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1403600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=89f6 Expected Instruction=89f6 
# 
# UVM_ERROR testbench.sv(847) @ 1403600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1403800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dde7 Expected Instruction=dde7 
# 
# UVM_ERROR testbench.sv(847) @ 1403800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1404000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2268 Expected Instruction=2268 
# 
# UVM_ERROR testbench.sv(847) @ 1404000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1404200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bf0b Expected Instruction=bf0b 
# 
# UVM_ERROR testbench.sv(847) @ 1404200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1404400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c670 Expected Instruction=c670 
# 
# UVM_ERROR testbench.sv(847) @ 1404400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1404600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3b2e Expected Instruction=3b2e 
# 
# UVM_ERROR testbench.sv(847) @ 1404600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1404800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8fbf Expected Instruction=8fbf 
# 
# UVM_ERROR testbench.sv(847) @ 1404800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1405000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ed6 Expected Instruction=4ed6 
# 
# UVM_ERROR testbench.sv(847) @ 1405000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1405200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d440 Expected Instruction=d440 
# 
# UVM_ERROR testbench.sv(847) @ 1405200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1405400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=431b Expected Instruction=431b 
# 
# UVM_ERROR testbench.sv(847) @ 1405400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1405600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c501 Expected Instruction=c501 
# 
# UVM_ERROR testbench.sv(847) @ 1405600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1405800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6450 Expected Instruction=6450 
# 
# UVM_ERROR testbench.sv(847) @ 1405800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1406000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=36ee Expected Instruction=36ee 
# 
# UVM_ERROR testbench.sv(847) @ 1406000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1406200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9850 Expected Instruction=9850 
# 
# UVM_ERROR testbench.sv(847) @ 1406200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1406400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=101c Expected Instruction=101c 
# 
# UVM_INFO testbench.sv(605) @ 1406400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(640) @ 1406400000: uvm_test_top.env.sb [SUBTRACTION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1406600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd67 Expected Instruction=bd67 
# 
# UVM_ERROR testbench.sv(847) @ 1406600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1406800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d766 Expected Instruction=d766 
# 
# UVM_ERROR testbench.sv(847) @ 1406800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1407000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=315f Expected Instruction=315f 
# 
# UVM_ERROR testbench.sv(847) @ 1407000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1407200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=750f Expected Instruction=750f 
# 
# UVM_ERROR testbench.sv(847) @ 1407200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1407400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=113e Expected Instruction=113e 
# 
# UVM_ERROR testbench.sv(847) @ 1407400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1407600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1bdc Expected Instruction=1bdc 
# 
# UVM_ERROR testbench.sv(847) @ 1407600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1407800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b79c Expected Instruction=b79c 
# 
# UVM_ERROR testbench.sv(847) @ 1407800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1408000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=38b6 Expected Instruction=38b6 
# 
# UVM_ERROR testbench.sv(847) @ 1408000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1408200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9071 Expected Instruction=9071 
# 
# UVM_ERROR testbench.sv(847) @ 1408200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1408400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=25a5 Expected Instruction=25a5 
# 
# UVM_ERROR testbench.sv(847) @ 1408400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1408600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b667 Expected Instruction=b667 
# 
# UVM_ERROR testbench.sv(847) @ 1408600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1408800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b95b Expected Instruction=b95b 
# 
# UVM_ERROR testbench.sv(847) @ 1408800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1409000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=906f Expected Instruction=906f 
# 
# UVM_ERROR testbench.sv(847) @ 1409000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1409200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a1a4 Expected Instruction=a1a4 
# 
# UVM_ERROR testbench.sv(847) @ 1409200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1409400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0882 Expected Instruction=0882 
# 
# UVM_ERROR testbench.sv(847) @ 1409400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1409600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3cea Expected Instruction=3cea 
# 
# UVM_ERROR testbench.sv(847) @ 1409600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1409800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f4c Expected Instruction=5f4c 
# 
# UVM_ERROR testbench.sv(847) @ 1409800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1410000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8bc7 Expected Instruction=8bc7 
# 
# UVM_ERROR testbench.sv(847) @ 1410000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1410200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a145 Expected Instruction=a145 
# 
# UVM_ERROR testbench.sv(847) @ 1410200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1410400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb22 Expected Instruction=cb22 
# 
# UVM_ERROR testbench.sv(847) @ 1410400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1410600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8617 Expected Instruction=8617 
# 
# UVM_INFO testbench.sv(605) @ 1410600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1410600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1410800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af80 Expected Instruction=af80 
# 
# UVM_ERROR testbench.sv(847) @ 1410800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1411000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=948c Expected Instruction=948c 
# 
# UVM_ERROR testbench.sv(847) @ 1411000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1411200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9147 Expected Instruction=9147 
# 
# UVM_ERROR testbench.sv(847) @ 1411200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1411400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1dd8 Expected Instruction=1dd8 
# 
# UVM_ERROR testbench.sv(847) @ 1411400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1411600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c714 Expected Instruction=c714 
# 
# UVM_ERROR testbench.sv(847) @ 1411600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1411800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=beca Expected Instruction=beca 
# 
# UVM_ERROR testbench.sv(847) @ 1411800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1412000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=152d Expected Instruction=152d 
# 
# UVM_ERROR testbench.sv(847) @ 1412000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1412200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb8c Expected Instruction=cb8c 
# 
# UVM_ERROR testbench.sv(847) @ 1412200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1412400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7116 Expected Instruction=7116 
# 
# UVM_ERROR testbench.sv(847) @ 1412400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1412600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=49b6 Expected Instruction=49b6 
# 
# UVM_ERROR testbench.sv(847) @ 1412600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1412800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c0b Expected Instruction=1c0b 
# 
# UVM_INFO testbench.sv(605) @ 1412800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1412800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1413000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=84fe Expected Instruction=84fe 
# 
# UVM_ERROR testbench.sv(847) @ 1413000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1413200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cf61 Expected Instruction=cf61 
# 
# UVM_ERROR testbench.sv(847) @ 1413200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1413400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e190 Expected Instruction=e190 
# 
# UVM_ERROR testbench.sv(847) @ 1413400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1413600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=17f7 Expected Instruction=17f7 
# 
# UVM_ERROR testbench.sv(847) @ 1413600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1413800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=80ce Expected Instruction=80ce 
# 
# UVM_ERROR testbench.sv(847) @ 1413800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1414000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2268 Expected Instruction=2268 
# 
# UVM_ERROR testbench.sv(847) @ 1414000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1414200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a1b7 Expected Instruction=a1b7 
# 
# UVM_ERROR testbench.sv(847) @ 1414200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1414400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d305 Expected Instruction=d305 
# 
# UVM_ERROR testbench.sv(847) @ 1414400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1414600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d521 Expected Instruction=d521 
# 
# UVM_ERROR testbench.sv(847) @ 1414600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1414800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7792 Expected Instruction=7792 
# 
# UVM_ERROR testbench.sv(847) @ 1414800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1415000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8247 Expected Instruction=8247 
# 
# UVM_ERROR testbench.sv(847) @ 1415000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1415200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c09 Expected Instruction=3c09 
# 
# UVM_INFO testbench.sv(605) @ 1415200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1415200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1415400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3f95 Expected Instruction=3f95 
# 
# UVM_ERROR testbench.sv(847) @ 1415400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1415600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ada Expected Instruction=9ada 
# 
# UVM_ERROR testbench.sv(847) @ 1415600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1415800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c95c Expected Instruction=c95c 
# 
# UVM_ERROR testbench.sv(847) @ 1415800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1416000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3f36 Expected Instruction=3f36 
# 
# UVM_ERROR testbench.sv(847) @ 1416000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1416200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8226 Expected Instruction=8226 
# 
# UVM_INFO testbench.sv(605) @ 1416200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1416200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1416400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb9e Expected Instruction=bb9e 
# 
# UVM_ERROR testbench.sv(847) @ 1416400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1416600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b9af Expected Instruction=b9af 
# 
# UVM_ERROR testbench.sv(847) @ 1416600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1416800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c680 Expected Instruction=c680 
# 
# UVM_ERROR testbench.sv(847) @ 1416800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1417000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb51 Expected Instruction=bb51 
# 
# UVM_ERROR testbench.sv(847) @ 1417000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1417200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=926a Expected Instruction=926a 
# 
# UVM_ERROR testbench.sv(847) @ 1417200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1417400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4268 Expected Instruction=4268 
# 
# UVM_ERROR testbench.sv(847) @ 1417400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1417600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b65b Expected Instruction=b65b 
# 
# UVM_ERROR testbench.sv(847) @ 1417600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1417800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e906 Expected Instruction=e906 
# 
# UVM_ERROR testbench.sv(847) @ 1417800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1418000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c577 Expected Instruction=c577 
# 
# UVM_ERROR testbench.sv(847) @ 1418000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1418200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=77e4 Expected Instruction=77e4 
# 
# UVM_ERROR testbench.sv(847) @ 1418200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1418400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=97a9 Expected Instruction=97a9 
# 
# UVM_ERROR testbench.sv(847) @ 1418400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1418600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7241 Expected Instruction=7241 
# 
# UVM_ERROR testbench.sv(847) @ 1418600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1418800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0f2c Expected Instruction=0f2c 
# 
# UVM_ERROR testbench.sv(847) @ 1418800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1419000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7fe5 Expected Instruction=7fe5 
# 
# UVM_ERROR testbench.sv(847) @ 1419000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1419200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aad5 Expected Instruction=aad5 
# 
# UVM_ERROR testbench.sv(847) @ 1419200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1419400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd88 Expected Instruction=cd88 
# 
# UVM_ERROR testbench.sv(847) @ 1419400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1419600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b4c Expected Instruction=9b4c 
# 
# UVM_ERROR testbench.sv(847) @ 1419600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1419800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=79e1 Expected Instruction=79e1 
# 
# UVM_ERROR testbench.sv(847) @ 1419800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1420000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=05fd Expected Instruction=05fd 
# 
# UVM_ERROR testbench.sv(847) @ 1420000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1420200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c424 Expected Instruction=c424 
# 
# UVM_INFO testbench.sv(605) @ 1420200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1420200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1420400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6593 Expected Instruction=6593 
# 
# UVM_ERROR testbench.sv(847) @ 1420400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1420600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b56 Expected Instruction=0b56 
# 
# UVM_ERROR testbench.sv(847) @ 1420600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1420800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1532 Expected Instruction=1532 
# 
# UVM_ERROR testbench.sv(847) @ 1420800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1421000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=16cb Expected Instruction=16cb 
# 
# UVM_ERROR testbench.sv(847) @ 1421000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1421200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a89 Expected Instruction=6a89 
# 
# UVM_ERROR testbench.sv(847) @ 1421200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1421400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d8d4 Expected Instruction=d8d4 
# 
# UVM_ERROR testbench.sv(847) @ 1421400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1421600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cf4e Expected Instruction=cf4e 
# 
# UVM_ERROR testbench.sv(847) @ 1421600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1421800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e348 Expected Instruction=e348 
# 
# UVM_ERROR testbench.sv(847) @ 1421800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1422000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a9e4 Expected Instruction=a9e4 
# 
# UVM_ERROR testbench.sv(847) @ 1422000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1422200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e3d7 Expected Instruction=e3d7 
# 
# UVM_ERROR testbench.sv(847) @ 1422200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1422400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0eb6 Expected Instruction=0eb6 
# 
# UVM_ERROR testbench.sv(847) @ 1422400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1422600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b1d Expected Instruction=2b1d 
# 
# UVM_ERROR testbench.sv(847) @ 1422600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1422800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e277 Expected Instruction=e277 
# 
# UVM_ERROR testbench.sv(847) @ 1422800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1423000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e945 Expected Instruction=e945 
# 
# UVM_ERROR testbench.sv(847) @ 1423000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1423200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8191 Expected Instruction=8191 
# 
# UVM_ERROR testbench.sv(847) @ 1423200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1423400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f35 Expected Instruction=8f35 
# 
# UVM_ERROR testbench.sv(847) @ 1423400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1423600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6904 Expected Instruction=6904 
# 
# UVM_ERROR testbench.sv(847) @ 1423600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1423800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae9c Expected Instruction=ae9c 
# 
# UVM_ERROR testbench.sv(847) @ 1423800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1424000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ba1 Expected Instruction=1ba1 
# 
# UVM_ERROR testbench.sv(847) @ 1424000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1424200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4b7b Expected Instruction=4b7b 
# 
# UVM_ERROR testbench.sv(847) @ 1424200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1424400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=718b Expected Instruction=718b 
# 
# UVM_ERROR testbench.sv(847) @ 1424400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1424600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9251 Expected Instruction=9251 
# 
# UVM_ERROR testbench.sv(847) @ 1424600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1424800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b71 Expected Instruction=0b71 
# 
# UVM_ERROR testbench.sv(847) @ 1424800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1425000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2aa7 Expected Instruction=2aa7 
# 
# UVM_ERROR testbench.sv(847) @ 1425000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1425200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=402a Expected Instruction=402a 
# 
# UVM_INFO testbench.sv(605) @ 1425200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(680) @ 1425200000: uvm_test_top.env.sb [AND/NAND_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1425400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c578 Expected Instruction=c578 
# 
# UVM_ERROR testbench.sv(847) @ 1425400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1425600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c3e5 Expected Instruction=c3e5 
# 
# UVM_ERROR testbench.sv(847) @ 1425600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1425800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8a54 Expected Instruction=8a54 
# 
# UVM_ERROR testbench.sv(847) @ 1425800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1426000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=45f5 Expected Instruction=45f5 
# 
# UVM_ERROR testbench.sv(847) @ 1426000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1426200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b159 Expected Instruction=b159 
# 
# UVM_ERROR testbench.sv(847) @ 1426200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1426400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8a68 Expected Instruction=8a68 
# 
# UVM_ERROR testbench.sv(847) @ 1426400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1426600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=02dd Expected Instruction=02dd 
# 
# UVM_ERROR testbench.sv(847) @ 1426600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1426800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4787 Expected Instruction=4787 
# 
# UVM_ERROR testbench.sv(847) @ 1426800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1427000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e546 Expected Instruction=e546 
# 
# UVM_ERROR testbench.sv(847) @ 1427000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1427200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8df1 Expected Instruction=8df1 
# 
# UVM_ERROR testbench.sv(847) @ 1427200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1427400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7f96 Expected Instruction=7f96 
# 
# UVM_ERROR testbench.sv(847) @ 1427400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1427600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=778c Expected Instruction=778c 
# 
# UVM_ERROR testbench.sv(847) @ 1427600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1427800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6bf6 Expected Instruction=6bf6 
# 
# UVM_ERROR testbench.sv(847) @ 1427800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1428000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2eb7 Expected Instruction=2eb7 
# 
# UVM_ERROR testbench.sv(847) @ 1428000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1428200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e49c Expected Instruction=e49c 
# 
# UVM_ERROR testbench.sv(847) @ 1428200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1428400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bdef Expected Instruction=bdef 
# 
# UVM_ERROR testbench.sv(847) @ 1428400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1428600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0410 Expected Instruction=0410 
# 
# UVM_INFO testbench.sv(605) @ 1428600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1428600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1428800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b974 Expected Instruction=b974 
# 
# UVM_ERROR testbench.sv(847) @ 1428800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1429000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=725b Expected Instruction=725b 
# 
# UVM_ERROR testbench.sv(847) @ 1429000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1429200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d776 Expected Instruction=d776 
# 
# UVM_ERROR testbench.sv(847) @ 1429200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1429400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5938 Expected Instruction=5938 
# 
# UVM_ERROR testbench.sv(847) @ 1429400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1429600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=36b1 Expected Instruction=36b1 
# 
# UVM_ERROR testbench.sv(847) @ 1429600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1429800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4b9a Expected Instruction=4b9a 
# 
# UVM_ERROR testbench.sv(847) @ 1429800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1430000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2645 Expected Instruction=2645 
# 
# UVM_ERROR testbench.sv(847) @ 1430000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1430200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a0da Expected Instruction=a0da 
# 
# UVM_ERROR testbench.sv(847) @ 1430200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1430400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9896 Expected Instruction=9896 
# 
# UVM_ERROR testbench.sv(847) @ 1430400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1430600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bfb1 Expected Instruction=bfb1 
# 
# UVM_ERROR testbench.sv(847) @ 1430600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1430800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d340 Expected Instruction=d340 
# 
# UVM_ERROR testbench.sv(847) @ 1430800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1431000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e5f2 Expected Instruction=e5f2 
# 
# UVM_ERROR testbench.sv(847) @ 1431000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1431200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=633c Expected Instruction=633c 
# 
# UVM_ERROR testbench.sv(847) @ 1431200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1431400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=44ae Expected Instruction=44ae 
# 
# UVM_ERROR testbench.sv(847) @ 1431400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1431600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a9c0 Expected Instruction=a9c0 
# 
# UVM_ERROR testbench.sv(847) @ 1431600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1431800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9613 Expected Instruction=9613 
# 
# UVM_INFO testbench.sv(605) @ 1431800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1431800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1432000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b0cc Expected Instruction=b0cc 
# 
# UVM_ERROR testbench.sv(847) @ 1432000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1432200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dcfa Expected Instruction=dcfa 
# 
# UVM_ERROR testbench.sv(847) @ 1432200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1432400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e2c4 Expected Instruction=e2c4 
# 
# UVM_ERROR testbench.sv(847) @ 1432400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1432600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3744 Expected Instruction=3744 
# 
# UVM_ERROR testbench.sv(847) @ 1432600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1432800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=389f Expected Instruction=389f 
# 
# UVM_ERROR testbench.sv(847) @ 1432800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1433000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d7f Expected Instruction=1d7f 
# 
# UVM_ERROR testbench.sv(847) @ 1433000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1433200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2697 Expected Instruction=2697 
# 
# UVM_ERROR testbench.sv(847) @ 1433200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1433400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6721 Expected Instruction=6721 
# 
# UVM_ERROR testbench.sv(847) @ 1433400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1433600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=78dc Expected Instruction=78dc 
# 
# UVM_ERROR testbench.sv(847) @ 1433600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1433800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d891 Expected Instruction=d891 
# 
# UVM_ERROR testbench.sv(847) @ 1433800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1434000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=35e1 Expected Instruction=35e1 
# 
# UVM_ERROR testbench.sv(847) @ 1434000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1434200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a9f4 Expected Instruction=a9f4 
# 
# UVM_ERROR testbench.sv(847) @ 1434200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1434400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3850 Expected Instruction=3850 
# 
# UVM_ERROR testbench.sv(847) @ 1434400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1434600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=19f4 Expected Instruction=19f4 
# 
# UVM_ERROR testbench.sv(847) @ 1434600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1434800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a794 Expected Instruction=a794 
# 
# UVM_ERROR testbench.sv(847) @ 1434800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1435000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d1ce Expected Instruction=d1ce 
# 
# UVM_ERROR testbench.sv(847) @ 1435000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1435200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c270 Expected Instruction=c270 
# 
# UVM_ERROR testbench.sv(847) @ 1435200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1435400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=26ed Expected Instruction=26ed 
# 
# UVM_ERROR testbench.sv(847) @ 1435400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1435600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=663e Expected Instruction=663e 
# 
# UVM_INFO testbench.sv(605) @ 1435600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1435600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1435800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae6a Expected Instruction=ae6a 
# 
# UVM_ERROR testbench.sv(847) @ 1435800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1436000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=336c Expected Instruction=336c 
# 
# UVM_ERROR testbench.sv(847) @ 1436000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1436200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=62a8 Expected Instruction=62a8 
# 
# UVM_ERROR testbench.sv(847) @ 1436200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1436400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a3e4 Expected Instruction=a3e4 
# 
# UVM_ERROR testbench.sv(847) @ 1436400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1436600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=231e Expected Instruction=231e 
# 
# UVM_ERROR testbench.sv(847) @ 1436600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1436800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c7aa Expected Instruction=c7aa 
# 
# UVM_ERROR testbench.sv(847) @ 1436800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1437000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=90ff Expected Instruction=90ff 
# 
# UVM_ERROR testbench.sv(847) @ 1437000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1437200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d4d Expected Instruction=6d4d 
# 
# UVM_ERROR testbench.sv(847) @ 1437200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1437400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4aa4 Expected Instruction=4aa4 
# 
# UVM_ERROR testbench.sv(847) @ 1437400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1437600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ed0c Expected Instruction=ed0c 
# 
# UVM_ERROR testbench.sv(847) @ 1437600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1437800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3b2c Expected Instruction=3b2c 
# 
# UVM_ERROR testbench.sv(847) @ 1437800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1438000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=238e Expected Instruction=238e 
# 
# UVM_ERROR testbench.sv(847) @ 1438000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1438200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ffd Expected Instruction=4ffd 
# 
# UVM_ERROR testbench.sv(847) @ 1438200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1438400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5176 Expected Instruction=5176 
# 
# UVM_ERROR testbench.sv(847) @ 1438400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1438600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f91 Expected Instruction=5f91 
# 
# UVM_ERROR testbench.sv(847) @ 1438600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1438800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3811 Expected Instruction=3811 
# 
# UVM_INFO testbench.sv(605) @ 1438800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 1438800000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 1439000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=14ec Expected Instruction=14ec 
# 
# UVM_ERROR testbench.sv(847) @ 1439000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1439200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb49 Expected Instruction=bb49 
# 
# UVM_ERROR testbench.sv(847) @ 1439200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1439400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5ca7 Expected Instruction=5ca7 
# 
# UVM_ERROR testbench.sv(847) @ 1439400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1439600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a089 Expected Instruction=a089 
# 
# UVM_ERROR testbench.sv(847) @ 1439600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1439800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e7e Expected Instruction=6e7e 
# 
# UVM_ERROR testbench.sv(847) @ 1439800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1440000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b81 Expected Instruction=8b81 
# 
# UVM_ERROR testbench.sv(847) @ 1440000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1440200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c10 Expected Instruction=4c10 
# 
# UVM_INFO testbench.sv(605) @ 1440200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1440200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1440400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c760 Expected Instruction=c760 
# 
# UVM_ERROR testbench.sv(847) @ 1440400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1440600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=188d Expected Instruction=188d 
# 
# UVM_ERROR testbench.sv(847) @ 1440600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1440800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=70ec Expected Instruction=70ec 
# 
# UVM_ERROR testbench.sv(847) @ 1440800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1441000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d8bf Expected Instruction=d8bf 
# 
# UVM_ERROR testbench.sv(847) @ 1441000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1441200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e919 Expected Instruction=e919 
# 
# UVM_ERROR testbench.sv(847) @ 1441200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1441400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dfaf Expected Instruction=dfaf 
# 
# UVM_ERROR testbench.sv(847) @ 1441400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1441600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1687 Expected Instruction=1687 
# 
# UVM_ERROR testbench.sv(847) @ 1441600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1441800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e0eb Expected Instruction=e0eb 
# 
# UVM_ERROR testbench.sv(847) @ 1441800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1442000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=afd6 Expected Instruction=afd6 
# 
# UVM_ERROR testbench.sv(847) @ 1442000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1442200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=890a Expected Instruction=890a 
# 
# UVM_ERROR testbench.sv(847) @ 1442200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1442400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b5a6 Expected Instruction=b5a6 
# 
# UVM_ERROR testbench.sv(847) @ 1442400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1442600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d46 Expected Instruction=1d46 
# 
# UVM_ERROR testbench.sv(847) @ 1442600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1442800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4afb Expected Instruction=4afb 
# 
# UVM_ERROR testbench.sv(847) @ 1442800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1443000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7ea8 Expected Instruction=7ea8 
# 
# UVM_ERROR testbench.sv(847) @ 1443000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1443200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3362 Expected Instruction=3362 
# 
# UVM_ERROR testbench.sv(847) @ 1443200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1443400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a739 Expected Instruction=a739 
# 
# UVM_ERROR testbench.sv(847) @ 1443400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1443600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2370 Expected Instruction=2370 
# 
# UVM_ERROR testbench.sv(847) @ 1443600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1443800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=75ca Expected Instruction=75ca 
# 
# UVM_ERROR testbench.sv(847) @ 1443800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1444000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=01ee Expected Instruction=01ee 
# 
# UVM_ERROR testbench.sv(847) @ 1444000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1444200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5602 Expected Instruction=5602 
# 
# UVM_INFO testbench.sv(605) @ 1444200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1444200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1444400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=51d3 Expected Instruction=51d3 
# 
# UVM_ERROR testbench.sv(847) @ 1444400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1444600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2a58 Expected Instruction=2a58 
# 
# UVM_ERROR testbench.sv(847) @ 1444600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1444800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1999 Expected Instruction=1999 
# 
# UVM_ERROR testbench.sv(847) @ 1444800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1445000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=58ad Expected Instruction=58ad 
# 
# UVM_ERROR testbench.sv(847) @ 1445000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1445200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cfb7 Expected Instruction=cfb7 
# 
# UVM_ERROR testbench.sv(847) @ 1445200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1445400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bee4 Expected Instruction=bee4 
# 
# UVM_ERROR testbench.sv(847) @ 1445400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1445600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=02d7 Expected Instruction=02d7 
# 
# UVM_ERROR testbench.sv(847) @ 1445600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1445800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=998c Expected Instruction=998c 
# 
# UVM_ERROR testbench.sv(847) @ 1445800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1446000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ed42 Expected Instruction=ed42 
# 
# UVM_ERROR testbench.sv(847) @ 1446000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1446200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=47ce Expected Instruction=47ce 
# 
# UVM_ERROR testbench.sv(847) @ 1446200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1446400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b2d9 Expected Instruction=b2d9 
# 
# UVM_ERROR testbench.sv(847) @ 1446400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1446600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5110 Expected Instruction=5110 
# 
# UVM_ERROR testbench.sv(847) @ 1446600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1446800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8baf Expected Instruction=8baf 
# 
# UVM_ERROR testbench.sv(847) @ 1446800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1447000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c17 Expected Instruction=8c17 
# 
# UVM_INFO testbench.sv(605) @ 1447000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1447000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1447200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d32 Expected Instruction=7d32 
# 
# UVM_ERROR testbench.sv(847) @ 1447200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1447400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=92cb Expected Instruction=92cb 
# 
# UVM_ERROR testbench.sv(847) @ 1447400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1447600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d6e7 Expected Instruction=d6e7 
# 
# UVM_ERROR testbench.sv(847) @ 1447600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1447800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b357 Expected Instruction=b357 
# 
# UVM_ERROR testbench.sv(847) @ 1447800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1448000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=091c Expected Instruction=091c 
# 
# UVM_ERROR testbench.sv(847) @ 1448000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1448200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5911 Expected Instruction=5911 
# 
# UVM_ERROR testbench.sv(847) @ 1448200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1448400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=25b4 Expected Instruction=25b4 
# 
# UVM_ERROR testbench.sv(847) @ 1448400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1448600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=54b3 Expected Instruction=54b3 
# 
# UVM_ERROR testbench.sv(847) @ 1448600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1448800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b083 Expected Instruction=b083 
# 
# UVM_ERROR testbench.sv(847) @ 1448800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1449000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=60b9 Expected Instruction=60b9 
# 
# UVM_ERROR testbench.sv(847) @ 1449000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1449200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a1c Expected Instruction=3a1c 
# 
# UVM_INFO testbench.sv(605) @ 1449200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1449200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1449400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c6c Expected Instruction=8c6c 
# 
# UVM_ERROR testbench.sv(847) @ 1449400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1449600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9d87 Expected Instruction=9d87 
# 
# UVM_ERROR testbench.sv(847) @ 1449600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1449800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d3c0 Expected Instruction=d3c0 
# 
# UVM_ERROR testbench.sv(847) @ 1449800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1450000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b0f Expected Instruction=9b0f 
# 
# UVM_ERROR testbench.sv(847) @ 1450000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1450200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2507 Expected Instruction=2507 
# 
# UVM_ERROR testbench.sv(847) @ 1450200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1450400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9238 Expected Instruction=9238 
# 
# UVM_INFO testbench.sv(605) @ 1450400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1450400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1450600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c487 Expected Instruction=c487 
# 
# UVM_ERROR testbench.sv(847) @ 1450600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1450800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2c40 Expected Instruction=2c40 
# 
# UVM_ERROR testbench.sv(847) @ 1450800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1451000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5672 Expected Instruction=5672 
# 
# UVM_ERROR testbench.sv(847) @ 1451000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1451200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5deb Expected Instruction=5deb 
# 
# UVM_ERROR testbench.sv(847) @ 1451200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1451400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c0a8 Expected Instruction=c0a8 
# 
# UVM_ERROR testbench.sv(847) @ 1451400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1451600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=efe8 Expected Instruction=efe8 
# 
# UVM_ERROR testbench.sv(847) @ 1451600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1451800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=15f9 Expected Instruction=15f9 
# 
# UVM_ERROR testbench.sv(847) @ 1451800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1452000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a004 Expected Instruction=a004 
# 
# UVM_INFO testbench.sv(605) @ 1452000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(784) @ 1452000000: uvm_test_top.env.sb [LOAD_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1452200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=06fe Expected Instruction=06fe 
# 
# UVM_ERROR testbench.sv(847) @ 1452200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1452400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c77b Expected Instruction=c77b 
# 
# UVM_ERROR testbench.sv(847) @ 1452400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1452600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f9a Expected Instruction=8f9a 
# 
# UVM_ERROR testbench.sv(847) @ 1452600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1452800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c8aa Expected Instruction=c8aa 
# 
# UVM_ERROR testbench.sv(847) @ 1452800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1453000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=beac Expected Instruction=beac 
# 
# UVM_ERROR testbench.sv(847) @ 1453000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1453200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=27a4 Expected Instruction=27a4 
# 
# UVM_ERROR testbench.sv(847) @ 1453200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1453400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c903 Expected Instruction=c903 
# 
# UVM_ERROR testbench.sv(847) @ 1453400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1453600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b232 Expected Instruction=b232 
# 
# UVM_INFO testbench.sv(605) @ 1453600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1453600000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=2
# 
# UVM_INFO testbench.sv(602) @ 1453800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3666 Expected Instruction=3666 
# 
# UVM_ERROR testbench.sv(847) @ 1453800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1454000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4e14 Expected Instruction=4e14 
# 
# UVM_INFO testbench.sv(605) @ 1454000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1454000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1454200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=41b6 Expected Instruction=41b6 
# 
# UVM_ERROR testbench.sv(847) @ 1454200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1454400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b7dc Expected Instruction=b7dc 
# 
# UVM_ERROR testbench.sv(847) @ 1454400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1454600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1530 Expected Instruction=1530 
# 
# UVM_ERROR testbench.sv(847) @ 1454600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1454800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=832a Expected Instruction=832a 
# 
# UVM_ERROR testbench.sv(847) @ 1454800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1455000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=47df Expected Instruction=47df 
# 
# UVM_ERROR testbench.sv(847) @ 1455000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1455200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=65f1 Expected Instruction=65f1 
# 
# UVM_ERROR testbench.sv(847) @ 1455200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1455400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a0bb Expected Instruction=a0bb 
# 
# UVM_ERROR testbench.sv(847) @ 1455400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1455600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a1e Expected Instruction=5a1e 
# 
# UVM_INFO testbench.sv(605) @ 1455600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1455600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1455800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4b11 Expected Instruction=4b11 
# 
# UVM_ERROR testbench.sv(847) @ 1455800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1456000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=03bf Expected Instruction=03bf 
# 
# UVM_ERROR testbench.sv(847) @ 1456000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1456200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ea2 Expected Instruction=1ea2 
# 
# UVM_ERROR testbench.sv(847) @ 1456200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1456400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2a0a Expected Instruction=2a0a 
# 
# UVM_INFO testbench.sv(605) @ 1456400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1456400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1456600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e757 Expected Instruction=e757 
# 
# UVM_ERROR testbench.sv(847) @ 1456600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1456800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a8f Expected Instruction=5a8f 
# 
# UVM_ERROR testbench.sv(847) @ 1456800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1457000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b616 Expected Instruction=b616 
# 
# UVM_INFO testbench.sv(605) @ 1457000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1457000000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=6
# 
# UVM_INFO testbench.sv(602) @ 1457200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8274 Expected Instruction=8274 
# 
# UVM_ERROR testbench.sv(847) @ 1457200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1457400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8443 Expected Instruction=8443 
# 
# UVM_ERROR testbench.sv(847) @ 1457400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1457600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b78b Expected Instruction=b78b 
# 
# UVM_ERROR testbench.sv(847) @ 1457600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1457800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3922 Expected Instruction=3922 
# 
# UVM_ERROR testbench.sv(847) @ 1457800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1458000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=94ba Expected Instruction=94ba 
# 
# UVM_ERROR testbench.sv(847) @ 1458000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1458200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5bef Expected Instruction=5bef 
# 
# UVM_ERROR testbench.sv(847) @ 1458200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1458400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=29b0 Expected Instruction=29b0 
# 
# UVM_ERROR testbench.sv(847) @ 1458400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1458600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0251 Expected Instruction=0251 
# 
# UVM_ERROR testbench.sv(847) @ 1458600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1458800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7938 Expected Instruction=7938 
# 
# UVM_ERROR testbench.sv(847) @ 1458800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1459000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b3f Expected Instruction=2b3f 
# 
# UVM_ERROR testbench.sv(847) @ 1459000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1459200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=823f Expected Instruction=823f 
# 
# UVM_INFO testbench.sv(605) @ 1459200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1459200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1459400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e30b Expected Instruction=e30b 
# 
# UVM_ERROR testbench.sv(847) @ 1459400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1459600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8a6d Expected Instruction=8a6d 
# 
# UVM_ERROR testbench.sv(847) @ 1459600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1459800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1f6c Expected Instruction=1f6c 
# 
# UVM_ERROR testbench.sv(847) @ 1459800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1460000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d126 Expected Instruction=d126 
# 
# UVM_ERROR testbench.sv(847) @ 1460000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1460200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d53 Expected Instruction=2d53 
# 
# UVM_ERROR testbench.sv(847) @ 1460200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1460400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bf0b Expected Instruction=bf0b 
# 
# UVM_ERROR testbench.sv(847) @ 1460400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1460600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5386 Expected Instruction=5386 
# 
# UVM_ERROR testbench.sv(847) @ 1460600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1460800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=059e Expected Instruction=059e 
# 
# UVM_ERROR testbench.sv(847) @ 1460800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1461000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6703 Expected Instruction=6703 
# 
# UVM_ERROR testbench.sv(847) @ 1461000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1461200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a8ba Expected Instruction=a8ba 
# 
# UVM_ERROR testbench.sv(847) @ 1461200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1461400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=afee Expected Instruction=afee 
# 
# UVM_ERROR testbench.sv(847) @ 1461400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1461600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c109 Expected Instruction=c109 
# 
# UVM_ERROR testbench.sv(847) @ 1461600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1461800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=12e4 Expected Instruction=12e4 
# 
# UVM_ERROR testbench.sv(847) @ 1461800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1462000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b0d9 Expected Instruction=b0d9 
# 
# UVM_ERROR testbench.sv(847) @ 1462000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1462200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db79 Expected Instruction=db79 
# 
# UVM_ERROR testbench.sv(847) @ 1462200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1462400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=57a3 Expected Instruction=57a3 
# 
# UVM_ERROR testbench.sv(847) @ 1462400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1462600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f6d Expected Instruction=8f6d 
# 
# UVM_ERROR testbench.sv(847) @ 1462600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1462800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=22a0 Expected Instruction=22a0 
# 
# UVM_ERROR testbench.sv(847) @ 1462800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1463000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=45ef Expected Instruction=45ef 
# 
# UVM_ERROR testbench.sv(847) @ 1463000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1463200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=51b2 Expected Instruction=51b2 
# 
# UVM_ERROR testbench.sv(847) @ 1463200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1463400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=75ef Expected Instruction=75ef 
# 
# UVM_ERROR testbench.sv(847) @ 1463400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1463600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0584 Expected Instruction=0584 
# 
# UVM_ERROR testbench.sv(847) @ 1463600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1463800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9da1 Expected Instruction=9da1 
# 
# UVM_ERROR testbench.sv(847) @ 1463800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1464000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce65 Expected Instruction=ce65 
# 
# UVM_ERROR testbench.sv(847) @ 1464000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1464200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a63 Expected Instruction=5a63 
# 
# UVM_ERROR testbench.sv(847) @ 1464200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1464400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c131 Expected Instruction=c131 
# 
# UVM_ERROR testbench.sv(847) @ 1464400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1464600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4110 Expected Instruction=4110 
# 
# UVM_ERROR testbench.sv(847) @ 1464600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1464800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8d7c Expected Instruction=8d7c 
# 
# UVM_ERROR testbench.sv(847) @ 1464800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1465000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=952c Expected Instruction=952c 
# 
# UVM_ERROR testbench.sv(847) @ 1465000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1465200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba7a Expected Instruction=ba7a 
# 
# UVM_ERROR testbench.sv(847) @ 1465200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1465400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2f73 Expected Instruction=2f73 
# 
# UVM_ERROR testbench.sv(847) @ 1465400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1465600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=307d Expected Instruction=307d 
# 
# UVM_ERROR testbench.sv(847) @ 1465600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1465800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=06c0 Expected Instruction=06c0 
# 
# UVM_ERROR testbench.sv(847) @ 1465800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1466000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba94 Expected Instruction=ba94 
# 
# UVM_ERROR testbench.sv(847) @ 1466000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1466200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d6f Expected Instruction=6d6f 
# 
# UVM_ERROR testbench.sv(847) @ 1466200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1466400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5503 Expected Instruction=5503 
# 
# UVM_ERROR testbench.sv(847) @ 1466400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1466600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=565b Expected Instruction=565b 
# 
# UVM_ERROR testbench.sv(847) @ 1466600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1466800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=940b Expected Instruction=940b 
# 
# UVM_INFO testbench.sv(605) @ 1466800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1466800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1467000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=333a Expected Instruction=333a 
# 
# UVM_ERROR testbench.sv(847) @ 1467000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1467200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=79c8 Expected Instruction=79c8 
# 
# UVM_ERROR testbench.sv(847) @ 1467200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1467400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a668 Expected Instruction=a668 
# 
# UVM_ERROR testbench.sv(847) @ 1467400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1467600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb93 Expected Instruction=cb93 
# 
# UVM_ERROR testbench.sv(847) @ 1467600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1467800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2347 Expected Instruction=2347 
# 
# UVM_ERROR testbench.sv(847) @ 1467800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1468000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cf8f Expected Instruction=cf8f 
# 
# UVM_ERROR testbench.sv(847) @ 1468000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1468200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2be6 Expected Instruction=2be6 
# 
# UVM_ERROR testbench.sv(847) @ 1468200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1468400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0f6e Expected Instruction=0f6e 
# 
# UVM_ERROR testbench.sv(847) @ 1468400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1468600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ecdf Expected Instruction=ecdf 
# 
# UVM_ERROR testbench.sv(847) @ 1468600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1468800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a6f Expected Instruction=1a6f 
# 
# UVM_ERROR testbench.sv(847) @ 1468800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1469000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de68 Expected Instruction=de68 
# 
# UVM_ERROR testbench.sv(847) @ 1469000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1469200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0281 Expected Instruction=0281 
# 
# UVM_ERROR testbench.sv(847) @ 1469200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1469400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=73e3 Expected Instruction=73e3 
# 
# UVM_ERROR testbench.sv(847) @ 1469400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1469600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7e43 Expected Instruction=7e43 
# 
# UVM_ERROR testbench.sv(847) @ 1469600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1469800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=38ea Expected Instruction=38ea 
# 
# UVM_ERROR testbench.sv(847) @ 1469800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1470000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8204 Expected Instruction=8204 
# 
# UVM_INFO testbench.sv(605) @ 1470000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1470000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1470200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3aff Expected Instruction=3aff 
# 
# UVM_ERROR testbench.sv(847) @ 1470200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1470400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d119 Expected Instruction=d119 
# 
# UVM_ERROR testbench.sv(847) @ 1470400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1470600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b1af Expected Instruction=b1af 
# 
# UVM_ERROR testbench.sv(847) @ 1470600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1470800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1f72 Expected Instruction=1f72 
# 
# UVM_ERROR testbench.sv(847) @ 1470800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1471000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b42b Expected Instruction=b42b 
# 
# UVM_INFO testbench.sv(605) @ 1471000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1471000000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=3
# 
# UVM_INFO testbench.sv(602) @ 1471200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c16c Expected Instruction=c16c 
# 
# UVM_ERROR testbench.sv(847) @ 1471200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1471400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dcef Expected Instruction=dcef 
# 
# UVM_ERROR testbench.sv(847) @ 1471400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1471600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5742 Expected Instruction=5742 
# 
# UVM_ERROR testbench.sv(847) @ 1471600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1471800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=05eb Expected Instruction=05eb 
# 
# UVM_ERROR testbench.sv(847) @ 1471800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1472000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=426b Expected Instruction=426b 
# 
# UVM_ERROR testbench.sv(847) @ 1472000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1472200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7229 Expected Instruction=7229 
# 
# UVM_INFO testbench.sv(605) @ 1472200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1472200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1472400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=98aa Expected Instruction=98aa 
# 
# UVM_ERROR testbench.sv(847) @ 1472400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1472600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d34 Expected Instruction=7d34 
# 
# UVM_ERROR testbench.sv(847) @ 1472600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1472800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=83f3 Expected Instruction=83f3 
# 
# UVM_ERROR testbench.sv(847) @ 1472800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1473000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1f08 Expected Instruction=1f08 
# 
# UVM_ERROR testbench.sv(847) @ 1473000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1473200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b28 Expected Instruction=6b28 
# 
# UVM_ERROR testbench.sv(847) @ 1473200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1473400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=016e Expected Instruction=016e 
# 
# UVM_ERROR testbench.sv(847) @ 1473400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1473600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=646e Expected Instruction=646e 
# 
# UVM_ERROR testbench.sv(847) @ 1473600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1473800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=58f8 Expected Instruction=58f8 
# 
# UVM_ERROR testbench.sv(847) @ 1473800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1474000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=985c Expected Instruction=985c 
# 
# UVM_ERROR testbench.sv(847) @ 1474000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1474200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8744 Expected Instruction=8744 
# 
# UVM_ERROR testbench.sv(847) @ 1474200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1474400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce42 Expected Instruction=ce42 
# 
# UVM_ERROR testbench.sv(847) @ 1474400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1474600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=64c7 Expected Instruction=64c7 
# 
# UVM_ERROR testbench.sv(847) @ 1474600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1474800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d10b Expected Instruction=d10b 
# 
# UVM_ERROR testbench.sv(847) @ 1474800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1475000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=27a2 Expected Instruction=27a2 
# 
# UVM_ERROR testbench.sv(847) @ 1475000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1475200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c627 Expected Instruction=c627 
# 
# UVM_INFO testbench.sv(605) @ 1475200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1475200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1475400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=69b1 Expected Instruction=69b1 
# 
# UVM_ERROR testbench.sv(847) @ 1475400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1475600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=10cf Expected Instruction=10cf 
# 
# UVM_ERROR testbench.sv(847) @ 1475600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1475800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dd2e Expected Instruction=dd2e 
# 
# UVM_ERROR testbench.sv(847) @ 1475800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1476000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=723e Expected Instruction=723e 
# 
# UVM_INFO testbench.sv(605) @ 1476000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1476000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1476200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=87f4 Expected Instruction=87f4 
# 
# UVM_ERROR testbench.sv(847) @ 1476200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1476400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a5f Expected Instruction=6a5f 
# 
# UVM_ERROR testbench.sv(847) @ 1476400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1476600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c9ef Expected Instruction=c9ef 
# 
# UVM_ERROR testbench.sv(847) @ 1476600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1476800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cbe7 Expected Instruction=cbe7 
# 
# UVM_ERROR testbench.sv(847) @ 1476800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1477000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b92b Expected Instruction=b92b 
# 
# UVM_ERROR testbench.sv(847) @ 1477000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1477200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=680c Expected Instruction=680c 
# 
# UVM_INFO testbench.sv(605) @ 1477200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(720) @ 1477200000: uvm_test_top.env.sb [EXOR/EXNOR_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1477400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d5c4 Expected Instruction=d5c4 
# 
# UVM_ERROR testbench.sv(847) @ 1477400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1477600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d268 Expected Instruction=d268 
# 
# UVM_ERROR testbench.sv(847) @ 1477600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1477800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e0cb Expected Instruction=e0cb 
# 
# UVM_ERROR testbench.sv(847) @ 1477800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1478000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=95ed Expected Instruction=95ed 
# 
# UVM_ERROR testbench.sv(847) @ 1478000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1478200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7fce Expected Instruction=7fce 
# 
# UVM_ERROR testbench.sv(847) @ 1478200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1478400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6763 Expected Instruction=6763 
# 
# UVM_ERROR testbench.sv(847) @ 1478400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1478600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dcdb Expected Instruction=dcdb 
# 
# UVM_ERROR testbench.sv(847) @ 1478600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1478800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0031 Expected Instruction=0031 
# 
# UVM_INFO testbench.sv(605) @ 1478800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(629) @ 1478800000: uvm_test_top.env.sb [ADDITION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1479000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=557c Expected Instruction=557c 
# 
# UVM_ERROR testbench.sv(847) @ 1479000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1479200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6fe2 Expected Instruction=6fe2 
# 
# UVM_ERROR testbench.sv(847) @ 1479200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1479400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=03ad Expected Instruction=03ad 
# 
# UVM_ERROR testbench.sv(847) @ 1479400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1479600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=454e Expected Instruction=454e 
# 
# UVM_ERROR testbench.sv(847) @ 1479600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1479800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9655 Expected Instruction=9655 
# 
# UVM_ERROR testbench.sv(847) @ 1479800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1480000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d2b Expected Instruction=3d2b 
# 
# UVM_ERROR testbench.sv(847) @ 1480000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1480200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa60 Expected Instruction=aa60 
# 
# UVM_ERROR testbench.sv(847) @ 1480200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1480400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae0a Expected Instruction=ae0a 
# 
# UVM_INFO testbench.sv(605) @ 1480400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1480400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1480600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b0f Expected Instruction=1b0f 
# 
# UVM_ERROR testbench.sv(847) @ 1480600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1480800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3bf1 Expected Instruction=3bf1 
# 
# UVM_ERROR testbench.sv(847) @ 1480800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1481000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=858d Expected Instruction=858d 
# 
# UVM_ERROR testbench.sv(847) @ 1481000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1481200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c7c Expected Instruction=9c7c 
# 
# UVM_ERROR testbench.sv(847) @ 1481200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1481400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9bc4 Expected Instruction=9bc4 
# 
# UVM_ERROR testbench.sv(847) @ 1481400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1481600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d499 Expected Instruction=d499 
# 
# UVM_ERROR testbench.sv(847) @ 1481600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1481800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0f74 Expected Instruction=0f74 
# 
# UVM_ERROR testbench.sv(847) @ 1481800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1482000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=115e Expected Instruction=115e 
# 
# UVM_ERROR testbench.sv(847) @ 1482000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1482200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0773 Expected Instruction=0773 
# 
# UVM_ERROR testbench.sv(847) @ 1482200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1482400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7145 Expected Instruction=7145 
# 
# UVM_ERROR testbench.sv(847) @ 1482400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1482600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa0c Expected Instruction=aa0c 
# 
# UVM_INFO testbench.sv(605) @ 1482600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1482600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1482800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=358f Expected Instruction=358f 
# 
# UVM_ERROR testbench.sv(847) @ 1482800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1483000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae8a Expected Instruction=ae8a 
# 
# UVM_ERROR testbench.sv(847) @ 1483000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1483200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ff3 Expected Instruction=2ff3 
# 
# UVM_ERROR testbench.sv(847) @ 1483200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1483400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=44b1 Expected Instruction=44b1 
# 
# UVM_ERROR testbench.sv(847) @ 1483400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1483600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9510 Expected Instruction=9510 
# 
# UVM_ERROR testbench.sv(847) @ 1483600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1483800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=229b Expected Instruction=229b 
# 
# UVM_ERROR testbench.sv(847) @ 1483800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1484000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2895 Expected Instruction=2895 
# 
# UVM_ERROR testbench.sv(847) @ 1484000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1484200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d84b Expected Instruction=d84b 
# 
# UVM_ERROR testbench.sv(847) @ 1484200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1484400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=58df Expected Instruction=58df 
# 
# UVM_ERROR testbench.sv(847) @ 1484400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1484600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d60 Expected Instruction=4d60 
# 
# UVM_ERROR testbench.sv(847) @ 1484600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1484800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=223d Expected Instruction=223d 
# 
# UVM_INFO testbench.sv(605) @ 1484800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1484800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1485000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b31d Expected Instruction=b31d 
# 
# UVM_ERROR testbench.sv(847) @ 1485000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1485200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e1fb Expected Instruction=e1fb 
# 
# UVM_ERROR testbench.sv(847) @ 1485200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1485400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=661b Expected Instruction=661b 
# 
# UVM_INFO testbench.sv(605) @ 1485400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1485400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1485600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a51e Expected Instruction=a51e 
# 
# UVM_ERROR testbench.sv(847) @ 1485600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1485800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d85b Expected Instruction=d85b 
# 
# UVM_ERROR testbench.sv(847) @ 1485800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1486000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b226 Expected Instruction=b226 
# 
# UVM_INFO testbench.sv(605) @ 1486000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1486000000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=6
# 
# UVM_INFO testbench.sv(602) @ 1486200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef73 Expected Instruction=ef73 
# 
# UVM_ERROR testbench.sv(847) @ 1486200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1486400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c1f Expected Instruction=8c1f 
# 
# UVM_INFO testbench.sv(605) @ 1486400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1486400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1486600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=242a Expected Instruction=242a 
# 
# UVM_INFO testbench.sv(605) @ 1486600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1486600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1486800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8482 Expected Instruction=8482 
# 
# UVM_ERROR testbench.sv(847) @ 1486800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1487000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=86c4 Expected Instruction=86c4 
# 
# UVM_ERROR testbench.sv(847) @ 1487000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1487200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c0f Expected Instruction=8c0f 
# 
# UVM_INFO testbench.sv(605) @ 1487200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1487200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1487400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ac8 Expected Instruction=0ac8 
# 
# UVM_ERROR testbench.sv(847) @ 1487400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1487600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f61 Expected Instruction=8f61 
# 
# UVM_ERROR testbench.sv(847) @ 1487600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1487800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=46d9 Expected Instruction=46d9 
# 
# UVM_ERROR testbench.sv(847) @ 1487800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1488000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b4c7 Expected Instruction=b4c7 
# 
# UVM_ERROR testbench.sv(847) @ 1488000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1488200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a17b Expected Instruction=a17b 
# 
# UVM_ERROR testbench.sv(847) @ 1488200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1488400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5712 Expected Instruction=5712 
# 
# UVM_ERROR testbench.sv(847) @ 1488400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1488600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=201d Expected Instruction=201d 
# 
# UVM_INFO testbench.sv(605) @ 1488600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(666) @ 1488600000: uvm_test_top.env.sb [DECREMENT_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1488800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c08 Expected Instruction=1c08 
# 
# UVM_INFO testbench.sv(605) @ 1488800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1488800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1489000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a054 Expected Instruction=a054 
# 
# UVM_ERROR testbench.sv(847) @ 1489000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1489200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d68a Expected Instruction=d68a 
# 
# UVM_ERROR testbench.sv(847) @ 1489200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1489400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a709 Expected Instruction=a709 
# 
# UVM_ERROR testbench.sv(847) @ 1489400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1489600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=817f Expected Instruction=817f 
# 
# UVM_ERROR testbench.sv(847) @ 1489600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1489800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=39b7 Expected Instruction=39b7 
# 
# UVM_ERROR testbench.sv(847) @ 1489800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1490000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=272f Expected Instruction=272f 
# 
# UVM_ERROR testbench.sv(847) @ 1490000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1490200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bc9a Expected Instruction=bc9a 
# 
# UVM_ERROR testbench.sv(847) @ 1490200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1490400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=09cd Expected Instruction=09cd 
# 
# UVM_ERROR testbench.sv(847) @ 1490400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1490600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a30d Expected Instruction=a30d 
# 
# UVM_ERROR testbench.sv(847) @ 1490600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1490800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb9a Expected Instruction=eb9a 
# 
# UVM_ERROR testbench.sv(847) @ 1490800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1491000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=20f6 Expected Instruction=20f6 
# 
# UVM_ERROR testbench.sv(847) @ 1491000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1491200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0684 Expected Instruction=0684 
# 
# UVM_ERROR testbench.sv(847) @ 1491200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1491400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=97ad Expected Instruction=97ad 
# 
# UVM_ERROR testbench.sv(847) @ 1491400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1491600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d5d Expected Instruction=0d5d 
# 
# UVM_ERROR testbench.sv(847) @ 1491600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1491800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4f47 Expected Instruction=4f47 
# 
# UVM_ERROR testbench.sv(847) @ 1491800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1492000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8ea0 Expected Instruction=8ea0 
# 
# UVM_ERROR testbench.sv(847) @ 1492000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1492200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7acd Expected Instruction=7acd 
# 
# UVM_ERROR testbench.sv(847) @ 1492200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1492400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0051 Expected Instruction=0051 
# 
# UVM_ERROR testbench.sv(847) @ 1492400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1492600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3884 Expected Instruction=3884 
# 
# UVM_ERROR testbench.sv(847) @ 1492600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1492800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b57 Expected Instruction=0b57 
# 
# UVM_ERROR testbench.sv(847) @ 1492800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1493000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0645 Expected Instruction=0645 
# 
# UVM_ERROR testbench.sv(847) @ 1493000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1493200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc43 Expected Instruction=cc43 
# 
# UVM_ERROR testbench.sv(847) @ 1493200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1493400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=030d Expected Instruction=030d 
# 
# UVM_ERROR testbench.sv(847) @ 1493400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1493600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c7b Expected Instruction=0c7b 
# 
# UVM_ERROR testbench.sv(847) @ 1493600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1493800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c50c Expected Instruction=c50c 
# 
# UVM_ERROR testbench.sv(847) @ 1493800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1494000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4686 Expected Instruction=4686 
# 
# UVM_ERROR testbench.sv(847) @ 1494000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1494200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e77 Expected Instruction=1e77 
# 
# UVM_ERROR testbench.sv(847) @ 1494200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1494400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9a04 Expected Instruction=9a04 
# 
# UVM_INFO testbench.sv(605) @ 1494400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1494400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1494600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de48 Expected Instruction=de48 
# 
# UVM_ERROR testbench.sv(847) @ 1494600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1494800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ddd9 Expected Instruction=ddd9 
# 
# UVM_ERROR testbench.sv(847) @ 1494800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1495000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d677 Expected Instruction=d677 
# 
# UVM_ERROR testbench.sv(847) @ 1495000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1495200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=97a4 Expected Instruction=97a4 
# 
# UVM_ERROR testbench.sv(847) @ 1495200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1495400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3e98 Expected Instruction=3e98 
# 
# UVM_ERROR testbench.sv(847) @ 1495400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1495600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d828 Expected Instruction=d828 
# 
# UVM_INFO testbench.sv(605) @ 1495600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1495600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=55336 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 1495800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7173 Expected Instruction=7173 
# 
# UVM_ERROR testbench.sv(847) @ 1495800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1496000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bc4b Expected Instruction=bc4b 
# 
# UVM_ERROR testbench.sv(847) @ 1496000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1496200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bed0 Expected Instruction=bed0 
# 
# UVM_ERROR testbench.sv(847) @ 1496200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1496400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d286 Expected Instruction=d286 
# 
# UVM_ERROR testbench.sv(847) @ 1496400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1496600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c801 Expected Instruction=c801 
# 
# UVM_INFO testbench.sv(605) @ 1496600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(752) @ 1496600000: uvm_test_top.env.sb [SHIFT_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1496800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=291a Expected Instruction=291a 
# 
# UVM_ERROR testbench.sv(847) @ 1496800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1497000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb9e Expected Instruction=eb9e 
# 
# UVM_ERROR testbench.sv(847) @ 1497000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1497200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c89e Expected Instruction=c89e 
# 
# UVM_ERROR testbench.sv(847) @ 1497200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1497400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=56b8 Expected Instruction=56b8 
# 
# UVM_ERROR testbench.sv(847) @ 1497400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1497600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2111 Expected Instruction=2111 
# 
# UVM_ERROR testbench.sv(847) @ 1497600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1497800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=862e Expected Instruction=862e 
# 
# UVM_INFO testbench.sv(605) @ 1497800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1497800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1498000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=379f Expected Instruction=379f 
# 
# UVM_ERROR testbench.sv(847) @ 1498000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1498200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d6e6 Expected Instruction=d6e6 
# 
# UVM_ERROR testbench.sv(847) @ 1498200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1498400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=94ca Expected Instruction=94ca 
# 
# UVM_ERROR testbench.sv(847) @ 1498400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1498600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e5cf Expected Instruction=e5cf 
# 
# UVM_ERROR testbench.sv(847) @ 1498600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1498800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9643 Expected Instruction=9643 
# 
# UVM_ERROR testbench.sv(847) @ 1498800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1499000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d7ef Expected Instruction=d7ef 
# 
# UVM_ERROR testbench.sv(847) @ 1499000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1499200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7dcb Expected Instruction=7dcb 
# 
# UVM_ERROR testbench.sv(847) @ 1499200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1499400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d03 Expected Instruction=2d03 
# 
# UVM_ERROR testbench.sv(847) @ 1499400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1499600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a905 Expected Instruction=a905 
# 
# UVM_ERROR testbench.sv(847) @ 1499600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1499800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d45e Expected Instruction=d45e 
# 
# UVM_ERROR testbench.sv(847) @ 1499800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1500000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d0ab Expected Instruction=d0ab 
# 
# UVM_ERROR testbench.sv(847) @ 1500000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1500200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=56c7 Expected Instruction=56c7 
# 
# UVM_ERROR testbench.sv(847) @ 1500200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1500400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd76 Expected Instruction=bd76 
# 
# UVM_ERROR testbench.sv(847) @ 1500400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1500600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9fae Expected Instruction=9fae 
# 
# UVM_ERROR testbench.sv(847) @ 1500600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1500800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e054 Expected Instruction=e054 
# 
# UVM_ERROR testbench.sv(847) @ 1500800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1501000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d166 Expected Instruction=d166 
# 
# UVM_ERROR testbench.sv(847) @ 1501000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1501200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8546 Expected Instruction=8546 
# 
# UVM_ERROR testbench.sv(847) @ 1501200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1501400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6911 Expected Instruction=6911 
# 
# UVM_ERROR testbench.sv(847) @ 1501400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1501600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bfe6 Expected Instruction=bfe6 
# 
# UVM_ERROR testbench.sv(847) @ 1501600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1501800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a793 Expected Instruction=a793 
# 
# UVM_ERROR testbench.sv(847) @ 1501800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1502000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ddf9 Expected Instruction=ddf9 
# 
# UVM_ERROR testbench.sv(847) @ 1502000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1502200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=46cf Expected Instruction=46cf 
# 
# UVM_ERROR testbench.sv(847) @ 1502200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1502400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6156 Expected Instruction=6156 
# 
# UVM_ERROR testbench.sv(847) @ 1502400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1502600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8eb6 Expected Instruction=8eb6 
# 
# UVM_ERROR testbench.sv(847) @ 1502600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1502800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d5a Expected Instruction=4d5a 
# 
# UVM_ERROR testbench.sv(847) @ 1502800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1503000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2478 Expected Instruction=2478 
# 
# UVM_ERROR testbench.sv(847) @ 1503000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1503200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc9d Expected Instruction=dc9d 
# 
# UVM_ERROR testbench.sv(847) @ 1503200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1503400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a2be Expected Instruction=a2be 
# 
# UVM_ERROR testbench.sv(847) @ 1503400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1503600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d59 Expected Instruction=0d59 
# 
# UVM_ERROR testbench.sv(847) @ 1503600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1503800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de43 Expected Instruction=de43 
# 
# UVM_ERROR testbench.sv(847) @ 1503800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1504000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=543a Expected Instruction=543a 
# 
# UVM_INFO testbench.sv(605) @ 1504000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1504000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1504200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a115 Expected Instruction=a115 
# 
# UVM_ERROR testbench.sv(847) @ 1504200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1504400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1689 Expected Instruction=1689 
# 
# UVM_ERROR testbench.sv(847) @ 1504400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1504600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ba0 Expected Instruction=0ba0 
# 
# UVM_ERROR testbench.sv(847) @ 1504600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1504800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e934 Expected Instruction=e934 
# 
# UVM_ERROR testbench.sv(847) @ 1504800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1505000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c047 Expected Instruction=c047 
# 
# UVM_ERROR testbench.sv(847) @ 1505000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1505200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=76d9 Expected Instruction=76d9 
# 
# UVM_ERROR testbench.sv(847) @ 1505200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1505400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2927 Expected Instruction=2927 
# 
# UVM_ERROR testbench.sv(847) @ 1505400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1505600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=538b Expected Instruction=538b 
# 
# UVM_ERROR testbench.sv(847) @ 1505600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1505800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7158 Expected Instruction=7158 
# 
# UVM_ERROR testbench.sv(847) @ 1505800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1506000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c13a Expected Instruction=c13a 
# 
# UVM_ERROR testbench.sv(847) @ 1506000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1506200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=08a5 Expected Instruction=08a5 
# 
# UVM_ERROR testbench.sv(847) @ 1506200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1506400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e063 Expected Instruction=e063 
# 
# UVM_ERROR testbench.sv(847) @ 1506400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1506600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec38 Expected Instruction=ec38 
# 
# UVM_INFO testbench.sv(605) @ 1506600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1506600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=60472 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1506800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0806 Expected Instruction=0806 
# 
# UVM_INFO testbench.sv(605) @ 1506800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(629) @ 1506800000: uvm_test_top.env.sb [ADDITION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1507000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7f25 Expected Instruction=7f25 
# 
# UVM_ERROR testbench.sv(847) @ 1507000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1507200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=260e Expected Instruction=260e 
# 
# UVM_INFO testbench.sv(605) @ 1507200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1507200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1507400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=53ff Expected Instruction=53ff 
# 
# UVM_ERROR testbench.sv(847) @ 1507400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1507600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=032b Expected Instruction=032b 
# 
# UVM_ERROR testbench.sv(847) @ 1507600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1507800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4f97 Expected Instruction=4f97 
# 
# UVM_ERROR testbench.sv(847) @ 1507800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1508000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a100 Expected Instruction=a100 
# 
# UVM_ERROR testbench.sv(847) @ 1508000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1508200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=61ce Expected Instruction=61ce 
# 
# UVM_ERROR testbench.sv(847) @ 1508200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1508400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b13 Expected Instruction=1b13 
# 
# UVM_ERROR testbench.sv(847) @ 1508400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1508600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=65fd Expected Instruction=65fd 
# 
# UVM_ERROR testbench.sv(847) @ 1508600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1508800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c32 Expected Instruction=4c32 
# 
# UVM_INFO testbench.sv(605) @ 1508800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1508800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1509000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea30 Expected Instruction=ea30 
# 
# UVM_INFO testbench.sv(605) @ 1509000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1509000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=59952 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1509200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b66 Expected Instruction=1b66 
# 
# UVM_ERROR testbench.sv(847) @ 1509200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1509400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d056 Expected Instruction=d056 
# 
# UVM_ERROR testbench.sv(847) @ 1509400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1509600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b20 Expected Instruction=0b20 
# 
# UVM_ERROR testbench.sv(847) @ 1509600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1509800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce01 Expected Instruction=ce01 
# 
# UVM_INFO testbench.sv(605) @ 1509800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1509800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1510000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d3fd Expected Instruction=d3fd 
# 
# UVM_ERROR testbench.sv(847) @ 1510000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1510200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0aa5 Expected Instruction=0aa5 
# 
# UVM_ERROR testbench.sv(847) @ 1510200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1510400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1168 Expected Instruction=1168 
# 
# UVM_ERROR testbench.sv(847) @ 1510400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1510600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e505 Expected Instruction=e505 
# 
# UVM_ERROR testbench.sv(847) @ 1510600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1510800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=776b Expected Instruction=776b 
# 
# UVM_ERROR testbench.sv(847) @ 1510800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1511000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dcb0 Expected Instruction=dcb0 
# 
# UVM_ERROR testbench.sv(847) @ 1511000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1511200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3632 Expected Instruction=3632 
# 
# UVM_INFO testbench.sv(605) @ 1511200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1511200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1511400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e4a4 Expected Instruction=e4a4 
# 
# UVM_ERROR testbench.sv(847) @ 1511400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1511600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c194 Expected Instruction=c194 
# 
# UVM_ERROR testbench.sv(847) @ 1511600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1511800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c367 Expected Instruction=c367 
# 
# UVM_ERROR testbench.sv(847) @ 1511800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1512000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=627c Expected Instruction=627c 
# 
# UVM_ERROR testbench.sv(847) @ 1512000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1512200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=78c9 Expected Instruction=78c9 
# 
# UVM_ERROR testbench.sv(847) @ 1512200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1512400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5caf Expected Instruction=5caf 
# 
# UVM_ERROR testbench.sv(847) @ 1512400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1512600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=584f Expected Instruction=584f 
# 
# UVM_ERROR testbench.sv(847) @ 1512600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1512800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=09d0 Expected Instruction=09d0 
# 
# UVM_ERROR testbench.sv(847) @ 1512800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1513000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9cac Expected Instruction=9cac 
# 
# UVM_ERROR testbench.sv(847) @ 1513000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1513200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bdef Expected Instruction=bdef 
# 
# UVM_ERROR testbench.sv(847) @ 1513200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1513400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b1f2 Expected Instruction=b1f2 
# 
# UVM_ERROR testbench.sv(847) @ 1513400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1513600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0085 Expected Instruction=0085 
# 
# UVM_ERROR testbench.sv(847) @ 1513600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1513800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d76 Expected Instruction=5d76 
# 
# UVM_ERROR testbench.sv(847) @ 1513800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1514000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9908 Expected Instruction=9908 
# 
# UVM_ERROR testbench.sv(847) @ 1514000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1514200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=49a9 Expected Instruction=49a9 
# 
# UVM_ERROR testbench.sv(847) @ 1514200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1514400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=acd6 Expected Instruction=acd6 
# 
# UVM_ERROR testbench.sv(847) @ 1514400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1514600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8d06 Expected Instruction=8d06 
# 
# UVM_ERROR testbench.sv(847) @ 1514600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1514800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e42 Expected Instruction=1e42 
# 
# UVM_ERROR testbench.sv(847) @ 1514800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1515000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2df4 Expected Instruction=2df4 
# 
# UVM_ERROR testbench.sv(847) @ 1515000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1515200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=71b6 Expected Instruction=71b6 
# 
# UVM_ERROR testbench.sv(847) @ 1515200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1515400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd66 Expected Instruction=cd66 
# 
# UVM_ERROR testbench.sv(847) @ 1515400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1515600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5776 Expected Instruction=5776 
# 
# UVM_ERROR testbench.sv(847) @ 1515600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1515800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b6a Expected Instruction=8b6a 
# 
# UVM_ERROR testbench.sv(847) @ 1515800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1516000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6268 Expected Instruction=6268 
# 
# UVM_ERROR testbench.sv(847) @ 1516000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1516200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5c3e Expected Instruction=5c3e 
# 
# UVM_INFO testbench.sv(605) @ 1516200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1516200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1516400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e340 Expected Instruction=e340 
# 
# UVM_ERROR testbench.sv(847) @ 1516400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1516600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b84 Expected Instruction=0b84 
# 
# UVM_ERROR testbench.sv(847) @ 1516600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1516800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e354 Expected Instruction=e354 
# 
# UVM_ERROR testbench.sv(847) @ 1516800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1517000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=13a0 Expected Instruction=13a0 
# 
# UVM_ERROR testbench.sv(847) @ 1517000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1517200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=14b2 Expected Instruction=14b2 
# 
# UVM_ERROR testbench.sv(847) @ 1517200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1517400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9aa9 Expected Instruction=9aa9 
# 
# UVM_ERROR testbench.sv(847) @ 1517400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1517600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea4f Expected Instruction=ea4f 
# 
# UVM_ERROR testbench.sv(847) @ 1517600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1517800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8d75 Expected Instruction=8d75 
# 
# UVM_ERROR testbench.sv(847) @ 1517800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1518000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2307 Expected Instruction=2307 
# 
# UVM_ERROR testbench.sv(847) @ 1518000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1518200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e510 Expected Instruction=e510 
# 
# UVM_ERROR testbench.sv(847) @ 1518200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1518400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d712 Expected Instruction=d712 
# 
# UVM_ERROR testbench.sv(847) @ 1518400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1518600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=770d Expected Instruction=770d 
# 
# UVM_ERROR testbench.sv(847) @ 1518600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1518800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a42b Expected Instruction=a42b 
# 
# UVM_INFO testbench.sv(605) @ 1518800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1518800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1519000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=07d6 Expected Instruction=07d6 
# 
# UVM_ERROR testbench.sv(847) @ 1519000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1519200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c78 Expected Instruction=7c78 
# 
# UVM_ERROR testbench.sv(847) @ 1519200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1519400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e50a Expected Instruction=e50a 
# 
# UVM_ERROR testbench.sv(847) @ 1519400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1519600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d784 Expected Instruction=d784 
# 
# UVM_ERROR testbench.sv(847) @ 1519600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1519800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=80be Expected Instruction=80be 
# 
# UVM_ERROR testbench.sv(847) @ 1519800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1520000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d681 Expected Instruction=d681 
# 
# UVM_ERROR testbench.sv(847) @ 1520000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1520200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=762f Expected Instruction=762f 
# 
# UVM_INFO testbench.sv(605) @ 1520200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1520200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1520400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d9b Expected Instruction=0d9b 
# 
# UVM_ERROR testbench.sv(847) @ 1520400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1520600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4294 Expected Instruction=4294 
# 
# UVM_ERROR testbench.sv(847) @ 1520600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1520800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b3b Expected Instruction=9b3b 
# 
# UVM_ERROR testbench.sv(847) @ 1520800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1521000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c2b Expected Instruction=3c2b 
# 
# UVM_INFO testbench.sv(605) @ 1521000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1521000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1521200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=06aa Expected Instruction=06aa 
# 
# UVM_ERROR testbench.sv(847) @ 1521200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1521400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=26ec Expected Instruction=26ec 
# 
# UVM_ERROR testbench.sv(847) @ 1521400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1521600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c7e2 Expected Instruction=c7e2 
# 
# UVM_ERROR testbench.sv(847) @ 1521600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1521800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ebed Expected Instruction=ebed 
# 
# UVM_ERROR testbench.sv(847) @ 1521800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1522000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e13 Expected Instruction=9e13 
# 
# UVM_INFO testbench.sv(605) @ 1522000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1522000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1522200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=72f7 Expected Instruction=72f7 
# 
# UVM_ERROR testbench.sv(847) @ 1522200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1522400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=40d6 Expected Instruction=40d6 
# 
# UVM_ERROR testbench.sv(847) @ 1522400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1522600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aee4 Expected Instruction=aee4 
# 
# UVM_ERROR testbench.sv(847) @ 1522600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1522800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab5e Expected Instruction=ab5e 
# 
# UVM_ERROR testbench.sv(847) @ 1522800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1523000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca28 Expected Instruction=ca28 
# 
# UVM_INFO testbench.sv(605) @ 1523000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1523000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1523200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e19 Expected Instruction=6e19 
# 
# UVM_INFO testbench.sv(605) @ 1523200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1523200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1523400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a04 Expected Instruction=6a04 
# 
# UVM_INFO testbench.sv(605) @ 1523400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1523400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1523600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=21da Expected Instruction=21da 
# 
# UVM_ERROR testbench.sv(847) @ 1523600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1523800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0f55 Expected Instruction=0f55 
# 
# UVM_ERROR testbench.sv(847) @ 1523800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1524000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7506 Expected Instruction=7506 
# 
# UVM_ERROR testbench.sv(847) @ 1524000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1524200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b32b Expected Instruction=b32b 
# 
# UVM_ERROR testbench.sv(847) @ 1524200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1524400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4cd6 Expected Instruction=4cd6 
# 
# UVM_ERROR testbench.sv(847) @ 1524400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1524600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d78 Expected Instruction=2d78 
# 
# UVM_ERROR testbench.sv(847) @ 1524600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1524800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=94a5 Expected Instruction=94a5 
# 
# UVM_ERROR testbench.sv(847) @ 1524800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1525000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3b17 Expected Instruction=3b17 
# 
# UVM_ERROR testbench.sv(847) @ 1525000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1525200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3f5f Expected Instruction=3f5f 
# 
# UVM_ERROR testbench.sv(847) @ 1525200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1525400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e941 Expected Instruction=e941 
# 
# UVM_ERROR testbench.sv(847) @ 1525400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1525600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=48c6 Expected Instruction=48c6 
# 
# UVM_ERROR testbench.sv(847) @ 1525600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1525800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d566 Expected Instruction=d566 
# 
# UVM_ERROR testbench.sv(847) @ 1525800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1526000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e68e Expected Instruction=e68e 
# 
# UVM_ERROR testbench.sv(847) @ 1526000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1526200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c75 Expected Instruction=4c75 
# 
# UVM_ERROR testbench.sv(847) @ 1526200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1526400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a0b4 Expected Instruction=a0b4 
# 
# UVM_ERROR testbench.sv(847) @ 1526400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1526600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d74 Expected Instruction=7d74 
# 
# UVM_ERROR testbench.sv(847) @ 1526600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1526800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=850f Expected Instruction=850f 
# 
# UVM_ERROR testbench.sv(847) @ 1526800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1527000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f9e Expected Instruction=6f9e 
# 
# UVM_ERROR testbench.sv(847) @ 1527000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1527200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c99a Expected Instruction=c99a 
# 
# UVM_ERROR testbench.sv(847) @ 1527200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1527400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7ec4 Expected Instruction=7ec4 
# 
# UVM_ERROR testbench.sv(847) @ 1527400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1527600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=57f9 Expected Instruction=57f9 
# 
# UVM_ERROR testbench.sv(847) @ 1527600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1527800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2749 Expected Instruction=2749 
# 
# UVM_ERROR testbench.sv(847) @ 1527800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1528000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9816 Expected Instruction=9816 
# 
# UVM_INFO testbench.sv(605) @ 1528000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# in1=    0, in2=    0, reconfig=0 reg scr1 and 2=           2           6
# UVM_INFO testbench.sv(830) @ 1528000000: uvm_test_top.env.sb [MOVE_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1528200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1059 Expected Instruction=1059 
# 
# UVM_ERROR testbench.sv(847) @ 1528200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1528400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6082 Expected Instruction=6082 
# 
# UVM_ERROR testbench.sv(847) @ 1528400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1528600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=59f7 Expected Instruction=59f7 
# 
# UVM_ERROR testbench.sv(847) @ 1528600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1528800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d0e9 Expected Instruction=d0e9 
# 
# UVM_ERROR testbench.sv(847) @ 1528800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1529000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4b4e Expected Instruction=4b4e 
# 
# UVM_ERROR testbench.sv(847) @ 1529000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1529200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=05eb Expected Instruction=05eb 
# 
# UVM_ERROR testbench.sv(847) @ 1529200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1529400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=339e Expected Instruction=339e 
# 
# UVM_ERROR testbench.sv(847) @ 1529400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1529600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d24a Expected Instruction=d24a 
# 
# UVM_ERROR testbench.sv(847) @ 1529600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1529800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=188c Expected Instruction=188c 
# 
# UVM_ERROR testbench.sv(847) @ 1529800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1530000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=15d0 Expected Instruction=15d0 
# 
# UVM_ERROR testbench.sv(847) @ 1530000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1530200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9f26 Expected Instruction=9f26 
# 
# UVM_ERROR testbench.sv(847) @ 1530200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1530400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=598e Expected Instruction=598e 
# 
# UVM_ERROR testbench.sv(847) @ 1530400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1530600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5489 Expected Instruction=5489 
# 
# UVM_ERROR testbench.sv(847) @ 1530600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1530800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e6c1 Expected Instruction=e6c1 
# 
# UVM_ERROR testbench.sv(847) @ 1530800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1531000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2e18 Expected Instruction=2e18 
# 
# UVM_INFO testbench.sv(605) @ 1531000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1531000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1531200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c91 Expected Instruction=4c91 
# 
# UVM_ERROR testbench.sv(847) @ 1531200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1531400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e5a9 Expected Instruction=e5a9 
# 
# UVM_ERROR testbench.sv(847) @ 1531400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1531600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b14b Expected Instruction=b14b 
# 
# UVM_ERROR testbench.sv(847) @ 1531600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1531800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=71b0 Expected Instruction=71b0 
# 
# UVM_ERROR testbench.sv(847) @ 1531800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1532000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4e66 Expected Instruction=4e66 
# 
# UVM_ERROR testbench.sv(847) @ 1532000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1532200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e8e4 Expected Instruction=e8e4 
# 
# UVM_ERROR testbench.sv(847) @ 1532200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1532400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d99 Expected Instruction=7d99 
# 
# UVM_ERROR testbench.sv(847) @ 1532400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1532600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=245c Expected Instruction=245c 
# 
# UVM_ERROR testbench.sv(847) @ 1532600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1532800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=017c Expected Instruction=017c 
# 
# UVM_ERROR testbench.sv(847) @ 1532800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1533000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab11 Expected Instruction=ab11 
# 
# UVM_ERROR testbench.sv(847) @ 1533000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1533200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=452f Expected Instruction=452f 
# 
# UVM_ERROR testbench.sv(847) @ 1533200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1533400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1113 Expected Instruction=1113 
# 
# UVM_ERROR testbench.sv(847) @ 1533400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1533600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=22d5 Expected Instruction=22d5 
# 
# UVM_ERROR testbench.sv(847) @ 1533600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1533800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b6f5 Expected Instruction=b6f5 
# 
# UVM_ERROR testbench.sv(847) @ 1533800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1534000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c05 Expected Instruction=4c05 
# 
# UVM_INFO testbench.sv(605) @ 1534000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1534000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1534200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=96d9 Expected Instruction=96d9 
# 
# UVM_ERROR testbench.sv(847) @ 1534200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1534400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=921a Expected Instruction=921a 
# 
# UVM_INFO testbench.sv(605) @ 1534400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1534400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1534600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=399f Expected Instruction=399f 
# 
# UVM_ERROR testbench.sv(847) @ 1534600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1534800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=90fe Expected Instruction=90fe 
# 
# UVM_ERROR testbench.sv(847) @ 1534800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1535000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=60c9 Expected Instruction=60c9 
# 
# UVM_ERROR testbench.sv(847) @ 1535000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1535200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=96da Expected Instruction=96da 
# 
# UVM_ERROR testbench.sv(847) @ 1535200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1535400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=71ed Expected Instruction=71ed 
# 
# UVM_ERROR testbench.sv(847) @ 1535400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1535600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0a7b Expected Instruction=0a7b 
# 
# UVM_ERROR testbench.sv(847) @ 1535600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1535800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=adbe Expected Instruction=adbe 
# 
# UVM_ERROR testbench.sv(847) @ 1535800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1536000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6df0 Expected Instruction=6df0 
# 
# UVM_ERROR testbench.sv(847) @ 1536000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1536200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b63a Expected Instruction=b63a 
# 
# UVM_INFO testbench.sv(605) @ 1536200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1536200000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=2
# 
# UVM_INFO testbench.sv(602) @ 1536400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=10a9 Expected Instruction=10a9 
# 
# UVM_ERROR testbench.sv(847) @ 1536400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1536600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3de9 Expected Instruction=3de9 
# 
# UVM_ERROR testbench.sv(847) @ 1536600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1536800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4f14 Expected Instruction=4f14 
# 
# UVM_ERROR testbench.sv(847) @ 1536800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1537000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=673b Expected Instruction=673b 
# 
# UVM_ERROR testbench.sv(847) @ 1537000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1537200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c740 Expected Instruction=c740 
# 
# UVM_ERROR testbench.sv(847) @ 1537200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1537400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=acb5 Expected Instruction=acb5 
# 
# UVM_ERROR testbench.sv(847) @ 1537400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1537600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d131 Expected Instruction=d131 
# 
# UVM_ERROR testbench.sv(847) @ 1537600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1537800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=116b Expected Instruction=116b 
# 
# UVM_ERROR testbench.sv(847) @ 1537800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1538000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bc82 Expected Instruction=bc82 
# 
# UVM_ERROR testbench.sv(847) @ 1538000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1538200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f4c Expected Instruction=6f4c 
# 
# UVM_ERROR testbench.sv(847) @ 1538200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1538400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5bcc Expected Instruction=5bcc 
# 
# UVM_ERROR testbench.sv(847) @ 1538400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1538600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c4b Expected Instruction=0c4b 
# 
# UVM_ERROR testbench.sv(847) @ 1538600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1538800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=938b Expected Instruction=938b 
# 
# UVM_ERROR testbench.sv(847) @ 1538800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1539000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=879c Expected Instruction=879c 
# 
# UVM_ERROR testbench.sv(847) @ 1539000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1539200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2981 Expected Instruction=2981 
# 
# UVM_ERROR testbench.sv(847) @ 1539200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1539400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9fc6 Expected Instruction=9fc6 
# 
# UVM_ERROR testbench.sv(847) @ 1539400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1539600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0271 Expected Instruction=0271 
# 
# UVM_ERROR testbench.sv(847) @ 1539600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1539800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5fb6 Expected Instruction=5fb6 
# 
# UVM_ERROR testbench.sv(847) @ 1539800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1540000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6cd4 Expected Instruction=6cd4 
# 
# UVM_ERROR testbench.sv(847) @ 1540000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1540200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7975 Expected Instruction=7975 
# 
# UVM_ERROR testbench.sv(847) @ 1540200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1540400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=21dc Expected Instruction=21dc 
# 
# UVM_ERROR testbench.sv(847) @ 1540400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1540600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=48a7 Expected Instruction=48a7 
# 
# UVM_ERROR testbench.sv(847) @ 1540600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1540800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=751a Expected Instruction=751a 
# 
# UVM_ERROR testbench.sv(847) @ 1540800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1541000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c40b Expected Instruction=c40b 
# 
# UVM_INFO testbench.sv(605) @ 1541000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1541000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1541200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc7a Expected Instruction=dc7a 
# 
# UVM_ERROR testbench.sv(847) @ 1541200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1541400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=782f Expected Instruction=782f 
# 
# UVM_INFO testbench.sv(605) @ 1541400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(738) @ 1541400000: uvm_test_top.env.sb [BUFF/INV_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1541600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=05ab Expected Instruction=05ab 
# 
# UVM_ERROR testbench.sv(847) @ 1541600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1541800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ced Expected Instruction=3ced 
# 
# UVM_ERROR testbench.sv(847) @ 1541800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1542000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7b03 Expected Instruction=7b03 
# 
# UVM_ERROR testbench.sv(847) @ 1542000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1542200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ed4 Expected Instruction=4ed4 
# 
# UVM_ERROR testbench.sv(847) @ 1542200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1542400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d319 Expected Instruction=d319 
# 
# UVM_ERROR testbench.sv(847) @ 1542400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1542600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0af4 Expected Instruction=0af4 
# 
# UVM_ERROR testbench.sv(847) @ 1542600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1542800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=23f7 Expected Instruction=23f7 
# 
# UVM_ERROR testbench.sv(847) @ 1542800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1543000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8669 Expected Instruction=8669 
# 
# UVM_ERROR testbench.sv(847) @ 1543000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1543200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=66e5 Expected Instruction=66e5 
# 
# UVM_ERROR testbench.sv(847) @ 1543200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1543400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=57a8 Expected Instruction=57a8 
# 
# UVM_ERROR testbench.sv(847) @ 1543400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1543600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d53 Expected Instruction=2d53 
# 
# UVM_ERROR testbench.sv(847) @ 1543600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1543800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df12 Expected Instruction=df12 
# 
# UVM_ERROR testbench.sv(847) @ 1543800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1544000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6c09 Expected Instruction=6c09 
# 
# UVM_INFO testbench.sv(605) @ 1544000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1544000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1544200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c4b Expected Instruction=8c4b 
# 
# UVM_ERROR testbench.sv(847) @ 1544200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1544400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=32ac Expected Instruction=32ac 
# 
# UVM_ERROR testbench.sv(847) @ 1544400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1544600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=721d Expected Instruction=721d 
# 
# UVM_INFO testbench.sv(605) @ 1544600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1544600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1544800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dcb0 Expected Instruction=dcb0 
# 
# UVM_ERROR testbench.sv(847) @ 1544800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1545000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3858 Expected Instruction=3858 
# 
# UVM_ERROR testbench.sv(847) @ 1545000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1545200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e2cf Expected Instruction=e2cf 
# 
# UVM_ERROR testbench.sv(847) @ 1545200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1545400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=98b1 Expected Instruction=98b1 
# 
# UVM_ERROR testbench.sv(847) @ 1545400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1545600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c4c5 Expected Instruction=c4c5 
# 
# UVM_ERROR testbench.sv(847) @ 1545600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1545800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7926 Expected Instruction=7926 
# 
# UVM_ERROR testbench.sv(847) @ 1545800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1546000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c758 Expected Instruction=c758 
# 
# UVM_ERROR testbench.sv(847) @ 1546000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1546200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ccbc Expected Instruction=ccbc 
# 
# UVM_ERROR testbench.sv(847) @ 1546200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1546400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7fb4 Expected Instruction=7fb4 
# 
# UVM_ERROR testbench.sv(847) @ 1546400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1546600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=439a Expected Instruction=439a 
# 
# UVM_ERROR testbench.sv(847) @ 1546600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1546800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3757 Expected Instruction=3757 
# 
# UVM_ERROR testbench.sv(847) @ 1546800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1547000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5300 Expected Instruction=5300 
# 
# UVM_ERROR testbench.sv(847) @ 1547000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1547200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d6a7 Expected Instruction=d6a7 
# 
# UVM_ERROR testbench.sv(847) @ 1547200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1547400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=27b2 Expected Instruction=27b2 
# 
# UVM_ERROR testbench.sv(847) @ 1547400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1547600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e50e Expected Instruction=e50e 
# 
# UVM_ERROR testbench.sv(847) @ 1547600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1547800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e862 Expected Instruction=e862 
# 
# UVM_ERROR testbench.sv(847) @ 1547800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1548000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4386 Expected Instruction=4386 
# 
# UVM_ERROR testbench.sv(847) @ 1548000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1548200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a7e Expected Instruction=7a7e 
# 
# UVM_ERROR testbench.sv(847) @ 1548200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1548400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c369 Expected Instruction=c369 
# 
# UVM_ERROR testbench.sv(847) @ 1548400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1548600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=28dc Expected Instruction=28dc 
# 
# UVM_ERROR testbench.sv(847) @ 1548600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1548800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b5b0 Expected Instruction=b5b0 
# 
# UVM_ERROR testbench.sv(847) @ 1548800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1549000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7814 Expected Instruction=7814 
# 
# UVM_INFO testbench.sv(605) @ 1549000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(738) @ 1549000000: uvm_test_top.env.sb [BUFF/INV_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1549200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bc82 Expected Instruction=bc82 
# 
# UVM_ERROR testbench.sv(847) @ 1549200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1549400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea85 Expected Instruction=ea85 
# 
# UVM_ERROR testbench.sv(847) @ 1549400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1549600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9356 Expected Instruction=9356 
# 
# UVM_ERROR testbench.sv(847) @ 1549600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1549800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6ec3 Expected Instruction=6ec3 
# 
# UVM_ERROR testbench.sv(847) @ 1549800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1550000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=48eb Expected Instruction=48eb 
# 
# UVM_ERROR testbench.sv(847) @ 1550000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1550200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=372d Expected Instruction=372d 
# 
# UVM_ERROR testbench.sv(847) @ 1550200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1550400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=90ce Expected Instruction=90ce 
# 
# UVM_ERROR testbench.sv(847) @ 1550400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1550600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6365 Expected Instruction=6365 
# 
# UVM_ERROR testbench.sv(847) @ 1550600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1550800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a936 Expected Instruction=a936 
# 
# UVM_ERROR testbench.sv(847) @ 1550800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1551000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c7c3 Expected Instruction=c7c3 
# 
# UVM_ERROR testbench.sv(847) @ 1551000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1551200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b38c Expected Instruction=b38c 
# 
# UVM_ERROR testbench.sv(847) @ 1551200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1551400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=32de Expected Instruction=32de 
# 
# UVM_ERROR testbench.sv(847) @ 1551400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1551600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b2a Expected Instruction=6b2a 
# 
# UVM_ERROR testbench.sv(847) @ 1551600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1551800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0177 Expected Instruction=0177 
# 
# UVM_ERROR testbench.sv(847) @ 1551800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1552000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d71 Expected Instruction=0d71 
# 
# UVM_ERROR testbench.sv(847) @ 1552000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1552200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5989 Expected Instruction=5989 
# 
# UVM_ERROR testbench.sv(847) @ 1552200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1552400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3bbd Expected Instruction=3bbd 
# 
# UVM_ERROR testbench.sv(847) @ 1552400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1552600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a91 Expected Instruction=7a91 
# 
# UVM_ERROR testbench.sv(847) @ 1552600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1552800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef5f Expected Instruction=ef5f 
# 
# UVM_ERROR testbench.sv(847) @ 1552800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1553000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e663 Expected Instruction=e663 
# 
# UVM_ERROR testbench.sv(847) @ 1553000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1553200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cada Expected Instruction=cada 
# 
# UVM_ERROR testbench.sv(847) @ 1553200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1553400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=05b2 Expected Instruction=05b2 
# 
# UVM_ERROR testbench.sv(847) @ 1553400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1553600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d2f8 Expected Instruction=d2f8 
# 
# UVM_ERROR testbench.sv(847) @ 1553600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1553800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=92c3 Expected Instruction=92c3 
# 
# UVM_ERROR testbench.sv(847) @ 1553800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1554000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a49d Expected Instruction=a49d 
# 
# UVM_ERROR testbench.sv(847) @ 1554000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1554200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba01 Expected Instruction=ba01 
# 
# UVM_INFO testbench.sv(605) @ 1554200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1554200000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=1
# 
# UVM_INFO testbench.sv(602) @ 1554400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b6f1 Expected Instruction=b6f1 
# 
# UVM_ERROR testbench.sv(847) @ 1554400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1554600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0943 Expected Instruction=0943 
# 
# UVM_ERROR testbench.sv(847) @ 1554600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1554800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=92e5 Expected Instruction=92e5 
# 
# UVM_ERROR testbench.sv(847) @ 1554800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1555000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b55 Expected Instruction=9b55 
# 
# UVM_ERROR testbench.sv(847) @ 1555000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1555200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=401a Expected Instruction=401a 
# 
# UVM_INFO testbench.sv(605) @ 1555200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(680) @ 1555200000: uvm_test_top.env.sb [AND/NAND_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1555400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=08c6 Expected Instruction=08c6 
# 
# UVM_ERROR testbench.sv(847) @ 1555400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1555600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6936 Expected Instruction=6936 
# 
# UVM_ERROR testbench.sv(847) @ 1555600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1555800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d77 Expected Instruction=4d77 
# 
# UVM_ERROR testbench.sv(847) @ 1555800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1556000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d2d Expected Instruction=0d2d 
# 
# UVM_ERROR testbench.sv(847) @ 1556000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1556200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ddc Expected Instruction=3ddc 
# 
# UVM_ERROR testbench.sv(847) @ 1556200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1556400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6323 Expected Instruction=6323 
# 
# UVM_ERROR testbench.sv(847) @ 1556400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1556600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=701b Expected Instruction=701b 
# 
# UVM_INFO testbench.sv(605) @ 1556600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(734) @ 1556600000: uvm_test_top.env.sb [BUFF/INV_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1556800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=59c8 Expected Instruction=59c8 
# 
# UVM_ERROR testbench.sv(847) @ 1556800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1557000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d30b Expected Instruction=d30b 
# 
# UVM_ERROR testbench.sv(847) @ 1557000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1557200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=64d2 Expected Instruction=64d2 
# 
# UVM_ERROR testbench.sv(847) @ 1557200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1557400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=92b8 Expected Instruction=92b8 
# 
# UVM_ERROR testbench.sv(847) @ 1557400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1557600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b154 Expected Instruction=b154 
# 
# UVM_ERROR testbench.sv(847) @ 1557600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1557800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=450c Expected Instruction=450c 
# 
# UVM_ERROR testbench.sv(847) @ 1557800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1558000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c7c6 Expected Instruction=c7c6 
# 
# UVM_ERROR testbench.sv(847) @ 1558000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1558200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=938e Expected Instruction=938e 
# 
# UVM_ERROR testbench.sv(847) @ 1558200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1558400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9f17 Expected Instruction=9f17 
# 
# UVM_ERROR testbench.sv(847) @ 1558400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1558600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=74e7 Expected Instruction=74e7 
# 
# UVM_ERROR testbench.sv(847) @ 1558600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1558800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a05d Expected Instruction=a05d 
# 
# UVM_ERROR testbench.sv(847) @ 1558800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1559000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c540 Expected Instruction=c540 
# 
# UVM_ERROR testbench.sv(847) @ 1559000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1559200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c94b Expected Instruction=c94b 
# 
# UVM_ERROR testbench.sv(847) @ 1559200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1559400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a3b6 Expected Instruction=a3b6 
# 
# UVM_ERROR testbench.sv(847) @ 1559400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1559600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dfdd Expected Instruction=dfdd 
# 
# UVM_ERROR testbench.sv(847) @ 1559600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1559800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=55d4 Expected Instruction=55d4 
# 
# UVM_ERROR testbench.sv(847) @ 1559800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1560000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=477f Expected Instruction=477f 
# 
# UVM_ERROR testbench.sv(847) @ 1560000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1560200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e3f2 Expected Instruction=e3f2 
# 
# UVM_ERROR testbench.sv(847) @ 1560200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1560400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5df8 Expected Instruction=5df8 
# 
# UVM_ERROR testbench.sv(847) @ 1560400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1560600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a402 Expected Instruction=a402 
# 
# UVM_INFO testbench.sv(605) @ 1560600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1560600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1560800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc81 Expected Instruction=dc81 
# 
# UVM_ERROR testbench.sv(847) @ 1560800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1561000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=580f Expected Instruction=580f 
# 
# UVM_INFO testbench.sv(605) @ 1561000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(702) @ 1561000000: uvm_test_top.env.sb [OR/NOR_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1561200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6635 Expected Instruction=6635 
# 
# UVM_INFO testbench.sv(605) @ 1561200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1561200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1561400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=addb Expected Instruction=addb 
# 
# UVM_ERROR testbench.sv(847) @ 1561400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1561600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b356 Expected Instruction=b356 
# 
# UVM_ERROR testbench.sv(847) @ 1561600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1561800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd2c Expected Instruction=cd2c 
# 
# UVM_ERROR testbench.sv(847) @ 1561800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1562000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=23bf Expected Instruction=23bf 
# 
# UVM_ERROR testbench.sv(847) @ 1562000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1562200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bf3d Expected Instruction=bf3d 
# 
# UVM_ERROR testbench.sv(847) @ 1562200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1562400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea1b Expected Instruction=ea1b 
# 
# UVM_INFO testbench.sv(605) @ 1562400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1562400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=59931 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1562600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c7a Expected Instruction=7c7a 
# 
# UVM_ERROR testbench.sv(847) @ 1562600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1562800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b59c Expected Instruction=b59c 
# 
# UVM_ERROR testbench.sv(847) @ 1562800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1563000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4a9e Expected Instruction=4a9e 
# 
# UVM_ERROR testbench.sv(847) @ 1563000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1563200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b39b Expected Instruction=b39b 
# 
# UVM_ERROR testbench.sv(847) @ 1563200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1563400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a46 Expected Instruction=7a46 
# 
# UVM_ERROR testbench.sv(847) @ 1563400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1563600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=76b4 Expected Instruction=76b4 
# 
# UVM_ERROR testbench.sv(847) @ 1563600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1563800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0cac Expected Instruction=0cac 
# 
# UVM_ERROR testbench.sv(847) @ 1563800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1564000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c8aa Expected Instruction=c8aa 
# 
# UVM_ERROR testbench.sv(847) @ 1564000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1564200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=65e3 Expected Instruction=65e3 
# 
# UVM_ERROR testbench.sv(847) @ 1564200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1564400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e6b Expected Instruction=8e6b 
# 
# UVM_ERROR testbench.sv(847) @ 1564400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1564600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6eb4 Expected Instruction=6eb4 
# 
# UVM_ERROR testbench.sv(847) @ 1564600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1564800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=42c6 Expected Instruction=42c6 
# 
# UVM_ERROR testbench.sv(847) @ 1564800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1565000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1798 Expected Instruction=1798 
# 
# UVM_ERROR testbench.sv(847) @ 1565000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1565200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2a35 Expected Instruction=2a35 
# 
# UVM_INFO testbench.sv(605) @ 1565200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1565200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1565400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5eca Expected Instruction=5eca 
# 
# UVM_ERROR testbench.sv(847) @ 1565400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1565600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5c08 Expected Instruction=5c08 
# 
# UVM_INFO testbench.sv(605) @ 1565600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1565600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1565800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c1b Expected Instruction=0c1b 
# 
# UVM_INFO testbench.sv(605) @ 1565800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1565800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1566000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5947 Expected Instruction=5947 
# 
# UVM_ERROR testbench.sv(847) @ 1566000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1566200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4dbf Expected Instruction=4dbf 
# 
# UVM_ERROR testbench.sv(847) @ 1566200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1566400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3bbb Expected Instruction=3bbb 
# 
# UVM_ERROR testbench.sv(847) @ 1566400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1566600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c8af Expected Instruction=c8af 
# 
# UVM_ERROR testbench.sv(847) @ 1566600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1566800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f15 Expected Instruction=8f15 
# 
# UVM_ERROR testbench.sv(847) @ 1566800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1567000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a7e Expected Instruction=5a7e 
# 
# UVM_ERROR testbench.sv(847) @ 1567000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1567200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d8bb Expected Instruction=d8bb 
# 
# UVM_ERROR testbench.sv(847) @ 1567200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1567400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c00 Expected Instruction=1c00 
# 
# UVM_INFO testbench.sv(605) @ 1567400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1567400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1567600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d00 Expected Instruction=1d00 
# 
# UVM_ERROR testbench.sv(847) @ 1567600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1567800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c5ee Expected Instruction=c5ee 
# 
# UVM_ERROR testbench.sv(847) @ 1567800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1568000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7137 Expected Instruction=7137 
# 
# UVM_ERROR testbench.sv(847) @ 1568000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1568200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a96 Expected Instruction=1a96 
# 
# UVM_ERROR testbench.sv(847) @ 1568200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1568400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee61 Expected Instruction=ee61 
# 
# UVM_ERROR testbench.sv(847) @ 1568400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1568600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d360 Expected Instruction=d360 
# 
# UVM_ERROR testbench.sv(847) @ 1568600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1568800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=548a Expected Instruction=548a 
# 
# UVM_ERROR testbench.sv(847) @ 1568800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1569000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9311 Expected Instruction=9311 
# 
# UVM_ERROR testbench.sv(847) @ 1569000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1569200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5994 Expected Instruction=5994 
# 
# UVM_ERROR testbench.sv(847) @ 1569200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1569400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=93ea Expected Instruction=93ea 
# 
# UVM_ERROR testbench.sv(847) @ 1569400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1569600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=48be Expected Instruction=48be 
# 
# UVM_ERROR testbench.sv(847) @ 1569600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1569800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=807f Expected Instruction=807f 
# 
# UVM_ERROR testbench.sv(847) @ 1569800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1570000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a4c Expected Instruction=5a4c 
# 
# UVM_ERROR testbench.sv(847) @ 1570000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1570200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=39cb Expected Instruction=39cb 
# 
# UVM_ERROR testbench.sv(847) @ 1570200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1570400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=745a Expected Instruction=745a 
# 
# UVM_ERROR testbench.sv(847) @ 1570400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1570600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c0a Expected Instruction=0c0a 
# 
# UVM_INFO testbench.sv(605) @ 1570600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1570600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1570800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=000f Expected Instruction=000f 
# 
# UVM_INFO testbench.sv(605) @ 1570800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(629) @ 1570800000: uvm_test_top.env.sb [ADDITION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1571000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=918f Expected Instruction=918f 
# 
# UVM_ERROR testbench.sv(847) @ 1571000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1571200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9559 Expected Instruction=9559 
# 
# UVM_ERROR testbench.sv(847) @ 1571200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1571400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=22d1 Expected Instruction=22d1 
# 
# UVM_ERROR testbench.sv(847) @ 1571400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1571600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=73ff Expected Instruction=73ff 
# 
# UVM_ERROR testbench.sv(847) @ 1571600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1571800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e325 Expected Instruction=e325 
# 
# UVM_ERROR testbench.sv(847) @ 1571800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1572000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ac95 Expected Instruction=ac95 
# 
# UVM_ERROR testbench.sv(847) @ 1572000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1572200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5869 Expected Instruction=5869 
# 
# UVM_ERROR testbench.sv(847) @ 1572200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1572400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a9a Expected Instruction=6a9a 
# 
# UVM_ERROR testbench.sv(847) @ 1572400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1572600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=517e Expected Instruction=517e 
# 
# UVM_ERROR testbench.sv(847) @ 1572600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1572800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a8f4 Expected Instruction=a8f4 
# 
# UVM_ERROR testbench.sv(847) @ 1572800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1573000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b348 Expected Instruction=b348 
# 
# UVM_ERROR testbench.sv(847) @ 1573000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1573200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=410e Expected Instruction=410e 
# 
# UVM_ERROR testbench.sv(847) @ 1573200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1573400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a28 Expected Instruction=6a28 
# 
# UVM_INFO testbench.sv(605) @ 1573400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1573400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1573600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec92 Expected Instruction=ec92 
# 
# UVM_ERROR testbench.sv(847) @ 1573600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1573800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a613 Expected Instruction=a613 
# 
# UVM_INFO testbench.sv(605) @ 1573800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1573800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1574000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca1d Expected Instruction=ca1d 
# 
# UVM_INFO testbench.sv(605) @ 1574000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1574000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1574200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6465 Expected Instruction=6465 
# 
# UVM_ERROR testbench.sv(847) @ 1574200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1574400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1806 Expected Instruction=1806 
# 
# UVM_INFO testbench.sv(605) @ 1574400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(640) @ 1574400000: uvm_test_top.env.sb [SUBTRACTION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1574600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e00 Expected Instruction=8e00 
# 
# UVM_INFO testbench.sv(605) @ 1574600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1574600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1574800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8552 Expected Instruction=8552 
# 
# UVM_ERROR testbench.sv(847) @ 1574800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1575000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ac11 Expected Instruction=ac11 
# 
# UVM_INFO testbench.sv(605) @ 1575000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1575000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1575200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c154 Expected Instruction=c154 
# 
# UVM_ERROR testbench.sv(847) @ 1575200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1575400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3b58 Expected Instruction=3b58 
# 
# UVM_ERROR testbench.sv(847) @ 1575400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1575600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dd7d Expected Instruction=dd7d 
# 
# UVM_ERROR testbench.sv(847) @ 1575600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1575800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4143 Expected Instruction=4143 
# 
# UVM_ERROR testbench.sv(847) @ 1575800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1576000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=135d Expected Instruction=135d 
# 
# UVM_ERROR testbench.sv(847) @ 1576000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1576200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2a0a Expected Instruction=2a0a 
# 
# UVM_INFO testbench.sv(605) @ 1576200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1576200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1576400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=82d5 Expected Instruction=82d5 
# 
# UVM_ERROR testbench.sv(847) @ 1576400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1576600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b322 Expected Instruction=b322 
# 
# UVM_ERROR testbench.sv(847) @ 1576600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1576800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a72 Expected Instruction=3a72 
# 
# UVM_ERROR testbench.sv(847) @ 1576800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1577000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b061 Expected Instruction=b061 
# 
# UVM_ERROR testbench.sv(847) @ 1577000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1577200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8ae5 Expected Instruction=8ae5 
# 
# UVM_ERROR testbench.sv(847) @ 1577200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1577400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a95 Expected Instruction=7a95 
# 
# UVM_ERROR testbench.sv(847) @ 1577400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1577600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=424f Expected Instruction=424f 
# 
# UVM_ERROR testbench.sv(847) @ 1577600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1577800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a6df Expected Instruction=a6df 
# 
# UVM_ERROR testbench.sv(847) @ 1577800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1578000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c17 Expected Instruction=8c17 
# 
# UVM_INFO testbench.sv(605) @ 1578000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1578000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1578200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1aff Expected Instruction=1aff 
# 
# UVM_ERROR testbench.sv(847) @ 1578200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1578400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3812 Expected Instruction=3812 
# 
# UVM_INFO testbench.sv(605) @ 1578400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 1578400000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 1578600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d38 Expected Instruction=3d38 
# 
# UVM_ERROR testbench.sv(847) @ 1578600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1578800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2577 Expected Instruction=2577 
# 
# UVM_ERROR testbench.sv(847) @ 1578800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1579000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4adc Expected Instruction=4adc 
# 
# UVM_ERROR testbench.sv(847) @ 1579000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1579200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7157 Expected Instruction=7157 
# 
# UVM_ERROR testbench.sv(847) @ 1579200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1579400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=904f Expected Instruction=904f 
# 
# UVM_ERROR testbench.sv(847) @ 1579400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1579600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2f16 Expected Instruction=2f16 
# 
# UVM_ERROR testbench.sv(847) @ 1579600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1579800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8532 Expected Instruction=8532 
# 
# UVM_ERROR testbench.sv(847) @ 1579800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1580000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0fab Expected Instruction=0fab 
# 
# UVM_ERROR testbench.sv(847) @ 1580000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1580200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=262d Expected Instruction=262d 
# 
# UVM_INFO testbench.sv(605) @ 1580200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1580200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1580400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5540 Expected Instruction=5540 
# 
# UVM_ERROR testbench.sv(847) @ 1580400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1580600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b80d Expected Instruction=b80d 
# 
# UVM_INFO testbench.sv(605) @ 1580600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1580600000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=5
# 
# UVM_INFO testbench.sv(602) @ 1580800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=35b2 Expected Instruction=35b2 
# 
# UVM_ERROR testbench.sv(847) @ 1580800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1581000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=efae Expected Instruction=efae 
# 
# UVM_ERROR testbench.sv(847) @ 1581000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1581200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ddcb Expected Instruction=ddcb 
# 
# UVM_ERROR testbench.sv(847) @ 1581200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1581400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c8a Expected Instruction=1c8a 
# 
# UVM_ERROR testbench.sv(847) @ 1581400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1581600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8495 Expected Instruction=8495 
# 
# UVM_ERROR testbench.sv(847) @ 1581600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1581800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e5c Expected Instruction=8e5c 
# 
# UVM_ERROR testbench.sv(847) @ 1581800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1582000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2a41 Expected Instruction=2a41 
# 
# UVM_ERROR testbench.sv(847) @ 1582000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1582200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0a13 Expected Instruction=0a13 
# 
# UVM_INFO testbench.sv(605) @ 1582200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1582200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1582400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d4e7 Expected Instruction=d4e7 
# 
# UVM_ERROR testbench.sv(847) @ 1582400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1582600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=31ad Expected Instruction=31ad 
# 
# UVM_ERROR testbench.sv(847) @ 1582600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1582800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1781 Expected Instruction=1781 
# 
# UVM_ERROR testbench.sv(847) @ 1582800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1583000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c9b Expected Instruction=1c9b 
# 
# UVM_ERROR testbench.sv(847) @ 1583000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1583200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b5d2 Expected Instruction=b5d2 
# 
# UVM_ERROR testbench.sv(847) @ 1583200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1583400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2c2b Expected Instruction=2c2b 
# 
# UVM_INFO testbench.sv(605) @ 1583400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1583400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1583600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba05 Expected Instruction=ba05 
# 
# UVM_INFO testbench.sv(605) @ 1583600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1583600000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=5
# 
# UVM_INFO testbench.sv(602) @ 1583800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=caea Expected Instruction=caea 
# 
# UVM_ERROR testbench.sv(847) @ 1583800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1584000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=60f1 Expected Instruction=60f1 
# 
# UVM_ERROR testbench.sv(847) @ 1584000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1584200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d05 Expected Instruction=6d05 
# 
# UVM_ERROR testbench.sv(847) @ 1584200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1584400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9358 Expected Instruction=9358 
# 
# UVM_ERROR testbench.sv(847) @ 1584400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1584600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de1e Expected Instruction=de1e 
# 
# UVM_INFO testbench.sv(605) @ 1584600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1584600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=56862 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 1584800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3259 Expected Instruction=3259 
# 
# UVM_ERROR testbench.sv(847) @ 1584800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1585000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b2f4 Expected Instruction=b2f4 
# 
# UVM_ERROR testbench.sv(847) @ 1585000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1585200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d889 Expected Instruction=d889 
# 
# UVM_ERROR testbench.sv(847) @ 1585200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1585400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eefe Expected Instruction=eefe 
# 
# UVM_ERROR testbench.sv(847) @ 1585400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1585600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bc71 Expected Instruction=bc71 
# 
# UVM_ERROR testbench.sv(847) @ 1585600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1585800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8dee Expected Instruction=8dee 
# 
# UVM_ERROR testbench.sv(847) @ 1585800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1586000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e085 Expected Instruction=e085 
# 
# UVM_ERROR testbench.sv(847) @ 1586000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1586200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b301 Expected Instruction=b301 
# 
# UVM_ERROR testbench.sv(847) @ 1586200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1586400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e84 Expected Instruction=8e84 
# 
# UVM_ERROR testbench.sv(847) @ 1586400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1586600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=623e Expected Instruction=623e 
# 
# UVM_INFO testbench.sv(605) @ 1586600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1586600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1586800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b9f3 Expected Instruction=b9f3 
# 
# UVM_ERROR testbench.sv(847) @ 1586800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1587000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7366 Expected Instruction=7366 
# 
# UVM_ERROR testbench.sv(847) @ 1587000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1587200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=da6a Expected Instruction=da6a 
# 
# UVM_ERROR testbench.sv(847) @ 1587200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1587400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e5d8 Expected Instruction=e5d8 
# 
# UVM_ERROR testbench.sv(847) @ 1587400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1587600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5437 Expected Instruction=5437 
# 
# UVM_INFO testbench.sv(605) @ 1587600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1587600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1587800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=22cb Expected Instruction=22cb 
# 
# UVM_ERROR testbench.sv(847) @ 1587800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1588000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b35e Expected Instruction=b35e 
# 
# UVM_ERROR testbench.sv(847) @ 1588000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1588200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4be2 Expected Instruction=4be2 
# 
# UVM_ERROR testbench.sv(847) @ 1588200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1588400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=834f Expected Instruction=834f 
# 
# UVM_ERROR testbench.sv(847) @ 1588400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1588600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=10b1 Expected Instruction=10b1 
# 
# UVM_ERROR testbench.sv(847) @ 1588600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1588800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=76f9 Expected Instruction=76f9 
# 
# UVM_ERROR testbench.sv(847) @ 1588800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1589000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0f77 Expected Instruction=0f77 
# 
# UVM_ERROR testbench.sv(847) @ 1589000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1589200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=12f0 Expected Instruction=12f0 
# 
# UVM_ERROR testbench.sv(847) @ 1589200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1589400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=151f Expected Instruction=151f 
# 
# UVM_ERROR testbench.sv(847) @ 1589400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1589600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c86a Expected Instruction=c86a 
# 
# UVM_ERROR testbench.sv(847) @ 1589600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1589800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=753b Expected Instruction=753b 
# 
# UVM_ERROR testbench.sv(847) @ 1589800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1590000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=77c3 Expected Instruction=77c3 
# 
# UVM_ERROR testbench.sv(847) @ 1590000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1590200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0105 Expected Instruction=0105 
# 
# UVM_ERROR testbench.sv(847) @ 1590200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1590400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4114 Expected Instruction=4114 
# 
# UVM_ERROR testbench.sv(847) @ 1590400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1590600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=99ea Expected Instruction=99ea 
# 
# UVM_ERROR testbench.sv(847) @ 1590600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1590800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7bec Expected Instruction=7bec 
# 
# UVM_ERROR testbench.sv(847) @ 1590800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1591000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db19 Expected Instruction=db19 
# 
# UVM_ERROR testbench.sv(847) @ 1591000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1591200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9db0 Expected Instruction=9db0 
# 
# UVM_ERROR testbench.sv(847) @ 1591200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1591400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ef7 Expected Instruction=1ef7 
# 
# UVM_ERROR testbench.sv(847) @ 1591400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1591600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c4af Expected Instruction=c4af 
# 
# UVM_ERROR testbench.sv(847) @ 1591600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1591800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c840 Expected Instruction=c840 
# 
# UVM_ERROR testbench.sv(847) @ 1591800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1592000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e687 Expected Instruction=e687 
# 
# UVM_ERROR testbench.sv(847) @ 1592000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1592200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e87 Expected Instruction=8e87 
# 
# UVM_ERROR testbench.sv(847) @ 1592200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1592400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c47 Expected Instruction=4c47 
# 
# UVM_ERROR testbench.sv(847) @ 1592400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1592600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5c6e Expected Instruction=5c6e 
# 
# UVM_ERROR testbench.sv(847) @ 1592600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1592800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1449 Expected Instruction=1449 
# 
# UVM_ERROR testbench.sv(847) @ 1592800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1593000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3279 Expected Instruction=3279 
# 
# UVM_ERROR testbench.sv(847) @ 1593000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1593200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a050 Expected Instruction=a050 
# 
# UVM_ERROR testbench.sv(847) @ 1593200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1593400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c99b Expected Instruction=c99b 
# 
# UVM_ERROR testbench.sv(847) @ 1593400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1593600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0038 Expected Instruction=0038 
# 
# UVM_INFO testbench.sv(605) @ 1593600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(629) @ 1593600000: uvm_test_top.env.sb [ADDITION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1593800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5cb5 Expected Instruction=5cb5 
# 
# UVM_ERROR testbench.sv(847) @ 1593800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1594000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=794a Expected Instruction=794a 
# 
# UVM_ERROR testbench.sv(847) @ 1594000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1594200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1617 Expected Instruction=1617 
# 
# UVM_INFO testbench.sv(605) @ 1594200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1594200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1594400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a7c7 Expected Instruction=a7c7 
# 
# UVM_ERROR testbench.sv(847) @ 1594400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1594600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba5e Expected Instruction=ba5e 
# 
# UVM_ERROR testbench.sv(847) @ 1594600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1594800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b0c7 Expected Instruction=b0c7 
# 
# UVM_ERROR testbench.sv(847) @ 1594800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1595000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8976 Expected Instruction=8976 
# 
# UVM_ERROR testbench.sv(847) @ 1595000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1595200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b15 Expected Instruction=2b15 
# 
# UVM_ERROR testbench.sv(847) @ 1595200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1595400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d629 Expected Instruction=d629 
# 
# UVM_INFO testbench.sv(605) @ 1595400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1595400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=54825 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 1595600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5146 Expected Instruction=5146 
# 
# UVM_ERROR testbench.sv(847) @ 1595600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1595800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c5fd Expected Instruction=c5fd 
# 
# UVM_ERROR testbench.sv(847) @ 1595800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1596000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=73b6 Expected Instruction=73b6 
# 
# UVM_ERROR testbench.sv(847) @ 1596000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1596200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5fb9 Expected Instruction=5fb9 
# 
# UVM_ERROR testbench.sv(847) @ 1596200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1596400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dd16 Expected Instruction=dd16 
# 
# UVM_ERROR testbench.sv(847) @ 1596400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1596600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a145 Expected Instruction=a145 
# 
# UVM_ERROR testbench.sv(847) @ 1596600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1596800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8342 Expected Instruction=8342 
# 
# UVM_ERROR testbench.sv(847) @ 1596800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1597000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1351 Expected Instruction=1351 
# 
# UVM_ERROR testbench.sv(847) @ 1597000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1597200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a9a5 Expected Instruction=a9a5 
# 
# UVM_ERROR testbench.sv(847) @ 1597200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1597400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d3ae Expected Instruction=d3ae 
# 
# UVM_ERROR testbench.sv(847) @ 1597400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1597600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=11e4 Expected Instruction=11e4 
# 
# UVM_ERROR testbench.sv(847) @ 1597600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1597800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a091 Expected Instruction=a091 
# 
# UVM_ERROR testbench.sv(847) @ 1597800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1598000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e0f Expected Instruction=9e0f 
# 
# UVM_INFO testbench.sv(605) @ 1598000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1598000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1598200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a56a Expected Instruction=a56a 
# 
# UVM_ERROR testbench.sv(847) @ 1598200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1598400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0346 Expected Instruction=0346 
# 
# UVM_ERROR testbench.sv(847) @ 1598400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1598600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=926a Expected Instruction=926a 
# 
# UVM_ERROR testbench.sv(847) @ 1598600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1598800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ae7 Expected Instruction=3ae7 
# 
# UVM_ERROR testbench.sv(847) @ 1598800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1599000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6de6 Expected Instruction=6de6 
# 
# UVM_ERROR testbench.sv(847) @ 1599000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1599200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6075 Expected Instruction=6075 
# 
# UVM_ERROR testbench.sv(847) @ 1599200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1599400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0905 Expected Instruction=0905 
# 
# UVM_ERROR testbench.sv(847) @ 1599400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1599600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d79 Expected Instruction=4d79 
# 
# UVM_ERROR testbench.sv(847) @ 1599600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1599800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bbd1 Expected Instruction=bbd1 
# 
# UVM_ERROR testbench.sv(847) @ 1599800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1600000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=079d Expected Instruction=079d 
# 
# UVM_ERROR testbench.sv(847) @ 1600000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1600200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e348 Expected Instruction=e348 
# 
# UVM_ERROR testbench.sv(847) @ 1600200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1600400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=501d Expected Instruction=501d 
# 
# UVM_INFO testbench.sv(605) @ 1600400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(698) @ 1600400000: uvm_test_top.env.sb [OR/NOR_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1600600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1099 Expected Instruction=1099 
# 
# UVM_ERROR testbench.sv(847) @ 1600600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1600800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=10b5 Expected Instruction=10b5 
# 
# UVM_ERROR testbench.sv(847) @ 1600800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1601000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f96 Expected Instruction=6f96 
# 
# UVM_ERROR testbench.sv(847) @ 1601000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1601200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a13 Expected Instruction=5a13 
# 
# UVM_INFO testbench.sv(605) @ 1601200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1601200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1601400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=748c Expected Instruction=748c 
# 
# UVM_ERROR testbench.sv(847) @ 1601400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1601600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=39a8 Expected Instruction=39a8 
# 
# UVM_ERROR testbench.sv(847) @ 1601600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1601800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4a97 Expected Instruction=4a97 
# 
# UVM_ERROR testbench.sv(847) @ 1601800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1602000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e3c3 Expected Instruction=e3c3 
# 
# UVM_ERROR testbench.sv(847) @ 1602000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1602200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d8f2 Expected Instruction=d8f2 
# 
# UVM_ERROR testbench.sv(847) @ 1602200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1602400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=89d5 Expected Instruction=89d5 
# 
# UVM_ERROR testbench.sv(847) @ 1602400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1602600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=be26 Expected Instruction=be26 
# 
# UVM_INFO testbench.sv(605) @ 1602600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1602600000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=6
# 
# UVM_INFO testbench.sv(602) @ 1602800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a711 Expected Instruction=a711 
# 
# UVM_ERROR testbench.sv(847) @ 1602800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1603000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dea7 Expected Instruction=dea7 
# 
# UVM_ERROR testbench.sv(847) @ 1603000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1603200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1129 Expected Instruction=1129 
# 
# UVM_ERROR testbench.sv(847) @ 1603200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1603400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc6c Expected Instruction=cc6c 
# 
# UVM_ERROR testbench.sv(847) @ 1603400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1603600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d1e Expected Instruction=6d1e 
# 
# UVM_ERROR testbench.sv(847) @ 1603600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1603800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9495 Expected Instruction=9495 
# 
# UVM_ERROR testbench.sv(847) @ 1603800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1604000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c4c9 Expected Instruction=c4c9 
# 
# UVM_ERROR testbench.sv(847) @ 1604000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1604200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9f08 Expected Instruction=9f08 
# 
# UVM_ERROR testbench.sv(847) @ 1604200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1604400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ad17 Expected Instruction=ad17 
# 
# UVM_ERROR testbench.sv(847) @ 1604400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1604600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd01 Expected Instruction=cd01 
# 
# UVM_ERROR testbench.sv(847) @ 1604600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1604800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8648 Expected Instruction=8648 
# 
# UVM_ERROR testbench.sv(847) @ 1604800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1605000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c8e Expected Instruction=9c8e 
# 
# UVM_ERROR testbench.sv(847) @ 1605000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1605200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=76cd Expected Instruction=76cd 
# 
# UVM_ERROR testbench.sv(847) @ 1605200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1605400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=73e0 Expected Instruction=73e0 
# 
# UVM_ERROR testbench.sv(847) @ 1605400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1605600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3b60 Expected Instruction=3b60 
# 
# UVM_ERROR testbench.sv(847) @ 1605600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1605800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb02 Expected Instruction=cb02 
# 
# UVM_ERROR testbench.sv(847) @ 1605800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1606000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4a10 Expected Instruction=4a10 
# 
# UVM_INFO testbench.sv(605) @ 1606000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1606000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1606200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0e81 Expected Instruction=0e81 
# 
# UVM_ERROR testbench.sv(847) @ 1606200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1606400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e606 Expected Instruction=e606 
# 
# UVM_INFO testbench.sv(605) @ 1606400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1606400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=58886 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1606600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=69d7 Expected Instruction=69d7 
# 
# UVM_ERROR testbench.sv(847) @ 1606600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1606800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc4b Expected Instruction=cc4b 
# 
# UVM_ERROR testbench.sv(847) @ 1606800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1607000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=32f2 Expected Instruction=32f2 
# 
# UVM_ERROR testbench.sv(847) @ 1607000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1607200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b2f7 Expected Instruction=b2f7 
# 
# UVM_ERROR testbench.sv(847) @ 1607200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1607400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=440d Expected Instruction=440d 
# 
# UVM_INFO testbench.sv(605) @ 1607400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1607400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1607600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6436 Expected Instruction=6436 
# 
# UVM_INFO testbench.sv(605) @ 1607600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1607600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1607800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b128 Expected Instruction=b128 
# 
# UVM_ERROR testbench.sv(847) @ 1607800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1608000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=877e Expected Instruction=877e 
# 
# UVM_ERROR testbench.sv(847) @ 1608000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1608200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f45 Expected Instruction=8f45 
# 
# UVM_ERROR testbench.sv(847) @ 1608200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1608400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ed5 Expected Instruction=2ed5 
# 
# UVM_ERROR testbench.sv(847) @ 1608400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1608600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1934 Expected Instruction=1934 
# 
# UVM_ERROR testbench.sv(847) @ 1608600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1608800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=26d1 Expected Instruction=26d1 
# 
# UVM_ERROR testbench.sv(847) @ 1608800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1609000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=15e1 Expected Instruction=15e1 
# 
# UVM_ERROR testbench.sv(847) @ 1609000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1609200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c476 Expected Instruction=c476 
# 
# UVM_ERROR testbench.sv(847) @ 1609200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1609400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=92ca Expected Instruction=92ca 
# 
# UVM_ERROR testbench.sv(847) @ 1609400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1609600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c1a Expected Instruction=8c1a 
# 
# UVM_INFO testbench.sv(605) @ 1609600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1609600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1609800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=36bf Expected Instruction=36bf 
# 
# UVM_ERROR testbench.sv(847) @ 1609800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1610000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c49a Expected Instruction=c49a 
# 
# UVM_ERROR testbench.sv(847) @ 1610000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1610200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3896 Expected Instruction=3896 
# 
# UVM_ERROR testbench.sv(847) @ 1610200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1610400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b0a0 Expected Instruction=b0a0 
# 
# UVM_ERROR testbench.sv(847) @ 1610400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1610600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0238 Expected Instruction=0238 
# 
# UVM_INFO testbench.sv(605) @ 1610600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1610600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1610800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2c98 Expected Instruction=2c98 
# 
# UVM_ERROR testbench.sv(847) @ 1610800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1611000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e724 Expected Instruction=e724 
# 
# UVM_ERROR testbench.sv(847) @ 1611000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1611200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=050c Expected Instruction=050c 
# 
# UVM_ERROR testbench.sv(847) @ 1611200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1611400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0582 Expected Instruction=0582 
# 
# UVM_ERROR testbench.sv(847) @ 1611400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1611600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3dcd Expected Instruction=3dcd 
# 
# UVM_ERROR testbench.sv(847) @ 1611600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1611800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7341 Expected Instruction=7341 
# 
# UVM_ERROR testbench.sv(847) @ 1611800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1612000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8411 Expected Instruction=8411 
# 
# UVM_INFO testbench.sv(605) @ 1612000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1612000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1612200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d4d Expected Instruction=2d4d 
# 
# UVM_ERROR testbench.sv(847) @ 1612200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1612400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9921 Expected Instruction=9921 
# 
# UVM_ERROR testbench.sv(847) @ 1612400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1612600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=036f Expected Instruction=036f 
# 
# UVM_ERROR testbench.sv(847) @ 1612600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1612800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b5a3 Expected Instruction=b5a3 
# 
# UVM_ERROR testbench.sv(847) @ 1612800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1613000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=124b Expected Instruction=124b 
# 
# UVM_ERROR testbench.sv(847) @ 1613000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1613200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b983 Expected Instruction=b983 
# 
# UVM_ERROR testbench.sv(847) @ 1613200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1613400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5cef Expected Instruction=5cef 
# 
# UVM_ERROR testbench.sv(847) @ 1613400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1613600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=00ab Expected Instruction=00ab 
# 
# UVM_ERROR testbench.sv(847) @ 1613600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1613800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c16f Expected Instruction=c16f 
# 
# UVM_ERROR testbench.sv(847) @ 1613800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1614000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=89b9 Expected Instruction=89b9 
# 
# UVM_ERROR testbench.sv(847) @ 1614000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1614200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af80 Expected Instruction=af80 
# 
# UVM_ERROR testbench.sv(847) @ 1614200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1614400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=33e7 Expected Instruction=33e7 
# 
# UVM_ERROR testbench.sv(847) @ 1614400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1614600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=161f Expected Instruction=161f 
# 
# UVM_INFO testbench.sv(605) @ 1614600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1614600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1614800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8da9 Expected Instruction=8da9 
# 
# UVM_ERROR testbench.sv(847) @ 1614800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1615000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=260f Expected Instruction=260f 
# 
# UVM_INFO testbench.sv(605) @ 1615000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1615000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1615200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=845f Expected Instruction=845f 
# 
# UVM_ERROR testbench.sv(847) @ 1615200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1615400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d2a3 Expected Instruction=d2a3 
# 
# UVM_ERROR testbench.sv(847) @ 1615400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1615600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8745 Expected Instruction=8745 
# 
# UVM_ERROR testbench.sv(847) @ 1615600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1615800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=619d Expected Instruction=619d 
# 
# UVM_ERROR testbench.sv(847) @ 1615800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1616000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af0c Expected Instruction=af0c 
# 
# UVM_ERROR testbench.sv(847) @ 1616000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1616200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d96 Expected Instruction=3d96 
# 
# UVM_ERROR testbench.sv(847) @ 1616200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1616400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4280 Expected Instruction=4280 
# 
# UVM_ERROR testbench.sv(847) @ 1616400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1616600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=44bb Expected Instruction=44bb 
# 
# UVM_ERROR testbench.sv(847) @ 1616600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1616800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3936 Expected Instruction=3936 
# 
# UVM_ERROR testbench.sv(847) @ 1616800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1617000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=979c Expected Instruction=979c 
# 
# UVM_ERROR testbench.sv(847) @ 1617000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1617200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d8e Expected Instruction=1d8e 
# 
# UVM_ERROR testbench.sv(847) @ 1617200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1617400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b3e Expected Instruction=0b3e 
# 
# UVM_ERROR testbench.sv(847) @ 1617400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1617600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=02e9 Expected Instruction=02e9 
# 
# UVM_ERROR testbench.sv(847) @ 1617600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1617800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=575b Expected Instruction=575b 
# 
# UVM_ERROR testbench.sv(847) @ 1617800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1618000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e2d0 Expected Instruction=e2d0 
# 
# UVM_ERROR testbench.sv(847) @ 1618000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1618200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c54 Expected Instruction=7c54 
# 
# UVM_ERROR testbench.sv(847) @ 1618200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1618400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8746 Expected Instruction=8746 
# 
# UVM_ERROR testbench.sv(847) @ 1618400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1618600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=beb3 Expected Instruction=beb3 
# 
# UVM_ERROR testbench.sv(847) @ 1618600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1618800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=86cf Expected Instruction=86cf 
# 
# UVM_ERROR testbench.sv(847) @ 1618800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1619000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bfb4 Expected Instruction=bfb4 
# 
# UVM_ERROR testbench.sv(847) @ 1619000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1619200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b4c Expected Instruction=0b4c 
# 
# UVM_ERROR testbench.sv(847) @ 1619200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1619400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d654 Expected Instruction=d654 
# 
# UVM_ERROR testbench.sv(847) @ 1619400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1619600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5946 Expected Instruction=5946 
# 
# UVM_ERROR testbench.sv(847) @ 1619600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1619800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=439a Expected Instruction=439a 
# 
# UVM_ERROR testbench.sv(847) @ 1619800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1620000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2382 Expected Instruction=2382 
# 
# UVM_ERROR testbench.sv(847) @ 1620000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1620200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c594 Expected Instruction=c594 
# 
# UVM_ERROR testbench.sv(847) @ 1620200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1620400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9589 Expected Instruction=9589 
# 
# UVM_ERROR testbench.sv(847) @ 1620400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1620600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=838c Expected Instruction=838c 
# 
# UVM_ERROR testbench.sv(847) @ 1620600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1620800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=49da Expected Instruction=49da 
# 
# UVM_ERROR testbench.sv(847) @ 1620800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1621000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2fac Expected Instruction=2fac 
# 
# UVM_ERROR testbench.sv(847) @ 1621000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1621200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8d4c Expected Instruction=8d4c 
# 
# UVM_ERROR testbench.sv(847) @ 1621200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1621400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2fc8 Expected Instruction=2fc8 
# 
# UVM_ERROR testbench.sv(847) @ 1621400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1621600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=808a Expected Instruction=808a 
# 
# UVM_ERROR testbench.sv(847) @ 1621600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1621800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7fac Expected Instruction=7fac 
# 
# UVM_ERROR testbench.sv(847) @ 1621800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1622000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=030a Expected Instruction=030a 
# 
# UVM_ERROR testbench.sv(847) @ 1622000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1622200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cdd1 Expected Instruction=cdd1 
# 
# UVM_ERROR testbench.sv(847) @ 1622200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1622400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb5c Expected Instruction=cb5c 
# 
# UVM_ERROR testbench.sv(847) @ 1622400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1622600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=45ad Expected Instruction=45ad 
# 
# UVM_ERROR testbench.sv(847) @ 1622600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1622800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc61 Expected Instruction=cc61 
# 
# UVM_ERROR testbench.sv(847) @ 1622800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1623000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db55 Expected Instruction=db55 
# 
# UVM_ERROR testbench.sv(847) @ 1623000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1623200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5215 Expected Instruction=5215 
# 
# UVM_INFO testbench.sv(605) @ 1623200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1623200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1623400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a7e Expected Instruction=7a7e 
# 
# UVM_ERROR testbench.sv(847) @ 1623400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1623600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a9d0 Expected Instruction=a9d0 
# 
# UVM_ERROR testbench.sv(847) @ 1623600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1623800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7820 Expected Instruction=7820 
# 
# UVM_INFO testbench.sv(605) @ 1623800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(738) @ 1623800000: uvm_test_top.env.sb [BUFF/INV_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1624000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b87a Expected Instruction=b87a 
# 
# UVM_ERROR testbench.sv(847) @ 1624000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1624200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=62bf Expected Instruction=62bf 
# 
# UVM_ERROR testbench.sv(847) @ 1624200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1624400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8ddb Expected Instruction=8ddb 
# 
# UVM_ERROR testbench.sv(847) @ 1624400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1624600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ee2 Expected Instruction=0ee2 
# 
# UVM_ERROR testbench.sv(847) @ 1624600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1624800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3469 Expected Instruction=3469 
# 
# UVM_ERROR testbench.sv(847) @ 1624800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1625000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=13a7 Expected Instruction=13a7 
# 
# UVM_ERROR testbench.sv(847) @ 1625000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1625200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6adf Expected Instruction=6adf 
# 
# UVM_ERROR testbench.sv(847) @ 1625200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1625400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d471 Expected Instruction=d471 
# 
# UVM_ERROR testbench.sv(847) @ 1625400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1625600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=77fb Expected Instruction=77fb 
# 
# UVM_ERROR testbench.sv(847) @ 1625600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1625800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e0a1 Expected Instruction=e0a1 
# 
# UVM_ERROR testbench.sv(847) @ 1625800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1626000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=21d0 Expected Instruction=21d0 
# 
# UVM_ERROR testbench.sv(847) @ 1626000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1626200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7164 Expected Instruction=7164 
# 
# UVM_ERROR testbench.sv(847) @ 1626200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1626400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=24f5 Expected Instruction=24f5 
# 
# UVM_ERROR testbench.sv(847) @ 1626400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1626600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b137 Expected Instruction=b137 
# 
# UVM_ERROR testbench.sv(847) @ 1626600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1626800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e59 Expected Instruction=8e59 
# 
# UVM_ERROR testbench.sv(847) @ 1626800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1627000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=626c Expected Instruction=626c 
# 
# UVM_ERROR testbench.sv(847) @ 1627000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1627200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e418 Expected Instruction=e418 
# 
# UVM_INFO testbench.sv(605) @ 1627200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1627200000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=58392 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1627400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=54db Expected Instruction=54db 
# 
# UVM_ERROR testbench.sv(847) @ 1627400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1627600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d5bc Expected Instruction=d5bc 
# 
# UVM_ERROR testbench.sv(847) @ 1627600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1627800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b6ad Expected Instruction=b6ad 
# 
# UVM_ERROR testbench.sv(847) @ 1627800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1628000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e2d Expected Instruction=5e2d 
# 
# UVM_INFO testbench.sv(605) @ 1628000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1628000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1628200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e0b Expected Instruction=6e0b 
# 
# UVM_INFO testbench.sv(605) @ 1628200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1628200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1628400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d92 Expected Instruction=3d92 
# 
# UVM_ERROR testbench.sv(847) @ 1628400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1628600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=218b Expected Instruction=218b 
# 
# UVM_ERROR testbench.sv(847) @ 1628600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1628800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=79cd Expected Instruction=79cd 
# 
# UVM_ERROR testbench.sv(847) @ 1628800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1629000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4635 Expected Instruction=4635 
# 
# UVM_INFO testbench.sv(605) @ 1629000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1629000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1629200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a013 Expected Instruction=a013 
# 
# UVM_INFO testbench.sv(605) @ 1629200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(784) @ 1629200000: uvm_test_top.env.sb [LOAD_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1629400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=19a0 Expected Instruction=19a0 
# 
# UVM_ERROR testbench.sv(847) @ 1629400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1629600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9953 Expected Instruction=9953 
# 
# UVM_ERROR testbench.sv(847) @ 1629600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1629800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b194 Expected Instruction=b194 
# 
# UVM_ERROR testbench.sv(847) @ 1629800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1630000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f3e Expected Instruction=8f3e 
# 
# UVM_ERROR testbench.sv(847) @ 1630000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1630200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b6ed Expected Instruction=b6ed 
# 
# UVM_ERROR testbench.sv(847) @ 1630200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1630400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2422 Expected Instruction=2422 
# 
# UVM_INFO testbench.sv(605) @ 1630400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1630400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1630600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bfba Expected Instruction=bfba 
# 
# UVM_ERROR testbench.sv(847) @ 1630600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1630800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1fcf Expected Instruction=1fcf 
# 
# UVM_ERROR testbench.sv(847) @ 1630800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1631000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6dd6 Expected Instruction=6dd6 
# 
# UVM_ERROR testbench.sv(847) @ 1631000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1631200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=77f9 Expected Instruction=77f9 
# 
# UVM_ERROR testbench.sv(847) @ 1631200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1631400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9562 Expected Instruction=9562 
# 
# UVM_ERROR testbench.sv(847) @ 1631400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1631600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=44e8 Expected Instruction=44e8 
# 
# UVM_ERROR testbench.sv(847) @ 1631600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1631800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=00a1 Expected Instruction=00a1 
# 
# UVM_ERROR testbench.sv(847) @ 1631800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1632000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8163 Expected Instruction=8163 
# 
# UVM_ERROR testbench.sv(847) @ 1632000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1632200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d1f7 Expected Instruction=d1f7 
# 
# UVM_ERROR testbench.sv(847) @ 1632200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1632400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=56e3 Expected Instruction=56e3 
# 
# UVM_ERROR testbench.sv(847) @ 1632400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1632600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=94a5 Expected Instruction=94a5 
# 
# UVM_ERROR testbench.sv(847) @ 1632600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1632800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9033 Expected Instruction=9033 
# 
# UVM_INFO testbench.sv(605) @ 1632800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# in1=    0, in2=    0, reconfig=0 reg scr1 and 2=           6           3
# UVM_INFO testbench.sv(830) @ 1632800000: uvm_test_top.env.sb [MOVE_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1633000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=77e0 Expected Instruction=77e0 
# 
# UVM_ERROR testbench.sv(847) @ 1633000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1633200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2003 Expected Instruction=2003 
# 
# UVM_INFO testbench.sv(605) @ 1633200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(666) @ 1633200000: uvm_test_top.env.sb [DECREMENT_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1633400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3f47 Expected Instruction=3f47 
# 
# UVM_ERROR testbench.sv(847) @ 1633400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1633600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af87 Expected Instruction=af87 
# 
# UVM_ERROR testbench.sv(847) @ 1633600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1633800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=47b5 Expected Instruction=47b5 
# 
# UVM_ERROR testbench.sv(847) @ 1633800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1634000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d7d Expected Instruction=0d7d 
# 
# UVM_ERROR testbench.sv(847) @ 1634000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1634200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=88cc Expected Instruction=88cc 
# 
# UVM_ERROR testbench.sv(847) @ 1634200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1634400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7bbb Expected Instruction=7bbb 
# 
# UVM_ERROR testbench.sv(847) @ 1634400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1634600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8119 Expected Instruction=8119 
# 
# UVM_ERROR testbench.sv(847) @ 1634600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1634800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2409 Expected Instruction=2409 
# 
# UVM_INFO testbench.sv(605) @ 1634800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1634800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1635000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9fd1 Expected Instruction=9fd1 
# 
# UVM_ERROR testbench.sv(847) @ 1635000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1635200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=62a4 Expected Instruction=62a4 
# 
# UVM_ERROR testbench.sv(847) @ 1635200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1635400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d2d5 Expected Instruction=d2d5 
# 
# UVM_ERROR testbench.sv(847) @ 1635400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1635600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d2dc Expected Instruction=d2dc 
# 
# UVM_ERROR testbench.sv(847) @ 1635600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1635800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a7a5 Expected Instruction=a7a5 
# 
# UVM_ERROR testbench.sv(847) @ 1635800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1636000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5566 Expected Instruction=5566 
# 
# UVM_ERROR testbench.sv(847) @ 1636000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1636200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1db1 Expected Instruction=1db1 
# 
# UVM_ERROR testbench.sv(847) @ 1636200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1636400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6c49 Expected Instruction=6c49 
# 
# UVM_ERROR testbench.sv(847) @ 1636400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1636600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=177d Expected Instruction=177d 
# 
# UVM_ERROR testbench.sv(847) @ 1636600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1636800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=44ca Expected Instruction=44ca 
# 
# UVM_ERROR testbench.sv(847) @ 1636800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1637000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2bbd Expected Instruction=2bbd 
# 
# UVM_ERROR testbench.sv(847) @ 1637000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1637200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0a15 Expected Instruction=0a15 
# 
# UVM_INFO testbench.sv(605) @ 1637200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1637200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1637400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=610a Expected Instruction=610a 
# 
# UVM_ERROR testbench.sv(847) @ 1637400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1637600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=be4e Expected Instruction=be4e 
# 
# UVM_ERROR testbench.sv(847) @ 1637600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1637800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=05ea Expected Instruction=05ea 
# 
# UVM_ERROR testbench.sv(847) @ 1637800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1638000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=35d8 Expected Instruction=35d8 
# 
# UVM_ERROR testbench.sv(847) @ 1638000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1638200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e8d Expected Instruction=9e8d 
# 
# UVM_ERROR testbench.sv(847) @ 1638200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1638400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a0b Expected Instruction=1a0b 
# 
# UVM_INFO testbench.sv(605) @ 1638400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1638400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1638600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9bac Expected Instruction=9bac 
# 
# UVM_ERROR testbench.sv(847) @ 1638600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1638800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4e65 Expected Instruction=4e65 
# 
# UVM_ERROR testbench.sv(847) @ 1638800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1639000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=24a0 Expected Instruction=24a0 
# 
# UVM_ERROR testbench.sv(847) @ 1639000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1639200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c8bb Expected Instruction=c8bb 
# 
# UVM_ERROR testbench.sv(847) @ 1639200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1639400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb37 Expected Instruction=bb37 
# 
# UVM_ERROR testbench.sv(847) @ 1639400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1639600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e59e Expected Instruction=e59e 
# 
# UVM_ERROR testbench.sv(847) @ 1639600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1639800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2598 Expected Instruction=2598 
# 
# UVM_ERROR testbench.sv(847) @ 1639800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1640000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=125d Expected Instruction=125d 
# 
# UVM_ERROR testbench.sv(847) @ 1640000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1640200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4332 Expected Instruction=4332 
# 
# UVM_ERROR testbench.sv(847) @ 1640200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1640400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b51d Expected Instruction=b51d 
# 
# UVM_ERROR testbench.sv(847) @ 1640400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1640600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=208e Expected Instruction=208e 
# 
# UVM_ERROR testbench.sv(847) @ 1640600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1640800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a531 Expected Instruction=a531 
# 
# UVM_ERROR testbench.sv(847) @ 1640800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1641000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d76 Expected Instruction=0d76 
# 
# UVM_ERROR testbench.sv(847) @ 1641000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1641200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d9f Expected Instruction=1d9f 
# 
# UVM_ERROR testbench.sv(847) @ 1641200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1641400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=402a Expected Instruction=402a 
# 
# UVM_INFO testbench.sv(605) @ 1641400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(680) @ 1641400000: uvm_test_top.env.sb [AND/NAND_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1641600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1901 Expected Instruction=1901 
# 
# UVM_ERROR testbench.sv(847) @ 1641600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1641800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=655c Expected Instruction=655c 
# 
# UVM_ERROR testbench.sv(847) @ 1641800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1642000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1bf4 Expected Instruction=1bf4 
# 
# UVM_ERROR testbench.sv(847) @ 1642000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1642200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a8f9 Expected Instruction=a8f9 
# 
# UVM_ERROR testbench.sv(847) @ 1642200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1642400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3f4b Expected Instruction=3f4b 
# 
# UVM_ERROR testbench.sv(847) @ 1642400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1642600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=83d8 Expected Instruction=83d8 
# 
# UVM_ERROR testbench.sv(847) @ 1642600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1642800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=25a4 Expected Instruction=25a4 
# 
# UVM_ERROR testbench.sv(847) @ 1642800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1643000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=be67 Expected Instruction=be67 
# 
# UVM_ERROR testbench.sv(847) @ 1643000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1643200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dd6b Expected Instruction=dd6b 
# 
# UVM_ERROR testbench.sv(847) @ 1643200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1643400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7022 Expected Instruction=7022 
# 
# UVM_INFO testbench.sv(605) @ 1643400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(734) @ 1643400000: uvm_test_top.env.sb [BUFF/INV_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1643600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=74d5 Expected Instruction=74d5 
# 
# UVM_ERROR testbench.sv(847) @ 1643600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1643800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=52ee Expected Instruction=52ee 
# 
# UVM_ERROR testbench.sv(847) @ 1643800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1644000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=50f7 Expected Instruction=50f7 
# 
# UVM_ERROR testbench.sv(847) @ 1644000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1644200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=76f5 Expected Instruction=76f5 
# 
# UVM_ERROR testbench.sv(847) @ 1644200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1644400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba23 Expected Instruction=ba23 
# 
# UVM_INFO testbench.sv(605) @ 1644400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1644400000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=3
# 
# UVM_INFO testbench.sv(602) @ 1644600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8fed Expected Instruction=8fed 
# 
# UVM_ERROR testbench.sv(847) @ 1644600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1644800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b82b Expected Instruction=b82b 
# 
# UVM_INFO testbench.sv(605) @ 1644800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1644800000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=3
# 
# UVM_INFO testbench.sv(602) @ 1645000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e74 Expected Instruction=1e74 
# 
# UVM_ERROR testbench.sv(847) @ 1645000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1645200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=84ce Expected Instruction=84ce 
# 
# UVM_ERROR testbench.sv(847) @ 1645200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1645400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c17 Expected Instruction=4c17 
# 
# UVM_INFO testbench.sv(605) @ 1645400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1645400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1645600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d169 Expected Instruction=d169 
# 
# UVM_ERROR testbench.sv(847) @ 1645600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1645800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=047a Expected Instruction=047a 
# 
# UVM_ERROR testbench.sv(847) @ 1645800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1646000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4060 Expected Instruction=4060 
# 
# UVM_ERROR testbench.sv(847) @ 1646000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1646200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8cac Expected Instruction=8cac 
# 
# UVM_ERROR testbench.sv(847) @ 1646200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1646400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d0c Expected Instruction=7d0c 
# 
# UVM_ERROR testbench.sv(847) @ 1646400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1646600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7459 Expected Instruction=7459 
# 
# UVM_ERROR testbench.sv(847) @ 1646600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1646800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5b0a Expected Instruction=5b0a 
# 
# UVM_ERROR testbench.sv(847) @ 1646800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1647000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=646c Expected Instruction=646c 
# 
# UVM_ERROR testbench.sv(847) @ 1647000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1647200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=09f3 Expected Instruction=09f3 
# 
# UVM_ERROR testbench.sv(847) @ 1647200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1647400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=82eb Expected Instruction=82eb 
# 
# UVM_ERROR testbench.sv(847) @ 1647400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1647600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=420c Expected Instruction=420c 
# 
# UVM_INFO testbench.sv(605) @ 1647600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1647600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1647800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2276 Expected Instruction=2276 
# 
# UVM_ERROR testbench.sv(847) @ 1647800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1648000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dedd Expected Instruction=dedd 
# 
# UVM_ERROR testbench.sv(847) @ 1648000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1648200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b345 Expected Instruction=b345 
# 
# UVM_ERROR testbench.sv(847) @ 1648200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1648400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f4b Expected Instruction=5f4b 
# 
# UVM_ERROR testbench.sv(847) @ 1648400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1648600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=65d5 Expected Instruction=65d5 
# 
# UVM_ERROR testbench.sv(847) @ 1648600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1648800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b51a Expected Instruction=b51a 
# 
# UVM_ERROR testbench.sv(847) @ 1648800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1649000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4b9d Expected Instruction=4b9d 
# 
# UVM_ERROR testbench.sv(847) @ 1649000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1649200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=76f9 Expected Instruction=76f9 
# 
# UVM_ERROR testbench.sv(847) @ 1649200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1649400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f4d Expected Instruction=5f4d 
# 
# UVM_ERROR testbench.sv(847) @ 1649400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1649600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e47e Expected Instruction=e47e 
# 
# UVM_ERROR testbench.sv(847) @ 1649600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1649800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8d7c Expected Instruction=8d7c 
# 
# UVM_ERROR testbench.sv(847) @ 1649800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1650000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=72a7 Expected Instruction=72a7 
# 
# UVM_ERROR testbench.sv(847) @ 1650000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1650200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bc85 Expected Instruction=bc85 
# 
# UVM_ERROR testbench.sv(847) @ 1650200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1650400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=880e Expected Instruction=880e 
# 
# UVM_INFO testbench.sv(605) @ 1650400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1650400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=0 
# 
# UVM_INFO testbench.sv(602) @ 1650600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8138 Expected Instruction=8138 
# 
# UVM_ERROR testbench.sv(847) @ 1650600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1650800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7fbe Expected Instruction=7fbe 
# 
# UVM_ERROR testbench.sv(847) @ 1650800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1651000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d01 Expected Instruction=7d01 
# 
# UVM_ERROR testbench.sv(847) @ 1651000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1651200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d743 Expected Instruction=d743 
# 
# UVM_ERROR testbench.sv(847) @ 1651200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1651400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a970 Expected Instruction=a970 
# 
# UVM_ERROR testbench.sv(847) @ 1651400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1651600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e240 Expected Instruction=e240 
# 
# UVM_ERROR testbench.sv(847) @ 1651600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1651800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=26d9 Expected Instruction=26d9 
# 
# UVM_ERROR testbench.sv(847) @ 1651800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1652000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e52b Expected Instruction=e52b 
# 
# UVM_ERROR testbench.sv(847) @ 1652000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1652200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5709 Expected Instruction=5709 
# 
# UVM_ERROR testbench.sv(847) @ 1652200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1652400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ddb1 Expected Instruction=ddb1 
# 
# UVM_ERROR testbench.sv(847) @ 1652400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1652600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0e2e Expected Instruction=0e2e 
# 
# UVM_INFO testbench.sv(605) @ 1652600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1652600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1652800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3176 Expected Instruction=3176 
# 
# UVM_ERROR testbench.sv(847) @ 1652800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1653000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a4bf Expected Instruction=a4bf 
# 
# UVM_ERROR testbench.sv(847) @ 1653000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1653200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca4c Expected Instruction=ca4c 
# 
# UVM_ERROR testbench.sv(847) @ 1653200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1653400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=475e Expected Instruction=475e 
# 
# UVM_ERROR testbench.sv(847) @ 1653400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1653600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=07e9 Expected Instruction=07e9 
# 
# UVM_ERROR testbench.sv(847) @ 1653600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1653800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1fc4 Expected Instruction=1fc4 
# 
# UVM_ERROR testbench.sv(847) @ 1653800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1654000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6ce4 Expected Instruction=6ce4 
# 
# UVM_ERROR testbench.sv(847) @ 1654000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1654200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=85cd Expected Instruction=85cd 
# 
# UVM_ERROR testbench.sv(847) @ 1654200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1654400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd33 Expected Instruction=bd33 
# 
# UVM_ERROR testbench.sv(847) @ 1654400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1654600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4141 Expected Instruction=4141 
# 
# UVM_ERROR testbench.sv(847) @ 1654600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1654800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab1e Expected Instruction=ab1e 
# 
# UVM_ERROR testbench.sv(847) @ 1654800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1655000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=52fe Expected Instruction=52fe 
# 
# UVM_ERROR testbench.sv(847) @ 1655000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1655200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3cf2 Expected Instruction=3cf2 
# 
# UVM_ERROR testbench.sv(847) @ 1655200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1655400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6c43 Expected Instruction=6c43 
# 
# UVM_ERROR testbench.sv(847) @ 1655400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1655600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a5c3 Expected Instruction=a5c3 
# 
# UVM_ERROR testbench.sv(847) @ 1655600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1655800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=972d Expected Instruction=972d 
# 
# UVM_ERROR testbench.sv(847) @ 1655800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1656000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba50 Expected Instruction=ba50 
# 
# UVM_ERROR testbench.sv(847) @ 1656000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1656200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d385 Expected Instruction=d385 
# 
# UVM_ERROR testbench.sv(847) @ 1656200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1656400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=90be Expected Instruction=90be 
# 
# UVM_ERROR testbench.sv(847) @ 1656400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1656600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=85df Expected Instruction=85df 
# 
# UVM_ERROR testbench.sv(847) @ 1656600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1656800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a78 Expected Instruction=5a78 
# 
# UVM_ERROR testbench.sv(847) @ 1656800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1657000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9488 Expected Instruction=9488 
# 
# UVM_ERROR testbench.sv(847) @ 1657000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1657200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aed6 Expected Instruction=aed6 
# 
# UVM_ERROR testbench.sv(847) @ 1657200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1657400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9f8a Expected Instruction=9f8a 
# 
# UVM_ERROR testbench.sv(847) @ 1657400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1657600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0f3e Expected Instruction=0f3e 
# 
# UVM_ERROR testbench.sv(847) @ 1657600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1657800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4995 Expected Instruction=4995 
# 
# UVM_ERROR testbench.sv(847) @ 1657800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1658000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=785e Expected Instruction=785e 
# 
# UVM_ERROR testbench.sv(847) @ 1658000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1658200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c81 Expected Instruction=4c81 
# 
# UVM_ERROR testbench.sv(847) @ 1658200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1658400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=be66 Expected Instruction=be66 
# 
# UVM_ERROR testbench.sv(847) @ 1658400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1658600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5ae1 Expected Instruction=5ae1 
# 
# UVM_ERROR testbench.sv(847) @ 1658600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1658800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb57 Expected Instruction=eb57 
# 
# UVM_ERROR testbench.sv(847) @ 1658800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1659000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8d74 Expected Instruction=8d74 
# 
# UVM_ERROR testbench.sv(847) @ 1659000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1659200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4501 Expected Instruction=4501 
# 
# UVM_ERROR testbench.sv(847) @ 1659200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1659400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=43f4 Expected Instruction=43f4 
# 
# UVM_ERROR testbench.sv(847) @ 1659400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1659600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e8aa Expected Instruction=e8aa 
# 
# UVM_ERROR testbench.sv(847) @ 1659600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1659800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e3e5 Expected Instruction=e3e5 
# 
# UVM_ERROR testbench.sv(847) @ 1659800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1660000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4354 Expected Instruction=4354 
# 
# UVM_ERROR testbench.sv(847) @ 1660000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1660200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4b55 Expected Instruction=4b55 
# 
# UVM_ERROR testbench.sv(847) @ 1660200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1660400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e58a Expected Instruction=e58a 
# 
# UVM_ERROR testbench.sv(847) @ 1660400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1660600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2207 Expected Instruction=2207 
# 
# UVM_INFO testbench.sv(605) @ 1660600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1660600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1660800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d972 Expected Instruction=d972 
# 
# UVM_ERROR testbench.sv(847) @ 1660800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1661000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4197 Expected Instruction=4197 
# 
# UVM_ERROR testbench.sv(847) @ 1661000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1661200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=91aa Expected Instruction=91aa 
# 
# UVM_ERROR testbench.sv(847) @ 1661200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1661400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=13fb Expected Instruction=13fb 
# 
# UVM_ERROR testbench.sv(847) @ 1661400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1661600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2806 Expected Instruction=2806 
# 
# UVM_INFO testbench.sv(605) @ 1661600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(666) @ 1661600000: uvm_test_top.env.sb [DECREMENT_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1661800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2fd1 Expected Instruction=2fd1 
# 
# UVM_ERROR testbench.sv(847) @ 1661800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1662000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2e9c Expected Instruction=2e9c 
# 
# UVM_ERROR testbench.sv(847) @ 1662000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1662200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=07c8 Expected Instruction=07c8 
# 
# UVM_ERROR testbench.sv(847) @ 1662200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1662400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=68ee Expected Instruction=68ee 
# 
# UVM_ERROR testbench.sv(847) @ 1662400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1662600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec9d Expected Instruction=ec9d 
# 
# UVM_ERROR testbench.sv(847) @ 1662600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1662800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c8e7 Expected Instruction=c8e7 
# 
# UVM_ERROR testbench.sv(847) @ 1662800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1663000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6234 Expected Instruction=6234 
# 
# UVM_INFO testbench.sv(605) @ 1663000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1663000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1663200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa68 Expected Instruction=aa68 
# 
# UVM_ERROR testbench.sv(847) @ 1663200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1663400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca4d Expected Instruction=ca4d 
# 
# UVM_ERROR testbench.sv(847) @ 1663400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1663600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d3c Expected Instruction=6d3c 
# 
# UVM_ERROR testbench.sv(847) @ 1663600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1663800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=77ea Expected Instruction=77ea 
# 
# UVM_ERROR testbench.sv(847) @ 1663800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1664000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=325a Expected Instruction=325a 
# 
# UVM_ERROR testbench.sv(847) @ 1664000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1664200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8960 Expected Instruction=8960 
# 
# UVM_ERROR testbench.sv(847) @ 1664200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1664400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e8a Expected Instruction=8e8a 
# 
# UVM_ERROR testbench.sv(847) @ 1664400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1664600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a2f Expected Instruction=3a2f 
# 
# UVM_INFO testbench.sv(605) @ 1664600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1664600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1664800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=43c1 Expected Instruction=43c1 
# 
# UVM_ERROR testbench.sv(847) @ 1664800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1665000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5625 Expected Instruction=5625 
# 
# UVM_INFO testbench.sv(605) @ 1665000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1665000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1665200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d11f Expected Instruction=d11f 
# 
# UVM_ERROR testbench.sv(847) @ 1665200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1665400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7015 Expected Instruction=7015 
# 
# UVM_INFO testbench.sv(605) @ 1665400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(734) @ 1665400000: uvm_test_top.env.sb [BUFF/INV_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1665600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eed6 Expected Instruction=eed6 
# 
# UVM_ERROR testbench.sv(847) @ 1665600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1665800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3178 Expected Instruction=3178 
# 
# UVM_ERROR testbench.sv(847) @ 1665800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1666000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ede5 Expected Instruction=ede5 
# 
# UVM_ERROR testbench.sv(847) @ 1666000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1666200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7f45 Expected Instruction=7f45 
# 
# UVM_ERROR testbench.sv(847) @ 1666200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1666400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1f8d Expected Instruction=1f8d 
# 
# UVM_ERROR testbench.sv(847) @ 1666400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1666600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c503 Expected Instruction=c503 
# 
# UVM_ERROR testbench.sv(847) @ 1666600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1666800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f74 Expected Instruction=6f74 
# 
# UVM_ERROR testbench.sv(847) @ 1666800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1667000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3e74 Expected Instruction=3e74 
# 
# UVM_ERROR testbench.sv(847) @ 1667000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1667200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=47fd Expected Instruction=47fd 
# 
# UVM_ERROR testbench.sv(847) @ 1667200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1667400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e495 Expected Instruction=e495 
# 
# UVM_ERROR testbench.sv(847) @ 1667400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1667600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2998 Expected Instruction=2998 
# 
# UVM_ERROR testbench.sv(847) @ 1667600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1667800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa71 Expected Instruction=aa71 
# 
# UVM_ERROR testbench.sv(847) @ 1667800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1668000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=95e9 Expected Instruction=95e9 
# 
# UVM_ERROR testbench.sv(847) @ 1668000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1668200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb47 Expected Instruction=bb47 
# 
# UVM_ERROR testbench.sv(847) @ 1668200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1668400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa4d Expected Instruction=aa4d 
# 
# UVM_ERROR testbench.sv(847) @ 1668400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1668600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b064 Expected Instruction=b064 
# 
# UVM_ERROR testbench.sv(847) @ 1668600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1668800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5689 Expected Instruction=5689 
# 
# UVM_ERROR testbench.sv(847) @ 1668800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1669000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c9a2 Expected Instruction=c9a2 
# 
# UVM_ERROR testbench.sv(847) @ 1669000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1669200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb39 Expected Instruction=bb39 
# 
# UVM_ERROR testbench.sv(847) @ 1669200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1669400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b93b Expected Instruction=b93b 
# 
# UVM_ERROR testbench.sv(847) @ 1669400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1669600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e8c3 Expected Instruction=e8c3 
# 
# UVM_ERROR testbench.sv(847) @ 1669600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1669800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9115 Expected Instruction=9115 
# 
# UVM_ERROR testbench.sv(847) @ 1669800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1670000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7778 Expected Instruction=7778 
# 
# UVM_ERROR testbench.sv(847) @ 1670000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1670200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dd39 Expected Instruction=dd39 
# 
# UVM_ERROR testbench.sv(847) @ 1670200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1670400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=47a7 Expected Instruction=47a7 
# 
# UVM_ERROR testbench.sv(847) @ 1670400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1670600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8d07 Expected Instruction=8d07 
# 
# UVM_ERROR testbench.sv(847) @ 1670600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1670800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9847 Expected Instruction=9847 
# 
# UVM_ERROR testbench.sv(847) @ 1670800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1671000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6659 Expected Instruction=6659 
# 
# UVM_ERROR testbench.sv(847) @ 1671000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1671200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db2b Expected Instruction=db2b 
# 
# UVM_ERROR testbench.sv(847) @ 1671200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1671400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e967 Expected Instruction=e967 
# 
# UVM_ERROR testbench.sv(847) @ 1671400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1671600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=791d Expected Instruction=791d 
# 
# UVM_ERROR testbench.sv(847) @ 1671600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1671800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c6a3 Expected Instruction=c6a3 
# 
# UVM_ERROR testbench.sv(847) @ 1671800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1672000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=574c Expected Instruction=574c 
# 
# UVM_ERROR testbench.sv(847) @ 1672000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1672200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb47 Expected Instruction=eb47 
# 
# UVM_ERROR testbench.sv(847) @ 1672200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1672400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4781 Expected Instruction=4781 
# 
# UVM_ERROR testbench.sv(847) @ 1672400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1672600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ab5 Expected Instruction=0ab5 
# 
# UVM_ERROR testbench.sv(847) @ 1672600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1672800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a578 Expected Instruction=a578 
# 
# UVM_ERROR testbench.sv(847) @ 1672800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1673000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0255 Expected Instruction=0255 
# 
# UVM_ERROR testbench.sv(847) @ 1673000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1673200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c664 Expected Instruction=c664 
# 
# UVM_ERROR testbench.sv(847) @ 1673200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1673400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cbd5 Expected Instruction=cbd5 
# 
# UVM_ERROR testbench.sv(847) @ 1673400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1673600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=10d0 Expected Instruction=10d0 
# 
# UVM_ERROR testbench.sv(847) @ 1673600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1673800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b894 Expected Instruction=b894 
# 
# UVM_ERROR testbench.sv(847) @ 1673800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1674000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6427 Expected Instruction=6427 
# 
# UVM_INFO testbench.sv(605) @ 1674000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1674000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1674200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1047 Expected Instruction=1047 
# 
# UVM_ERROR testbench.sv(847) @ 1674200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1674400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c91 Expected Instruction=0c91 
# 
# UVM_ERROR testbench.sv(847) @ 1674400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1674600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=75ce Expected Instruction=75ce 
# 
# UVM_ERROR testbench.sv(847) @ 1674600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1674800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d9f Expected Instruction=7d9f 
# 
# UVM_ERROR testbench.sv(847) @ 1674800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1675000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=83ab Expected Instruction=83ab 
# 
# UVM_ERROR testbench.sv(847) @ 1675000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1675200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e151 Expected Instruction=e151 
# 
# UVM_ERROR testbench.sv(847) @ 1675200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1675400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ab9 Expected Instruction=2ab9 
# 
# UVM_ERROR testbench.sv(847) @ 1675400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1675600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c24 Expected Instruction=7c24 
# 
# UVM_INFO testbench.sv(605) @ 1675600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1675600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1675800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6dee Expected Instruction=6dee 
# 
# UVM_ERROR testbench.sv(847) @ 1675800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1676000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c11b Expected Instruction=c11b 
# 
# UVM_ERROR testbench.sv(847) @ 1676000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1676200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7fa0 Expected Instruction=7fa0 
# 
# UVM_ERROR testbench.sv(847) @ 1676200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1676400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c1ed Expected Instruction=c1ed 
# 
# UVM_ERROR testbench.sv(847) @ 1676400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1676600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd72 Expected Instruction=bd72 
# 
# UVM_ERROR testbench.sv(847) @ 1676600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1676800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2c26 Expected Instruction=2c26 
# 
# UVM_INFO testbench.sv(605) @ 1676800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1676800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1677000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=70f7 Expected Instruction=70f7 
# 
# UVM_ERROR testbench.sv(847) @ 1677000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1677200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0f6c Expected Instruction=0f6c 
# 
# UVM_ERROR testbench.sv(847) @ 1677200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1677400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=014e Expected Instruction=014e 
# 
# UVM_ERROR testbench.sv(847) @ 1677400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1677600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af01 Expected Instruction=af01 
# 
# UVM_ERROR testbench.sv(847) @ 1677600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1677800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b301 Expected Instruction=b301 
# 
# UVM_ERROR testbench.sv(847) @ 1677800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1678000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ad4a Expected Instruction=ad4a 
# 
# UVM_ERROR testbench.sv(847) @ 1678000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1678200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d46 Expected Instruction=3d46 
# 
# UVM_ERROR testbench.sv(847) @ 1678200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1678400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c66b Expected Instruction=c66b 
# 
# UVM_ERROR testbench.sv(847) @ 1678400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1678600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba26 Expected Instruction=ba26 
# 
# UVM_INFO testbench.sv(605) @ 1678600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1678600000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=6
# 
# UVM_INFO testbench.sv(602) @ 1678800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e918 Expected Instruction=e918 
# 
# UVM_ERROR testbench.sv(847) @ 1678800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1679000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7f84 Expected Instruction=7f84 
# 
# UVM_ERROR testbench.sv(847) @ 1679000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1679200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dcce Expected Instruction=dcce 
# 
# UVM_ERROR testbench.sv(847) @ 1679200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1679400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9469 Expected Instruction=9469 
# 
# UVM_ERROR testbench.sv(847) @ 1679400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1679600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=59b4 Expected Instruction=59b4 
# 
# UVM_ERROR testbench.sv(847) @ 1679600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1679800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4491 Expected Instruction=4491 
# 
# UVM_ERROR testbench.sv(847) @ 1679800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1680000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5569 Expected Instruction=5569 
# 
# UVM_ERROR testbench.sv(847) @ 1680000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1680200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8903 Expected Instruction=8903 
# 
# UVM_ERROR testbench.sv(847) @ 1680200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1680400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae99 Expected Instruction=ae99 
# 
# UVM_ERROR testbench.sv(847) @ 1680400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1680600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=29bb Expected Instruction=29bb 
# 
# UVM_ERROR testbench.sv(847) @ 1680600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1680800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e9c5 Expected Instruction=e9c5 
# 
# UVM_ERROR testbench.sv(847) @ 1680800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1681000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=30f3 Expected Instruction=30f3 
# 
# UVM_ERROR testbench.sv(847) @ 1681000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1681200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a61e Expected Instruction=a61e 
# 
# UVM_INFO testbench.sv(605) @ 1681200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1681200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1681400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca74 Expected Instruction=ca74 
# 
# UVM_ERROR testbench.sv(847) @ 1681400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1681600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e490 Expected Instruction=e490 
# 
# UVM_ERROR testbench.sv(847) @ 1681600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1681800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0f99 Expected Instruction=0f99 
# 
# UVM_ERROR testbench.sv(847) @ 1681800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1682000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=97c6 Expected Instruction=97c6 
# 
# UVM_ERROR testbench.sv(847) @ 1682000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1682200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6763 Expected Instruction=6763 
# 
# UVM_ERROR testbench.sv(847) @ 1682200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1682400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=162f Expected Instruction=162f 
# 
# UVM_INFO testbench.sv(605) @ 1682400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1682400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1682600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=396c Expected Instruction=396c 
# 
# UVM_ERROR testbench.sv(847) @ 1682600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1682800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d07 Expected Instruction=3d07 
# 
# UVM_ERROR testbench.sv(847) @ 1682800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1683000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=823b Expected Instruction=823b 
# 
# UVM_INFO testbench.sv(605) @ 1683000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1683000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1683200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1658 Expected Instruction=1658 
# 
# UVM_ERROR testbench.sv(847) @ 1683200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1683400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a81a Expected Instruction=a81a 
# 
# UVM_INFO testbench.sv(605) @ 1683400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(784) @ 1683400000: uvm_test_top.env.sb [LOAD_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1683600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9d43 Expected Instruction=9d43 
# 
# UVM_ERROR testbench.sv(847) @ 1683600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1683800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=494b Expected Instruction=494b 
# 
# UVM_ERROR testbench.sv(847) @ 1683800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1684000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=51c6 Expected Instruction=51c6 
# 
# UVM_ERROR testbench.sv(847) @ 1684000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1684200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c82b Expected Instruction=c82b 
# 
# UVM_INFO testbench.sv(605) @ 1684200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(752) @ 1684200000: uvm_test_top.env.sb [SHIFT_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1684400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e909 Expected Instruction=e909 
# 
# UVM_ERROR testbench.sv(847) @ 1684400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1684600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4885 Expected Instruction=4885 
# 
# UVM_ERROR testbench.sv(847) @ 1684600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1684800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ea8 Expected Instruction=3ea8 
# 
# UVM_ERROR testbench.sv(847) @ 1684800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1685000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=55e0 Expected Instruction=55e0 
# 
# UVM_ERROR testbench.sv(847) @ 1685000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1685200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a750 Expected Instruction=a750 
# 
# UVM_ERROR testbench.sv(847) @ 1685200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1685400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1649 Expected Instruction=1649 
# 
# UVM_ERROR testbench.sv(847) @ 1685400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1685600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b146 Expected Instruction=b146 
# 
# UVM_ERROR testbench.sv(847) @ 1685600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1685800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=095d Expected Instruction=095d 
# 
# UVM_ERROR testbench.sv(847) @ 1685800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1686000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e84d Expected Instruction=e84d 
# 
# UVM_ERROR testbench.sv(847) @ 1686000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1686200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=64f1 Expected Instruction=64f1 
# 
# UVM_ERROR testbench.sv(847) @ 1686200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1686400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b9b7 Expected Instruction=b9b7 
# 
# UVM_ERROR testbench.sv(847) @ 1686400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1686600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2458 Expected Instruction=2458 
# 
# UVM_ERROR testbench.sv(847) @ 1686600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1686800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e3f Expected Instruction=6e3f 
# 
# UVM_INFO testbench.sv(605) @ 1686800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1686800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1687000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2572 Expected Instruction=2572 
# 
# UVM_ERROR testbench.sv(847) @ 1687000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1687200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3391 Expected Instruction=3391 
# 
# UVM_ERROR testbench.sv(847) @ 1687200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1687400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=375c Expected Instruction=375c 
# 
# UVM_ERROR testbench.sv(847) @ 1687400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1687600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=64a6 Expected Instruction=64a6 
# 
# UVM_ERROR testbench.sv(847) @ 1687600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1687800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=30fc Expected Instruction=30fc 
# 
# UVM_ERROR testbench.sv(847) @ 1687800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1688000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3617 Expected Instruction=3617 
# 
# UVM_INFO testbench.sv(605) @ 1688000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1688000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1688200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=09ac Expected Instruction=09ac 
# 
# UVM_ERROR testbench.sv(847) @ 1688200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1688400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=76fb Expected Instruction=76fb 
# 
# UVM_ERROR testbench.sv(847) @ 1688400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1688600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2346 Expected Instruction=2346 
# 
# UVM_ERROR testbench.sv(847) @ 1688600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1688800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6bed Expected Instruction=6bed 
# 
# UVM_ERROR testbench.sv(847) @ 1688800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1689000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae0f Expected Instruction=ae0f 
# 
# UVM_INFO testbench.sv(605) @ 1689000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1689000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1689200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7ea1 Expected Instruction=7ea1 
# 
# UVM_ERROR testbench.sv(847) @ 1689200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1689400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c30b Expected Instruction=c30b 
# 
# UVM_ERROR testbench.sv(847) @ 1689400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1689600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=163f Expected Instruction=163f 
# 
# UVM_INFO testbench.sv(605) @ 1689600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1689600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1689800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=10f4 Expected Instruction=10f4 
# 
# UVM_ERROR testbench.sv(847) @ 1689800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1690000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=26ce Expected Instruction=26ce 
# 
# UVM_ERROR testbench.sv(847) @ 1690000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1690200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0cec Expected Instruction=0cec 
# 
# UVM_ERROR testbench.sv(847) @ 1690200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1690400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4e36 Expected Instruction=4e36 
# 
# UVM_INFO testbench.sv(605) @ 1690400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1690400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1690600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a232 Expected Instruction=a232 
# 
# UVM_INFO testbench.sv(605) @ 1690600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1690600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1690800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=716b Expected Instruction=716b 
# 
# UVM_ERROR testbench.sv(847) @ 1690800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1691000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc71 Expected Instruction=cc71 
# 
# UVM_ERROR testbench.sv(847) @ 1691000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1691200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d735 Expected Instruction=d735 
# 
# UVM_ERROR testbench.sv(847) @ 1691200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1691400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5219 Expected Instruction=5219 
# 
# UVM_INFO testbench.sv(605) @ 1691400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1691400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1691600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9195 Expected Instruction=9195 
# 
# UVM_ERROR testbench.sv(847) @ 1691600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1691800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dbd6 Expected Instruction=dbd6 
# 
# UVM_ERROR testbench.sv(847) @ 1691800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1692000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e3be Expected Instruction=e3be 
# 
# UVM_ERROR testbench.sv(847) @ 1692000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1692200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e9b7 Expected Instruction=e9b7 
# 
# UVM_ERROR testbench.sv(847) @ 1692200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1692400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=401a Expected Instruction=401a 
# 
# UVM_INFO testbench.sv(605) @ 1692400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(680) @ 1692400000: uvm_test_top.env.sb [AND/NAND_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1692600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d1d6 Expected Instruction=d1d6 
# 
# UVM_ERROR testbench.sv(847) @ 1692600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1692800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=55e0 Expected Instruction=55e0 
# 
# UVM_ERROR testbench.sv(847) @ 1692800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1693000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b0d9 Expected Instruction=b0d9 
# 
# UVM_ERROR testbench.sv(847) @ 1693000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1693200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8995 Expected Instruction=8995 
# 
# UVM_ERROR testbench.sv(847) @ 1693200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1693400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6032 Expected Instruction=6032 
# 
# UVM_INFO testbench.sv(605) @ 1693400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(716) @ 1693400000: uvm_test_top.env.sb [EXOR/EXNOR_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1693600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ecb6 Expected Instruction=ecb6 
# 
# UVM_ERROR testbench.sv(847) @ 1693600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1693800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=39e4 Expected Instruction=39e4 
# 
# UVM_ERROR testbench.sv(847) @ 1693800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1694000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bcfe Expected Instruction=bcfe 
# 
# UVM_ERROR testbench.sv(847) @ 1694000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1694200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0386 Expected Instruction=0386 
# 
# UVM_ERROR testbench.sv(847) @ 1694200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1694400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6234 Expected Instruction=6234 
# 
# UVM_INFO testbench.sv(605) @ 1694400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1694400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1694600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4df9 Expected Instruction=4df9 
# 
# UVM_ERROR testbench.sv(847) @ 1694600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1694800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=77b2 Expected Instruction=77b2 
# 
# UVM_ERROR testbench.sv(847) @ 1694800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1695000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ac93 Expected Instruction=ac93 
# 
# UVM_ERROR testbench.sv(847) @ 1695000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1695200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc5b Expected Instruction=dc5b 
# 
# UVM_ERROR testbench.sv(847) @ 1695200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1695400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8d35 Expected Instruction=8d35 
# 
# UVM_ERROR testbench.sv(847) @ 1695400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1695600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=619e Expected Instruction=619e 
# 
# UVM_ERROR testbench.sv(847) @ 1695600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1695800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4173 Expected Instruction=4173 
# 
# UVM_ERROR testbench.sv(847) @ 1695800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1696000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a2ab Expected Instruction=a2ab 
# 
# UVM_ERROR testbench.sv(847) @ 1696000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1696200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c0e Expected Instruction=0c0e 
# 
# UVM_INFO testbench.sv(605) @ 1696200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1696200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1696400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a381 Expected Instruction=a381 
# 
# UVM_ERROR testbench.sv(847) @ 1696400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1696600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=58a3 Expected Instruction=58a3 
# 
# UVM_ERROR testbench.sv(847) @ 1696600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1696800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6776 Expected Instruction=6776 
# 
# UVM_ERROR testbench.sv(847) @ 1696800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1697000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce0f Expected Instruction=ce0f 
# 
# UVM_INFO testbench.sv(605) @ 1697000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1697000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1697200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=027a Expected Instruction=027a 
# 
# UVM_ERROR testbench.sv(847) @ 1697200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1697400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c126 Expected Instruction=c126 
# 
# UVM_ERROR testbench.sv(847) @ 1697400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1697600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=60a6 Expected Instruction=60a6 
# 
# UVM_ERROR testbench.sv(847) @ 1697600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1697800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d8c6 Expected Instruction=d8c6 
# 
# UVM_ERROR testbench.sv(847) @ 1697800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1698000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=279d Expected Instruction=279d 
# 
# UVM_ERROR testbench.sv(847) @ 1698000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1698200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e5a5 Expected Instruction=e5a5 
# 
# UVM_ERROR testbench.sv(847) @ 1698200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1698400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1068 Expected Instruction=1068 
# 
# UVM_ERROR testbench.sv(847) @ 1698400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1698600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e0ae Expected Instruction=e0ae 
# 
# UVM_ERROR testbench.sv(847) @ 1698600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1698800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd70 Expected Instruction=bd70 
# 
# UVM_ERROR testbench.sv(847) @ 1698800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1699000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2d78 Expected Instruction=2d78 
# 
# UVM_ERROR testbench.sv(847) @ 1699000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1699200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=718d Expected Instruction=718d 
# 
# UVM_ERROR testbench.sv(847) @ 1699200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1699400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=06a8 Expected Instruction=06a8 
# 
# UVM_ERROR testbench.sv(847) @ 1699400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1699600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b19 Expected Instruction=9b19 
# 
# UVM_ERROR testbench.sv(847) @ 1699600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1699800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=27d0 Expected Instruction=27d0 
# 
# UVM_ERROR testbench.sv(847) @ 1699800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1700000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d0e Expected Instruction=1d0e 
# 
# UVM_ERROR testbench.sv(847) @ 1700000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1700200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5068 Expected Instruction=5068 
# 
# UVM_ERROR testbench.sv(847) @ 1700200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1700400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ede Expected Instruction=3ede 
# 
# UVM_ERROR testbench.sv(847) @ 1700400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1700600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b9e Expected Instruction=6b9e 
# 
# UVM_ERROR testbench.sv(847) @ 1700600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1700800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca37 Expected Instruction=ca37 
# 
# UVM_INFO testbench.sv(605) @ 1700800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1700800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1701000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=312a Expected Instruction=312a 
# 
# UVM_ERROR testbench.sv(847) @ 1701000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1701200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d665 Expected Instruction=d665 
# 
# UVM_ERROR testbench.sv(847) @ 1701200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1701400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=851b Expected Instruction=851b 
# 
# UVM_ERROR testbench.sv(847) @ 1701400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1701600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ae0 Expected Instruction=3ae0 
# 
# UVM_ERROR testbench.sv(847) @ 1701600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1701800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7672 Expected Instruction=7672 
# 
# UVM_ERROR testbench.sv(847) @ 1701800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1702000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=231c Expected Instruction=231c 
# 
# UVM_ERROR testbench.sv(847) @ 1702000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1702200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e1a4 Expected Instruction=e1a4 
# 
# UVM_ERROR testbench.sv(847) @ 1702200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1702400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dcf9 Expected Instruction=dcf9 
# 
# UVM_ERROR testbench.sv(847) @ 1702400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1702600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=847e Expected Instruction=847e 
# 
# UVM_ERROR testbench.sv(847) @ 1702600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1702800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3182 Expected Instruction=3182 
# 
# UVM_ERROR testbench.sv(847) @ 1702800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1703000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a74d Expected Instruction=a74d 
# 
# UVM_ERROR testbench.sv(847) @ 1703000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1703200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f5e Expected Instruction=8f5e 
# 
# UVM_ERROR testbench.sv(847) @ 1703200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1703400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=705c Expected Instruction=705c 
# 
# UVM_ERROR testbench.sv(847) @ 1703400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1703600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=417d Expected Instruction=417d 
# 
# UVM_ERROR testbench.sv(847) @ 1703600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1703800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5ccf Expected Instruction=5ccf 
# 
# UVM_ERROR testbench.sv(847) @ 1703800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1704000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8000 Expected Instruction=8000 
# 
# UVM_INFO testbench.sv(605) @ 1704000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1704000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=0 
# 
# UVM_INFO testbench.sv(602) @ 1704200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db3a Expected Instruction=db3a 
# 
# UVM_ERROR testbench.sv(847) @ 1704200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1704400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3be7 Expected Instruction=3be7 
# 
# UVM_ERROR testbench.sv(847) @ 1704400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1704600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4d71 Expected Instruction=4d71 
# 
# UVM_ERROR testbench.sv(847) @ 1704600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1704800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=50e4 Expected Instruction=50e4 
# 
# UVM_ERROR testbench.sv(847) @ 1704800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1705000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb7e Expected Instruction=eb7e 
# 
# UVM_ERROR testbench.sv(847) @ 1705000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1705200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=22e6 Expected Instruction=22e6 
# 
# UVM_ERROR testbench.sv(847) @ 1705200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1705400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a270 Expected Instruction=a270 
# 
# UVM_ERROR testbench.sv(847) @ 1705400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1705600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=266c Expected Instruction=266c 
# 
# UVM_ERROR testbench.sv(847) @ 1705600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1705800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1782 Expected Instruction=1782 
# 
# UVM_ERROR testbench.sv(847) @ 1705800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1706000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=87eb Expected Instruction=87eb 
# 
# UVM_ERROR testbench.sv(847) @ 1706000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1706200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4285 Expected Instruction=4285 
# 
# UVM_ERROR testbench.sv(847) @ 1706200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1706400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a80f Expected Instruction=a80f 
# 
# UVM_INFO testbench.sv(605) @ 1706400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(784) @ 1706400000: uvm_test_top.env.sb [LOAD_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1706600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bdd4 Expected Instruction=bdd4 
# 
# UVM_ERROR testbench.sv(847) @ 1706600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1706800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a45 Expected Instruction=3a45 
# 
# UVM_ERROR testbench.sv(847) @ 1706800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1707000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a277 Expected Instruction=a277 
# 
# UVM_ERROR testbench.sv(847) @ 1707000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1707200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d37 Expected Instruction=6d37 
# 
# UVM_ERROR testbench.sv(847) @ 1707200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1707400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9dbb Expected Instruction=9dbb 
# 
# UVM_ERROR testbench.sv(847) @ 1707400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1707600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=18ab Expected Instruction=18ab 
# 
# UVM_ERROR testbench.sv(847) @ 1707600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1707800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d792 Expected Instruction=d792 
# 
# UVM_ERROR testbench.sv(847) @ 1707800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1708000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c6d Expected Instruction=1c6d 
# 
# UVM_ERROR testbench.sv(847) @ 1708000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1708200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6391 Expected Instruction=6391 
# 
# UVM_ERROR testbench.sv(847) @ 1708200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1708400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e160 Expected Instruction=e160 
# 
# UVM_ERROR testbench.sv(847) @ 1708400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1708600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c2d Expected Instruction=9c2d 
# 
# UVM_INFO testbench.sv(605) @ 1708600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1708600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1708800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3fd0 Expected Instruction=3fd0 
# 
# UVM_ERROR testbench.sv(847) @ 1708800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1709000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=43e9 Expected Instruction=43e9 
# 
# UVM_ERROR testbench.sv(847) @ 1709000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1709200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd57 Expected Instruction=bd57 
# 
# UVM_ERROR testbench.sv(847) @ 1709200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1709400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b71 Expected Instruction=8b71 
# 
# UVM_ERROR testbench.sv(847) @ 1709400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1709600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a9f9 Expected Instruction=a9f9 
# 
# UVM_ERROR testbench.sv(847) @ 1709600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1709800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=03f1 Expected Instruction=03f1 
# 
# UVM_ERROR testbench.sv(847) @ 1709800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1710000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2db5 Expected Instruction=2db5 
# 
# UVM_ERROR testbench.sv(847) @ 1710000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1710200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4692 Expected Instruction=4692 
# 
# UVM_ERROR testbench.sv(847) @ 1710200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1710400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bdad Expected Instruction=bdad 
# 
# UVM_ERROR testbench.sv(847) @ 1710400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1710600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e104 Expected Instruction=e104 
# 
# UVM_ERROR testbench.sv(847) @ 1710600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1710800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e2bc Expected Instruction=e2bc 
# 
# UVM_ERROR testbench.sv(847) @ 1710800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1711000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8dcb Expected Instruction=8dcb 
# 
# UVM_ERROR testbench.sv(847) @ 1711000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1711200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eba6 Expected Instruction=eba6 
# 
# UVM_ERROR testbench.sv(847) @ 1711200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1711400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=754c Expected Instruction=754c 
# 
# UVM_ERROR testbench.sv(847) @ 1711400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1711600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cfc6 Expected Instruction=cfc6 
# 
# UVM_ERROR testbench.sv(847) @ 1711600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1711800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5aa5 Expected Instruction=5aa5 
# 
# UVM_ERROR testbench.sv(847) @ 1711800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1712000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=78ab Expected Instruction=78ab 
# 
# UVM_ERROR testbench.sv(847) @ 1712000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1712200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=60fd Expected Instruction=60fd 
# 
# UVM_ERROR testbench.sv(847) @ 1712200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1712400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ac9 Expected Instruction=9ac9 
# 
# UVM_ERROR testbench.sv(847) @ 1712400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1712600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=37fc Expected Instruction=37fc 
# 
# UVM_ERROR testbench.sv(847) @ 1712600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1712800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4197 Expected Instruction=4197 
# 
# UVM_ERROR testbench.sv(847) @ 1712800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1713000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef39 Expected Instruction=ef39 
# 
# UVM_ERROR testbench.sv(847) @ 1713000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1713200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b461 Expected Instruction=b461 
# 
# UVM_ERROR testbench.sv(847) @ 1713200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1713400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=33b6 Expected Instruction=33b6 
# 
# UVM_ERROR testbench.sv(847) @ 1713400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1713600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d4d Expected Instruction=3d4d 
# 
# UVM_ERROR testbench.sv(847) @ 1713600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1713800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4290 Expected Instruction=4290 
# 
# UVM_ERROR testbench.sv(847) @ 1713800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1714000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=184c Expected Instruction=184c 
# 
# UVM_ERROR testbench.sv(847) @ 1714000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1714200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6ad8 Expected Instruction=6ad8 
# 
# UVM_ERROR testbench.sv(847) @ 1714200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1714400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4cbb Expected Instruction=4cbb 
# 
# UVM_ERROR testbench.sv(847) @ 1714400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1714600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0256 Expected Instruction=0256 
# 
# UVM_ERROR testbench.sv(847) @ 1714600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1714800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c8a Expected Instruction=1c8a 
# 
# UVM_ERROR testbench.sv(847) @ 1714800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1715000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0455 Expected Instruction=0455 
# 
# UVM_ERROR testbench.sv(847) @ 1715000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1715200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a3a8 Expected Instruction=a3a8 
# 
# UVM_ERROR testbench.sv(847) @ 1715200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1715400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=985a Expected Instruction=985a 
# 
# UVM_ERROR testbench.sv(847) @ 1715400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1715600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=57eb Expected Instruction=57eb 
# 
# UVM_ERROR testbench.sv(847) @ 1715600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1715800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0e8e Expected Instruction=0e8e 
# 
# UVM_ERROR testbench.sv(847) @ 1715800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1716000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=837b Expected Instruction=837b 
# 
# UVM_ERROR testbench.sv(847) @ 1716000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1716200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b2ba Expected Instruction=b2ba 
# 
# UVM_ERROR testbench.sv(847) @ 1716200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1716400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6c44 Expected Instruction=6c44 
# 
# UVM_ERROR testbench.sv(847) @ 1716400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1716600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=561a Expected Instruction=561a 
# 
# UVM_INFO testbench.sv(605) @ 1716600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1716600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1716800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c38 Expected Instruction=3c38 
# 
# UVM_INFO testbench.sv(605) @ 1716800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1716800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1717000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee05 Expected Instruction=ee05 
# 
# UVM_INFO testbench.sv(605) @ 1717000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1717000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=60933 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1717200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=81a5 Expected Instruction=81a5 
# 
# UVM_ERROR testbench.sv(847) @ 1717200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1717400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4fed Expected Instruction=4fed 
# 
# UVM_ERROR testbench.sv(847) @ 1717400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1717600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef98 Expected Instruction=ef98 
# 
# UVM_ERROR testbench.sv(847) @ 1717600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1717800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=97e7 Expected Instruction=97e7 
# 
# UVM_ERROR testbench.sv(847) @ 1717800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1718000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b0bc Expected Instruction=b0bc 
# 
# UVM_ERROR testbench.sv(847) @ 1718000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1718200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=716d Expected Instruction=716d 
# 
# UVM_ERROR testbench.sv(847) @ 1718200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1718400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=71c8 Expected Instruction=71c8 
# 
# UVM_ERROR testbench.sv(847) @ 1718400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1718600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=09b0 Expected Instruction=09b0 
# 
# UVM_ERROR testbench.sv(847) @ 1718600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1718800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5b59 Expected Instruction=5b59 
# 
# UVM_ERROR testbench.sv(847) @ 1718800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1719000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8d75 Expected Instruction=8d75 
# 
# UVM_ERROR testbench.sv(847) @ 1719000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1719200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ed62 Expected Instruction=ed62 
# 
# UVM_ERROR testbench.sv(847) @ 1719200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1719400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=34cb Expected Instruction=34cb 
# 
# UVM_ERROR testbench.sv(847) @ 1719400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1719600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7a44 Expected Instruction=7a44 
# 
# UVM_ERROR testbench.sv(847) @ 1719600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1719800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5208 Expected Instruction=5208 
# 
# UVM_INFO testbench.sv(605) @ 1719800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1719800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1720000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c4df Expected Instruction=c4df 
# 
# UVM_ERROR testbench.sv(847) @ 1720000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1720200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=447b Expected Instruction=447b 
# 
# UVM_ERROR testbench.sv(847) @ 1720200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1720400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc78 Expected Instruction=cc78 
# 
# UVM_ERROR testbench.sv(847) @ 1720400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1720600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e81d Expected Instruction=e81d 
# 
# UVM_INFO testbench.sv(605) @ 1720600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1720600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=59421 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1720800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0105 Expected Instruction=0105 
# 
# UVM_ERROR testbench.sv(847) @ 1720800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1721000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d44 Expected Instruction=6d44 
# 
# UVM_ERROR testbench.sv(847) @ 1721000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1721200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d397 Expected Instruction=d397 
# 
# UVM_ERROR testbench.sv(847) @ 1721200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1721400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9d5c Expected Instruction=9d5c 
# 
# UVM_ERROR testbench.sv(847) @ 1721400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1721600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=124f Expected Instruction=124f 
# 
# UVM_ERROR testbench.sv(847) @ 1721600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1721800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9fee Expected Instruction=9fee 
# 
# UVM_ERROR testbench.sv(847) @ 1721800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1722000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a061 Expected Instruction=a061 
# 
# UVM_ERROR testbench.sv(847) @ 1722000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1722200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ba9 Expected Instruction=1ba9 
# 
# UVM_ERROR testbench.sv(847) @ 1722200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1722400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae8b Expected Instruction=ae8b 
# 
# UVM_ERROR testbench.sv(847) @ 1722400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1722600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e302 Expected Instruction=e302 
# 
# UVM_ERROR testbench.sv(847) @ 1722600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1722800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2a2c Expected Instruction=2a2c 
# 
# UVM_INFO testbench.sv(605) @ 1722800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1722800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1723000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c359 Expected Instruction=c359 
# 
# UVM_ERROR testbench.sv(847) @ 1723000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1723200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0062 Expected Instruction=0062 
# 
# UVM_ERROR testbench.sv(847) @ 1723200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1723400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7868 Expected Instruction=7868 
# 
# UVM_ERROR testbench.sv(847) @ 1723400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1723600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cce3 Expected Instruction=cce3 
# 
# UVM_ERROR testbench.sv(847) @ 1723600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1723800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=69c6 Expected Instruction=69c6 
# 
# UVM_ERROR testbench.sv(847) @ 1723800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1724000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=115a Expected Instruction=115a 
# 
# UVM_ERROR testbench.sv(847) @ 1724000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1724200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a90 Expected Instruction=3a90 
# 
# UVM_ERROR testbench.sv(847) @ 1724200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1724400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=967c Expected Instruction=967c 
# 
# UVM_ERROR testbench.sv(847) @ 1724400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1724600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e215 Expected Instruction=e215 
# 
# UVM_INFO testbench.sv(605) @ 1724600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1724600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=57877 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1724800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6028 Expected Instruction=6028 
# 
# UVM_INFO testbench.sv(605) @ 1724800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(716) @ 1724800000: uvm_test_top.env.sb [EXOR/EXNOR_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1725000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b14 Expected Instruction=0b14 
# 
# UVM_ERROR testbench.sv(847) @ 1725000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1725200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3f83 Expected Instruction=3f83 
# 
# UVM_ERROR testbench.sv(847) @ 1725200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1725400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3014 Expected Instruction=3014 
# 
# UVM_INFO testbench.sv(605) @ 1725400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 1725400000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 1725600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=71d0 Expected Instruction=71d0 
# 
# UVM_ERROR testbench.sv(847) @ 1725600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1725800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1913 Expected Instruction=1913 
# 
# UVM_ERROR testbench.sv(847) @ 1725800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1726000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7031 Expected Instruction=7031 
# 
# UVM_INFO testbench.sv(605) @ 1726000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(734) @ 1726000000: uvm_test_top.env.sb [BUFF/INV_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1726200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b0aa Expected Instruction=b0aa 
# 
# UVM_ERROR testbench.sv(847) @ 1726200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1726400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=898d Expected Instruction=898d 
# 
# UVM_ERROR testbench.sv(847) @ 1726400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1726600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=241c Expected Instruction=241c 
# 
# UVM_INFO testbench.sv(605) @ 1726600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1726600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1726800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4a7e Expected Instruction=4a7e 
# 
# UVM_ERROR testbench.sv(847) @ 1726800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1727000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=acb0 Expected Instruction=acb0 
# 
# UVM_ERROR testbench.sv(847) @ 1727000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1727200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ba5 Expected Instruction=1ba5 
# 
# UVM_ERROR testbench.sv(847) @ 1727200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1727400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b7c1 Expected Instruction=b7c1 
# 
# UVM_ERROR testbench.sv(847) @ 1727400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1727600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8efb Expected Instruction=8efb 
# 
# UVM_ERROR testbench.sv(847) @ 1727600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1727800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1cb0 Expected Instruction=1cb0 
# 
# UVM_ERROR testbench.sv(847) @ 1727800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1728000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3b19 Expected Instruction=3b19 
# 
# UVM_ERROR testbench.sv(847) @ 1728000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1728200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=71f2 Expected Instruction=71f2 
# 
# UVM_ERROR testbench.sv(847) @ 1728200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1728400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=72e9 Expected Instruction=72e9 
# 
# UVM_ERROR testbench.sv(847) @ 1728400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1728600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e128 Expected Instruction=e128 
# 
# UVM_ERROR testbench.sv(847) @ 1728600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1728800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dd17 Expected Instruction=dd17 
# 
# UVM_ERROR testbench.sv(847) @ 1728800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1729000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6233 Expected Instruction=6233 
# 
# UVM_INFO testbench.sv(605) @ 1729000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1729000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1729200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3072 Expected Instruction=3072 
# 
# UVM_ERROR testbench.sv(847) @ 1729200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1729400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0053 Expected Instruction=0053 
# 
# UVM_ERROR testbench.sv(847) @ 1729400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1729600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ea4 Expected Instruction=2ea4 
# 
# UVM_ERROR testbench.sv(847) @ 1729600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1729800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=89e3 Expected Instruction=89e3 
# 
# UVM_ERROR testbench.sv(847) @ 1729800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1730000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bee8 Expected Instruction=bee8 
# 
# UVM_ERROR testbench.sv(847) @ 1730000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1730200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d43d Expected Instruction=d43d 
# 
# UVM_INFO testbench.sv(605) @ 1730200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1730200000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=54333 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 1730400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b58 Expected Instruction=1b58 
# 
# UVM_ERROR testbench.sv(847) @ 1730400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1730600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=63bf Expected Instruction=63bf 
# 
# UVM_ERROR testbench.sv(847) @ 1730600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1730800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b3a1 Expected Instruction=b3a1 
# 
# UVM_ERROR testbench.sv(847) @ 1730800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1731000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cabe Expected Instruction=cabe 
# 
# UVM_ERROR testbench.sv(847) @ 1731000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1731200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aee5 Expected Instruction=aee5 
# 
# UVM_ERROR testbench.sv(847) @ 1731200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1731400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e435 Expected Instruction=e435 
# 
# UVM_INFO testbench.sv(605) @ 1731400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1731400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=58421 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1731600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6609 Expected Instruction=6609 
# 
# UVM_INFO testbench.sv(605) @ 1731600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1731600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1731800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9083 Expected Instruction=9083 
# 
# UVM_ERROR testbench.sv(847) @ 1731800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1732000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b83b Expected Instruction=b83b 
# 
# UVM_INFO testbench.sv(605) @ 1732000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1732000000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=3
# 
# UVM_INFO testbench.sv(602) @ 1732200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=88de Expected Instruction=88de 
# 
# UVM_ERROR testbench.sv(847) @ 1732200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1732400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=45e8 Expected Instruction=45e8 
# 
# UVM_ERROR testbench.sv(847) @ 1732400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1732600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3918 Expected Instruction=3918 
# 
# UVM_ERROR testbench.sv(847) @ 1732600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1732800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=adc4 Expected Instruction=adc4 
# 
# UVM_ERROR testbench.sv(847) @ 1732800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1733000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=71f2 Expected Instruction=71f2 
# 
# UVM_ERROR testbench.sv(847) @ 1733000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1733200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e29a Expected Instruction=e29a 
# 
# UVM_ERROR testbench.sv(847) @ 1733200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1733400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a7b Expected Instruction=3a7b 
# 
# UVM_ERROR testbench.sv(847) @ 1733400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1733600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=10dc Expected Instruction=10dc 
# 
# UVM_ERROR testbench.sv(847) @ 1733600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1733800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=039f Expected Instruction=039f 
# 
# UVM_ERROR testbench.sv(847) @ 1733800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1734000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c0d Expected Instruction=4c0d 
# 
# UVM_INFO testbench.sv(605) @ 1734000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1734000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1734200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a3d0 Expected Instruction=a3d0 
# 
# UVM_ERROR testbench.sv(847) @ 1734200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1734400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c172 Expected Instruction=c172 
# 
# UVM_ERROR testbench.sv(847) @ 1734400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1734600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7169 Expected Instruction=7169 
# 
# UVM_ERROR testbench.sv(847) @ 1734600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1734800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a199 Expected Instruction=a199 
# 
# UVM_ERROR testbench.sv(847) @ 1734800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1735000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2a86 Expected Instruction=2a86 
# 
# UVM_ERROR testbench.sv(847) @ 1735000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1735200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d077 Expected Instruction=d077 
# 
# UVM_ERROR testbench.sv(847) @ 1735200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1735400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1fce Expected Instruction=1fce 
# 
# UVM_ERROR testbench.sv(847) @ 1735400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1735600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d77 Expected Instruction=6d77 
# 
# UVM_ERROR testbench.sv(847) @ 1735600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1735800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa96 Expected Instruction=aa96 
# 
# UVM_ERROR testbench.sv(847) @ 1735800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1736000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=184f Expected Instruction=184f 
# 
# UVM_ERROR testbench.sv(847) @ 1736000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1736200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0a27 Expected Instruction=0a27 
# 
# UVM_INFO testbench.sv(605) @ 1736200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1736200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1736400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eefe Expected Instruction=eefe 
# 
# UVM_ERROR testbench.sv(847) @ 1736400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1736600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ee7 Expected Instruction=3ee7 
# 
# UVM_ERROR testbench.sv(847) @ 1736600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1736800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ace5 Expected Instruction=ace5 
# 
# UVM_ERROR testbench.sv(847) @ 1736800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1737000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec13 Expected Instruction=ec13 
# 
# UVM_INFO testbench.sv(605) @ 1737000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1737000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=60435 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1737200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c53 Expected Instruction=7c53 
# 
# UVM_ERROR testbench.sv(847) @ 1737200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1737400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df3c Expected Instruction=df3c 
# 
# UVM_ERROR testbench.sv(847) @ 1737400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1737600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6424 Expected Instruction=6424 
# 
# UVM_INFO testbench.sv(605) @ 1737600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1737600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1737800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4876 Expected Instruction=4876 
# 
# UVM_ERROR testbench.sv(847) @ 1737800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1738000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4e74 Expected Instruction=4e74 
# 
# UVM_ERROR testbench.sv(847) @ 1738000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1738200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e299 Expected Instruction=e299 
# 
# UVM_ERROR testbench.sv(847) @ 1738200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1738400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=222f Expected Instruction=222f 
# 
# UVM_INFO testbench.sv(605) @ 1738400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1738400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1738600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ddb7 Expected Instruction=ddb7 
# 
# UVM_ERROR testbench.sv(847) @ 1738600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1738800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=002b Expected Instruction=002b 
# 
# UVM_INFO testbench.sv(605) @ 1738800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(629) @ 1738800000: uvm_test_top.env.sb [ADDITION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1739000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8120 Expected Instruction=8120 
# 
# UVM_ERROR testbench.sv(847) @ 1739000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1739200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=95bd Expected Instruction=95bd 
# 
# UVM_ERROR testbench.sv(847) @ 1739200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1739400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d1a Expected Instruction=3d1a 
# 
# UVM_ERROR testbench.sv(847) @ 1739400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1739600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7513 Expected Instruction=7513 
# 
# UVM_ERROR testbench.sv(847) @ 1739600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1739800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b46 Expected Instruction=1b46 
# 
# UVM_ERROR testbench.sv(847) @ 1739800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1740000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5dbd Expected Instruction=5dbd 
# 
# UVM_ERROR testbench.sv(847) @ 1740000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1740200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=884d Expected Instruction=884d 
# 
# UVM_ERROR testbench.sv(847) @ 1740200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1740400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=30ee Expected Instruction=30ee 
# 
# UVM_ERROR testbench.sv(847) @ 1740400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1740600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b7d Expected Instruction=9b7d 
# 
# UVM_ERROR testbench.sv(847) @ 1740600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1740800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4890 Expected Instruction=4890 
# 
# UVM_ERROR testbench.sv(847) @ 1740800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1741000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b7b7 Expected Instruction=b7b7 
# 
# UVM_ERROR testbench.sv(847) @ 1741000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1741200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d42 Expected Instruction=1d42 
# 
# UVM_ERROR testbench.sv(847) @ 1741200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1741400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ed7d Expected Instruction=ed7d 
# 
# UVM_ERROR testbench.sv(847) @ 1741400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1741600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c209 Expected Instruction=c209 
# 
# UVM_INFO testbench.sv(605) @ 1741600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1741600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1741800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7109 Expected Instruction=7109 
# 
# UVM_ERROR testbench.sv(847) @ 1741800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1742000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee8d Expected Instruction=ee8d 
# 
# UVM_ERROR testbench.sv(847) @ 1742000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1742200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca6e Expected Instruction=ca6e 
# 
# UVM_ERROR testbench.sv(847) @ 1742200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1742400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=45d3 Expected Instruction=45d3 
# 
# UVM_ERROR testbench.sv(847) @ 1742400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1742600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=af9e Expected Instruction=af9e 
# 
# UVM_ERROR testbench.sv(847) @ 1742600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1742800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0278 Expected Instruction=0278 
# 
# UVM_ERROR testbench.sv(847) @ 1742800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1743000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=717f Expected Instruction=717f 
# 
# UVM_ERROR testbench.sv(847) @ 1743000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1743200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3e7e Expected Instruction=3e7e 
# 
# UVM_ERROR testbench.sv(847) @ 1743200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1743400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4099 Expected Instruction=4099 
# 
# UVM_ERROR testbench.sv(847) @ 1743400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1743600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a189 Expected Instruction=a189 
# 
# UVM_ERROR testbench.sv(847) @ 1743600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1743800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab27 Expected Instruction=ab27 
# 
# UVM_ERROR testbench.sv(847) @ 1743800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1744000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4211 Expected Instruction=4211 
# 
# UVM_INFO testbench.sv(605) @ 1744000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1744000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1744200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bfa8 Expected Instruction=bfa8 
# 
# UVM_ERROR testbench.sv(847) @ 1744200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1744400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e80e Expected Instruction=e80e 
# 
# UVM_INFO testbench.sv(605) @ 1744400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1744400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=59406 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1744600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b845 Expected Instruction=b845 
# 
# UVM_ERROR testbench.sv(847) @ 1744600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1744800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2a26 Expected Instruction=2a26 
# 
# UVM_INFO testbench.sv(605) @ 1744800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1744800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1745000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c6c5 Expected Instruction=c6c5 
# 
# UVM_ERROR testbench.sv(847) @ 1745000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1745200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a59d Expected Instruction=a59d 
# 
# UVM_ERROR testbench.sv(847) @ 1745200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1745400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3085 Expected Instruction=3085 
# 
# UVM_ERROR testbench.sv(847) @ 1745400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1745600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b7a7 Expected Instruction=b7a7 
# 
# UVM_ERROR testbench.sv(847) @ 1745600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1745800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=34e8 Expected Instruction=34e8 
# 
# UVM_ERROR testbench.sv(847) @ 1745800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1746000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=399a Expected Instruction=399a 
# 
# UVM_ERROR testbench.sv(847) @ 1746000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1746200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b0e9 Expected Instruction=b0e9 
# 
# UVM_ERROR testbench.sv(847) @ 1746200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1746400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c811 Expected Instruction=c811 
# 
# UVM_INFO testbench.sv(605) @ 1746400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(752) @ 1746400000: uvm_test_top.env.sb [SHIFT_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1746600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9896 Expected Instruction=9896 
# 
# UVM_ERROR testbench.sv(847) @ 1746600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1746800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=36d3 Expected Instruction=36d3 
# 
# UVM_ERROR testbench.sv(847) @ 1746800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1747000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=39a2 Expected Instruction=39a2 
# 
# UVM_ERROR testbench.sv(847) @ 1747000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1747200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=992a Expected Instruction=992a 
# 
# UVM_ERROR testbench.sv(847) @ 1747200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1747400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=289c Expected Instruction=289c 
# 
# UVM_ERROR testbench.sv(847) @ 1747400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1747600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e3d5 Expected Instruction=e3d5 
# 
# UVM_ERROR testbench.sv(847) @ 1747600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1747800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3fbf Expected Instruction=3fbf 
# 
# UVM_ERROR testbench.sv(847) @ 1747800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1748000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9600 Expected Instruction=9600 
# 
# UVM_INFO testbench.sv(605) @ 1748000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1748000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1748200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2cd1 Expected Instruction=2cd1 
# 
# UVM_ERROR testbench.sv(847) @ 1748200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1748400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0bb4 Expected Instruction=0bb4 
# 
# UVM_ERROR testbench.sv(847) @ 1748400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1748600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5007 Expected Instruction=5007 
# 
# UVM_INFO testbench.sv(605) @ 1748600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(698) @ 1748600000: uvm_test_top.env.sb [OR/NOR_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1748800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d72 Expected Instruction=5d72 
# 
# UVM_ERROR testbench.sv(847) @ 1748800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1749000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d6b9 Expected Instruction=d6b9 
# 
# UVM_ERROR testbench.sv(847) @ 1749000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1749200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=118d Expected Instruction=118d 
# 
# UVM_ERROR testbench.sv(847) @ 1749200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1749400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b20 Expected Instruction=6b20 
# 
# UVM_ERROR testbench.sv(847) @ 1749400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1749600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d4c2 Expected Instruction=d4c2 
# 
# UVM_ERROR testbench.sv(847) @ 1749600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1749800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd40 Expected Instruction=cd40 
# 
# UVM_ERROR testbench.sv(847) @ 1749800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1750000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b526 Expected Instruction=b526 
# 
# UVM_ERROR testbench.sv(847) @ 1750000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1750200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aeff Expected Instruction=aeff 
# 
# UVM_ERROR testbench.sv(847) @ 1750200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1750400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ada9 Expected Instruction=ada9 
# 
# UVM_ERROR testbench.sv(847) @ 1750400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1750600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e072 Expected Instruction=e072 
# 
# UVM_ERROR testbench.sv(847) @ 1750600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1750800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4577 Expected Instruction=4577 
# 
# UVM_ERROR testbench.sv(847) @ 1750800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1751000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9651 Expected Instruction=9651 
# 
# UVM_ERROR testbench.sv(847) @ 1751000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1751200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d2b3 Expected Instruction=d2b3 
# 
# UVM_ERROR testbench.sv(847) @ 1751200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1751400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e728 Expected Instruction=e728 
# 
# UVM_ERROR testbench.sv(847) @ 1751400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1751600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=265a Expected Instruction=265a 
# 
# UVM_ERROR testbench.sv(847) @ 1751600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1751800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9339 Expected Instruction=9339 
# 
# UVM_ERROR testbench.sv(847) @ 1751800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1752000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9f31 Expected Instruction=9f31 
# 
# UVM_ERROR testbench.sv(847) @ 1752000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1752200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=59a6 Expected Instruction=59a6 
# 
# UVM_ERROR testbench.sv(847) @ 1752200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1752400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=28d3 Expected Instruction=28d3 
# 
# UVM_ERROR testbench.sv(847) @ 1752400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1752600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0167 Expected Instruction=0167 
# 
# UVM_ERROR testbench.sv(847) @ 1752600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1752800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e6cd Expected Instruction=e6cd 
# 
# UVM_ERROR testbench.sv(847) @ 1752800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1753000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2a83 Expected Instruction=2a83 
# 
# UVM_ERROR testbench.sv(847) @ 1753000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1753200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2f23 Expected Instruction=2f23 
# 
# UVM_ERROR testbench.sv(847) @ 1753200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1753400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=20fd Expected Instruction=20fd 
# 
# UVM_ERROR testbench.sv(847) @ 1753400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1753600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=218c Expected Instruction=218c 
# 
# UVM_ERROR testbench.sv(847) @ 1753600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1753800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ad2c Expected Instruction=ad2c 
# 
# UVM_ERROR testbench.sv(847) @ 1753800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1754000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=75eb Expected Instruction=75eb 
# 
# UVM_ERROR testbench.sv(847) @ 1754000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1754200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e70f Expected Instruction=e70f 
# 
# UVM_ERROR testbench.sv(847) @ 1754200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1754400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=41fc Expected Instruction=41fc 
# 
# UVM_ERROR testbench.sv(847) @ 1754400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1754600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4275 Expected Instruction=4275 
# 
# UVM_ERROR testbench.sv(847) @ 1754600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1754800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d37 Expected Instruction=3d37 
# 
# UVM_ERROR testbench.sv(847) @ 1754800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1755000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8796 Expected Instruction=8796 
# 
# UVM_ERROR testbench.sv(847) @ 1755000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1755200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e453 Expected Instruction=e453 
# 
# UVM_ERROR testbench.sv(847) @ 1755200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1755400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e223 Expected Instruction=e223 
# 
# UVM_INFO testbench.sv(605) @ 1755400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1755400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=57891 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1755600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b469 Expected Instruction=b469 
# 
# UVM_ERROR testbench.sv(847) @ 1755600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1755800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d0cd Expected Instruction=d0cd 
# 
# UVM_ERROR testbench.sv(847) @ 1755800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1756000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c75 Expected Instruction=3c75 
# 
# UVM_ERROR testbench.sv(847) @ 1756000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1756200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=232e Expected Instruction=232e 
# 
# UVM_ERROR testbench.sv(847) @ 1756200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1756400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2a41 Expected Instruction=2a41 
# 
# UVM_ERROR testbench.sv(847) @ 1756400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1756600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=544d Expected Instruction=544d 
# 
# UVM_ERROR testbench.sv(847) @ 1756600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1756800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef4c Expected Instruction=ef4c 
# 
# UVM_ERROR testbench.sv(847) @ 1756800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1757000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f43 Expected Instruction=5f43 
# 
# UVM_ERROR testbench.sv(847) @ 1757000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1757200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9eb8 Expected Instruction=9eb8 
# 
# UVM_ERROR testbench.sv(847) @ 1757200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1757400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aeba Expected Instruction=aeba 
# 
# UVM_ERROR testbench.sv(847) @ 1757400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1757600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=032c Expected Instruction=032c 
# 
# UVM_ERROR testbench.sv(847) @ 1757600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1757800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8ce2 Expected Instruction=8ce2 
# 
# UVM_ERROR testbench.sv(847) @ 1757800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1758000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=05a1 Expected Instruction=05a1 
# 
# UVM_ERROR testbench.sv(847) @ 1758000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1758200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=082c Expected Instruction=082c 
# 
# UVM_INFO testbench.sv(605) @ 1758200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(629) @ 1758200000: uvm_test_top.env.sb [ADDITION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1758400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=929a Expected Instruction=929a 
# 
# UVM_ERROR testbench.sv(847) @ 1758400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1758600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a39c Expected Instruction=a39c 
# 
# UVM_ERROR testbench.sv(847) @ 1758600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1758800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1366 Expected Instruction=1366 
# 
# UVM_ERROR testbench.sv(847) @ 1758800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1759000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=404f Expected Instruction=404f 
# 
# UVM_ERROR testbench.sv(847) @ 1759000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1759200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aec7 Expected Instruction=aec7 
# 
# UVM_ERROR testbench.sv(847) @ 1759200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1759400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c394 Expected Instruction=c394 
# 
# UVM_ERROR testbench.sv(847) @ 1759400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1759600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0622 Expected Instruction=0622 
# 
# UVM_INFO testbench.sv(605) @ 1759600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1759600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1759800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=48b9 Expected Instruction=48b9 
# 
# UVM_ERROR testbench.sv(847) @ 1759800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1760000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d533 Expected Instruction=d533 
# 
# UVM_ERROR testbench.sv(847) @ 1760000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1760200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=04fc Expected Instruction=04fc 
# 
# UVM_ERROR testbench.sv(847) @ 1760200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1760400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4185 Expected Instruction=4185 
# 
# UVM_ERROR testbench.sv(847) @ 1760400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1760600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3620 Expected Instruction=3620 
# 
# UVM_INFO testbench.sv(605) @ 1760600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1760600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1760800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=241c Expected Instruction=241c 
# 
# UVM_INFO testbench.sv(605) @ 1760800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1760800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1761000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4299 Expected Instruction=4299 
# 
# UVM_ERROR testbench.sv(847) @ 1761000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1761200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aaf8 Expected Instruction=aaf8 
# 
# UVM_ERROR testbench.sv(847) @ 1761200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1761400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=002f Expected Instruction=002f 
# 
# UVM_INFO testbench.sv(605) @ 1761400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(629) @ 1761400000: uvm_test_top.env.sb [ADDITION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1761600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9d00 Expected Instruction=9d00 
# 
# UVM_ERROR testbench.sv(847) @ 1761600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1761800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=16bf Expected Instruction=16bf 
# 
# UVM_ERROR testbench.sv(847) @ 1761800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1762000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c0b5 Expected Instruction=c0b5 
# 
# UVM_ERROR testbench.sv(847) @ 1762000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1762200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7e25 Expected Instruction=7e25 
# 
# UVM_INFO testbench.sv(605) @ 1762200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1762200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1762400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0637 Expected Instruction=0637 
# 
# UVM_INFO testbench.sv(605) @ 1762400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1762400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1762600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cda7 Expected Instruction=cda7 
# 
# UVM_ERROR testbench.sv(847) @ 1762600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1762800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c4ab Expected Instruction=c4ab 
# 
# UVM_ERROR testbench.sv(847) @ 1762800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1763000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4f97 Expected Instruction=4f97 
# 
# UVM_ERROR testbench.sv(847) @ 1763000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1763200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7dad Expected Instruction=7dad 
# 
# UVM_ERROR testbench.sv(847) @ 1763200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1763400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c9c6 Expected Instruction=c9c6 
# 
# UVM_ERROR testbench.sv(847) @ 1763400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1763600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b65 Expected Instruction=2b65 
# 
# UVM_ERROR testbench.sv(847) @ 1763600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1763800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e529 Expected Instruction=e529 
# 
# UVM_ERROR testbench.sv(847) @ 1763800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1764000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6768 Expected Instruction=6768 
# 
# UVM_ERROR testbench.sv(847) @ 1764000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1764200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=83ac Expected Instruction=83ac 
# 
# UVM_ERROR testbench.sv(847) @ 1764200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1764400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7762 Expected Instruction=7762 
# 
# UVM_ERROR testbench.sv(847) @ 1764400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1764600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7e68 Expected Instruction=7e68 
# 
# UVM_ERROR testbench.sv(847) @ 1764600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1764800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3931 Expected Instruction=3931 
# 
# UVM_ERROR testbench.sv(847) @ 1764800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1765000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e30c Expected Instruction=e30c 
# 
# UVM_ERROR testbench.sv(847) @ 1765000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1765200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=97d9 Expected Instruction=97d9 
# 
# UVM_ERROR testbench.sv(847) @ 1765200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1765400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5846 Expected Instruction=5846 
# 
# UVM_ERROR testbench.sv(847) @ 1765400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1765600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b72a Expected Instruction=b72a 
# 
# UVM_ERROR testbench.sv(847) @ 1765600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1765800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a3f0 Expected Instruction=a3f0 
# 
# UVM_ERROR testbench.sv(847) @ 1765800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1766000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c75f Expected Instruction=c75f 
# 
# UVM_ERROR testbench.sv(847) @ 1766000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1766200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b8e8 Expected Instruction=b8e8 
# 
# UVM_ERROR testbench.sv(847) @ 1766200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1766400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=729b Expected Instruction=729b 
# 
# UVM_ERROR testbench.sv(847) @ 1766400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1766600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4543 Expected Instruction=4543 
# 
# UVM_ERROR testbench.sv(847) @ 1766600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1766800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=24fe Expected Instruction=24fe 
# 
# UVM_ERROR testbench.sv(847) @ 1766800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1767000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e6ef Expected Instruction=e6ef 
# 
# UVM_ERROR testbench.sv(847) @ 1767000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1767200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=20d5 Expected Instruction=20d5 
# 
# UVM_ERROR testbench.sv(847) @ 1767200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1767400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d6d Expected Instruction=5d6d 
# 
# UVM_ERROR testbench.sv(847) @ 1767400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1767600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6fb5 Expected Instruction=6fb5 
# 
# UVM_ERROR testbench.sv(847) @ 1767600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1767800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d9c Expected Instruction=5d9c 
# 
# UVM_ERROR testbench.sv(847) @ 1767800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1768000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=39d7 Expected Instruction=39d7 
# 
# UVM_ERROR testbench.sv(847) @ 1768000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1768200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4b12 Expected Instruction=4b12 
# 
# UVM_ERROR testbench.sv(847) @ 1768200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1768400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f1d Expected Instruction=8f1d 
# 
# UVM_ERROR testbench.sv(847) @ 1768400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1768600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5c0b Expected Instruction=5c0b 
# 
# UVM_INFO testbench.sv(605) @ 1768600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1768600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1768800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1119 Expected Instruction=1119 
# 
# UVM_ERROR testbench.sv(847) @ 1768800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1769000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b4ce Expected Instruction=b4ce 
# 
# UVM_ERROR testbench.sv(847) @ 1769000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1769200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aecf Expected Instruction=aecf 
# 
# UVM_ERROR testbench.sv(847) @ 1769200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1769400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=155d Expected Instruction=155d 
# 
# UVM_ERROR testbench.sv(847) @ 1769400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1769600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=632f Expected Instruction=632f 
# 
# UVM_ERROR testbench.sv(847) @ 1769600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1769800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=69c6 Expected Instruction=69c6 
# 
# UVM_ERROR testbench.sv(847) @ 1769800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1770000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cefd Expected Instruction=cefd 
# 
# UVM_ERROR testbench.sv(847) @ 1770000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1770200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a2ce Expected Instruction=a2ce 
# 
# UVM_ERROR testbench.sv(847) @ 1770200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1770400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7129 Expected Instruction=7129 
# 
# UVM_ERROR testbench.sv(847) @ 1770400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1770600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9232 Expected Instruction=9232 
# 
# UVM_INFO testbench.sv(605) @ 1770600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1770600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1770800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=21ee Expected Instruction=21ee 
# 
# UVM_ERROR testbench.sv(847) @ 1770800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1771000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=64fc Expected Instruction=64fc 
# 
# UVM_ERROR testbench.sv(847) @ 1771000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1771200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ba0 Expected Instruction=0ba0 
# 
# UVM_ERROR testbench.sv(847) @ 1771200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1771400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=69fb Expected Instruction=69fb 
# 
# UVM_ERROR testbench.sv(847) @ 1771400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1771600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9a10 Expected Instruction=9a10 
# 
# UVM_INFO testbench.sv(605) @ 1771600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1771600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1771800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a060 Expected Instruction=a060 
# 
# UVM_ERROR testbench.sv(847) @ 1771800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1772000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=410d Expected Instruction=410d 
# 
# UVM_ERROR testbench.sv(847) @ 1772000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1772200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c4c6 Expected Instruction=c4c6 
# 
# UVM_ERROR testbench.sv(847) @ 1772200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1772400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=efa9 Expected Instruction=efa9 
# 
# UVM_ERROR testbench.sv(847) @ 1772400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1772600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c00f Expected Instruction=c00f 
# 
# UVM_INFO testbench.sv(605) @ 1772600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(752) @ 1772600000: uvm_test_top.env.sb [SHIFT_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1772800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a6e7 Expected Instruction=a6e7 
# 
# UVM_ERROR testbench.sv(847) @ 1772800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1773000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4117 Expected Instruction=4117 
# 
# UVM_ERROR testbench.sv(847) @ 1773000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1773200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d0cb Expected Instruction=d0cb 
# 
# UVM_ERROR testbench.sv(847) @ 1773200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1773400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d4bc Expected Instruction=d4bc 
# 
# UVM_ERROR testbench.sv(847) @ 1773400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1773600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b4e Expected Instruction=8b4e 
# 
# UVM_ERROR testbench.sv(847) @ 1773600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1773800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b478 Expected Instruction=b478 
# 
# UVM_ERROR testbench.sv(847) @ 1773800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1774000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a056 Expected Instruction=a056 
# 
# UVM_ERROR testbench.sv(847) @ 1774000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1774200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ddb Expected Instruction=4ddb 
# 
# UVM_ERROR testbench.sv(847) @ 1774200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1774400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=69fb Expected Instruction=69fb 
# 
# UVM_ERROR testbench.sv(847) @ 1774400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1774600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=114b Expected Instruction=114b 
# 
# UVM_ERROR testbench.sv(847) @ 1774600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1774800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb74 Expected Instruction=eb74 
# 
# UVM_ERROR testbench.sv(847) @ 1774800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1775000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=637b Expected Instruction=637b 
# 
# UVM_ERROR testbench.sv(847) @ 1775000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1775200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd06 Expected Instruction=bd06 
# 
# UVM_ERROR testbench.sv(847) @ 1775200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1775400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2287 Expected Instruction=2287 
# 
# UVM_ERROR testbench.sv(847) @ 1775400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1775600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee8a Expected Instruction=ee8a 
# 
# UVM_ERROR testbench.sv(847) @ 1775600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1775800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=83b8 Expected Instruction=83b8 
# 
# UVM_ERROR testbench.sv(847) @ 1775800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1776000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=40b4 Expected Instruction=40b4 
# 
# UVM_ERROR testbench.sv(847) @ 1776000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1776200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a2d1 Expected Instruction=a2d1 
# 
# UVM_ERROR testbench.sv(847) @ 1776200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1776400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=592f Expected Instruction=592f 
# 
# UVM_ERROR testbench.sv(847) @ 1776400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1776600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b3cd Expected Instruction=b3cd 
# 
# UVM_ERROR testbench.sv(847) @ 1776600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1776800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d1b7 Expected Instruction=d1b7 
# 
# UVM_ERROR testbench.sv(847) @ 1776800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1777000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=56de Expected Instruction=56de 
# 
# UVM_ERROR testbench.sv(847) @ 1777000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1777200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8cb6 Expected Instruction=8cb6 
# 
# UVM_ERROR testbench.sv(847) @ 1777200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1777400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4078 Expected Instruction=4078 
# 
# UVM_ERROR testbench.sv(847) @ 1777400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1777600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd91 Expected Instruction=bd91 
# 
# UVM_ERROR testbench.sv(847) @ 1777600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1777800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=04ce Expected Instruction=04ce 
# 
# UVM_ERROR testbench.sv(847) @ 1777800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1778000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=793c Expected Instruction=793c 
# 
# UVM_ERROR testbench.sv(847) @ 1778000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1778200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8eef Expected Instruction=8eef 
# 
# UVM_ERROR testbench.sv(847) @ 1778200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1778400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a52 Expected Instruction=1a52 
# 
# UVM_ERROR testbench.sv(847) @ 1778400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1778600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9143 Expected Instruction=9143 
# 
# UVM_ERROR testbench.sv(847) @ 1778600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1778800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8473 Expected Instruction=8473 
# 
# UVM_ERROR testbench.sv(847) @ 1778800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1779000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a68 Expected Instruction=1a68 
# 
# UVM_ERROR testbench.sv(847) @ 1779000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1779200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=508e Expected Instruction=508e 
# 
# UVM_ERROR testbench.sv(847) @ 1779200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1779400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9bea Expected Instruction=9bea 
# 
# UVM_ERROR testbench.sv(847) @ 1779400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1779600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=960f Expected Instruction=960f 
# 
# UVM_INFO testbench.sv(605) @ 1779600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1779600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1779800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cba8 Expected Instruction=cba8 
# 
# UVM_ERROR testbench.sv(847) @ 1779800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1780000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8198 Expected Instruction=8198 
# 
# UVM_ERROR testbench.sv(847) @ 1780000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1780200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea26 Expected Instruction=ea26 
# 
# UVM_INFO testbench.sv(605) @ 1780200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1780200000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=59942 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1780400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7263 Expected Instruction=7263 
# 
# UVM_ERROR testbench.sv(847) @ 1780400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1780600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a87f Expected Instruction=a87f 
# 
# UVM_ERROR testbench.sv(847) @ 1780600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1780800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c5c Expected Instruction=0c5c 
# 
# UVM_ERROR testbench.sv(847) @ 1780800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1781000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2e09 Expected Instruction=2e09 
# 
# UVM_INFO testbench.sv(605) @ 1781000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1781000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1781200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a09 Expected Instruction=6a09 
# 
# UVM_INFO testbench.sv(605) @ 1781200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1781200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1781400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6fec Expected Instruction=6fec 
# 
# UVM_ERROR testbench.sv(847) @ 1781400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1781600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=92b4 Expected Instruction=92b4 
# 
# UVM_ERROR testbench.sv(847) @ 1781600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1781800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c0b2 Expected Instruction=c0b2 
# 
# UVM_ERROR testbench.sv(847) @ 1781800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1782000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dd02 Expected Instruction=dd02 
# 
# UVM_ERROR testbench.sv(847) @ 1782000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1782200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a77c Expected Instruction=a77c 
# 
# UVM_ERROR testbench.sv(847) @ 1782200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1782400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=803e Expected Instruction=803e 
# 
# UVM_INFO testbench.sv(605) @ 1782400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1782400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=0 
# 
# UVM_INFO testbench.sv(602) @ 1782600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ccb5 Expected Instruction=ccb5 
# 
# UVM_ERROR testbench.sv(847) @ 1782600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1782800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e2a3 Expected Instruction=e2a3 
# 
# UVM_ERROR testbench.sv(847) @ 1782800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1783000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8719 Expected Instruction=8719 
# 
# UVM_ERROR testbench.sv(847) @ 1783000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1783200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0465 Expected Instruction=0465 
# 
# UVM_ERROR testbench.sv(847) @ 1783200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1783400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3151 Expected Instruction=3151 
# 
# UVM_ERROR testbench.sv(847) @ 1783400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1783600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=002f Expected Instruction=002f 
# 
# UVM_INFO testbench.sv(605) @ 1783600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(629) @ 1783600000: uvm_test_top.env.sb [ADDITION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1783800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cbe5 Expected Instruction=cbe5 
# 
# UVM_ERROR testbench.sv(847) @ 1783800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1784000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f53 Expected Instruction=8f53 
# 
# UVM_ERROR testbench.sv(847) @ 1784000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1784200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=62d4 Expected Instruction=62d4 
# 
# UVM_ERROR testbench.sv(847) @ 1784200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1784400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3cef Expected Instruction=3cef 
# 
# UVM_ERROR testbench.sv(847) @ 1784400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1784600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d18 Expected Instruction=5d18 
# 
# UVM_ERROR testbench.sv(847) @ 1784600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1784800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=52cb Expected Instruction=52cb 
# 
# UVM_ERROR testbench.sv(847) @ 1784800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1785000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9259 Expected Instruction=9259 
# 
# UVM_ERROR testbench.sv(847) @ 1785000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1785200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8020 Expected Instruction=8020 
# 
# UVM_INFO testbench.sv(605) @ 1785200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1785200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=0 
# 
# UVM_INFO testbench.sv(602) @ 1785400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bfb8 Expected Instruction=bfb8 
# 
# UVM_ERROR testbench.sv(847) @ 1785400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1785600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3807 Expected Instruction=3807 
# 
# UVM_INFO testbench.sv(605) @ 1785600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 1785600000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 1785800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e660 Expected Instruction=e660 
# 
# UVM_ERROR testbench.sv(847) @ 1785800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1786000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ce0 Expected Instruction=9ce0 
# 
# UVM_ERROR testbench.sv(847) @ 1786000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1786200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b791 Expected Instruction=b791 
# 
# UVM_ERROR testbench.sv(847) @ 1786200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1786400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e67e Expected Instruction=e67e 
# 
# UVM_ERROR testbench.sv(847) @ 1786400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1786600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9d60 Expected Instruction=9d60 
# 
# UVM_ERROR testbench.sv(847) @ 1786600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1786800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3503 Expected Instruction=3503 
# 
# UVM_ERROR testbench.sv(847) @ 1786800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1787000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=726b Expected Instruction=726b 
# 
# UVM_ERROR testbench.sv(847) @ 1787000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1787200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d2e Expected Instruction=7d2e 
# 
# UVM_ERROR testbench.sv(847) @ 1787200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1787400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c6d Expected Instruction=8c6d 
# 
# UVM_ERROR testbench.sv(847) @ 1787400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1787600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a07 Expected Instruction=1a07 
# 
# UVM_INFO testbench.sv(605) @ 1787600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1787600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1787800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c409 Expected Instruction=c409 
# 
# UVM_INFO testbench.sv(605) @ 1787800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1787800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1788000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c220 Expected Instruction=c220 
# 
# UVM_INFO testbench.sv(605) @ 1788000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1788000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1788200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0de6 Expected Instruction=0de6 
# 
# UVM_ERROR testbench.sv(847) @ 1788200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1788400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=641c Expected Instruction=641c 
# 
# UVM_INFO testbench.sv(605) @ 1788400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1788400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1788600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d399 Expected Instruction=d399 
# 
# UVM_ERROR testbench.sv(847) @ 1788600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1788800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5907 Expected Instruction=5907 
# 
# UVM_ERROR testbench.sv(847) @ 1788800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1789000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2af2 Expected Instruction=2af2 
# 
# UVM_ERROR testbench.sv(847) @ 1789000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1789200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4149 Expected Instruction=4149 
# 
# UVM_ERROR testbench.sv(847) @ 1789200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1789400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a173 Expected Instruction=a173 
# 
# UVM_ERROR testbench.sv(847) @ 1789400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1789600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b7c1 Expected Instruction=b7c1 
# 
# UVM_ERROR testbench.sv(847) @ 1789600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1789800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=45cb Expected Instruction=45cb 
# 
# UVM_ERROR testbench.sv(847) @ 1789800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1790000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6800 Expected Instruction=6800 
# 
# UVM_INFO testbench.sv(605) @ 1790000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(720) @ 1790000000: uvm_test_top.env.sb [EXOR/EXNOR_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1790200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9dd6 Expected Instruction=9dd6 
# 
# UVM_ERROR testbench.sv(847) @ 1790200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1790400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e6c2 Expected Instruction=e6c2 
# 
# UVM_ERROR testbench.sv(847) @ 1790400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1790600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4cf8 Expected Instruction=4cf8 
# 
# UVM_ERROR testbench.sv(847) @ 1790600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1790800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d184 Expected Instruction=d184 
# 
# UVM_ERROR testbench.sv(847) @ 1790800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1791000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d6cb Expected Instruction=d6cb 
# 
# UVM_ERROR testbench.sv(847) @ 1791000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1791200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a48e Expected Instruction=a48e 
# 
# UVM_ERROR testbench.sv(847) @ 1791200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1791400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c227 Expected Instruction=c227 
# 
# UVM_INFO testbench.sv(605) @ 1791400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1791400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1791600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0f21 Expected Instruction=0f21 
# 
# UVM_ERROR testbench.sv(847) @ 1791600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1791800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba94 Expected Instruction=ba94 
# 
# UVM_ERROR testbench.sv(847) @ 1791800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1792000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3da8 Expected Instruction=3da8 
# 
# UVM_ERROR testbench.sv(847) @ 1792000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1792200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=68b6 Expected Instruction=68b6 
# 
# UVM_ERROR testbench.sv(847) @ 1792200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1792400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b711 Expected Instruction=b711 
# 
# UVM_ERROR testbench.sv(847) @ 1792400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1792600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=16ef Expected Instruction=16ef 
# 
# UVM_ERROR testbench.sv(847) @ 1792600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1792800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f83 Expected Instruction=5f83 
# 
# UVM_ERROR testbench.sv(847) @ 1792800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1793000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=39b6 Expected Instruction=39b6 
# 
# UVM_ERROR testbench.sv(847) @ 1793000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1793200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df81 Expected Instruction=df81 
# 
# UVM_ERROR testbench.sv(847) @ 1793200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1793400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=23ee Expected Instruction=23ee 
# 
# UVM_ERROR testbench.sv(847) @ 1793400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1793600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=53d2 Expected Instruction=53d2 
# 
# UVM_ERROR testbench.sv(847) @ 1793600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1793800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c5fc Expected Instruction=c5fc 
# 
# UVM_ERROR testbench.sv(847) @ 1793800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1794000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4502 Expected Instruction=4502 
# 
# UVM_ERROR testbench.sv(847) @ 1794000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1794200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=34d1 Expected Instruction=34d1 
# 
# UVM_ERROR testbench.sv(847) @ 1794200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1794400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c6d Expected Instruction=1c6d 
# 
# UVM_ERROR testbench.sv(847) @ 1794400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1794600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c7f3 Expected Instruction=c7f3 
# 
# UVM_ERROR testbench.sv(847) @ 1794600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1794800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=141d Expected Instruction=141d 
# 
# UVM_INFO testbench.sv(605) @ 1794800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1794800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1795000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ad1f Expected Instruction=ad1f 
# 
# UVM_ERROR testbench.sv(847) @ 1795000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1795200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=871d Expected Instruction=871d 
# 
# UVM_ERROR testbench.sv(847) @ 1795200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1795400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea38 Expected Instruction=ea38 
# 
# UVM_INFO testbench.sv(605) @ 1795400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1795400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=59960 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1795600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3beb Expected Instruction=3beb 
# 
# UVM_ERROR testbench.sv(847) @ 1795600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1795800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b9a9 Expected Instruction=b9a9 
# 
# UVM_ERROR testbench.sv(847) @ 1795800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1796000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e50c Expected Instruction=e50c 
# 
# UVM_ERROR testbench.sv(847) @ 1796000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1796200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=99d4 Expected Instruction=99d4 
# 
# UVM_ERROR testbench.sv(847) @ 1796200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1796400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ba6 Expected Instruction=9ba6 
# 
# UVM_ERROR testbench.sv(847) @ 1796400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1796600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b7d Expected Instruction=8b7d 
# 
# UVM_ERROR testbench.sv(847) @ 1796600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1796800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=090b Expected Instruction=090b 
# 
# UVM_ERROR testbench.sv(847) @ 1796800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1797000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=26ce Expected Instruction=26ce 
# 
# UVM_ERROR testbench.sv(847) @ 1797000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1797200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec53 Expected Instruction=ec53 
# 
# UVM_ERROR testbench.sv(847) @ 1797200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1797400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d9a Expected Instruction=7d9a 
# 
# UVM_ERROR testbench.sv(847) @ 1797400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1797600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8691 Expected Instruction=8691 
# 
# UVM_ERROR testbench.sv(847) @ 1797600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1797800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c59a Expected Instruction=c59a 
# 
# UVM_ERROR testbench.sv(847) @ 1797800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1798000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eaef Expected Instruction=eaef 
# 
# UVM_ERROR testbench.sv(847) @ 1798000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1798200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=117a Expected Instruction=117a 
# 
# UVM_ERROR testbench.sv(847) @ 1798200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1798400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3e5b Expected Instruction=3e5b 
# 
# UVM_ERROR testbench.sv(847) @ 1798400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1798600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d09 Expected Instruction=5d09 
# 
# UVM_ERROR testbench.sv(847) @ 1798600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1798800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3824 Expected Instruction=3824 
# 
# UVM_INFO testbench.sv(605) @ 1798800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 1798800000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 1799000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4812 Expected Instruction=4812 
# 
# UVM_INFO testbench.sv(605) @ 1799000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(684) @ 1799000000: uvm_test_top.env.sb [AND/NAND_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1799200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c382 Expected Instruction=c382 
# 
# UVM_ERROR testbench.sv(847) @ 1799200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1799400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ebb Expected Instruction=9ebb 
# 
# UVM_ERROR testbench.sv(847) @ 1799400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1799600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b307 Expected Instruction=b307 
# 
# UVM_ERROR testbench.sv(847) @ 1799600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1799800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d2d Expected Instruction=5d2d 
# 
# UVM_ERROR testbench.sv(847) @ 1799800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1800000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=47b6 Expected Instruction=47b6 
# 
# UVM_ERROR testbench.sv(847) @ 1800000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1800200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d52 Expected Instruction=5d52 
# 
# UVM_ERROR testbench.sv(847) @ 1800200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1800400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1fee Expected Instruction=1fee 
# 
# UVM_ERROR testbench.sv(847) @ 1800400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1800600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d4a2 Expected Instruction=d4a2 
# 
# UVM_ERROR testbench.sv(847) @ 1800600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1800800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=791f Expected Instruction=791f 
# 
# UVM_ERROR testbench.sv(847) @ 1800800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1801000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7da1 Expected Instruction=7da1 
# 
# UVM_ERROR testbench.sv(847) @ 1801000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1801200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b27 Expected Instruction=6b27 
# 
# UVM_ERROR testbench.sv(847) @ 1801200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1801400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7cf6 Expected Instruction=7cf6 
# 
# UVM_ERROR testbench.sv(847) @ 1801400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1801600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=750c Expected Instruction=750c 
# 
# UVM_ERROR testbench.sv(847) @ 1801600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1801800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a5eb Expected Instruction=a5eb 
# 
# UVM_ERROR testbench.sv(847) @ 1801800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1802000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8fec Expected Instruction=8fec 
# 
# UVM_ERROR testbench.sv(847) @ 1802000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1802200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1fc5 Expected Instruction=1fc5 
# 
# UVM_ERROR testbench.sv(847) @ 1802200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1802400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c386 Expected Instruction=c386 
# 
# UVM_ERROR testbench.sv(847) @ 1802400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1802600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2bd1 Expected Instruction=2bd1 
# 
# UVM_ERROR testbench.sv(847) @ 1802600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1802800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=480e Expected Instruction=480e 
# 
# UVM_INFO testbench.sv(605) @ 1802800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(684) @ 1802800000: uvm_test_top.env.sb [AND/NAND_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1803000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=205b Expected Instruction=205b 
# 
# UVM_ERROR testbench.sv(847) @ 1803000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1803200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e3a Expected Instruction=6e3a 
# 
# UVM_INFO testbench.sv(605) @ 1803200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1803200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1803400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eaa2 Expected Instruction=eaa2 
# 
# UVM_ERROR testbench.sv(847) @ 1803400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1803600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db9d Expected Instruction=db9d 
# 
# UVM_ERROR testbench.sv(847) @ 1803600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1803800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=51d8 Expected Instruction=51d8 
# 
# UVM_ERROR testbench.sv(847) @ 1803800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1804000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c701 Expected Instruction=c701 
# 
# UVM_ERROR testbench.sv(847) @ 1804000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1804200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cace Expected Instruction=cace 
# 
# UVM_ERROR testbench.sv(847) @ 1804200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1804400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2606 Expected Instruction=2606 
# 
# UVM_INFO testbench.sv(605) @ 1804400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1804400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1804600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6347 Expected Instruction=6347 
# 
# UVM_ERROR testbench.sv(847) @ 1804600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1804800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ab0c Expected Instruction=ab0c 
# 
# UVM_ERROR testbench.sv(847) @ 1804800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1805000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=312a Expected Instruction=312a 
# 
# UVM_ERROR testbench.sv(847) @ 1805000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1805200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dba2 Expected Instruction=dba2 
# 
# UVM_ERROR testbench.sv(847) @ 1805200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1805400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6a74 Expected Instruction=6a74 
# 
# UVM_ERROR testbench.sv(847) @ 1805400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1805600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a66 Expected Instruction=1a66 
# 
# UVM_ERROR testbench.sv(847) @ 1805600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1805800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a5b5 Expected Instruction=a5b5 
# 
# UVM_ERROR testbench.sv(847) @ 1805800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1806000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ca8 Expected Instruction=0ca8 
# 
# UVM_ERROR testbench.sv(847) @ 1806000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1806200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=47dd Expected Instruction=47dd 
# 
# UVM_ERROR testbench.sv(847) @ 1806200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1806400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dfd7 Expected Instruction=dfd7 
# 
# UVM_ERROR testbench.sv(847) @ 1806400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1806600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0d2e Expected Instruction=0d2e 
# 
# UVM_ERROR testbench.sv(847) @ 1806600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1806800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=68fe Expected Instruction=68fe 
# 
# UVM_ERROR testbench.sv(847) @ 1806800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1807000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d57 Expected Instruction=3d57 
# 
# UVM_ERROR testbench.sv(847) @ 1807000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1807200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0420 Expected Instruction=0420 
# 
# UVM_INFO testbench.sv(605) @ 1807200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1807200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1807400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0051 Expected Instruction=0051 
# 
# UVM_ERROR testbench.sv(847) @ 1807400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1807600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8fb0 Expected Instruction=8fb0 
# 
# UVM_ERROR testbench.sv(847) @ 1807600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1807800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=517f Expected Instruction=517f 
# 
# UVM_ERROR testbench.sv(847) @ 1807800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1808000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7fda Expected Instruction=7fda 
# 
# UVM_ERROR testbench.sv(847) @ 1808000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1808200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6ea4 Expected Instruction=6ea4 
# 
# UVM_ERROR testbench.sv(847) @ 1808200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1808400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=516b Expected Instruction=516b 
# 
# UVM_ERROR testbench.sv(847) @ 1808400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1808600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=392b Expected Instruction=392b 
# 
# UVM_ERROR testbench.sv(847) @ 1808600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1808800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=461d Expected Instruction=461d 
# 
# UVM_INFO testbench.sv(605) @ 1808800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1808800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1809000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4cbf Expected Instruction=4cbf 
# 
# UVM_ERROR testbench.sv(847) @ 1809000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1809200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b21f Expected Instruction=b21f 
# 
# UVM_INFO testbench.sv(605) @ 1809200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1809200000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=7
# 
# UVM_INFO testbench.sv(602) @ 1809400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cbcd Expected Instruction=cbcd 
# 
# UVM_ERROR testbench.sv(847) @ 1809400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1809600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e2b Expected Instruction=6e2b 
# 
# UVM_INFO testbench.sv(605) @ 1809600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1809600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1809800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2995 Expected Instruction=2995 
# 
# UVM_ERROR testbench.sv(847) @ 1809800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1810000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5705 Expected Instruction=5705 
# 
# UVM_ERROR testbench.sv(847) @ 1810000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1810200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4345 Expected Instruction=4345 
# 
# UVM_ERROR testbench.sv(847) @ 1810200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1810400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8e43 Expected Instruction=8e43 
# 
# UVM_ERROR testbench.sv(847) @ 1810400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1810600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=58bd Expected Instruction=58bd 
# 
# UVM_ERROR testbench.sv(847) @ 1810600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1810800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=32c8 Expected Instruction=32c8 
# 
# UVM_ERROR testbench.sv(847) @ 1810800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1811000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=36ce Expected Instruction=36ce 
# 
# UVM_ERROR testbench.sv(847) @ 1811000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1811200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a8e8 Expected Instruction=a8e8 
# 
# UVM_ERROR testbench.sv(847) @ 1811200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1811400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=78ee Expected Instruction=78ee 
# 
# UVM_ERROR testbench.sv(847) @ 1811400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1811600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=041c Expected Instruction=041c 
# 
# UVM_INFO testbench.sv(605) @ 1811600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1811600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1811800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c11 Expected Instruction=0c11 
# 
# UVM_INFO testbench.sv(605) @ 1811800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1811800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1812000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c8b Expected Instruction=3c8b 
# 
# UVM_ERROR testbench.sv(847) @ 1812000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1812200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=696f Expected Instruction=696f 
# 
# UVM_ERROR testbench.sv(847) @ 1812200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1812400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d28a Expected Instruction=d28a 
# 
# UVM_ERROR testbench.sv(847) @ 1812400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1812600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=87b5 Expected Instruction=87b5 
# 
# UVM_ERROR testbench.sv(847) @ 1812600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1812800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ea2 Expected Instruction=4ea2 
# 
# UVM_ERROR testbench.sv(847) @ 1812800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1813000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ed7 Expected Instruction=3ed7 
# 
# UVM_ERROR testbench.sv(847) @ 1813000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1813200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef37 Expected Instruction=ef37 
# 
# UVM_ERROR testbench.sv(847) @ 1813200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1813400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c90d Expected Instruction=c90d 
# 
# UVM_ERROR testbench.sv(847) @ 1813400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1813600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b59f Expected Instruction=b59f 
# 
# UVM_ERROR testbench.sv(847) @ 1813600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1813800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=832f Expected Instruction=832f 
# 
# UVM_ERROR testbench.sv(847) @ 1813800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1814000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7200 Expected Instruction=7200 
# 
# UVM_INFO testbench.sv(605) @ 1814000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1814000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1814200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=34d9 Expected Instruction=34d9 
# 
# UVM_ERROR testbench.sv(847) @ 1814200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1814400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4a89 Expected Instruction=4a89 
# 
# UVM_ERROR testbench.sv(847) @ 1814400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1814600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6907 Expected Instruction=6907 
# 
# UVM_ERROR testbench.sv(847) @ 1814600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1814800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=60e2 Expected Instruction=60e2 
# 
# UVM_ERROR testbench.sv(847) @ 1814800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1815000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cde9 Expected Instruction=cde9 
# 
# UVM_ERROR testbench.sv(847) @ 1815000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1815200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d446 Expected Instruction=d446 
# 
# UVM_ERROR testbench.sv(847) @ 1815200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1815400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1012 Expected Instruction=1012 
# 
# UVM_INFO testbench.sv(605) @ 1815400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(640) @ 1815400000: uvm_test_top.env.sb [SUBTRACTION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1815600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=63b2 Expected Instruction=63b2 
# 
# UVM_ERROR testbench.sv(847) @ 1815600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1815800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=58b0 Expected Instruction=58b0 
# 
# UVM_ERROR testbench.sv(847) @ 1815800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1816000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9f09 Expected Instruction=9f09 
# 
# UVM_ERROR testbench.sv(847) @ 1816000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1816200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7268 Expected Instruction=7268 
# 
# UVM_ERROR testbench.sv(847) @ 1816200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1816400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b5c6 Expected Instruction=b5c6 
# 
# UVM_ERROR testbench.sv(847) @ 1816400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1816600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=50d0 Expected Instruction=50d0 
# 
# UVM_ERROR testbench.sv(847) @ 1816600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1816800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3939 Expected Instruction=3939 
# 
# UVM_ERROR testbench.sv(847) @ 1816800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1817000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7269 Expected Instruction=7269 
# 
# UVM_ERROR testbench.sv(847) @ 1817000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1817200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=adc4 Expected Instruction=adc4 
# 
# UVM_ERROR testbench.sv(847) @ 1817200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1817400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b77 Expected Instruction=2b77 
# 
# UVM_ERROR testbench.sv(847) @ 1817400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1817600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=72b8 Expected Instruction=72b8 
# 
# UVM_ERROR testbench.sv(847) @ 1817600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1817800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0448 Expected Instruction=0448 
# 
# UVM_ERROR testbench.sv(847) @ 1817800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1818000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7b3e Expected Instruction=7b3e 
# 
# UVM_ERROR testbench.sv(847) @ 1818000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1818200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3227 Expected Instruction=3227 
# 
# UVM_INFO testbench.sv(605) @ 1818200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1818200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1818400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8383 Expected Instruction=8383 
# 
# UVM_ERROR testbench.sv(847) @ 1818400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1818600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9892 Expected Instruction=9892 
# 
# UVM_ERROR testbench.sv(847) @ 1818600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1818800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=65b2 Expected Instruction=65b2 
# 
# UVM_ERROR testbench.sv(847) @ 1818800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1819000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5682 Expected Instruction=5682 
# 
# UVM_ERROR testbench.sv(847) @ 1819000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1819200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7960 Expected Instruction=7960 
# 
# UVM_ERROR testbench.sv(847) @ 1819200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1819400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=48f6 Expected Instruction=48f6 
# 
# UVM_ERROR testbench.sv(847) @ 1819400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1819600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b3d Expected Instruction=0b3d 
# 
# UVM_ERROR testbench.sv(847) @ 1819600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1819800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=71e9 Expected Instruction=71e9 
# 
# UVM_ERROR testbench.sv(847) @ 1819800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1820000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dad2 Expected Instruction=dad2 
# 
# UVM_ERROR testbench.sv(847) @ 1820000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1820200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b708 Expected Instruction=b708 
# 
# UVM_ERROR testbench.sv(847) @ 1820200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1820400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c3ce Expected Instruction=c3ce 
# 
# UVM_ERROR testbench.sv(847) @ 1820400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1820600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4e48 Expected Instruction=4e48 
# 
# UVM_ERROR testbench.sv(847) @ 1820600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1820800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=148a Expected Instruction=148a 
# 
# UVM_ERROR testbench.sv(847) @ 1820800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1821000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c98e Expected Instruction=c98e 
# 
# UVM_ERROR testbench.sv(847) @ 1821000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1821200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=06d2 Expected Instruction=06d2 
# 
# UVM_ERROR testbench.sv(847) @ 1821200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1821400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9fb2 Expected Instruction=9fb2 
# 
# UVM_ERROR testbench.sv(847) @ 1821400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1821600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a4f4 Expected Instruction=a4f4 
# 
# UVM_ERROR testbench.sv(847) @ 1821600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1821800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c7f6 Expected Instruction=c7f6 
# 
# UVM_ERROR testbench.sv(847) @ 1821800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1822000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b054 Expected Instruction=b054 
# 
# UVM_ERROR testbench.sv(847) @ 1822000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1822200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0076 Expected Instruction=0076 
# 
# UVM_ERROR testbench.sv(847) @ 1822200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1822400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d159 Expected Instruction=d159 
# 
# UVM_ERROR testbench.sv(847) @ 1822400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1822600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4caf Expected Instruction=4caf 
# 
# UVM_ERROR testbench.sv(847) @ 1822600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1822800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b7d Expected Instruction=6b7d 
# 
# UVM_ERROR testbench.sv(847) @ 1822800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1823000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0522 Expected Instruction=0522 
# 
# UVM_ERROR testbench.sv(847) @ 1823000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1823200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4b8d Expected Instruction=4b8d 
# 
# UVM_ERROR testbench.sv(847) @ 1823200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1823400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=099f Expected Instruction=099f 
# 
# UVM_ERROR testbench.sv(847) @ 1823400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1823600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e46 Expected Instruction=5e46 
# 
# UVM_ERROR testbench.sv(847) @ 1823600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1823800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7be1 Expected Instruction=7be1 
# 
# UVM_ERROR testbench.sv(847) @ 1823800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1824000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5ff3 Expected Instruction=5ff3 
# 
# UVM_ERROR testbench.sv(847) @ 1824000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1824200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d6ad Expected Instruction=d6ad 
# 
# UVM_ERROR testbench.sv(847) @ 1824200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1824400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=61fa Expected Instruction=61fa 
# 
# UVM_ERROR testbench.sv(847) @ 1824400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1824600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=20c8 Expected Instruction=20c8 
# 
# UVM_ERROR testbench.sv(847) @ 1824600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1824800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e0ff Expected Instruction=e0ff 
# 
# UVM_ERROR testbench.sv(847) @ 1824800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1825000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee3e Expected Instruction=ee3e 
# 
# UVM_INFO testbench.sv(605) @ 1825000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1825000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=60990 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1825200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3037 Expected Instruction=3037 
# 
# UVM_INFO testbench.sv(605) @ 1825200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 1825200000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 1825400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=14b0 Expected Instruction=14b0 
# 
# UVM_ERROR testbench.sv(847) @ 1825400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1825600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6602 Expected Instruction=6602 
# 
# UVM_INFO testbench.sv(605) @ 1825600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1825600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1825800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0836 Expected Instruction=0836 
# 
# UVM_INFO testbench.sv(605) @ 1825800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(629) @ 1825800000: uvm_test_top.env.sb [ADDITION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1826000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e9d Expected Instruction=1e9d 
# 
# UVM_ERROR testbench.sv(847) @ 1826000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1826200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9659 Expected Instruction=9659 
# 
# UVM_ERROR testbench.sv(847) @ 1826200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1826400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c08 Expected Instruction=3c08 
# 
# UVM_INFO testbench.sv(605) @ 1826400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1826400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1826600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d8b3 Expected Instruction=d8b3 
# 
# UVM_ERROR testbench.sv(847) @ 1826600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1826800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2f14 Expected Instruction=2f14 
# 
# UVM_ERROR testbench.sv(847) @ 1826800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1827000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca64 Expected Instruction=ca64 
# 
# UVM_ERROR testbench.sv(847) @ 1827000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1827200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a6c Expected Instruction=3a6c 
# 
# UVM_ERROR testbench.sv(847) @ 1827200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1827400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6cd8 Expected Instruction=6cd8 
# 
# UVM_ERROR testbench.sv(847) @ 1827400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1827600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=039a Expected Instruction=039a 
# 
# UVM_ERROR testbench.sv(847) @ 1827600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1827800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7808 Expected Instruction=7808 
# 
# UVM_INFO testbench.sv(605) @ 1827800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(738) @ 1827800000: uvm_test_top.env.sb [BUFF/INV_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1828000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=12f4 Expected Instruction=12f4 
# 
# UVM_ERROR testbench.sv(847) @ 1828000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1828200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=27fb Expected Instruction=27fb 
# 
# UVM_ERROR testbench.sv(847) @ 1828200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1828400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e51d Expected Instruction=e51d 
# 
# UVM_ERROR testbench.sv(847) @ 1828400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1828600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3704 Expected Instruction=3704 
# 
# UVM_ERROR testbench.sv(847) @ 1828600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1828800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9f11 Expected Instruction=9f11 
# 
# UVM_ERROR testbench.sv(847) @ 1828800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1829000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3263 Expected Instruction=3263 
# 
# UVM_ERROR testbench.sv(847) @ 1829000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1829200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ce7 Expected Instruction=1ce7 
# 
# UVM_ERROR testbench.sv(847) @ 1829200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1829400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c24 Expected Instruction=9c24 
# 
# UVM_INFO testbench.sv(605) @ 1829400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1829400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1829600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8cad Expected Instruction=8cad 
# 
# UVM_ERROR testbench.sv(847) @ 1829600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1829800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c6a Expected Instruction=7c6a 
# 
# UVM_ERROR testbench.sv(847) @ 1829800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1830000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d061 Expected Instruction=d061 
# 
# UVM_ERROR testbench.sv(847) @ 1830000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1830200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec98 Expected Instruction=ec98 
# 
# UVM_ERROR testbench.sv(847) @ 1830200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1830400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2f45 Expected Instruction=2f45 
# 
# UVM_ERROR testbench.sv(847) @ 1830400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1830600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6503 Expected Instruction=6503 
# 
# UVM_ERROR testbench.sv(847) @ 1830600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1830800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea50 Expected Instruction=ea50 
# 
# UVM_ERROR testbench.sv(847) @ 1830800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1831000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee1d Expected Instruction=ee1d 
# 
# UVM_INFO testbench.sv(605) @ 1831000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1831000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=60957 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1831200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d50a Expected Instruction=d50a 
# 
# UVM_ERROR testbench.sv(847) @ 1831200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1831400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4a66 Expected Instruction=4a66 
# 
# UVM_ERROR testbench.sv(847) @ 1831400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1831600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aff1 Expected Instruction=aff1 
# 
# UVM_ERROR testbench.sv(847) @ 1831600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1831800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1666 Expected Instruction=1666 
# 
# UVM_ERROR testbench.sv(847) @ 1831800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1832000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b271 Expected Instruction=b271 
# 
# UVM_ERROR testbench.sv(847) @ 1832000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1832200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9a9b Expected Instruction=9a9b 
# 
# UVM_ERROR testbench.sv(847) @ 1832200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1832400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2caa Expected Instruction=2caa 
# 
# UVM_ERROR testbench.sv(847) @ 1832400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1832600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8cdc Expected Instruction=8cdc 
# 
# UVM_ERROR testbench.sv(847) @ 1832600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1832800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3073 Expected Instruction=3073 
# 
# UVM_ERROR testbench.sv(847) @ 1832800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1833000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=43e6 Expected Instruction=43e6 
# 
# UVM_ERROR testbench.sv(847) @ 1833000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1833200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=846e Expected Instruction=846e 
# 
# UVM_ERROR testbench.sv(847) @ 1833200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1833400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5a38 Expected Instruction=5a38 
# 
# UVM_INFO testbench.sv(605) @ 1833400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1833400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1833600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1798 Expected Instruction=1798 
# 
# UVM_ERROR testbench.sv(847) @ 1833600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1833800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4bcc Expected Instruction=4bcc 
# 
# UVM_ERROR testbench.sv(847) @ 1833800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1834000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b1cb Expected Instruction=b1cb 
# 
# UVM_ERROR testbench.sv(847) @ 1834000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1834200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f5a Expected Instruction=5f5a 
# 
# UVM_ERROR testbench.sv(847) @ 1834200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1834400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=526a Expected Instruction=526a 
# 
# UVM_ERROR testbench.sv(847) @ 1834400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1834600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e3a7 Expected Instruction=e3a7 
# 
# UVM_ERROR testbench.sv(847) @ 1834600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1834800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d53e Expected Instruction=d53e 
# 
# UVM_ERROR testbench.sv(847) @ 1834800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1835000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=051b Expected Instruction=051b 
# 
# UVM_ERROR testbench.sv(847) @ 1835000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1835200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bdd3 Expected Instruction=bdd3 
# 
# UVM_ERROR testbench.sv(847) @ 1835200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1835400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e2f8 Expected Instruction=e2f8 
# 
# UVM_ERROR testbench.sv(847) @ 1835400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1835600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ae2 Expected Instruction=0ae2 
# 
# UVM_ERROR testbench.sv(847) @ 1835600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1835800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6448 Expected Instruction=6448 
# 
# UVM_ERROR testbench.sv(847) @ 1835800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1836000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=be47 Expected Instruction=be47 
# 
# UVM_ERROR testbench.sv(847) @ 1836000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1836200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7696 Expected Instruction=7696 
# 
# UVM_ERROR testbench.sv(847) @ 1836200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1836400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3e1d Expected Instruction=3e1d 
# 
# UVM_INFO testbench.sv(605) @ 1836400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1836400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1836600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3820 Expected Instruction=3820 
# 
# UVM_INFO testbench.sv(605) @ 1836600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 1836600000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 1836800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a0e3 Expected Instruction=a0e3 
# 
# UVM_ERROR testbench.sv(847) @ 1836800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1837000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=016e Expected Instruction=016e 
# 
# UVM_ERROR testbench.sv(847) @ 1837000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1837200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bc63 Expected Instruction=bc63 
# 
# UVM_ERROR testbench.sv(847) @ 1837200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1837400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7b40 Expected Instruction=7b40 
# 
# UVM_ERROR testbench.sv(847) @ 1837400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1837600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0986 Expected Instruction=0986 
# 
# UVM_ERROR testbench.sv(847) @ 1837600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1837800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b15 Expected Instruction=0b15 
# 
# UVM_ERROR testbench.sv(847) @ 1837800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1838000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c32 Expected Instruction=8c32 
# 
# UVM_INFO testbench.sv(605) @ 1838000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1838000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1838200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f0d Expected Instruction=5f0d 
# 
# UVM_ERROR testbench.sv(847) @ 1838200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1838400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=827f Expected Instruction=827f 
# 
# UVM_ERROR testbench.sv(847) @ 1838400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1838600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6be6 Expected Instruction=6be6 
# 
# UVM_ERROR testbench.sv(847) @ 1838600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1838800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1366 Expected Instruction=1366 
# 
# UVM_ERROR testbench.sv(847) @ 1838800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1839000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8c6d Expected Instruction=8c6d 
# 
# UVM_ERROR testbench.sv(847) @ 1839000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1839200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c35 Expected Instruction=0c35 
# 
# UVM_INFO testbench.sv(605) @ 1839200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1839200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1839400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e64f Expected Instruction=e64f 
# 
# UVM_ERROR testbench.sv(847) @ 1839400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1839600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=be08 Expected Instruction=be08 
# 
# UVM_INFO testbench.sv(605) @ 1839600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(795) @ 1839600000: uvm_test_top.env.sb [MEM_STORE_ADDR_PASS ] Actual Mem Addr=0 Expected Mem Addr=0 
# 
# UVM_ERROR testbench.sv(810) @ 1839600000: uvm_test_top.env.sb [MEM_STORE_EN_FAIL] Actual Calculation=0 Expected Calculation=1 
# 
# UVM_INFO testbench.sv(602) @ 1839800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6ae6 Expected Instruction=6ae6 
# 
# UVM_ERROR testbench.sv(847) @ 1839800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1840000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8110 Expected Instruction=8110 
# 
# UVM_ERROR testbench.sv(847) @ 1840000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1840200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9eb0 Expected Instruction=9eb0 
# 
# UVM_ERROR testbench.sv(847) @ 1840200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1840400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=442b Expected Instruction=442b 
# 
# UVM_INFO testbench.sv(605) @ 1840400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1840400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1840600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=32fc Expected Instruction=32fc 
# 
# UVM_ERROR testbench.sv(847) @ 1840600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1840800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=75a6 Expected Instruction=75a6 
# 
# UVM_ERROR testbench.sv(847) @ 1840800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1841000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc0b Expected Instruction=dc0b 
# 
# UVM_INFO testbench.sv(605) @ 1841000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1841000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=56331 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 1841200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5c68 Expected Instruction=5c68 
# 
# UVM_ERROR testbench.sv(847) @ 1841200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1841400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a497 Expected Instruction=a497 
# 
# UVM_ERROR testbench.sv(847) @ 1841400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1841600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1535 Expected Instruction=1535 
# 
# UVM_ERROR testbench.sv(847) @ 1841600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1841800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=be6a Expected Instruction=be6a 
# 
# UVM_ERROR testbench.sv(847) @ 1841800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1842000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=73c8 Expected Instruction=73c8 
# 
# UVM_ERROR testbench.sv(847) @ 1842000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1842200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e29a Expected Instruction=e29a 
# 
# UVM_ERROR testbench.sv(847) @ 1842200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1842400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3684 Expected Instruction=3684 
# 
# UVM_ERROR testbench.sv(847) @ 1842400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1842600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7e05 Expected Instruction=7e05 
# 
# UVM_INFO testbench.sv(605) @ 1842600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1842600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1842800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=12b1 Expected Instruction=12b1 
# 
# UVM_ERROR testbench.sv(847) @ 1842800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1843000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0f46 Expected Instruction=0f46 
# 
# UVM_ERROR testbench.sv(847) @ 1843000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1843200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9fda Expected Instruction=9fda 
# 
# UVM_ERROR testbench.sv(847) @ 1843200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1843400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9486 Expected Instruction=9486 
# 
# UVM_ERROR testbench.sv(847) @ 1843400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1843600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=41a6 Expected Instruction=41a6 
# 
# UVM_ERROR testbench.sv(847) @ 1843600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1843800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3b8b Expected Instruction=3b8b 
# 
# UVM_ERROR testbench.sv(847) @ 1843800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1844000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=08fa Expected Instruction=08fa 
# 
# UVM_ERROR testbench.sv(847) @ 1844000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1844200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e743 Expected Instruction=e743 
# 
# UVM_ERROR testbench.sv(847) @ 1844200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1844400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8eab Expected Instruction=8eab 
# 
# UVM_ERROR testbench.sv(847) @ 1844400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1844600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=73b9 Expected Instruction=73b9 
# 
# UVM_ERROR testbench.sv(847) @ 1844600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1844800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ba3 Expected Instruction=3ba3 
# 
# UVM_ERROR testbench.sv(847) @ 1844800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1845000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=393b Expected Instruction=393b 
# 
# UVM_ERROR testbench.sv(847) @ 1845000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1845200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b57b Expected Instruction=b57b 
# 
# UVM_ERROR testbench.sv(847) @ 1845200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1845400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0713 Expected Instruction=0713 
# 
# UVM_ERROR testbench.sv(847) @ 1845400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1845600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7df0 Expected Instruction=7df0 
# 
# UVM_ERROR testbench.sv(847) @ 1845600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1845800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9609 Expected Instruction=9609 
# 
# UVM_INFO testbench.sv(605) @ 1845800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1845800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1846000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9872 Expected Instruction=9872 
# 
# UVM_ERROR testbench.sv(847) @ 1846000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1846200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9579 Expected Instruction=9579 
# 
# UVM_ERROR testbench.sv(847) @ 1846200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1846400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7314 Expected Instruction=7314 
# 
# UVM_ERROR testbench.sv(847) @ 1846400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1846600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0e06 Expected Instruction=0e06 
# 
# UVM_INFO testbench.sv(605) @ 1846600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1846600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1846800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8faa Expected Instruction=8faa 
# 
# UVM_ERROR testbench.sv(847) @ 1846800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1847000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d2cc Expected Instruction=d2cc 
# 
# UVM_ERROR testbench.sv(847) @ 1847000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1847200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c428 Expected Instruction=c428 
# 
# UVM_INFO testbench.sv(605) @ 1847200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1847200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1847400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9a26 Expected Instruction=9a26 
# 
# UVM_INFO testbench.sv(605) @ 1847400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1847400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1847600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6c16 Expected Instruction=6c16 
# 
# UVM_INFO testbench.sv(605) @ 1847600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1847600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1847800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aea0 Expected Instruction=aea0 
# 
# UVM_ERROR testbench.sv(847) @ 1847800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1848000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=37e6 Expected Instruction=37e6 
# 
# UVM_ERROR testbench.sv(847) @ 1848000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1848200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eec7 Expected Instruction=eec7 
# 
# UVM_ERROR testbench.sv(847) @ 1848200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1848400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a67e Expected Instruction=a67e 
# 
# UVM_ERROR testbench.sv(847) @ 1848400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1848600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=255d Expected Instruction=255d 
# 
# UVM_ERROR testbench.sv(847) @ 1848600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1848800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9407 Expected Instruction=9407 
# 
# UVM_INFO testbench.sv(605) @ 1848800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1848800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1849000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9825 Expected Instruction=9825 
# 
# UVM_INFO testbench.sv(605) @ 1849000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# in1=    0, in2=    0, reconfig=0 reg scr1 and 2=           4           5
# UVM_INFO testbench.sv(830) @ 1849000000: uvm_test_top.env.sb [MOVE_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1849200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9063 Expected Instruction=9063 
# 
# UVM_ERROR testbench.sv(847) @ 1849200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1849400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b2a Expected Instruction=9b2a 
# 
# UVM_ERROR testbench.sv(847) @ 1849400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1849600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b593 Expected Instruction=b593 
# 
# UVM_ERROR testbench.sv(847) @ 1849600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1849800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cfd0 Expected Instruction=cfd0 
# 
# UVM_ERROR testbench.sv(847) @ 1849800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1850000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7f88 Expected Instruction=7f88 
# 
# UVM_ERROR testbench.sv(847) @ 1850000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1850200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b30 Expected Instruction=2b30 
# 
# UVM_ERROR testbench.sv(847) @ 1850200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1850400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1d09 Expected Instruction=1d09 
# 
# UVM_ERROR testbench.sv(847) @ 1850400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1850600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a74e Expected Instruction=a74e 
# 
# UVM_ERROR testbench.sv(847) @ 1850600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1850800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5441 Expected Instruction=5441 
# 
# UVM_ERROR testbench.sv(847) @ 1850800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1851000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1bc7 Expected Instruction=1bc7 
# 
# UVM_ERROR testbench.sv(847) @ 1851000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1851200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f90 Expected Instruction=5f90 
# 
# UVM_ERROR testbench.sv(847) @ 1851200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1851400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=85b2 Expected Instruction=85b2 
# 
# UVM_ERROR testbench.sv(847) @ 1851400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1851600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0254 Expected Instruction=0254 
# 
# UVM_ERROR testbench.sv(847) @ 1851600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1851800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9939 Expected Instruction=9939 
# 
# UVM_ERROR testbench.sv(847) @ 1851800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1852000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=832e Expected Instruction=832e 
# 
# UVM_ERROR testbench.sv(847) @ 1852000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1852200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ee0 Expected Instruction=9ee0 
# 
# UVM_ERROR testbench.sv(847) @ 1852200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1852400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c7a Expected Instruction=0c7a 
# 
# UVM_ERROR testbench.sv(847) @ 1852400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1852600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=414e Expected Instruction=414e 
# 
# UVM_ERROR testbench.sv(847) @ 1852600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1852800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ed0e Expected Instruction=ed0e 
# 
# UVM_ERROR testbench.sv(847) @ 1852800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1853000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ede6 Expected Instruction=ede6 
# 
# UVM_ERROR testbench.sv(847) @ 1853000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1853200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b173 Expected Instruction=b173 
# 
# UVM_ERROR testbench.sv(847) @ 1853200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1853400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d0ec Expected Instruction=d0ec 
# 
# UVM_ERROR testbench.sv(847) @ 1853400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1853600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f30 Expected Instruction=6f30 
# 
# UVM_ERROR testbench.sv(847) @ 1853600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1853800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=38e1 Expected Instruction=38e1 
# 
# UVM_ERROR testbench.sv(847) @ 1853800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1854000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e50 Expected Instruction=6e50 
# 
# UVM_ERROR testbench.sv(847) @ 1854000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1854200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4de9 Expected Instruction=4de9 
# 
# UVM_ERROR testbench.sv(847) @ 1854200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1854400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef0b Expected Instruction=ef0b 
# 
# UVM_ERROR testbench.sv(847) @ 1854400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1854600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=47a6 Expected Instruction=47a6 
# 
# UVM_ERROR testbench.sv(847) @ 1854600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1854800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5c51 Expected Instruction=5c51 
# 
# UVM_ERROR testbench.sv(847) @ 1854800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1855000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6082 Expected Instruction=6082 
# 
# UVM_ERROR testbench.sv(847) @ 1855000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1855200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1412 Expected Instruction=1412 
# 
# UVM_INFO testbench.sv(605) @ 1855200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1855200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1855400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb5d Expected Instruction=eb5d 
# 
# UVM_ERROR testbench.sv(847) @ 1855400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1855600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1cd2 Expected Instruction=1cd2 
# 
# UVM_ERROR testbench.sv(847) @ 1855600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1855800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=424a Expected Instruction=424a 
# 
# UVM_ERROR testbench.sv(847) @ 1855800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1856000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=daa1 Expected Instruction=daa1 
# 
# UVM_ERROR testbench.sv(847) @ 1856000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1856200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7f9f Expected Instruction=7f9f 
# 
# UVM_ERROR testbench.sv(847) @ 1856200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1856400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=198e Expected Instruction=198e 
# 
# UVM_ERROR testbench.sv(847) @ 1856400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1856600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e1f5 Expected Instruction=e1f5 
# 
# UVM_ERROR testbench.sv(847) @ 1856600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1856800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3342 Expected Instruction=3342 
# 
# UVM_ERROR testbench.sv(847) @ 1856800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1857000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2258 Expected Instruction=2258 
# 
# UVM_ERROR testbench.sv(847) @ 1857000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1857200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a489 Expected Instruction=a489 
# 
# UVM_ERROR testbench.sv(847) @ 1857200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1857400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0141 Expected Instruction=0141 
# 
# UVM_ERROR testbench.sv(847) @ 1857400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1857600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=481d Expected Instruction=481d 
# 
# UVM_INFO testbench.sv(605) @ 1857600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(684) @ 1857600000: uvm_test_top.env.sb [AND/NAND_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1857800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=964c Expected Instruction=964c 
# 
# UVM_ERROR testbench.sv(847) @ 1857800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1858000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b2d0 Expected Instruction=b2d0 
# 
# UVM_ERROR testbench.sv(847) @ 1858000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1858200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3e04 Expected Instruction=3e04 
# 
# UVM_INFO testbench.sv(605) @ 1858200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1858200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1858400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7422 Expected Instruction=7422 
# 
# UVM_INFO testbench.sv(605) @ 1858400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1858400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1858600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b040 Expected Instruction=b040 
# 
# UVM_ERROR testbench.sv(847) @ 1858600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1858800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e63 Expected Instruction=1e63 
# 
# UVM_ERROR testbench.sv(847) @ 1858800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1859000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7229 Expected Instruction=7229 
# 
# UVM_INFO testbench.sv(605) @ 1859000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1859000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1859200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=09c7 Expected Instruction=09c7 
# 
# UVM_ERROR testbench.sv(847) @ 1859200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1859400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1fb0 Expected Instruction=1fb0 
# 
# UVM_ERROR testbench.sv(847) @ 1859400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1859600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a8d8 Expected Instruction=a8d8 
# 
# UVM_ERROR testbench.sv(847) @ 1859600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1859800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c7a0 Expected Instruction=c7a0 
# 
# UVM_ERROR testbench.sv(847) @ 1859800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1860000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=abfa Expected Instruction=abfa 
# 
# UVM_ERROR testbench.sv(847) @ 1860000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1860200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c5ce Expected Instruction=c5ce 
# 
# UVM_ERROR testbench.sv(847) @ 1860200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1860400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2940 Expected Instruction=2940 
# 
# UVM_ERROR testbench.sv(847) @ 1860400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1860600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5c87 Expected Instruction=5c87 
# 
# UVM_ERROR testbench.sv(847) @ 1860600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1860800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8935 Expected Instruction=8935 
# 
# UVM_ERROR testbench.sv(847) @ 1860800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1861000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b30 Expected Instruction=1b30 
# 
# UVM_ERROR testbench.sv(847) @ 1861000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1861200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4e63 Expected Instruction=4e63 
# 
# UVM_ERROR testbench.sv(847) @ 1861200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1861400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ef6 Expected Instruction=2ef6 
# 
# UVM_ERROR testbench.sv(847) @ 1861400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1861600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0793 Expected Instruction=0793 
# 
# UVM_ERROR testbench.sv(847) @ 1861600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1861800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc7f Expected Instruction=cc7f 
# 
# UVM_ERROR testbench.sv(847) @ 1861800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1862000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=51ff Expected Instruction=51ff 
# 
# UVM_ERROR testbench.sv(847) @ 1862000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1862200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1c58 Expected Instruction=1c58 
# 
# UVM_ERROR testbench.sv(847) @ 1862200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1862400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7744 Expected Instruction=7744 
# 
# UVM_ERROR testbench.sv(847) @ 1862400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1862600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=23fa Expected Instruction=23fa 
# 
# UVM_ERROR testbench.sv(847) @ 1862600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1862800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0905 Expected Instruction=0905 
# 
# UVM_ERROR testbench.sv(847) @ 1862800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1863000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4aaa Expected Instruction=4aaa 
# 
# UVM_ERROR testbench.sv(847) @ 1863000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1863200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=921a Expected Instruction=921a 
# 
# UVM_INFO testbench.sv(605) @ 1863200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1863200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1863400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a7b1 Expected Instruction=a7b1 
# 
# UVM_ERROR testbench.sv(847) @ 1863400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1863600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3676 Expected Instruction=3676 
# 
# UVM_ERROR testbench.sv(847) @ 1863600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1863800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e4dd Expected Instruction=e4dd 
# 
# UVM_ERROR testbench.sv(847) @ 1863800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1864000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b5c Expected Instruction=8b5c 
# 
# UVM_ERROR testbench.sv(847) @ 1864000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1864200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=77fa Expected Instruction=77fa 
# 
# UVM_ERROR testbench.sv(847) @ 1864200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1864400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7c6b Expected Instruction=7c6b 
# 
# UVM_ERROR testbench.sv(847) @ 1864400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1864600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a4ee Expected Instruction=a4ee 
# 
# UVM_ERROR testbench.sv(847) @ 1864600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1864800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5881 Expected Instruction=5881 
# 
# UVM_ERROR testbench.sv(847) @ 1864800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1865000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a1b6 Expected Instruction=a1b6 
# 
# UVM_ERROR testbench.sv(847) @ 1865000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1865200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b0e6 Expected Instruction=b0e6 
# 
# UVM_ERROR testbench.sv(847) @ 1865200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1865400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a575 Expected Instruction=a575 
# 
# UVM_ERROR testbench.sv(847) @ 1865400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1865600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a95 Expected Instruction=3a95 
# 
# UVM_ERROR testbench.sv(847) @ 1865600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1865800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d2ac Expected Instruction=d2ac 
# 
# UVM_ERROR testbench.sv(847) @ 1865800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1866000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3807 Expected Instruction=3807 
# 
# UVM_INFO testbench.sv(605) @ 1866000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(655) @ 1866000000: uvm_test_top.env.sb [INCREMENT_FAIL] Actual Calculation=    0 Expected Calculation=    1 
# 
# UVM_INFO testbench.sv(602) @ 1866200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=594a Expected Instruction=594a 
# 
# UVM_ERROR testbench.sv(847) @ 1866200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1866400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=183f Expected Instruction=183f 
# 
# UVM_INFO testbench.sv(605) @ 1866400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(640) @ 1866400000: uvm_test_top.env.sb [SUBTRACTION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1866600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e117 Expected Instruction=e117 
# 
# UVM_ERROR testbench.sv(847) @ 1866600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1866800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa70 Expected Instruction=aa70 
# 
# UVM_ERROR testbench.sv(847) @ 1866800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1867000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7558 Expected Instruction=7558 
# 
# UVM_ERROR testbench.sv(847) @ 1867000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1867200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ece5 Expected Instruction=ece5 
# 
# UVM_ERROR testbench.sv(847) @ 1867200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1867400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=955d Expected Instruction=955d 
# 
# UVM_ERROR testbench.sv(847) @ 1867400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1867600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8bda Expected Instruction=8bda 
# 
# UVM_ERROR testbench.sv(847) @ 1867600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1867800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b4f1 Expected Instruction=b4f1 
# 
# UVM_ERROR testbench.sv(847) @ 1867800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1868000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4958 Expected Instruction=4958 
# 
# UVM_ERROR testbench.sv(847) @ 1868000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1868200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7e39 Expected Instruction=7e39 
# 
# UVM_INFO testbench.sv(605) @ 1868200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1868200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1868400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=76e5 Expected Instruction=76e5 
# 
# UVM_ERROR testbench.sv(847) @ 1868400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1868600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c7af Expected Instruction=c7af 
# 
# UVM_ERROR testbench.sv(847) @ 1868600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1868800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=56e1 Expected Instruction=56e1 
# 
# UVM_ERROR testbench.sv(847) @ 1868800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1869000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=72ce Expected Instruction=72ce 
# 
# UVM_ERROR testbench.sv(847) @ 1869000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1869200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a89c Expected Instruction=a89c 
# 
# UVM_ERROR testbench.sv(847) @ 1869200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1869400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8290 Expected Instruction=8290 
# 
# UVM_ERROR testbench.sv(847) @ 1869400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1869600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a3bd Expected Instruction=a3bd 
# 
# UVM_ERROR testbench.sv(847) @ 1869600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1869800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=76a2 Expected Instruction=76a2 
# 
# UVM_ERROR testbench.sv(847) @ 1869800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1870000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=18d3 Expected Instruction=18d3 
# 
# UVM_ERROR testbench.sv(847) @ 1870000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1870200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bacd Expected Instruction=bacd 
# 
# UVM_ERROR testbench.sv(847) @ 1870200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1870400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0fc2 Expected Instruction=0fc2 
# 
# UVM_ERROR testbench.sv(847) @ 1870400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1870600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0675 Expected Instruction=0675 
# 
# UVM_ERROR testbench.sv(847) @ 1870600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1870800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=543a Expected Instruction=543a 
# 
# UVM_INFO testbench.sv(605) @ 1870800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1870800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1871000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ac43 Expected Instruction=ac43 
# 
# UVM_ERROR testbench.sv(847) @ 1871000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1871200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3616 Expected Instruction=3616 
# 
# UVM_INFO testbench.sv(605) @ 1871200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1871200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1871400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4134 Expected Instruction=4134 
# 
# UVM_ERROR testbench.sv(847) @ 1871400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1871600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=82b5 Expected Instruction=82b5 
# 
# UVM_ERROR testbench.sv(847) @ 1871600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1871800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2f12 Expected Instruction=2f12 
# 
# UVM_ERROR testbench.sv(847) @ 1871800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1872000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c031 Expected Instruction=c031 
# 
# UVM_INFO testbench.sv(605) @ 1872000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(752) @ 1872000000: uvm_test_top.env.sb [SHIFT_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1872200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de3b Expected Instruction=de3b 
# 
# UVM_INFO testbench.sv(605) @ 1872200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1872200000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=56891 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 1872400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c9d9 Expected Instruction=c9d9 
# 
# UVM_ERROR testbench.sv(847) @ 1872400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1872600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc21 Expected Instruction=dc21 
# 
# UVM_INFO testbench.sv(605) @ 1872600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1872600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=56353 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 1872800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3265 Expected Instruction=3265 
# 
# UVM_ERROR testbench.sv(847) @ 1872800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1873000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd9c Expected Instruction=bd9c 
# 
# UVM_ERROR testbench.sv(847) @ 1873000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1873200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a65a Expected Instruction=a65a 
# 
# UVM_ERROR testbench.sv(847) @ 1873200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1873400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e047 Expected Instruction=e047 
# 
# UVM_ERROR testbench.sv(847) @ 1873400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1873600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5693 Expected Instruction=5693 
# 
# UVM_ERROR testbench.sv(847) @ 1873600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1873800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1cff Expected Instruction=1cff 
# 
# UVM_ERROR testbench.sv(847) @ 1873800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1874000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=60d1 Expected Instruction=60d1 
# 
# UVM_ERROR testbench.sv(847) @ 1874000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1874200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3e3d Expected Instruction=3e3d 
# 
# UVM_INFO testbench.sv(605) @ 1874200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1874200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1874400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae18 Expected Instruction=ae18 
# 
# UVM_INFO testbench.sv(605) @ 1874400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1874400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1874600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=48f8 Expected Instruction=48f8 
# 
# UVM_ERROR testbench.sv(847) @ 1874600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1874800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b3bf Expected Instruction=b3bf 
# 
# UVM_ERROR testbench.sv(847) @ 1874800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1875000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7aa5 Expected Instruction=7aa5 
# 
# UVM_ERROR testbench.sv(847) @ 1875000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1875200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cda9 Expected Instruction=cda9 
# 
# UVM_ERROR testbench.sv(847) @ 1875200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1875400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=32d1 Expected Instruction=32d1 
# 
# UVM_ERROR testbench.sv(847) @ 1875400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1875600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a4c4 Expected Instruction=a4c4 
# 
# UVM_ERROR testbench.sv(847) @ 1875600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1875800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2804 Expected Instruction=2804 
# 
# UVM_INFO testbench.sv(605) @ 1875800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(666) @ 1875800000: uvm_test_top.env.sb [DECREMENT_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1876000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5633 Expected Instruction=5633 
# 
# UVM_INFO testbench.sv(605) @ 1876000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1876000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1876200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a8a6 Expected Instruction=a8a6 
# 
# UVM_ERROR testbench.sv(847) @ 1876200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1876400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df5a Expected Instruction=df5a 
# 
# UVM_ERROR testbench.sv(847) @ 1876400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1876600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4306 Expected Instruction=4306 
# 
# UVM_ERROR testbench.sv(847) @ 1876600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1876800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=718f Expected Instruction=718f 
# 
# UVM_ERROR testbench.sv(847) @ 1876800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1877000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=15ed Expected Instruction=15ed 
# 
# UVM_ERROR testbench.sv(847) @ 1877000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1877200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=219f Expected Instruction=219f 
# 
# UVM_ERROR testbench.sv(847) @ 1877200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1877400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=773a Expected Instruction=773a 
# 
# UVM_ERROR testbench.sv(847) @ 1877400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1877600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9224 Expected Instruction=9224 
# 
# UVM_INFO testbench.sv(605) @ 1877600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1877600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1877800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=64e1 Expected Instruction=64e1 
# 
# UVM_ERROR testbench.sv(847) @ 1877800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1878000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=abdb Expected Instruction=abdb 
# 
# UVM_ERROR testbench.sv(847) @ 1878000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1878200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=29e3 Expected Instruction=29e3 
# 
# UVM_ERROR testbench.sv(847) @ 1878200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1878400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4852 Expected Instruction=4852 
# 
# UVM_ERROR testbench.sv(847) @ 1878400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1878600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd6c Expected Instruction=bd6c 
# 
# UVM_ERROR testbench.sv(847) @ 1878600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1878800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8ce2 Expected Instruction=8ce2 
# 
# UVM_ERROR testbench.sv(847) @ 1878800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1879000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=40b2 Expected Instruction=40b2 
# 
# UVM_ERROR testbench.sv(847) @ 1879000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1879200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3b33 Expected Instruction=3b33 
# 
# UVM_ERROR testbench.sv(847) @ 1879200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1879400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=43fc Expected Instruction=43fc 
# 
# UVM_ERROR testbench.sv(847) @ 1879400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1879600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d0cc Expected Instruction=d0cc 
# 
# UVM_ERROR testbench.sv(847) @ 1879600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1879800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7fa7 Expected Instruction=7fa7 
# 
# UVM_ERROR testbench.sv(847) @ 1879800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1880000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=27fc Expected Instruction=27fc 
# 
# UVM_ERROR testbench.sv(847) @ 1880000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1880200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7490 Expected Instruction=7490 
# 
# UVM_ERROR testbench.sv(847) @ 1880200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1880400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4cfe Expected Instruction=4cfe 
# 
# UVM_ERROR testbench.sv(847) @ 1880400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1880600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e44c Expected Instruction=e44c 
# 
# UVM_ERROR testbench.sv(847) @ 1880600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1880800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1328 Expected Instruction=1328 
# 
# UVM_ERROR testbench.sv(847) @ 1880800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1881000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e03e Expected Instruction=e03e 
# 
# UVM_INFO testbench.sv(605) @ 1881000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1881000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=57406 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1881200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1dc2 Expected Instruction=1dc2 
# 
# UVM_ERROR testbench.sv(847) @ 1881200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1881400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c93e Expected Instruction=c93e 
# 
# UVM_ERROR testbench.sv(847) @ 1881400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1881600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=19ac Expected Instruction=19ac 
# 
# UVM_ERROR testbench.sv(847) @ 1881600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1881800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e8b Expected Instruction=9e8b 
# 
# UVM_ERROR testbench.sv(847) @ 1881800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1882000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=623d Expected Instruction=623d 
# 
# UVM_INFO testbench.sv(605) @ 1882000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1882000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1882200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=60bf Expected Instruction=60bf 
# 
# UVM_ERROR testbench.sv(847) @ 1882200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1882400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d5d1 Expected Instruction=d5d1 
# 
# UVM_ERROR testbench.sv(847) @ 1882400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1882600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3621 Expected Instruction=3621 
# 
# UVM_INFO testbench.sv(605) @ 1882600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1882600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1882800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e622 Expected Instruction=e622 
# 
# UVM_INFO testbench.sv(605) @ 1882800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1882800000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=58914 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1883000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae7a Expected Instruction=ae7a 
# 
# UVM_ERROR testbench.sv(847) @ 1883000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1883200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e444 Expected Instruction=e444 
# 
# UVM_ERROR testbench.sv(847) @ 1883200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1883400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d41b Expected Instruction=d41b 
# 
# UVM_INFO testbench.sv(605) @ 1883400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1883400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=54299 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 1883600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=11c7 Expected Instruction=11c7 
# 
# UVM_ERROR testbench.sv(847) @ 1883600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1883800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dea4 Expected Instruction=dea4 
# 
# UVM_ERROR testbench.sv(847) @ 1883800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1884000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb0d Expected Instruction=bb0d 
# 
# UVM_ERROR testbench.sv(847) @ 1884000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1884200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=25d9 Expected Instruction=25d9 
# 
# UVM_ERROR testbench.sv(847) @ 1884200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1884400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=28de Expected Instruction=28de 
# 
# UVM_ERROR testbench.sv(847) @ 1884400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1884600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=221c Expected Instruction=221c 
# 
# UVM_INFO testbench.sv(605) @ 1884600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1884600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1884800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8a73 Expected Instruction=8a73 
# 
# UVM_ERROR testbench.sv(847) @ 1884800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1885000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=df1d Expected Instruction=df1d 
# 
# UVM_ERROR testbench.sv(847) @ 1885000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1885200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9094 Expected Instruction=9094 
# 
# UVM_ERROR testbench.sv(847) @ 1885200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1885400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=11cc Expected Instruction=11cc 
# 
# UVM_ERROR testbench.sv(847) @ 1885400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1885600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=81f7 Expected Instruction=81f7 
# 
# UVM_ERROR testbench.sv(847) @ 1885600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1885800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2a66 Expected Instruction=2a66 
# 
# UVM_ERROR testbench.sv(847) @ 1885800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1886000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ed57 Expected Instruction=ed57 
# 
# UVM_ERROR testbench.sv(847) @ 1886000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1886200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9eb8 Expected Instruction=9eb8 
# 
# UVM_ERROR testbench.sv(847) @ 1886200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1886400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e10d Expected Instruction=e10d 
# 
# UVM_ERROR testbench.sv(847) @ 1886400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1886600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=055c Expected Instruction=055c 
# 
# UVM_ERROR testbench.sv(847) @ 1886600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1886800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5bad Expected Instruction=5bad 
# 
# UVM_ERROR testbench.sv(847) @ 1886800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1887000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=13bc Expected Instruction=13bc 
# 
# UVM_ERROR testbench.sv(847) @ 1887000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1887200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e6f0 Expected Instruction=e6f0 
# 
# UVM_ERROR testbench.sv(847) @ 1887200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1887400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=73a2 Expected Instruction=73a2 
# 
# UVM_ERROR testbench.sv(847) @ 1887400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1887600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6ec2 Expected Instruction=6ec2 
# 
# UVM_ERROR testbench.sv(847) @ 1887600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1887800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a2d7 Expected Instruction=a2d7 
# 
# UVM_ERROR testbench.sv(847) @ 1887800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1888000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d212 Expected Instruction=d212 
# 
# UVM_INFO testbench.sv(605) @ 1888000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1888000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=53778 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 1888200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=08c8 Expected Instruction=08c8 
# 
# UVM_ERROR testbench.sv(847) @ 1888200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1888400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b5b Expected Instruction=6b5b 
# 
# UVM_ERROR testbench.sv(847) @ 1888400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1888600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=25a4 Expected Instruction=25a4 
# 
# UVM_ERROR testbench.sv(847) @ 1888600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1888800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9929 Expected Instruction=9929 
# 
# UVM_ERROR testbench.sv(847) @ 1888800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1889000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eed9 Expected Instruction=eed9 
# 
# UVM_ERROR testbench.sv(847) @ 1889000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1889200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a546 Expected Instruction=a546 
# 
# UVM_ERROR testbench.sv(847) @ 1889200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1889400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1bb8 Expected Instruction=1bb8 
# 
# UVM_ERROR testbench.sv(847) @ 1889400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1889600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0caa Expected Instruction=0caa 
# 
# UVM_ERROR testbench.sv(847) @ 1889600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1889800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd3c Expected Instruction=bd3c 
# 
# UVM_ERROR testbench.sv(847) @ 1889800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1890000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc67 Expected Instruction=cc67 
# 
# UVM_ERROR testbench.sv(847) @ 1890000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1890200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c1f5 Expected Instruction=c1f5 
# 
# UVM_ERROR testbench.sv(847) @ 1890200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1890400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=68e0 Expected Instruction=68e0 
# 
# UVM_ERROR testbench.sv(847) @ 1890400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1890600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0cd7 Expected Instruction=0cd7 
# 
# UVM_ERROR testbench.sv(847) @ 1890600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1890800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=09a8 Expected Instruction=09a8 
# 
# UVM_ERROR testbench.sv(847) @ 1890800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1891000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d026 Expected Instruction=d026 
# 
# UVM_INFO testbench.sv(605) @ 1891000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1891000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=53286 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 1891200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=926d Expected Instruction=926d 
# 
# UVM_ERROR testbench.sv(847) @ 1891200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1891400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb55 Expected Instruction=cb55 
# 
# UVM_ERROR testbench.sv(847) @ 1891400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1891600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5dce Expected Instruction=5dce 
# 
# UVM_ERROR testbench.sv(847) @ 1891600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1891800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8bf9 Expected Instruction=8bf9 
# 
# UVM_ERROR testbench.sv(847) @ 1891800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1892000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e5af Expected Instruction=e5af 
# 
# UVM_ERROR testbench.sv(847) @ 1892000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1892200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3dd9 Expected Instruction=3dd9 
# 
# UVM_ERROR testbench.sv(847) @ 1892200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1892400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4171 Expected Instruction=4171 
# 
# UVM_ERROR testbench.sv(847) @ 1892400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1892600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=51ea Expected Instruction=51ea 
# 
# UVM_ERROR testbench.sv(847) @ 1892600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1892800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7bfc Expected Instruction=7bfc 
# 
# UVM_ERROR testbench.sv(847) @ 1892800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1893000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1617 Expected Instruction=1617 
# 
# UVM_INFO testbench.sv(605) @ 1893000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1893000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1893200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=83aa Expected Instruction=83aa 
# 
# UVM_ERROR testbench.sv(847) @ 1893200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1893400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e03c Expected Instruction=e03c 
# 
# UVM_INFO testbench.sv(605) @ 1893400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1893400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=57404 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1893600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e5e1 Expected Instruction=e5e1 
# 
# UVM_ERROR testbench.sv(847) @ 1893600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1893800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec6e Expected Instruction=ec6e 
# 
# UVM_ERROR testbench.sv(847) @ 1893800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1894000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2def Expected Instruction=2def 
# 
# UVM_ERROR testbench.sv(847) @ 1894000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1894200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b02 Expected Instruction=2b02 
# 
# UVM_ERROR testbench.sv(847) @ 1894200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1894400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b48 Expected Instruction=2b48 
# 
# UVM_ERROR testbench.sv(847) @ 1894400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1894600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ca5c Expected Instruction=ca5c 
# 
# UVM_ERROR testbench.sv(847) @ 1894600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1894800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=66bf Expected Instruction=66bf 
# 
# UVM_ERROR testbench.sv(847) @ 1894800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1895000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b56b Expected Instruction=b56b 
# 
# UVM_ERROR testbench.sv(847) @ 1895000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1895200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c446 Expected Instruction=c446 
# 
# UVM_ERROR testbench.sv(847) @ 1895200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1895400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6acd Expected Instruction=6acd 
# 
# UVM_ERROR testbench.sv(847) @ 1895400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1895600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=32b0 Expected Instruction=32b0 
# 
# UVM_ERROR testbench.sv(847) @ 1895600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1895800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6e16 Expected Instruction=6e16 
# 
# UVM_INFO testbench.sv(605) @ 1895800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1895800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1896000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4c53 Expected Instruction=4c53 
# 
# UVM_ERROR testbench.sv(847) @ 1896000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1896200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=11a2 Expected Instruction=11a2 
# 
# UVM_ERROR testbench.sv(847) @ 1896200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1896400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bb51 Expected Instruction=bb51 
# 
# UVM_ERROR testbench.sv(847) @ 1896400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1896600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ac05 Expected Instruction=ac05 
# 
# UVM_INFO testbench.sv(605) @ 1896600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1896600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1896800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9adb Expected Instruction=9adb 
# 
# UVM_ERROR testbench.sv(847) @ 1896800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1897000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2233 Expected Instruction=2233 
# 
# UVM_INFO testbench.sv(605) @ 1897000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1897000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1897200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dc40 Expected Instruction=dc40 
# 
# UVM_ERROR testbench.sv(847) @ 1897200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1897400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ddb Expected Instruction=4ddb 
# 
# UVM_ERROR testbench.sv(847) @ 1897400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1897600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5103 Expected Instruction=5103 
# 
# UVM_ERROR testbench.sv(847) @ 1897600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1897800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e7c0 Expected Instruction=e7c0 
# 
# UVM_ERROR testbench.sv(847) @ 1897800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1898000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c6d Expected Instruction=3c6d 
# 
# UVM_ERROR testbench.sv(847) @ 1898000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1898200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eefe Expected Instruction=eefe 
# 
# UVM_ERROR testbench.sv(847) @ 1898200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1898400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c64 Expected Instruction=9c64 
# 
# UVM_ERROR testbench.sv(847) @ 1898400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1898600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6513 Expected Instruction=6513 
# 
# UVM_ERROR testbench.sv(847) @ 1898600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1898800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3087 Expected Instruction=3087 
# 
# UVM_ERROR testbench.sv(847) @ 1898800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1899000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=783c Expected Instruction=783c 
# 
# UVM_INFO testbench.sv(605) @ 1899000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(738) @ 1899000000: uvm_test_top.env.sb [BUFF/INV_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1899200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eef7 Expected Instruction=eef7 
# 
# UVM_ERROR testbench.sv(847) @ 1899200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1899400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aaa1 Expected Instruction=aaa1 
# 
# UVM_ERROR testbench.sv(847) @ 1899400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1899600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e21b Expected Instruction=e21b 
# 
# UVM_INFO testbench.sv(605) @ 1899600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1899600000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=57883 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1899800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8899 Expected Instruction=8899 
# 
# UVM_ERROR testbench.sv(847) @ 1899800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1900000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=183a Expected Instruction=183a 
# 
# UVM_INFO testbench.sv(605) @ 1900000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(640) @ 1900000000: uvm_test_top.env.sb [SUBTRACTION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1900200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a8ed Expected Instruction=a8ed 
# 
# UVM_ERROR testbench.sv(847) @ 1900200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1900400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6aeb Expected Instruction=6aeb 
# 
# UVM_ERROR testbench.sv(847) @ 1900400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1900600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=168b Expected Instruction=168b 
# 
# UVM_ERROR testbench.sv(847) @ 1900600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1900800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e81b Expected Instruction=e81b 
# 
# UVM_INFO testbench.sv(605) @ 1900800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1900800000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=59419 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1901000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=26eb Expected Instruction=26eb 
# 
# UVM_ERROR testbench.sv(847) @ 1901000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1901200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c6c5 Expected Instruction=c6c5 
# 
# UVM_ERROR testbench.sv(847) @ 1901200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1901400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5c3d Expected Instruction=5c3d 
# 
# UVM_INFO testbench.sv(605) @ 1901400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1901400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1901600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9281 Expected Instruction=9281 
# 
# UVM_ERROR testbench.sv(847) @ 1901600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1901800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2489 Expected Instruction=2489 
# 
# UVM_ERROR testbench.sv(847) @ 1901800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1902000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2504 Expected Instruction=2504 
# 
# UVM_ERROR testbench.sv(847) @ 1902000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1902200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e49b Expected Instruction=e49b 
# 
# UVM_ERROR testbench.sv(847) @ 1902200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1902400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3615 Expected Instruction=3615 
# 
# UVM_INFO testbench.sv(605) @ 1902400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1902400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1902600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d5fa Expected Instruction=d5fa 
# 
# UVM_ERROR testbench.sv(847) @ 1902600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1902800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=16db Expected Instruction=16db 
# 
# UVM_ERROR testbench.sv(847) @ 1902800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1903000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb6e Expected Instruction=cb6e 
# 
# UVM_ERROR testbench.sv(847) @ 1903000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1903200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc52 Expected Instruction=cc52 
# 
# UVM_ERROR testbench.sv(847) @ 1903200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1903400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e624 Expected Instruction=e624 
# 
# UVM_INFO testbench.sv(605) @ 1903400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1903400000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=58916 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1903600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=51a5 Expected Instruction=51a5 
# 
# UVM_ERROR testbench.sv(847) @ 1903600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1903800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=871e Expected Instruction=871e 
# 
# UVM_ERROR testbench.sv(847) @ 1903800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1904000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c317 Expected Instruction=c317 
# 
# UVM_ERROR testbench.sv(847) @ 1904000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1904200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=353e Expected Instruction=353e 
# 
# UVM_ERROR testbench.sv(847) @ 1904200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1904400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3beb Expected Instruction=3beb 
# 
# UVM_ERROR testbench.sv(847) @ 1904400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1904600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eaf8 Expected Instruction=eaf8 
# 
# UVM_ERROR testbench.sv(847) @ 1904600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1904800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e98 Expected Instruction=9e98 
# 
# UVM_ERROR testbench.sv(847) @ 1904800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1905000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eda2 Expected Instruction=eda2 
# 
# UVM_ERROR testbench.sv(847) @ 1905000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1905200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f1e Expected Instruction=6f1e 
# 
# UVM_ERROR testbench.sv(847) @ 1905200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1905400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9c66 Expected Instruction=9c66 
# 
# UVM_ERROR testbench.sv(847) @ 1905400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1905600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba51 Expected Instruction=ba51 
# 
# UVM_ERROR testbench.sv(847) @ 1905600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1905800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c17f Expected Instruction=c17f 
# 
# UVM_ERROR testbench.sv(847) @ 1905800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1906000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb71 Expected Instruction=cb71 
# 
# UVM_ERROR testbench.sv(847) @ 1906000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1906200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cdda Expected Instruction=cdda 
# 
# UVM_ERROR testbench.sv(847) @ 1906200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1906400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=641f Expected Instruction=641f 
# 
# UVM_INFO testbench.sv(605) @ 1906400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1906400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1906600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4f2a Expected Instruction=4f2a 
# 
# UVM_ERROR testbench.sv(847) @ 1906600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1906800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e9d Expected Instruction=5e9d 
# 
# UVM_ERROR testbench.sv(847) @ 1906800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1907000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8471 Expected Instruction=8471 
# 
# UVM_ERROR testbench.sv(847) @ 1907000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1907200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae70 Expected Instruction=ae70 
# 
# UVM_ERROR testbench.sv(847) @ 1907200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1907400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8cff Expected Instruction=8cff 
# 
# UVM_ERROR testbench.sv(847) @ 1907400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1907600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=03ea Expected Instruction=03ea 
# 
# UVM_ERROR testbench.sv(847) @ 1907600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1907800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=35d4 Expected Instruction=35d4 
# 
# UVM_ERROR testbench.sv(847) @ 1907800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1908000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=943f Expected Instruction=943f 
# 
# UVM_INFO testbench.sv(605) @ 1908000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1908000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1908200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d7be Expected Instruction=d7be 
# 
# UVM_ERROR testbench.sv(847) @ 1908200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1908400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bdb0 Expected Instruction=bdb0 
# 
# UVM_ERROR testbench.sv(847) @ 1908400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1908600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=deb3 Expected Instruction=deb3 
# 
# UVM_ERROR testbench.sv(847) @ 1908600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1908800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9f39 Expected Instruction=9f39 
# 
# UVM_ERROR testbench.sv(847) @ 1908800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1909000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e540 Expected Instruction=e540 
# 
# UVM_ERROR testbench.sv(847) @ 1909000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1909200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cbcf Expected Instruction=cbcf 
# 
# UVM_ERROR testbench.sv(847) @ 1909200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1909400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3846 Expected Instruction=3846 
# 
# UVM_ERROR testbench.sv(847) @ 1909400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1909600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9739 Expected Instruction=9739 
# 
# UVM_ERROR testbench.sv(847) @ 1909600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1909800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b017 Expected Instruction=b017 
# 
# UVM_INFO testbench.sv(605) @ 1909800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1909800000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=7
# 
# UVM_INFO testbench.sv(602) @ 1910000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d0d1 Expected Instruction=d0d1 
# 
# UVM_ERROR testbench.sv(847) @ 1910000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1910200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6560 Expected Instruction=6560 
# 
# UVM_ERROR testbench.sv(847) @ 1910200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1910400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1b0d Expected Instruction=1b0d 
# 
# UVM_ERROR testbench.sv(847) @ 1910400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1910600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d6c Expected Instruction=5d6c 
# 
# UVM_ERROR testbench.sv(847) @ 1910600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1910800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0007 Expected Instruction=0007 
# 
# UVM_INFO testbench.sv(605) @ 1910800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(629) @ 1910800000: uvm_test_top.env.sb [ADDITION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1911000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7f62 Expected Instruction=7f62 
# 
# UVM_ERROR testbench.sv(847) @ 1911000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1911200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=589b Expected Instruction=589b 
# 
# UVM_ERROR testbench.sv(847) @ 1911200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1911400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=efe9 Expected Instruction=efe9 
# 
# UVM_ERROR testbench.sv(847) @ 1911400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1911600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=80d3 Expected Instruction=80d3 
# 
# UVM_ERROR testbench.sv(847) @ 1911600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1911800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cbbe Expected Instruction=cbbe 
# 
# UVM_ERROR testbench.sv(847) @ 1911800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1912000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b2f0 Expected Instruction=b2f0 
# 
# UVM_ERROR testbench.sv(847) @ 1912000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1912200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b374 Expected Instruction=b374 
# 
# UVM_ERROR testbench.sv(847) @ 1912200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1912400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=826e Expected Instruction=826e 
# 
# UVM_ERROR testbench.sv(847) @ 1912400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1912600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1f4d Expected Instruction=1f4d 
# 
# UVM_ERROR testbench.sv(847) @ 1912600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1912800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb3b Expected Instruction=eb3b 
# 
# UVM_ERROR testbench.sv(847) @ 1912800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1913000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9e3a Expected Instruction=9e3a 
# 
# UVM_INFO testbench.sv(605) @ 1913000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1913000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1913200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee5e Expected Instruction=ee5e 
# 
# UVM_ERROR testbench.sv(847) @ 1913200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1913400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb6a Expected Instruction=eb6a 
# 
# UVM_ERROR testbench.sv(847) @ 1913400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1913600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ef95 Expected Instruction=ef95 
# 
# UVM_ERROR testbench.sv(847) @ 1913600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1913800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3be5 Expected Instruction=3be5 
# 
# UVM_ERROR testbench.sv(847) @ 1913800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1914000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=742e Expected Instruction=742e 
# 
# UVM_INFO testbench.sv(605) @ 1914000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1914000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1914200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6be9 Expected Instruction=6be9 
# 
# UVM_ERROR testbench.sv(847) @ 1914200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1914400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d56e Expected Instruction=d56e 
# 
# UVM_ERROR testbench.sv(847) @ 1914400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1914600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4946 Expected Instruction=4946 
# 
# UVM_ERROR testbench.sv(847) @ 1914600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1914800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4b2c Expected Instruction=4b2c 
# 
# UVM_ERROR testbench.sv(847) @ 1914800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1915000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c4d9 Expected Instruction=c4d9 
# 
# UVM_ERROR testbench.sv(847) @ 1915000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1915200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa22 Expected Instruction=aa22 
# 
# UVM_INFO testbench.sv(605) @ 1915200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1915200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1915400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=59b8 Expected Instruction=59b8 
# 
# UVM_ERROR testbench.sv(847) @ 1915400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1915600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ece Expected Instruction=2ece 
# 
# UVM_ERROR testbench.sv(847) @ 1915600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1915800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d497 Expected Instruction=d497 
# 
# UVM_ERROR testbench.sv(847) @ 1915800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1916000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=862e Expected Instruction=862e 
# 
# UVM_INFO testbench.sv(605) @ 1916000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1916000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1916200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8eda Expected Instruction=8eda 
# 
# UVM_ERROR testbench.sv(847) @ 1916200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1916400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=85a9 Expected Instruction=85a9 
# 
# UVM_ERROR testbench.sv(847) @ 1916400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1916600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0009 Expected Instruction=0009 
# 
# UVM_INFO testbench.sv(605) @ 1916600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(629) @ 1916600000: uvm_test_top.env.sb [ADDITION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1916800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5244 Expected Instruction=5244 
# 
# UVM_ERROR testbench.sv(847) @ 1916800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1917000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e10f Expected Instruction=e10f 
# 
# UVM_ERROR testbench.sv(847) @ 1917000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1917200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ba2c Expected Instruction=ba2c 
# 
# UVM_INFO testbench.sv(605) @ 1917200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1917200000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=4
# 
# UVM_INFO testbench.sv(602) @ 1917400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a07d Expected Instruction=a07d 
# 
# UVM_ERROR testbench.sv(847) @ 1917400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1917600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ceec Expected Instruction=ceec 
# 
# UVM_ERROR testbench.sv(847) @ 1917600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1917800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=113b Expected Instruction=113b 
# 
# UVM_ERROR testbench.sv(847) @ 1917800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1918000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d851 Expected Instruction=d851 
# 
# UVM_ERROR testbench.sv(847) @ 1918000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1918200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ae93 Expected Instruction=ae93 
# 
# UVM_ERROR testbench.sv(847) @ 1918200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1918400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd91 Expected Instruction=bd91 
# 
# UVM_ERROR testbench.sv(847) @ 1918400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1918600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de81 Expected Instruction=de81 
# 
# UVM_ERROR testbench.sv(847) @ 1918600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1918800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bbfb Expected Instruction=bbfb 
# 
# UVM_ERROR testbench.sv(847) @ 1918800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1919000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=67ba Expected Instruction=67ba 
# 
# UVM_ERROR testbench.sv(847) @ 1919000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1919200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cab9 Expected Instruction=cab9 
# 
# UVM_ERROR testbench.sv(847) @ 1919200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1919400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d8a Expected Instruction=3d8a 
# 
# UVM_ERROR testbench.sv(847) @ 1919400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1919600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6eb8 Expected Instruction=6eb8 
# 
# UVM_ERROR testbench.sv(847) @ 1919600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1919800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cba6 Expected Instruction=cba6 
# 
# UVM_ERROR testbench.sv(847) @ 1919800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1920000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=793b Expected Instruction=793b 
# 
# UVM_ERROR testbench.sv(847) @ 1920000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1920200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=809e Expected Instruction=809e 
# 
# UVM_ERROR testbench.sv(847) @ 1920200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1920400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3e4f Expected Instruction=3e4f 
# 
# UVM_ERROR testbench.sv(847) @ 1920400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1920600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0447 Expected Instruction=0447 
# 
# UVM_ERROR testbench.sv(847) @ 1920600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1920800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c658 Expected Instruction=c658 
# 
# UVM_ERROR testbench.sv(847) @ 1920800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1921000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=80ad Expected Instruction=80ad 
# 
# UVM_ERROR testbench.sv(847) @ 1921000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1921200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a466 Expected Instruction=a466 
# 
# UVM_ERROR testbench.sv(847) @ 1921200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1921400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d86d Expected Instruction=d86d 
# 
# UVM_ERROR testbench.sv(847) @ 1921400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1921600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=47c2 Expected Instruction=47c2 
# 
# UVM_ERROR testbench.sv(847) @ 1921600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1921800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e64c Expected Instruction=e64c 
# 
# UVM_ERROR testbench.sv(847) @ 1921800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1922000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c57 Expected Instruction=0c57 
# 
# UVM_ERROR testbench.sv(847) @ 1922000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1922200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e3c5 Expected Instruction=e3c5 
# 
# UVM_ERROR testbench.sv(847) @ 1922200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1922400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ca6 Expected Instruction=1ca6 
# 
# UVM_ERROR testbench.sv(847) @ 1922400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1922600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a0df Expected Instruction=a0df 
# 
# UVM_ERROR testbench.sv(847) @ 1922600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1922800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7486 Expected Instruction=7486 
# 
# UVM_ERROR testbench.sv(847) @ 1922800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1923000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a3b9 Expected Instruction=a3b9 
# 
# UVM_ERROR testbench.sv(847) @ 1923000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1923200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea20 Expected Instruction=ea20 
# 
# UVM_INFO testbench.sv(605) @ 1923200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1923200000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=59936 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1923400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6427 Expected Instruction=6427 
# 
# UVM_INFO testbench.sv(605) @ 1923400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1923400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1923600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c317 Expected Instruction=c317 
# 
# UVM_ERROR testbench.sv(847) @ 1923600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1923800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e47 Expected Instruction=5e47 
# 
# UVM_ERROR testbench.sv(847) @ 1923800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1924000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e106 Expected Instruction=e106 
# 
# UVM_ERROR testbench.sv(847) @ 1924000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1924200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4279 Expected Instruction=4279 
# 
# UVM_ERROR testbench.sv(847) @ 1924200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1924400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0a89 Expected Instruction=0a89 
# 
# UVM_ERROR testbench.sv(847) @ 1924400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1924600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b295 Expected Instruction=b295 
# 
# UVM_ERROR testbench.sv(847) @ 1924600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1924800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a6f6 Expected Instruction=a6f6 
# 
# UVM_ERROR testbench.sv(847) @ 1924800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1925000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b06a Expected Instruction=b06a 
# 
# UVM_ERROR testbench.sv(847) @ 1925000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1925200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=06e6 Expected Instruction=06e6 
# 
# UVM_ERROR testbench.sv(847) @ 1925200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1925400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c553 Expected Instruction=c553 
# 
# UVM_ERROR testbench.sv(847) @ 1925400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1925600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=420b Expected Instruction=420b 
# 
# UVM_INFO testbench.sv(605) @ 1925600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1925600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1925800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8120 Expected Instruction=8120 
# 
# UVM_ERROR testbench.sv(847) @ 1925800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1926000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c76f Expected Instruction=c76f 
# 
# UVM_ERROR testbench.sv(847) @ 1926000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1926200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aac4 Expected Instruction=aac4 
# 
# UVM_ERROR testbench.sv(847) @ 1926200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1926400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=28ef Expected Instruction=28ef 
# 
# UVM_ERROR testbench.sv(847) @ 1926400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1926600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=30d6 Expected Instruction=30d6 
# 
# UVM_ERROR testbench.sv(847) @ 1926600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1926800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0538 Expected Instruction=0538 
# 
# UVM_ERROR testbench.sv(847) @ 1926800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1927000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=06ee Expected Instruction=06ee 
# 
# UVM_ERROR testbench.sv(847) @ 1927000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1927200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2376 Expected Instruction=2376 
# 
# UVM_ERROR testbench.sv(847) @ 1927200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1927400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9cee Expected Instruction=9cee 
# 
# UVM_ERROR testbench.sv(847) @ 1927400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1927600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ad51 Expected Instruction=ad51 
# 
# UVM_ERROR testbench.sv(847) @ 1927600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1927800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de4c Expected Instruction=de4c 
# 
# UVM_ERROR testbench.sv(847) @ 1927800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1928000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=28f3 Expected Instruction=28f3 
# 
# UVM_ERROR testbench.sv(847) @ 1928000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1928200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8935 Expected Instruction=8935 
# 
# UVM_ERROR testbench.sv(847) @ 1928200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1928400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1a71 Expected Instruction=1a71 
# 
# UVM_ERROR testbench.sv(847) @ 1928400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1928600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=29ea Expected Instruction=29ea 
# 
# UVM_ERROR testbench.sv(847) @ 1928600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1928800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a5e4 Expected Instruction=a5e4 
# 
# UVM_ERROR testbench.sv(847) @ 1928800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1929000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=09ab Expected Instruction=09ab 
# 
# UVM_ERROR testbench.sv(847) @ 1929000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1929200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4283 Expected Instruction=4283 
# 
# UVM_ERROR testbench.sv(847) @ 1929200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1929400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0c7d Expected Instruction=0c7d 
# 
# UVM_ERROR testbench.sv(847) @ 1929400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1929600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3352 Expected Instruction=3352 
# 
# UVM_ERROR testbench.sv(847) @ 1929600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1929800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=472d Expected Instruction=472d 
# 
# UVM_ERROR testbench.sv(847) @ 1929800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1930000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b86e Expected Instruction=b86e 
# 
# UVM_ERROR testbench.sv(847) @ 1930000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1930200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=29c1 Expected Instruction=29c1 
# 
# UVM_ERROR testbench.sv(847) @ 1930200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1930400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d7c3 Expected Instruction=d7c3 
# 
# UVM_ERROR testbench.sv(847) @ 1930400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1930600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bdd7 Expected Instruction=bdd7 
# 
# UVM_ERROR testbench.sv(847) @ 1930600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1930800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3544 Expected Instruction=3544 
# 
# UVM_ERROR testbench.sv(847) @ 1930800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1931000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6d20 Expected Instruction=6d20 
# 
# UVM_ERROR testbench.sv(847) @ 1931000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1931200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b025 Expected Instruction=b025 
# 
# UVM_INFO testbench.sv(605) @ 1931200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(815) @ 1931200000: uvm_test_top.env.sb [MEM_STORE_ADDR_FAIL] Actual Dest=0 Expected Dest=5
# 
# UVM_INFO testbench.sv(602) @ 1931400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d73 Expected Instruction=7d73 
# 
# UVM_ERROR testbench.sv(847) @ 1931400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1931600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6fcf Expected Instruction=6fcf 
# 
# UVM_ERROR testbench.sv(847) @ 1931600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1931800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=74ac Expected Instruction=74ac 
# 
# UVM_ERROR testbench.sv(847) @ 1931800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1932000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=efeb Expected Instruction=efeb 
# 
# UVM_ERROR testbench.sv(847) @ 1932000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1932200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8ecc Expected Instruction=8ecc 
# 
# UVM_ERROR testbench.sv(847) @ 1932200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1932400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0150 Expected Instruction=0150 
# 
# UVM_ERROR testbench.sv(847) @ 1932400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1932600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7b8d Expected Instruction=7b8d 
# 
# UVM_ERROR testbench.sv(847) @ 1932600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1932800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5644 Expected Instruction=5644 
# 
# UVM_ERROR testbench.sv(847) @ 1932800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1933000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=643a Expected Instruction=643a 
# 
# UVM_INFO testbench.sv(605) @ 1933000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1933000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1933200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=400e Expected Instruction=400e 
# 
# UVM_INFO testbench.sv(605) @ 1933200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(680) @ 1933200000: uvm_test_top.env.sb [AND/NAND_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1933400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9513 Expected Instruction=9513 
# 
# UVM_ERROR testbench.sv(847) @ 1933400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1933600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6069 Expected Instruction=6069 
# 
# UVM_ERROR testbench.sv(847) @ 1933600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1933800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aead Expected Instruction=aead 
# 
# UVM_ERROR testbench.sv(847) @ 1933800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1934000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c1b6 Expected Instruction=c1b6 
# 
# UVM_ERROR testbench.sv(847) @ 1934000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1934200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1f7a Expected Instruction=1f7a 
# 
# UVM_ERROR testbench.sv(847) @ 1934200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1934400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c5b2 Expected Instruction=c5b2 
# 
# UVM_ERROR testbench.sv(847) @ 1934400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1934600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d928 Expected Instruction=d928 
# 
# UVM_ERROR testbench.sv(847) @ 1934600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1934800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9dba Expected Instruction=9dba 
# 
# UVM_ERROR testbench.sv(847) @ 1934800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1935000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cefc Expected Instruction=cefc 
# 
# UVM_ERROR testbench.sv(847) @ 1935000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1935200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9951 Expected Instruction=9951 
# 
# UVM_ERROR testbench.sv(847) @ 1935200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1935400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b177 Expected Instruction=b177 
# 
# UVM_ERROR testbench.sv(847) @ 1935400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1935600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dbc6 Expected Instruction=dbc6 
# 
# UVM_ERROR testbench.sv(847) @ 1935600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1935800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c934 Expected Instruction=c934 
# 
# UVM_ERROR testbench.sv(847) @ 1935800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1936000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce30 Expected Instruction=ce30 
# 
# UVM_INFO testbench.sv(605) @ 1936000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1936000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1936200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a2a7 Expected Instruction=a2a7 
# 
# UVM_ERROR testbench.sv(847) @ 1936200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1936400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6f08 Expected Instruction=6f08 
# 
# UVM_ERROR testbench.sv(847) @ 1936400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1936600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b473 Expected Instruction=b473 
# 
# UVM_ERROR testbench.sv(847) @ 1936600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1936800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c1e4 Expected Instruction=c1e4 
# 
# UVM_ERROR testbench.sv(847) @ 1936800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1937000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3205 Expected Instruction=3205 
# 
# UVM_INFO testbench.sv(605) @ 1937000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1937000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1937200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a743 Expected Instruction=a743 
# 
# UVM_ERROR testbench.sv(847) @ 1937200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1937400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=75c0 Expected Instruction=75c0 
# 
# UVM_ERROR testbench.sv(847) @ 1937400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1937600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ce7 Expected Instruction=2ce7 
# 
# UVM_ERROR testbench.sv(847) @ 1937600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1937800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0440 Expected Instruction=0440 
# 
# UVM_ERROR testbench.sv(847) @ 1937800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1938000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e2f4 Expected Instruction=e2f4 
# 
# UVM_ERROR testbench.sv(847) @ 1938000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1938200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bd84 Expected Instruction=bd84 
# 
# UVM_ERROR testbench.sv(847) @ 1938200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1938400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=385a Expected Instruction=385a 
# 
# UVM_ERROR testbench.sv(847) @ 1938400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1938600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3f59 Expected Instruction=3f59 
# 
# UVM_ERROR testbench.sv(847) @ 1938600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1938800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=390f Expected Instruction=390f 
# 
# UVM_ERROR testbench.sv(847) @ 1938800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1939000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2b11 Expected Instruction=2b11 
# 
# UVM_ERROR testbench.sv(847) @ 1939000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1939200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3347 Expected Instruction=3347 
# 
# UVM_ERROR testbench.sv(847) @ 1939200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1939400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c694 Expected Instruction=c694 
# 
# UVM_ERROR testbench.sv(847) @ 1939400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1939600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=47b4 Expected Instruction=47b4 
# 
# UVM_ERROR testbench.sv(847) @ 1939600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1939800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ac2 Expected Instruction=3ac2 
# 
# UVM_ERROR testbench.sv(847) @ 1939800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1940000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4624 Expected Instruction=4624 
# 
# UVM_INFO testbench.sv(605) @ 1940000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1940000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1940200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a694 Expected Instruction=a694 
# 
# UVM_ERROR testbench.sv(847) @ 1940200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1940400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b758 Expected Instruction=b758 
# 
# UVM_ERROR testbench.sv(847) @ 1940400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1940600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9626 Expected Instruction=9626 
# 
# UVM_INFO testbench.sv(605) @ 1940600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1940600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1940800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a12d Expected Instruction=a12d 
# 
# UVM_ERROR testbench.sv(847) @ 1940800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1941000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb19 Expected Instruction=cb19 
# 
# UVM_ERROR testbench.sv(847) @ 1941000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1941200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=75ea Expected Instruction=75ea 
# 
# UVM_ERROR testbench.sv(847) @ 1941200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1941400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4359 Expected Instruction=4359 
# 
# UVM_ERROR testbench.sv(847) @ 1941400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1941600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7350 Expected Instruction=7350 
# 
# UVM_ERROR testbench.sv(847) @ 1941600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1941800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=277f Expected Instruction=277f 
# 
# UVM_ERROR testbench.sv(847) @ 1941800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1942000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=da3a Expected Instruction=da3a 
# 
# UVM_INFO testbench.sv(605) @ 1942000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1942000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=55866 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 1942200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7d78 Expected Instruction=7d78 
# 
# UVM_ERROR testbench.sv(847) @ 1942200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1942400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=56af Expected Instruction=56af 
# 
# UVM_ERROR testbench.sv(847) @ 1942400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1942600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=778c Expected Instruction=778c 
# 
# UVM_ERROR testbench.sv(847) @ 1942600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1942800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5d7b Expected Instruction=5d7b 
# 
# UVM_ERROR testbench.sv(847) @ 1942800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1943000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5e46 Expected Instruction=5e46 
# 
# UVM_ERROR testbench.sv(847) @ 1943000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1943200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9ae1 Expected Instruction=9ae1 
# 
# UVM_ERROR testbench.sv(847) @ 1943200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1943400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0950 Expected Instruction=0950 
# 
# UVM_ERROR testbench.sv(847) @ 1943400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1943600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4868 Expected Instruction=4868 
# 
# UVM_ERROR testbench.sv(847) @ 1943600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1943800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=104d Expected Instruction=104d 
# 
# UVM_ERROR testbench.sv(847) @ 1943800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1944000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e7e Expected Instruction=1e7e 
# 
# UVM_ERROR testbench.sv(847) @ 1944000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1944200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=00e6 Expected Instruction=00e6 
# 
# UVM_ERROR testbench.sv(847) @ 1944200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1944400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=50d7 Expected Instruction=50d7 
# 
# UVM_ERROR testbench.sv(847) @ 1944400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1944600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6437 Expected Instruction=6437 
# 
# UVM_INFO testbench.sv(605) @ 1944600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1944600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1944800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ca4 Expected Instruction=2ca4 
# 
# UVM_ERROR testbench.sv(847) @ 1944800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1945000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d41f Expected Instruction=d41f 
# 
# UVM_INFO testbench.sv(605) @ 1945000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1945000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=54303 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 1945200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2fd6 Expected Instruction=2fd6 
# 
# UVM_ERROR testbench.sv(847) @ 1945200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1945400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=29c0 Expected Instruction=29c0 
# 
# UVM_ERROR testbench.sv(847) @ 1945400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1945600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e8f6 Expected Instruction=e8f6 
# 
# UVM_ERROR testbench.sv(847) @ 1945600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1945800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=805a Expected Instruction=805a 
# 
# UVM_ERROR testbench.sv(847) @ 1945800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1946000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=03fd Expected Instruction=03fd 
# 
# UVM_ERROR testbench.sv(847) @ 1946000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1946200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db99 Expected Instruction=db99 
# 
# UVM_ERROR testbench.sv(847) @ 1946200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1946400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5fc0 Expected Instruction=5fc0 
# 
# UVM_ERROR testbench.sv(847) @ 1946400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1946600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d12e Expected Instruction=d12e 
# 
# UVM_ERROR testbench.sv(847) @ 1946600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1946800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ae8 Expected Instruction=4ae8 
# 
# UVM_ERROR testbench.sv(847) @ 1946800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1947000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=64bd Expected Instruction=64bd 
# 
# UVM_ERROR testbench.sv(847) @ 1947000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1947200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=77ae Expected Instruction=77ae 
# 
# UVM_ERROR testbench.sv(847) @ 1947200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1947400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e504 Expected Instruction=e504 
# 
# UVM_ERROR testbench.sv(847) @ 1947400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1947600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dee4 Expected Instruction=dee4 
# 
# UVM_ERROR testbench.sv(847) @ 1947600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1947800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4b42 Expected Instruction=4b42 
# 
# UVM_ERROR testbench.sv(847) @ 1947800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1948000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6212 Expected Instruction=6212 
# 
# UVM_INFO testbench.sv(605) @ 1948000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1948000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1948200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1034 Expected Instruction=1034 
# 
# UVM_INFO testbench.sv(605) @ 1948200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(640) @ 1948200000: uvm_test_top.env.sb [SUBTRACTION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1948400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4354 Expected Instruction=4354 
# 
# UVM_ERROR testbench.sv(847) @ 1948400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1948600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c3be Expected Instruction=c3be 
# 
# UVM_ERROR testbench.sv(847) @ 1948600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1948800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2501 Expected Instruction=2501 
# 
# UVM_ERROR testbench.sv(847) @ 1948800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1949000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8828 Expected Instruction=8828 
# 
# UVM_INFO testbench.sv(605) @ 1949000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1949000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=0 
# 
# UVM_INFO testbench.sv(602) @ 1949200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4f5a Expected Instruction=4f5a 
# 
# UVM_ERROR testbench.sv(847) @ 1949200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1949400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=590a Expected Instruction=590a 
# 
# UVM_ERROR testbench.sv(847) @ 1949400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1949600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0df6 Expected Instruction=0df6 
# 
# UVM_ERROR testbench.sv(847) @ 1949600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1949800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=34b2 Expected Instruction=34b2 
# 
# UVM_ERROR testbench.sv(847) @ 1949800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1950000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=90eb Expected Instruction=90eb 
# 
# UVM_ERROR testbench.sv(847) @ 1950000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1950200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c3e4 Expected Instruction=c3e4 
# 
# UVM_ERROR testbench.sv(847) @ 1950200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1950400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=842b Expected Instruction=842b 
# 
# UVM_INFO testbench.sv(605) @ 1950400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1950400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1950600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5556 Expected Instruction=5556 
# 
# UVM_ERROR testbench.sv(847) @ 1950600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1950800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1e0b Expected Instruction=1e0b 
# 
# UVM_INFO testbench.sv(605) @ 1950800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1950800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1951000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d593 Expected Instruction=d593 
# 
# UVM_ERROR testbench.sv(847) @ 1951000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1951200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=25ad Expected Instruction=25ad 
# 
# UVM_ERROR testbench.sv(847) @ 1951200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1951400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5fd2 Expected Instruction=5fd2 
# 
# UVM_ERROR testbench.sv(847) @ 1951400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1951600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4e34 Expected Instruction=4e34 
# 
# UVM_INFO testbench.sv(605) @ 1951600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1951600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1951800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c15c Expected Instruction=c15c 
# 
# UVM_ERROR testbench.sv(847) @ 1951800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1952000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0320 Expected Instruction=0320 
# 
# UVM_ERROR testbench.sv(847) @ 1952000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1952200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c445 Expected Instruction=c445 
# 
# UVM_ERROR testbench.sv(847) @ 1952200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1952400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5fb3 Expected Instruction=5fb3 
# 
# UVM_ERROR testbench.sv(847) @ 1952400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1952600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ee4f Expected Instruction=ee4f 
# 
# UVM_ERROR testbench.sv(847) @ 1952600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1952800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7ab5 Expected Instruction=7ab5 
# 
# UVM_ERROR testbench.sv(847) @ 1952800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1953000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c837 Expected Instruction=c837 
# 
# UVM_INFO testbench.sv(605) @ 1953000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(752) @ 1953000000: uvm_test_top.env.sb [SHIFT_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1953200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5cde Expected Instruction=5cde 
# 
# UVM_ERROR testbench.sv(847) @ 1953200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1953400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b12 Expected Instruction=0b12 
# 
# UVM_ERROR testbench.sv(847) @ 1953400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1953600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3b8c Expected Instruction=3b8c 
# 
# UVM_ERROR testbench.sv(847) @ 1953600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1953800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=584e Expected Instruction=584e 
# 
# UVM_ERROR testbench.sv(847) @ 1953800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1954000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4281 Expected Instruction=4281 
# 
# UVM_ERROR testbench.sv(847) @ 1954000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1954200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3a65 Expected Instruction=3a65 
# 
# UVM_ERROR testbench.sv(847) @ 1954200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1954400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8bc3 Expected Instruction=8bc3 
# 
# UVM_ERROR testbench.sv(847) @ 1954400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1954600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0adb Expected Instruction=0adb 
# 
# UVM_ERROR testbench.sv(847) @ 1954600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1954800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=66d0 Expected Instruction=66d0 
# 
# UVM_ERROR testbench.sv(847) @ 1954800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1955000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b7fd Expected Instruction=b7fd 
# 
# UVM_ERROR testbench.sv(847) @ 1955000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1955200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c5c8 Expected Instruction=c5c8 
# 
# UVM_ERROR testbench.sv(847) @ 1955200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1955400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2c4c Expected Instruction=2c4c 
# 
# UVM_ERROR testbench.sv(847) @ 1955400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1955600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=71e8 Expected Instruction=71e8 
# 
# UVM_ERROR testbench.sv(847) @ 1955600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1955800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4488 Expected Instruction=4488 
# 
# UVM_ERROR testbench.sv(847) @ 1955800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1956000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b47 Expected Instruction=6b47 
# 
# UVM_ERROR testbench.sv(847) @ 1956000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1956200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4155 Expected Instruction=4155 
# 
# UVM_ERROR testbench.sv(847) @ 1956200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1956400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6919 Expected Instruction=6919 
# 
# UVM_ERROR testbench.sv(847) @ 1956400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1956600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=65e2 Expected Instruction=65e2 
# 
# UVM_ERROR testbench.sv(847) @ 1956600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1956800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=21e9 Expected Instruction=21e9 
# 
# UVM_ERROR testbench.sv(847) @ 1956800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1957000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a2a6 Expected Instruction=a2a6 
# 
# UVM_ERROR testbench.sv(847) @ 1957000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1957200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d690 Expected Instruction=d690 
# 
# UVM_ERROR testbench.sv(847) @ 1957200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1957400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4937 Expected Instruction=4937 
# 
# UVM_ERROR testbench.sv(847) @ 1957400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1957600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=be8f Expected Instruction=be8f 
# 
# UVM_ERROR testbench.sv(847) @ 1957600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1957800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=52e1 Expected Instruction=52e1 
# 
# UVM_ERROR testbench.sv(847) @ 1957800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1958000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea63 Expected Instruction=ea63 
# 
# UVM_ERROR testbench.sv(847) @ 1958000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1958200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=28b7 Expected Instruction=28b7 
# 
# UVM_ERROR testbench.sv(847) @ 1958200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1958400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6ec7 Expected Instruction=6ec7 
# 
# UVM_ERROR testbench.sv(847) @ 1958400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1958600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9fe5 Expected Instruction=9fe5 
# 
# UVM_ERROR testbench.sv(847) @ 1958600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1958800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=004b Expected Instruction=004b 
# 
# UVM_ERROR testbench.sv(847) @ 1958800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1959000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=21f3 Expected Instruction=21f3 
# 
# UVM_ERROR testbench.sv(847) @ 1959000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1959200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4a15 Expected Instruction=4a15 
# 
# UVM_INFO testbench.sv(605) @ 1959200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1959200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1959400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d504 Expected Instruction=d504 
# 
# UVM_ERROR testbench.sv(847) @ 1959400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1959600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5ec5 Expected Instruction=5ec5 
# 
# UVM_ERROR testbench.sv(847) @ 1959600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1959800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bf0c Expected Instruction=bf0c 
# 
# UVM_ERROR testbench.sv(847) @ 1959800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1960000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b922 Expected Instruction=b922 
# 
# UVM_ERROR testbench.sv(847) @ 1960000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1960200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=35dc Expected Instruction=35dc 
# 
# UVM_ERROR testbench.sv(847) @ 1960200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1960400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=24c2 Expected Instruction=24c2 
# 
# UVM_ERROR testbench.sv(847) @ 1960400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1960600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=80ca Expected Instruction=80ca 
# 
# UVM_ERROR testbench.sv(847) @ 1960600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1960800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=88a1 Expected Instruction=88a1 
# 
# UVM_ERROR testbench.sv(847) @ 1960800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1961000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2773 Expected Instruction=2773 
# 
# UVM_ERROR testbench.sv(847) @ 1961000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1961200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=944e Expected Instruction=944e 
# 
# UVM_ERROR testbench.sv(847) @ 1961200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1961400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9b32 Expected Instruction=9b32 
# 
# UVM_ERROR testbench.sv(847) @ 1961400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1961600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8b32 Expected Instruction=8b32 
# 
# UVM_ERROR testbench.sv(847) @ 1961600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1961800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b248 Expected Instruction=b248 
# 
# UVM_ERROR testbench.sv(847) @ 1961800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1962000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3334 Expected Instruction=3334 
# 
# UVM_ERROR testbench.sv(847) @ 1962000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1962200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=900f Expected Instruction=900f 
# 
# UVM_INFO testbench.sv(605) @ 1962200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# in1=    0, in2=    0, reconfig=0 reg scr1 and 2=           1           7
# UVM_INFO testbench.sv(830) @ 1962200000: uvm_test_top.env.sb [MOVE_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1962400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b749 Expected Instruction=b749 
# 
# UVM_ERROR testbench.sv(847) @ 1962400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1962600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=45de Expected Instruction=45de 
# 
# UVM_ERROR testbench.sv(847) @ 1962600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1962800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ce45 Expected Instruction=ce45 
# 
# UVM_ERROR testbench.sv(847) @ 1962800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1963000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=091a Expected Instruction=091a 
# 
# UVM_ERROR testbench.sv(847) @ 1963000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1963200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0b2e Expected Instruction=0b2e 
# 
# UVM_ERROR testbench.sv(847) @ 1963200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1963400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=da88 Expected Instruction=da88 
# 
# UVM_ERROR testbench.sv(847) @ 1963400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1963600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=038a Expected Instruction=038a 
# 
# UVM_ERROR testbench.sv(847) @ 1963600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1963800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=78f4 Expected Instruction=78f4 
# 
# UVM_ERROR testbench.sv(847) @ 1963800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1964000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5be6 Expected Instruction=5be6 
# 
# UVM_ERROR testbench.sv(847) @ 1964000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1964200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1605 Expected Instruction=1605 
# 
# UVM_INFO testbench.sv(605) @ 1964200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1964200000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1964400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8097 Expected Instruction=8097 
# 
# UVM_ERROR testbench.sv(847) @ 1964400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1964600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=67e6 Expected Instruction=67e6 
# 
# UVM_ERROR testbench.sv(847) @ 1964600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1964800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a83b Expected Instruction=a83b 
# 
# UVM_INFO testbench.sv(605) @ 1964800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(784) @ 1964800000: uvm_test_top.env.sb [LOAD_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1965000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cd73 Expected Instruction=cd73 
# 
# UVM_ERROR testbench.sv(847) @ 1965000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1965200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7b98 Expected Instruction=7b98 
# 
# UVM_ERROR testbench.sv(847) @ 1965200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1965400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=102b Expected Instruction=102b 
# 
# UVM_INFO testbench.sv(605) @ 1965400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(640) @ 1965400000: uvm_test_top.env.sb [SUBTRACTION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1965600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d187 Expected Instruction=d187 
# 
# UVM_ERROR testbench.sv(847) @ 1965600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1965800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=55a0 Expected Instruction=55a0 
# 
# UVM_ERROR testbench.sv(847) @ 1965800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1966000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5ac4 Expected Instruction=5ac4 
# 
# UVM_ERROR testbench.sv(847) @ 1966000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1966200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1955 Expected Instruction=1955 
# 
# UVM_ERROR testbench.sv(847) @ 1966200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1966400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=24a5 Expected Instruction=24a5 
# 
# UVM_ERROR testbench.sv(847) @ 1966400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1966600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a431 Expected Instruction=a431 
# 
# UVM_INFO testbench.sv(605) @ 1966600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1966600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1966800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a3dc Expected Instruction=a3dc 
# 
# UVM_ERROR testbench.sv(847) @ 1966800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1967000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3ca2 Expected Instruction=3ca2 
# 
# UVM_ERROR testbench.sv(847) @ 1967000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1967200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0891 Expected Instruction=0891 
# 
# UVM_ERROR testbench.sv(847) @ 1967200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1967400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8212 Expected Instruction=8212 
# 
# UVM_INFO testbench.sv(605) @ 1967400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1967400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1967600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=23ed Expected Instruction=23ed 
# 
# UVM_ERROR testbench.sv(847) @ 1967600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1967800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c6f7 Expected Instruction=c6f7 
# 
# UVM_ERROR testbench.sv(847) @ 1967800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1968000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3061 Expected Instruction=3061 
# 
# UVM_ERROR testbench.sv(847) @ 1968000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1968200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b428 Expected Instruction=b428 
# 
# UVM_INFO testbench.sv(605) @ 1968200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(795) @ 1968200000: uvm_test_top.env.sb [MEM_STORE_ADDR_PASS ] Actual Mem Addr=0 Expected Mem Addr=0 
# 
# UVM_ERROR testbench.sv(810) @ 1968200000: uvm_test_top.env.sb [MEM_STORE_EN_FAIL] Actual Calculation=0 Expected Calculation=1 
# 
# UVM_INFO testbench.sv(602) @ 1968400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec7c Expected Instruction=ec7c 
# 
# UVM_ERROR testbench.sv(847) @ 1968400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1968600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3d7a Expected Instruction=3d7a 
# 
# UVM_ERROR testbench.sv(847) @ 1968600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1968800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0a9e Expected Instruction=0a9e 
# 
# UVM_ERROR testbench.sv(847) @ 1968800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1969000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d438 Expected Instruction=d438 
# 
# UVM_INFO testbench.sv(605) @ 1969000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1969000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=54328 Expected Calculation=13 
# 
# UVM_INFO testbench.sv(602) @ 1969200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=89a0 Expected Instruction=89a0 
# 
# UVM_ERROR testbench.sv(847) @ 1969200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1969400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6870 Expected Instruction=6870 
# 
# UVM_ERROR testbench.sv(847) @ 1969400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1969600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3863 Expected Instruction=3863 
# 
# UVM_ERROR testbench.sv(847) @ 1969600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1969800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b9f Expected Instruction=6b9f 
# 
# UVM_ERROR testbench.sv(847) @ 1969800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1970000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9dad Expected Instruction=9dad 
# 
# UVM_ERROR testbench.sv(847) @ 1970000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1970200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=53f3 Expected Instruction=53f3 
# 
# UVM_ERROR testbench.sv(847) @ 1970200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1970400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3111 Expected Instruction=3111 
# 
# UVM_ERROR testbench.sv(847) @ 1970400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1970600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5ee6 Expected Instruction=5ee6 
# 
# UVM_ERROR testbench.sv(847) @ 1970600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1970800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=51ad Expected Instruction=51ad 
# 
# UVM_ERROR testbench.sv(847) @ 1970800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1971000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0eae Expected Instruction=0eae 
# 
# UVM_ERROR testbench.sv(847) @ 1971000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1971200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c158 Expected Instruction=c158 
# 
# UVM_ERROR testbench.sv(847) @ 1971200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1971400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a930 Expected Instruction=a930 
# 
# UVM_ERROR testbench.sv(847) @ 1971400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1971600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=517e Expected Instruction=517e 
# 
# UVM_ERROR testbench.sv(847) @ 1971600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1971800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8a44 Expected Instruction=8a44 
# 
# UVM_ERROR testbench.sv(847) @ 1971800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1972000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e71e Expected Instruction=e71e 
# 
# UVM_ERROR testbench.sv(847) @ 1972000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1972200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e9bc Expected Instruction=e9bc 
# 
# UVM_ERROR testbench.sv(847) @ 1972200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1972400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=89aa Expected Instruction=89aa 
# 
# UVM_ERROR testbench.sv(847) @ 1972400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1972600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d0f4 Expected Instruction=d0f4 
# 
# UVM_ERROR testbench.sv(847) @ 1972600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1972800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c7a9 Expected Instruction=c7a9 
# 
# UVM_ERROR testbench.sv(847) @ 1972800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1973000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=33d9 Expected Instruction=33d9 
# 
# UVM_ERROR testbench.sv(847) @ 1973000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1973200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1347 Expected Instruction=1347 
# 
# UVM_ERROR testbench.sv(847) @ 1973200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1973400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=940d Expected Instruction=940d 
# 
# UVM_INFO testbench.sv(605) @ 1973400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1973400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1973600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0788 Expected Instruction=0788 
# 
# UVM_ERROR testbench.sv(847) @ 1973600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1973800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=637e Expected Instruction=637e 
# 
# UVM_ERROR testbench.sv(847) @ 1973800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1974000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b4c4 Expected Instruction=b4c4 
# 
# UVM_ERROR testbench.sv(847) @ 1974000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1974200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a832 Expected Instruction=a832 
# 
# UVM_INFO testbench.sv(605) @ 1974200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(784) @ 1974200000: uvm_test_top.env.sb [LOAD_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1974400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2f8d Expected Instruction=2f8d 
# 
# UVM_ERROR testbench.sv(847) @ 1974400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1974600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6867 Expected Instruction=6867 
# 
# UVM_ERROR testbench.sv(847) @ 1974600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1974800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9400 Expected Instruction=9400 
# 
# UVM_INFO testbench.sv(605) @ 1974800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1974800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1975000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=abe4 Expected Instruction=abe4 
# 
# UVM_ERROR testbench.sv(847) @ 1975000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1975200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=283a Expected Instruction=283a 
# 
# UVM_INFO testbench.sv(605) @ 1975200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(666) @ 1975200000: uvm_test_top.env.sb [DECREMENT_FAIL] Actual Calculation=    0 Expected Calculation=65535 
# 
# UVM_INFO testbench.sv(602) @ 1975400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=92f7 Expected Instruction=92f7 
# 
# UVM_ERROR testbench.sv(847) @ 1975400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1975600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6587 Expected Instruction=6587 
# 
# UVM_ERROR testbench.sv(847) @ 1975600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1975800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=c384 Expected Instruction=c384 
# 
# UVM_ERROR testbench.sv(847) @ 1975800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1976000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d17c Expected Instruction=d17c 
# 
# UVM_ERROR testbench.sv(847) @ 1976000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1976200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e452 Expected Instruction=e452 
# 
# UVM_ERROR testbench.sv(847) @ 1976200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1976400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=337c Expected Instruction=337c 
# 
# UVM_ERROR testbench.sv(847) @ 1976400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1976600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=14b8 Expected Instruction=14b8 
# 
# UVM_ERROR testbench.sv(847) @ 1976600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1976800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bec2 Expected Instruction=bec2 
# 
# UVM_ERROR testbench.sv(847) @ 1976800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1977000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d8a2 Expected Instruction=d8a2 
# 
# UVM_ERROR testbench.sv(847) @ 1977000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1977200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1035 Expected Instruction=1035 
# 
# UVM_INFO testbench.sv(605) @ 1977200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(640) @ 1977200000: uvm_test_top.env.sb [SUBTRACTION_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1977400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2e70 Expected Instruction=2e70 
# 
# UVM_ERROR testbench.sv(847) @ 1977400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1977600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=512c Expected Instruction=512c 
# 
# UVM_ERROR testbench.sv(847) @ 1977600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1977800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=297d Expected Instruction=297d 
# 
# UVM_ERROR testbench.sv(847) @ 1977800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1978000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=78dc Expected Instruction=78dc 
# 
# UVM_ERROR testbench.sv(847) @ 1978000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1978200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=699b Expected Instruction=699b 
# 
# UVM_ERROR testbench.sv(847) @ 1978200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1978400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e3d2 Expected Instruction=e3d2 
# 
# UVM_ERROR testbench.sv(847) @ 1978400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1978600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=322e Expected Instruction=322e 
# 
# UVM_INFO testbench.sv(605) @ 1978600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1978600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1978800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0bb8 Expected Instruction=0bb8 
# 
# UVM_ERROR testbench.sv(847) @ 1978800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1979000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d538 Expected Instruction=d538 
# 
# UVM_ERROR testbench.sv(847) @ 1979000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1979200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=afa7 Expected Instruction=afa7 
# 
# UVM_ERROR testbench.sv(847) @ 1979200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1979400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=84d3 Expected Instruction=84d3 
# 
# UVM_ERROR testbench.sv(847) @ 1979400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1979600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ac5 Expected Instruction=1ac5 
# 
# UVM_ERROR testbench.sv(847) @ 1979600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1979800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=386d Expected Instruction=386d 
# 
# UVM_ERROR testbench.sv(847) @ 1979800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1980000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9bc5 Expected Instruction=9bc5 
# 
# UVM_ERROR testbench.sv(847) @ 1980000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1980200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=90dc Expected Instruction=90dc 
# 
# UVM_ERROR testbench.sv(847) @ 1980200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1980400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cc7b Expected Instruction=cc7b 
# 
# UVM_ERROR testbench.sv(847) @ 1980400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1980600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=587d Expected Instruction=587d 
# 
# UVM_ERROR testbench.sv(847) @ 1980600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1980800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=04f2 Expected Instruction=04f2 
# 
# UVM_ERROR testbench.sv(847) @ 1980800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1981000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1946 Expected Instruction=1946 
# 
# UVM_ERROR testbench.sv(847) @ 1981000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1981200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e700 Expected Instruction=e700 
# 
# UVM_ERROR testbench.sv(847) @ 1981200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1981400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa07 Expected Instruction=aa07 
# 
# UVM_INFO testbench.sv(605) @ 1981400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1981400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1981600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0dbb Expected Instruction=0dbb 
# 
# UVM_ERROR testbench.sv(847) @ 1981600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1981800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=240d Expected Instruction=240d 
# 
# UVM_INFO testbench.sv(605) @ 1981800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1981800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1982000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb45 Expected Instruction=cb45 
# 
# UVM_ERROR testbench.sv(847) @ 1982000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1982200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d7e4 Expected Instruction=d7e4 
# 
# UVM_ERROR testbench.sv(847) @ 1982200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1982400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=adac Expected Instruction=adac 
# 
# UVM_ERROR testbench.sv(847) @ 1982400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1982600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=51b4 Expected Instruction=51b4 
# 
# UVM_ERROR testbench.sv(847) @ 1982600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1982800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e151 Expected Instruction=e151 
# 
# UVM_ERROR testbench.sv(847) @ 1982800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1983000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ea13 Expected Instruction=ea13 
# 
# UVM_INFO testbench.sv(605) @ 1983000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1983000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=59923 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1983200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ebb Expected Instruction=1ebb 
# 
# UVM_ERROR testbench.sv(847) @ 1983200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1983400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=10d1 Expected Instruction=10d1 
# 
# UVM_ERROR testbench.sv(847) @ 1983400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1983600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d0b8 Expected Instruction=d0b8 
# 
# UVM_ERROR testbench.sv(847) @ 1983600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1983800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6039 Expected Instruction=6039 
# 
# UVM_INFO testbench.sv(605) @ 1983800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(716) @ 1983800000: uvm_test_top.env.sb [EXOR/EXNOR_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1984000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2aa9 Expected Instruction=2aa9 
# 
# UVM_ERROR testbench.sv(847) @ 1984000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1984200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eb16 Expected Instruction=eb16 
# 
# UVM_ERROR testbench.sv(847) @ 1984200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1984400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d446 Expected Instruction=d446 
# 
# UVM_ERROR testbench.sv(847) @ 1984400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1984600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b33f Expected Instruction=b33f 
# 
# UVM_ERROR testbench.sv(847) @ 1984600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1984800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a84d Expected Instruction=a84d 
# 
# UVM_ERROR testbench.sv(847) @ 1984800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1985000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=1ca1 Expected Instruction=1ca1 
# 
# UVM_ERROR testbench.sv(847) @ 1985000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1985200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e0f0 Expected Instruction=e0f0 
# 
# UVM_ERROR testbench.sv(847) @ 1985200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1985400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=556b Expected Instruction=556b 
# 
# UVM_ERROR testbench.sv(847) @ 1985400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1985600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=afa6 Expected Instruction=afa6 
# 
# UVM_ERROR testbench.sv(847) @ 1985600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1985800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=02b6 Expected Instruction=02b6 
# 
# UVM_ERROR testbench.sv(847) @ 1985800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1986000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e83d Expected Instruction=e83d 
# 
# UVM_INFO testbench.sv(605) @ 1986000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(837) @ 1986000000: uvm_test_top.env.sb [JUMP/EOP_PASS ] Actual Calculation=59453 Expected Calculation=14 
# 
# UVM_INFO testbench.sv(602) @ 1986200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4ae0 Expected Instruction=4ae0 
# 
# UVM_ERROR testbench.sv(847) @ 1986200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1986400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=304a Expected Instruction=304a 
# 
# UVM_ERROR testbench.sv(847) @ 1986400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1986600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=ec6c Expected Instruction=ec6c 
# 
# UVM_ERROR testbench.sv(847) @ 1986600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1986800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=aa32 Expected Instruction=aa32 
# 
# UVM_INFO testbench.sv(605) @ 1986800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1986800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=1 
# 
# UVM_INFO testbench.sv(602) @ 1987000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e1f5 Expected Instruction=e1f5 
# 
# UVM_ERROR testbench.sv(847) @ 1987000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1987200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9fdd Expected Instruction=9fdd 
# 
# UVM_ERROR testbench.sv(847) @ 1987200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1987400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cdb3 Expected Instruction=cdb3 
# 
# UVM_ERROR testbench.sv(847) @ 1987400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1987600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a588 Expected Instruction=a588 
# 
# UVM_ERROR testbench.sv(847) @ 1987600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1987800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b9d2 Expected Instruction=b9d2 
# 
# UVM_ERROR testbench.sv(847) @ 1987800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1988000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=765e Expected Instruction=765e 
# 
# UVM_ERROR testbench.sv(847) @ 1988000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1988200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9f07 Expected Instruction=9f07 
# 
# UVM_ERROR testbench.sv(847) @ 1988200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1988400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e7b6 Expected Instruction=e7b6 
# 
# UVM_ERROR testbench.sv(847) @ 1988400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1988600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb8f Expected Instruction=cb8f 
# 
# UVM_ERROR testbench.sv(847) @ 1988600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1988800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e4ee Expected Instruction=e4ee 
# 
# UVM_ERROR testbench.sv(847) @ 1988800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1989000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6ec3 Expected Instruction=6ec3 
# 
# UVM_ERROR testbench.sv(847) @ 1989000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1989200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=bf88 Expected Instruction=bf88 
# 
# UVM_ERROR testbench.sv(847) @ 1989200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1989400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9de6 Expected Instruction=9de6 
# 
# UVM_ERROR testbench.sv(847) @ 1989400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1989600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=de88 Expected Instruction=de88 
# 
# UVM_ERROR testbench.sv(847) @ 1989600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1989800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=499b Expected Instruction=499b 
# 
# UVM_ERROR testbench.sv(847) @ 1989800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1990000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9fde Expected Instruction=9fde 
# 
# UVM_ERROR testbench.sv(847) @ 1990000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1990200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=3c60 Expected Instruction=3c60 
# 
# UVM_ERROR testbench.sv(847) @ 1990200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1990400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e7d1 Expected Instruction=e7d1 
# 
# UVM_ERROR testbench.sv(847) @ 1990400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1990600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=407e Expected Instruction=407e 
# 
# UVM_ERROR testbench.sv(847) @ 1990600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1990800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=58a6 Expected Instruction=58a6 
# 
# UVM_ERROR testbench.sv(847) @ 1990800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1991000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=49c5 Expected Instruction=49c5 
# 
# UVM_ERROR testbench.sv(847) @ 1991000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1991200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a024 Expected Instruction=a024 
# 
# UVM_INFO testbench.sv(605) @ 1991200000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_INFO testbench.sv(784) @ 1991200000: uvm_test_top.env.sb [LOAD_PASS ] Actual Calculation=    0 Expected Calculation=    0 
# 
# UVM_INFO testbench.sv(602) @ 1991400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=cb13 Expected Instruction=cb13 
# 
# UVM_ERROR testbench.sv(847) @ 1991400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1991600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=535d Expected Instruction=535d 
# 
# UVM_ERROR testbench.sv(847) @ 1991600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1991800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a372 Expected Instruction=a372 
# 
# UVM_ERROR testbench.sv(847) @ 1991800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1992000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4aea Expected Instruction=4aea 
# 
# UVM_ERROR testbench.sv(847) @ 1992000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1992200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5fdd Expected Instruction=5fdd 
# 
# UVM_ERROR testbench.sv(847) @ 1992200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1992400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6600 Expected Instruction=6600 
# 
# UVM_INFO testbench.sv(605) @ 1992400000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1992400000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1992600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=237f Expected Instruction=237f 
# 
# UVM_ERROR testbench.sv(847) @ 1992600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1992800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=a439 Expected Instruction=a439 
# 
# UVM_INFO testbench.sv(605) @ 1992800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1992800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1993000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9d41 Expected Instruction=9d41 
# 
# UVM_ERROR testbench.sv(847) @ 1993000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1993200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=abf3 Expected Instruction=abf3 
# 
# UVM_ERROR testbench.sv(847) @ 1993200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1993400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8fc3 Expected Instruction=8fc3 
# 
# UVM_ERROR testbench.sv(847) @ 1993400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1993600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=eace Expected Instruction=eace 
# 
# UVM_ERROR testbench.sv(847) @ 1993600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1993800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9330 Expected Instruction=9330 
# 
# UVM_ERROR testbench.sv(847) @ 1993800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1994000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=b443 Expected Instruction=b443 
# 
# UVM_ERROR testbench.sv(847) @ 1994000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1994200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=db62 Expected Instruction=db62 
# 
# UVM_ERROR testbench.sv(847) @ 1994200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1994400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8a55 Expected Instruction=8a55 
# 
# UVM_ERROR testbench.sv(847) @ 1994400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1994600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4e0b Expected Instruction=4e0b 
# 
# UVM_INFO testbench.sv(605) @ 1994600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1994600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1994800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2e76 Expected Instruction=2e76 
# 
# UVM_ERROR testbench.sv(847) @ 1994800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=1 
# 
# UVM_INFO testbench.sv(602) @ 1995000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dce0 Expected Instruction=dce0 
# 
# UVM_ERROR testbench.sv(847) @ 1995000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1995200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=19aa Expected Instruction=19aa 
# 
# UVM_ERROR testbench.sv(847) @ 1995200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1995400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=52f7 Expected Instruction=52f7 
# 
# UVM_ERROR testbench.sv(847) @ 1995400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1995600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=66dd Expected Instruction=66dd 
# 
# UVM_ERROR testbench.sv(847) @ 1995600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1995800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6770 Expected Instruction=6770 
# 
# UVM_ERROR testbench.sv(847) @ 1995800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1996000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2ec3 Expected Instruction=2ec3 
# 
# UVM_ERROR testbench.sv(847) @ 1996000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1996200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=9da0 Expected Instruction=9da0 
# 
# UVM_ERROR testbench.sv(847) @ 1996200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1996400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=115f Expected Instruction=115f 
# 
# UVM_ERROR testbench.sv(847) @ 1996400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1996600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=96d4 Expected Instruction=96d4 
# 
# UVM_ERROR testbench.sv(847) @ 1996600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=3 
# 
# UVM_INFO testbench.sv(602) @ 1996800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6b5d Expected Instruction=6b5d 
# 
# UVM_ERROR testbench.sv(847) @ 1996800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1997000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0e19 Expected Instruction=0e19 
# 
# UVM_INFO testbench.sv(605) @ 1997000000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1997000000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 1997200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=dfbb Expected Instruction=dfbb 
# 
# UVM_ERROR testbench.sv(847) @ 1997200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1997400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=2f8f Expected Instruction=2f8f 
# 
# UVM_ERROR testbench.sv(847) @ 1997400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1997600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=440f Expected Instruction=440f 
# 
# UVM_INFO testbench.sv(605) @ 1997600000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1997600000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=2 
# 
# UVM_INFO testbench.sv(602) @ 1997800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=21e8 Expected Instruction=21e8 
# 
# UVM_ERROR testbench.sv(847) @ 1997800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1998000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=0ba3 Expected Instruction=0ba3 
# 
# UVM_ERROR testbench.sv(847) @ 1998000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO testbench.sv(602) @ 1998200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7902 Expected Instruction=7902 
# 
# UVM_ERROR testbench.sv(847) @ 1998200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1998400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=4773 Expected Instruction=4773 
# 
# UVM_ERROR testbench.sv(847) @ 1998400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=5 
# 
# UVM_INFO testbench.sv(602) @ 1998600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5f15 Expected Instruction=5f15 
# 
# UVM_ERROR testbench.sv(847) @ 1998600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1998800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=088a Expected Instruction=088a 
# 
# UVM_ERROR testbench.sv(847) @ 1998800000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1999000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=d9ea Expected Instruction=d9ea 
# 
# UVM_ERROR testbench.sv(847) @ 1999000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1999200000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=5b0e Expected Instruction=5b0e 
# 
# UVM_ERROR testbench.sv(847) @ 1999200000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=4 
# 
# UVM_INFO testbench.sv(602) @ 1999400000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=6bd5 Expected Instruction=6bd5 
# 
# UVM_ERROR testbench.sv(847) @ 1999400000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=7 
# 
# UVM_INFO testbench.sv(602) @ 1999600000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=e08e Expected Instruction=e08e 
# 
# UVM_ERROR testbench.sv(847) @ 1999600000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=2 
# 
# UVM_INFO testbench.sv(602) @ 1999800000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=7609 Expected Instruction=7609 
# 
# UVM_INFO testbench.sv(605) @ 1999800000: uvm_test_top.env.sb [REG_ADDR_PASS ] Actual Reg Addr=0 Expected Reg Addr=0 
# 
# UVM_ERROR testbench.sv(842) @ 1999800000: uvm_test_top.env.sb [REG_EN_FAIL] Actual Reg Enable=0 Expected Reg Enable=3 
# 
# UVM_INFO testbench.sv(602) @ 2000000000: uvm_test_top.env.sb [INSTRUCTION_WORD_PASS ] Actual Instruction=8f8c Expected Instruction=8f8c 
# 
# UVM_ERROR testbench.sv(847) @ 2000000000: uvm_test_top.env.sb [REG_ADDR_FAIL] Actual Reg Addr=0 Expected Reg Addr=6 
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 2000990000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :11506
# UVM_WARNING :    1
# UVM_ERROR : 9717
# UVM_FATAL :    0
# ** Report counts by id
# []     2
# [ADDITION_PASS ]    24
# [AND/NAND_FAIL]    11
# [AND/NAND_PASS ]    15
# [BUFF/INV_FAIL]    14
# [BUFF/INV_PASS ]    14
# [DECREMENT_FAIL]    19
# [EXOR/EXNOR_FAIL]     9
# [EXOR/EXNOR_PASS ]     6
# [INCREMENT_FAIL]    26
# [INSTRUCTION_WORD_PASS ] 10000
# [JUMP/EOP_PASS ]   138
# [LOAD_PASS ]    23
# [MEM_STORE_ADDR_FAIL]    61
# [MEM_STORE_ADDR_PASS ]     7
# [MEM_STORE_EN_FAIL]     7
# [MOVE_PASS ]    15
# [OR/NOR_FAIL]    11
# [OR/NOR_PASS ]    10
# [Questa UVM]     2
# [REG_ADDR_FAIL]  8789
# [REG_ADDR_PASS ]  1211
# [REG_EN_FAIL]   770
# [RNTST]     1
# [SHIFT_PASS ]    22
# [SUBTRACTION_PASS ]    16
# [TEST_DONE]     1
# ** Note: $finish    : /tools/mentor/questa/10.5c/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 2000990 ns  Iteration: 54  Instance: /testbench
# End time: 18:39:21 on Jun 01,2023, Elapsed time: 0:00:44
# Errors: 0, Warnings: 4
