// Seed: 3772529264
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input tri id_2,
    input tri id_3,
    input uwire id_4,
    output tri1 id_5,
    output uwire id_6,
    input tri1 id_7,
    output tri0 id_8,
    output supply1 id_9,
    output wor id_10
);
  wire id_12;
  tri  id_13;
  assign id_13 = 1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wand  id_1,
    input  uwire id_2,
    output uwire module_1,
    input  wire  id_4,
    input  tri0  id_5,
    inout  wand  id_6,
    output tri0  id_7
);
  wire id_9;
  module_0(
      id_2, id_6, id_6, id_0, id_4, id_7, id_6, id_6, id_7, id_6, id_7
  );
endmodule
