<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4621" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4621{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4621{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4621{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4621{left:82px;bottom:979px;letter-spacing:-0.17px;}
#t5_4621{left:139px;bottom:979px;letter-spacing:-0.16px;}
#t6_4621{left:190px;bottom:979px;letter-spacing:-0.15px;}
#t7_4621{left:430px;bottom:979px;letter-spacing:-0.13px;}
#t8_4621{left:523px;bottom:979px;letter-spacing:-0.12px;}
#t9_4621{left:523px;bottom:958px;letter-spacing:-0.12px;}
#ta_4621{left:523px;bottom:941px;letter-spacing:-0.11px;}
#tb_4621{left:523px;bottom:924px;letter-spacing:-0.11px;}
#tc_4621{left:523px;bottom:903px;letter-spacing:-0.12px;}
#td_4621{left:523px;bottom:886px;letter-spacing:-0.11px;}
#te_4621{left:523px;bottom:869px;letter-spacing:-0.12px;}
#tf_4621{left:82px;bottom:845px;letter-spacing:-0.16px;}
#tg_4621{left:139px;bottom:845px;letter-spacing:-0.16px;}
#th_4621{left:190px;bottom:845px;letter-spacing:-0.14px;}
#ti_4621{left:430px;bottom:845px;letter-spacing:-0.14px;}
#tj_4621{left:523px;bottom:845px;letter-spacing:-0.11px;}
#tk_4621{left:705px;bottom:845px;}
#tl_4621{left:708px;bottom:845px;letter-spacing:-0.13px;}
#tm_4621{left:82px;bottom:820px;letter-spacing:-0.17px;}
#tn_4621{left:139px;bottom:820px;letter-spacing:-0.16px;}
#to_4621{left:190px;bottom:820px;letter-spacing:-0.14px;}
#tp_4621{left:430px;bottom:820px;letter-spacing:-0.13px;}
#tq_4621{left:523px;bottom:820px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tr_4621{left:82px;bottom:796px;letter-spacing:-0.17px;}
#ts_4621{left:139px;bottom:796px;letter-spacing:-0.16px;}
#tt_4621{left:190px;bottom:796px;letter-spacing:-0.15px;}
#tu_4621{left:430px;bottom:796px;letter-spacing:-0.13px;}
#tv_4621{left:523px;bottom:796px;letter-spacing:-0.12px;}
#tw_4621{left:523px;bottom:774px;letter-spacing:-0.12px;}
#tx_4621{left:523px;bottom:758px;letter-spacing:-0.11px;}
#ty_4621{left:523px;bottom:741px;letter-spacing:-0.11px;}
#tz_4621{left:523px;bottom:719px;letter-spacing:-0.12px;}
#t10_4621{left:523px;bottom:703px;letter-spacing:-0.11px;}
#t11_4621{left:523px;bottom:686px;letter-spacing:-0.12px;}
#t12_4621{left:82px;bottom:661px;letter-spacing:-0.16px;}
#t13_4621{left:139px;bottom:661px;letter-spacing:-0.15px;}
#t14_4621{left:190px;bottom:661px;letter-spacing:-0.15px;}
#t15_4621{left:430px;bottom:661px;letter-spacing:-0.15px;}
#t16_4621{left:523px;bottom:661px;letter-spacing:-0.11px;}
#t17_4621{left:523px;bottom:640px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t18_4621{left:523px;bottom:619px;letter-spacing:-0.12px;}
#t19_4621{left:82px;bottom:594px;letter-spacing:-0.17px;}
#t1a_4621{left:139px;bottom:594px;letter-spacing:-0.16px;}
#t1b_4621{left:190px;bottom:594px;letter-spacing:-0.14px;}
#t1c_4621{left:430px;bottom:594px;letter-spacing:-0.14px;}
#t1d_4621{left:523px;bottom:594px;letter-spacing:-0.11px;}
#t1e_4621{left:523px;bottom:577px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1f_4621{left:523px;bottom:556px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1g_4621{left:523px;bottom:535px;letter-spacing:-0.12px;}
#t1h_4621{left:82px;bottom:510px;letter-spacing:-0.17px;}
#t1i_4621{left:139px;bottom:510px;letter-spacing:-0.17px;}
#t1j_4621{left:190px;bottom:510px;letter-spacing:-0.15px;}
#t1k_4621{left:430px;bottom:510px;letter-spacing:-0.13px;}
#t1l_4621{left:523px;bottom:510px;letter-spacing:-0.12px;}
#t1m_4621{left:523px;bottom:493px;letter-spacing:-0.12px;}
#t1n_4621{left:523px;bottom:472px;letter-spacing:-0.12px;}
#t1o_4621{left:82px;bottom:448px;letter-spacing:-0.17px;}
#t1p_4621{left:139px;bottom:448px;letter-spacing:-0.17px;}
#t1q_4621{left:190px;bottom:448px;letter-spacing:-0.14px;}
#t1r_4621{left:430px;bottom:448px;letter-spacing:-0.13px;}
#t1s_4621{left:523px;bottom:448px;letter-spacing:-0.12px;word-spacing:-0.11px;}
#t1t_4621{left:523px;bottom:426px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1u_4621{left:523px;bottom:405px;letter-spacing:-0.12px;}
#t1v_4621{left:82px;bottom:380px;letter-spacing:-0.17px;}
#t1w_4621{left:139px;bottom:380px;letter-spacing:-0.16px;}
#t1x_4621{left:190px;bottom:380px;letter-spacing:-0.15px;}
#t1y_4621{left:430px;bottom:380px;letter-spacing:-0.14px;}
#t1z_4621{left:523px;bottom:380px;letter-spacing:-0.11px;}
#t20_4621{left:523px;bottom:364px;letter-spacing:-0.1px;}
#t21_4621{left:523px;bottom:342px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t22_4621{left:523px;bottom:321px;letter-spacing:-0.11px;}
#t23_4621{left:82px;bottom:296px;letter-spacing:-0.17px;}
#t24_4621{left:139px;bottom:296px;letter-spacing:-0.16px;}
#t25_4621{left:190px;bottom:296px;letter-spacing:-0.14px;}
#t26_4621{left:430px;bottom:296px;letter-spacing:-0.13px;}
#t27_4621{left:523px;bottom:296px;letter-spacing:-0.11px;}
#t28_4621{left:523px;bottom:279px;letter-spacing:-0.1px;}
#t29_4621{left:523px;bottom:258px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2a_4621{left:523px;bottom:237px;letter-spacing:-0.12px;}
#t2b_4621{left:82px;bottom:212px;letter-spacing:-0.17px;}
#t2c_4621{left:139px;bottom:212px;letter-spacing:-0.17px;}
#t2d_4621{left:190px;bottom:212px;letter-spacing:-0.14px;}
#t2e_4621{left:430px;bottom:212px;letter-spacing:-0.13px;}
#t2f_4621{left:523px;bottom:212px;letter-spacing:-0.11px;}
#t2g_4621{left:523px;bottom:195px;letter-spacing:-0.1px;}
#t2h_4621{left:523px;bottom:174px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t2i_4621{left:523px;bottom:153px;letter-spacing:-0.12px;}
#t2j_4621{left:88px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2k_4621{left:168px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2l_4621{left:392px;bottom:1068px;letter-spacing:0.12px;}
#t2m_4621{left:475px;bottom:1068px;letter-spacing:0.12px;}
#t2n_4621{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t2o_4621{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t2p_4621{left:223px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t2q_4621{left:452px;bottom:1028px;letter-spacing:-0.13px;}
#t2r_4621{left:638px;bottom:1028px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2s_4621{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t2t_4621{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_4621{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4621{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4621{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4621{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_4621{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4621{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4621" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4621Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4621" style="-webkit-user-select: none;"><object width="935" height="1210" data="4621/4621.svg" type="image/svg+xml" id="pdf4621" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4621" class="t s1_4621">Vol. 4 </span><span id="t2_4621" class="t s1_4621">2-99 </span>
<span id="t3_4621" class="t s2_4621">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4621" class="t s3_4621">412H </span><span id="t5_4621" class="t s3_4621">1042 </span><span id="t6_4621" class="t s3_4621">IA32_MC4_ADDR </span><span id="t7_4621" class="t s3_4621">Core </span><span id="t8_4621" class="t s3_4621">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t9_4621" class="t s3_4621">The MSR_MC4_ADDR register is either not </span>
<span id="ta_4621" class="t s3_4621">implemented or contains no address if the ADDRV flag </span>
<span id="tb_4621" class="t s3_4621">in the MSR_MC4_STATUS register is clear. </span>
<span id="tc_4621" class="t s3_4621">When not implemented in the processor, all reads and </span>
<span id="td_4621" class="t s3_4621">writes to this MSR will cause a general-protection </span>
<span id="te_4621" class="t s3_4621">exception. </span>
<span id="tf_4621" class="t s3_4621">414H </span><span id="tg_4621" class="t s3_4621">1044 </span><span id="th_4621" class="t s3_4621">IA32_MC5_CTL </span><span id="ti_4621" class="t s3_4621">Package </span><span id="tj_4621" class="t s3_4621">See Section 16.3.2.1, “IA32_MC</span><span id="tk_4621" class="t s4_4621">i</span><span id="tl_4621" class="t s3_4621">_CTL MSRs.” </span>
<span id="tm_4621" class="t s3_4621">415H </span><span id="tn_4621" class="t s3_4621">1045 </span><span id="to_4621" class="t s3_4621">IA32_MC5_STATUS </span><span id="tp_4621" class="t s3_4621">Package </span><span id="tq_4621" class="t s3_4621">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="tr_4621" class="t s3_4621">416H </span><span id="ts_4621" class="t s3_4621">1046 </span><span id="tt_4621" class="t s3_4621">IA32_MC5_ADDR </span><span id="tu_4621" class="t s3_4621">Package </span><span id="tv_4621" class="t s3_4621">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="tw_4621" class="t s3_4621">The MSR_MC4_ADDR register is either not </span>
<span id="tx_4621" class="t s3_4621">implemented or contains no address if the ADDRV flag </span>
<span id="ty_4621" class="t s3_4621">in the MSR_MC4_STATUS register is clear. </span>
<span id="tz_4621" class="t s3_4621">When not implemented in the processor, all reads and </span>
<span id="t10_4621" class="t s3_4621">writes to this MSR will cause a general-protection </span>
<span id="t11_4621" class="t s3_4621">exception. </span>
<span id="t12_4621" class="t s3_4621">480H </span><span id="t13_4621" class="t s3_4621">1152 </span><span id="t14_4621" class="t s3_4621">IA32_VMX_BASIC </span><span id="t15_4621" class="t s3_4621">Core </span><span id="t16_4621" class="t s3_4621">Reporting Register of Basic VMX Capabilities (R/O) </span>
<span id="t17_4621" class="t s3_4621">See Table 2-2. </span>
<span id="t18_4621" class="t s3_4621">See Appendix A.1, “Basic VMX Information.” </span>
<span id="t19_4621" class="t s3_4621">481H </span><span id="t1a_4621" class="t s3_4621">1153 </span><span id="t1b_4621" class="t s3_4621">IA32_VMX_PINBASED_CTLS </span><span id="t1c_4621" class="t s3_4621">Core </span><span id="t1d_4621" class="t s3_4621">Capability Reporting Register of Pin-Based </span>
<span id="t1e_4621" class="t s3_4621">VM-Execution Controls (R/O) </span>
<span id="t1f_4621" class="t s3_4621">See Table 2-2. </span>
<span id="t1g_4621" class="t s3_4621">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="t1h_4621" class="t s3_4621">482H </span><span id="t1i_4621" class="t s3_4621">1154 </span><span id="t1j_4621" class="t s3_4621">IA32_VMX_PROCBASED_CTLS </span><span id="t1k_4621" class="t s3_4621">Core </span><span id="t1l_4621" class="t s3_4621">Capability Reporting Register of Primary Processor- </span>
<span id="t1m_4621" class="t s3_4621">Based VM-Execution Controls (R/O) </span>
<span id="t1n_4621" class="t s3_4621">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="t1o_4621" class="t s3_4621">483H </span><span id="t1p_4621" class="t s3_4621">1155 </span><span id="t1q_4621" class="t s3_4621">IA32_VMX_EXIT_CTLS </span><span id="t1r_4621" class="t s3_4621">Core </span><span id="t1s_4621" class="t s3_4621">Capability Reporting Register of VM-Exit Controls (R/O) </span>
<span id="t1t_4621" class="t s3_4621">See Table 2-2. </span>
<span id="t1u_4621" class="t s3_4621">See Appendix A.4, “VM-Exit Controls.” </span>
<span id="t1v_4621" class="t s3_4621">484H </span><span id="t1w_4621" class="t s3_4621">1156 </span><span id="t1x_4621" class="t s3_4621">IA32_VMX_ENTRY_CTLS </span><span id="t1y_4621" class="t s3_4621">Core </span><span id="t1z_4621" class="t s3_4621">Capability Reporting Register of VM-Entry Controls </span>
<span id="t20_4621" class="t s3_4621">(R/O) </span>
<span id="t21_4621" class="t s3_4621">See Table 2-2. </span>
<span id="t22_4621" class="t s3_4621">See Appendix A.5, “VM-Entry Controls.” </span>
<span id="t23_4621" class="t s3_4621">485H </span><span id="t24_4621" class="t s3_4621">1157 </span><span id="t25_4621" class="t s3_4621">IA32_VMX_MISC </span><span id="t26_4621" class="t s3_4621">Core </span><span id="t27_4621" class="t s3_4621">Reporting Register of Miscellaneous VMX Capabilities </span>
<span id="t28_4621" class="t s3_4621">(R/O) </span>
<span id="t29_4621" class="t s3_4621">See Table 2-2. </span>
<span id="t2a_4621" class="t s3_4621">See Appendix A.6, “Miscellaneous Data.” </span>
<span id="t2b_4621" class="t s3_4621">486H </span><span id="t2c_4621" class="t s3_4621">1158 </span><span id="t2d_4621" class="t s3_4621">IA32_VMX_CR0_FIXED0 </span><span id="t2e_4621" class="t s3_4621">Core </span><span id="t2f_4621" class="t s3_4621">Capability Reporting Register of CR0 Bits Fixed to 0 </span>
<span id="t2g_4621" class="t s3_4621">(R/O) </span>
<span id="t2h_4621" class="t s3_4621">See Table 2-2. </span>
<span id="t2i_4621" class="t s3_4621">See Appendix A.7, “VMX-Fixed Bits in CR0.” </span>
<span id="t2j_4621" class="t s5_4621">Table 2-6. </span><span id="t2k_4621" class="t s5_4621">MSRs Common to the Silvermont Microarchitecture and Newer Microarchitectures for Intel Atom® </span>
<span id="t2l_4621" class="t s5_4621">Processors </span><span id="t2m_4621" class="t s5_4621">(Contd.) </span>
<span id="t2n_4621" class="t s6_4621">Register </span>
<span id="t2o_4621" class="t s6_4621">Address </span><span id="t2p_4621" class="t s6_4621">Register Name / Bit Fields </span><span id="t2q_4621" class="t s6_4621">Scope </span><span id="t2r_4621" class="t s6_4621">Bit Description </span>
<span id="t2s_4621" class="t s6_4621">Hex </span><span id="t2t_4621" class="t s6_4621">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
