<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="H:/xilinx/Lab_1/regi_test_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="regi_test" />
            <top_module name="std_logic_1164" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="5" />
   <wvobject fp_name="/regi_test/clk" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/regi_test/data" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">data[31:0]</obj_property>
      <obj_property name="ObjectShortName">data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/regi_test/we" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">we</obj_property>
      <obj_property name="ObjectShortName">we</obj_property>
   </wvobject>
   <wvobject fp_name="/regi_test/dout" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">dout[31:0]</obj_property>
      <obj_property name="ObjectShortName">dout[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/regi_test/uut/tmp_out" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">tmp_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">tmp_out[31:0]</obj_property>
   </wvobject>
</wave_config>
