\hypertarget{_m_c_g___p_d_d_8h}{}\section{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+M\+C\+G\+\_\+\+P\+DD.h File Reference}
\label{_m_c_g___p_d_d_8h}\index{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+M\+C\+G\+\_\+\+P\+D\+D.\+h@{F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+P\+D\+D/\+M\+C\+G\+\_\+\+P\+D\+D.\+h}}
{\ttfamily \#include \char`\"{}P\+D\+D\+\_\+\+Types.\+h\char`\"{}}\newline
Include dependency graph for M\+C\+G\+\_\+\+P\+D\+D.\+h\+:
% FIG 0
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_aa5296866080d1f8ed897dac5e328b83c}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+F\+LL}~0U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_aec17aaba3220b6d117b159f55d8c84d8}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+P\+LL}~0x1U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a09f99425c0b7e4218b35f15034af032c}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+AL}~0x40U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_acda2481fdd1cb0e763189b1fc945fec7}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+E\+X\+T\+E\+R\+N\+AL}~0x80U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_afe0bcf9df6ee9a9d040df724a572e12a}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+L\+O\+S\+S\+\_\+\+N\+O\+T\+\_\+\+D\+E\+T\+E\+C\+T\+ED}~0U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_adb5f6aa4d1fffaeee30b4bfcac6d4f04}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+L\+O\+S\+S\+\_\+\+D\+E\+T\+E\+C\+T\+ED}~\hyperlink{group___m_c_g___register___masks_gae5967720d747b4d6f9fa748c94570c6d}{M\+C\+G\+\_\+\+S\+\_\+\+L\+O\+L\+S0\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a6dc257813b169b2f7ba6be07f7a909bf}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+N\+O\+T\+\_\+\+L\+O\+C\+K\+ED}~0U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a2e783f2ca6981f0dcfa92a91437569d5}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+ED}~\hyperlink{group___m_c_g___register___masks_ga6cb486757d45c5211baa3b130e720b97}{M\+C\+G\+\_\+\+S\+\_\+\+L\+O\+C\+K0\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a31ca62a81f74535f415c20ee2787480b}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+E\+X\+T\+E\+R\+N\+AL}~0U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a400cdf8b457a9cd5aa36c87f5cade014}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+N\+T\+E\+R\+N\+AL}~\hyperlink{group___m_c_g___register___masks_ga5bf822a90d9c1e67d5297420157e1dd0}{M\+C\+G\+\_\+\+S\+\_\+\+I\+R\+E\+F\+S\+T\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a44cd7621999b86c0c7a6a23f417d7f7e}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+LL}~0U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_aa5ef381bbe690d25d2d53e9d4a358b96}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+P\+LL}~\hyperlink{group___m_c_g___register___masks_ga6f176d95968a5b7b1af67ae81734c854}{M\+C\+G\+\_\+\+S\+\_\+\+P\+L\+L\+S\+T\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a7fa30a7c6b61c3a41690c614e1e86fc7}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+N\+T\+E\+R\+N\+AL}~0x4U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a5c4e2d18df12068291477c276c47b392}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+E\+X\+T\+E\+R\+N\+AL}~0x8U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ad99b106821c9a4f6d35c473c1a6b0fd8}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+S\+L\+OW}~0U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ace6b3b9424ede2ea58099da9f06e0b67}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+ST}~\hyperlink{group___m_c_g___register___masks_ga1c693472984fb69650b117ffe5b76da5}{M\+C\+G\+\_\+\+S\+\_\+\+I\+R\+C\+S\+T\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ad918c237a64bcaf850dbf1c8ce01a70d}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+R\+E\+A\+DY}~0U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a2e6093b52bc96fe5bcacddbd9da79bcf}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS}~\hyperlink{group___m_c_g___register___masks_gaf9545e815c86bd04d8513af024cb8617}{M\+C\+G\+\_\+\+S\+C\+\_\+\+A\+T\+M\+E\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_aedac956adc316a6b0be273198dc7ad8e}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+F\+A\+I\+L\+ED}~\hyperlink{group___m_c_g___register___masks_ga15326687d7d214b4847a3cae6e6cdfaa}{M\+C\+G\+\_\+\+S\+C\+\_\+\+A\+T\+M\+F\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_af5af779fe0ef54d95940085e8208d22c}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+O\+R\+\_\+\+N\+O\+T\+\_\+\+I\+N\+I\+T\+I\+A\+L\+I\+Z\+ED}~0U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a90ad63e51632fa079fa4d316e4d68104}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+O\+R\+\_\+\+I\+N\+I\+T\+I\+A\+L\+I\+Z\+ED}~\hyperlink{group___m_c_g___register___masks_ga75a97c37fbe3689889ea81fd04f13805}{M\+C\+G\+\_\+\+S\+\_\+\+O\+S\+C\+I\+N\+I\+T0\+\_\+\+M\+A\+SK}
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a7fd3fb69250ab06465a32ef62178c0d7}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1\+\_\+32}~0U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a4dd7e3441f58ad0167b3768aee82c10f}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2\+\_\+64}~0x8U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a32e9066214214aba5b3d765fd9694145}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4\+\_\+128}~0x10U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_af8f5b776605742b2801025e5d7b2fd95}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8\+\_\+256}~0x18U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a551dd681db7d92b9b3ee6fea3761f933}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16\+\_\+512}~0x20U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_abda8c7157c174e1d4335d387f13bb897}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+32\+\_\+1024}~0x28U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a8d5c205f2a8c4fad07cc841b4df980f9}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+64\+\_\+1280}~0x30U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_abf67609cb9ab664c3228af4014c277a2}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+128\+\_\+1536}~0x38U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_acabda7e4ad61003e7291dfba3661729b}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+E\+X\+T\+E\+R\+N\+AL}~0U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_aeea71e01637036d3e88a91acb65df11d}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+AL}~0x4U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ae8a677b877b3841bfb2528f793faa57b}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+A\+F\+T\+E\+R\+\_\+\+C\+L\+O\+C\+K\+\_\+\+L\+O\+SS}~0U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ab164df88ddef613b056185aa0d367aa8}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+E\+T\+\_\+\+A\+F\+T\+E\+R\+\_\+\+C\+L\+O\+C\+K\+\_\+\+L\+O\+SS}~0x1U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_acaee88cd3a5c9045e408ae40e4f36634}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+L\+O\+W\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+R\+A\+N\+GE}~0U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a4353333854cd41c3b12333f74d174f59}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+H\+I\+G\+H\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+R\+A\+N\+GE}~0x10U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a577deb979b257efea96745e8957969ac}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+V\+E\+R\+Y\+\_\+\+H\+I\+G\+H\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+R\+A\+N\+GE}~0x20U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a0130568d34c5835e28b7f16908ff4e56}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+O\+P\+E\+R\+A\+T\+I\+ON}~0U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ae9972003614e4d78f96ca069b0ab3402}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+H\+I\+G\+H\+\_\+\+G\+A\+I\+N\+\_\+\+O\+P\+E\+R\+A\+T\+I\+ON}~0x8U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a8fa65df7af078d99a9935d8366c1d8c7}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+IN}~0U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a40f5ca3d5d680c0c0827ea74eed84868}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}~0x4U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ace540ccf3b3a3d59d2091dfe39671f36}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+L\+OW}~0U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ab775b0808b38cf81a9c8396354f5cedb}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+A\+ST}~0x1U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_af88e6313a061915a04f6e09bc310ce63}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+W\+I\+D\+E\+\_\+\+R\+A\+N\+GE}~0U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a8a87c43ab3b25897e5f03babf4bf79c9}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+R\+A\+N\+GE}~0x80U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ab9fca944b1723412077fd2a9881280ed}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+L\+O\+W\+\_\+\+R\+A\+N\+GE}~0U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ae036806a416b0aae815e93a960e22ed5}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+M\+I\+D\+\_\+\+R\+A\+N\+GE}~0x20U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a23df63ffc3bfe65f30d5659987546847}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+M\+I\+D\+\_\+\+H\+I\+G\+H\+\_\+\+R\+A\+N\+GE}~0x40U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a5afadfc993303c7431764dba59d7c4ca}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+H\+I\+G\+H\+\_\+\+R\+A\+N\+GE}~0x60U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a0dd58d6597df564828e1a2ebd495d2ec}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+UT}~0U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a1493b0529c5a11f4b2c0538ac1b2866b}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+O\+U\+T\+P\+UT}~0x1U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a3a69165ab8138e1a83c9307621ab381a}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+S\+L\+OW}~0U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a4fc682c99ebeefbf7e662e4157ed490a}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+F\+A\+ST}~0x40U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a18e6ed5e2692b666328de45361753c0c}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1}~0U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a1d296a5de91e28e21dd2daf53da1e617}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2}~0x2U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a8d0127043820cc2af2bc36897303be8d}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4}~0x4U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a65e13d02b85f7065a8a76f2b8dd2814c}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8}~0x6U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_afc225c20ca1c95ac79a32f62e5022685}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16}~0x8U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_aa3b348bcd266b0321bb98840da2f3007}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+32}~0x\+AU
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_aaf25627c1859f71a68c1a8caad63f14b}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+64}~0x\+CU
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a3fafde58988e3f22602e4c09d07d92e8}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+128}~0x\+EU
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a61a2c18a0f29a3f2e4ae48355e1becb2}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+O\+SC}~0U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a825098455bccfd5d97721eeb239c5ef4}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+TC}~0x1U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_aa5296866080d1f8ed897dac5e328b83c}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+F\+LL}~0U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a09f99425c0b7e4218b35f15034af032c}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+AL}~0x40U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_acda2481fdd1cb0e763189b1fc945fec7}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+E\+X\+T\+E\+R\+N\+AL}~0x80U
\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a1898fa62926646cc53672bb39e47f128}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Output\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Sets the M\+CG output\textquotesingle{}s clock source (source of M\+C\+G\+O\+U\+T\+C\+LK). \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ad2e3cab5d93ad406d3eea4e4a07a50df}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the selected M\+CG output (M\+C\+G\+O\+U\+T\+C\+LK) clock source. For currently used M\+C\+G\+O\+U\+T\+C\+LK source, use Get\+Output\+Source\+Status. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a7f51bfeca08f862a63d903726f7aa732}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+External\+Divider}(Peripheral\+Base,  Divider)
\begin{DoxyCompactList}\small\item\em Sets the amount to divide down the external reference clock for the F\+LL. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_aa5163497023df0d1e4617cd84eb19d79}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+External\+Divider}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns selected F\+LL external reference clock divider. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a488afc283f73688712210978f7c2d7a4}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Sets the reference clock source for the F\+LL. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a017192619cfea9bed91f3035ce01a24c}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Source}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns selected F\+LL clock source. For currently used F\+LL clock source, use Get\+Fll\+Source\+Status. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_aa19d0093c875501bbeed92ca24d2d631}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Internal\+Reference\+Output}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables the internal reference clock for use as M\+C\+G\+I\+R\+C\+LK. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ad7a616fd8127e26dd7f862fcdd2ce012}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Output\+Enabled}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the M\+C\+G\+I\+R\+C\+LK enable state. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a13d44754658d2af2d068da737620f0bb}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Internal\+Reference\+Output\+In\+Stop}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables the internal reference clock for use as M\+C\+G\+I\+R\+C\+LK in S\+T\+OP mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a757cd40cbf046858d5f92a2879ba9bc3}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Output\+In\+Stop\+Enabled}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the M\+C\+G\+I\+R\+C\+LK in S\+T\+OP mode enable state. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_af61dc0824865f2922f16be4807c8158b}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Loss\+Of\+Clock\+Response0}(Peripheral\+Base,  Response\+Type)
\begin{DoxyCompactList}\small\item\em Sets whether an interrupt or a reset request is made following a loss of O\+S\+C0 external reference clock. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_af84644aff68bdab7d9454f5aa3591e16}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Clock\+Response0}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns whether an interrupt or reset is requested after loss of clock detected on O\+S\+C0. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a2e201df2f21bae84d2e1169a602c8827}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Frequency\+Range0}(Peripheral\+Base,  Range)
\begin{DoxyCompactList}\small\item\em Sets the frequency range for the crystal oscillator or external clock source used by O\+S\+C0. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a280ec0bb450b2690b0b66f5fa483c8b8}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Frequency\+Range0}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns selected frequency range for the crystal oscillator or external clock source used by O\+S\+C0. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a9be19e2df50824b57ab398ed66a6da30}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Oscillator\+Gain0}(Peripheral\+Base,  Mode)
\begin{DoxyCompactList}\small\item\em Sets whether crystal oscillator O\+S\+C0 operates in low power or high gain mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a921f4ed208300b77ce1d7d7d4cc6824c}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Oscillator\+Gain0}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns whether crystal oscillator O\+S\+C0 currently operates in low power or high gain mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a9f5c3ea18811b109cd7812d53ad0d1bc}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+External\+Reference\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Sets the source for the external reference clock used by O\+S\+C0. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a1351986e9ef6b3835872692e8c9c7d59}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+External\+Reference\+Source}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns external reference clock selected for O\+S\+C0. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ae09754520bfd94c3fcbe4c6d4478d767}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Low\+Power}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables the M\+CG low power mode. Controls whether the F\+LL (and P\+LL if present in M\+CG) is disabled in B\+L\+PI and B\+L\+PE modes. In F\+BE mode (or P\+BE mode), enabling low power will switch the M\+CG into B\+L\+PE mode. In F\+BI mode, enabling will switch the M\+CG into B\+L\+PI mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a57e5f66a7993ad778effd8e884a96f5f}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Low\+Power\+Enabled}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the M\+CG low power mode enable state. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ae54adff1cc529d3a49dca1d50be329f5}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Internal\+Reference\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Sets the source for the internal reference clock (slow or fast internal reference clock). \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a1118560d2f16e568a0a0000a7b006e26}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Source}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns selected internal reference clock source. For currently used F\+LL clock source, use Get\+Internal\+Reference\+Source\+Status. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_aa043a183eda813101a279f8b6fcc034b}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Slow\+Internal\+Reference\+Trim}(Peripheral\+Base,  Trim)
\begin{DoxyCompactList}\small\item\em Sets slow internal reference clock trim value. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_acf172e70c759aedeabf764705583e21b}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Slow\+Internal\+Reference\+Trim}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns slow internal reference clock trim value. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a45fbb8c89a9396c9d3209c4bdee406a6}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+Input\+Range}(Peripheral\+Base,  Range)
\begin{DoxyCompactList}\small\item\em Sets the F\+LL D\+CO reference frequency range. Controls whether the D\+CO frequency range is narrowed to its maximum frequency with a 32.\+768 k\+Hz reference or is in 31.\+25-\/39.\+0625 k\+Hz range. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a13f3c2de5423d74fb6fa40c006c7e2ce}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Input\+Range}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns selected F\+LL D\+CO reference frequency range. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a2bd0221b49ca1552e9a954078f906243}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+Output\+Range}(Peripheral\+Base,  Range)
\begin{DoxyCompactList}\small\item\em Sets the frequency range for the F\+LL output, D\+C\+O\+O\+UT. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ab4064d4d7a9f5e0c4720a5cb148c9b2a}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Output\+Range}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns selected F\+LL D\+CO output frequency range. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a17ee26a14239b8beb4bbc7167336269d}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fast\+Internal\+Reference\+Trim}(Peripheral\+Base,  Trim)
\begin{DoxyCompactList}\small\item\em Sets fast internal reference clock trim value. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a9bef5a276da83f1f3691ab4e7fbcce5b}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Internal\+Reference\+Trim}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns fast internal reference clock trim value. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_adb54c150c94b61ae809d80be7ed22b2f}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Slow\+Internal\+Reference\+Fine\+Trim}(Peripheral\+Base,  Fine\+Trim)
\begin{DoxyCompactList}\small\item\em Sets slow internal reference clock fine trim value. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_abf4041d887b1623755d91f0e2a445f31}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Slow\+Internal\+Reference\+Fine\+Trim}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns slow internal reference clock fine trim value. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a08d9838891c83129a10fab4968c91959}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pll0\+Output}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables the P\+L\+L0 clock for use as M\+C\+G\+P\+L\+L\+C\+LK. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a21b467aa4d4393928aadab7af529cd8e}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Output\+Enabled}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the P\+L\+L0 clock for M\+C\+G\+P\+L\+L\+C\+LK enable state. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a2c70b92d99a76053fc781f800b166f26}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pll0\+Output\+In\+Stop}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables the P\+L\+L0 clock for use as M\+C\+G\+P\+L\+L\+C\+LK in S\+T\+OP mode. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ae4763dacdd006702ff6bac13b2394fd4}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Output\+In\+Stop\+Enabled}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the the P\+L\+L0 clock for M\+C\+G\+P\+L\+L\+C\+LK in S\+T\+OP mode enable state. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ab85ec46770e757272c1bf4a43e742227}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Pll0\+External\+Divider}(Peripheral\+Base,  Divider)
\begin{DoxyCompactList}\small\item\em Sets the amount to divide down the external reference clock for the P\+LL. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a72e4ec565f96e3f8b31ba106496be223}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+External\+Divider}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns selected P\+L\+L0 external reference clock divider. Returned value is in range 1..17. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_aac36b3825669e2e626c77a34680319c9}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Loss\+Of\+Lock0\+Interrupt}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Enables the loss of lock 0 interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a298b99e14d81e50e8214d8ab829c35b5}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Disable\+Loss\+Of\+Lock0\+Interrupt}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Disables the loss of lock 0 interrupt. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a566f6e5133bad276842ba31d2195e225}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Lock0\+Interrupt\+Enabled}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the loss of lock 0 interrupt enable state. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a1c30ba024bbb0fef100beb1c2ce5dee8}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Output\+Source\+From\+Fll\+Or\+Pll}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Sets whether F\+LL or P\+LL output is used for M\+C\+G\+O\+U\+T\+C\+LK (when F\+L\+L/\+P\+LL is selected in C1\mbox{[}C\+L\+KS\mbox{]}, see Set\+Output\+Source). \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a8308858a608a552c35d5a4ef63f01911}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source\+From\+Fll\+Or\+Pll}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns whether F\+LL or P\+LL output is used for M\+C\+G\+O\+U\+T\+C\+LK (when F\+L\+L/\+P\+LL is selected in C1\mbox{[}C\+L\+KS\mbox{]}, see Get\+Output\+Source). \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a0e8d142cf17fac6cb832c6fca9296dd7}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Clock\+Monitor}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables the M\+CG clock monitor. When enabled, a reset request is made following a loss of external clock indication. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ac1027929f714a8fd9f45d4997eaa9a2d}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Clock\+Monitor\+Enabled}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the M\+CG clock monitor enable state. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a95bcc8a142c6d294edbf4ebe7887352a}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Pll0\+Multiplier}(Peripheral\+Base,  Divider)
\begin{DoxyCompactList}\small\item\em Sets the P\+L\+L0\textquotesingle{}s multiplication factor. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a1e9d311d9ed741a72f9d9b17820d6fab}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Multiplier}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the P\+L\+L0\textquotesingle{}s multiplication factor.. Returned value is in range 24..55. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_af0272ee399620140d1338a499fac682c}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Loss\+Of\+Lock\+Status}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the P\+L\+L0 lock status -\/ whether loss of lock has been detected since last Clear\+Pll0\+Loss\+Of\+Lock\+Status call. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_aef78ff035649edba251e700b38339de6}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Pll0\+Loss\+Of\+Lock\+Status}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Clears the P\+L\+L0 lock status. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ab447273b28d94cf3133394c8fb554700}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Lock\+Status}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the current P\+L\+L0 lock status. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a81baa06afd048e79634537ded44983c3}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source\+From\+Fll\+Or\+Pll\+Status}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns whether F\+LL or P\+LL output is used for M\+C\+G\+O\+U\+T\+C\+LK (when F\+L\+L/\+P\+LL is selected in C1\mbox{[}C\+L\+KS\mbox{]}, see Get\+Output\+Source). \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a2bb74496b1e44998eb2cb504f7f2430e}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Source\+Status}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the current source for the F\+LL reference clock. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ade5a60ebb0579384e163e1289b69c97b}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source\+Status}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the current source for the M\+CG output, M\+C\+G\+O\+U\+T\+C\+LK. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_af37e4ef25b3bcb5c6dbb888975cd9004}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Source\+Status}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns current source for the internal reference clock select clock, I\+R\+C\+S\+C\+LK. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_adfc50fa5d64e3cbfaeaee0a0ba045a67}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Start\+Auto\+Trim}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Starts trimming of the selected internal reference clock performed by automatic trim machine. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a1b210058a5dc273a9c1789bd6d6575f0}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Status}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the automatic trim machine state. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ae435b958433ba945f7a35ce66f9461db}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Failed\+Flag}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the automatic trim machine failed flag. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ac02069ebe9b45b114f5f8f209ceb7b22}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Auto\+Trim\+Failed\+Flag}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Clears the automatic trim machine failed flag. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a6ad33594051133c67b8d2171882cba07}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Auto\+Trim\+Target}(Peripheral\+Base,  Target)
\begin{DoxyCompactList}\small\item\em Sets the internal reference clock source for auto trim test. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_aeb013af2484a863a7f80647d61d1cdbe}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Target}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns selected internal reference clock source for auto trim test. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a2eb770c5449b004d83881b0b323fe4ba}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fll\+Filter\+Preserve}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em When enabled the F\+LL filter values are not reset during M\+CG mode change. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ad5b6b0d5efae82e324c76390cea79b28}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Filter\+Preserve\+Enabled}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the F\+LL filter values preservation enable state. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a32b0dc2267a898b7f073b129941cffae}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fast\+Internal\+Divider}(Peripheral\+Base,  Divider)
\begin{DoxyCompactList}\small\item\em Sets the amount to divide down the fast internal reference clock. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_aefb702893896cd155429321735061655}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Internal\+Divider}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns selected fast internal reference clock divider. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a10198ea7e2d4d35f4e77a3f2052ba69e}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Lock0\+Flag}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the loss of clock flag. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a491da8528f226670b81c93b0483e6062}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Loss\+Of\+Lock0\+Flag}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Clears the loss of clock flag. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ac7bd5bcddff360ab8bf5868f61b1fcdc}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Auto\+Trim\+Compare\+Value}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Sets the auto trim compare value. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a9cdbd2c5a6f53e775a0ad5c494acd4cd}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Compare\+Value}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the auto trim compare value. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a242dd1da68fa5b29c73c804de6516d42}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+External\+Reference\+Source}(Peripheral\+Base,  Source)
\begin{DoxyCompactList}\small\item\em Sets whether system oscillator or R\+TC output is used as F\+LL external reference. Notice that selected source is also used as M\+CG output clock (M\+C\+G\+O\+U\+T\+C\+LK) when external reference is selected in C1\mbox{[}C\+L\+KS\mbox{]}, see Set\+Output\+Source. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a789b9237483b4d52c52b4ed45d3b2cdf}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+External\+Reference\+Source}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns whether system oscillator or R\+TC output is used as F\+LL external reference. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a431bb1002d0297426826ad517ef59c49}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Loss\+Of\+Clock\+Response1}(Peripheral\+Base,  Response\+Type)
\begin{DoxyCompactList}\small\item\em Sets whether an interrupt or a reset request is made following a loss of R\+TC external reference clock. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_aa45ea579e1c57b89b80d0e2307d36256}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Clock\+Response1}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns whether an interrupt or reset is requested after loss of clock detected on R\+TC. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a6ed835e8e299cd3562c061896f3669e3}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Osc0\+Loss\+Of\+Clock\+Response}(Peripheral\+Base,  Response\+Type)
\begin{DoxyCompactList}\small\item\em Sets whether an interrupt or a reset request is made following a loss of O\+S\+C0 external reference clock. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_af84426d461e8fa48596a2610840056a4}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Osc0\+Loss\+Of\+Clock\+Response}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns whether an interrupt or reset is requested after loss of clock detected on O\+S\+C0. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a19fa8a5f0952b75f858c8cf44b35f5d5}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Rtc\+Loss\+Of\+Clock\+Response}(Peripheral\+Base,  Response\+Type)
\begin{DoxyCompactList}\small\item\em Sets whether an interrupt or a reset request is made following a loss of R\+TC external reference clock. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a1fede4887d03d672c159ca7a48e3cefb}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Rtc\+Loss\+Of\+Clock\+Response}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns whether an interrupt or reset is requested after loss of clock detected on R\+TC. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a032c4913dac50543cefc4ad87b2d5c46}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Pll\+Loss\+Of\+Lock\+Response}(Peripheral\+Base,  Response\+Type)
\begin{DoxyCompactList}\small\item\em Sets whether an interrupt or a reset request is made following a loss of P\+LL lock. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a5fb2ad9c864e73045e52dc6ba3e1e005}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll\+Loss\+Of\+Lock\+Response}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns whether an interrupt or reset is requested after P\+LL loss of lock is detected. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a25a332e387b4cc681d4b71e19cb49b62}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Osc0\+Clock\+Monitor}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables the O\+S\+C0 clock monitor. When enabled, a reset request is made following a loss of external clock indication. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_afe18eee5ad6bb7bf04578f9958c2ebb1}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Osc0\+Clock\+Monitor\+Enabled}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the O\+S\+C0 clock monitor enable state. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_afe119adb92082b6e2f260d352b1c1d3c}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Rtc\+Clock\+Monitor}(Peripheral\+Base,  \hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State})
\begin{DoxyCompactList}\small\item\em Enables or disables the R\+TC clock monitor. When enabled, a reset request is made following a loss of external clock indication. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a9511f4760dfa1ac8684a9fce1faa78ec}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Rtc\+Clock\+Monitor\+Enabled}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the R\+TC clock monitor enable state. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_add9cbc0743598e7566a638b36f2d2bc1}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Lock1\+Flag}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the loss of clock 1 flag. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_af4cf09cf1b5fb46a4f0f6eeb14cc942e}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Loss\+Of\+Lock1\+Flag}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Clears the loss of clock 1 flag. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_abc78c636fbf09f4c135df3b19c94b035}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Osc0\+Loss\+Of\+Lock\+Flag}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the O\+S\+C0 loss of clock flag. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a3231c9e2420cdc7b51c4a5b1b8db9b0c}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Osc0\+Loss\+Of\+Lock\+Flag}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Clears the O\+S\+C0 loss of clock flag. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a1fc1bd2fcdf2146a806d9df62b675804}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Rtc\+Loss\+Of\+Lock\+Flag}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the R\+TC loss of clock flag. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_aac1fb8fdac80d95a08390194e8185c84}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Rtc\+Loss\+Of\+Lock\+Flag}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Clears the R\+TC loss of clock flag. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a0b8d9ab820f96d1f2c762fecc4836a53}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes the control 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a2f8080a0c88318d03abe8888a828be4a}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the control 1 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_abb535c2772e72d4c4c52d81bdc666362}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes the control 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a900d5655669dc384c9da79da0c471172}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the control 2 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a64f2f373d44a183b495b750562522388}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes the control 3 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a5a7e9b19e42ead947f4d6917399c7c1f}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the control 3 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_adc191637e57cdae11e0c4227a28192c3}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control4\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes the control 4 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ab084e34ce26c5117a8dc348d2af60ade}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control4\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the control 4 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ac2a0929b71fd66c28680a56f41ff86ee}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control5\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes the control 5 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ab01ba437f7de13eca60c0c0db6bf19bc}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control5\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the control 5 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a2ec9e170cdab6e431e4e732f20f02b46}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control6\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes the control 6 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_aafb29fa62d335a0f8267751dc07d5ee0}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control6\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the control 6 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_aaf273c1dedddbfd3df3275046266c7d6}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control7\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes the control 7 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_aaf9e8958e0e55595392d398eb87b9e1c}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control7\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the control 7 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a6e8cac96915e9028544724dbb3769396}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control8\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes the control 8 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a5fc5d52c535f53e41c2c9c9c5a9fde1f}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control8\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the control 8 register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a837737b1faef4abe5294a1259e2b279a}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes the status register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ac94b49cdd2bb8e607eb6eb2b81af0141}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the status register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_af95eb1921f65ab5b17bc3375b5ae13ce}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes the status and control register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a5e8ebc8dcc839c3f312029b76262bee0}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the status and control register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_af0fabdae3e57973c92f43ca437d926ae}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Auto\+Trim\+Compare\+Value\+High\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes the auto trim compare value high register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a350319fc6d63dd077c9d520f83083d6c}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Auto\+Trim\+Compare\+Value\+High\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the auto trim compare value high register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_aaf4a1f11e715ce2b43dc972e7eff6fbc}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Auto\+Trim\+Compare\+Value\+Low\+Reg}(Peripheral\+Base,  Value)
\begin{DoxyCompactList}\small\item\em Writes the auto trim compare value low register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ab63b0a8ec3b37f0c7089275ccd37ae1a}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Auto\+Trim\+Compare\+Value\+Low\+Reg}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the content of the auto trim compare value low register. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_ab119a29a57ae4a8785d943e2f2057a25}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fast\+Internal\+Reference\+Fine\+Trim}(Peripheral\+Base,  Fine\+Trim)
\begin{DoxyCompactList}\small\item\em Sets fast internal reference clock fine trim value. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a7e15e011235dc105b237daae94033262}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Internal\+Reference\+Fine\+Trim}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns fast internal reference clock fine trim value. \end{DoxyCompactList}\item 
\#define \hyperlink{_m_c_g___p_d_d_8h_a00bdbc1af34961769112324f0fc15d0a}{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Oscillator0\+Initialization\+Status}(Peripheral\+Base)
\begin{DoxyCompactList}\small\item\em Returns the O\+S\+C0 initialization completition status. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_aedac956adc316a6b0be273198dc7ad8e}\label{_m_c_g___p_d_d_8h_aedac956adc316a6b0be273198dc7ad8e}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+F\+A\+I\+L\+ED@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+F\+A\+I\+L\+ED}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+F\+A\+I\+L\+ED@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+F\+A\+I\+L\+ED}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+F\+A\+I\+L\+ED}{MCG\_PDD\_AUTO\_TRIM\_FAILED}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+F\+A\+I\+L\+ED~\hyperlink{group___m_c_g___register___masks_ga15326687d7d214b4847a3cae6e6cdfaa}{M\+C\+G\+\_\+\+S\+C\+\_\+\+A\+T\+M\+F\+\_\+\+M\+A\+SK}}

Automatic trim machine failed (due to access to the C1, C3, C4, or SC registers or the M\+CG entered into any S\+T\+OP mode). \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a4fc682c99ebeefbf7e662e4157ed490a}\label{_m_c_g___p_d_d_8h_a4fc682c99ebeefbf7e662e4157ed490a}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+F\+A\+ST@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+F\+A\+ST}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+F\+A\+ST@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+F\+A\+ST}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+F\+A\+ST}{MCG\_PDD\_AUTO\_TRIM\_FAST}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+F\+A\+ST~0x40U}

4 M\+Hz internal reference clock selected. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a2e6093b52bc96fe5bcacddbd9da79bcf}\label{_m_c_g___p_d_d_8h_a2e6093b52bc96fe5bcacddbd9da79bcf}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS}{MCG\_PDD\_AUTO\_TRIM\_IN\_PROGRESS}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+I\+N\+\_\+\+P\+R\+O\+G\+R\+E\+SS~\hyperlink{group___m_c_g___register___masks_gaf9545e815c86bd04d8513af024cb8617}{M\+C\+G\+\_\+\+S\+C\+\_\+\+A\+T\+M\+E\+\_\+\+M\+A\+SK}}

Automatic trim machine is enabled. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_ad918c237a64bcaf850dbf1c8ce01a70d}\label{_m_c_g___p_d_d_8h_ad918c237a64bcaf850dbf1c8ce01a70d}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+R\+E\+A\+DY@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+R\+E\+A\+DY}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+R\+E\+A\+DY@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+R\+E\+A\+DY}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+R\+E\+A\+DY}{MCG\_PDD\_AUTO\_TRIM\_READY}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+R\+E\+A\+DY~0U}

Automatic trim machine is in disabled state (completed normally) and is ready to start. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a3a69165ab8138e1a83c9307621ab381a}\label{_m_c_g___p_d_d_8h_a3a69165ab8138e1a83c9307621ab381a}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+S\+L\+OW@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+S\+L\+OW}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+S\+L\+OW@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+S\+L\+OW}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+S\+L\+OW}{MCG\_PDD\_AUTO\_TRIM\_SLOW}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+A\+U\+T\+O\+\_\+\+T\+R\+I\+M\+\_\+\+S\+L\+OW~0U}

32 k\+Hz internal reference clock selected. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_ac02069ebe9b45b114f5f8f209ceb7b22}\label{_m_c_g___p_d_d_8h_ac02069ebe9b45b114f5f8f209ceb7b22}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Auto\+Trim\+Failed\+Flag@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Auto\+Trim\+Failed\+Flag}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Auto\+Trim\+Failed\+Flag@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Auto\+Trim\+Failed\+Flag}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Auto\+Trim\+Failed\+Flag}{MCG\_PDD\_ClearAutoTrimFailedFlag}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Auto\+Trim\+Failed\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      MCG\_SC\_REG(PeripheralBase) &= \(\backslash\)
       (uint8\_t)((uint8\_t)(~(uint8\_t)\hyperlink{group___m_c_g___register___masks_ga15326687d7d214b4847a3cae6e6cdfaa}{MCG\_SC\_ATMF\_MASK}) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___m_c_g___register___masks_ga9a57acb821c7622eb2b25e6c7daf7e16}{MCG\_SC\_LOCS0\_MASK})) \(\backslash\)
    )
\end{DoxyCode}


Clears the automatic trim machine failed flag. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+SC, M\+C\+G\+\_\+\+A\+TC (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_ac02069ebe9b45b114f5f8f209ceb7b22}{MCG\_PDD\_ClearAutoTrimFailedFlag}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a491da8528f226670b81c93b0483e6062}\label{_m_c_g___p_d_d_8h_a491da8528f226670b81c93b0483e6062}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Loss\+Of\+Lock0\+Flag@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Loss\+Of\+Lock0\+Flag}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Loss\+Of\+Lock0\+Flag@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Loss\+Of\+Lock0\+Flag}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Loss\+Of\+Lock0\+Flag}{MCG\_PDD\_ClearLossOfLock0Flag}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Loss\+Of\+Lock0\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      MCG\_SC\_REG(PeripheralBase) |= \(\backslash\)
       MCG\_SC\_LOCS0\_MASK \(\backslash\)
    )
\end{DoxyCode}


Clears the loss of clock flag. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+SC. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a491da8528f226670b81c93b0483e6062}{MCG\_PDD\_ClearLossOfLock0Flag}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_af4cf09cf1b5fb46a4f0f6eeb14cc942e}\label{_m_c_g___p_d_d_8h_af4cf09cf1b5fb46a4f0f6eeb14cc942e}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Loss\+Of\+Lock1\+Flag@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Loss\+Of\+Lock1\+Flag}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Loss\+Of\+Lock1\+Flag@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Loss\+Of\+Lock1\+Flag}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Loss\+Of\+Lock1\+Flag}{MCG\_PDD\_ClearLossOfLock1Flag}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Loss\+Of\+Lock1\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C8\_REG(PeripheralBase) |= \(\backslash\)
     MCG\_C8\_LOCS1\_MASK \(\backslash\)
  )
\end{DoxyCode}


Clears the loss of clock 1 flag. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C8. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_af4cf09cf1b5fb46a4f0f6eeb14cc942e}{MCG\_PDD\_ClearLossOfLock1Flag}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a3231c9e2420cdc7b51c4a5b1b8db9b0c}\label{_m_c_g___p_d_d_8h_a3231c9e2420cdc7b51c4a5b1b8db9b0c}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Osc0\+Loss\+Of\+Lock\+Flag@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Osc0\+Loss\+Of\+Lock\+Flag}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Osc0\+Loss\+Of\+Lock\+Flag@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Osc0\+Loss\+Of\+Lock\+Flag}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Osc0\+Loss\+Of\+Lock\+Flag}{MCG\_PDD\_ClearOsc0LossOfLockFlag}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Osc0\+Loss\+Of\+Lock\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_SC\_REG(PeripheralBase) |= \(\backslash\)
     MCG\_SC\_LOCS0\_MASK \(\backslash\)
  )
\end{DoxyCode}


Clears the O\+S\+C0 loss of clock flag. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+SC. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a3231c9e2420cdc7b51c4a5b1b8db9b0c}{MCG\_PDD\_ClearOsc0LossOfLockFlag}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_aef78ff035649edba251e700b38339de6}\label{_m_c_g___p_d_d_8h_aef78ff035649edba251e700b38339de6}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Pll0\+Loss\+Of\+Lock\+Status@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Pll0\+Loss\+Of\+Lock\+Status}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Pll0\+Loss\+Of\+Lock\+Status@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Pll0\+Loss\+Of\+Lock\+Status}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Pll0\+Loss\+Of\+Lock\+Status}{MCG\_PDD\_ClearPll0LossOfLockStatus}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Pll0\+Loss\+Of\+Lock\+Status(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      MCG\_S\_REG(PeripheralBase) |= \(\backslash\)
       MCG\_S\_LOLS0\_MASK \(\backslash\)
    )
\end{DoxyCode}


Clears the P\+L\+L0 lock status. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+S. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_aef78ff035649edba251e700b38339de6}{MCG\_PDD\_ClearPll0LossOfLockStatus}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_aac1fb8fdac80d95a08390194e8185c84}\label{_m_c_g___p_d_d_8h_aac1fb8fdac80d95a08390194e8185c84}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Rtc\+Loss\+Of\+Lock\+Flag@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Rtc\+Loss\+Of\+Lock\+Flag}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Rtc\+Loss\+Of\+Lock\+Flag@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Rtc\+Loss\+Of\+Lock\+Flag}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Rtc\+Loss\+Of\+Lock\+Flag}{MCG\_PDD\_ClearRtcLossOfLockFlag}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Clear\+Rtc\+Loss\+Of\+Lock\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_SC\_REG(PeripheralBase) |= \(\backslash\)
     MCG\_SC\_LOCS0\_MASK \(\backslash\)
  )
\end{DoxyCode}


Clears the R\+TC loss of clock flag. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+SC. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_aac1fb8fdac80d95a08390194e8185c84}{MCG\_PDD\_ClearRtcLossOfLockFlag}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a298b99e14d81e50e8214d8ab829c35b5}\label{_m_c_g___p_d_d_8h_a298b99e14d81e50e8214d8ab829c35b5}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Disable\+Loss\+Of\+Lock0\+Interrupt@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Disable\+Loss\+Of\+Lock0\+Interrupt}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Disable\+Loss\+Of\+Lock0\+Interrupt@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Disable\+Loss\+Of\+Lock0\+Interrupt}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Disable\+Loss\+Of\+Lock0\+Interrupt}{MCG\_PDD\_DisableLossOfLock0Interrupt}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Disable\+Loss\+Of\+Lock0\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C6\_REG(PeripheralBase) &= \(\backslash\)
     (uint8\_t)(~(uint8\_t)\hyperlink{group___m_c_g___register___masks_ga0b0e7ca112d81e86d413c014d144fd8d}{MCG\_C6\_LOLIE0\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Disables the loss of lock 0 interrupt. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C6. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a298b99e14d81e50e8214d8ab829c35b5}{MCG\_PDD\_DisableLossOfLock0Interrupt}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a0e8d142cf17fac6cb832c6fca9296dd7}\label{_m_c_g___p_d_d_8h_a0e8d142cf17fac6cb832c6fca9296dd7}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Clock\+Monitor@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Clock\+Monitor}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Clock\+Monitor@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Clock\+Monitor}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Clock\+Monitor}{MCG\_PDD\_EnableClockMonitor}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Clock\+Monitor(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      MCG\_C6\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga900a3edcbbfc2933afe2a26c6774fd69}{MCG\_C6\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___m_c_g___register___masks_ga2e0daa102ec3f225ed9297f7bc9f8239}{MCG\_C6\_CME0\_MASK}))) | ( \(\backslash\)
        (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___m_c_g___register___masks_ga096e62e71f69f5b749999d671d800090}{MCG\_C6\_CME0\_SHIFT}))) \(\backslash\)
    )
\end{DoxyCode}


Enables or disables the M\+CG clock monitor. When enabled, a reset request is made following a loss of external clock indication. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Parameter specifying whether the clock monitor is enabled or not. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C6. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a0e8d142cf17fac6cb832c6fca9296dd7}{MCG\_PDD\_EnableClockMonitor}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a2eb770c5449b004d83881b0b323fe4ba}\label{_m_c_g___p_d_d_8h_a2eb770c5449b004d83881b0b323fe4ba}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fll\+Filter\+Preserve@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fll\+Filter\+Preserve}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fll\+Filter\+Preserve@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fll\+Filter\+Preserve}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fll\+Filter\+Preserve}{MCG\_PDD\_EnableFllFilterPreserve}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Fll\+Filter\+Preserve(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      MCG\_SC\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(( \(\backslash\)
         \hyperlink{group___m_c_g___register___accessor___macros_gaccd64981395ccd3872a484806162a8ac}{MCG\_SC\_REG}(PeripheralBase)) & (( \(\backslash\)
         (uint8\_t)(~(uint8\_t)\hyperlink{group___m_c_g___register___masks_ga1eea80f4646116c2ca2a68aa3469436a}{MCG\_SC\_FLTPRSRV\_MASK})) & ( \(\backslash\)
         (uint8\_t)(~(uint8\_t)\hyperlink{group___m_c_g___register___masks_ga9a57acb821c7622eb2b25e6c7daf7e16}{MCG\_SC\_LOCS0\_MASK}))))) | ( \(\backslash\)
        (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___m_c_g___register___masks_gac75a3cb915913ba4acc64a098bba4eb5}{MCG\_SC\_FLTPRSRV\_SHIFT}))) \(\backslash\)
    )
\end{DoxyCode}


When enabled the F\+LL filter values are not reset during M\+CG mode change. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Parameter specifying whether the F\+LL filter values are preserved or not. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+SC. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a2eb770c5449b004d83881b0b323fe4ba}{MCG\_PDD\_EnableFllFilterPreserve}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_aa19d0093c875501bbeed92ca24d2d631}\label{_m_c_g___p_d_d_8h_aa19d0093c875501bbeed92ca24d2d631}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Internal\+Reference\+Output@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Internal\+Reference\+Output}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Internal\+Reference\+Output@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Internal\+Reference\+Output}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Internal\+Reference\+Output}{MCG\_PDD\_EnableInternalReferenceOutput}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Internal\+Reference\+Output(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga8bae88afeec8abab181383a6e5a9fecb}{MCG\_C1\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___m_c_g___register___masks_ga50398d9dc80a3016fddc6a2aef3df994}{MCG\_C1\_IRCLKEN\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___m_c_g___register___masks_ga2c4305645e7c2b3977dcd0d35c7eaab9}{MCG\_C1\_IRCLKEN\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables the internal reference clock for use as M\+C\+G\+I\+R\+C\+LK. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Parameter specifying whether the M\+C\+G\+I\+R\+C\+LK is generated or not. This parameter is of \char`\"{}\+Global enumeration used for specifying general
       enable/disable states (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_aa19d0093c875501bbeed92ca24d2d631}{MCG\_PDD\_EnableInternalReferenceOutput}(<peripheral>\_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a13d44754658d2af2d068da737620f0bb}\label{_m_c_g___p_d_d_8h_a13d44754658d2af2d068da737620f0bb}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Internal\+Reference\+Output\+In\+Stop@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Internal\+Reference\+Output\+In\+Stop}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Internal\+Reference\+Output\+In\+Stop@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Internal\+Reference\+Output\+In\+Stop}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Internal\+Reference\+Output\+In\+Stop}{MCG\_PDD\_EnableInternalReferenceOutputInStop}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Internal\+Reference\+Output\+In\+Stop(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga8bae88afeec8abab181383a6e5a9fecb}{MCG\_C1\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___m_c_g___register___masks_ga275f9145f8c55ff4c836cbd20ab06139}{MCG\_C1\_IREFSTEN\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables the internal reference clock for use as M\+C\+G\+I\+R\+C\+LK in S\+T\+OP mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Parameter specifying whether the M\+C\+G\+I\+R\+C\+LK is generated or not. This parameter is of \char`\"{}\+Global enumeration used for specifying general
       enable/disable states (\+P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+L\+E and P\+D\+D\+\_\+\+E\+N\+A\+B\+L\+E defined in P\+D\+D\+\_\+\+Types.\+h)\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a13d44754658d2af2d068da737620f0bb}{MCG\_PDD\_EnableInternalReferenceOutputInStop}(<peripheral>
      \_BASE\_PTR,
\hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_aac36b3825669e2e626c77a34680319c9}\label{_m_c_g___p_d_d_8h_aac36b3825669e2e626c77a34680319c9}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Loss\+Of\+Lock0\+Interrupt@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Loss\+Of\+Lock0\+Interrupt}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Loss\+Of\+Lock0\+Interrupt@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Loss\+Of\+Lock0\+Interrupt}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Loss\+Of\+Lock0\+Interrupt}{MCG\_PDD\_EnableLossOfLock0Interrupt}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Loss\+Of\+Lock0\+Interrupt(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C6\_REG(PeripheralBase) |= \(\backslash\)
     MCG\_C6\_LOLIE0\_MASK \(\backslash\)
  )
\end{DoxyCode}


Enables the loss of lock 0 interrupt. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C6. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_aac36b3825669e2e626c77a34680319c9}{MCG\_PDD\_EnableLossOfLock0Interrupt}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_ae09754520bfd94c3fcbe4c6d4478d767}\label{_m_c_g___p_d_d_8h_ae09754520bfd94c3fcbe4c6d4478d767}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Low\+Power@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Low\+Power}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Low\+Power@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Low\+Power}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Low\+Power}{MCG\_PDD\_EnableLowPower}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Low\+Power(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      MCG\_C2\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga1fe49262912ac579f147ae5c2cfde5a5}{MCG\_C2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___m_c_g___register___masks_ga204f588f13f46a9ae20bc7aecfdf4f37}{MCG\_C2\_LP\_MASK}))) | ( \(\backslash\)
        (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___m_c_g___register___masks_ga2c16a5396267a83c2059741d31c3af1a}{MCG\_C2\_LP\_SHIFT}))) \(\backslash\)
    )
\end{DoxyCode}


Enables or disables the M\+CG low power mode. Controls whether the F\+LL (and P\+LL if present in M\+CG) is disabled in B\+L\+PI and B\+L\+PE modes. In F\+BE mode (or P\+BE mode), enabling low power will switch the M\+CG into B\+L\+PE mode. In F\+BI mode, enabling will switch the M\+CG into B\+L\+PI mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Parameter specifying whether the low power mode is entered or no. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_ae09754520bfd94c3fcbe4c6d4478d767}{MCG\_PDD\_EnableLowPower}(<peripheral>\_BASE\_PTR, \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a25a332e387b4cc681d4b71e19cb49b62}\label{_m_c_g___p_d_d_8h_a25a332e387b4cc681d4b71e19cb49b62}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Osc0\+Clock\+Monitor@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Osc0\+Clock\+Monitor}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Osc0\+Clock\+Monitor@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Osc0\+Clock\+Monitor}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Osc0\+Clock\+Monitor}{MCG\_PDD\_EnableOsc0ClockMonitor}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Osc0\+Clock\+Monitor(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      MCG\_C6\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga900a3edcbbfc2933afe2a26c6774fd69}{MCG\_C6\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___m_c_g___register___masks_ga2e0daa102ec3f225ed9297f7bc9f8239}{MCG\_C6\_CME0\_MASK}))) | ( \(\backslash\)
        (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___m_c_g___register___masks_ga096e62e71f69f5b749999d671d800090}{MCG\_C6\_CME0\_SHIFT}))) \(\backslash\)
    )
\end{DoxyCode}


Enables or disables the O\+S\+C0 clock monitor. When enabled, a reset request is made following a loss of external clock indication. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Parameter specifying whether the clock monitor is enabled or not. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C6. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a25a332e387b4cc681d4b71e19cb49b62}{MCG\_PDD\_EnableOsc0ClockMonitor}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a08d9838891c83129a10fab4968c91959}\label{_m_c_g___p_d_d_8h_a08d9838891c83129a10fab4968c91959}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pll0\+Output@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pll0\+Output}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pll0\+Output@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pll0\+Output}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pll0\+Output}{MCG\_PDD\_EnablePll0Output}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pll0\+Output(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C5\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga8d61340716746b32bbf9dc08f45bd8f6}{MCG\_C5\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___m_c_g___register___masks_ga73671453b8f8804784e5b7e67551726d}{MCG\_C5\_PLLCLKEN0\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___m_c_g___register___masks_gaa66ceed70e1055a31e46c60a502b8eb7}{MCG\_C5\_PLLCLKEN0\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables the P\+L\+L0 clock for use as M\+C\+G\+P\+L\+L\+C\+LK. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Parameter specifying whether the M\+C\+G\+P\+L\+L\+C\+LK is generated or not. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a08d9838891c83129a10fab4968c91959}{MCG\_PDD\_EnablePll0Output}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a2c70b92d99a76053fc781f800b166f26}\label{_m_c_g___p_d_d_8h_a2c70b92d99a76053fc781f800b166f26}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pll0\+Output\+In\+Stop@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pll0\+Output\+In\+Stop}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pll0\+Output\+In\+Stop@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pll0\+Output\+In\+Stop}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pll0\+Output\+In\+Stop}{MCG\_PDD\_EnablePll0OutputInStop}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Pll0\+Output\+In\+Stop(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C5\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga8d61340716746b32bbf9dc08f45bd8f6}{MCG\_C5\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___m_c_g___register___masks_ga9bec4ed23caf6a431b506e944d928080}{MCG\_C5\_PLLSTEN0\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << \hyperlink{group___m_c_g___register___masks_ga486796db598fbf2f07f39d71453f49b6}{MCG\_C5\_PLLSTEN0\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables the P\+L\+L0 clock for use as M\+C\+G\+P\+L\+L\+C\+LK in S\+T\+OP mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Parameter specifying whether the M\+C\+G\+P\+L\+L\+C\+LK is generated or not. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a2c70b92d99a76053fc781f800b166f26}{MCG\_PDD\_EnablePll0OutputInStop}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_afe119adb92082b6e2f260d352b1c1d3c}\label{_m_c_g___p_d_d_8h_afe119adb92082b6e2f260d352b1c1d3c}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Rtc\+Clock\+Monitor@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Rtc\+Clock\+Monitor}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Rtc\+Clock\+Monitor@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Rtc\+Clock\+Monitor}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Rtc\+Clock\+Monitor}{MCG\_PDD\_EnableRtcClockMonitor}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Enable\+Rtc\+Clock\+Monitor(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State} }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C8\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(( \(\backslash\)
       \hyperlink{group___m_c_g___register___accessor___macros_ga9d7e2b88a408a722f0b7f64a7a32af01}{MCG\_C8\_REG}(PeripheralBase)) & (( \(\backslash\)
       (uint8\_t)(~(uint8\_t)MCG\_C8\_CME1\_MASK)) & ( \(\backslash\)
       (uint8\_t)(~(uint8\_t)MCG\_C8\_LOCS1\_MASK))))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(\hyperlink{group___x_f1__module_ga5d74787dedbc4e11c1ab15bf487e61f8}{State}) << MCG\_C8\_CME1\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Enables or disables the R\+TC clock monitor. When enabled, a reset request is made following a loss of external clock indication. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em State} & Parameter specifying whether the clock monitor is enabled or not. This parameter is of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})" type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C8. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_afe119adb92082b6e2f260d352b1c1d3c}{MCG\_PDD\_EnableRtcClockMonitor}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_p_d_d___types_8h_ab3f067bf9b5f1a0bee256df53023a37f}{PDD\_DISABLE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a61a2c18a0f29a3f2e4ae48355e1becb2}\label{_m_c_g___p_d_d_8h_a61a2c18a0f29a3f2e4ae48355e1becb2}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+O\+SC@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+O\+SC}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+O\+SC@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+O\+SC}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+O\+SC}{MCG\_PDD\_EXTERNAL\_INPUT\_OSC}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+O\+SC~0U}

System oscillator is used. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a40f5ca3d5d680c0c0827ea74eed84868}\label{_m_c_g___p_d_d_8h_a40f5ca3d5d680c0c0827ea74eed84868}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR}{MCG\_PDD\_EXTERNAL\_INPUT\_OSCILLATOR}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+OR~0x4U}

Oscillator. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a8fa65df7af078d99a9935d8366c1d8c7}\label{_m_c_g___p_d_d_8h_a8fa65df7af078d99a9935d8366c1d8c7}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+IN@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+IN}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+IN@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+IN}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+IN}{MCG\_PDD\_EXTERNAL\_INPUT\_PIN}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+P\+IN~0U}

External reference clock. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a825098455bccfd5d97721eeb239c5ef4}\label{_m_c_g___p_d_d_8h_a825098455bccfd5d97721eeb239c5ef4}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+TC@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+TC}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+TC@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+TC}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+TC}{MCG\_PDD\_EXTERNAL\_INPUT\_RTC}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+R\+TC~0x1U}

R\+TC is used. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a18e6ed5e2692b666328de45361753c0c}\label{_m_c_g___p_d_d_8h_a18e6ed5e2692b666328de45361753c0c}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1}{MCG\_PDD\_FAST\_INTERNAL\_DIVIDER\_1}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1~0U}

Divider is 1. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a3fafde58988e3f22602e4c09d07d92e8}\label{_m_c_g___p_d_d_8h_a3fafde58988e3f22602e4c09d07d92e8}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+128@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+128}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+128@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+128}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+128}{MCG\_PDD\_FAST\_INTERNAL\_DIVIDER\_128}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+128~0x\+EU}

Divider is 128. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_afc225c20ca1c95ac79a32f62e5022685}\label{_m_c_g___p_d_d_8h_afc225c20ca1c95ac79a32f62e5022685}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16}{MCG\_PDD\_FAST\_INTERNAL\_DIVIDER\_16}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16~0x8U}

Divider is 16. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a1d296a5de91e28e21dd2daf53da1e617}\label{_m_c_g___p_d_d_8h_a1d296a5de91e28e21dd2daf53da1e617}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2}{MCG\_PDD\_FAST\_INTERNAL\_DIVIDER\_2}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2~0x2U}

Divider is 2. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_aa3b348bcd266b0321bb98840da2f3007}\label{_m_c_g___p_d_d_8h_aa3b348bcd266b0321bb98840da2f3007}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+32@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+32}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+32@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+32}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+32}{MCG\_PDD\_FAST\_INTERNAL\_DIVIDER\_32}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+32~0x\+AU}

Divider is 32. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a8d0127043820cc2af2bc36897303be8d}\label{_m_c_g___p_d_d_8h_a8d0127043820cc2af2bc36897303be8d}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4}{MCG\_PDD\_FAST\_INTERNAL\_DIVIDER\_4}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4~0x4U}

Divider is 4. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_aaf25627c1859f71a68c1a8caad63f14b}\label{_m_c_g___p_d_d_8h_aaf25627c1859f71a68c1a8caad63f14b}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+64@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+64}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+64@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+64}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+64}{MCG\_PDD\_FAST\_INTERNAL\_DIVIDER\_64}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+64~0x\+CU}

Divider is 64. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a65e13d02b85f7065a8a76f2b8dd2814c}\label{_m_c_g___p_d_d_8h_a65e13d02b85f7065a8a76f2b8dd2814c}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8}{MCG\_PDD\_FAST\_INTERNAL\_DIVIDER\_8}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+A\+S\+T\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8~0x6U}

Divider is 8. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_abf67609cb9ab664c3228af4014c277a2}\label{_m_c_g___p_d_d_8h_abf67609cb9ab664c3228af4014c277a2}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+128\+\_\+1536@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+128\+\_\+1536}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+128\+\_\+1536@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+128\+\_\+1536}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+128\+\_\+1536}{MCG\_PDD\_FLL\_EXTERNAL\_DIVIDER\_128\_1536}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+128\+\_\+1536~0x38U}

If crystal oscillator low frequency range is selected, divider is 128. For all other ranges, divider is 1536. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a551dd681db7d92b9b3ee6fea3761f933}\label{_m_c_g___p_d_d_8h_a551dd681db7d92b9b3ee6fea3761f933}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16\+\_\+512@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16\+\_\+512}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16\+\_\+512@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16\+\_\+512}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16\+\_\+512}{MCG\_PDD\_FLL\_EXTERNAL\_DIVIDER\_16\_512}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+16\+\_\+512~0x20U}

If crystal oscillator low frequency range is selected, divider is 16. For all other ranges, divider is 512. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a7fd3fb69250ab06465a32ef62178c0d7}\label{_m_c_g___p_d_d_8h_a7fd3fb69250ab06465a32ef62178c0d7}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1\+\_\+32@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1\+\_\+32}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1\+\_\+32@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1\+\_\+32}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1\+\_\+32}{MCG\_PDD\_FLL\_EXTERNAL\_DIVIDER\_1\_32}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+1\+\_\+32~0U}

If crystal oscillator low frequency range is selected, divider is 1. For all other ranges, divider is 32. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a4dd7e3441f58ad0167b3768aee82c10f}\label{_m_c_g___p_d_d_8h_a4dd7e3441f58ad0167b3768aee82c10f}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2\+\_\+64@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2\+\_\+64}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2\+\_\+64@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2\+\_\+64}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2\+\_\+64}{MCG\_PDD\_FLL\_EXTERNAL\_DIVIDER\_2\_64}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+2\+\_\+64~0x8U}

If crystal oscillator low frequency range is selected, divider is 2. For all other ranges, divider is 64. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_abda8c7157c174e1d4335d387f13bb897}\label{_m_c_g___p_d_d_8h_abda8c7157c174e1d4335d387f13bb897}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+32\+\_\+1024@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+32\+\_\+1024}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+32\+\_\+1024@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+32\+\_\+1024}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+32\+\_\+1024}{MCG\_PDD\_FLL\_EXTERNAL\_DIVIDER\_32\_1024}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+32\+\_\+1024~0x28U}

If crystal oscillator low frequency range is selected, divider is 32. For all other ranges, divider is 1024. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a32e9066214214aba5b3d765fd9694145}\label{_m_c_g___p_d_d_8h_a32e9066214214aba5b3d765fd9694145}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4\+\_\+128@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4\+\_\+128}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4\+\_\+128@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4\+\_\+128}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4\+\_\+128}{MCG\_PDD\_FLL\_EXTERNAL\_DIVIDER\_4\_128}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+4\+\_\+128~0x10U}

If crystal oscillator low frequency range is selected, divider is 4. For all other ranges, divider is 128. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a8d5c205f2a8c4fad07cc841b4df980f9}\label{_m_c_g___p_d_d_8h_a8d5c205f2a8c4fad07cc841b4df980f9}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+64\+\_\+1280@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+64\+\_\+1280}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+64\+\_\+1280@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+64\+\_\+1280}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+64\+\_\+1280}{MCG\_PDD\_FLL\_EXTERNAL\_DIVIDER\_64\_1280}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+64\+\_\+1280~0x30U}

If crystal oscillator low frequency range is selected, divider is 64. For all other ranges, divider is 1280. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_af8f5b776605742b2801025e5d7b2fd95}\label{_m_c_g___p_d_d_8h_af8f5b776605742b2801025e5d7b2fd95}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8\+\_\+256@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8\+\_\+256}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8\+\_\+256@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8\+\_\+256}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8\+\_\+256}{MCG\_PDD\_FLL\_EXTERNAL\_DIVIDER\_8\_256}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+E\+X\+T\+E\+R\+N\+A\+L\+\_\+\+D\+I\+V\+I\+D\+E\+R\+\_\+8\+\_\+256~0x18U}

If crystal oscillator low frequency range is selected, divider is 8. For all other ranges, divider is 256. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_acabda7e4ad61003e7291dfba3661729b}\label{_m_c_g___p_d_d_8h_acabda7e4ad61003e7291dfba3661729b}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+E\+X\+T\+E\+R\+N\+AL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+E\+X\+T\+E\+R\+N\+AL}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+E\+X\+T\+E\+R\+N\+AL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+E\+X\+T\+E\+R\+N\+AL}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+E\+X\+T\+E\+R\+N\+AL}{MCG\_PDD\_FLL\_INPUT\_EXTERNAL}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+E\+X\+T\+E\+R\+N\+AL~0U}

External reference clock. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_aeea71e01637036d3e88a91acb65df11d}\label{_m_c_g___p_d_d_8h_aeea71e01637036d3e88a91acb65df11d}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+AL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+AL}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+AL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+AL}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+AL}{MCG\_PDD\_FLL\_INPUT\_INTERNAL}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+AL~0x4U}

Slow internal reference clock. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a8a87c43ab3b25897e5f03babf4bf79c9}\label{_m_c_g___p_d_d_8h_a8a87c43ab3b25897e5f03babf4bf79c9}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+R\+A\+N\+GE@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+R\+A\+N\+GE}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+R\+A\+N\+GE@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+R\+A\+N\+GE}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+R\+A\+N\+GE}{MCG\_PDD\_FLL\_INPUT\_NARROW\_RANGE}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+N\+A\+R\+R\+O\+W\+\_\+\+R\+A\+N\+GE~0x80U}

F\+LL D\+CO reference frequency range is narrowed to 32.\+768 k\+Hz. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a31ca62a81f74535f415c20ee2787480b}\label{_m_c_g___p_d_d_8h_a31ca62a81f74535f415c20ee2787480b}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+E\+X\+T\+E\+R\+N\+AL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+E\+X\+T\+E\+R\+N\+AL}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+E\+X\+T\+E\+R\+N\+AL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+E\+X\+T\+E\+R\+N\+AL}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+E\+X\+T\+E\+R\+N\+AL}{MCG\_PDD\_FLL\_INPUT\_STATUS\_EXTERNAL}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+E\+X\+T\+E\+R\+N\+AL~0U}

External reference clock. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a400cdf8b457a9cd5aa36c87f5cade014}\label{_m_c_g___p_d_d_8h_a400cdf8b457a9cd5aa36c87f5cade014}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+N\+T\+E\+R\+N\+AL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+N\+T\+E\+R\+N\+AL}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+N\+T\+E\+R\+N\+AL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+N\+T\+E\+R\+N\+AL}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+N\+T\+E\+R\+N\+AL}{MCG\_PDD\_FLL\_INPUT\_STATUS\_INTERNAL}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+N\+T\+E\+R\+N\+AL~\hyperlink{group___m_c_g___register___masks_ga5bf822a90d9c1e67d5297420157e1dd0}{M\+C\+G\+\_\+\+S\+\_\+\+I\+R\+E\+F\+S\+T\+\_\+\+M\+A\+SK}}

Slow internal reference clock. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_af88e6313a061915a04f6e09bc310ce63}\label{_m_c_g___p_d_d_8h_af88e6313a061915a04f6e09bc310ce63}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+W\+I\+D\+E\+\_\+\+R\+A\+N\+GE@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+W\+I\+D\+E\+\_\+\+R\+A\+N\+GE}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+W\+I\+D\+E\+\_\+\+R\+A\+N\+GE@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+W\+I\+D\+E\+\_\+\+R\+A\+N\+GE}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+W\+I\+D\+E\+\_\+\+R\+A\+N\+GE}{MCG\_PDD\_FLL\_INPUT\_WIDE\_RANGE}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+W\+I\+D\+E\+\_\+\+R\+A\+N\+GE~0U}

F\+LL D\+CO reference frequency range is 31.\+25-\/39.\+0625 k\+Hz. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a0dd58d6597df564828e1a2ebd495d2ec}\label{_m_c_g___p_d_d_8h_a0dd58d6597df564828e1a2ebd495d2ec}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+UT@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+UT}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+UT@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+UT}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+UT}{MCG\_PDD\_FLL\_OUTPUT}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+UT~0U}

F\+LL output used. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a5afadfc993303c7431764dba59d7c4ca}\label{_m_c_g___p_d_d_8h_a5afadfc993303c7431764dba59d7c4ca}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+H\+I\+G\+H\+\_\+\+R\+A\+N\+GE@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+H\+I\+G\+H\+\_\+\+R\+A\+N\+GE}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+H\+I\+G\+H\+\_\+\+R\+A\+N\+GE@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+H\+I\+G\+H\+\_\+\+R\+A\+N\+GE}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+H\+I\+G\+H\+\_\+\+R\+A\+N\+GE}{MCG\_PDD\_FLL\_OUTPUT\_HIGH\_RANGE}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+H\+I\+G\+H\+\_\+\+R\+A\+N\+GE~0x60U}

F\+LL D\+CO output high frequency range. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_ab9fca944b1723412077fd2a9881280ed}\label{_m_c_g___p_d_d_8h_ab9fca944b1723412077fd2a9881280ed}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+L\+O\+W\+\_\+\+R\+A\+N\+GE@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+L\+O\+W\+\_\+\+R\+A\+N\+GE}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+L\+O\+W\+\_\+\+R\+A\+N\+GE@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+L\+O\+W\+\_\+\+R\+A\+N\+GE}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+L\+O\+W\+\_\+\+R\+A\+N\+GE}{MCG\_PDD\_FLL\_OUTPUT\_LOW\_RANGE}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+L\+O\+W\+\_\+\+R\+A\+N\+GE~0U}

F\+LL D\+CO output low frequency range. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a23df63ffc3bfe65f30d5659987546847}\label{_m_c_g___p_d_d_8h_a23df63ffc3bfe65f30d5659987546847}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+M\+I\+D\+\_\+\+H\+I\+G\+H\+\_\+\+R\+A\+N\+GE@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+M\+I\+D\+\_\+\+H\+I\+G\+H\+\_\+\+R\+A\+N\+GE}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+M\+I\+D\+\_\+\+H\+I\+G\+H\+\_\+\+R\+A\+N\+GE@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+M\+I\+D\+\_\+\+H\+I\+G\+H\+\_\+\+R\+A\+N\+GE}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+M\+I\+D\+\_\+\+H\+I\+G\+H\+\_\+\+R\+A\+N\+GE}{MCG\_PDD\_FLL\_OUTPUT\_MID\_HIGH\_RANGE}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+M\+I\+D\+\_\+\+H\+I\+G\+H\+\_\+\+R\+A\+N\+GE~0x40U}

F\+LL D\+CO output mid-\/high frequency range. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_ae036806a416b0aae815e93a960e22ed5}\label{_m_c_g___p_d_d_8h_ae036806a416b0aae815e93a960e22ed5}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+M\+I\+D\+\_\+\+R\+A\+N\+GE@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+M\+I\+D\+\_\+\+R\+A\+N\+GE}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+M\+I\+D\+\_\+\+R\+A\+N\+GE@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+M\+I\+D\+\_\+\+R\+A\+N\+GE}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+M\+I\+D\+\_\+\+R\+A\+N\+GE}{MCG\_PDD\_FLL\_OUTPUT\_MID\_RANGE}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+F\+L\+L\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+M\+I\+D\+\_\+\+R\+A\+N\+GE~0x20U}

F\+LL D\+CO output mid frequency range. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a9cdbd2c5a6f53e775a0ad5c494acd4cd}\label{_m_c_g___p_d_d_8h_a9cdbd2c5a6f53e775a0ad5c494acd4cd}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Compare\+Value@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Compare\+Value}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Compare\+Value@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Compare\+Value}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Compare\+Value}{MCG\_PDD\_GetAutoTrimCompareValue}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Compare\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint16\_t)(( \(\backslash\)
     \hyperlink{group___m_c_g___register___accessor___macros_gae8da97d512d94aa7026889ca0aadedbf}{MCG\_ATCVL\_REG}(PeripheralBase)) | ( \(\backslash\)
     (uint16\_t)((uint16\_t)\hyperlink{group___m_c_g___register___accessor___macros_gaca17ff8b94752a7700acc7adc7e462ea}{MCG\_ATCVH\_REG}(PeripheralBase) << 8U))) \(\backslash\)
  )
\end{DoxyCode}


Returns the auto trim compare value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 16-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+A\+T\+C\+VL, M\+C\+G\+\_\+\+A\+T\+C\+VH (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint16\_t result =
\hyperlink{_m_c_g___p_d_d_8h_a9cdbd2c5a6f53e775a0ad5c494acd4cd}{MCG\_PDD\_GetAutoTrimCompareValue}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_ae435b958433ba945f7a35ce66f9461db}\label{_m_c_g___p_d_d_8h_ae435b958433ba945f7a35ce66f9461db}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Failed\+Flag@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Failed\+Flag}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Failed\+Flag@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Failed\+Flag}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Failed\+Flag}{MCG\_PDD\_GetAutoTrimFailedFlag}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Failed\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_gaccd64981395ccd3872a484806162a8ac}{MCG\_SC\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga15326687d7d214b4847a3cae6e6cdfaa}{MCG\_SC\_ATMF\_MASK}) \(\backslash\)
    )
\end{DoxyCode}


Returns the automatic trim machine failed flag. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+SC, M\+C\+G\+\_\+\+A\+TC (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_ae435b958433ba945f7a35ce66f9461db}{MCG\_PDD\_GetAutoTrimFailedFlag}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a1b210058a5dc273a9c1789bd6d6575f0}\label{_m_c_g___p_d_d_8h_a1b210058a5dc273a9c1789bd6d6575f0}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Status@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Status}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Status@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Status}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Status}{MCG\_PDD\_GetAutoTrimStatus}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Status(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_gaccd64981395ccd3872a484806162a8ac}{MCG\_SC\_REG}(PeripheralBase) & (uint8\_t)(
      \hyperlink{group___m_c_g___register___masks_gaf9545e815c86bd04d8513af024cb8617}{MCG\_SC\_ATME\_MASK} | \hyperlink{group___m_c_g___register___masks_ga15326687d7d214b4847a3cae6e6cdfaa}{MCG\_SC\_ATMF\_MASK})) \(\backslash\)
    )
\end{DoxyCode}


Returns the automatic trim machine state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Use constants from group \char`\"{}\+Automatic trim machine status\char`\"{} for processing return value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+SC, M\+C\+G\+\_\+\+A\+TC (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_a1b210058a5dc273a9c1789bd6d6575f0}{MCG\_PDD\_GetAutoTrimStatus}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_aeb013af2484a863a7f80647d61d1cdbe}\label{_m_c_g___p_d_d_8h_aeb013af2484a863a7f80647d61d1cdbe}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Target@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Target}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Target@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Target}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Target}{MCG\_PDD\_GetAutoTrimTarget}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Auto\+Trim\+Target(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_gaccd64981395ccd3872a484806162a8ac}{MCG\_SC\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_gaf5a12b51cc62a0ce10f3fbecdebd0222}{MCG\_SC\_ATMS\_MASK}) \(\backslash\)
    )
\end{DoxyCode}


Returns selected internal reference clock source for auto trim test. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Internal reference clock source for auto trim
        test\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+SC, M\+C\+G\+\_\+\+A\+TC (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_aeb013af2484a863a7f80647d61d1cdbe}{MCG\_PDD\_GetAutoTrimTarget}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_ac1027929f714a8fd9f45d4997eaa9a2d}\label{_m_c_g___p_d_d_8h_ac1027929f714a8fd9f45d4997eaa9a2d}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Clock\+Monitor\+Enabled@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Clock\+Monitor\+Enabled}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Clock\+Monitor\+Enabled@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Clock\+Monitor\+Enabled}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Clock\+Monitor\+Enabled}{MCG\_PDD\_GetClockMonitorEnabled}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Clock\+Monitor\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      ((uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga900a3edcbbfc2933afe2a26c6774fd69}{MCG\_C6\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga2e0daa102ec3f225ed9297f7bc9f8239}{MCG\_C6\_CME0\_MASK}) == 0U) ? ( \(\backslash\)
        PDD\_DISABLE) : ( \(\backslash\)
        \hyperlink{_p_d_d___types_8h_accb3a19a48072a198e95e411154dd0b4}{PDD\_ENABLE}) \(\backslash\)
    )
\end{DoxyCode}


Returns the M\+CG clock monitor enable state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t". 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C6. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_ac1027929f714a8fd9f45d4997eaa9a2d}{MCG\_PDD\_GetClockMonitorEnabled}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a1351986e9ef6b3835872692e8c9c7d59}\label{_m_c_g___p_d_d_8h_a1351986e9ef6b3835872692e8c9c7d59}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+External\+Reference\+Source@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+External\+Reference\+Source}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+External\+Reference\+Source@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+External\+Reference\+Source}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+External\+Reference\+Source}{MCG\_PDD\_GetExternalReferenceSource}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+External\+Reference\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga1fe49262912ac579f147ae5c2cfde5a5}{MCG\_C2\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_gae9a32b79976c185a9b6567cc74b2d5af}{MCG\_C2\_EREFS0\_MASK}) \(\backslash\)
    )
\end{DoxyCode}


Returns external reference clock selected for O\+S\+C0. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Source for the external reference clock\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_m_c_g___p_d_d_8h_a1351986e9ef6b3835872692e8c9c7d59}{MCG\_PDD\_GetExternalReferenceSource}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_aefb702893896cd155429321735061655}\label{_m_c_g___p_d_d_8h_aefb702893896cd155429321735061655}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Internal\+Divider@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Internal\+Divider}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Internal\+Divider@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Internal\+Divider}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Internal\+Divider}{MCG\_PDD\_GetFastInternalDivider}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Internal\+Divider(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_gaccd64981395ccd3872a484806162a8ac}{MCG\_SC\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga9b5d58f2f0a68eabe93f088dc2f81d2b}{MCG\_SC\_FCRDIV\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns selected fast internal reference clock divider. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Fast internal reference divider\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+SC. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_aefb702893896cd155429321735061655}{MCG\_PDD\_GetFastInternalDivider}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a7e15e011235dc105b237daae94033262}\label{_m_c_g___p_d_d_8h_a7e15e011235dc105b237daae94033262}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Internal\+Reference\+Fine\+Trim@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Internal\+Reference\+Fine\+Trim}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Internal\+Reference\+Fine\+Trim@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Internal\+Reference\+Fine\+Trim}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Internal\+Reference\+Fine\+Trim}{MCG\_PDD\_GetFastInternalReferenceFineTrim}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Internal\+Reference\+Fine\+Trim(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(( \(\backslash\)
     (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga1fe49262912ac579f147ae5c2cfde5a5}{MCG\_C2\_REG}(PeripheralBase) & MCG\_C2\_FCFTRIM\_MASK)) >> ( \(\backslash\)
     MCG\_C2\_FCFTRIM\_SHIFT)) \(\backslash\)
  )
\end{DoxyCode}


Returns fast internal reference clock fine trim value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 1-\/bit value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_m_c_g___p_d_d_8h_a7e15e011235dc105b237daae94033262}{MCG\_PDD\_GetFastInternalReferenceFineTrim}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a9bef5a276da83f1f3691ab4e7fbcce5b}\label{_m_c_g___p_d_d_8h_a9bef5a276da83f1f3691ab4e7fbcce5b}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Internal\+Reference\+Trim@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Internal\+Reference\+Trim}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Internal\+Reference\+Trim@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Internal\+Reference\+Trim}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Internal\+Reference\+Trim}{MCG\_PDD\_GetFastInternalReferenceTrim}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fast\+Internal\+Reference\+Trim(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(( \(\backslash\)
     (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga7ecd15c7ea67a8febfe9fb84044905c8}{MCG\_C4\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga91610035649d14c5027419db0bfa3231}{MCG\_C4\_FCTRIM\_MASK})) >> ( \(\backslash\)
     MCG\_C4\_FCTRIM\_SHIFT)) \(\backslash\)
  )
\end{DoxyCode}


Returns fast internal reference clock trim value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 4-\/bit value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_m_c_g___p_d_d_8h_a9bef5a276da83f1f3691ab4e7fbcce5b}{MCG\_PDD\_GetFastInternalReferenceTrim}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_aa5163497023df0d1e4617cd84eb19d79}\label{_m_c_g___p_d_d_8h_aa5163497023df0d1e4617cd84eb19d79}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+External\+Divider@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+External\+Divider}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+External\+Divider@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+External\+Divider}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+External\+Divider}{MCG\_PDD\_GetFllExternalDivider}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+External\+Divider(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga8bae88afeec8abab181383a6e5a9fecb}{MCG\_C1\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_gac7762b84f41121882f4d1fbcaa839aeb}{MCG\_C1\_FRDIV\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns selected F\+LL external reference clock divider. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+F\+L\+L external reference divider\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_aa5163497023df0d1e4617cd84eb19d79}{MCG\_PDD\_GetFllExternalDivider}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a789b9237483b4d52c52b4ed45d3b2cdf}\label{_m_c_g___p_d_d_8h_a789b9237483b4d52c52b4ed45d3b2cdf}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+External\+Reference\+Source@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+External\+Reference\+Source}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+External\+Reference\+Source@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+External\+Reference\+Source}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+External\+Reference\+Source}{MCG\_PDD\_GetFllExternalReferenceSource}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+External\+Reference\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga539e138338d19786d39052d096896e96}{MCG\_C7\_REG}(PeripheralBase) & MCG\_C7\_OSCSEL\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns whether system oscillator or R\+TC output is used as F\+LL external reference. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+System oscillator or R\+T\+C output used as F\+L\+L
        external reference.\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C7. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_m_c_g___p_d_d_8h_a789b9237483b4d52c52b4ed45d3b2cdf}{MCG\_PDD\_GetFllExternalReferenceSource}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_ad5b6b0d5efae82e324c76390cea79b28}\label{_m_c_g___p_d_d_8h_ad5b6b0d5efae82e324c76390cea79b28}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Filter\+Preserve\+Enabled@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Filter\+Preserve\+Enabled}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Filter\+Preserve\+Enabled@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Filter\+Preserve\+Enabled}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Filter\+Preserve\+Enabled}{MCG\_PDD\_GetFllFilterPreserveEnabled}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Filter\+Preserve\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_gaccd64981395ccd3872a484806162a8ac}{MCG\_SC\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga1eea80f4646116c2ca2a68aa3469436a}{MCG\_SC\_FLTPRSRV\_MASK}) == 0U) ? ( 
      \(\backslash\)
      PDD\_DISABLE) : ( \(\backslash\)
      \hyperlink{_p_d_d___types_8h_accb3a19a48072a198e95e411154dd0b4}{PDD\_ENABLE}) \(\backslash\)
  )
\end{DoxyCode}


Returns the F\+LL filter values preservation enable state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t". 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+SC. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_m_c_g___p_d_d_8h_ad5b6b0d5efae82e324c76390cea79b28}{MCG\_PDD\_GetFllFilterPreserveEnabled}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a13f3c2de5423d74fb6fa40c006c7e2ce}\label{_m_c_g___p_d_d_8h_a13f3c2de5423d74fb6fa40c006c7e2ce}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Input\+Range@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Input\+Range}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Input\+Range@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Input\+Range}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Input\+Range}{MCG\_PDD\_GetFllInputRange}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Input\+Range(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga7ecd15c7ea67a8febfe9fb84044905c8}{MCG\_C4\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga5d16ac35cf87b3cdeeefca1c16a0eda0}{MCG\_C4\_DMX32\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns selected F\+LL D\+CO reference frequency range. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+F\+L\+L D\+C\+O reference frequency range\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_a13f3c2de5423d74fb6fa40c006c7e2ce}{MCG\_PDD\_GetFllInputRange}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_ab4064d4d7a9f5e0c4720a5cb148c9b2a}\label{_m_c_g___p_d_d_8h_ab4064d4d7a9f5e0c4720a5cb148c9b2a}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Output\+Range@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Output\+Range}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Output\+Range@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Output\+Range}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Output\+Range}{MCG\_PDD\_GetFllOutputRange}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Output\+Range(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga7ecd15c7ea67a8febfe9fb84044905c8}{MCG\_C4\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga7f6629e8d17efb2cec3d2f63d09ede5a}{MCG\_C4\_DRST\_DRS\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns selected F\+LL D\+CO output frequency range. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Frequency range for the F\+L\+L output\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_ab4064d4d7a9f5e0c4720a5cb148c9b2a}{MCG\_PDD\_GetFllOutputRange}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a017192619cfea9bed91f3035ce01a24c}\label{_m_c_g___p_d_d_8h_a017192619cfea9bed91f3035ce01a24c}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Source@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Source}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Source@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Source}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Source}{MCG\_PDD\_GetFllSource}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga8bae88afeec8abab181383a6e5a9fecb}{MCG\_C1\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_gadc14970d17e8ee736a16805a412a87fe}{MCG\_C1\_IREFS\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns selected F\+LL clock source. For currently used F\+LL clock source, use Get\+Fll\+Source\+Status. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+F\+L\+L clock source\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_a017192619cfea9bed91f3035ce01a24c}{MCG\_PDD\_GetFllSource}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a2bb74496b1e44998eb2cb504f7f2430e}\label{_m_c_g___p_d_d_8h_a2bb74496b1e44998eb2cb504f7f2430e}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Source\+Status@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Source\+Status}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Source\+Status@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Source\+Status}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Source\+Status}{MCG\_PDD\_GetFllSourceStatus}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Fll\+Source\+Status(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_gac8e21014738ce19fa716fe2ee80f1a64}{MCG\_S\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga5bf822a90d9c1e67d5297420157e1dd0}{MCG\_S\_IREFST\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns the current source for the F\+LL reference clock. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Use constants from group \char`\"{}\+Currently used source for the F\+L\+L reference
        clock\char`\"{} for processing return value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+S. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_a2bb74496b1e44998eb2cb504f7f2430e}{MCG\_PDD\_GetFllSourceStatus}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a280ec0bb450b2690b0b66f5fa483c8b8}\label{_m_c_g___p_d_d_8h_a280ec0bb450b2690b0b66f5fa483c8b8}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Frequency\+Range0@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Frequency\+Range0}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Frequency\+Range0@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Frequency\+Range0}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Frequency\+Range0}{MCG\_PDD\_GetFrequencyRange0}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Frequency\+Range0(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga1fe49262912ac579f147ae5c2cfde5a5}{MCG\_C2\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga5436f4e93034d8536c23eabcac1b1a43}{MCG\_C2\_RANGE0\_MASK}) \(\backslash\)
    )
\end{DoxyCode}


Returns selected frequency range for the crystal oscillator or external clock source used by O\+S\+C0. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Crystal oscillator or external clock source
        frequency range\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_a280ec0bb450b2690b0b66f5fa483c8b8}{MCG\_PDD\_GetFrequencyRange0}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_ad7a616fd8127e26dd7f862fcdd2ce012}\label{_m_c_g___p_d_d_8h_ad7a616fd8127e26dd7f862fcdd2ce012}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Output\+Enabled@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Output\+Enabled}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Output\+Enabled@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Output\+Enabled}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Output\+Enabled}{MCG\_PDD\_GetInternalReferenceOutputEnabled}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Output\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga8bae88afeec8abab181383a6e5a9fecb}{MCG\_C1\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga50398d9dc80a3016fddc6a2aef3df994}{MCG\_C1\_IRCLKEN\_MASK}) == 0U) ? ( \(\backslash\)
      PDD\_DISABLE) : ( \(\backslash\)
      \hyperlink{_p_d_d___types_8h_accb3a19a48072a198e95e411154dd0b4}{PDD\_ENABLE}) \(\backslash\)
  )
\end{DoxyCode}


Returns the M\+C\+G\+I\+R\+C\+LK enable state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t". 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_m_c_g___p_d_d_8h_ad7a616fd8127e26dd7f862fcdd2ce012}{MCG\_PDD\_GetInternalReferenceOutputEnabled}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a757cd40cbf046858d5f92a2879ba9bc3}\label{_m_c_g___p_d_d_8h_a757cd40cbf046858d5f92a2879ba9bc3}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Output\+In\+Stop\+Enabled@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Output\+In\+Stop\+Enabled}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Output\+In\+Stop\+Enabled@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Output\+In\+Stop\+Enabled}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Output\+In\+Stop\+Enabled}{MCG\_PDD\_GetInternalReferenceOutputInStopEnabled}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Output\+In\+Stop\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga8bae88afeec8abab181383a6e5a9fecb}{MCG\_C1\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga275f9145f8c55ff4c836cbd20ab06139}{MCG\_C1\_IREFSTEN\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns the M\+C\+G\+I\+R\+C\+LK in S\+T\+OP mode enable state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t". 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_m_c_g___p_d_d_8h_a757cd40cbf046858d5f92a2879ba9bc3}{MCG\_PDD\_GetInternalReferenceOutputInStopEnabled}(<peripheral>
      \_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a1118560d2f16e568a0a0000a7b006e26}\label{_m_c_g___p_d_d_8h_a1118560d2f16e568a0a0000a7b006e26}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Source@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Source}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Source@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Source}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Source}{MCG\_PDD\_GetInternalReferenceSource}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga1fe49262912ac579f147ae5c2cfde5a5}{MCG\_C2\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_gaef3ef9fc35df3b7d404dd2b7279051cb}{MCG\_C2\_IRCS\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns selected internal reference clock source. For currently used F\+LL clock source, use Get\+Internal\+Reference\+Source\+Status. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Source for the internal reference clock\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_m_c_g___p_d_d_8h_a1118560d2f16e568a0a0000a7b006e26}{MCG\_PDD\_GetInternalReferenceSource}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_af37e4ef25b3bcb5c6dbb888975cd9004}\label{_m_c_g___p_d_d_8h_af37e4ef25b3bcb5c6dbb888975cd9004}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Source\+Status@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Source\+Status}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Source\+Status@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Source\+Status}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Source\+Status}{MCG\_PDD\_GetInternalReferenceSourceStatus}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Internal\+Reference\+Source\+Status(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_gac8e21014738ce19fa716fe2ee80f1a64}{MCG\_S\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga1c693472984fb69650b117ffe5b76da5}{MCG\_S\_IRCST\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns current source for the internal reference clock select clock, I\+R\+C\+S\+C\+LK. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Use constants from group \char`\"{}\+Internal reference source status\char`\"{} for processing return value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+S. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_m_c_g___p_d_d_8h_af37e4ef25b3bcb5c6dbb888975cd9004}{MCG\_PDD\_GetInternalReferenceSourceStatus}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_af84644aff68bdab7d9454f5aa3591e16}\label{_m_c_g___p_d_d_8h_af84644aff68bdab7d9454f5aa3591e16}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Clock\+Response0@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Clock\+Response0}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Clock\+Response0@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Clock\+Response0}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Clock\+Response0}{MCG\_PDD\_GetLossOfClockResponse0}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Clock\+Response0(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      ((uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga1fe49262912ac579f147ae5c2cfde5a5}{MCG\_C2\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_gae89f2e48b02a39563115d1a60dc8f16f}{MCG\_C2\_LOCRE0\_MASK}) == 0U) ? ( \(\backslash\)
        MCG\_PDD\_INTERRUPT\_AFTER\_CLOCK\_LOSS) : ( \(\backslash\)
        \hyperlink{_m_c_g___p_d_d_8h_ab164df88ddef613b056185aa0d367aa8}{MCG\_PDD\_RESET\_AFTER\_CLOCK\_LOSS}) \(\backslash\)
    )
\end{DoxyCode}


Returns whether an interrupt or reset is requested after loss of clock detected on O\+S\+C0. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Loss of clock response type\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_af84644aff68bdab7d9454f5aa3591e16}{MCG\_PDD\_GetLossOfClockResponse0}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_aa45ea579e1c57b89b80d0e2307d36256}\label{_m_c_g___p_d_d_8h_aa45ea579e1c57b89b80d0e2307d36256}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Clock\+Response1@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Clock\+Response1}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Clock\+Response1@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Clock\+Response1}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Clock\+Response1}{MCG\_PDD\_GetLossOfClockResponse1}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Clock\+Response1(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      ((uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga9d7e2b88a408a722f0b7f64a7a32af01}{MCG\_C8\_REG}(PeripheralBase) & MCG\_C8\_LOCRE1\_MASK) == 0U) ? ( \(\backslash\)
        MCG\_PDD\_INTERRUPT\_AFTER\_CLOCK\_LOSS) : ( \(\backslash\)
        \hyperlink{_m_c_g___p_d_d_8h_ab164df88ddef613b056185aa0d367aa8}{MCG\_PDD\_RESET\_AFTER\_CLOCK\_LOSS}) \(\backslash\)
    )
\end{DoxyCode}


Returns whether an interrupt or reset is requested after loss of clock detected on R\+TC. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Loss of clock response type\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C8. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_aa45ea579e1c57b89b80d0e2307d36256}{MCG\_PDD\_GetLossOfClockResponse1}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a10198ea7e2d4d35f4e77a3f2052ba69e}\label{_m_c_g___p_d_d_8h_a10198ea7e2d4d35f4e77a3f2052ba69e}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Lock0\+Flag@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Lock0\+Flag}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Lock0\+Flag@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Lock0\+Flag}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Lock0\+Flag}{MCG\_PDD\_GetLossOfLock0Flag}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Lock0\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_gaccd64981395ccd3872a484806162a8ac}{MCG\_SC\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga9a57acb821c7622eb2b25e6c7daf7e16}{MCG\_SC\_LOCS0\_MASK}) \(\backslash\)
    )
\end{DoxyCode}


Returns the loss of clock flag. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+SC. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_a10198ea7e2d4d35f4e77a3f2052ba69e}{MCG\_PDD\_GetLossOfLock0Flag}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a566f6e5133bad276842ba31d2195e225}\label{_m_c_g___p_d_d_8h_a566f6e5133bad276842ba31d2195e225}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Lock0\+Interrupt\+Enabled@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Lock0\+Interrupt\+Enabled}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Lock0\+Interrupt\+Enabled@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Lock0\+Interrupt\+Enabled}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Lock0\+Interrupt\+Enabled}{MCG\_PDD\_GetLossOfLock0InterruptEnabled}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Lock0\+Interrupt\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga900a3edcbbfc2933afe2a26c6774fd69}{MCG\_C6\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga0b0e7ca112d81e86d413c014d144fd8d}{MCG\_C6\_LOLIE0\_MASK}) == 0U) ? ( \(\backslash\)
      PDD\_DISABLE) : ( \(\backslash\)
      \hyperlink{_p_d_d___types_8h_accb3a19a48072a198e95e411154dd0b4}{PDD\_ENABLE}) \(\backslash\)
  )
\end{DoxyCode}


Returns the loss of lock 0 interrupt enable state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t". 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C6. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_m_c_g___p_d_d_8h_a566f6e5133bad276842ba31d2195e225}{MCG\_PDD\_GetLossOfLock0InterruptEnabled}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_add9cbc0743598e7566a638b36f2d2bc1}\label{_m_c_g___p_d_d_8h_add9cbc0743598e7566a638b36f2d2bc1}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Lock1\+Flag@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Lock1\+Flag}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Lock1\+Flag@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Lock1\+Flag}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Lock1\+Flag}{MCG\_PDD\_GetLossOfLock1Flag}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Loss\+Of\+Lock1\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga9d7e2b88a408a722f0b7f64a7a32af01}{MCG\_C8\_REG}(PeripheralBase) & MCG\_C8\_LOCS1\_MASK) \(\backslash\)
  )
\end{DoxyCode}


Returns the loss of clock 1 flag. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C8. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_add9cbc0743598e7566a638b36f2d2bc1}{MCG\_PDD\_GetLossOfLock1Flag}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a57e5f66a7993ad778effd8e884a96f5f}\label{_m_c_g___p_d_d_8h_a57e5f66a7993ad778effd8e884a96f5f}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Low\+Power\+Enabled@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Low\+Power\+Enabled}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Low\+Power\+Enabled@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Low\+Power\+Enabled}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Low\+Power\+Enabled}{MCG\_PDD\_GetLowPowerEnabled}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Low\+Power\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga1fe49262912ac579f147ae5c2cfde5a5}{MCG\_C2\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga204f588f13f46a9ae20bc7aecfdf4f37}{MCG\_C2\_LP\_MASK}) == 0U) ? ( \(\backslash\)
      PDD\_DISABLE) : ( \(\backslash\)
      \hyperlink{_p_d_d___types_8h_accb3a19a48072a198e95e411154dd0b4}{PDD\_ENABLE}) \(\backslash\)
  )
\end{DoxyCode}


Returns the M\+CG low power mode enable state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t". 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_a57e5f66a7993ad778effd8e884a96f5f}{MCG\_PDD\_GetLowPowerEnabled}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_afe18eee5ad6bb7bf04578f9958c2ebb1}\label{_m_c_g___p_d_d_8h_afe18eee5ad6bb7bf04578f9958c2ebb1}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Osc0\+Clock\+Monitor\+Enabled@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Osc0\+Clock\+Monitor\+Enabled}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Osc0\+Clock\+Monitor\+Enabled@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Osc0\+Clock\+Monitor\+Enabled}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Osc0\+Clock\+Monitor\+Enabled}{MCG\_PDD\_GetOsc0ClockMonitorEnabled}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Osc0\+Clock\+Monitor\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      ((uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga900a3edcbbfc2933afe2a26c6774fd69}{MCG\_C6\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga2e0daa102ec3f225ed9297f7bc9f8239}{MCG\_C6\_CME0\_MASK}) == 0U) ? ( \(\backslash\)
        PDD\_DISABLE) : ( \(\backslash\)
        \hyperlink{_p_d_d___types_8h_accb3a19a48072a198e95e411154dd0b4}{PDD\_ENABLE}) \(\backslash\)
    )
\end{DoxyCode}


Returns the O\+S\+C0 clock monitor enable state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t". 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C6. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_m_c_g___p_d_d_8h_afe18eee5ad6bb7bf04578f9958c2ebb1}{MCG\_PDD\_GetOsc0ClockMonitorEnabled}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_af84426d461e8fa48596a2610840056a4}\label{_m_c_g___p_d_d_8h_af84426d461e8fa48596a2610840056a4}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Osc0\+Loss\+Of\+Clock\+Response@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Osc0\+Loss\+Of\+Clock\+Response}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Osc0\+Loss\+Of\+Clock\+Response@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Osc0\+Loss\+Of\+Clock\+Response}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Osc0\+Loss\+Of\+Clock\+Response}{MCG\_PDD\_GetOsc0LossOfClockResponse}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Osc0\+Loss\+Of\+Clock\+Response(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      ((uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga1fe49262912ac579f147ae5c2cfde5a5}{MCG\_C2\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_gae89f2e48b02a39563115d1a60dc8f16f}{MCG\_C2\_LOCRE0\_MASK}) == 0U) ? ( \(\backslash\)
        MCG\_PDD\_INTERRUPT\_AFTER\_CLOCK\_LOSS) : ( \(\backslash\)
        \hyperlink{_m_c_g___p_d_d_8h_ab164df88ddef613b056185aa0d367aa8}{MCG\_PDD\_RESET\_AFTER\_CLOCK\_LOSS}) \(\backslash\)
    )
\end{DoxyCode}


Returns whether an interrupt or reset is requested after loss of clock detected on O\+S\+C0. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Loss of clock response type\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_m_c_g___p_d_d_8h_af84426d461e8fa48596a2610840056a4}{MCG\_PDD\_GetOsc0LossOfClockResponse}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_abc78c636fbf09f4c135df3b19c94b035}\label{_m_c_g___p_d_d_8h_abc78c636fbf09f4c135df3b19c94b035}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Osc0\+Loss\+Of\+Lock\+Flag@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Osc0\+Loss\+Of\+Lock\+Flag}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Osc0\+Loss\+Of\+Lock\+Flag@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Osc0\+Loss\+Of\+Lock\+Flag}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Osc0\+Loss\+Of\+Lock\+Flag}{MCG\_PDD\_GetOsc0LossOfLockFlag}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Osc0\+Loss\+Of\+Lock\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_gaccd64981395ccd3872a484806162a8ac}{MCG\_SC\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga9a57acb821c7622eb2b25e6c7daf7e16}{MCG\_SC\_LOCS0\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns the O\+S\+C0 loss of clock flag. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+SC. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_abc78c636fbf09f4c135df3b19c94b035}{MCG\_PDD\_GetOsc0LossOfLockFlag}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a00bdbc1af34961769112324f0fc15d0a}\label{_m_c_g___p_d_d_8h_a00bdbc1af34961769112324f0fc15d0a}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Oscillator0\+Initialization\+Status@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Oscillator0\+Initialization\+Status}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Oscillator0\+Initialization\+Status@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Oscillator0\+Initialization\+Status}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Oscillator0\+Initialization\+Status}{MCG\_PDD\_GetOscillator0InitializationStatus}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Oscillator0\+Initialization\+Status(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_gac8e21014738ce19fa716fe2ee80f1a64}{MCG\_S\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga75a97c37fbe3689889ea81fd04f13805}{MCG\_S\_OSCINIT0\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns the O\+S\+C0 initialization completition status. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Use constants from group \char`\"{}\+Oscillator initialization status\char`\"{} for processing return value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+S. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_m_c_g___p_d_d_8h_a00bdbc1af34961769112324f0fc15d0a}{MCG\_PDD\_GetOscillator0InitializationStatus}(<peripheral>\_BASE\_PTR)
      ;
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a921f4ed208300b77ce1d7d7d4cc6824c}\label{_m_c_g___p_d_d_8h_a921f4ed208300b77ce1d7d7d4cc6824c}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Oscillator\+Gain0@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Oscillator\+Gain0}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Oscillator\+Gain0@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Oscillator\+Gain0}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Oscillator\+Gain0}{MCG\_PDD\_GetOscillatorGain0}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Oscillator\+Gain0(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga1fe49262912ac579f147ae5c2cfde5a5}{MCG\_C2\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga58de06b4d4514888ca2e7cbc68e50ccc}{MCG\_C2\_HGO0\_MASK}) \(\backslash\)
    )
\end{DoxyCode}


Returns whether crystal oscillator O\+S\+C0 currently operates in low power or high gain mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Oscillator gain mode\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_a921f4ed208300b77ce1d7d7d4cc6824c}{MCG\_PDD\_GetOscillatorGain0}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_ad2e3cab5d93ad406d3eea4e4a07a50df}\label{_m_c_g___p_d_d_8h_ad2e3cab5d93ad406d3eea4e4a07a50df}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source}{MCG\_PDD\_GetOutputSource}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint8\_t)(( \(\backslash\)
       (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga8bae88afeec8abab181383a6e5a9fecb}{MCG\_C1\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_gae9a1db29d56ef219e4df3dc9d945b08e}{MCG\_C1\_CLKS\_MASK})) | ( \(\backslash\)
       (uint8\_t)((uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga900a3edcbbfc2933afe2a26c6774fd69}{MCG\_C6\_REG}(PeripheralBase) & 
      \hyperlink{group___m_c_g___register___masks_ga66a1dfdde86a9c165d7bdec17c77578f}{MCG\_C6\_PLLS\_MASK}) >> \hyperlink{group___m_c_g___register___masks_ga690a1869788f450cfa53d73f983a1c05}{MCG\_C6\_PLLS\_SHIFT}))) \(\backslash\)
    )
\end{DoxyCode}


Returns the selected M\+CG output (M\+C\+G\+O\+U\+T\+C\+LK) clock source. For currently used M\+C\+G\+O\+U\+T\+C\+LK source, use Get\+Output\+Source\+Status. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Use constants from group \char`\"{}\+M\+C\+G output\textquotesingle{}s clock source (source of
        M\+C\+G\+O\+U\+T\+C\+L\+K)\char`\"{} for processing return value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C1, M\+C\+G\+\_\+\+C6 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_ad2e3cab5d93ad406d3eea4e4a07a50df}{MCG\_PDD\_GetOutputSource}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a8308858a608a552c35d5a4ef63f01911}\label{_m_c_g___p_d_d_8h_a8308858a608a552c35d5a4ef63f01911}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source\+From\+Fll\+Or\+Pll@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source\+From\+Fll\+Or\+Pll}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source\+From\+Fll\+Or\+Pll@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source\+From\+Fll\+Or\+Pll}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source\+From\+Fll\+Or\+Pll}{MCG\_PDD\_GetOutputSourceFromFllOrPll}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source\+From\+Fll\+Or\+Pll(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      ((uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga900a3edcbbfc2933afe2a26c6774fd69}{MCG\_C6\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga66a1dfdde86a9c165d7bdec17c77578f}{MCG\_C6\_PLLS\_MASK}) == 0U) ? ( \(\backslash\)
        MCG\_PDD\_FLL\_OUTPUT) : ( \(\backslash\)
        \hyperlink{_m_c_g___p_d_d_8h_a1493b0529c5a11f4b2c0538ac1b2866b}{MCG\_PDD\_PLL\_OUTPUT}) \(\backslash\)
    )
\end{DoxyCode}


Returns whether F\+LL or P\+LL output is used for M\+C\+G\+O\+U\+T\+C\+LK (when F\+L\+L/\+P\+LL is selected in C1\mbox{[}C\+L\+KS\mbox{]}, see Get\+Output\+Source). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+F\+L\+L or P\+L\+L output used for M\+C\+G\+O\+U\+T\+C\+L\+K.\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C6. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_m_c_g___p_d_d_8h_a8308858a608a552c35d5a4ef63f01911}{MCG\_PDD\_GetOutputSourceFromFllOrPll}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a81baa06afd048e79634537ded44983c3}\label{_m_c_g___p_d_d_8h_a81baa06afd048e79634537ded44983c3}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source\+From\+Fll\+Or\+Pll\+Status@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source\+From\+Fll\+Or\+Pll\+Status}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source\+From\+Fll\+Or\+Pll\+Status@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source\+From\+Fll\+Or\+Pll\+Status}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source\+From\+Fll\+Or\+Pll\+Status}{MCG\_PDD\_GetOutputSourceFromFllOrPllStatus}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source\+From\+Fll\+Or\+Pll\+Status(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_gac8e21014738ce19fa716fe2ee80f1a64}{MCG\_S\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga6f176d95968a5b7b1af67ae81734c854}{MCG\_S\_PLLST\_MASK}) == 0U) ? ( \(\backslash\)
      MCG\_PDD\_FLL\_OUTPUT) : ( \(\backslash\)
      \hyperlink{_m_c_g___p_d_d_8h_a1493b0529c5a11f4b2c0538ac1b2866b}{MCG\_PDD\_PLL\_OUTPUT}) \(\backslash\)
  )
\end{DoxyCode}


Returns whether F\+LL or P\+LL output is used for M\+C\+G\+O\+U\+T\+C\+LK (when F\+L\+L/\+P\+LL is selected in C1\mbox{[}C\+L\+KS\mbox{]}, see Get\+Output\+Source). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+F\+L\+L or P\+L\+L output used for M\+C\+G\+O\+U\+T\+C\+L\+K.\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+S. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_m_c_g___p_d_d_8h_a81baa06afd048e79634537ded44983c3}{MCG\_PDD\_GetOutputSourceFromFllOrPllStatus}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_ade5a60ebb0579384e163e1289b69c97b}\label{_m_c_g___p_d_d_8h_ade5a60ebb0579384e163e1289b69c97b}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source\+Status@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source\+Status}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source\+Status@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source\+Status}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source\+Status}{MCG\_PDD\_GetOutputSourceStatus}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Output\+Source\+Status(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_gac8e21014738ce19fa716fe2ee80f1a64}{MCG\_S\_REG}(PeripheralBase) & (uint8\_t)(\hyperlink{group___m_c_g___register___masks_ga6f176d95968a5b7b1af67ae81734c854}{MCG\_S\_PLLST\_MASK} | 
      \hyperlink{group___m_c_g___register___masks_gaf43507c78cdda211a04b5ae0509edb2e}{MCG\_S\_CLKST\_MASK})) \(\backslash\)
    )
\end{DoxyCode}


Returns the current source for the M\+CG output, M\+C\+G\+O\+U\+T\+C\+LK. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Use constants from group \char`\"{}\+Currently used M\+C\+G\+O\+U\+T\+C\+L\+K source\char`\"{} for processing return value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+S. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_ade5a60ebb0579384e163e1289b69c97b}{MCG\_PDD\_GetOutputSourceStatus}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a72e4ec565f96e3f8b31ba106496be223}\label{_m_c_g___p_d_d_8h_a72e4ec565f96e3f8b31ba106496be223}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+External\+Divider@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+External\+Divider}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+External\+Divider@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+External\+Divider}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+External\+Divider}{MCG\_PDD\_GetPll0ExternalDivider}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+External\+Divider(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga8d61340716746b32bbf9dc08f45bd8f6}{MCG\_C5\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga28ab0b9007f9941707395660db088172}{MCG\_C5\_PRDIV0\_MASK}) + 1U \(\backslash\)
    )
\end{DoxyCode}


Returns selected P\+L\+L0 external reference clock divider. Returned value is in range 1..17. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_a72e4ec565f96e3f8b31ba106496be223}{MCG\_PDD\_GetPll0ExternalDivider}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_ab447273b28d94cf3133394c8fb554700}\label{_m_c_g___p_d_d_8h_ab447273b28d94cf3133394c8fb554700}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Lock\+Status@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Lock\+Status}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Lock\+Status@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Lock\+Status}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Lock\+Status}{MCG\_PDD\_GetPll0LockStatus}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Lock\+Status(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_gac8e21014738ce19fa716fe2ee80f1a64}{MCG\_S\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga6cb486757d45c5211baa3b130e720b97}{MCG\_S\_LOCK0\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns the current P\+L\+L0 lock status. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Use constants from group \char`\"{}\+P\+L\+L lock status.\char`\"{} for processing return value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+S. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_ab447273b28d94cf3133394c8fb554700}{MCG\_PDD\_GetPll0LockStatus}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_af0272ee399620140d1338a499fac682c}\label{_m_c_g___p_d_d_8h_af0272ee399620140d1338a499fac682c}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Loss\+Of\+Lock\+Status@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Loss\+Of\+Lock\+Status}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Loss\+Of\+Lock\+Status@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Loss\+Of\+Lock\+Status}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Loss\+Of\+Lock\+Status}{MCG\_PDD\_GetPll0LossOfLockStatus}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Loss\+Of\+Lock\+Status(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_gac8e21014738ce19fa716fe2ee80f1a64}{MCG\_S\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_gae5967720d747b4d6f9fa748c94570c6d}{MCG\_S\_LOLS0\_MASK}) \(\backslash\)
    )
\end{DoxyCode}


Returns the P\+L\+L0 lock status -\/ whether loss of lock has been detected since last Clear\+Pll0\+Loss\+Of\+Lock\+Status call. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Use constants from group \char`\"{}\+P\+L\+L lock status.\char`\"{} for processing return value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+S. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_af0272ee399620140d1338a499fac682c}{MCG\_PDD\_GetPll0LossOfLockStatus}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a1e9d311d9ed741a72f9d9b17820d6fab}\label{_m_c_g___p_d_d_8h_a1e9d311d9ed741a72f9d9b17820d6fab}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Multiplier@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Multiplier}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Multiplier@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Multiplier}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Multiplier}{MCG\_PDD\_GetPll0Multiplier}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Multiplier(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga900a3edcbbfc2933afe2a26c6774fd69}{MCG\_C6\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_gacf93ac207865bd372d9148f10dce7267}{MCG\_C6\_VDIV0\_MASK}) + 24U \(\backslash\)
  )
\end{DoxyCode}


Returns the P\+L\+L0\textquotesingle{}s multiplication factor.. Returned value is in range 24..55. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C6. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_a1e9d311d9ed741a72f9d9b17820d6fab}{MCG\_PDD\_GetPll0Multiplier}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a21b467aa4d4393928aadab7af529cd8e}\label{_m_c_g___p_d_d_8h_a21b467aa4d4393928aadab7af529cd8e}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Output\+Enabled@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Output\+Enabled}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Output\+Enabled@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Output\+Enabled}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Output\+Enabled}{MCG\_PDD\_GetPll0OutputEnabled}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Output\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga8d61340716746b32bbf9dc08f45bd8f6}{MCG\_C5\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga73671453b8f8804784e5b7e67551726d}{MCG\_C5\_PLLCLKEN0\_MASK}) == 0U) ? 
      ( \(\backslash\)
      PDD\_DISABLE) : ( \(\backslash\)
      \hyperlink{_p_d_d___types_8h_accb3a19a48072a198e95e411154dd0b4}{PDD\_ENABLE}) \(\backslash\)
  )
\end{DoxyCode}


Returns the P\+L\+L0 clock for M\+C\+G\+P\+L\+L\+C\+LK enable state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t". 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_a21b467aa4d4393928aadab7af529cd8e}{MCG\_PDD\_GetPll0OutputEnabled}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_ae4763dacdd006702ff6bac13b2394fd4}\label{_m_c_g___p_d_d_8h_ae4763dacdd006702ff6bac13b2394fd4}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Output\+In\+Stop\+Enabled@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Output\+In\+Stop\+Enabled}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Output\+In\+Stop\+Enabled@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Output\+In\+Stop\+Enabled}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Output\+In\+Stop\+Enabled}{MCG\_PDD\_GetPll0OutputInStopEnabled}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll0\+Output\+In\+Stop\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga8d61340716746b32bbf9dc08f45bd8f6}{MCG\_C5\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga9bec4ed23caf6a431b506e944d928080}{MCG\_C5\_PLLSTEN0\_MASK}) == 0U) ? ( 
      \(\backslash\)
      PDD\_DISABLE) : ( \(\backslash\)
      \hyperlink{_p_d_d___types_8h_accb3a19a48072a198e95e411154dd0b4}{PDD\_ENABLE}) \(\backslash\)
  )
\end{DoxyCode}


Returns the the P\+L\+L0 clock for M\+C\+G\+P\+L\+L\+C\+LK in S\+T\+OP mode enable state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t". 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_m_c_g___p_d_d_8h_ae4763dacdd006702ff6bac13b2394fd4}{MCG\_PDD\_GetPll0OutputInStopEnabled}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a5fb2ad9c864e73045e52dc6ba3e1e005}\label{_m_c_g___p_d_d_8h_a5fb2ad9c864e73045e52dc6ba3e1e005}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll\+Loss\+Of\+Lock\+Response@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll\+Loss\+Of\+Lock\+Response}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll\+Loss\+Of\+Lock\+Response@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll\+Loss\+Of\+Lock\+Response}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll\+Loss\+Of\+Lock\+Response}{MCG\_PDD\_GetPllLossOfLockResponse}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Pll\+Loss\+Of\+Lock\+Response(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga9d7e2b88a408a722f0b7f64a7a32af01}{MCG\_C8\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_gaeab391a933aec2eeb1ffdbc772f714e2}{MCG\_C8\_LOLRE\_MASK}) == 0U) ? ( \(\backslash\)
      MCG\_PDD\_INTERRUPT\_AFTER\_CLOCK\_LOSS) : ( \(\backslash\)
      \hyperlink{_m_c_g___p_d_d_8h_ab164df88ddef613b056185aa0d367aa8}{MCG\_PDD\_RESET\_AFTER\_CLOCK\_LOSS}) \(\backslash\)
  )
\end{DoxyCode}


Returns whether an interrupt or reset is requested after P\+LL loss of lock is detected. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Loss of clock response type\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C8. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_m_c_g___p_d_d_8h_a5fb2ad9c864e73045e52dc6ba3e1e005}{MCG\_PDD\_GetPllLossOfLockResponse}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a9511f4760dfa1ac8684a9fce1faa78ec}\label{_m_c_g___p_d_d_8h_a9511f4760dfa1ac8684a9fce1faa78ec}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Rtc\+Clock\+Monitor\+Enabled@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Rtc\+Clock\+Monitor\+Enabled}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Rtc\+Clock\+Monitor\+Enabled@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Rtc\+Clock\+Monitor\+Enabled}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Rtc\+Clock\+Monitor\+Enabled}{MCG\_PDD\_GetRtcClockMonitorEnabled}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Rtc\+Clock\+Monitor\+Enabled(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    ((uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga9d7e2b88a408a722f0b7f64a7a32af01}{MCG\_C8\_REG}(PeripheralBase) & MCG\_C8\_CME1\_MASK) == 0U) ? ( \(\backslash\)
      PDD\_DISABLE) : ( \(\backslash\)
      \hyperlink{_p_d_d___types_8h_accb3a19a48072a198e95e411154dd0b4}{PDD\_ENABLE}) \(\backslash\)
  )
\end{DoxyCode}


Returns the R\+TC clock monitor enable state. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of "Global enumeration used for specifying general enable/disable states (P\+D\+D\+\_\+\+D\+I\+S\+A\+B\+LE and P\+D\+D\+\_\+\+E\+N\+A\+B\+LE defined in \hyperlink{_p_d_d___types_8h}{P\+D\+D\+\_\+\+Types.\+h})\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t". 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C8. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_m_c_g___p_d_d_8h_a9511f4760dfa1ac8684a9fce1faa78ec}{MCG\_PDD\_GetRtcClockMonitorEnabled}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a1fede4887d03d672c159ca7a48e3cefb}\label{_m_c_g___p_d_d_8h_a1fede4887d03d672c159ca7a48e3cefb}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Rtc\+Loss\+Of\+Clock\+Response@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Rtc\+Loss\+Of\+Clock\+Response}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Rtc\+Loss\+Of\+Clock\+Response@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Rtc\+Loss\+Of\+Clock\+Response}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Rtc\+Loss\+Of\+Clock\+Response}{MCG\_PDD\_GetRtcLossOfClockResponse}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Rtc\+Loss\+Of\+Clock\+Response(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      ((uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga9d7e2b88a408a722f0b7f64a7a32af01}{MCG\_C8\_REG}(PeripheralBase) & MCG\_C8\_LOCRE1\_MASK) == 0U) ? ( \(\backslash\)
        MCG\_PDD\_INTERRUPT\_AFTER\_CLOCK\_LOSS) : ( \(\backslash\)
        \hyperlink{_m_c_g___p_d_d_8h_ab164df88ddef613b056185aa0d367aa8}{MCG\_PDD\_RESET\_AFTER\_CLOCK\_LOSS}) \(\backslash\)
    )
\end{DoxyCode}


Returns whether an interrupt or reset is requested after loss of clock detected on R\+TC. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of \char`\"{}\+Loss of clock response type\char`\"{} type. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C8. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_m_c_g___p_d_d_8h_a1fede4887d03d672c159ca7a48e3cefb}{MCG\_PDD\_GetRtcLossOfClockResponse}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a1fc1bd2fcdf2146a806d9df62b675804}\label{_m_c_g___p_d_d_8h_a1fc1bd2fcdf2146a806d9df62b675804}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Rtc\+Loss\+Of\+Lock\+Flag@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Rtc\+Loss\+Of\+Lock\+Flag}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Rtc\+Loss\+Of\+Lock\+Flag@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Rtc\+Loss\+Of\+Lock\+Flag}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Rtc\+Loss\+Of\+Lock\+Flag}{MCG\_PDD\_GetRtcLossOfLockFlag}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Rtc\+Loss\+Of\+Lock\+Flag(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_gaccd64981395ccd3872a484806162a8ac}{MCG\_SC\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga9a57acb821c7622eb2b25e6c7daf7e16}{MCG\_SC\_LOCS0\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns the R\+TC loss of clock flag. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+SC. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_a1fc1bd2fcdf2146a806d9df62b675804}{MCG\_PDD\_GetRtcLossOfLockFlag}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_abf4041d887b1623755d91f0e2a445f31}\label{_m_c_g___p_d_d_8h_abf4041d887b1623755d91f0e2a445f31}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Slow\+Internal\+Reference\+Fine\+Trim@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Slow\+Internal\+Reference\+Fine\+Trim}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Slow\+Internal\+Reference\+Fine\+Trim@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Slow\+Internal\+Reference\+Fine\+Trim}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Slow\+Internal\+Reference\+Fine\+Trim}{MCG\_PDD\_GetSlowInternalReferenceFineTrim}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Slow\+Internal\+Reference\+Fine\+Trim(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga7ecd15c7ea67a8febfe9fb84044905c8}{MCG\_C4\_REG}(PeripheralBase) & \hyperlink{group___m_c_g___register___masks_ga7386e83fdee774ec5d6ec402bae1e432}{MCG\_C4\_SCFTRIM\_MASK}) \(\backslash\)
  )
\end{DoxyCode}


Returns slow internal reference clock fine trim value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 1-\/bit value. The value is cast to \char`\"{}uint8\+\_\+t\char`\"{}. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_m_c_g___p_d_d_8h_abf4041d887b1623755d91f0e2a445f31}{MCG\_PDD\_GetSlowInternalReferenceFineTrim}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_acf172e70c759aedeabf764705583e21b}\label{_m_c_g___p_d_d_8h_acf172e70c759aedeabf764705583e21b}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Slow\+Internal\+Reference\+Trim@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Slow\+Internal\+Reference\+Trim}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Slow\+Internal\+Reference\+Trim@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Slow\+Internal\+Reference\+Trim}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Slow\+Internal\+Reference\+Trim}{MCG\_PDD\_GetSlowInternalReferenceTrim}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Get\+Slow\+Internal\+Reference\+Trim(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C3\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns slow internal reference clock trim value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_m_c_g___p_d_d_8h_acf172e70c759aedeabf764705583e21b}{MCG\_PDD\_GetSlowInternalReferenceTrim}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a4353333854cd41c3b12333f74d174f59}\label{_m_c_g___p_d_d_8h_a4353333854cd41c3b12333f74d174f59}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+H\+I\+G\+H\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+R\+A\+N\+GE@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+H\+I\+G\+H\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+R\+A\+N\+GE}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+H\+I\+G\+H\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+R\+A\+N\+GE@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+H\+I\+G\+H\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+R\+A\+N\+GE}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+H\+I\+G\+H\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+R\+A\+N\+GE}{MCG\_PDD\_HIGH\_FREQUENCY\_RANGE}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+H\+I\+G\+H\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+R\+A\+N\+GE~0x10U}

High frequency range selected for the crystal oscillator. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_ae9972003614e4d78f96ca069b0ab3402}\label{_m_c_g___p_d_d_8h_ae9972003614e4d78f96ca069b0ab3402}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+H\+I\+G\+H\+\_\+\+G\+A\+I\+N\+\_\+\+O\+P\+E\+R\+A\+T\+I\+ON@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+H\+I\+G\+H\+\_\+\+G\+A\+I\+N\+\_\+\+O\+P\+E\+R\+A\+T\+I\+ON}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+H\+I\+G\+H\+\_\+\+G\+A\+I\+N\+\_\+\+O\+P\+E\+R\+A\+T\+I\+ON@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+H\+I\+G\+H\+\_\+\+G\+A\+I\+N\+\_\+\+O\+P\+E\+R\+A\+T\+I\+ON}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+H\+I\+G\+H\+\_\+\+G\+A\+I\+N\+\_\+\+O\+P\+E\+R\+A\+T\+I\+ON}{MCG\_PDD\_HIGH\_GAIN\_OPERATION}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+H\+I\+G\+H\+\_\+\+G\+A\+I\+N\+\_\+\+O\+P\+E\+R\+A\+T\+I\+ON~0x8U}

Crystal oscillator in high-\/gain operation. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_ab775b0808b38cf81a9c8396354f5cedb}\label{_m_c_g___p_d_d_8h_ab775b0808b38cf81a9c8396354f5cedb}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+A\+ST@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+A\+ST}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+A\+ST@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+A\+ST}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+A\+ST}{MCG\_PDD\_INTERNAL\_INPUT\_FAST}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+F\+A\+ST~0x1U}

Fast internal reference clock. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_ace540ccf3b3a3d59d2091dfe39671f36}\label{_m_c_g___p_d_d_8h_ace540ccf3b3a3d59d2091dfe39671f36}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+L\+OW@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+L\+OW}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+L\+OW@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+L\+OW}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+L\+OW}{MCG\_PDD\_INTERNAL\_INPUT\_SLOW}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+L\+OW~0U}

Slow internal reference clock. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_ace6b3b9424ede2ea58099da9f06e0b67}\label{_m_c_g___p_d_d_8h_ace6b3b9424ede2ea58099da9f06e0b67}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+ST@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+ST}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+ST@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+ST}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+ST}{MCG\_PDD\_INTERNAL\_INPUT\_STATUS\_FAST}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+A\+ST~\hyperlink{group___m_c_g___register___masks_ga1c693472984fb69650b117ffe5b76da5}{M\+C\+G\+\_\+\+S\+\_\+\+I\+R\+C\+S\+T\+\_\+\+M\+A\+SK}}

Source of internal reference clock is the fast clock (4 M\+Hz I\+RC). \mbox{\Hypertarget{_m_c_g___p_d_d_8h_ad99b106821c9a4f6d35c473c1a6b0fd8}\label{_m_c_g___p_d_d_8h_ad99b106821c9a4f6d35c473c1a6b0fd8}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+S\+L\+OW@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+S\+L\+OW}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+S\+L\+OW@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+S\+L\+OW}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+S\+L\+OW}{MCG\_PDD\_INTERNAL\_INPUT\_STATUS\_SLOW}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+N\+A\+L\+\_\+\+I\+N\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+S\+L\+OW~0U}

Source of internal reference clock is the slow clock (32 k\+Hz I\+RC). \mbox{\Hypertarget{_m_c_g___p_d_d_8h_ae8a677b877b3841bfb2528f793faa57b}\label{_m_c_g___p_d_d_8h_ae8a677b877b3841bfb2528f793faa57b}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+A\+F\+T\+E\+R\+\_\+\+C\+L\+O\+C\+K\+\_\+\+L\+O\+SS@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+A\+F\+T\+E\+R\+\_\+\+C\+L\+O\+C\+K\+\_\+\+L\+O\+SS}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+A\+F\+T\+E\+R\+\_\+\+C\+L\+O\+C\+K\+\_\+\+L\+O\+SS@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+A\+F\+T\+E\+R\+\_\+\+C\+L\+O\+C\+K\+\_\+\+L\+O\+SS}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+A\+F\+T\+E\+R\+\_\+\+C\+L\+O\+C\+K\+\_\+\+L\+O\+SS}{MCG\_PDD\_INTERRUPT\_AFTER\_CLOCK\_LOSS}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+A\+F\+T\+E\+R\+\_\+\+C\+L\+O\+C\+K\+\_\+\+L\+O\+SS~0U}

Interrupt request is generated on a loss of O\+SC external reference clock. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_acaee88cd3a5c9045e408ae40e4f36634}\label{_m_c_g___p_d_d_8h_acaee88cd3a5c9045e408ae40e4f36634}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+L\+O\+W\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+R\+A\+N\+GE@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+L\+O\+W\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+R\+A\+N\+GE}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+L\+O\+W\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+R\+A\+N\+GE@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+L\+O\+W\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+R\+A\+N\+GE}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+L\+O\+W\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+R\+A\+N\+GE}{MCG\_PDD\_LOW\_FREQUENCY\_RANGE}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+L\+O\+W\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+R\+A\+N\+GE~0U}

Low frequency range selected for the crystal oscillator. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a0130568d34c5835e28b7f16908ff4e56}\label{_m_c_g___p_d_d_8h_a0130568d34c5835e28b7f16908ff4e56}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+O\+P\+E\+R\+A\+T\+I\+ON@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+O\+P\+E\+R\+A\+T\+I\+ON}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+O\+P\+E\+R\+A\+T\+I\+ON@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+O\+P\+E\+R\+A\+T\+I\+ON}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+O\+P\+E\+R\+A\+T\+I\+ON}{MCG\_PDD\_LOW\_POWER\_OPERATION}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+L\+O\+W\+\_\+\+P\+O\+W\+E\+R\+\_\+\+O\+P\+E\+R\+A\+T\+I\+ON~0U}

Crystal oscillator in low-\/power operation. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_acda2481fdd1cb0e763189b1fc945fec7}\label{_m_c_g___p_d_d_8h_acda2481fdd1cb0e763189b1fc945fec7}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+E\+X\+T\+E\+R\+N\+AL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+E\+X\+T\+E\+R\+N\+AL}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+E\+X\+T\+E\+R\+N\+AL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+E\+X\+T\+E\+R\+N\+AL}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+E\+X\+T\+E\+R\+N\+AL}{MCG\_PDD\_MCG\_OUTPUT\_EXTERNAL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+E\+X\+T\+E\+R\+N\+AL~0x80U}

External reference clock. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_acda2481fdd1cb0e763189b1fc945fec7}\label{_m_c_g___p_d_d_8h_acda2481fdd1cb0e763189b1fc945fec7}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+E\+X\+T\+E\+R\+N\+AL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+E\+X\+T\+E\+R\+N\+AL}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+E\+X\+T\+E\+R\+N\+AL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+E\+X\+T\+E\+R\+N\+AL}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+E\+X\+T\+E\+R\+N\+AL}{MCG\_PDD\_MCG\_OUTPUT\_EXTERNAL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+E\+X\+T\+E\+R\+N\+AL~0x80U}

External reference clock. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_aa5296866080d1f8ed897dac5e328b83c}\label{_m_c_g___p_d_d_8h_aa5296866080d1f8ed897dac5e328b83c}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+F\+LL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+F\+LL}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+F\+LL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+F\+LL}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+F\+LL}{MCG\_PDD\_MCG\_OUTPUT\_FLL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+F\+LL~0U}

Output of F\+LL. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_aa5296866080d1f8ed897dac5e328b83c}\label{_m_c_g___p_d_d_8h_aa5296866080d1f8ed897dac5e328b83c}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+F\+LL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+F\+LL}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+F\+LL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+F\+LL}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+F\+LL}{MCG\_PDD\_MCG\_OUTPUT\_FLL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+F\+LL~0U}

Output of F\+LL. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a09f99425c0b7e4218b35f15034af032c}\label{_m_c_g___p_d_d_8h_a09f99425c0b7e4218b35f15034af032c}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+AL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+AL}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+AL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+AL}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+AL}{MCG\_PDD\_MCG\_OUTPUT\_INTERNAL}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+AL~0x40U}

Internal reference clock. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a09f99425c0b7e4218b35f15034af032c}\label{_m_c_g___p_d_d_8h_a09f99425c0b7e4218b35f15034af032c}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+AL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+AL}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+AL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+AL}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+AL}{MCG\_PDD\_MCG\_OUTPUT\_INTERNAL}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+I\+N\+T\+E\+R\+N\+AL~0x40U}

Internal reference clock. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_aec17aaba3220b6d117b159f55d8c84d8}\label{_m_c_g___p_d_d_8h_aec17aaba3220b6d117b159f55d8c84d8}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+P\+LL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+P\+LL}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+P\+LL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+P\+LL}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+P\+LL}{MCG\_PDD\_MCG\_OUTPUT\_PLL}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+P\+LL~0x1U}

Output of P\+LL (available only if M\+CG has P\+LL module). \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a5c4e2d18df12068291477c276c47b392}\label{_m_c_g___p_d_d_8h_a5c4e2d18df12068291477c276c47b392}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+E\+X\+T\+E\+R\+N\+AL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+E\+X\+T\+E\+R\+N\+AL}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+E\+X\+T\+E\+R\+N\+AL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+E\+X\+T\+E\+R\+N\+AL}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+E\+X\+T\+E\+R\+N\+AL}{MCG\_PDD\_MCG\_OUTPUT\_STATUS\_EXTERNAL}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+E\+X\+T\+E\+R\+N\+AL~0x8U}

External reference clock. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a44cd7621999b86c0c7a6a23f417d7f7e}\label{_m_c_g___p_d_d_8h_a44cd7621999b86c0c7a6a23f417d7f7e}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+LL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+LL}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+LL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+LL}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+LL}{MCG\_PDD\_MCG\_OUTPUT\_STATUS\_FLL}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+F\+LL~0U}

F\+LL output. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a7fa30a7c6b61c3a41690c614e1e86fc7}\label{_m_c_g___p_d_d_8h_a7fa30a7c6b61c3a41690c614e1e86fc7}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+N\+T\+E\+R\+N\+AL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+N\+T\+E\+R\+N\+AL}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+N\+T\+E\+R\+N\+AL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+N\+T\+E\+R\+N\+AL}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+N\+T\+E\+R\+N\+AL}{MCG\_PDD\_MCG\_OUTPUT\_STATUS\_INTERNAL}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+I\+N\+T\+E\+R\+N\+AL~0x4U}

Internal reference clock. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_aa5ef381bbe690d25d2d53e9d4a358b96}\label{_m_c_g___p_d_d_8h_aa5ef381bbe690d25d2d53e9d4a358b96}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+P\+LL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+P\+LL}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+P\+LL@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+P\+LL}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+P\+LL}{MCG\_PDD\_MCG\_OUTPUT\_STATUS\_PLL}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+M\+C\+G\+\_\+\+O\+U\+T\+P\+U\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+P\+LL~\hyperlink{group___m_c_g___register___masks_ga6f176d95968a5b7b1af67ae81734c854}{M\+C\+G\+\_\+\+S\+\_\+\+P\+L\+L\+S\+T\+\_\+\+M\+A\+SK}}

P\+LL output (available only if M\+CG has P\+LL module). \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a90ad63e51632fa079fa4d316e4d68104}\label{_m_c_g___p_d_d_8h_a90ad63e51632fa079fa4d316e4d68104}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+O\+R\+\_\+\+I\+N\+I\+T\+I\+A\+L\+I\+Z\+ED@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+O\+R\+\_\+\+I\+N\+I\+T\+I\+A\+L\+I\+Z\+ED}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+O\+R\+\_\+\+I\+N\+I\+T\+I\+A\+L\+I\+Z\+ED@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+O\+R\+\_\+\+I\+N\+I\+T\+I\+A\+L\+I\+Z\+ED}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+O\+R\+\_\+\+I\+N\+I\+T\+I\+A\+L\+I\+Z\+ED}{MCG\_PDD\_OSCILLATOR\_INITIALIZED}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+O\+R\+\_\+\+I\+N\+I\+T\+I\+A\+L\+I\+Z\+ED~\hyperlink{group___m_c_g___register___masks_ga75a97c37fbe3689889ea81fd04f13805}{M\+C\+G\+\_\+\+S\+\_\+\+O\+S\+C\+I\+N\+I\+T0\+\_\+\+M\+A\+SK}}

Initialization cycles of the crystal oscillator have completed. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_af5af779fe0ef54d95940085e8208d22c}\label{_m_c_g___p_d_d_8h_af5af779fe0ef54d95940085e8208d22c}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+O\+R\+\_\+\+N\+O\+T\+\_\+\+I\+N\+I\+T\+I\+A\+L\+I\+Z\+ED@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+O\+R\+\_\+\+N\+O\+T\+\_\+\+I\+N\+I\+T\+I\+A\+L\+I\+Z\+ED}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+O\+R\+\_\+\+N\+O\+T\+\_\+\+I\+N\+I\+T\+I\+A\+L\+I\+Z\+ED@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+O\+R\+\_\+\+N\+O\+T\+\_\+\+I\+N\+I\+T\+I\+A\+L\+I\+Z\+ED}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+O\+R\+\_\+\+N\+O\+T\+\_\+\+I\+N\+I\+T\+I\+A\+L\+I\+Z\+ED}{MCG\_PDD\_OSCILLATOR\_NOT\_INITIALIZED}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+O\+S\+C\+I\+L\+L\+A\+T\+O\+R\+\_\+\+N\+O\+T\+\_\+\+I\+N\+I\+T\+I\+A\+L\+I\+Z\+ED~0U}

Initialization cycles of the crystal oscillator haven\textquotesingle{}t completed. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a2e783f2ca6981f0dcfa92a91437569d5}\label{_m_c_g___p_d_d_8h_a2e783f2ca6981f0dcfa92a91437569d5}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+ED@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+ED}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+ED@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+ED}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+ED}{MCG\_PDD\_PLL\_LOCKED}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+L\+O\+C\+K\+ED~\hyperlink{group___m_c_g___register___masks_ga6cb486757d45c5211baa3b130e720b97}{M\+C\+G\+\_\+\+S\+\_\+\+L\+O\+C\+K0\+\_\+\+M\+A\+SK}}

P\+LL is locked. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_adb5f6aa4d1fffaeee30b4bfcac6d4f04}\label{_m_c_g___p_d_d_8h_adb5f6aa4d1fffaeee30b4bfcac6d4f04}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+L\+O\+S\+S\+\_\+\+D\+E\+T\+E\+C\+T\+ED@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+L\+O\+S\+S\+\_\+\+D\+E\+T\+E\+C\+T\+ED}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+L\+O\+S\+S\+\_\+\+D\+E\+T\+E\+C\+T\+ED@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+L\+O\+S\+S\+\_\+\+D\+E\+T\+E\+C\+T\+ED}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+L\+O\+S\+S\+\_\+\+D\+E\+T\+E\+C\+T\+ED}{MCG\_PDD\_PLL\_LOSS\_DETECTED}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+L\+O\+S\+S\+\_\+\+D\+E\+T\+E\+C\+T\+ED~\hyperlink{group___m_c_g___register___masks_gae5967720d747b4d6f9fa748c94570c6d}{M\+C\+G\+\_\+\+S\+\_\+\+L\+O\+L\+S0\+\_\+\+M\+A\+SK}}

P\+LL has lost lock since loss of lock status was last cleared. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_afe0bcf9df6ee9a9d040df724a572e12a}\label{_m_c_g___p_d_d_8h_afe0bcf9df6ee9a9d040df724a572e12a}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+L\+O\+S\+S\+\_\+\+N\+O\+T\+\_\+\+D\+E\+T\+E\+C\+T\+ED@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+L\+O\+S\+S\+\_\+\+N\+O\+T\+\_\+\+D\+E\+T\+E\+C\+T\+ED}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+L\+O\+S\+S\+\_\+\+N\+O\+T\+\_\+\+D\+E\+T\+E\+C\+T\+ED@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+L\+O\+S\+S\+\_\+\+N\+O\+T\+\_\+\+D\+E\+T\+E\+C\+T\+ED}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+L\+O\+S\+S\+\_\+\+N\+O\+T\+\_\+\+D\+E\+T\+E\+C\+T\+ED}{MCG\_PDD\_PLL\_LOSS\_NOT\_DETECTED}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+L\+O\+S\+S\+\_\+\+N\+O\+T\+\_\+\+D\+E\+T\+E\+C\+T\+ED~0U}

P\+LL has not lost lock since loss of lock status was last cleared. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a6dc257813b169b2f7ba6be07f7a909bf}\label{_m_c_g___p_d_d_8h_a6dc257813b169b2f7ba6be07f7a909bf}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+N\+O\+T\+\_\+\+L\+O\+C\+K\+ED@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+N\+O\+T\+\_\+\+L\+O\+C\+K\+ED}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+N\+O\+T\+\_\+\+L\+O\+C\+K\+ED@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+N\+O\+T\+\_\+\+L\+O\+C\+K\+ED}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+N\+O\+T\+\_\+\+L\+O\+C\+K\+ED}{MCG\_PDD\_PLL\_NOT\_LOCKED}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+N\+O\+T\+\_\+\+L\+O\+C\+K\+ED~0U}

P\+LL isn\textquotesingle{}t locked. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a1493b0529c5a11f4b2c0538ac1b2866b}\label{_m_c_g___p_d_d_8h_a1493b0529c5a11f4b2c0538ac1b2866b}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+O\+U\+T\+P\+UT@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+O\+U\+T\+P\+UT}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+O\+U\+T\+P\+UT@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+O\+U\+T\+P\+UT}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+O\+U\+T\+P\+UT}{MCG\_PDD\_PLL\_OUTPUT}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+P\+L\+L\+\_\+\+O\+U\+T\+P\+UT~0x1U}

P\+LL output used. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_a350319fc6d63dd077c9d520f83083d6c}\label{_m_c_g___p_d_d_8h_a350319fc6d63dd077c9d520f83083d6c}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Auto\+Trim\+Compare\+Value\+High\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Auto\+Trim\+Compare\+Value\+High\+Reg}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Auto\+Trim\+Compare\+Value\+High\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Auto\+Trim\+Compare\+Value\+High\+Reg}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Auto\+Trim\+Compare\+Value\+High\+Reg}{MCG\_PDD\_ReadAutoTrimCompareValueHighReg}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Auto\+Trim\+Compare\+Value\+High\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_ATCVH\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the auto trim compare value high register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+A\+T\+C\+VH. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_m_c_g___p_d_d_8h_a350319fc6d63dd077c9d520f83083d6c}{MCG\_PDD\_ReadAutoTrimCompareValueHighReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_ab63b0a8ec3b37f0c7089275ccd37ae1a}\label{_m_c_g___p_d_d_8h_ab63b0a8ec3b37f0c7089275ccd37ae1a}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Auto\+Trim\+Compare\+Value\+Low\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Auto\+Trim\+Compare\+Value\+Low\+Reg}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Auto\+Trim\+Compare\+Value\+Low\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Auto\+Trim\+Compare\+Value\+Low\+Reg}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Auto\+Trim\+Compare\+Value\+Low\+Reg}{MCG\_PDD\_ReadAutoTrimCompareValueLowReg}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Auto\+Trim\+Compare\+Value\+Low\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_ATCVL\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the auto trim compare value low register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+A\+T\+C\+VL. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result =
\hyperlink{_m_c_g___p_d_d_8h_ab63b0a8ec3b37f0c7089275ccd37ae1a}{MCG\_PDD\_ReadAutoTrimCompareValueLowReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a2f8080a0c88318d03abe8888a828be4a}\label{_m_c_g___p_d_d_8h_a2f8080a0c88318d03abe8888a828be4a}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg}{MCG\_PDD\_ReadControl1Reg}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C1\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the control 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_a2f8080a0c88318d03abe8888a828be4a}{MCG\_PDD\_ReadControl1Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a900d5655669dc384c9da79da0c471172}\label{_m_c_g___p_d_d_8h_a900d5655669dc384c9da79da0c471172}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg}{MCG\_PDD\_ReadControl2Reg}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C2\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the control 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_a900d5655669dc384c9da79da0c471172}{MCG\_PDD\_ReadControl2Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a5a7e9b19e42ead947f4d6917399c7c1f}\label{_m_c_g___p_d_d_8h_a5a7e9b19e42ead947f4d6917399c7c1f}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg}{MCG\_PDD\_ReadControl3Reg}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control3\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C3\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the control 3 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_a5a7e9b19e42ead947f4d6917399c7c1f}{MCG\_PDD\_ReadControl3Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_ab084e34ce26c5117a8dc348d2af60ade}\label{_m_c_g___p_d_d_8h_ab084e34ce26c5117a8dc348d2af60ade}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control4\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control4\+Reg}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control4\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control4\+Reg}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control4\+Reg}{MCG\_PDD\_ReadControl4Reg}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control4\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C4\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the control 4 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_ab084e34ce26c5117a8dc348d2af60ade}{MCG\_PDD\_ReadControl4Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_ab01ba437f7de13eca60c0c0db6bf19bc}\label{_m_c_g___p_d_d_8h_ab01ba437f7de13eca60c0c0db6bf19bc}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control5\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control5\+Reg}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control5\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control5\+Reg}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control5\+Reg}{MCG\_PDD\_ReadControl5Reg}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control5\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C5\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the control 5 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_ab01ba437f7de13eca60c0c0db6bf19bc}{MCG\_PDD\_ReadControl5Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_aafb29fa62d335a0f8267751dc07d5ee0}\label{_m_c_g___p_d_d_8h_aafb29fa62d335a0f8267751dc07d5ee0}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control6\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control6\+Reg}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control6\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control6\+Reg}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control6\+Reg}{MCG\_PDD\_ReadControl6Reg}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control6\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C6\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the control 6 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C6. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_aafb29fa62d335a0f8267751dc07d5ee0}{MCG\_PDD\_ReadControl6Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_aaf9e8958e0e55595392d398eb87b9e1c}\label{_m_c_g___p_d_d_8h_aaf9e8958e0e55595392d398eb87b9e1c}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control7\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control7\+Reg}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control7\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control7\+Reg}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control7\+Reg}{MCG\_PDD\_ReadControl7Reg}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control7\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C7\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the control 7 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C7. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_aaf9e8958e0e55595392d398eb87b9e1c}{MCG\_PDD\_ReadControl7Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a5fc5d52c535f53e41c2c9c9c5a9fde1f}\label{_m_c_g___p_d_d_8h_a5fc5d52c535f53e41c2c9c9c5a9fde1f}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control8\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control8\+Reg}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control8\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control8\+Reg}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control8\+Reg}{MCG\_PDD\_ReadControl8Reg}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Control8\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C8\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the control 8 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C8. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_a5fc5d52c535f53e41c2c9c9c5a9fde1f}{MCG\_PDD\_ReadControl8Reg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a5e8ebc8dcc839c3f312029b76262bee0}\label{_m_c_g___p_d_d_8h_a5e8ebc8dcc839c3f312029b76262bee0}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control\+Reg}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control\+Reg}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control\+Reg}{MCG\_PDD\_ReadStatusControlReg}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Control\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_SC\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the status and control register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+SC. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_a5e8ebc8dcc839c3f312029b76262bee0}{MCG\_PDD\_ReadStatusControlReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_ac94b49cdd2bb8e607eb6eb2b81af0141}\label{_m_c_g___p_d_d_8h_ac94b49cdd2bb8e607eb6eb2b81af0141}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Reg}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Reg}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Reg}{MCG\_PDD\_ReadStatusReg}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Read\+Status\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_S\_REG(PeripheralBase) \(\backslash\)
  )
\end{DoxyCode}


Returns the content of the status register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a 8-\/bit value. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+S. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
uint8\_t result = \hyperlink{_m_c_g___p_d_d_8h_ac94b49cdd2bb8e607eb6eb2b81af0141}{MCG\_PDD\_ReadStatusReg}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_ab164df88ddef613b056185aa0d367aa8}\label{_m_c_g___p_d_d_8h_ab164df88ddef613b056185aa0d367aa8}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+E\+T\+\_\+\+A\+F\+T\+E\+R\+\_\+\+C\+L\+O\+C\+K\+\_\+\+L\+O\+SS@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+E\+T\+\_\+\+A\+F\+T\+E\+R\+\_\+\+C\+L\+O\+C\+K\+\_\+\+L\+O\+SS}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+E\+T\+\_\+\+A\+F\+T\+E\+R\+\_\+\+C\+L\+O\+C\+K\+\_\+\+L\+O\+SS@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+E\+T\+\_\+\+A\+F\+T\+E\+R\+\_\+\+C\+L\+O\+C\+K\+\_\+\+L\+O\+SS}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+E\+T\+\_\+\+A\+F\+T\+E\+R\+\_\+\+C\+L\+O\+C\+K\+\_\+\+L\+O\+SS}{MCG\_PDD\_RESET\_AFTER\_CLOCK\_LOSS}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+R\+E\+S\+E\+T\+\_\+\+A\+F\+T\+E\+R\+\_\+\+C\+L\+O\+C\+K\+\_\+\+L\+O\+SS~0x1U}

Generate a reset request on a loss of O\+SC external reference clock. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_ac7bd5bcddff360ab8bf5868f61b1fcdc}\label{_m_c_g___p_d_d_8h_ac7bd5bcddff360ab8bf5868f61b1fcdc}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Auto\+Trim\+Compare\+Value@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Auto\+Trim\+Compare\+Value}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Auto\+Trim\+Compare\+Value@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Auto\+Trim\+Compare\+Value}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Auto\+Trim\+Compare\+Value}{MCG\_PDD\_SetAutoTrimCompareValue}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Auto\+Trim\+Compare\+Value(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    (\hyperlink{group___m_c_g___register___accessor___macros_gaca17ff8b94752a7700acc7adc7e462ea}{MCG\_ATCVH\_REG}(PeripheralBase) = \(\backslash\)
     (uint8\_t)((uint16\_t)(Value) >> 8U)), \(\backslash\)
    (\hyperlink{group___m_c_g___register___accessor___macros_gae8da97d512d94aa7026889ca0aadedbf}{MCG\_ATCVL\_REG}(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value)) \(\backslash\)
  )
\end{DoxyCode}


Sets the auto trim compare value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying auto trim compare value. This parameter is a 16-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+A\+T\+C\+VH, M\+C\+G\+\_\+\+A\+T\+C\+VL (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_ac7bd5bcddff360ab8bf5868f61b1fcdc}{MCG\_PDD\_SetAutoTrimCompareValue}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a6ad33594051133c67b8d2171882cba07}\label{_m_c_g___p_d_d_8h_a6ad33594051133c67b8d2171882cba07}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Auto\+Trim\+Target@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Auto\+Trim\+Target}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Auto\+Trim\+Target@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Auto\+Trim\+Target}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Auto\+Trim\+Target}{MCG\_PDD\_SetAutoTrimTarget}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Auto\+Trim\+Target(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Target }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      MCG\_SC\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(( \(\backslash\)
         \hyperlink{group___m_c_g___register___accessor___macros_gaccd64981395ccd3872a484806162a8ac}{MCG\_SC\_REG}(PeripheralBase)) & (( \(\backslash\)
         (uint8\_t)(~(uint8\_t)\hyperlink{group___m_c_g___register___masks_gaf5a12b51cc62a0ce10f3fbecdebd0222}{MCG\_SC\_ATMS\_MASK})) & ( \(\backslash\)
         (uint8\_t)(~(uint8\_t)\hyperlink{group___m_c_g___register___masks_ga9a57acb821c7622eb2b25e6c7daf7e16}{MCG\_SC\_LOCS0\_MASK}))))) | ( \(\backslash\)
        (uint8\_t)(Target))) \(\backslash\)
    )
\end{DoxyCode}


Sets the internal reference clock source for auto trim test. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Target} & Parameter specifying which internal reference source will be trimmed. This parameter is of \char`\"{}\+Internal reference clock source for auto
       trim test\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+SC, M\+C\+G\+\_\+\+A\+TC (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a6ad33594051133c67b8d2171882cba07}{MCG\_PDD\_SetAutoTrimTarget}(<peripheral>\_BASE\_PTR,
\hyperlink{_m_c_g___p_d_d_8h_a3a69165ab8138e1a83c9307621ab381a}{MCG\_PDD\_AUTO\_TRIM\_SLOW});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a9f5c3ea18811b109cd7812d53ad0d1bc}\label{_m_c_g___p_d_d_8h_a9f5c3ea18811b109cd7812d53ad0d1bc}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+External\+Reference\+Source@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+External\+Reference\+Source}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+External\+Reference\+Source@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+External\+Reference\+Source}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+External\+Reference\+Source}{MCG\_PDD\_SetExternalReferenceSource}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+External\+Reference\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      MCG\_C2\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga1fe49262912ac579f147ae5c2cfde5a5}{MCG\_C2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___m_c_g___register___masks_gae9a32b79976c185a9b6567cc74b2d5af}{MCG\_C2\_EREFS0\_MASK}))) | ( \(\backslash\)
        (uint8\_t)(Source))) \(\backslash\)
    )
\end{DoxyCode}


Sets the source for the external reference clock used by O\+S\+C0. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Parameter specifying external reference clock source. This parameter is of \char`\"{}\+Source for the external reference clock\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a9f5c3ea18811b109cd7812d53ad0d1bc}{MCG\_PDD\_SetExternalReferenceSource}(<peripheral>\_BASE\_PTR,
\hyperlink{_m_c_g___p_d_d_8h_a8fa65df7af078d99a9935d8366c1d8c7}{MCG\_PDD\_EXTERNAL\_INPUT\_PIN});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a32b0dc2267a898b7f073b129941cffae}\label{_m_c_g___p_d_d_8h_a32b0dc2267a898b7f073b129941cffae}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fast\+Internal\+Divider@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fast\+Internal\+Divider}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fast\+Internal\+Divider@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fast\+Internal\+Divider}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fast\+Internal\+Divider}{MCG\_PDD\_SetFastInternalDivider}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fast\+Internal\+Divider(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Divider }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      MCG\_SC\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(( \(\backslash\)
         \hyperlink{group___m_c_g___register___accessor___macros_gaccd64981395ccd3872a484806162a8ac}{MCG\_SC\_REG}(PeripheralBase)) & (( \(\backslash\)
         (uint8\_t)(~(uint8\_t)\hyperlink{group___m_c_g___register___masks_ga9b5d58f2f0a68eabe93f088dc2f81d2b}{MCG\_SC\_FCRDIV\_MASK})) & ( \(\backslash\)
         (uint8\_t)(~(uint8\_t)\hyperlink{group___m_c_g___register___masks_ga9a57acb821c7622eb2b25e6c7daf7e16}{MCG\_SC\_LOCS0\_MASK}))))) | ( \(\backslash\)
        (uint8\_t)(Divider))) \(\backslash\)
    )
\end{DoxyCode}


Sets the amount to divide down the fast internal reference clock. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Divider} & Parameter specifying divider. This parameter is of \char`\"{}\+Fast
       internal reference divider\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+SC. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a32b0dc2267a898b7f073b129941cffae}{MCG\_PDD\_SetFastInternalDivider}(<peripheral>\_BASE\_PTR,
\hyperlink{_m_c_g___p_d_d_8h_a18e6ed5e2692b666328de45361753c0c}{MCG\_PDD\_FAST\_INTERNAL\_DIVIDER\_1});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_ab119a29a57ae4a8785d943e2f2057a25}\label{_m_c_g___p_d_d_8h_ab119a29a57ae4a8785d943e2f2057a25}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fast\+Internal\+Reference\+Fine\+Trim@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fast\+Internal\+Reference\+Fine\+Trim}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fast\+Internal\+Reference\+Fine\+Trim@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fast\+Internal\+Reference\+Fine\+Trim}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fast\+Internal\+Reference\+Fine\+Trim}{MCG\_PDD\_SetFastInternalReferenceFineTrim}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fast\+Internal\+Reference\+Fine\+Trim(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Fine\+Trim }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga1fe49262912ac579f147ae5c2cfde5a5}{MCG\_C2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)MCG\_C2\_FCFTRIM\_MASK))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(FineTrim) << MCG\_C2\_FCFTRIM\_SHIFT))) \(\backslash\)
  )
\end{DoxyCode}


Sets fast internal reference clock fine trim value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Fine\+Trim} & Parameter specifying fast internal reference clock fine trim value. This parameter is a 1-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_ab119a29a57ae4a8785d943e2f2057a25}{MCG\_PDD\_SetFastInternalReferenceFineTrim}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a17ee26a14239b8beb4bbc7167336269d}\label{_m_c_g___p_d_d_8h_a17ee26a14239b8beb4bbc7167336269d}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fast\+Internal\+Reference\+Trim@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fast\+Internal\+Reference\+Trim}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fast\+Internal\+Reference\+Trim@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fast\+Internal\+Reference\+Trim}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fast\+Internal\+Reference\+Trim}{MCG\_PDD\_SetFastInternalReferenceTrim}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fast\+Internal\+Reference\+Trim(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Trim }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C4\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga7ecd15c7ea67a8febfe9fb84044905c8}{MCG\_C4\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___m_c_g___register___masks_ga91610035649d14c5027419db0bfa3231}{MCG\_C4\_FCTRIM\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(Trim) << \hyperlink{group___m_c_g___register___masks_ga0a1b1f2be0b8e9afc3ff91ab11d71a1e}{MCG\_C4\_FCTRIM\_SHIFT}))) \(\backslash\)
  )
\end{DoxyCode}


Sets fast internal reference clock trim value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Trim} & Parameter specifying fast internal reference clock trim value. This parameter is a 4-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a17ee26a14239b8beb4bbc7167336269d}{MCG\_PDD\_SetFastInternalReferenceTrim}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a7f51bfeca08f862a63d903726f7aa732}\label{_m_c_g___p_d_d_8h_a7f51bfeca08f862a63d903726f7aa732}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+External\+Divider@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+External\+Divider}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+External\+Divider@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+External\+Divider}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+External\+Divider}{MCG\_PDD\_SetFllExternalDivider}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+External\+Divider(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Divider }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga8bae88afeec8abab181383a6e5a9fecb}{MCG\_C1\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___m_c_g___register___masks_gac7762b84f41121882f4d1fbcaa839aeb}{MCG\_C1\_FRDIV\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(Divider))) \(\backslash\)
  )
\end{DoxyCode}


Sets the amount to divide down the external reference clock for the F\+LL. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Divider} & Parameter specifying divider. This parameter is of \char`\"{}\+F\+L\+L
       external reference divider\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a7f51bfeca08f862a63d903726f7aa732}{MCG\_PDD\_SetFllExternalDivider}(<peripheral>\_BASE\_PTR,
\hyperlink{_m_c_g___p_d_d_8h_a7fd3fb69250ab06465a32ef62178c0d7}{MCG\_PDD\_FLL\_EXTERNAL\_DIVIDER\_1\_32});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a242dd1da68fa5b29c73c804de6516d42}\label{_m_c_g___p_d_d_8h_a242dd1da68fa5b29c73c804de6516d42}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+External\+Reference\+Source@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+External\+Reference\+Source}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+External\+Reference\+Source@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+External\+Reference\+Source}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+External\+Reference\+Source}{MCG\_PDD\_SetFllExternalReferenceSource}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+External\+Reference\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C7\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga539e138338d19786d39052d096896e96}{MCG\_C7\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)MCG\_C7\_OSCSEL\_MASK))) | ( \(\backslash\)
      (uint8\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Sets whether system oscillator or R\+TC output is used as F\+LL external reference. Notice that selected source is also used as M\+CG output clock (M\+C\+G\+O\+U\+T\+C\+LK) when external reference is selected in C1\mbox{[}C\+L\+KS\mbox{]}, see Set\+Output\+Source. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Parameter specifying which external reference source will be used. This parameter is of \char`\"{}\+System oscillator or R\+T\+C output used as F\+L\+L
       external reference.\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C7. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a242dd1da68fa5b29c73c804de6516d42}{MCG\_PDD\_SetFllExternalReferenceSource}(<peripheral>\_BASE\_PTR,
\hyperlink{_m_c_g___p_d_d_8h_a61a2c18a0f29a3f2e4ae48355e1becb2}{MCG\_PDD\_EXTERNAL\_INPUT\_OSC});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a45fbb8c89a9396c9d3209c4bdee406a6}\label{_m_c_g___p_d_d_8h_a45fbb8c89a9396c9d3209c4bdee406a6}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+Input\+Range@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+Input\+Range}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+Input\+Range@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+Input\+Range}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+Input\+Range}{MCG\_PDD\_SetFllInputRange}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+Input\+Range(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Range }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C4\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga7ecd15c7ea67a8febfe9fb84044905c8}{MCG\_C4\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___m_c_g___register___masks_ga5d16ac35cf87b3cdeeefca1c16a0eda0}{MCG\_C4\_DMX32\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(Range))) \(\backslash\)
  )
\end{DoxyCode}


Sets the F\+LL D\+CO reference frequency range. Controls whether the D\+CO frequency range is narrowed to its maximum frequency with a 32.\+768 k\+Hz reference or is in 31.\+25-\/39.\+0625 k\+Hz range. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Range} & Parameter specifying D\+CO reference frequency range. This parameter is of \char`\"{}\+F\+L\+L D\+C\+O reference frequency range\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a45fbb8c89a9396c9d3209c4bdee406a6}{MCG\_PDD\_SetFllInputRange}(<peripheral>\_BASE\_PTR,
\hyperlink{_m_c_g___p_d_d_8h_af88e6313a061915a04f6e09bc310ce63}{MCG\_PDD\_FLL\_INPUT\_WIDE\_RANGE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a2bd0221b49ca1552e9a954078f906243}\label{_m_c_g___p_d_d_8h_a2bd0221b49ca1552e9a954078f906243}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+Output\+Range@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+Output\+Range}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+Output\+Range@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+Output\+Range}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+Output\+Range}{MCG\_PDD\_SetFllOutputRange}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+Output\+Range(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Range }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C4\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga7ecd15c7ea67a8febfe9fb84044905c8}{MCG\_C4\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___m_c_g___register___masks_ga7f6629e8d17efb2cec3d2f63d09ede5a}{MCG\_C4\_DRST\_DRS\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(Range))) \(\backslash\)
  )
\end{DoxyCode}


Sets the frequency range for the F\+LL output, D\+C\+O\+O\+UT. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Range} & Parameter specifying D\+CO output frequency range. This parameter is of \char`\"{}\+Frequency range for the F\+L\+L output\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a2bd0221b49ca1552e9a954078f906243}{MCG\_PDD\_SetFllOutputRange}(<peripheral>\_BASE\_PTR,
\hyperlink{_m_c_g___p_d_d_8h_ab9fca944b1723412077fd2a9881280ed}{MCG\_PDD\_FLL\_OUTPUT\_LOW\_RANGE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a488afc283f73688712210978f7c2d7a4}\label{_m_c_g___p_d_d_8h_a488afc283f73688712210978f7c2d7a4}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+Source@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+Source}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+Source@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+Source}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+Source}{MCG\_PDD\_SetFllSource}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Fll\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga8bae88afeec8abab181383a6e5a9fecb}{MCG\_C1\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___m_c_g___register___masks_gadc14970d17e8ee736a16805a412a87fe}{MCG\_C1\_IREFS\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Sets the reference clock source for the F\+LL. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Parameter specifying F\+LL clock source. This parameter is of \char`\"{}\+F\+L\+L clock source\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a488afc283f73688712210978f7c2d7a4}{MCG\_PDD\_SetFllSource}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_m_c_g___p_d_d_8h_acabda7e4ad61003e7291dfba3661729b}{MCG\_PDD\_FLL\_INPUT\_EXTERNAL});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a2e201df2f21bae84d2e1169a602c8827}\label{_m_c_g___p_d_d_8h_a2e201df2f21bae84d2e1169a602c8827}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Frequency\+Range0@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Frequency\+Range0}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Frequency\+Range0@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Frequency\+Range0}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Frequency\+Range0}{MCG\_PDD\_SetFrequencyRange0}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Frequency\+Range0(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Range }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      MCG\_C2\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga1fe49262912ac579f147ae5c2cfde5a5}{MCG\_C2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___m_c_g___register___masks_ga5436f4e93034d8536c23eabcac1b1a43}{MCG\_C2\_RANGE0\_MASK}))) | ( \(\backslash\)
        (uint8\_t)(Range))) \(\backslash\)
    )
\end{DoxyCode}


Sets the frequency range for the crystal oscillator or external clock source used by O\+S\+C0. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Range} & Parameter specifying frequency range. This parameter is of \char`\"{}\+Crystal oscillator or external clock source frequency range\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a2e201df2f21bae84d2e1169a602c8827}{MCG\_PDD\_SetFrequencyRange0}(<peripheral>\_BASE\_PTR,
\hyperlink{_m_c_g___p_d_d_8h_acaee88cd3a5c9045e408ae40e4f36634}{MCG\_PDD\_LOW\_FREQUENCY\_RANGE});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_ae54adff1cc529d3a49dca1d50be329f5}\label{_m_c_g___p_d_d_8h_ae54adff1cc529d3a49dca1d50be329f5}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Internal\+Reference\+Source@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Internal\+Reference\+Source}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Internal\+Reference\+Source@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Internal\+Reference\+Source}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Internal\+Reference\+Source}{MCG\_PDD\_SetInternalReferenceSource}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Internal\+Reference\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga1fe49262912ac579f147ae5c2cfde5a5}{MCG\_C2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___m_c_g___register___masks_gaef3ef9fc35df3b7d404dd2b7279051cb}{MCG\_C2\_IRCS\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(Source))) \(\backslash\)
  )
\end{DoxyCode}


Sets the source for the internal reference clock (slow or fast internal reference clock). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Parameter specifying external reference clock source. This parameter is of \char`\"{}\+Source for the internal reference clock\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_ae54adff1cc529d3a49dca1d50be329f5}{MCG\_PDD\_SetInternalReferenceSource}(<peripheral>\_BASE\_PTR,
\hyperlink{_m_c_g___p_d_d_8h_ace540ccf3b3a3d59d2091dfe39671f36}{MCG\_PDD\_INTERNAL\_INPUT\_SLOW});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_af61dc0824865f2922f16be4807c8158b}\label{_m_c_g___p_d_d_8h_af61dc0824865f2922f16be4807c8158b}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Loss\+Of\+Clock\+Response0@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Loss\+Of\+Clock\+Response0}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Loss\+Of\+Clock\+Response0@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Loss\+Of\+Clock\+Response0}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Loss\+Of\+Clock\+Response0}{MCG\_PDD\_SetLossOfClockResponse0}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Loss\+Of\+Clock\+Response0(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Response\+Type }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      MCG\_C2\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga1fe49262912ac579f147ae5c2cfde5a5}{MCG\_C2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___m_c_g___register___masks_gae89f2e48b02a39563115d1a60dc8f16f}{MCG\_C2\_LOCRE0\_MASK}))) | ( \(\backslash\)
        (uint8\_t)((uint8\_t)(ResponseType) << \hyperlink{group___m_c_g___register___masks_gabc900505d9a12bd7a33c2a5e3cfdf02a}{MCG\_C2\_LOCRE0\_SHIFT}))) \(\backslash\)
    )
\end{DoxyCode}


Sets whether an interrupt or a reset request is made following a loss of O\+S\+C0 external reference clock. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Response\+Type} & Parameter specifying type of response after loss of clock is detected. This parameter is of \char`\"{}\+Loss of clock response type\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_af61dc0824865f2922f16be4807c8158b}{MCG\_PDD\_SetLossOfClockResponse0}(<peripheral>\_BASE\_PTR,
\hyperlink{_m_c_g___p_d_d_8h_ae8a677b877b3841bfb2528f793faa57b}{MCG\_PDD\_INTERRUPT\_AFTER\_CLOCK\_LOSS});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a431bb1002d0297426826ad517ef59c49}\label{_m_c_g___p_d_d_8h_a431bb1002d0297426826ad517ef59c49}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Loss\+Of\+Clock\+Response1@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Loss\+Of\+Clock\+Response1}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Loss\+Of\+Clock\+Response1@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Loss\+Of\+Clock\+Response1}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Loss\+Of\+Clock\+Response1}{MCG\_PDD\_SetLossOfClockResponse1}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Loss\+Of\+Clock\+Response1(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Response\+Type }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      MCG\_C8\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(( \(\backslash\)
         \hyperlink{group___m_c_g___register___accessor___macros_ga9d7e2b88a408a722f0b7f64a7a32af01}{MCG\_C8\_REG}(PeripheralBase)) & (( \(\backslash\)
         (uint8\_t)(~(uint8\_t)MCG\_C8\_LOCRE1\_MASK)) & ( \(\backslash\)
         (uint8\_t)(~(uint8\_t)MCG\_C8\_LOCS1\_MASK))))) | ( \(\backslash\)
        (uint8\_t)((uint8\_t)(ResponseType) << MCG\_C8\_LOCRE1\_SHIFT))) \(\backslash\)
    )
\end{DoxyCode}


Sets whether an interrupt or a reset request is made following a loss of R\+TC external reference clock. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Response\+Type} & Parameter specifying type of response after loss of clock is detected. This parameter is of \char`\"{}\+Loss of clock response type\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C8. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a431bb1002d0297426826ad517ef59c49}{MCG\_PDD\_SetLossOfClockResponse1}(<peripheral>\_BASE\_PTR,
\hyperlink{_m_c_g___p_d_d_8h_ae8a677b877b3841bfb2528f793faa57b}{MCG\_PDD\_INTERRUPT\_AFTER\_CLOCK\_LOSS});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a6ed835e8e299cd3562c061896f3669e3}\label{_m_c_g___p_d_d_8h_a6ed835e8e299cd3562c061896f3669e3}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Osc0\+Loss\+Of\+Clock\+Response@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Osc0\+Loss\+Of\+Clock\+Response}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Osc0\+Loss\+Of\+Clock\+Response@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Osc0\+Loss\+Of\+Clock\+Response}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Osc0\+Loss\+Of\+Clock\+Response}{MCG\_PDD\_SetOsc0LossOfClockResponse}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Osc0\+Loss\+Of\+Clock\+Response(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Response\+Type }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      MCG\_C2\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga1fe49262912ac579f147ae5c2cfde5a5}{MCG\_C2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___m_c_g___register___masks_gae89f2e48b02a39563115d1a60dc8f16f}{MCG\_C2\_LOCRE0\_MASK}))) | ( \(\backslash\)
        (uint8\_t)((uint8\_t)(ResponseType) << \hyperlink{group___m_c_g___register___masks_gabc900505d9a12bd7a33c2a5e3cfdf02a}{MCG\_C2\_LOCRE0\_SHIFT}))) \(\backslash\)
    )
\end{DoxyCode}


Sets whether an interrupt or a reset request is made following a loss of O\+S\+C0 external reference clock. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Response\+Type} & Parameter specifying type of response after loss of clock is detected. This parameter is of \char`\"{}\+Loss of clock response type\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a6ed835e8e299cd3562c061896f3669e3}{MCG\_PDD\_SetOsc0LossOfClockResponse}(<peripheral>\_BASE\_PTR,
\hyperlink{_m_c_g___p_d_d_8h_ae8a677b877b3841bfb2528f793faa57b}{MCG\_PDD\_INTERRUPT\_AFTER\_CLOCK\_LOSS});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a9be19e2df50824b57ab398ed66a6da30}\label{_m_c_g___p_d_d_8h_a9be19e2df50824b57ab398ed66a6da30}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Oscillator\+Gain0@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Oscillator\+Gain0}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Oscillator\+Gain0@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Oscillator\+Gain0}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Oscillator\+Gain0}{MCG\_PDD\_SetOscillatorGain0}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Oscillator\+Gain0(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Mode }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      MCG\_C2\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga1fe49262912ac579f147ae5c2cfde5a5}{MCG\_C2\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___m_c_g___register___masks_ga58de06b4d4514888ca2e7cbc68e50ccc}{MCG\_C2\_HGO0\_MASK}))) | ( \(\backslash\)
        (uint8\_t)(Mode))) \(\backslash\)
    )
\end{DoxyCode}


Sets whether crystal oscillator O\+S\+C0 operates in low power or high gain mode. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Mode} & Parameter specifying crystal oscillator O\+S\+C0 operation mode. This parameter is of \char`\"{}\+Oscillator gain mode\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a9be19e2df50824b57ab398ed66a6da30}{MCG\_PDD\_SetOscillatorGain0}(<peripheral>\_BASE\_PTR,
\hyperlink{_m_c_g___p_d_d_8h_a0130568d34c5835e28b7f16908ff4e56}{MCG\_PDD\_LOW\_POWER\_OPERATION});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a1898fa62926646cc53672bb39e47f128}\label{_m_c_g___p_d_d_8h_a1898fa62926646cc53672bb39e47f128}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Output\+Source@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Output\+Source}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Output\+Source@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Output\+Source}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Output\+Source}{MCG\_PDD\_SetOutputSource}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Output\+Source(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      (uint8\_t)((uint8\_t)(Source) & 0x1U) ? ( \(\backslash\)
        (\hyperlink{group___m_c_g___register___accessor___macros_ga8bae88afeec8abab181383a6e5a9fecb}{MCG\_C1\_REG}(PeripheralBase) = \(\backslash\)
         (uint8\_t)(( \(\backslash\)
          (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga8bae88afeec8abab181383a6e5a9fecb}{MCG\_C1\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___m_c_g___register___masks_gae9a1db29d56ef219e4df3dc9d945b08e}{MCG\_C1\_CLKS\_MASK}))) | ( \(\backslash\)
          (uint8\_t)((uint8\_t)(Source) & MCG\_C1\_CLKS\_MASK)))), \(\backslash\)
        (\hyperlink{group___m_c_g___register___accessor___macros_ga900a3edcbbfc2933afe2a26c6774fd69}{MCG\_C6\_REG}(PeripheralBase) |= \(\backslash\)
         MCG\_C6\_PLLS\_MASK)) : ( \(\backslash\)
        MCG\_C1\_REG(PeripheralBase) = \(\backslash\)
         (uint8\_t)(( \(\backslash\)
          (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga8bae88afeec8abab181383a6e5a9fecb}{MCG\_C1\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)MCG\_C1\_CLKS\_MASK))) | ( \(\backslash\)
          (uint8\_t)(Source)))) \(\backslash\)
    )
\end{DoxyCode}


Sets the M\+CG output\textquotesingle{}s clock source (source of M\+C\+G\+O\+U\+T\+C\+LK). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Parameter specifying M\+C\+G\+O\+U\+T\+C\+LK clock source. Use constants from group \char`\"{}\+M\+C\+G output\textquotesingle{}s clock source (source of M\+C\+G\+O\+U\+T\+C\+L\+K)\char`\"{}. This parameter is 8 bits wide. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C1, M\+C\+G\+\_\+\+C6 (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a1898fa62926646cc53672bb39e47f128}{MCG\_PDD\_SetOutputSource}(<peripheral>\_BASE\_PTR, 
      \hyperlink{_m_c_g___p_d_d_8h_aa5296866080d1f8ed897dac5e328b83c}{MCG\_PDD\_MCG\_OUTPUT\_FLL});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a1c30ba024bbb0fef100beb1c2ce5dee8}\label{_m_c_g___p_d_d_8h_a1c30ba024bbb0fef100beb1c2ce5dee8}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Output\+Source\+From\+Fll\+Or\+Pll@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Output\+Source\+From\+Fll\+Or\+Pll}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Output\+Source\+From\+Fll\+Or\+Pll@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Output\+Source\+From\+Fll\+Or\+Pll}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Output\+Source\+From\+Fll\+Or\+Pll}{MCG\_PDD\_SetOutputSourceFromFllOrPll}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Output\+Source\+From\+Fll\+Or\+Pll(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Source }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      MCG\_C6\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga900a3edcbbfc2933afe2a26c6774fd69}{MCG\_C6\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___m_c_g___register___masks_ga66a1dfdde86a9c165d7bdec17c77578f}{MCG\_C6\_PLLS\_MASK}))) | ( \(\backslash\)
        (uint8\_t)((uint8\_t)(Source) << \hyperlink{group___m_c_g___register___masks_ga690a1869788f450cfa53d73f983a1c05}{MCG\_C6\_PLLS\_SHIFT}))) \(\backslash\)
    )
\end{DoxyCode}


Sets whether F\+LL or P\+LL output is used for M\+C\+G\+O\+U\+T\+C\+LK (when F\+L\+L/\+P\+LL is selected in C1\mbox{[}C\+L\+KS\mbox{]}, see Set\+Output\+Source). 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Source} & Parameter specifying source which will be used. This parameter is of \char`\"{}\+F\+L\+L or P\+L\+L output used for M\+C\+G\+O\+U\+T\+C\+L\+K.\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C6. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a1c30ba024bbb0fef100beb1c2ce5dee8}{MCG\_PDD\_SetOutputSourceFromFllOrPll}(<peripheral>\_BASE\_PTR,
\hyperlink{_m_c_g___p_d_d_8h_a0dd58d6597df564828e1a2ebd495d2ec}{MCG\_PDD\_FLL\_OUTPUT});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_ab85ec46770e757272c1bf4a43e742227}\label{_m_c_g___p_d_d_8h_ab85ec46770e757272c1bf4a43e742227}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Pll0\+External\+Divider@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Pll0\+External\+Divider}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Pll0\+External\+Divider@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Pll0\+External\+Divider}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Pll0\+External\+Divider}{MCG\_PDD\_SetPll0ExternalDivider}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Pll0\+External\+Divider(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Divider }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      MCG\_C5\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga8d61340716746b32bbf9dc08f45bd8f6}{MCG\_C5\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___m_c_g___register___masks_ga28ab0b9007f9941707395660db088172}{MCG\_C5\_PRDIV0\_MASK}))) | ( \(\backslash\)
        (uint8\_t)((uint8\_t)(Divider) - 1U))) \(\backslash\)
    )
\end{DoxyCode}


Sets the amount to divide down the external reference clock for the P\+LL. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Divider} & Parameter specifying divider. Use values from range 1..17. This parameter is a 5-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_ab85ec46770e757272c1bf4a43e742227}{MCG\_PDD\_SetPll0ExternalDivider}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a95bcc8a142c6d294edbf4ebe7887352a}\label{_m_c_g___p_d_d_8h_a95bcc8a142c6d294edbf4ebe7887352a}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Pll0\+Multiplier@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Pll0\+Multiplier}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Pll0\+Multiplier@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Pll0\+Multiplier}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Pll0\+Multiplier}{MCG\_PDD\_SetPll0Multiplier}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Pll0\+Multiplier(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Divider }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C6\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga900a3edcbbfc2933afe2a26c6774fd69}{MCG\_C6\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___m_c_g___register___masks_gacf93ac207865bd372d9148f10dce7267}{MCG\_C6\_VDIV0\_MASK}))) | ( \(\backslash\)
      (uint8\_t)((uint8\_t)(Divider) - 24U))) \(\backslash\)
  )
\end{DoxyCode}


Sets the P\+L\+L0\textquotesingle{}s multiplication factor. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Divider} & Parameter specifying multiplication factor. Use values from range 24..55. This parameter is a 5-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C6. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a95bcc8a142c6d294edbf4ebe7887352a}{MCG\_PDD\_SetPll0Multiplier}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a032c4913dac50543cefc4ad87b2d5c46}\label{_m_c_g___p_d_d_8h_a032c4913dac50543cefc4ad87b2d5c46}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Pll\+Loss\+Of\+Lock\+Response@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Pll\+Loss\+Of\+Lock\+Response}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Pll\+Loss\+Of\+Lock\+Response@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Pll\+Loss\+Of\+Lock\+Response}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Pll\+Loss\+Of\+Lock\+Response}{MCG\_PDD\_SetPllLossOfLockResponse}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Pll\+Loss\+Of\+Lock\+Response(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Response\+Type }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      MCG\_C8\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(( \(\backslash\)
         \hyperlink{group___m_c_g___register___accessor___macros_ga9d7e2b88a408a722f0b7f64a7a32af01}{MCG\_C8\_REG}(PeripheralBase)) & (( \(\backslash\)
         (uint8\_t)(~(uint8\_t)\hyperlink{group___m_c_g___register___masks_gaeab391a933aec2eeb1ffdbc772f714e2}{MCG\_C8\_LOLRE\_MASK})) & ( \(\backslash\)
         (uint8\_t)(~(uint8\_t)MCG\_C8\_LOCS1\_MASK))))) | ( \(\backslash\)
        (uint8\_t)((uint8\_t)(ResponseType) << \hyperlink{group___m_c_g___register___masks_ga247e347342c951c4b8044bece01311fb}{MCG\_C8\_LOLRE\_SHIFT}))) \(\backslash\)
    )
\end{DoxyCode}


Sets whether an interrupt or a reset request is made following a loss of P\+LL lock. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Response\+Type} & Parameter specifying type of response after loss of clock is detected. This parameter is of \char`\"{}\+Loss of clock response type\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C8. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a032c4913dac50543cefc4ad87b2d5c46}{MCG\_PDD\_SetPllLossOfLockResponse}(<peripheral>\_BASE\_PTR,
\hyperlink{_m_c_g___p_d_d_8h_ae8a677b877b3841bfb2528f793faa57b}{MCG\_PDD\_INTERRUPT\_AFTER\_CLOCK\_LOSS});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a19fa8a5f0952b75f858c8cf44b35f5d5}\label{_m_c_g___p_d_d_8h_a19fa8a5f0952b75f858c8cf44b35f5d5}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Rtc\+Loss\+Of\+Clock\+Response@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Rtc\+Loss\+Of\+Clock\+Response}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Rtc\+Loss\+Of\+Clock\+Response@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Rtc\+Loss\+Of\+Clock\+Response}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Rtc\+Loss\+Of\+Clock\+Response}{MCG\_PDD\_SetRtcLossOfClockResponse}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Rtc\+Loss\+Of\+Clock\+Response(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Response\+Type }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      MCG\_C8\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(( \(\backslash\)
         \hyperlink{group___m_c_g___register___accessor___macros_ga9d7e2b88a408a722f0b7f64a7a32af01}{MCG\_C8\_REG}(PeripheralBase)) & (( \(\backslash\)
         (uint8\_t)(~(uint8\_t)MCG\_C8\_LOCRE1\_MASK)) & ( \(\backslash\)
         (uint8\_t)(~(uint8\_t)MCG\_C8\_LOCS1\_MASK))))) | ( \(\backslash\)
        (uint8\_t)((uint8\_t)(ResponseType) << MCG\_C8\_LOCRE1\_SHIFT))) \(\backslash\)
    )
\end{DoxyCode}


Sets whether an interrupt or a reset request is made following a loss of R\+TC external reference clock. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Response\+Type} & Parameter specifying type of response after loss of clock is detected. This parameter is of \char`\"{}\+Loss of clock response type\char`\"{} type. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C8. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a19fa8a5f0952b75f858c8cf44b35f5d5}{MCG\_PDD\_SetRtcLossOfClockResponse}(<peripheral>\_BASE\_PTR,
\hyperlink{_m_c_g___p_d_d_8h_ae8a677b877b3841bfb2528f793faa57b}{MCG\_PDD\_INTERRUPT\_AFTER\_CLOCK\_LOSS});
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_adb54c150c94b61ae809d80be7ed22b2f}\label{_m_c_g___p_d_d_8h_adb54c150c94b61ae809d80be7ed22b2f}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Slow\+Internal\+Reference\+Fine\+Trim@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Slow\+Internal\+Reference\+Fine\+Trim}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Slow\+Internal\+Reference\+Fine\+Trim@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Slow\+Internal\+Reference\+Fine\+Trim}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Slow\+Internal\+Reference\+Fine\+Trim}{MCG\_PDD\_SetSlowInternalReferenceFineTrim}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Slow\+Internal\+Reference\+Fine\+Trim(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Fine\+Trim }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C4\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(( \(\backslash\)
      (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_ga7ecd15c7ea67a8febfe9fb84044905c8}{MCG\_C4\_REG}(PeripheralBase) & (uint8\_t)(~(uint8\_t)
      \hyperlink{group___m_c_g___register___masks_ga7386e83fdee774ec5d6ec402bae1e432}{MCG\_C4\_SCFTRIM\_MASK}))) | ( \(\backslash\)
      (uint8\_t)(FineTrim))) \(\backslash\)
  )
\end{DoxyCode}


Sets slow internal reference clock fine trim value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Fine\+Trim} & Parameter specifying slow internal reference clock fine trim value. This parameter is a 1-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_adb54c150c94b61ae809d80be7ed22b2f}{MCG\_PDD\_SetSlowInternalReferenceFineTrim}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_aa043a183eda813101a279f8b6fcc034b}\label{_m_c_g___p_d_d_8h_aa043a183eda813101a279f8b6fcc034b}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Slow\+Internal\+Reference\+Trim@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Slow\+Internal\+Reference\+Trim}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Slow\+Internal\+Reference\+Trim@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Slow\+Internal\+Reference\+Trim}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Slow\+Internal\+Reference\+Trim}{MCG\_PDD\_SetSlowInternalReferenceTrim}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Set\+Slow\+Internal\+Reference\+Trim(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Trim }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C3\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Trim) \(\backslash\)
  )
\end{DoxyCode}


Sets slow internal reference clock trim value. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Trim} & Parameter specifying slow internal reference clock trim value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_aa043a183eda813101a279f8b6fcc034b}{MCG\_PDD\_SetSlowInternalReferenceTrim}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_adfc50fa5d64e3cbfaeaee0a0ba045a67}\label{_m_c_g___p_d_d_8h_adfc50fa5d64e3cbfaeaee0a0ba045a67}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Start\+Auto\+Trim@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Start\+Auto\+Trim}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Start\+Auto\+Trim@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Start\+Auto\+Trim}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Start\+Auto\+Trim}{MCG\_PDD\_StartAutoTrim}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Start\+Auto\+Trim(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
      MCG\_SC\_REG(PeripheralBase) = \(\backslash\)
       (uint8\_t)(( \(\backslash\)
        (uint8\_t)(\hyperlink{group___m_c_g___register___accessor___macros_gaccd64981395ccd3872a484806162a8ac}{MCG\_SC\_REG}(PeripheralBase) | \hyperlink{group___m_c_g___register___masks_gaf9545e815c86bd04d8513af024cb8617}{MCG\_SC\_ATME\_MASK})) & ( \(\backslash\)
        (uint8\_t)(~(uint8\_t)\hyperlink{group___m_c_g___register___masks_ga9a57acb821c7622eb2b25e6c7daf7e16}{MCG\_SC\_LOCS0\_MASK}))) \(\backslash\)
    )
\end{DoxyCode}


Starts trimming of the selected internal reference clock performed by automatic trim machine. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+SC, M\+C\+G\+\_\+\+A\+TC (depending on the peripheral). 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_adfc50fa5d64e3cbfaeaee0a0ba045a67}{MCG\_PDD\_StartAutoTrim}(<peripheral>\_BASE\_PTR);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a577deb979b257efea96745e8957969ac}\label{_m_c_g___p_d_d_8h_a577deb979b257efea96745e8957969ac}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+V\+E\+R\+Y\+\_\+\+H\+I\+G\+H\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+R\+A\+N\+GE@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+V\+E\+R\+Y\+\_\+\+H\+I\+G\+H\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+R\+A\+N\+GE}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+V\+E\+R\+Y\+\_\+\+H\+I\+G\+H\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+R\+A\+N\+GE@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+V\+E\+R\+Y\+\_\+\+H\+I\+G\+H\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+R\+A\+N\+GE}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+V\+E\+R\+Y\+\_\+\+H\+I\+G\+H\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+R\+A\+N\+GE}{MCG\_PDD\_VERY\_HIGH\_FREQUENCY\_RANGE}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+V\+E\+R\+Y\+\_\+\+H\+I\+G\+H\+\_\+\+F\+R\+E\+Q\+U\+E\+N\+C\+Y\+\_\+\+R\+A\+N\+GE~0x20U}

Very high frequency range selected for the crystal oscillator. \mbox{\Hypertarget{_m_c_g___p_d_d_8h_af0fabdae3e57973c92f43ca437d926ae}\label{_m_c_g___p_d_d_8h_af0fabdae3e57973c92f43ca437d926ae}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Auto\+Trim\+Compare\+Value\+High\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Auto\+Trim\+Compare\+Value\+High\+Reg}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Auto\+Trim\+Compare\+Value\+High\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Auto\+Trim\+Compare\+Value\+High\+Reg}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Auto\+Trim\+Compare\+Value\+High\+Reg}{MCG\_PDD\_WriteAutoTrimCompareValueHighReg}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Auto\+Trim\+Compare\+Value\+High\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_ATCVH\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes the auto trim compare value high register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+A\+T\+C\+VH. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_af0fabdae3e57973c92f43ca437d926ae}{MCG\_PDD\_WriteAutoTrimCompareValueHighReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_aaf4a1f11e715ce2b43dc972e7eff6fbc}\label{_m_c_g___p_d_d_8h_aaf4a1f11e715ce2b43dc972e7eff6fbc}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Auto\+Trim\+Compare\+Value\+Low\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Auto\+Trim\+Compare\+Value\+Low\+Reg}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Auto\+Trim\+Compare\+Value\+Low\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Auto\+Trim\+Compare\+Value\+Low\+Reg}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Auto\+Trim\+Compare\+Value\+Low\+Reg}{MCG\_PDD\_WriteAutoTrimCompareValueLowReg}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Auto\+Trim\+Compare\+Value\+Low\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_ATCVL\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes the auto trim compare value low register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+A\+T\+C\+VL. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_aaf4a1f11e715ce2b43dc972e7eff6fbc}{MCG\_PDD\_WriteAutoTrimCompareValueLowReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a0b8d9ab820f96d1f2c762fecc4836a53}\label{_m_c_g___p_d_d_8h_a0b8d9ab820f96d1f2c762fecc4836a53}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg}{MCG\_PDD\_WriteControl1Reg}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control1\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C1\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes the control 1 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C1. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a0b8d9ab820f96d1f2c762fecc4836a53}{MCG\_PDD\_WriteControl1Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_abb535c2772e72d4c4c52d81bdc666362}\label{_m_c_g___p_d_d_8h_abb535c2772e72d4c4c52d81bdc666362}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg}{MCG\_PDD\_WriteControl2Reg}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control2\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C2\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes the control 2 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C2. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_abb535c2772e72d4c4c52d81bdc666362}{MCG\_PDD\_WriteControl2Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a64f2f373d44a183b495b750562522388}\label{_m_c_g___p_d_d_8h_a64f2f373d44a183b495b750562522388}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg}{MCG\_PDD\_WriteControl3Reg}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control3\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C3\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes the control 3 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C3. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a64f2f373d44a183b495b750562522388}{MCG\_PDD\_WriteControl3Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_adc191637e57cdae11e0c4227a28192c3}\label{_m_c_g___p_d_d_8h_adc191637e57cdae11e0c4227a28192c3}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control4\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control4\+Reg}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control4\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control4\+Reg}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control4\+Reg}{MCG\_PDD\_WriteControl4Reg}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control4\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C4\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes the control 4 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C4. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_adc191637e57cdae11e0c4227a28192c3}{MCG\_PDD\_WriteControl4Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_ac2a0929b71fd66c28680a56f41ff86ee}\label{_m_c_g___p_d_d_8h_ac2a0929b71fd66c28680a56f41ff86ee}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control5\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control5\+Reg}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control5\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control5\+Reg}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control5\+Reg}{MCG\_PDD\_WriteControl5Reg}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control5\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C5\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes the control 5 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C5. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_ac2a0929b71fd66c28680a56f41ff86ee}{MCG\_PDD\_WriteControl5Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a2ec9e170cdab6e431e4e732f20f02b46}\label{_m_c_g___p_d_d_8h_a2ec9e170cdab6e431e4e732f20f02b46}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control6\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control6\+Reg}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control6\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control6\+Reg}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control6\+Reg}{MCG\_PDD\_WriteControl6Reg}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control6\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C6\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes the control 6 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C6. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a2ec9e170cdab6e431e4e732f20f02b46}{MCG\_PDD\_WriteControl6Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_aaf273c1dedddbfd3df3275046266c7d6}\label{_m_c_g___p_d_d_8h_aaf273c1dedddbfd3df3275046266c7d6}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control7\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control7\+Reg}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control7\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control7\+Reg}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control7\+Reg}{MCG\_PDD\_WriteControl7Reg}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control7\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C7\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes the control 7 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C7. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_aaf273c1dedddbfd3df3275046266c7d6}{MCG\_PDD\_WriteControl7Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a6e8cac96915e9028544724dbb3769396}\label{_m_c_g___p_d_d_8h_a6e8cac96915e9028544724dbb3769396}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control8\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control8\+Reg}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control8\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control8\+Reg}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control8\+Reg}{MCG\_PDD\_WriteControl8Reg}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Control8\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_C8\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes the control 8 register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+C8. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a6e8cac96915e9028544724dbb3769396}{MCG\_PDD\_WriteControl8Reg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_af95eb1921f65ab5b17bc3375b5ae13ce}\label{_m_c_g___p_d_d_8h_af95eb1921f65ab5b17bc3375b5ae13ce}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control\+Reg}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control\+Reg}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control\+Reg}{MCG\_PDD\_WriteStatusControlReg}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Control\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_SC\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes the status and control register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+\+SC. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_af95eb1921f65ab5b17bc3375b5ae13ce}{MCG\_PDD\_WriteStatusControlReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
\mbox{\Hypertarget{_m_c_g___p_d_d_8h_a837737b1faef4abe5294a1259e2b279a}\label{_m_c_g___p_d_d_8h_a837737b1faef4abe5294a1259e2b279a}} 
\index{M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}!M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Reg}}
\index{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Reg@{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Reg}!M\+C\+G\+\_\+\+P\+D\+D.\+h@{M\+C\+G\+\_\+\+P\+D\+D.\+h}}
\subsubsection{\texorpdfstring{M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Reg}{MCG\_PDD\_WriteStatusReg}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+P\+D\+D\+\_\+\+Write\+Status\+Reg(\begin{DoxyParamCaption}\item[{}]{Peripheral\+Base,  }\item[{}]{Value }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
( \(\backslash\)
    MCG\_S\_REG(PeripheralBase) = \(\backslash\)
     (uint8\_t)(Value) \(\backslash\)
  )
\end{DoxyCode}


Writes the status register. 


\begin{DoxyParams}{Parameters}
{\em Peripheral\+Base} & Pointer to a peripheral registers structure (peripheral base address). You can use the constant defined in the registers definition header file ($<$peripheral$>$\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR) or the constant defined in the peripheral initialization component header file ($<$component\+\_\+name$>$\+\_\+\+D\+E\+V\+I\+CE). \\
\hline
{\em Value} & Parameter specifying new register value. This parameter is a 8-\/bit value. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Returns a value of void type. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The macro accesses the following registers\+: M\+C\+G\+\_\+S. 
\end{DoxyRemark}
\begin{DoxyParagraph}{Example\+:}

\begin{DoxyCode}
\hyperlink{_m_c_g___p_d_d_8h_a837737b1faef4abe5294a1259e2b279a}{MCG\_PDD\_WriteStatusReg}(<peripheral>\_BASE\_PTR, 1);
\end{DoxyCode}
 
\end{DoxyParagraph}
