# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2022, SpinalHDL
# This file is distributed under the same license as the SpinalHDL package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDL \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2023-12-01 11:48+0800\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:5
msgid "Axi4"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:8
msgid "Introduction"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:10
msgid "The AXI4 is a high bandwidth bus defined by ARM."
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:13
msgid "Configuration and instanciation"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:15
msgid "First each time you want to create a AXI4 bus, you will need a configuration object. This configuration object is an ``Axi4Config`` and has following arguments :"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:17
msgid "Note : useXXX specify if the bus has XXX signal present."
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:22
msgid "Parameter name"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:23
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:120
msgid "Type"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:24
msgid "Default"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:25
msgid "addressWidth"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:26
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:29
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:32
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:35
msgid "Int"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:28
msgid "dataWidth"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:31
msgid "idWidth"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:34
msgid "userWidth"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:37
msgid "useId"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:38
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:41
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:44
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:47
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:50
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:53
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:56
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:59
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:62
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:65
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:68
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:71
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:74
msgid "Boolean"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:39
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:42
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:45
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:48
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:51
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:54
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:57
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:60
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:63
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:66
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:69
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:72
msgid "true"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:40
msgid "useRegion"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:43
msgid "useBurst"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:46
msgid "useLock"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:49
msgid "useCache"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:52
msgid "useSize"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:55
msgid "useQos"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:58
msgid "useLen"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:61
msgid "useLast"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:64
msgid "useResp"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:67
msgid "useProt"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:70
msgid "useStrb"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:73
msgid "useUser"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:75
msgid "false"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:78
msgid "There is in short how the AXI4 bus is defined in the SpinalHDL library :"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:95
msgid "There is a short example of usage :"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:112
msgid "Variations"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:114
msgid "There is 3 other variation of the Axi4 bus :"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:121
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:142
msgid "Description"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:122
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:153
msgid "Axi4ReadOnly"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:123
msgid "Only AR and R channels are present"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:124
#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:150
msgid "Axi4WriteOnly"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:125
msgid "Only AW, W and B channels are present"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:126
msgid "Axi4Shared"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:0
msgid "This variation is a library initiative."
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:0
msgid "It use 4 channels, W, B ,R and also a new one which is named AWR."
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:0
msgid "The AWR channel can be used to transmit AR and AW transactions. To dissociate them, a signal ``write`` is present."
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:0
msgid "The advantage of this Axi4Shared variation is to use less area, especially in the interconnect."
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:134
msgid "Functions and operators"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:140
msgid "Name"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:141
msgid "Return"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:143
msgid "X >> Y"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:145
msgid "Connect X to Y. Able infer default values as specified in the AXI4 specification, and also to adapt some width in a safe manner."
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:146
msgid "X << Y"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:148
msgid "Do the reverse of the >> operator"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:149
msgid "X.toWriteOnly"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:151
msgid "Return an Axi4WriteOnly bus drive by X"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:152
msgid "X.toReadOnly"
msgstr ""

#: ../../source/SpinalHDL/Libraries/Bus/amba4/axi4.rst:154
msgid "Return an Axi4ReadOnly bus drive by X"
msgstr ""
