#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55b08b7ea450 .scope module, "testbench" "testbench" 2 15;
 .timescale 0 0;
v0x55b08b8092e0_0 .net "bench_apu_cycle_pulse_in", 0 0, L_0x55b08b809d70;  1 drivers
v0x55b08b8093a0_0 .net "bench_clk_in", 0 0, L_0x55b08b809aa0;  1 drivers
v0x55b08b809440_0 .net "bench_cpu_cycle_pulse_in", 0 0, L_0x55b08b809c80;  1 drivers
v0x55b08b8094e0_0 .net "bench_e_pulse_out", 0 0, v0x55b08b808ac0_0;  1 drivers
v0x55b08b809580_0 .net "bench_f_pulse_out", 0 0, v0x55b08b808b80_0;  1 drivers
v0x55b08b809620_0 .net "bench_l_pulse_out", 0 0, v0x55b08b808c40_0;  1 drivers
v0x55b08b8096f0_0 .net "bench_mode_in", 1 0, L_0x55b08b809f20;  1 drivers
L_0x7fc300318018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x55b08b8097c0_0 .net "bench_mode_wr_in", 0 0, L_0x7fc300318018;  1 drivers
v0x55b08b809890_0 .var "bench_reset", 0 0;
v0x55b08b809930_0 .net "bench_rst_in", 0 0, L_0x55b08b809b40;  1 drivers
v0x55b08b809a00_0 .var "indata_array", 0 5;
L_0x55b08b809aa0 .part v0x55b08b809a00_0, 5, 1;
L_0x55b08b809b40 .part v0x55b08b809a00_0, 4, 1;
L_0x55b08b809c80 .part v0x55b08b809a00_0, 3, 1;
L_0x55b08b809d70 .part v0x55b08b809a00_0, 2, 1;
L_0x55b08b809f20 .part v0x55b08b809a00_0, 0, 2;
S_0x55b08b7ea5e0 .scope module, "inst" "apu_frame_counter" 2 49, 3 1 0, S_0x55b08b7ea450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 1 "cpu_cycle_pulse_in";
    .port_info 3 /INPUT 1 "apu_cycle_pulse_in";
    .port_info 4 /INPUT 2 "mode_in";
    .port_info 5 /INPUT 1 "mode_wr_in";
    .port_info 6 /OUTPUT 1 "e_pulse_out";
    .port_info 7 /OUTPUT 1 "l_pulse_out";
    .port_info 8 /OUTPUT 1 "f_pulse_out";
v0x55b08b7d7c70_0 .net "apu_cycle_pulse_in", 0 0, L_0x55b08b809d70;  alias, 1 drivers
v0x55b08b7d7d10_0 .net "clk_in", 0 0, L_0x55b08b809aa0;  alias, 1 drivers
v0x55b08b808770_0 .net "cpu_cycle_pulse_in", 0 0, L_0x55b08b809c80;  alias, 1 drivers
v0x55b08b808810_0 .var "d_apu_cycle_cnt", 14 0;
v0x55b08b8088f0_0 .var "d_irq_inhibit", 0 0;
v0x55b08b808a00_0 .var "d_seq_mode", 0 0;
v0x55b08b808ac0_0 .var "e_pulse_out", 0 0;
v0x55b08b808b80_0 .var "f_pulse_out", 0 0;
v0x55b08b808c40_0 .var "l_pulse_out", 0 0;
v0x55b08b808d00_0 .net "mode_in", 1 0, L_0x55b08b809f20;  alias, 1 drivers
v0x55b08b808de0_0 .net "mode_wr_in", 0 0, L_0x7fc300318018;  alias, 1 drivers
v0x55b08b808ea0_0 .var "q_apu_cycle_cnt", 14 0;
v0x55b08b808f80_0 .var "q_irq_inhibit", 0 0;
v0x55b08b809040_0 .var "q_seq_mode", 0 0;
v0x55b08b809100_0 .net "rst_in", 0 0, L_0x55b08b809b40;  alias, 1 drivers
E_0x55b08b7e4030/0 .event edge, v0x55b08b808ea0_0, v0x55b08b808de0_0, v0x55b08b808d00_0, v0x55b08b809040_0;
E_0x55b08b7e4030/1 .event edge, v0x55b08b808f80_0, v0x55b08b7d7c70_0, v0x55b08b808770_0;
E_0x55b08b7e4030 .event/or E_0x55b08b7e4030/0, E_0x55b08b7e4030/1;
E_0x55b08b7d2380 .event posedge, v0x55b08b7d7d10_0;
    .scope S_0x55b08b7ea5e0;
T_0 ;
    %wait E_0x55b08b7d2380;
    %load/vec4 v0x55b08b809100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x55b08b808ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b08b809040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55b08b808f80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55b08b808810_0;
    %assign/vec4 v0x55b08b808ea0_0, 0;
    %load/vec4 v0x55b08b808a00_0;
    %assign/vec4 v0x55b08b809040_0, 0;
    %load/vec4 v0x55b08b8088f0_0;
    %assign/vec4 v0x55b08b808f80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55b08b7ea5e0;
T_1 ;
    %wait E_0x55b08b7e4030;
    %load/vec4 v0x55b08b808ea0_0;
    %store/vec4 v0x55b08b808810_0, 0, 15;
    %load/vec4 v0x55b08b808de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.0, 8;
    %load/vec4 v0x55b08b808d00_0;
    %parti/s 1, 1, 2;
    %jmp/1 T_1.1, 8;
T_1.0 ; End of true expr.
    %load/vec4 v0x55b08b809040_0;
    %jmp/0 T_1.1, 8;
 ; End of false expr.
    %blend;
T_1.1;
    %store/vec4 v0x55b08b808a00_0, 0, 1;
    %load/vec4 v0x55b08b808de0_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v0x55b08b808d00_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v0x55b08b808f80_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %store/vec4 v0x55b08b8088f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b08b808ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b08b808c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b08b808b80_0, 0, 1;
    %load/vec4 v0x55b08b7d7c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55b08b808ea0_0;
    %addi 1, 0, 15;
    %store/vec4 v0x55b08b808810_0, 0, 15;
    %load/vec4 v0x55b08b808ea0_0;
    %cmpi/e 3728, 0, 15;
    %flag_mov 8, 4;
    %load/vec4 v0x55b08b808ea0_0;
    %cmpi/e 11185, 0, 15;
    %flag_or 4, 8;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b08b808ac0_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x55b08b808ea0_0;
    %cmpi/e 7456, 0, 15;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b08b808ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b08b808c40_0, 0, 1;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0x55b08b809040_0;
    %nor/r;
    %load/vec4 v0x55b08b808ea0_0;
    %pushi/vec4 14914, 0, 15;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b08b808ac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b08b808c40_0, 0, 1;
    %load/vec4 v0x55b08b808f80_0;
    %inv;
    %store/vec4 v0x55b08b808b80_0, 0, 1;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0x55b08b808810_0, 0, 15;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0x55b08b808ea0_0;
    %cmpi/e 18640, 0, 15;
    %jmp/0xz  T_1.12, 4;
    %load/vec4 v0x55b08b809040_0;
    %store/vec4 v0x55b08b808ac0_0, 0, 1;
    %load/vec4 v0x55b08b809040_0;
    %store/vec4 v0x55b08b808c40_0, 0, 1;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v0x55b08b808810_0, 0, 15;
T_1.12 ;
T_1.11 ;
T_1.9 ;
T_1.7 ;
T_1.4 ;
    %load/vec4 v0x55b08b808770_0;
    %load/vec4 v0x55b08b808de0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 18640, 0, 15;
    %store/vec4 v0x55b08b808810_0, 0, 15;
T_1.14 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55b08b7ea450;
T_2 ;
    %vpi_call 2 39 "$dumpfile", "36.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x55b08b7ea450 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b08b809890_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55b08b7ea450;
T_3 ;
    %delay 5, 0;
    %vpi_func 2 46 "$random" 32 {0 0 0};
    %pad/s 6;
    %store/vec4 v0x55b08b809a00_0, 0, 6;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55b08b7ea450;
T_4 ;
    %vpi_call 2 63 "$monitor", $time, " bench_reset = %b, clk_in = %b , rst_in = %b , cpu_cycle_pulse_in = %b , apu_cycle_pulse_in = %b , mode_in = %b , mode_wr_in = %b , e_pulse_out = %b , l_pulse_out = %b , f_pulse_out = %b  ", v0x55b08b809890_0, v0x55b08b8093a0_0, v0x55b08b809930_0, v0x55b08b809440_0, v0x55b08b8092e0_0, v0x55b08b8096f0_0, v0x55b08b8097c0_0, v0x55b08b8094e0_0, v0x55b08b809620_0, v0x55b08b809580_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55b08b7ea450;
T_5 ;
    %delay 199, 0;
    %vpi_call 2 69 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "wavedrom_dataset/testbenches/36_tb.v";
    "wavedrom_dataset/verilog_modules/45.v";
