/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [13:0] _01_;
  reg [25:0] _02_;
  wire [33:0] celloutsig_0_0z;
  wire celloutsig_0_14z;
  wire [3:0] celloutsig_0_1z;
  wire [26:0] celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire [10:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire [6:0] celloutsig_1_16z;
  wire [5:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [13:0] _03_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _03_ <= 14'h0000;
    else _03_ <= { in_data[84:72], celloutsig_0_7z };
  assign { _01_[13:11], _00_, _01_[9:0] } = _03_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _02_ <= 26'h0000000;
    else _02_ <= { in_data[23:3], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_15z = { celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_3z } & { celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_8z };
  assign celloutsig_1_10z = { celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_7z } == { in_data[157], celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_1_0z = in_data[181:168] >= in_data[147:134];
  assign celloutsig_0_3z = { celloutsig_0_0z[23:14], celloutsig_0_2z, celloutsig_0_1z } >= celloutsig_0_0z[30:16];
  assign celloutsig_1_1z = { in_data[105:101], celloutsig_1_0z, celloutsig_1_0z } >= { in_data[153:148], celloutsig_1_0z };
  assign celloutsig_0_14z = { in_data[67:58], celloutsig_0_7z, celloutsig_0_2z } >= { celloutsig_0_8z[6:1], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_5z };
  assign celloutsig_1_2z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } <= in_data[178:175];
  assign celloutsig_1_3z = in_data[153:144] <= { in_data[116:108], celloutsig_1_2z };
  assign celloutsig_1_6z = { in_data[130:117], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_2z } <= in_data[174:155];
  assign celloutsig_1_8z = { in_data[151], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z } <= { in_data[122:107], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_12z[4], celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_11z, celloutsig_1_3z } <= { celloutsig_1_15z[2:1], celloutsig_1_15z };
  assign celloutsig_0_5z = celloutsig_0_4z[7:0] <= { celloutsig_0_4z[8:5], celloutsig_0_1z };
  assign celloutsig_0_35z = _02_[19:4] < { celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_13z = { celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_12z } < { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_4z };
  assign celloutsig_0_7z = { celloutsig_0_6z[6:0], celloutsig_0_3z } < celloutsig_0_4z[8:1];
  assign celloutsig_0_0z = in_data[33:0] % { 1'h1, in_data[65:33] };
  assign celloutsig_0_20z = celloutsig_0_0z[31:5] * { celloutsig_0_6z, _01_[13:11], _00_, _01_[9:0] };
  assign celloutsig_0_34z = - { celloutsig_0_20z[23:14], celloutsig_0_14z };
  assign celloutsig_0_6z = - in_data[32:20];
  assign celloutsig_0_8z = ~ { celloutsig_0_0z[15:12], celloutsig_0_4z };
  assign celloutsig_1_4z = & in_data[171:157];
  assign celloutsig_1_5z = & { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[171:157] };
  assign celloutsig_1_7z = & in_data[111:108];
  assign celloutsig_1_9z = & { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[171:157], in_data[130:127], in_data[111:108] };
  assign celloutsig_1_14z = & { celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[171:157], in_data[111:108] };
  assign celloutsig_1_19z = & { celloutsig_1_17z[3:1], celloutsig_1_13z };
  assign celloutsig_1_11z = celloutsig_1_10z & celloutsig_1_9z;
  assign celloutsig_0_4z = { celloutsig_0_0z[15:8], celloutsig_0_2z } >> celloutsig_0_0z[16:8];
  assign celloutsig_0_9z = { celloutsig_0_4z[2:1], celloutsig_0_3z } >> celloutsig_0_6z[11:9];
  assign celloutsig_1_12z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_8z } >> { celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_16z = { celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z } >> { in_data[109], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_4z };
  assign celloutsig_1_17z = { celloutsig_1_12z[5:1], celloutsig_1_9z } >> { celloutsig_1_16z[1], celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_14z };
  assign celloutsig_0_1z = in_data[23:20] >> celloutsig_0_0z[24:21];
  assign celloutsig_0_2z = ~((celloutsig_0_0z[28] & celloutsig_0_0z[1]) | celloutsig_0_0z[4]);
  assign _01_[10] = _00_;
  assign { out_data[128], out_data[96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_34z, celloutsig_0_35z };
endmodule
