Analysis & Synthesis report for lil_procy
Thu Apr 25 19:32:23 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (No Restructuring Performed)
 17. Source assignments for dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|altsyncram_lvh2:altsyncram1
 18. Source assignments for dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|altsyncram_lvh2:altsyncram1|altsyncram_djc2:altsyncram3
 19. Parameter Settings for User Entity Instance: pll:inst16|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: pcsrc_mux:inst2|lpm_mux:LPM_MUX_component
 21. Parameter Settings for User Entity Instance: inc_pc:inst4|parallel_add:parallel_add_component
 22. Parameter Settings for User Entity Instance: alu_block:inst24|mult_sel:inst4|lpm_mux:LPM_MUX_component
 23. Parameter Settings for User Entity Instance: alu_block:inst24|alu_mux:inst|lpm_mux:LPM_MUX_component
 24. Parameter Settings for User Entity Instance: alu_block:inst24|addsub:inst2|lpm_add_sub:LPM_ADD_SUB_component
 25. Parameter Settings for User Entity Instance: alu_block:inst24|alushift:inst1|lpm_clshift:LPM_CLSHIFT_component
 26. Parameter Settings for User Entity Instance: alu_block:inst24|plsmult:inst8|lpm_mult:lpm_mult_component
 27. Parameter Settings for User Entity Instance: data_b_mux:inst23|lpm_mux:LPM_MUX_component
 28. Parameter Settings for User Entity Instance: wb_mux:inst15|lpm_mux:LPM_MUX_component
 29. Parameter Settings for User Entity Instance: dmem:inst14|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: data_a_mux:inst22|lpm_mux:LPM_MUX_component
 31. Parameter Settings for User Entity Instance: a_sel:inst11|lpm_mux:LPM_MUX_component
 32. Parameter Settings for User Entity Instance: b_mux:inst10|lpm_mux:LPM_MUX_component
 33. altpll Parameter Settings by Entity Instance
 34. lpm_mult Parameter Settings by Entity Instance
 35. altsyncram Parameter Settings by Entity Instance
 36. In-System Memory Content Editor Settings
 37. Elapsed Time Per Partition
 38. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 25 19:32:23 2019            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; lil_procy                                        ;
; Top-level Entity Name              ; lil_procy                                        ;
; Family                             ; Cyclone II                                       ;
; Total logic elements               ; 796                                              ;
;     Total combinational functions  ; 712                                              ;
;     Dedicated logic registers      ; 373                                              ;
; Total registers                    ; 373                                              ;
; Total pins                         ; 1                                                ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 16,384                                           ;
; Embedded Multiplier 9-bit elements ; 0                                                ;
; Total PLLs                         ; 1                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; lil_procy          ; lil_procy          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Restructure Multiplexers                                                   ; Off                ; Auto               ;
; Remove Redundant Logic Cells                                               ; On                 ; Off                ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On                 ; Off                ;
; Auto Shift Register Replacement                                            ; Always             ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Always             ; Auto               ;
; Allow Any RAM Size For Recognition                                         ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                                         ; On                 ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; On                 ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+----------------------+--------------------------+
; Name                 ; Setting                  ;
+----------------------+--------------------------+
; CYCLONEII_SAFE_WRITE ; RESTRUCTURE              ;
+----------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                                ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------------+---------+
; instruction_mem.v                ; yes             ; User Verilog HDL File                    ; U:/Backup/single_cyc/instruction_mem.v                                    ;         ;
; lil_procy.bdf                    ; yes             ; User Block Diagram/Schematic File        ; U:/Backup/single_cyc/lil_procy.bdf                                        ;         ;
; pcsrc_mux.v                      ; yes             ; User Wizard-Generated File               ; U:/Backup/single_cyc/pcsrc_mux.v                                          ;         ;
; inc_pc.v                         ; yes             ; User Wizard-Generated File               ; U:/Backup/single_cyc/inc_pc.v                                             ;         ;
; pc.v                             ; yes             ; User Verilog HDL File                    ; U:/Backup/single_cyc/pc.v                                                 ;         ;
; registers.v                      ; yes             ; User Verilog HDL File                    ; U:/Backup/single_cyc/registers.v                                          ;         ;
; id.v                             ; yes             ; User Verilog HDL File                    ; U:/Backup/single_cyc/id.v                                                 ;         ;
; control.v                        ; yes             ; User Verilog HDL File                    ; U:/Backup/single_cyc/control.v                                            ;         ;
; imm_gen.v                        ; yes             ; User Verilog HDL File                    ; U:/Backup/single_cyc/imm_gen.v                                            ;         ;
; b_mux.v                          ; yes             ; User Wizard-Generated File               ; U:/Backup/single_cyc/b_mux.v                                              ;         ;
; a_sel.v                          ; yes             ; User Wizard-Generated File               ; U:/Backup/single_cyc/a_sel.v                                              ;         ;
; lil_procy_ram.mif                ; yes             ; User Memory Initialization File          ; U:/Backup/single_cyc/lil_procy_ram.mif                                    ;         ;
; dmem.v                           ; yes             ; User Wizard-Generated File               ; U:/Backup/single_cyc/dmem.v                                               ;         ;
; wb_mux.v                         ; yes             ; User Wizard-Generated File               ; U:/Backup/single_cyc/wb_mux.v                                             ;         ;
; add_four.v                       ; yes             ; User Verilog HDL File                    ; U:/Backup/single_cyc/add_four.v                                           ;         ;
; branch_comp.v                    ; yes             ; User Verilog HDL File                    ; U:/Backup/single_cyc/branch_comp.v                                        ;         ;
; get_addr.v                       ; yes             ; User Verilog HDL File                    ; U:/Backup/single_cyc/get_addr.v                                           ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File               ; U:/Backup/single_cyc/pll.v                                                ;         ;
; exmem_reg.v                      ; yes             ; User Verilog HDL File                    ; U:/Backup/single_cyc/exmem_reg.v                                          ;         ;
; forwarding.v                     ; yes             ; User Verilog HDL File                    ; U:/Backup/single_cyc/forwarding.v                                         ;         ;
; data_a_mux.v                     ; yes             ; User Wizard-Generated File               ; U:/Backup/single_cyc/data_a_mux.v                                         ;         ;
; data_b_mux.v                     ; yes             ; User Wizard-Generated File               ; U:/Backup/single_cyc/data_b_mux.v                                         ;         ;
; hazard_detect.v                  ; yes             ; User Verilog HDL File                    ; U:/Backup/single_cyc/hazard_detect.v                                      ;         ;
; altpll.tdf                       ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf             ;         ;
; muxlut.inc                       ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc              ;         ;
; bypassff.inc                     ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mux_boc.tdf                   ; yes             ; Auto-Generated Megafunction              ; U:/Backup/single_cyc/db/mux_boc.tdf                                       ;         ;
; parallel_add.tdf                 ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/parallel_add.tdf        ;         ;
; pcpa_add.inc                     ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/pcpa_add.inc            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; db/par_add_mje.tdf               ; yes             ; Auto-Generated Megafunction              ; U:/Backup/single_cyc/db/par_add_mje.tdf                                   ;         ;
; alu_block.bdf                    ; yes             ; Auto-Found Block Diagram/Schematic File  ; U:/Backup/single_cyc/alu_block.bdf                                        ;         ;
; mult_sel.v                       ; yes             ; Auto-Found Wizard-Generated File         ; U:/Backup/single_cyc/mult_sel.v                                           ;         ;
; db/mux_9oc.tdf                   ; yes             ; Auto-Generated Megafunction              ; U:/Backup/single_cyc/db/mux_9oc.tdf                                       ;         ;
; alu_mux.v                        ; yes             ; Auto-Found Wizard-Generated File         ; U:/Backup/single_cyc/alu_mux.v                                            ;         ;
; db/mux_coc.tdf                   ; yes             ; Auto-Generated Megafunction              ; U:/Backup/single_cyc/db/mux_coc.tdf                                       ;         ;
; addsub.v                         ; yes             ; Auto-Found Wizard-Generated File         ; U:/Backup/single_cyc/addsub.v                                             ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_lcg.tdf               ; yes             ; Auto-Generated Megafunction              ; U:/Backup/single_cyc/db/add_sub_lcg.tdf                                   ;         ;
; mini_alu.v                       ; yes             ; Auto-Found Verilog HDL File              ; U:/Backup/single_cyc/mini_alu.v                                           ;         ;
; alushift.v                       ; yes             ; Auto-Found Wizard-Generated File         ; U:/Backup/single_cyc/alushift.v                                           ;         ;
; lpm_clshift.tdf                  ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_clshift.tdf         ;         ;
; db/lpm_clshift_ukb.tdf           ; yes             ; Auto-Generated Megafunction              ; U:/Backup/single_cyc/db/lpm_clshift_ukb.tdf                               ;         ;
; get_shift.v                      ; yes             ; Auto-Found Verilog HDL File              ; U:/Backup/single_cyc/get_shift.v                                          ;         ;
; get_result.v                     ; yes             ; Auto-Found Verilog HDL File              ; U:/Backup/single_cyc/get_result.v                                         ;         ;
; plsmult.v                        ; yes             ; Auto-Found Wizard-Generated File         ; U:/Backup/single_cyc/plsmult.v                                            ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; db/mult_knq.tdf                  ; yes             ; Auto-Generated Megafunction              ; U:/Backup/single_cyc/db/mult_knq.tdf                                      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                             ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_fcm1.tdf           ; yes             ; Auto-Generated Megafunction              ; U:/Backup/single_cyc/db/altsyncram_fcm1.tdf                               ;         ;
; db/altsyncram_lvh2.tdf           ; yes             ; Auto-Generated Megafunction              ; U:/Backup/single_cyc/db/altsyncram_lvh2.tdf                               ;         ;
; db/altsyncram_djc2.tdf           ; yes             ; Auto-Generated Megafunction              ; U:/Backup/single_cyc/db/altsyncram_djc2.tdf                               ;         ;
; db/decode_1oa.tdf                ; yes             ; Auto-Generated Megafunction              ; U:/Backup/single_cyc/db/decode_1oa.tdf                                    ;         ;
; db/mux_ujb.tdf                   ; yes             ; Auto-Generated Megafunction              ; U:/Backup/single_cyc/db/mux_ujb.tdf                                       ;         ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction                   ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd     ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction                   ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd          ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction                   ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd             ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction                   ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd        ;         ;
+----------------------------------+-----------------+------------------------------------------+---------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                            ;
+---------------------------------------------+------------------------------------------+
; Resource                                    ; Usage                                    ;
+---------------------------------------------+------------------------------------------+
; Estimated Total logic elements              ; 796                                      ;
;                                             ;                                          ;
; Total combinational functions               ; 712                                      ;
; Logic element usage by number of LUT inputs ;                                          ;
;     -- 4 input functions                    ; 272                                      ;
;     -- 3 input functions                    ; 275                                      ;
;     -- <=2 input functions                  ; 165                                      ;
;                                             ;                                          ;
; Logic elements by mode                      ;                                          ;
;     -- normal mode                          ; 598                                      ;
;     -- arithmetic mode                      ; 114                                      ;
;                                             ;                                          ;
; Total registers                             ; 373                                      ;
;     -- Dedicated logic registers            ; 373                                      ;
;     -- I/O registers                        ; 0                                        ;
;                                             ;                                          ;
; I/O pins                                    ; 1                                        ;
; Total memory bits                           ; 16384                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                        ;
; Total PLLs                                  ; 1                                        ;
;     -- PLLs                                 ; 1                                        ;
;                                             ;                                          ;
; Maximum fan-out node                        ; pll:inst16|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 295                                      ;
; Total fan-out                               ; 4738                                     ;
; Average fan-out                             ; 4.10                                     ;
+---------------------------------------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                ; Library Name ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |lil_procy                                                          ; 712 (1)           ; 373 (0)      ; 16384       ; 0            ; 0       ; 0         ; 1    ; 0            ; |lil_procy                                                                                                                                                         ; work         ;
;    |a_sel:inst11|                                                   ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|a_sel:inst11                                                                                                                                            ; work         ;
;       |lpm_mux:LPM_MUX_component|                                   ; 123 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|a_sel:inst11|lpm_mux:LPM_MUX_component                                                                                                                  ; work         ;
;          |mux_9oc:auto_generated|                                   ; 123 (123)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|a_sel:inst11|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated                                                                                           ; work         ;
;    |alu_block:inst24|                                               ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|alu_block:inst24                                                                                                                                        ; work         ;
;       |addsub:inst2|                                                ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|alu_block:inst24|addsub:inst2                                                                                                                           ; work         ;
;          |lpm_add_sub:LPM_ADD_SUB_component|                        ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|alu_block:inst24|addsub:inst2|lpm_add_sub:LPM_ADD_SUB_component                                                                                         ; work         ;
;             |add_sub_lcg:auto_generated|                            ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|alu_block:inst24|addsub:inst2|lpm_add_sub:LPM_ADD_SUB_component|add_sub_lcg:auto_generated                                                              ; work         ;
;    |b_mux:inst10|                                                   ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|b_mux:inst10                                                                                                                                            ; work         ;
;       |lpm_mux:LPM_MUX_component|                                   ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|b_mux:inst10|lpm_mux:LPM_MUX_component                                                                                                                  ; work         ;
;          |mux_9oc:auto_generated|                                   ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|b_mux:inst10|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated                                                                                           ; work         ;
;    |control:inst8|                                                  ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|control:inst8                                                                                                                                           ; work         ;
;    |data_b_mux:inst23|                                              ; 131 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|data_b_mux:inst23                                                                                                                                       ; work         ;
;       |lpm_mux:LPM_MUX_component|                                   ; 131 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|data_b_mux:inst23|lpm_mux:LPM_MUX_component                                                                                                             ; work         ;
;          |mux_9oc:auto_generated|                                   ; 131 (131)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|data_b_mux:inst23|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated                                                                                      ; work         ;
;    |dmem:inst14|                                                    ; 118 (0)           ; 62 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|dmem:inst14                                                                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|                             ; 118 (0)           ; 62 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|dmem:inst14|altsyncram:altsyncram_component                                                                                                             ; work         ;
;          |altsyncram_fcm1:auto_generated|                           ; 118 (0)           ; 62 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated                                                                              ; work         ;
;             |altsyncram_lvh2:altsyncram1|                           ; 2 (0)             ; 1 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|altsyncram_lvh2:altsyncram1                                                  ; work         ;
;                |altsyncram_djc2:altsyncram3|                        ; 2 (0)             ; 1 (1)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|altsyncram_lvh2:altsyncram1|altsyncram_djc2:altsyncram3                      ; work         ;
;                   |decode_1oa:decode6|                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|altsyncram_lvh2:altsyncram1|altsyncram_djc2:altsyncram3|decode_1oa:decode6   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                             ; 116 (92)          ; 61 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;    |exmem_reg:inst1|                                                ; 0 (0)             ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|exmem_reg:inst1                                                                                                                                         ; work         ;
;    |forwarding:inst3|                                               ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|forwarding:inst3                                                                                                                                        ; work         ;
;    |hazard_detect:inst20|                                           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|hazard_detect:inst20                                                                                                                                    ; work         ;
;    |instruction_mem:inst|                                           ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|instruction_mem:inst                                                                                                                                    ; work         ;
;    |pc:inst5|                                                       ; 31 (31)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|pc:inst5                                                                                                                                                ; work         ;
;    |pll:inst16|                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|pll:inst16                                                                                                                                              ; work         ;
;       |altpll:altpll_component|                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|pll:inst16|altpll:altpll_component                                                                                                                      ; work         ;
;    |registers:inst6|                                                ; 45 (45)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|registers:inst6                                                                                                                                         ; work         ;
;    |sld_hub:auto_hub|                                               ; 125 (13)          ; 80 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|sld_hub:auto_hub                                                                                                                                        ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                ; 112 (70)          ; 80 (52)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                           ; work         ;
;          |sld_rom_sr:hub_info_reg|                                  ; 25 (25)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                   ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                 ; work         ;
;    |wb_mux:inst15|                                                  ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|wb_mux:inst15                                                                                                                                           ; work         ;
;       |lpm_mux:LPM_MUX_component|                                   ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|wb_mux:inst15|lpm_mux:LPM_MUX_component                                                                                                                 ; work         ;
;          |mux_boc:auto_generated|                                   ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lil_procy|wb_mux:inst15|lpm_mux:LPM_MUX_component|mux_boc:auto_generated                                                                                          ; work         ;
+---------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------+
; Name                                                                                                                                          ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------+
; dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|altsyncram_lvh2:altsyncram1|altsyncram_djc2:altsyncram3|ALTSYNCRAM ; M4K  ; True Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; lil_procy_ram.mif ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                          ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                            ; IP Include File                   ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------------------------+
; Altera ; LPM_MUX      ; 13.0    ; N/A          ; N/A          ; |lil_procy|pcsrc_mux:inst2                 ; U:/Backup/single_cyc/pcsrc_mux.v  ;
; Altera ; PARALLEL_ADD ; 13.0    ; N/A          ; N/A          ; |lil_procy|inc_pc:inst4                    ; U:/Backup/single_cyc/inc_pc.v     ;
; Altera ; LPM_MUX      ; 13.0    ; N/A          ; N/A          ; |lil_procy|b_mux:inst10                    ; U:/Backup/single_cyc/b_mux.v      ;
; Altera ; LPM_MUX      ; 13.0    ; N/A          ; N/A          ; |lil_procy|a_sel:inst11                    ; U:/Backup/single_cyc/a_sel.v      ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |lil_procy|dmem:inst14                     ; U:/Backup/single_cyc/dmem.v       ;
; Altera ; LPM_MUX      ; 13.0    ; N/A          ; N/A          ; |lil_procy|wb_mux:inst15                   ; U:/Backup/single_cyc/wb_mux.v     ;
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |lil_procy|pll:inst16                      ; U:/Backup/single_cyc/pll.v        ;
; Altera ; LPM_MUX      ; 13.0    ; N/A          ; N/A          ; |lil_procy|data_a_mux:inst22               ; U:/Backup/single_cyc/data_a_mux.v ;
; Altera ; LPM_MUX      ; 13.0    ; N/A          ; N/A          ; |lil_procy|data_b_mux:inst23               ; U:/Backup/single_cyc/data_b_mux.v ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |lil_procy|alu_block:inst24|alu_mux:inst   ; U:/Backup/single_cyc/alu_mux.v    ;
; Altera ; LPM_CLSHIFT  ; N/A     ; N/A          ; N/A          ; |lil_procy|alu_block:inst24|alushift:inst1 ; U:/Backup/single_cyc/alushift.v   ;
; Altera ; LPM_ADD_SUB  ; N/A     ; N/A          ; N/A          ; |lil_procy|alu_block:inst24|addsub:inst2   ; U:/Backup/single_cyc/addsub.v     ;
; Altera ; LPM_MUX      ; N/A     ; N/A          ; N/A          ; |lil_procy|alu_block:inst24|mult_sel:inst4 ; U:/Backup/single_cyc/mult_sel.v   ;
; Altera ; LPM_MULT     ; N/A     ; N/A          ; N/A          ; |lil_procy|alu_block:inst24|plsmult:inst8  ; U:/Backup/single_cyc/plsmult.v    ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; control:inst8|pc_src[0]                            ; VCC                 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; Register name                                                                                                                                       ; Reason for Removal                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+
; dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|altsyncram_lvh2:altsyncram1|altsyncram_djc2:altsyncram3|address_reg_a[0] ; Stuck at GND due to stuck port data_in      ;
; exmem_reg:inst1|dst_out[4]                                                                                                                          ; Merged with exmem_reg:inst1|dst_out[3]      ;
; exmem_reg:inst1|dst_out[3]                                                                                                                          ; Stuck at GND due to stuck port data_in      ;
; exmem_reg:inst1|wbselect_out[1]                                                                                                                     ; Stuck at GND due to stuck port data_in      ;
; registers:inst6|regs[8][0]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][1]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][2]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][3]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][4]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][5]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][6]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][7]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][8]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][9]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][10]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][11]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][12]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][13]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][14]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][15]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][16]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][17]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][18]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][19]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][20]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][21]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][22]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][23]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][24]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][25]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][26]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][27]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][28]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][29]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][30]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[8][31]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][0]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][1]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][2]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][3]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][4]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][5]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][6]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][7]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][8]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][9]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][10]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][11]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][12]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][13]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][14]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][15]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][16]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][17]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][18]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][19]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][20]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][21]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][22]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][23]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][24]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][25]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][26]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][27]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][28]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][29]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][30]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[9][31]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][0]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][1]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][2]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][3]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][4]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][5]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][6]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][7]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][8]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][9]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][10]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][11]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][12]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][13]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][14]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][15]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][16]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][17]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][18]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][19]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][20]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][21]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][22]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][23]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][24]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][25]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][26]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][27]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][28]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][29]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][30]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[10][31]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][0]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][1]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][2]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][3]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][4]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][5]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][6]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][7]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][8]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][9]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][10]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][11]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][12]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][13]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][14]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][15]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][16]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][17]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][18]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][19]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][20]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][21]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][22]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][23]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][24]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][25]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][26]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][27]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][28]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][29]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][30]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[11][31]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][0]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][1]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][2]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][3]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][4]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][5]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][6]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][7]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][8]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][9]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][10]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][11]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][12]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][13]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][14]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][15]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][16]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][17]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][18]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][19]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][20]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][21]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][22]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][23]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][24]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][25]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][26]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][27]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][28]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][29]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][30]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[12][31]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][0]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][1]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][2]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][3]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][4]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][5]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][6]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][7]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][8]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][9]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][10]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][11]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][12]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][13]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][14]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][15]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][16]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][17]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][18]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][19]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][20]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][21]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][22]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][23]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][24]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][25]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][26]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][27]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][28]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][29]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][30]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[13][31]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][0]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][1]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][2]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][3]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][4]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][5]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][6]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][7]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][8]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][9]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][10]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][11]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][12]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][13]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][14]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][15]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][16]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][17]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][18]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][19]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][20]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][21]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][22]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][23]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][24]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][25]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][26]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][27]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][28]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][29]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][30]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[14][31]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][0]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][1]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][2]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][3]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][4]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][5]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][6]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][7]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][8]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][9]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][10]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][11]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][12]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][13]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][14]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][15]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][16]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][17]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][18]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][19]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][20]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][21]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][22]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][23]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][24]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][25]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][26]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][27]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][28]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][29]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][30]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[15][31]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][0]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][1]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][2]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][3]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][4]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][5]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][6]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][7]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][8]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][9]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][10]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][11]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][12]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][13]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][14]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][15]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][16]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][17]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][18]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][19]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][20]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][21]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][22]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][23]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][24]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][25]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][26]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][27]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][28]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][29]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][30]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[16][31]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][0]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][1]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][2]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][3]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][4]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][5]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][6]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][7]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][8]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][9]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][10]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][11]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][12]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][13]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][14]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][15]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][16]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][17]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][18]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][19]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][20]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][21]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][22]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][23]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][24]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][25]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][26]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][27]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][28]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][29]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][30]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[17][31]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][0]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][1]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][2]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][3]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][4]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][5]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][6]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][7]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][8]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][9]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][10]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][11]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][12]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][13]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][14]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][15]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][16]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][17]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][18]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][19]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][20]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][21]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][22]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][23]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][24]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][25]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][26]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][27]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][28]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][29]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][30]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[18][31]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][0]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][1]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][2]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][3]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][4]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][5]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][6]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][7]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][8]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][9]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][10]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][11]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][12]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][13]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][14]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][15]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][16]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][17]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][18]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][19]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][20]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][21]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][22]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][23]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][24]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][25]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][26]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][27]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][28]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][29]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][30]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[19][31]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][0]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][1]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][2]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][3]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][4]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][5]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][6]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][7]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][8]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][9]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][10]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][11]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][12]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][13]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][14]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][15]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][16]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][17]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][18]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][19]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][20]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][21]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][22]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][23]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][24]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][25]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][26]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][27]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][28]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][29]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][30]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[20][31]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][0]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][1]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][2]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][3]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][4]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][5]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][6]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][7]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][8]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][9]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][10]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][11]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][12]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][13]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][14]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][15]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][16]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][17]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][18]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][19]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][20]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][21]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][22]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][23]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][24]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][25]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][26]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][27]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][28]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][29]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][30]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[21][31]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][0]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][1]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][2]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][3]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][4]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][5]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][6]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][7]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][8]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][9]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][10]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][11]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][12]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][13]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][14]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][15]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][16]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][17]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][18]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][19]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][20]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][21]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][22]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][23]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][24]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][25]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][26]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][27]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][28]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][29]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][30]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[22][31]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][0]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][1]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][2]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][3]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][4]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][5]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][6]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][7]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][8]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][9]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][10]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][11]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][12]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][13]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][14]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][15]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][16]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][17]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][18]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][19]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][20]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][21]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][22]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][23]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][24]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][25]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][26]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][27]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][28]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][29]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][30]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[23][31]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][0]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][1]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][2]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][3]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][4]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][5]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][6]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][7]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][8]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][9]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][10]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][11]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][12]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][13]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][14]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][15]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][16]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][17]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][18]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][19]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][20]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][21]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][22]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][23]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][24]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][25]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][26]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][27]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][28]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][29]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][30]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[24][31]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][0]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][1]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][2]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][3]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][4]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][5]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][6]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][7]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][8]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][9]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][10]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][11]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][12]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][13]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][14]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][15]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][16]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][17]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][18]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][19]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][20]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][21]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][22]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][23]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][24]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][25]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][26]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][27]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][28]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][29]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][30]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[25][31]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][0]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][1]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][2]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][3]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][4]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][5]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][6]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][7]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][8]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][9]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][10]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][11]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][12]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][13]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][14]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][15]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][16]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][17]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][18]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][19]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][20]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][21]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][22]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][23]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][24]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][25]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][26]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][27]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][28]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][29]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][30]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[26][31]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][0]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][1]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][2]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][3]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][4]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][5]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][6]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][7]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][8]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][9]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][10]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][11]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][12]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][13]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][14]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][15]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][16]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][17]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][18]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][19]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][20]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][21]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][22]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][23]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][24]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][25]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][26]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][27]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][28]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][29]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][30]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[27][31]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][0]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][1]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][2]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][3]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][4]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][5]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][6]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][7]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][8]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][9]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][10]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][11]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][12]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][13]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][14]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][15]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][16]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][17]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][18]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][19]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][20]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][21]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][22]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][23]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][24]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][25]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][26]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][27]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][28]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][29]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][30]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[28][31]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][0]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][1]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][2]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][3]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][4]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][5]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][6]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][7]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][8]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][9]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][10]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][11]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][12]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][13]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][14]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][15]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][16]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][17]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][18]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][19]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][20]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][21]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][22]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][23]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][24]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][25]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][26]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][27]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][28]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][29]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][30]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[29][31]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][0]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][1]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][2]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][3]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][4]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][5]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][6]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][7]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][8]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][9]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][10]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][11]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][12]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][13]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][14]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][15]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][16]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][17]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][18]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][19]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][20]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][21]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][22]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][23]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][24]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][25]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][26]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][27]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][28]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][29]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][30]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[31][31]                                                                                                                        ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[7][31]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[6][31]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[5][31]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[4][31]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[7][30]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[6][30]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[5][30]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[4][30]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[7][29]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[6][29]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[5][29]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[4][29]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[7][28]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[6][28]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[5][28]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[4][28]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[7][27]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[6][27]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[5][27]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[4][27]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[7][26]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[6][26]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[5][26]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[4][26]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[7][25]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[6][25]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[5][25]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[4][25]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[7][24]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[6][24]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[5][24]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[4][24]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[7][23]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[6][23]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[5][23]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[4][23]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[7][22]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[6][22]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[5][22]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[4][22]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[7][21]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[6][21]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[5][21]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[4][21]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[7][20]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[6][20]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[5][20]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[4][20]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[7][19]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[6][19]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[5][19]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[4][19]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[7][18]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[6][18]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[5][18]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[4][18]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[7][17]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[6][17]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[5][17]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[4][17]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[7][16]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[6][16]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[5][16]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[4][16]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[7][15]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[6][15]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[5][15]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[4][15]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[7][14]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[6][14]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[5][14]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[4][14]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[7][13]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[6][13]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[5][13]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[4][13]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[7][12]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[6][12]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[5][12]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[4][12]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[7][11]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[6][11]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[5][11]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[4][11]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[7][10]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[6][10]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[5][10]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[4][10]                                                                                                                         ; Lost fanout                                 ;
; registers:inst6|regs[7][9]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[6][9]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[5][9]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[4][9]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[7][8]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[6][8]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[5][8]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[4][8]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[7][7]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[6][7]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[5][7]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[4][7]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[7][6]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[6][6]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[5][6]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[4][6]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[7][5]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[6][5]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[5][5]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[4][5]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[7][4]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[6][4]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[5][4]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[4][4]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[7][3]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[6][3]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[5][3]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[4][3]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[7][2]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[6][2]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[5][2]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[4][2]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[7][1]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[6][1]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[5][1]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[4][1]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[7][0]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[6][0]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[5][0]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[4][0]                                                                                                                          ; Lost fanout                                 ;
; registers:inst6|regs[0][0]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][1]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][2]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][3]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][4]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][5]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][6]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][7]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][8]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][9]                                                                                                                          ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][10]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][11]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][12]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][13]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][14]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][15]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][16]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][17]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][18]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][19]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][20]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][21]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][22]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][23]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][24]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][25]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][26]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][27]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][28]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][29]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][30]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; registers:inst6|regs[0][31]                                                                                                                         ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 900                                                                                                             ;                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; Register name                                                                                                                                       ; Reason for Removal        ; Registers Removed due to This Register                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|altsyncram_lvh2:altsyncram1|altsyncram_djc2:altsyncram3|address_reg_a[0] ; Stuck at GND              ; registers:inst6|regs[8][0], registers:inst6|regs[8][1], registers:inst6|regs[8][2],   ;
;                                                                                                                                                     ; due to stuck port data_in ; registers:inst6|regs[8][3], registers:inst6|regs[8][4], registers:inst6|regs[8][5],   ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[8][6], registers:inst6|regs[8][7], registers:inst6|regs[8][8],   ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[8][9], registers:inst6|regs[8][10], registers:inst6|regs[8][11], ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[8][12], registers:inst6|regs[8][13],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[8][14], registers:inst6|regs[8][15],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[8][16], registers:inst6|regs[8][17],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[8][18], registers:inst6|regs[8][19],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[8][20], registers:inst6|regs[8][21],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[8][22], registers:inst6|regs[8][23],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[8][24], registers:inst6|regs[8][25],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[8][26], registers:inst6|regs[8][27],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[8][28], registers:inst6|regs[8][29],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[8][30], registers:inst6|regs[8][31], registers:inst6|regs[9][0], ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[9][1], registers:inst6|regs[9][2], registers:inst6|regs[9][3],   ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[9][4], registers:inst6|regs[9][5], registers:inst6|regs[9][6],   ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[9][7], registers:inst6|regs[9][8], registers:inst6|regs[9][9],   ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[9][10], registers:inst6|regs[9][11],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[9][12], registers:inst6|regs[9][13],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[9][14], registers:inst6|regs[9][15],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[9][16], registers:inst6|regs[9][17],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[9][18], registers:inst6|regs[9][19],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[9][20], registers:inst6|regs[9][21],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[9][22], registers:inst6|regs[9][23],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[9][24], registers:inst6|regs[9][25],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[9][26], registers:inst6|regs[9][27],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[9][28], registers:inst6|regs[9][29],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[9][30], registers:inst6|regs[9][31],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[10][0], registers:inst6|regs[10][1],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[10][2], registers:inst6|regs[10][3],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[10][4], registers:inst6|regs[10][5],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[10][6], registers:inst6|regs[10][7],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[10][8], registers:inst6|regs[10][9],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[10][10], registers:inst6|regs[10][11],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[10][12], registers:inst6|regs[10][13],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[10][14], registers:inst6|regs[10][15],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[10][16], registers:inst6|regs[10][17],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[10][18], registers:inst6|regs[10][19],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[10][20], registers:inst6|regs[10][21],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[10][22], registers:inst6|regs[10][23],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[10][24], registers:inst6|regs[10][25],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[10][26], registers:inst6|regs[10][27],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[10][28], registers:inst6|regs[10][29],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[10][30], registers:inst6|regs[10][31],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[11][0], registers:inst6|regs[11][1],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[11][2], registers:inst6|regs[11][3],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[11][4], registers:inst6|regs[11][5],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[11][6], registers:inst6|regs[11][7],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[11][8], registers:inst6|regs[11][9],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[11][10], registers:inst6|regs[11][11],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[11][12], registers:inst6|regs[11][13],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[11][14], registers:inst6|regs[11][15],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[11][16], registers:inst6|regs[11][17],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[11][18], registers:inst6|regs[11][19],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[11][20], registers:inst6|regs[11][21],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[11][22], registers:inst6|regs[11][23],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[11][24], registers:inst6|regs[11][25],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[11][26], registers:inst6|regs[11][27],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[11][28], registers:inst6|regs[11][29],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[11][30], registers:inst6|regs[11][31],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[12][0], registers:inst6|regs[12][1],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[12][2], registers:inst6|regs[12][3],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[12][4], registers:inst6|regs[12][5],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[12][6], registers:inst6|regs[12][7],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[12][8], registers:inst6|regs[12][9],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[12][10], registers:inst6|regs[12][11],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[12][12], registers:inst6|regs[12][13],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[12][14], registers:inst6|regs[12][15],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[12][16], registers:inst6|regs[12][17],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[12][18], registers:inst6|regs[12][19],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[12][20], registers:inst6|regs[12][21],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[12][22], registers:inst6|regs[12][23],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[12][24], registers:inst6|regs[12][25],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[12][26], registers:inst6|regs[12][27],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[12][28], registers:inst6|regs[12][29],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[12][30], registers:inst6|regs[12][31],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[13][0], registers:inst6|regs[13][1],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[13][2], registers:inst6|regs[13][3],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[13][4], registers:inst6|regs[13][5],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[13][6], registers:inst6|regs[13][7],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[13][8], registers:inst6|regs[13][9],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[13][10], registers:inst6|regs[13][11],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[13][12], registers:inst6|regs[13][13],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[13][14], registers:inst6|regs[13][15],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[13][16], registers:inst6|regs[13][17],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[13][18], registers:inst6|regs[13][19],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[13][20], registers:inst6|regs[13][21],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[13][22], registers:inst6|regs[13][23],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[13][24], registers:inst6|regs[13][25],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[13][26], registers:inst6|regs[13][27],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[13][28], registers:inst6|regs[13][29],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[13][30], registers:inst6|regs[13][31],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[14][0], registers:inst6|regs[14][1],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[14][2], registers:inst6|regs[14][3],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[14][4], registers:inst6|regs[14][5],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[14][6], registers:inst6|regs[14][7],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[14][8], registers:inst6|regs[14][9],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[14][10], registers:inst6|regs[14][11],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[14][12], registers:inst6|regs[14][13],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[14][14], registers:inst6|regs[14][15],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[14][16], registers:inst6|regs[14][17],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[14][18], registers:inst6|regs[14][19],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[14][20], registers:inst6|regs[14][21],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[14][22], registers:inst6|regs[14][23],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[14][24], registers:inst6|regs[14][25],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[14][26], registers:inst6|regs[14][27],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[14][28], registers:inst6|regs[14][29],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[14][30], registers:inst6|regs[14][31],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[15][0], registers:inst6|regs[15][1],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[15][2], registers:inst6|regs[15][3],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[15][4], registers:inst6|regs[15][5],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[15][6], registers:inst6|regs[15][7],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[15][8], registers:inst6|regs[15][9],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[15][10], registers:inst6|regs[15][11],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[15][12], registers:inst6|regs[15][13],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[15][14], registers:inst6|regs[15][15],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[15][16], registers:inst6|regs[15][17],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[15][18], registers:inst6|regs[15][19],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[15][20], registers:inst6|regs[15][21],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[15][22], registers:inst6|regs[15][23],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[15][24], registers:inst6|regs[15][25],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[15][26], registers:inst6|regs[15][27],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[15][28], registers:inst6|regs[15][29],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[15][30], registers:inst6|regs[15][31],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[16][0], registers:inst6|regs[16][1],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[16][2], registers:inst6|regs[16][3],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[16][4], registers:inst6|regs[16][5],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[16][6], registers:inst6|regs[16][7],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[16][8], registers:inst6|regs[16][9],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[16][10], registers:inst6|regs[16][11],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[16][12], registers:inst6|regs[16][13],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[16][14], registers:inst6|regs[16][15],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[16][16], registers:inst6|regs[16][17],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[16][18], registers:inst6|regs[16][19],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[16][20], registers:inst6|regs[16][21],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[16][22], registers:inst6|regs[16][23],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[16][24], registers:inst6|regs[16][25],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[16][26], registers:inst6|regs[16][27],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[16][28], registers:inst6|regs[16][29],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[16][30], registers:inst6|regs[16][31],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[17][0], registers:inst6|regs[17][1],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[17][2], registers:inst6|regs[17][3],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[17][4], registers:inst6|regs[17][5],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[17][6], registers:inst6|regs[17][7],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[17][8], registers:inst6|regs[17][9],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[17][10], registers:inst6|regs[17][11],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[17][12], registers:inst6|regs[17][13],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[17][14], registers:inst6|regs[17][15],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[17][16], registers:inst6|regs[17][17],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[17][18], registers:inst6|regs[17][19],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[17][20], registers:inst6|regs[17][21],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[17][22], registers:inst6|regs[17][23],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[17][24], registers:inst6|regs[17][25],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[17][26], registers:inst6|regs[17][27],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[17][28], registers:inst6|regs[17][29],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[17][30], registers:inst6|regs[17][31],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[18][0], registers:inst6|regs[18][1],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[18][2], registers:inst6|regs[18][3],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[18][4], registers:inst6|regs[18][5],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[18][6], registers:inst6|regs[18][7],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[18][8], registers:inst6|regs[18][9],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[18][10], registers:inst6|regs[18][11],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[18][12], registers:inst6|regs[18][13],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[18][14], registers:inst6|regs[18][15],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[18][16], registers:inst6|regs[18][17],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[18][18], registers:inst6|regs[18][19],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[18][20], registers:inst6|regs[18][21],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[18][22], registers:inst6|regs[18][23],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[18][24], registers:inst6|regs[18][25],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[18][26], registers:inst6|regs[18][27],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[18][28], registers:inst6|regs[18][29],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[18][30], registers:inst6|regs[18][31],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[19][0], registers:inst6|regs[19][1],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[19][2], registers:inst6|regs[19][3],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[19][4], registers:inst6|regs[19][5],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[19][6], registers:inst6|regs[19][7],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[19][8], registers:inst6|regs[19][9],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[19][10], registers:inst6|regs[19][11],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[19][12], registers:inst6|regs[19][13],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[19][14], registers:inst6|regs[19][15],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[19][16], registers:inst6|regs[19][17],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[19][18], registers:inst6|regs[19][19],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[19][20], registers:inst6|regs[19][21],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[19][22], registers:inst6|regs[19][23],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[19][24], registers:inst6|regs[19][25],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[19][26], registers:inst6|regs[19][27],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[19][28], registers:inst6|regs[19][29],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[19][30], registers:inst6|regs[19][31],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[20][0], registers:inst6|regs[20][1],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[20][2], registers:inst6|regs[20][3],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[20][4], registers:inst6|regs[20][5],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[20][6], registers:inst6|regs[20][7],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[20][8], registers:inst6|regs[20][9],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[20][10], registers:inst6|regs[20][11],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[20][12], registers:inst6|regs[20][13],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[20][14], registers:inst6|regs[20][15],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[20][16], registers:inst6|regs[20][17],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[20][18], registers:inst6|regs[20][19],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[20][20], registers:inst6|regs[20][21],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[20][22], registers:inst6|regs[20][23],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[20][24], registers:inst6|regs[20][25],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[20][26], registers:inst6|regs[20][27],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[20][28], registers:inst6|regs[20][29],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[20][30], registers:inst6|regs[20][31],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[21][0], registers:inst6|regs[21][1],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[21][2], registers:inst6|regs[21][3],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[21][4], registers:inst6|regs[21][5],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[21][6], registers:inst6|regs[21][7],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[21][8], registers:inst6|regs[21][9],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[21][10], registers:inst6|regs[21][11],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[21][12], registers:inst6|regs[21][13],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[21][14], registers:inst6|regs[21][15],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[21][16], registers:inst6|regs[21][17],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[21][18], registers:inst6|regs[21][19],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[21][20], registers:inst6|regs[21][21],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[21][22], registers:inst6|regs[21][23],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[21][24], registers:inst6|regs[21][25],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[21][26], registers:inst6|regs[21][27],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[21][28], registers:inst6|regs[21][29],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[21][30], registers:inst6|regs[21][31],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[22][0], registers:inst6|regs[22][1],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[22][2], registers:inst6|regs[22][3],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[22][4], registers:inst6|regs[22][5],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[22][6], registers:inst6|regs[22][7],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[22][8], registers:inst6|regs[22][9],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[22][10], registers:inst6|regs[22][11],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[22][12], registers:inst6|regs[22][13],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[22][14], registers:inst6|regs[22][15],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[22][16], registers:inst6|regs[22][17],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[22][18], registers:inst6|regs[22][19],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[22][20], registers:inst6|regs[22][21],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[22][22], registers:inst6|regs[22][23],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[22][24], registers:inst6|regs[22][25],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[22][26], registers:inst6|regs[22][27],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[22][28], registers:inst6|regs[22][29],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[22][30], registers:inst6|regs[22][31],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[23][0], registers:inst6|regs[23][1],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[23][2], registers:inst6|regs[23][3],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[23][4], registers:inst6|regs[23][5],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[23][6], registers:inst6|regs[23][7],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[23][8], registers:inst6|regs[23][9],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[23][10], registers:inst6|regs[23][11],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[23][12], registers:inst6|regs[23][13],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[23][14], registers:inst6|regs[23][15],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[23][16], registers:inst6|regs[23][17],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[23][18], registers:inst6|regs[23][19],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[23][20], registers:inst6|regs[23][21],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[23][22], registers:inst6|regs[23][23],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[23][24], registers:inst6|regs[23][25],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[23][26], registers:inst6|regs[23][27],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[23][28], registers:inst6|regs[23][29],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[23][30], registers:inst6|regs[23][31],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[24][0], registers:inst6|regs[24][1],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[24][2], registers:inst6|regs[24][3],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[24][4], registers:inst6|regs[24][5],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[24][6], registers:inst6|regs[24][7],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[24][8], registers:inst6|regs[24][9],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[24][10], registers:inst6|regs[24][11],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[24][12], registers:inst6|regs[24][13],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[24][14], registers:inst6|regs[24][15],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[24][16], registers:inst6|regs[24][17],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[24][18], registers:inst6|regs[24][19],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[24][20], registers:inst6|regs[24][21],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[24][22], registers:inst6|regs[24][23],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[24][24], registers:inst6|regs[24][25],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[24][26], registers:inst6|regs[24][27],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[24][28], registers:inst6|regs[24][29],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[24][30], registers:inst6|regs[24][31],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[25][0], registers:inst6|regs[25][1],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[25][2], registers:inst6|regs[25][3],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[25][4], registers:inst6|regs[25][5],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[25][6], registers:inst6|regs[25][7],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[25][8], registers:inst6|regs[25][9],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[25][10], registers:inst6|regs[25][11],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[25][12], registers:inst6|regs[25][13],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[25][14], registers:inst6|regs[25][15],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[25][16], registers:inst6|regs[25][17],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[25][18], registers:inst6|regs[25][19],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[25][20], registers:inst6|regs[25][21],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[25][22], registers:inst6|regs[25][23],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[25][24], registers:inst6|regs[25][25],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[25][26], registers:inst6|regs[25][27],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[25][28], registers:inst6|regs[25][29],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[25][30], registers:inst6|regs[25][31],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[26][0], registers:inst6|regs[26][1],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[26][2], registers:inst6|regs[26][3],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[26][4], registers:inst6|regs[26][5],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[26][6], registers:inst6|regs[26][7],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[26][8], registers:inst6|regs[26][9],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[26][10], registers:inst6|regs[26][11],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[26][12], registers:inst6|regs[26][13],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[26][14], registers:inst6|regs[26][15],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[26][16], registers:inst6|regs[26][17],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[26][18], registers:inst6|regs[26][19],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[26][20], registers:inst6|regs[26][21],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[26][22], registers:inst6|regs[26][23],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[26][24], registers:inst6|regs[26][25],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[26][26], registers:inst6|regs[26][27],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[26][28], registers:inst6|regs[26][29],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[26][30], registers:inst6|regs[26][31],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[27][0], registers:inst6|regs[27][1],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[27][2], registers:inst6|regs[27][3],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[27][4], registers:inst6|regs[27][5],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[27][6], registers:inst6|regs[27][7],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[27][8], registers:inst6|regs[27][9],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[27][10], registers:inst6|regs[27][11],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[27][12], registers:inst6|regs[27][13],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[27][14], registers:inst6|regs[27][15],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[27][16], registers:inst6|regs[27][17],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[27][18], registers:inst6|regs[27][19],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[27][20], registers:inst6|regs[27][21],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[27][22], registers:inst6|regs[27][23],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[27][24], registers:inst6|regs[27][25],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[27][26], registers:inst6|regs[27][27],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[27][28], registers:inst6|regs[27][29],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[27][30], registers:inst6|regs[27][31],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[28][0], registers:inst6|regs[28][1],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[28][2], registers:inst6|regs[28][3],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[28][4], registers:inst6|regs[28][5],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[28][6], registers:inst6|regs[28][7],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[28][8], registers:inst6|regs[28][9],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[28][10], registers:inst6|regs[28][11],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[28][12], registers:inst6|regs[28][13],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[28][14], registers:inst6|regs[28][15],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[28][16], registers:inst6|regs[28][17],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[28][18], registers:inst6|regs[28][19],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[28][20], registers:inst6|regs[28][21],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[28][22], registers:inst6|regs[28][23],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[28][24], registers:inst6|regs[28][25],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[28][26], registers:inst6|regs[28][27],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[28][28], registers:inst6|regs[28][29],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[28][30], registers:inst6|regs[28][31],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[29][0], registers:inst6|regs[29][1],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[29][2], registers:inst6|regs[29][3],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[29][4], registers:inst6|regs[29][5],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[29][6], registers:inst6|regs[29][7],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[29][8], registers:inst6|regs[29][9],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[29][10], registers:inst6|regs[29][11],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[29][12], registers:inst6|regs[29][13],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[29][14], registers:inst6|regs[29][15],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[29][16], registers:inst6|regs[29][17],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[29][18], registers:inst6|regs[29][19],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[29][20], registers:inst6|regs[29][21],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[29][22], registers:inst6|regs[29][23],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[29][24], registers:inst6|regs[29][25],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[29][26], registers:inst6|regs[29][27],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[29][28], registers:inst6|regs[29][29],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[29][30], registers:inst6|regs[29][31],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[31][0], registers:inst6|regs[31][1],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[31][2], registers:inst6|regs[31][3],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[31][4], registers:inst6|regs[31][5],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[31][6], registers:inst6|regs[31][7],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[31][8], registers:inst6|regs[31][9],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[31][10], registers:inst6|regs[31][11],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[31][12], registers:inst6|regs[31][13],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[31][14], registers:inst6|regs[31][15],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[31][16], registers:inst6|regs[31][17],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[31][18], registers:inst6|regs[31][19],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[31][20], registers:inst6|regs[31][21],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[31][22], registers:inst6|regs[31][23],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[31][24], registers:inst6|regs[31][25],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[31][26], registers:inst6|regs[31][27],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[31][28], registers:inst6|regs[31][29],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[31][30], registers:inst6|regs[31][31],                           ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[0][0], registers:inst6|regs[0][1], registers:inst6|regs[0][2],   ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[0][3], registers:inst6|regs[0][4], registers:inst6|regs[0][5],   ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[0][6], registers:inst6|regs[0][7], registers:inst6|regs[0][8],   ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[0][9], registers:inst6|regs[0][10], registers:inst6|regs[0][11], ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[0][12], registers:inst6|regs[0][13],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[0][14], registers:inst6|regs[0][15],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[0][16], registers:inst6|regs[0][17],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[0][18], registers:inst6|regs[0][19],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[0][20], registers:inst6|regs[0][21],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[0][22], registers:inst6|regs[0][23],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[0][24], registers:inst6|regs[0][25],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[0][26], registers:inst6|regs[0][27],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[0][28], registers:inst6|regs[0][29],                             ;
;                                                                                                                                                     ;                           ; registers:inst6|regs[0][30], registers:inst6|regs[0][31]                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 373   ;
; Number of registers using Synchronous Clear  ; 13    ;
; Number of registers using Synchronous Load   ; 79    ;
; Number of registers using Asynchronous Clear ; 48    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 189   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                           ;
+------------------------------------------------------------------------------+---------+
; Inverted Register                                                            ; Fan out ;
+------------------------------------------------------------------------------+---------+
; registers:inst6|regs[2][0]                                                   ; 2       ;
; registers:inst6|regs[2][1]                                                   ; 2       ;
; registers:inst6|regs[2][2]                                                   ; 2       ;
; registers:inst6|regs[2][3]                                                   ; 2       ;
; registers:inst6|regs[2][4]                                                   ; 2       ;
; registers:inst6|regs[2][5]                                                   ; 2       ;
; registers:inst6|regs[2][6]                                                   ; 2       ;
; registers:inst6|regs[2][7]                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo            ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 11                                      ;         ;
+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lil_procy|dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |lil_procy|dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |lil_procy|pc:inst5|pc[0]                                                                                                                                                          ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |lil_procy|pc:inst5|pc[30]                                                                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |lil_procy|dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |lil_procy|dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; Yes        ; |lil_procy|dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |lil_procy|a_sel:inst11|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[23]                                                                                           ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |lil_procy|b_mux:inst10|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[16]                                                                                           ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |lil_procy|b_mux:inst10|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[3]                                                                                            ;
; 17:1               ; 32 bits   ; 352 LEs       ; 160 LEs              ; 192 LEs                ; No         ; |lil_procy|data_b_mux:inst23|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated|result_node[14]                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |lil_procy|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |lil_procy|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |lil_procy|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |lil_procy|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                               ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |lil_procy|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                        ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |lil_procy|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|altsyncram_lvh2:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|altsyncram_lvh2:altsyncram1|altsyncram_djc2:altsyncram3 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                          ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                           ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst16|altpll:altpll_component ;
+-------------------------------+-----------------------+-------------------------+
; Parameter Name                ; Value                 ; Type                    ;
+-------------------------------+-----------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                 ;
; PLL_TYPE                      ; AUTO                  ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                 ;
; LOCK_HIGH                     ; 1                     ; Untyped                 ;
; LOCK_LOW                      ; 1                     ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                 ;
; SKIP_VCO                      ; OFF                   ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                 ;
; BANDWIDTH                     ; 0                     ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                 ;
; DOWN_SPREAD                   ; 0                     ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK0_MULTIPLY_BY              ; 8                     ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                 ;
; DPA_DIVIDER                   ; 0                     ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                 ;
; VCO_MIN                       ; 0                     ; Untyped                 ;
; VCO_MAX                       ; 0                     ; Untyped                 ;
; VCO_CENTER                    ; 0                     ; Untyped                 ;
; PFD_MIN                       ; 0                     ; Untyped                 ;
; PFD_MAX                       ; 0                     ; Untyped                 ;
; M_INITIAL                     ; 0                     ; Untyped                 ;
; M                             ; 0                     ; Untyped                 ;
; N                             ; 1                     ; Untyped                 ;
; M2                            ; 1                     ; Untyped                 ;
; N2                            ; 1                     ; Untyped                 ;
; SS                            ; 1                     ; Untyped                 ;
; C0_HIGH                       ; 0                     ; Untyped                 ;
; C1_HIGH                       ; 0                     ; Untyped                 ;
; C2_HIGH                       ; 0                     ; Untyped                 ;
; C3_HIGH                       ; 0                     ; Untyped                 ;
; C4_HIGH                       ; 0                     ; Untyped                 ;
; C5_HIGH                       ; 0                     ; Untyped                 ;
; C6_HIGH                       ; 0                     ; Untyped                 ;
; C7_HIGH                       ; 0                     ; Untyped                 ;
; C8_HIGH                       ; 0                     ; Untyped                 ;
; C9_HIGH                       ; 0                     ; Untyped                 ;
; C0_LOW                        ; 0                     ; Untyped                 ;
; C1_LOW                        ; 0                     ; Untyped                 ;
; C2_LOW                        ; 0                     ; Untyped                 ;
; C3_LOW                        ; 0                     ; Untyped                 ;
; C4_LOW                        ; 0                     ; Untyped                 ;
; C5_LOW                        ; 0                     ; Untyped                 ;
; C6_LOW                        ; 0                     ; Untyped                 ;
; C7_LOW                        ; 0                     ; Untyped                 ;
; C8_LOW                        ; 0                     ; Untyped                 ;
; C9_LOW                        ; 0                     ; Untyped                 ;
; C0_INITIAL                    ; 0                     ; Untyped                 ;
; C1_INITIAL                    ; 0                     ; Untyped                 ;
; C2_INITIAL                    ; 0                     ; Untyped                 ;
; C3_INITIAL                    ; 0                     ; Untyped                 ;
; C4_INITIAL                    ; 0                     ; Untyped                 ;
; C5_INITIAL                    ; 0                     ; Untyped                 ;
; C6_INITIAL                    ; 0                     ; Untyped                 ;
; C7_INITIAL                    ; 0                     ; Untyped                 ;
; C8_INITIAL                    ; 0                     ; Untyped                 ;
; C9_INITIAL                    ; 0                     ; Untyped                 ;
; C0_MODE                       ; BYPASS                ; Untyped                 ;
; C1_MODE                       ; BYPASS                ; Untyped                 ;
; C2_MODE                       ; BYPASS                ; Untyped                 ;
; C3_MODE                       ; BYPASS                ; Untyped                 ;
; C4_MODE                       ; BYPASS                ; Untyped                 ;
; C5_MODE                       ; BYPASS                ; Untyped                 ;
; C6_MODE                       ; BYPASS                ; Untyped                 ;
; C7_MODE                       ; BYPASS                ; Untyped                 ;
; C8_MODE                       ; BYPASS                ; Untyped                 ;
; C9_MODE                       ; BYPASS                ; Untyped                 ;
; C0_PH                         ; 0                     ; Untyped                 ;
; C1_PH                         ; 0                     ; Untyped                 ;
; C2_PH                         ; 0                     ; Untyped                 ;
; C3_PH                         ; 0                     ; Untyped                 ;
; C4_PH                         ; 0                     ; Untyped                 ;
; C5_PH                         ; 0                     ; Untyped                 ;
; C6_PH                         ; 0                     ; Untyped                 ;
; C7_PH                         ; 0                     ; Untyped                 ;
; C8_PH                         ; 0                     ; Untyped                 ;
; C9_PH                         ; 0                     ; Untyped                 ;
; L0_HIGH                       ; 1                     ; Untyped                 ;
; L1_HIGH                       ; 1                     ; Untyped                 ;
; G0_HIGH                       ; 1                     ; Untyped                 ;
; G1_HIGH                       ; 1                     ; Untyped                 ;
; G2_HIGH                       ; 1                     ; Untyped                 ;
; G3_HIGH                       ; 1                     ; Untyped                 ;
; E0_HIGH                       ; 1                     ; Untyped                 ;
; E1_HIGH                       ; 1                     ; Untyped                 ;
; E2_HIGH                       ; 1                     ; Untyped                 ;
; E3_HIGH                       ; 1                     ; Untyped                 ;
; L0_LOW                        ; 1                     ; Untyped                 ;
; L1_LOW                        ; 1                     ; Untyped                 ;
; G0_LOW                        ; 1                     ; Untyped                 ;
; G1_LOW                        ; 1                     ; Untyped                 ;
; G2_LOW                        ; 1                     ; Untyped                 ;
; G3_LOW                        ; 1                     ; Untyped                 ;
; E0_LOW                        ; 1                     ; Untyped                 ;
; E1_LOW                        ; 1                     ; Untyped                 ;
; E2_LOW                        ; 1                     ; Untyped                 ;
; E3_LOW                        ; 1                     ; Untyped                 ;
; L0_INITIAL                    ; 1                     ; Untyped                 ;
; L1_INITIAL                    ; 1                     ; Untyped                 ;
; G0_INITIAL                    ; 1                     ; Untyped                 ;
; G1_INITIAL                    ; 1                     ; Untyped                 ;
; G2_INITIAL                    ; 1                     ; Untyped                 ;
; G3_INITIAL                    ; 1                     ; Untyped                 ;
; E0_INITIAL                    ; 1                     ; Untyped                 ;
; E1_INITIAL                    ; 1                     ; Untyped                 ;
; E2_INITIAL                    ; 1                     ; Untyped                 ;
; E3_INITIAL                    ; 1                     ; Untyped                 ;
; L0_MODE                       ; BYPASS                ; Untyped                 ;
; L1_MODE                       ; BYPASS                ; Untyped                 ;
; G0_MODE                       ; BYPASS                ; Untyped                 ;
; G1_MODE                       ; BYPASS                ; Untyped                 ;
; G2_MODE                       ; BYPASS                ; Untyped                 ;
; G3_MODE                       ; BYPASS                ; Untyped                 ;
; E0_MODE                       ; BYPASS                ; Untyped                 ;
; E1_MODE                       ; BYPASS                ; Untyped                 ;
; E2_MODE                       ; BYPASS                ; Untyped                 ;
; E3_MODE                       ; BYPASS                ; Untyped                 ;
; L0_PH                         ; 0                     ; Untyped                 ;
; L1_PH                         ; 0                     ; Untyped                 ;
; G0_PH                         ; 0                     ; Untyped                 ;
; G1_PH                         ; 0                     ; Untyped                 ;
; G2_PH                         ; 0                     ; Untyped                 ;
; G3_PH                         ; 0                     ; Untyped                 ;
; E0_PH                         ; 0                     ; Untyped                 ;
; E1_PH                         ; 0                     ; Untyped                 ;
; E2_PH                         ; 0                     ; Untyped                 ;
; E3_PH                         ; 0                     ; Untyped                 ;
; M_PH                          ; 0                     ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; CLK0_COUNTER                  ; G0                    ; Untyped                 ;
; CLK1_COUNTER                  ; G0                    ; Untyped                 ;
; CLK2_COUNTER                  ; G0                    ; Untyped                 ;
; CLK3_COUNTER                  ; G0                    ; Untyped                 ;
; CLK4_COUNTER                  ; G0                    ; Untyped                 ;
; CLK5_COUNTER                  ; G0                    ; Untyped                 ;
; CLK6_COUNTER                  ; E0                    ; Untyped                 ;
; CLK7_COUNTER                  ; E1                    ; Untyped                 ;
; CLK8_COUNTER                  ; E2                    ; Untyped                 ;
; CLK9_COUNTER                  ; E3                    ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                 ;
; M_TIME_DELAY                  ; 0                     ; Untyped                 ;
; N_TIME_DELAY                  ; 0                     ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                 ;
; VCO_POST_SCALE                ; 0                     ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                 ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                 ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                 ;
; WIDTH_CLOCK                   ; 6                     ; Untyped                 ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone II            ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE          ;
+-------------------------------+-----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pcsrc_mux:inst2|lpm_mux:LPM_MUX_component ;
+------------------------+------------+--------------------------------------------------+
; Parameter Name         ; Value      ; Type                                             ;
+------------------------+------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                   ;
; LPM_WIDTH              ; 32         ; Signed Integer                                   ;
; LPM_SIZE               ; 3          ; Signed Integer                                   ;
; LPM_WIDTHS             ; 2          ; Signed Integer                                   ;
; LPM_PIPELINE           ; 0          ; Untyped                                          ;
; CBXI_PARAMETER         ; mux_boc    ; Untyped                                          ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                          ;
+------------------------+------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: inc_pc:inst4|parallel_add:parallel_add_component ;
+------------------------+-------------+--------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                   ;
+------------------------+-------------+--------------------------------------------------------+
; width                  ; 32          ; Signed Integer                                         ;
; size                   ; 2           ; Signed Integer                                         ;
; WIDTHR                 ; 32          ; Signed Integer                                         ;
; SHIFT                  ; 0           ; Signed Integer                                         ;
; REPRESENTATION         ; SIGNED      ; Untyped                                                ;
; PIPELINE               ; 0           ; Signed Integer                                         ;
; MSW_SUBTRACT           ; NO          ; Untyped                                                ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                ;
; CBXI_PARAMETER         ; par_add_mje ; Untyped                                                ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                         ;
+------------------------+-------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_block:inst24|mult_sel:inst4|lpm_mux:LPM_MUX_component ;
+------------------------+------------+------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                             ;
+------------------------+------------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                   ;
; LPM_WIDTH              ; 32         ; Signed Integer                                                   ;
; LPM_SIZE               ; 2          ; Signed Integer                                                   ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                                   ;
; LPM_PIPELINE           ; 0          ; Untyped                                                          ;
; CBXI_PARAMETER         ; mux_9oc    ; Untyped                                                          ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                          ;
+------------------------+------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_block:inst24|alu_mux:inst|lpm_mux:LPM_MUX_component ;
+------------------------+------------+----------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                           ;
+------------------------+------------+----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                 ;
; LPM_WIDTH              ; 32         ; Signed Integer                                                 ;
; LPM_SIZE               ; 4          ; Signed Integer                                                 ;
; LPM_WIDTHS             ; 2          ; Signed Integer                                                 ;
; LPM_PIPELINE           ; 0          ; Untyped                                                        ;
; CBXI_PARAMETER         ; mux_coc    ; Untyped                                                        ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                                        ;
+------------------------+------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_block:inst24|addsub:inst2|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+-----------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                  ;
+------------------------+-------------+-----------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                        ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                               ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                               ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                               ;
; LPM_PIPELINE           ; 0           ; Untyped                                                               ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                               ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                               ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                               ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                               ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                               ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                    ;
; DEVICE_FAMILY          ; Cyclone II  ; Untyped                                                               ;
; USE_WYS                ; OFF         ; Untyped                                                               ;
; STYLE                  ; FAST        ; Untyped                                                               ;
; CBXI_PARAMETER         ; add_sub_lcg ; Untyped                                                               ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                        ;
+------------------------+-------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_block:inst24|alushift:inst1|lpm_clshift:LPM_CLSHIFT_component ;
+----------------+-----------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                        ;
+----------------+-----------------+-----------------------------------------------------------------------------+
; LPM_PIPELINE   ; 0               ; Untyped                                                                     ;
; LPM_SHIFTTYPE  ; LOGICAL         ; Untyped                                                                     ;
; LPM_WIDTH      ; 32              ; Signed Integer                                                              ;
; LPM_WIDTHDIST  ; 5               ; Signed Integer                                                              ;
; CBXI_PARAMETER ; lpm_clshift_ukb ; Untyped                                                                     ;
+----------------+-----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_block:inst24|plsmult:inst8|lpm_mult:lpm_mult_component ;
+------------------------------------------------+------------+-------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                      ;
+------------------------------------------------+------------+-------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                            ;
; LPM_WIDTHA                                     ; 32         ; Signed Integer                            ;
; LPM_WIDTHB                                     ; 32         ; Signed Integer                            ;
; LPM_WIDTHP                                     ; 64         ; Signed Integer                            ;
; LPM_WIDTHR                                     ; 0          ; Untyped                                   ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                   ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                   ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                   ;
; LATENCY                                        ; 0          ; Untyped                                   ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                   ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                   ;
; USE_EAB                                        ; OFF        ; Untyped                                   ;
; MAXIMIZE_SPEED                                 ; 9          ; Untyped                                   ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                   ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES        ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                   ;
; CBXI_PARAMETER                                 ; mult_knq   ; Untyped                                   ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                   ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                   ;
+------------------------------------------------+------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_b_mux:inst23|lpm_mux:LPM_MUX_component ;
+------------------------+------------+----------------------------------------------------+
; Parameter Name         ; Value      ; Type                                               ;
+------------------------+------------+----------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                     ;
; LPM_WIDTH              ; 32         ; Signed Integer                                     ;
; LPM_SIZE               ; 2          ; Signed Integer                                     ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                     ;
; LPM_PIPELINE           ; 0          ; Untyped                                            ;
; CBXI_PARAMETER         ; mux_9oc    ; Untyped                                            ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                            ;
+------------------------+------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: wb_mux:inst15|lpm_mux:LPM_MUX_component ;
+------------------------+------------+------------------------------------------------+
; Parameter Name         ; Value      ; Type                                           ;
+------------------------+------------+------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                 ;
; LPM_WIDTH              ; 32         ; Signed Integer                                 ;
; LPM_SIZE               ; 3          ; Signed Integer                                 ;
; LPM_WIDTHS             ; 2          ; Signed Integer                                 ;
; LPM_PIPELINE           ; 0          ; Untyped                                        ;
; CBXI_PARAMETER         ; mux_boc    ; Untyped                                        ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                        ;
+------------------------+------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dmem:inst14|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 32                   ; Signed Integer               ;
; WIDTHAD_A                          ; 8                    ; Signed Integer               ;
; NUMWORDS_A                         ; 256                  ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; lil_procy_ram.mif    ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 256                  ; Signed Integer               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_fcm1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_a_mux:inst22|lpm_mux:LPM_MUX_component ;
+------------------------+------------+----------------------------------------------------+
; Parameter Name         ; Value      ; Type                                               ;
+------------------------+------------+----------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                     ;
; LPM_WIDTH              ; 32         ; Signed Integer                                     ;
; LPM_SIZE               ; 2          ; Signed Integer                                     ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                     ;
; LPM_PIPELINE           ; 0          ; Untyped                                            ;
; CBXI_PARAMETER         ; mux_9oc    ; Untyped                                            ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                            ;
+------------------------+------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: a_sel:inst11|lpm_mux:LPM_MUX_component ;
+------------------------+------------+-----------------------------------------------+
; Parameter Name         ; Value      ; Type                                          ;
+------------------------+------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                ;
; LPM_WIDTH              ; 32         ; Signed Integer                                ;
; LPM_SIZE               ; 2          ; Signed Integer                                ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                ;
; LPM_PIPELINE           ; 0          ; Untyped                                       ;
; CBXI_PARAMETER         ; mux_9oc    ; Untyped                                       ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                       ;
+------------------------+------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: b_mux:inst10|lpm_mux:LPM_MUX_component ;
+------------------------+------------+-----------------------------------------------+
; Parameter Name         ; Value      ; Type                                          ;
+------------------------+------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                ;
; LPM_WIDTH              ; 32         ; Signed Integer                                ;
; LPM_SIZE               ; 2          ; Signed Integer                                ;
; LPM_WIDTHS             ; 1          ; Signed Integer                                ;
; LPM_PIPELINE           ; 0          ; Untyped                                       ;
; CBXI_PARAMETER         ; mux_9oc    ; Untyped                                       ;
; DEVICE_FAMILY          ; Cyclone II ; Untyped                                       ;
+------------------------+------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; pll:inst16|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+----------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                     ;
+---------------------------------------+------------------------------------------------------------+
; Name                                  ; Value                                                      ;
+---------------------------------------+------------------------------------------------------------+
; Number of entity instances            ; 1                                                          ;
; Entity Instance                       ; alu_block:inst24|plsmult:inst8|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 32                                                         ;
;     -- LPM_WIDTHB                     ; 32                                                         ;
;     -- LPM_WIDTHP                     ; 64                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                         ;
;     -- USE_EAB                        ; OFF                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                         ;
+---------------------------------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 1                                           ;
; Entity Instance                           ; dmem:inst14|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 32                                          ;
;     -- NUMWORDS_A                         ; 256                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                               ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                         ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------+
; 0              ; 1234        ; 32    ; 256   ; Read/Write ; dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:03     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Apr 25 19:32:02 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lil_procy -c lil_procy
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lil_procy.v
    Info (12023): Found entity 1: lil_procy_ver
Info (12021): Found 1 design units, including 1 entities, in source file instruction_mem.v
    Info (12023): Found entity 1: instruction_mem
Info (12021): Found 1 design units, including 1 entities, in source file lil_procy.bdf
    Info (12023): Found entity 1: lil_procy
Info (12021): Found 1 design units, including 1 entities, in source file pcsrc_mux.v
    Info (12023): Found entity 1: pcsrc_mux
Info (12021): Found 1 design units, including 1 entities, in source file inc_pc.v
    Info (12023): Found entity 1: inc_pc
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: pc
Info (12021): Found 1 design units, including 1 entities, in source file registers.v
    Info (12023): Found entity 1: registers
Info (12021): Found 1 design units, including 1 entities, in source file id.v
    Info (12023): Found entity 1: id
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control
Info (12021): Found 1 design units, including 1 entities, in source file imm_gen.v
    Info (12023): Found entity 1: imm_gen
Info (12021): Found 1 design units, including 1 entities, in source file b_mux.v
    Info (12023): Found entity 1: b_mux
Info (12021): Found 1 design units, including 1 entities, in source file a_sel.v
    Info (12023): Found entity 1: a_sel
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file dmem.v
    Info (12023): Found entity 1: dmem
Info (12021): Found 1 design units, including 1 entities, in source file wb_mux.v
    Info (12023): Found entity 1: wb_mux
Info (12021): Found 1 design units, including 1 entities, in source file add_four.v
    Info (12023): Found entity 1: add_four
Info (12021): Found 1 design units, including 1 entities, in source file branch_comp.v
    Info (12023): Found entity 1: branch_comp
Info (12021): Found 1 design units, including 1 entities, in source file get_addr.v
    Info (12023): Found entity 1: get_addr
Info (12021): Found 1 design units, including 1 entities, in source file tb_full.sv
    Info (12023): Found entity 1: tb_full
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file exmem_reg.v
    Info (12023): Found entity 1: exmem_reg
Info (12021): Found 1 design units, including 1 entities, in source file forwarding.v
    Info (12023): Found entity 1: forwarding
Info (12021): Found 1 design units, including 1 entities, in source file data_a_mux.v
    Info (12023): Found entity 1: data_a_mux
Info (12021): Found 1 design units, including 1 entities, in source file data_b_mux.v
    Info (12023): Found entity 1: data_b_mux
Info (12021): Found 1 design units, including 1 entities, in source file hazard_detect.v
    Info (12023): Found entity 1: hazard_detect
Info (12127): Elaborating entity "lil_procy" for the top level hierarchy
Info (12128): Elaborating entity "instruction_mem" for hierarchy "instruction_mem:inst"
Warning (10030): Net "rom_fact[31..14]" at instruction_mem.v(6) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "pc" for hierarchy "pc:inst5"
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst16"
Info (12128): Elaborating entity "altpll" for hierarchy "pll:inst16|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll:inst16|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll:inst16|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "8"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "pcsrc_mux" for hierarchy "pcsrc_mux:inst2"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "pcsrc_mux:inst2|lpm_mux:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "pcsrc_mux:inst2|lpm_mux:LPM_MUX_component"
Info (12133): Instantiated megafunction "pcsrc_mux:inst2|lpm_mux:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "3"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widths" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_boc.tdf
    Info (12023): Found entity 1: mux_boc
Info (12128): Elaborating entity "mux_boc" for hierarchy "pcsrc_mux:inst2|lpm_mux:LPM_MUX_component|mux_boc:auto_generated"
Info (12128): Elaborating entity "inc_pc" for hierarchy "inc_pc:inst4"
Info (12128): Elaborating entity "parallel_add" for hierarchy "inc_pc:inst4|parallel_add:parallel_add_component"
Info (12130): Elaborated megafunction instantiation "inc_pc:inst4|parallel_add:parallel_add_component"
Info (12133): Instantiated megafunction "inc_pc:inst4|parallel_add:parallel_add_component" with the following parameter:
    Info (12134): Parameter "msw_subtract" = "NO"
    Info (12134): Parameter "pipeline" = "0"
    Info (12134): Parameter "representation" = "SIGNED"
    Info (12134): Parameter "result_alignment" = "LSB"
    Info (12134): Parameter "shift" = "0"
    Info (12134): Parameter "size" = "2"
    Info (12134): Parameter "width" = "32"
    Info (12134): Parameter "widthr" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/par_add_mje.tdf
    Info (12023): Found entity 1: par_add_mje
Info (12128): Elaborating entity "par_add_mje" for hierarchy "inc_pc:inst4|parallel_add:parallel_add_component|par_add_mje:auto_generated"
Info (12128): Elaborating entity "add_four" for hierarchy "add_four:inst17"
Warning (12125): Using design file alu_block.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: alu_block
Info (12128): Elaborating entity "alu_block" for hierarchy "alu_block:inst24"
Warning (12125): Using design file mult_sel.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mult_sel
Info (12128): Elaborating entity "mult_sel" for hierarchy "alu_block:inst24|mult_sel:inst4"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "alu_block:inst24|mult_sel:inst4|lpm_mux:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "alu_block:inst24|mult_sel:inst4|lpm_mux:LPM_MUX_component"
Info (12133): Instantiated megafunction "alu_block:inst24|mult_sel:inst4|lpm_mux:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "2"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widths" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf
    Info (12023): Found entity 1: mux_9oc
Info (12128): Elaborating entity "mux_9oc" for hierarchy "alu_block:inst24|mult_sel:inst4|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated"
Warning (12125): Using design file alu_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: alu_mux
Info (12128): Elaborating entity "alu_mux" for hierarchy "alu_block:inst24|alu_mux:inst"
Info (12128): Elaborating entity "lpm_mux" for hierarchy "alu_block:inst24|alu_mux:inst|lpm_mux:LPM_MUX_component"
Info (12130): Elaborated megafunction instantiation "alu_block:inst24|alu_mux:inst|lpm_mux:LPM_MUX_component"
Info (12133): Instantiated megafunction "alu_block:inst24|alu_mux:inst|lpm_mux:LPM_MUX_component" with the following parameter:
    Info (12134): Parameter "lpm_size" = "4"
    Info (12134): Parameter "lpm_type" = "LPM_MUX"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widths" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_coc.tdf
    Info (12023): Found entity 1: mux_coc
Info (12128): Elaborating entity "mux_coc" for hierarchy "alu_block:inst24|alu_mux:inst|lpm_mux:LPM_MUX_component|mux_coc:auto_generated"
Warning (12125): Using design file addsub.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: addsub
Info (12128): Elaborating entity "addsub" for hierarchy "alu_block:inst24|addsub:inst2"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "alu_block:inst24|addsub:inst2|lpm_add_sub:LPM_ADD_SUB_component"
Info (12130): Elaborated megafunction instantiation "alu_block:inst24|addsub:inst2|lpm_add_sub:LPM_ADD_SUB_component"
Info (12133): Instantiated megafunction "alu_block:inst24|addsub:inst2|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lcg.tdf
    Info (12023): Found entity 1: add_sub_lcg
Info (12128): Elaborating entity "add_sub_lcg" for hierarchy "alu_block:inst24|addsub:inst2|lpm_add_sub:LPM_ADD_SUB_component|add_sub_lcg:auto_generated"
Warning (12125): Using design file mini_alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: mini_alu
Info (12128): Elaborating entity "mini_alu" for hierarchy "alu_block:inst24|mini_alu:inst5"
Warning (12125): Using design file alushift.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: alushift
Info (12128): Elaborating entity "alushift" for hierarchy "alu_block:inst24|alushift:inst1"
Info (12128): Elaborating entity "lpm_clshift" for hierarchy "alu_block:inst24|alushift:inst1|lpm_clshift:LPM_CLSHIFT_component"
Info (12130): Elaborated megafunction instantiation "alu_block:inst24|alushift:inst1|lpm_clshift:LPM_CLSHIFT_component"
Info (12133): Instantiated megafunction "alu_block:inst24|alushift:inst1|lpm_clshift:LPM_CLSHIFT_component" with the following parameter:
    Info (12134): Parameter "lpm_shifttype" = "LOGICAL"
    Info (12134): Parameter "lpm_type" = "LPM_CLSHIFT"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthdist" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_clshift_ukb.tdf
    Info (12023): Found entity 1: lpm_clshift_ukb
Info (12128): Elaborating entity "lpm_clshift_ukb" for hierarchy "alu_block:inst24|alushift:inst1|lpm_clshift:LPM_CLSHIFT_component|lpm_clshift_ukb:auto_generated"
Warning (12125): Using design file get_shift.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: get_shift
Info (12128): Elaborating entity "get_shift" for hierarchy "alu_block:inst24|get_shift:inst6"
Warning (12125): Using design file get_result.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: get_result
Info (12128): Elaborating entity "get_result" for hierarchy "alu_block:inst24|get_result:inst9"
Warning (12125): Using design file plsmult.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: plsmult
Info (12128): Elaborating entity "plsmult" for hierarchy "alu_block:inst24|plsmult:inst8"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "alu_block:inst24|plsmult:inst8|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "alu_block:inst24|plsmult:inst8|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "alu_block:inst24|plsmult:inst8|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=9"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "32"
    Info (12134): Parameter "lpm_widthb" = "32"
    Info (12134): Parameter "lpm_widthp" = "64"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_knq.tdf
    Info (12023): Found entity 1: mult_knq
Info (12128): Elaborating entity "mult_knq" for hierarchy "alu_block:inst24|plsmult:inst8|lpm_mult:lpm_mult_component|mult_knq:auto_generated"
Info (12128): Elaborating entity "control" for hierarchy "control:inst8"
Warning (10270): Verilog HDL Case Statement warning at control.v(89): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at control.v(36): inferring latch(es) for variable "pc_src", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "pc_src[0]" at control.v(51)
Info (10041): Inferred latch for "pc_src[1]" at control.v(51)
Info (12128): Elaborating entity "hazard_detect" for hierarchy "hazard_detect:inst20"
Info (12128): Elaborating entity "exmem_reg" for hierarchy "exmem_reg:inst1"
Info (12128): Elaborating entity "id" for hierarchy "id:inst7"
Info (12128): Elaborating entity "data_b_mux" for hierarchy "data_b_mux:inst23"
Info (12128): Elaborating entity "forwarding" for hierarchy "forwarding:inst3"
Info (12128): Elaborating entity "registers" for hierarchy "registers:inst6"
Info (12128): Elaborating entity "wb_mux" for hierarchy "wb_mux:inst15"
Info (12128): Elaborating entity "dmem" for hierarchy "dmem:inst14"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dmem:inst14|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dmem:inst14|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dmem:inst14|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "lil_procy_ram.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=1234"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "256"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fcm1.tdf
    Info (12023): Found entity 1: altsyncram_fcm1
Info (12128): Elaborating entity "altsyncram_fcm1" for hierarchy "dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lvh2.tdf
    Info (12023): Found entity 1: altsyncram_lvh2
Info (12128): Elaborating entity "altsyncram_lvh2" for hierarchy "dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|altsyncram_lvh2:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_djc2.tdf
    Info (12023): Found entity 1: altsyncram_djc2
Info (12128): Elaborating entity "altsyncram_djc2" for hierarchy "dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|altsyncram_lvh2:altsyncram1|altsyncram_djc2:altsyncram3"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf
    Info (12023): Found entity 1: decode_1oa
Info (12128): Elaborating entity "decode_1oa" for hierarchy "dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|altsyncram_lvh2:altsyncram1|altsyncram_djc2:altsyncram3|decode_1oa:decode5"
Info (12128): Elaborating entity "decode_1oa" for hierarchy "dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|altsyncram_lvh2:altsyncram1|altsyncram_djc2:altsyncram3|decode_1oa:decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ujb.tdf
    Info (12023): Found entity 1: mux_ujb
Info (12128): Elaborating entity "mux_ujb" for hierarchy "dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|altsyncram_lvh2:altsyncram1|altsyncram_djc2:altsyncram3|mux_ujb:mux7"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "825373492"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "32"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "get_addr" for hierarchy "get_addr:inst19"
Info (12128): Elaborating entity "branch_comp" for hierarchy "branch_comp:inst18"
Info (12128): Elaborating entity "data_a_mux" for hierarchy "data_a_mux:inst22"
Info (12128): Elaborating entity "a_sel" for hierarchy "a_sel:inst11"
Info (12128): Elaborating entity "b_mux" for hierarchy "b_mux:inst10"
Info (12128): Elaborating entity "imm_gen" for hierarchy "imm_gen:inst9"
Info (13014): Ignored 280 buffer(s)
    Info (13019): Ignored 280 SOFT buffer(s)
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "alu_block:inst24|plsmult:inst8|lpm_mult:lpm_mult_component|mult_knq:auto_generated|mac_out8"
        Warning (14320): Synthesized away node "alu_block:inst24|plsmult:inst8|lpm_mult:lpm_mult_component|mult_knq:auto_generated|mac_mult7"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "alu_block:inst24|plsmult:inst8|lpm_mult:lpm_mult_component|mult_knq:auto_generated|mac_mult1"
        Warning (14320): Synthesized away node "alu_block:inst24|plsmult:inst8|lpm_mult:lpm_mult_component|mult_knq:auto_generated|mac_mult3"
        Warning (14320): Synthesized away node "alu_block:inst24|plsmult:inst8|lpm_mult:lpm_mult_component|mult_knq:auto_generated|mac_mult5"
        Warning (14320): Synthesized away node "alu_block:inst24|plsmult:inst8|lpm_mult:lpm_mult_component|mult_knq:auto_generated|w569w[0]"
        Warning (14320): Synthesized away node "alu_block:inst24|plsmult:inst8|lpm_mult:lpm_mult_component|mult_knq:auto_generated|mac_out4"
        Warning (14320): Synthesized away node "alu_block:inst24|plsmult:inst8|lpm_mult:lpm_mult_component|mult_knq:auto_generated|mac_out6"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "alu_block:inst24|plsmult:inst8|lpm_mult:lpm_mult_component|mult_knq:auto_generated|mac_mult1"
        Warning (14320): Synthesized away node "alu_block:inst24|plsmult:inst8|lpm_mult:lpm_mult_component|mult_knq:auto_generated|mac_mult3"
        Warning (14320): Synthesized away node "alu_block:inst24|plsmult:inst8|lpm_mult:lpm_mult_component|mult_knq:auto_generated|mac_mult5"
        Warning (14320): Synthesized away node "alu_block:inst24|plsmult:inst8|lpm_mult:lpm_mult_component|mult_knq:auto_generated|w569w[0]"
        Warning (14320): Synthesized away node "alu_block:inst24|plsmult:inst8|lpm_mult:lpm_mult_component|mult_knq:auto_generated|mac_out4"
        Warning (14320): Synthesized away node "alu_block:inst24|plsmult:inst8|lpm_mult:lpm_mult_component|mult_knq:auto_generated|mac_out6"
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 128 registers lost all their fanouts during netlist optimizations.
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 970 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 899 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 4753 megabytes
    Info: Processing ended: Thu Apr 25 19:32:23 2019
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:14


