#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jun 11 21:40:13 2023
# Process ID: 11376
# Current directory: C:/Users/Konara/Desktop/NP/NanoProcessor_Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17880 C:\Users\Konara\Desktop\NP\NanoProcessor_Final\NanoProcessor_Final.xpr
# Log file: C:/Users/Konara/Desktop/NP/NanoProcessor_Final/vivado.log
# Journal file: C:/Users/Konara/Desktop/NP/NanoProcessor_Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.xpr
INFO: [Project 1-313] Project file moved from 'E:/NanoProcessor_Final' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 817.195 ; gain = 148.488
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NanoProcessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NanoProcessor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADD_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_SUB_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADD_SUB_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab5/Lab5.srcs/sources_1/new/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/LAB4_final/LAB4_final.srcs/sources_1/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/LAB4_final/LAB4_final.srcs/sources_1/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Mux_2_way_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_way_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Mux_2_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Program_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Seg_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Seg_7
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab5/Lab5.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/new/NanoProcessor_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessor_TB
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6396dd941a3140118996668e31f3357d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NanoProcessor_TB_behav xil_defaultlib.NanoProcessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_pkg
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_3 [add_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Seg_7 [seg_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor_tb
Built simulation snapshot NanoProcessor_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim/xsim.dir/NanoProcessor_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 21:42:03 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NanoProcessor_TB_behav -key {Behavioral:sim_1:Functional:NanoProcessor_TB} -tclbatch {NanoProcessor_TB.tcl} -view {C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg
source NanoProcessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NanoProcessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 839.574 ; gain = 16.391
save_wave_config {C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NanoProcessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NanoProcessor_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6396dd941a3140118996668e31f3357d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NanoProcessor_TB_behav xil_defaultlib.NanoProcessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NanoProcessor_TB_behav -key {Behavioral:sim_1:Functional:NanoProcessor_TB} -tclbatch {NanoProcessor_TB.tcl} -view {C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg
source NanoProcessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NanoProcessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NanoProcessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NanoProcessor_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6396dd941a3140118996668e31f3357d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NanoProcessor_TB_behav xil_defaultlib.NanoProcessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NanoProcessor_TB_behav -key {Behavioral:sim_1:Functional:NanoProcessor_TB} -tclbatch {NanoProcessor_TB.tcl} -view {C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg
source NanoProcessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NanoProcessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top Register_Bank_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Register_Bank_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Register_Bank_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/new/Register_Bank_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank_TB
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6396dd941a3140118996668e31f3357d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Register_Bank_TB_behav xil_defaultlib.Register_Bank_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_pkg
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.register_bank_tb
Built simulation snapshot Register_Bank_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim/xsim.dir/Register_Bank_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 21:56:19 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Register_Bank_TB_behav -key {Behavioral:sim_1:Functional:Register_Bank_TB} -tclbatch {Register_Bank_TB.tcl} -view {C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg
WARNING: Simulation object /NanoProcessor_TB/Res was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/Overflow was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/Zero was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/Reg_out was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/Clk was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Register_Bank_0/EN was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Register_Bank_0/D was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Register_Bank_0/CLK was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Register_Bank_0/RES was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Register_Bank_0/Q was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/I was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/Reg_Check was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/Reg_A_Sel was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/Reg_B_Sel was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/Add_Sub_Sel was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/Imd_Val was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/Load_Sel was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/Reg_EN was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/Jmp_Flag was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/Ad_Jmp was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/R_EN was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/MOVI was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/ADD was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/NEG was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/JZR was not found in the design.
source Register_Bank_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Register_Bank_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 879.766 ; gain = 8.020
save_wave_config {C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Register_Bank_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Register_Bank_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6396dd941a3140118996668e31f3357d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Register_Bank_TB_behav xil_defaultlib.Register_Bank_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_pkg
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.register_bank_tb
Built simulation snapshot Register_Bank_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Register_Bank_TB_behav -key {Behavioral:sim_1:Functional:Register_Bank_TB} -tclbatch {Register_Bank_TB.tcl} -view {C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg
source Register_Bank_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Register_Bank_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property top NanoProcessor_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_3
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NanoProcessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NanoProcessor_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6396dd941a3140118996668e31f3357d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NanoProcessor_TB_behav xil_defaultlib.NanoProcessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_pkg
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_3 [add_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Seg_7 [seg_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor_tb
Built simulation snapshot NanoProcessor_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim/xsim.dir/NanoProcessor_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 21:58:01 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NanoProcessor_TB_behav -key {Behavioral:sim_1:Functional:NanoProcessor_TB} -tclbatch {NanoProcessor_TB.tcl} -view {C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg
WARNING: Simulation object /Register_Bank_TB/RES was not found in the design.
WARNING: Simulation object /Register_Bank_TB/EN was not found in the design.
WARNING: Simulation object /Register_Bank_TB/D was not found in the design.
WARNING: Simulation object /Register_Bank_TB/Q was not found in the design.
WARNING: Simulation object /Register_Bank_TB/CLK was not found in the design.
source NanoProcessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NanoProcessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 885.590 ; gain = 0.059
save_wave_config {C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NanoProcessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NanoProcessor_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6396dd941a3140118996668e31f3357d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NanoProcessor_TB_behav xil_defaultlib.NanoProcessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NanoProcessor_TB_behav -key {Behavioral:sim_1:Functional:NanoProcessor_TB} -tclbatch {NanoProcessor_TB.tcl} -view {C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg
source NanoProcessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NanoProcessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NanoProcessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NanoProcessor_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6396dd941a3140118996668e31f3357d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NanoProcessor_TB_behav xil_defaultlib.NanoProcessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NanoProcessor_TB_behav -key {Behavioral:sim_1:Functional:NanoProcessor_TB} -tclbatch {NanoProcessor_TB.tcl} -view {C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg
source NanoProcessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NanoProcessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
save_wave_config {C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.runs/synth_1

launch_runs synth_1 -jobs 2
[Sun Jun 11 22:01:09 2023] Launched synth_1...
Run output will be captured here: C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.runs/synth_1/runme.log
save_wave_config {C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NanoProcessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NanoProcessor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab5/Lab5.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6396dd941a3140118996668e31f3357d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NanoProcessor_TB_behav xil_defaultlib.NanoProcessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_pkg
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_3 [add_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Seg_7 [seg_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor_tb
Built simulation snapshot NanoProcessor_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim/xsim.dir/NanoProcessor_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 11 22:02:18 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NanoProcessor_TB_behav -key {Behavioral:sim_1:Functional:NanoProcessor_TB} -tclbatch {NanoProcessor_TB.tcl} -view {C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg
source NanoProcessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NanoProcessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 898.527 ; gain = 0.000
save_wave_config {C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NanoProcessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NanoProcessor_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6396dd941a3140118996668e31f3357d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NanoProcessor_TB_behav xil_defaultlib.NanoProcessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NanoProcessor_TB_behav -key {Behavioral:sim_1:Functional:NanoProcessor_TB} -tclbatch {NanoProcessor_TB.tcl} -view {C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg
source NanoProcessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NanoProcessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.runs/synth_1

launch_runs synth_1 -jobs 2
[Sun Jun 11 22:07:13 2023] Launched synth_1...
Run output will be captured here: C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs synth_1 -jobs 2
[Sun Jun 11 22:07:18 2023] Launched synth_1...
Run output will be captured here: C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.runs/synth_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Sun Jun 11 22:09:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/Konara/Desktop/NP/NanoProcessor_Final/NanoProcessor_Final.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 22:24:34 2023...
