$date
  Thu May 14 19:37:47 2020
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_sr_latch $end
$var reg 1 ! set $end
$var reg 1 " rst $end
$var reg 1 # q $end
$var reg 1 $ q_bar $end
$scope module uut $end
$var reg 1 % set $end
$var reg 1 & rst $end
$var reg 1 ' q $end
$var reg 1 ( qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
1#
1$
0%
0&
1'
1(
#20000000
1!
0$
1%
0(
#40000000
0!
1"
0#
1$
0%
1&
0'
1(
#60000000
1!
1%
#80000000
