/*
 * Apple Interrupt Controller.
 *
 * Copyright (c) 2024-2026 Visual Ehrmanntraut (VisualEhrmanntraut).
 * Copyright (c) 2024-2026 Christian Inci (chris-pcguy).
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU Affero General Public License as published by
 * the Free Software Foundation, either version 3 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU Affero General Public License for more details.
 *
 * You should have received a copy of the GNU Affero General Public License
 * along with this program.  If not, see <https://www.gnu.org/licenses/>.
 */

#include "qemu/osdep.h"
#include "hw/arm/apple-silicon/dt.h"
#include "hw/intc/apple_aic.h"
#include "hw/irq.h"
#include "hw/pci/msi.h"
#include "migration/vmstate.h"
#include "qemu/bitops.h"
#include "qemu/lockable.h"
#include "qemu/log.h"
#include "qemu/module.h"
#include "qemu/timer.h"
#include "trace.h"

/*
 * AIC splits IRQs into domains (ipid)
 * In T8030 device tree, we have aic->ipid_length = 72
 * => IRQ(extInts) max nr = ((len(ipid_mask)>>2)<<5) = 0x240 (interrupts)
 * -> num domains = (0x240 + 31)>>5 = 18 (domains)
 * 0x240/18 = 32 (bits) of an uint32_t
 *
 * Commands such as REG_AIC_EIR_MASK_SET/CLR assign each domain to a 32bit
 * register. When masking/unmasking-ing IRQ n, write to (aic_base +
 * command_reg_base + (n / 32) * 4) a uint32_t which has (n % 32)-th bit set,
 * command_reg_base is 0x4100 for REG_AIC_EIR_MASK_SET, 0x4180 for
 * REG_AIC_EIR_MASK_CLR.
 *
 * T8030 uses both fast IPI, and AIC IPIs.
 * AIC IPIs' vectors are right after IRQs' vectors.
 * num IRQ + (X * 2) -> self_ipi (cpuX->cpuX)
 * num IRQ + (Y * 2) + 1 -> other_ipi (cpuX->cpuY)
 */

// TODO: this is hardcoded for T8030
#define AIC_INT_COUNT (576)
#define AIC_CPU_COUNT (6)
#define AIC_VERSION (2)

#define REG_AIC_REV (0x0000)
#define REG_AIC_CAP0 (0x0004)
#define REG_AIC_CAP1 (0x0008)
#define REG_AIC_RST (0x000C)

#define REG_AIC_GLB_CFG (0x0010)
#define AIC_GLBCFG_IEN BIT(0)
#define AIC_GLBCFG_AEWT(_t) ((_t) << 4)
#define AIC_GLBCFG_SEWT(_t) ((_t) << 8)
#define AIC_GLBCFG_AIWT(_t) ((_t) << 12)
#define AIC_GLBCFG_SIWT(_t) ((_t) << 16)
#define AIC_GLBCFG_SYNC_ACG BIT(29)
#define AIC_GLBCFG_EIR_ACG BIT(30)
#define AIC_GLBCFG_REG_ACG BIT(31)
#define AIC_GLBCFG_WT_MASK (15)
#define AIC_GLBCFG_WT_64MICRO (7)

#define REG_AIC_WHOAMI (0x2000)
#define REG_AIC_IACK (0x2004)
#define REG_AIC_IPI_SET (0x2008)
#define REG_AIC_IPI_CLR (0x200C)
#define AIC_IPI_NORMAL BIT(0)
#define AIC_IPI_SELF BIT(31)
#define REG_AIC_IPI_MASK_SET (0x2024)
#define REG_AIC_IPI_MASK_CLR (0x2028)
#define REG_AIC_IPI_DEFER_SET (0x202C)
#define REG_AIC_IPI_DEFER_CLR (0x2030)

#define REG_AIC_EIR_DEST(_n) (0x3000 + ((_n) * 4))
#define REG_AIC_EIR_SW_SET(_n) (0x4000 + ((_n) * 4))
#define REG_AIC_EIR_SW_CLR(_n) (0x4080 + ((_n) * 4))
#define REG_AIC_EIR_MASK_SET(_n) (0x4100 + ((_n) * 4))
#define REG_AIC_EIR_MASK_CLR(_n) (0x4180 + ((_n) * 4))
#define REG_AIC_EIR_INT_RO(_n) (0x4200 + ((_n) * 4))

#define REG_AIC_WHOAMI_Pn(_n) (0x5000 + ((_n) * 0x80))
#define REG_AIC_IACK_Pn(_n) (0x5004 + ((_n) * 0x80))
#define REG_AIC_IPI_SET_Pn(_n) (0x5008 + ((_n) * 0x80))
#define REG_AIC_IPI_CLR_Pn(_n) (0x500C + ((_n) * 0x80))
#define REG_AIC_IPI_MASK_SET_Pn(_n) (0x5024 + ((_n) * 0x80))
#define REG_AIC_IPI_MASK_CLR_Pn(_n) (0x5028 + ((_n) * 0x80))
#define REG_AIC_IPI_DEFER_SET_Pn(_n) (0x502C + ((_n) * 0x80))
#define REG_AIC_IPI_DEFER_CLR_Pn(_n) (0x5030 + ((_n) * 0x80))

#define kAIC_INT_SPURIOUS (0x00000)
#define kAIC_INT_EXT (0x10000)
#define kAIC_INT_IPI (0x40000)
#define kAIC_INT_IPI_NORM (0x40001)
#define kAIC_INT_IPI_SELF (0x40002)

#define AIC_INT_EXT(_v) (((_v) & 0x70000) == kAIC_INT_EXT)
#define AIC_INT_IPI(_v) (((_v) & 0x70000) == kAIC_INT_IPI)

#define AIC_INT_EXTID(_v) ((_v) & 0x3FF)

#define AIC_SRC_TO_EIR(_s) ((_s) >> 5)
#define AIC_SRC_TO_MASK(_s) (1 << ((_s) & 0x1F))
#define AIC_EIR_TO_SRC(_s, _v) (((_s) << 5) + ((_v) & 0x1F))

#define kAIC_MAX_EXTID (AIC_INT_COUNT)
#define kAIC_VEC_IPI (kAIC_MAX_EXTID)
#define kAIC_NUM_INTS (kAIC_VEC_IPI + 1)

#define kAIC_NUM_EIRS AIC_SRC_TO_EIR(kAIC_MAX_EXTID)

#define kAICWT 64000

#define kCNTFRQ (24000000)

static inline uint64_t apple_aic_emulate_timer(void)
{
    int period_ns =
        NANOSECONDS_PER_SECOND > kCNTFRQ ? NANOSECONDS_PER_SECOND / kCNTFRQ : 1;
    return qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) / period_ns;
}

/*
 * Check state and interrupt cpus, call with mutex locked
 */
static void apple_aic_update(AppleAICState *s)
{
    uint32_t intr = 0;
    uint32_t potential = 0;
    int i;

    for (i = 0; i < s->numCPU; i++) {
        s->cpus[i].pendingIPI |= s->cpus[i].deferredIPI;
        s->cpus[i].deferredIPI = 0;
    }

    for (i = 0; i < s->numCPU; i++) {
        if ((s->cpus[i].pendingIPI & AIC_IPI_SELF) & (~s->cpus[i].ipi_mask)) {
            intr |= (1 << i);
        }
        if ((~s->cpus[i].ipi_mask & AIC_IPI_NORMAL) &&
            (s->cpus[i].pendingIPI & ((1 << s->numCPU) - 1))) {
            intr |= (1 << i);
        }
    }

    i = -1;
    while ((i = find_next_bit32(s->eir_state, s->numIRQ, i + 1)) < s->numIRQ) {
        int dest;
        if ((test_bit32(i, s->eir_mask) == 0) && (dest = s->eir_dest[i])) {
            if (((intr & dest) == 0)) {
                /* The interrupt doesn't have a cpu that can process it yet */
                uint32_t cpu = find_first_bit32(&s->eir_dest[i], s->numCPU);
                intr |= (1 << cpu);
                potential |= dest;
            } else {
                int k;
                for (k = 0; k < s->numCPU; k++) {
                    if (((intr & (1 << k)) == 0) && (potential & (1 << k))) {
                        /*
                         * cpu K isn't in the interrupt list
                         * and can handle some of the previous interrupts
                         */
                        intr |= (1 << k);
                        break;
                    }
                }
            }
        }
    }
    for (i = 0; i < s->numCPU; i++) {
        if (intr & (1 << i)) {
            qemu_irq_raise(s->cpus[i].irq);
        }
    }
}

static void apple_aic_set_irq(void *opaque, int irq, int level)
{
    AppleAICState *s = opaque;

    QEMU_LOCK_GUARD(&s->mutex);

    trace_aic_set_irq(irq, level);
    trace_aic_set_irq_mask(irq, level, test_bit32(irq, s->eir_mask) != 0,
                           s->eir_dest[irq]);
    if (level) {
        set_bit32(irq, s->eir_state);
    } else {
        clear_bit32(irq, s->eir_state);
    }
}

static void apple_aic_tick(void *opaque)
{
    AppleAICState *s = opaque;

    QEMU_LOCK_GUARD(&s->mutex);

    apple_aic_update(s);

    timer_mod_ns(s->timer, qemu_clock_get_ns(QEMU_CLOCK_VIRTUAL) + kAICWT);
}

static void apple_aic_reset(DeviceState *dev)
{
    int i;
    AppleAICState *s = APPLE_AIC(dev);

    /* mask all IRQs */
    memset(s->eir_mask, 0xFF, sizeof(uint32_t) * s->numEIR);

    /* dest default to 0 */
    memset(s->eir_dest, 0, sizeof(uint32_t) * s->numIRQ);

    for (i = 0; i < s->numCPU; i++) {
        /* mask all IPI */
        s->cpus[i].ipi_mask = AIC_IPI_NORMAL | AIC_IPI_SELF;
        s->cpus[i].pendingIPI = 0;
        s->cpus[i].deferredIPI = 0;
    }
}

static void apple_aic_write(void *opaque, hwaddr addr, uint64_t data,
                            unsigned size)
{
    AppleAICCPU *o = opaque;
    AppleAICState *s = o->aic;
    uint32_t val = (uint32_t)data;

    trace_apple_aic_mmio_wr(addr, size, data);
    QEMU_LOCK_GUARD(&s->mutex);

    switch (addr) {
    case REG_AIC_RST:
        apple_aic_reset(DEVICE(s));
        break;
    case REG_AIC_GLB_CFG:
        s->global_cfg = data;
        break;
    case REG_AIC_IPI_SET: {
        int i;

        for (i = 0; i < s->numCPU; i++) {
            if (val & (1 << i)) {
                set_bit32(o->cpu_id, &s->cpus[i].pendingIPI);
                if (~s->cpus[i].ipi_mask & AIC_IPI_NORMAL) {
                    qemu_irq_raise(s->cpus[i].irq);
                }
            }
        }

        if (val & AIC_IPI_SELF) {
            o->pendingIPI |= AIC_IPI_SELF;
            if (~o->ipi_mask & AIC_IPI_SELF) {
                qemu_irq_raise(o->irq);
            }
        }
        break;
    }
    case REG_AIC_IPI_CLR: {
        int i;

        for (i = 0; i < s->numCPU; i++) {
            if (val & (1 << i)) {
                clear_bit32(o->cpu_id, &s->cpus[i].pendingIPI);
            }
        }

        if (val & AIC_IPI_SELF) {
            o->pendingIPI &= ~AIC_IPI_SELF;
        }
        break;
    }
    case REG_AIC_IPI_MASK_SET:
        o->ipi_mask |= (val & (AIC_IPI_NORMAL | AIC_IPI_SELF));
        break;
    case REG_AIC_IPI_MASK_CLR:
        o->ipi_mask &= ~(val & (AIC_IPI_NORMAL | AIC_IPI_SELF));
        break;
    case REG_AIC_IPI_DEFER_SET: {
        int i;

        for (i = 0; i < s->numCPU; i++) {
            if (val & (1 << i)) {
                set_bit32(o->cpu_id, &s->cpus[i].deferredIPI);
            }
        }

        if (val & AIC_IPI_SELF) {
            o->deferredIPI |= AIC_IPI_SELF;
        }
        break;
    }
    case REG_AIC_IPI_DEFER_CLR: {
        int i;

        for (i = 0; i < s->numCPU; i++) {
            if (val & (1 << i)) {
                clear_bit32(o->cpu_id, &s->cpus[i].deferredIPI);
            }
        }

        if (val & AIC_IPI_SELF) {
            o->deferredIPI &= ~AIC_IPI_SELF;
        }
        break;
    }
    case REG_AIC_EIR_DEST(0)... REG_AIC_EIR_DEST(AIC_INT_COUNT): {
        uint32_t vector = (addr - REG_AIC_EIR_DEST(0)) / 4;
        if (unlikely(vector >= s->numIRQ)) {
            break;
        }
        s->eir_dest[vector] = val;
        break;
    }
    case REG_AIC_EIR_SW_SET(0)... REG_AIC_EIR_SW_SET(kAIC_NUM_EIRS): {
        uint32_t eir = (addr - REG_AIC_EIR_SW_SET(0)) / 4;
        if (unlikely(eir >= s->numEIR)) {
            break;
        }
        s->eir_state[eir] |= val;
        break;
    }
    case REG_AIC_EIR_SW_CLR(0)... REG_AIC_EIR_SW_CLR(kAIC_NUM_EIRS): {
        uint32_t eir = (addr - REG_AIC_EIR_SW_CLR(0)) / 4;
        if (unlikely(eir >= s->numEIR)) {
            break;
        }
        s->eir_state[eir] &= ~val;
        break;
    }
    case REG_AIC_EIR_MASK_SET(0)... REG_AIC_EIR_MASK_SET(kAIC_NUM_EIRS): {
        uint32_t eir = (addr - REG_AIC_EIR_MASK_SET(0)) / 4;
        if (unlikely(eir >= s->numEIR)) {
            break;
        }
        s->eir_mask[eir] |= val;
        break;
    }
    case REG_AIC_EIR_MASK_CLR(0)... REG_AIC_EIR_MASK_CLR(kAIC_NUM_EIRS): {
        uint32_t eir = (addr - REG_AIC_EIR_MASK_CLR(0)) / 4;

        if (unlikely(eir >= s->numEIR)) {
            break;
        }

        s->eir_mask[eir] &= ~val;
        break;
    }
    case REG_AIC_WHOAMI_Pn(0)... REG_AIC_WHOAMI_Pn(AIC_CPU_COUNT) - 4: {
        uint32_t cpu = ((addr - 0x5000) / 0x80);
        if (unlikely(cpu >= s->numCPU)) {
            break;
        }
        addr = addr - 0x5000 + 0x2000 - 0x80 * cpu;
        qemu_mutex_unlock(&s->mutex);
        apple_aic_write(&s->cpus[cpu], addr, data, size);
        qemu_mutex_lock(&s->mutex);
        break;
    }
    default:
        qemu_log_mask(LOG_UNIMP,
                      "AIC: Write to unsupported reg 0x" HWADDR_FMT_plx
                      " cpu %u: 0x%x\n",
                      addr, o->cpu_id, val);
        break;
    }
}

static uint64_t apple_aic_read(void *opaque, hwaddr addr, unsigned size)
{
    AppleAICCPU *o = opaque;
    AppleAICState *s = o->aic;

    if (addr != REG_AIC_IACK) {
        trace_apple_aic_mmio_rd(addr, size);
    }
    QEMU_LOCK_GUARD(&s->mutex);

    switch (addr) {
    case REG_AIC_REV:
        return AIC_VERSION;
    case REG_AIC_CAP0:
        return (((uint64_t)s->numCPU - 1) << 16) | (s->numIRQ);
    case REG_AIC_GLB_CFG:
        return s->global_cfg;
    case REG_AIC_WHOAMI:
        return o->cpu_id;
    case REG_AIC_IACK: {
        int i;

        qemu_irq_lower(o->irq);
        if (o->pendingIPI & AIC_IPI_SELF & ~o->ipi_mask) {
            o->ipi_mask |= AIC_IPI_SELF;
            return kAIC_INT_IPI | kAIC_INT_IPI_SELF;
        }

        if (~o->ipi_mask & AIC_IPI_NORMAL) {
            if (o->pendingIPI & ((1 << s->numCPU) - 1)) {
                o->ipi_mask |= AIC_IPI_NORMAL;
                return kAIC_INT_IPI | kAIC_INT_IPI_NORM;
            }
        }

        i = -1;
        while ((i = find_next_bit32(s->eir_state, s->numIRQ, i + 1)) <
               s->numIRQ) {
            if (test_bit32(i, s->eir_mask) == 0) {
                if (s->eir_dest[i] & (1 << o->cpu_id)) {
                    set_bit32(i, s->eir_mask);
                    trace_aic_ack(o->cpu_id, i);
                    return kAIC_INT_EXT | AIC_INT_EXTID(i);
                }
            }
        }
        return kAIC_INT_SPURIOUS;
    }
    case REG_AIC_IPI_MASK_SET:
    case REG_AIC_IPI_MASK_CLR:
        return o->ipi_mask;
    case REG_AIC_EIR_DEST(0)... REG_AIC_EIR_DEST(AIC_INT_COUNT): {
        uint32_t vector = (addr - REG_AIC_EIR_DEST(0)) / 4;

        if (unlikely(vector >= s->numIRQ)) {
            break;
        }

        return s->eir_dest[vector];
    }
    case REG_AIC_EIR_MASK_SET(0)... REG_AIC_EIR_MASK_SET(kAIC_NUM_EIRS): {
        uint32_t eir = (addr - REG_AIC_EIR_MASK_SET(0)) / 4;

        if (unlikely(eir >= s->numEIR)) {
            break;
        }

        return s->eir_mask[eir];
    }
    case REG_AIC_EIR_MASK_CLR(0)... REG_AIC_EIR_MASK_CLR(kAIC_NUM_EIRS): {
        uint32_t eir = (addr - REG_AIC_EIR_MASK_CLR(0)) / 4;

        if (unlikely(eir >= s->numEIR)) {
            break;
        }

        return s->eir_mask[eir];
    }
    case REG_AIC_EIR_INT_RO(0)... REG_AIC_EIR_INT_RO(kAIC_NUM_EIRS): {
        uint32_t eir = (addr - REG_AIC_EIR_INT_RO(0)) / 4;

        if (unlikely(eir >= s->numEIR)) {
            break;
        }
        return s->eir_state[eir];
    }
    case REG_AIC_WHOAMI_Pn(0)... REG_AIC_WHOAMI_Pn(AIC_CPU_COUNT) - 4: {
        uint32_t cpu = ((addr - 0x5000) / 0x80);
        uint64_t val;

        if (unlikely(cpu >= s->numCPU)) {
            break;
        }

        addr = addr - 0x5000 + 0x2000 - 0x80 * cpu;
        qemu_mutex_unlock(&s->mutex);
        val = apple_aic_read(&s->cpus[cpu], addr, size);
        qemu_mutex_lock(&s->mutex);
        return val;
    }
    default:
        if (addr == s->time_base + 0x20) {
            return apple_aic_emulate_timer() & 0xFFFFFFFF;
        } else if (addr == s->time_base + 0x28) {
            return (apple_aic_emulate_timer() >> 32) & 0xFFFFFFFF;
        } else {
            qemu_log_mask(LOG_UNIMP,
                          "AIC: Read from unsupported reg 0x" HWADDR_FMT_plx
                          " cpu: %u\n",
                          addr, o->cpu_id);
        }
        break;
    }
    return -1;
}

static const MemoryRegionOps apple_aic_ops = {
    .read = apple_aic_read,
    .write = apple_aic_write,
    .endianness = DEVICE_LITTLE_ENDIAN,
    .impl.min_access_size = 4,
    .impl.max_access_size = 4,
    .valid.min_access_size = 4,
    .valid.max_access_size = 4,
    .valid.unaligned = false,
};

static void apple_aic_realize(DeviceState *dev, struct Error **errp)
{
    AppleAICState *s = APPLE_AIC(dev);
    SysBusDevice *sbd = SYS_BUS_DEVICE(dev);
    int i;

    qemu_mutex_init(&s->mutex);

    s->cpus = g_new0(AppleAICCPU, s->numCPU);

    for (i = 0; i < s->numCPU; i++) {
        AppleAICCPU *cpu = &s->cpus[i];

        cpu->aic = s;
        cpu->cpu_id = i;
        memory_region_init_io(&cpu->iomem, OBJECT(dev), &apple_aic_ops, cpu,
                              TYPE_APPLE_AIC, s->base_size);
        sysbus_init_mmio(sbd, &cpu->iomem);
        sysbus_init_irq(sbd, &cpu->irq);
    }

    qdev_init_gpio_in(dev, apple_aic_set_irq, s->numIRQ);

    assert_cmpuint(s->numCPU, !=, 0);

    s->eir_mask = g_new0(uint32_t, s->numEIR);
    s->eir_dest = g_new0(uint32_t, s->numIRQ);
    s->eir_state = g_new0(uint32_t, s->numEIR);

    s->timer = timer_new_ns(QEMU_CLOCK_VIRTUAL, apple_aic_tick, dev);
    timer_mod_ns(s->timer, kAICWT);

    msi_nonbroken = true;
}

static void apple_aic_unrealize(DeviceState *dev)
{
    AppleAICState *s = APPLE_AIC(dev);
    timer_free(s->timer);
}

SysBusDevice *apple_aic_create(uint32_t numCPU, AppleDTNode *node,
                               AppleDTNode *timebase_node)
{
    DeviceState *dev;
    AppleAICState *s;
    AppleDTProp *prop;
    hwaddr *reg;

    dev = qdev_new(TYPE_APPLE_AIC);
    s = APPLE_AIC(dev);

    s->phandle = apple_dt_get_prop_u32(node, "AAPL,phandle", &error_fatal);

    prop = apple_dt_get_prop(node, "reg");
    assert_nonnull(prop);
    reg = (hwaddr *)prop->data;
    s->base_size = reg[1];

    prop = apple_dt_get_prop(node, "ipid-mask");
    assert_nonnull(prop);
    s->numEIR = prop->len / 4;
    s->numIRQ = s->numEIR * 32;
    s->numCPU = numCPU;

    s->time_base = apple_dt_get_prop_u64(timebase_node, "reg", &error_warn) -
                   apple_dt_get_prop_u64(node, "reg", &error_warn);

    apple_dt_set_prop_u32(node, "#main-cpus", numCPU);
    apple_dt_set_prop_u32(node, "#shared-timestamps", 0);

    return SYS_BUS_DEVICE(dev);
}

static const VMStateDescription vmstate_apple_aic_cpu = {
    .name = "apple_aic_cpu",
    .version_id = 1,
    .minimum_version_id = 1,
    .fields =
        (const VMStateField[]){
            VMSTATE_UINT32(cpu_id, AppleAICCPU),
            VMSTATE_UINT32(pendingIPI, AppleAICCPU),
            VMSTATE_UINT32(deferredIPI, AppleAICCPU),
            VMSTATE_UINT32(ipi_mask, AppleAICCPU),
            VMSTATE_END_OF_LIST(),
        }
};

static const VMStateDescription vmstate_apple_aic = {
    .name = "apple_aic",
    .version_id = 1,
    .minimum_version_id = 1,
    .fields =
        (const VMStateField[]){
            VMSTATE_UINT32(numEIR, AppleAICState),
            VMSTATE_UINT32(numIRQ, AppleAICState),
            VMSTATE_UINT32(numCPU, AppleAICState),
            VMSTATE_UINT32(global_cfg, AppleAICState),
            VMSTATE_VARRAY_UINT32_ALLOC(eir_mask, AppleAICState, numEIR, 1,
                                        vmstate_info_uint32, uint32_t),
            VMSTATE_VARRAY_UINT32_ALLOC(eir_dest, AppleAICState, numIRQ, 1,
                                        vmstate_info_uint32, uint32_t),
            VMSTATE_VARRAY_UINT32_ALLOC(eir_state, AppleAICState, numEIR, 1,
                                        vmstate_info_uint32, uint32_t),
            VMSTATE_STRUCT_VARRAY_POINTER_UINT32(cpus, AppleAICState, numCPU,
                                                 vmstate_apple_aic_cpu,
                                                 AppleAICCPU),
            VMSTATE_END_OF_LIST(),
        }
};

static void apple_aic_class_init(ObjectClass *klass, const void *data)
{
    DeviceClass *dc = DEVICE_CLASS(klass);

    dc->realize = apple_aic_realize;
    dc->unrealize = apple_aic_unrealize;
    device_class_set_legacy_reset(dc, apple_aic_reset);
    dc->desc = "Apple Interrupt Controller";
    dc->vmsd = &vmstate_apple_aic;
}

static const TypeInfo apple_aic_info = {
    .name = TYPE_APPLE_AIC,
    .parent = TYPE_SYS_BUS_DEVICE,
    .instance_size = sizeof(AppleAICState),
    .class_init = apple_aic_class_init,
};

static void apple_aic_register_types(void)
{
    type_register_static(&apple_aic_info);
}

type_init(apple_aic_register_types);
