verilog work "/home/saul/projects/digital/DIGIMP/Papilio/counter/FPGA/project_1/project_1.srcs/sources_1/imports/counter/counter.v"
verilog work "/home/saul/projects/digital/DIGIMP/Papilio/counter/FPGA/project_1/project_1.srcs/sources_1/new/top.v"
