MODE_PIN1	,	V_11
ARRAY_SIZE	,	F_7
parent	,	V_7
module_clk_recalc	,	F_3
clk	,	V_1
sh7203_clk_ops	,	V_13
pfc_divisors	,	V_8
__raw_readw	,	F_2
bus_clk_recalc	,	F_4
MODE_PIN0	,	V_12
FREQCR	,	V_4
arch_init_clk_ops	,	F_5
ops	,	V_10
sh_clk_ops	,	V_9
test_mode_pin	,	F_6
rate	,	V_2
master_clk_init	,	F_1
pll1rate	,	V_3
__init	,	T_1
idx	,	V_6
pll2_mult	,	V_5
