// Generated by CIRCT unknown git version
module bsg_wormhole_router_decoder_dor_2_2_1(	// file.cleaned.mlir:2:3
  input  [4:0] target_cord_i,	// file.cleaned.mlir:2:55
               my_cord_i,	// file.cleaned.mlir:2:79
  output [4:0] req_o	// file.cleaned.mlir:2:100
);

  wire       _GEN;	// file.cleaned.mlir:45:11
  wire       _GEN_0;	// file.cleaned.mlir:44:11
  wire       _GEN_1;	// file.cleaned.mlir:43:11
  wire       N3;	// file.cleaned.mlir:42:11
  wire       N2;	// file.cleaned.mlir:40:11
  wire       _GEN_2;	// file.cleaned.mlir:38:11
  wire       _GEN_3;	// file.cleaned.mlir:34:11
  wire       _GEN_4;	// file.cleaned.mlir:33:11
  wire       _GEN_5;	// file.cleaned.mlir:29:11
  wire [4:0] _GEN_6 =
    {_GEN_2, 4'h0}
    | ({1'h0, _GEN_3, 3'h0}
       | ({2'h0, _GEN, 2'h0} | ({3'h0, _GEN_0, 1'h0} | {4'h0, _GEN_1}) & 5'h1B) & 5'h17)
    & 5'hF;	// file.cleaned.mlir:4:14, :5:14, :6:14, :8:15, :9:15, :10:15, :11:14, :12:10, :13:10, :14:10, :15:10, :16:10, :17:10, :18:10, :19:10, :20:10, :21:10, :22:11, :23:11, :34:11, :38:11, :43:11, :44:11, :45:11
  wire [1:0] _GEN_7 = {_GEN_4, 1'h0} | {1'h0, _GEN_5};	// file.cleaned.mlir:6:14, :24:11, :25:11, :26:11, :29:11, :33:11
  assign _GEN_5 = target_cord_i[1:0] == my_cord_i[1:0];	// file.cleaned.mlir:27:11, :28:11, :29:11
  wire       _GEN_8 = target_cord_i[1:0] < my_cord_i[1:0];	// file.cleaned.mlir:27:11, :28:11, :30:11
  assign _GEN_4 = target_cord_i[4:2] == my_cord_i[4:2];	// file.cleaned.mlir:31:11, :32:11, :33:11
  assign _GEN_3 = target_cord_i[4:2] < my_cord_i[4:2];	// file.cleaned.mlir:31:11, :32:11, :34:11
  assign _GEN_2 = N2 & N3;	// file.cleaned.mlir:38:11, :40:11, :42:11
  assign N2 = ~(_GEN_7[1]);	// file.cleaned.mlir:26:11, :39:11, :40:11
  assign N3 = ~(_GEN_6[3]);	// file.cleaned.mlir:23:11, :41:11, :42:11
  assign _GEN_1 = &_GEN_7;	// file.cleaned.mlir:26:11, :43:11
  assign _GEN_0 = _GEN_7[1] & _GEN_8;	// file.cleaned.mlir:26:11, :30:11, :39:11, :44:11
  assign _GEN = _GEN_7[1] & ~(_GEN_7[0]) & ~_GEN_8;	// file.cleaned.mlir:26:11, :30:11, :35:11, :36:11, :37:11, :39:11, :45:11
  assign req_o = _GEN_6;	// file.cleaned.mlir:23:11, :46:5
endmodule

