// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="vec_vec_op_streaming_vec_vec_op_streaming,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.542562,HLS_SYN_LAT=12,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=797,HLS_SYN_LUT=2829,HLS_VERSION=2020_2}" *)

module vec_vec_op_streaming (
        ap_clk,
        ap_rst_n,
        vec1_TDATA,
        vec1_TVALID,
        vec1_TREADY,
        vec1_TKEEP,
        vec1_TSTRB,
        vec1_TUSER,
        vec1_TLAST,
        vec1_TID,
        vec1_TDEST,
        vec2_TDATA,
        vec2_TVALID,
        vec2_TREADY,
        vec2_TKEEP,
        vec2_TSTRB,
        vec2_TUSER,
        vec2_TLAST,
        vec2_TID,
        vec2_TDEST,
        vec_out_TDATA,
        vec_out_TVALID,
        vec_out_TREADY,
        vec_out_TKEEP,
        vec_out_TSTRB,
        vec_out_TUSER,
        vec_out_TLAST,
        vec_out_TID,
        vec_out_TDEST,
        s_axi_BUS_A_AWVALID,
        s_axi_BUS_A_AWREADY,
        s_axi_BUS_A_AWADDR,
        s_axi_BUS_A_WVALID,
        s_axi_BUS_A_WREADY,
        s_axi_BUS_A_WDATA,
        s_axi_BUS_A_WSTRB,
        s_axi_BUS_A_ARVALID,
        s_axi_BUS_A_ARREADY,
        s_axi_BUS_A_ARADDR,
        s_axi_BUS_A_RVALID,
        s_axi_BUS_A_RREADY,
        s_axi_BUS_A_RDATA,
        s_axi_BUS_A_RRESP,
        s_axi_BUS_A_BVALID,
        s_axi_BUS_A_BREADY,
        s_axi_BUS_A_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;
parameter    C_S_AXI_BUS_A_DATA_WIDTH = 32;
parameter    C_S_AXI_BUS_A_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_BUS_A_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [127:0] vec1_TDATA;
input   vec1_TVALID;
output   vec1_TREADY;
input  [15:0] vec1_TKEEP;
input  [15:0] vec1_TSTRB;
input  [1:0] vec1_TUSER;
input  [0:0] vec1_TLAST;
input  [4:0] vec1_TID;
input  [5:0] vec1_TDEST;
input  [127:0] vec2_TDATA;
input   vec2_TVALID;
output   vec2_TREADY;
input  [15:0] vec2_TKEEP;
input  [15:0] vec2_TSTRB;
input  [1:0] vec2_TUSER;
input  [0:0] vec2_TLAST;
input  [4:0] vec2_TID;
input  [5:0] vec2_TDEST;
output  [127:0] vec_out_TDATA;
output   vec_out_TVALID;
input   vec_out_TREADY;
output  [15:0] vec_out_TKEEP;
output  [15:0] vec_out_TSTRB;
output  [1:0] vec_out_TUSER;
output  [0:0] vec_out_TLAST;
output  [4:0] vec_out_TID;
output  [5:0] vec_out_TDEST;
input   s_axi_BUS_A_AWVALID;
output   s_axi_BUS_A_AWREADY;
input  [C_S_AXI_BUS_A_ADDR_WIDTH - 1:0] s_axi_BUS_A_AWADDR;
input   s_axi_BUS_A_WVALID;
output   s_axi_BUS_A_WREADY;
input  [C_S_AXI_BUS_A_DATA_WIDTH - 1:0] s_axi_BUS_A_WDATA;
input  [C_S_AXI_BUS_A_WSTRB_WIDTH - 1:0] s_axi_BUS_A_WSTRB;
input   s_axi_BUS_A_ARVALID;
output   s_axi_BUS_A_ARREADY;
input  [C_S_AXI_BUS_A_ADDR_WIDTH - 1:0] s_axi_BUS_A_ARADDR;
output   s_axi_BUS_A_RVALID;
input   s_axi_BUS_A_RREADY;
output  [C_S_AXI_BUS_A_DATA_WIDTH - 1:0] s_axi_BUS_A_RDATA;
output  [1:0] s_axi_BUS_A_RRESP;
output   s_axi_BUS_A_BVALID;
input   s_axi_BUS_A_BREADY;
output  [1:0] s_axi_BUS_A_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [7:0] op;
wire   [7:0] op_read_read_fu_86_p2;
reg   [7:0] op_read_reg_262;
wire    grp_vector_scale_fu_92_ap_start;
wire    grp_vector_scale_fu_92_ap_done;
wire    grp_vector_scale_fu_92_ap_idle;
wire    grp_vector_scale_fu_92_ap_ready;
wire    grp_vector_scale_fu_92_vec1_TREADY;
wire   [127:0] grp_vector_scale_fu_92_vec_out_TDATA;
wire    grp_vector_scale_fu_92_vec_out_TVALID;
wire    grp_vector_scale_fu_92_vec_out_TREADY;
wire   [15:0] grp_vector_scale_fu_92_vec_out_TKEEP;
wire   [15:0] grp_vector_scale_fu_92_vec_out_TSTRB;
wire   [1:0] grp_vector_scale_fu_92_vec_out_TUSER;
wire   [0:0] grp_vector_scale_fu_92_vec_out_TLAST;
wire   [4:0] grp_vector_scale_fu_92_vec_out_TID;
wire   [5:0] grp_vector_scale_fu_92_vec_out_TDEST;
wire    grp_vector_subtract_fu_124_ap_start;
wire    grp_vector_subtract_fu_124_ap_done;
wire    grp_vector_subtract_fu_124_ap_idle;
wire    grp_vector_subtract_fu_124_ap_ready;
wire    grp_vector_subtract_fu_124_vec1_TREADY;
wire    grp_vector_subtract_fu_124_vec2_TREADY;
wire   [127:0] grp_vector_subtract_fu_124_vec_out_TDATA;
wire    grp_vector_subtract_fu_124_vec_out_TVALID;
wire    grp_vector_subtract_fu_124_vec_out_TREADY;
wire   [15:0] grp_vector_subtract_fu_124_vec_out_TKEEP;
wire   [15:0] grp_vector_subtract_fu_124_vec_out_TSTRB;
wire   [1:0] grp_vector_subtract_fu_124_vec_out_TUSER;
wire   [0:0] grp_vector_subtract_fu_124_vec_out_TLAST;
wire   [4:0] grp_vector_subtract_fu_124_vec_out_TID;
wire   [5:0] grp_vector_subtract_fu_124_vec_out_TDEST;
wire    grp_vector_add_fu_170_ap_start;
wire    grp_vector_add_fu_170_ap_done;
wire    grp_vector_add_fu_170_ap_idle;
wire    grp_vector_add_fu_170_ap_ready;
wire    grp_vector_add_fu_170_vec1_TREADY;
wire    grp_vector_add_fu_170_vec2_TREADY;
wire   [127:0] grp_vector_add_fu_170_vec_out_TDATA;
wire    grp_vector_add_fu_170_vec_out_TVALID;
wire    grp_vector_add_fu_170_vec_out_TREADY;
wire   [15:0] grp_vector_add_fu_170_vec_out_TKEEP;
wire   [15:0] grp_vector_add_fu_170_vec_out_TSTRB;
wire   [1:0] grp_vector_add_fu_170_vec_out_TUSER;
wire   [0:0] grp_vector_add_fu_170_vec_out_TLAST;
wire   [4:0] grp_vector_add_fu_170_vec_out_TID;
wire   [5:0] grp_vector_add_fu_170_vec_out_TDEST;
wire    grp_vector_add2_fu_216_ap_start;
wire    grp_vector_add2_fu_216_ap_done;
wire    grp_vector_add2_fu_216_ap_idle;
wire    grp_vector_add2_fu_216_ap_ready;
wire    grp_vector_add2_fu_216_vec1_TREADY;
wire    grp_vector_add2_fu_216_vec2_TREADY;
wire   [127:0] grp_vector_add2_fu_216_vec_out_TDATA;
wire    grp_vector_add2_fu_216_vec_out_TVALID;
wire    grp_vector_add2_fu_216_vec_out_TREADY;
wire   [15:0] grp_vector_add2_fu_216_vec_out_TKEEP;
wire   [15:0] grp_vector_add2_fu_216_vec_out_TSTRB;
wire   [1:0] grp_vector_add2_fu_216_vec_out_TUSER;
wire   [0:0] grp_vector_add2_fu_216_vec_out_TLAST;
wire   [4:0] grp_vector_add2_fu_216_vec_out_TID;
wire   [5:0] grp_vector_add2_fu_216_vec_out_TDEST;
reg    grp_vector_scale_fu_92_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_vector_subtract_fu_124_ap_start_reg;
reg    grp_vector_add_fu_170_ap_start_reg;
reg    grp_vector_add2_fu_216_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    regslice_both_vec_out_V_data_V_U_apdone_blk;
reg   [2:0] ap_NS_fsm;
reg    ap_predicate_op45_call_state2;
reg    ap_block_state2_on_subcall_done;
wire    regslice_both_vec1_V_data_V_U_apdone_blk;
wire   [127:0] vec1_TDATA_int_regslice;
wire    vec1_TVALID_int_regslice;
reg    vec1_TREADY_int_regslice;
wire    regslice_both_vec1_V_data_V_U_ack_in;
wire    regslice_both_vec1_V_keep_V_U_apdone_blk;
wire   [15:0] vec1_TKEEP_int_regslice;
wire    regslice_both_vec1_V_keep_V_U_vld_out;
wire    regslice_both_vec1_V_keep_V_U_ack_in;
wire    regslice_both_vec1_V_strb_V_U_apdone_blk;
wire   [15:0] vec1_TSTRB_int_regslice;
wire    regslice_both_vec1_V_strb_V_U_vld_out;
wire    regslice_both_vec1_V_strb_V_U_ack_in;
wire    regslice_both_vec1_V_user_V_U_apdone_blk;
wire   [1:0] vec1_TUSER_int_regslice;
wire    regslice_both_vec1_V_user_V_U_vld_out;
wire    regslice_both_vec1_V_user_V_U_ack_in;
wire    regslice_both_vec1_V_last_V_U_apdone_blk;
wire   [0:0] vec1_TLAST_int_regslice;
wire    regslice_both_vec1_V_last_V_U_vld_out;
wire    regslice_both_vec1_V_last_V_U_ack_in;
wire    regslice_both_vec1_V_id_V_U_apdone_blk;
wire   [4:0] vec1_TID_int_regslice;
wire    regslice_both_vec1_V_id_V_U_vld_out;
wire    regslice_both_vec1_V_id_V_U_ack_in;
wire    regslice_both_vec1_V_dest_V_U_apdone_blk;
wire   [5:0] vec1_TDEST_int_regslice;
wire    regslice_both_vec1_V_dest_V_U_vld_out;
wire    regslice_both_vec1_V_dest_V_U_ack_in;
wire    regslice_both_vec2_V_data_V_U_apdone_blk;
wire   [127:0] vec2_TDATA_int_regslice;
wire    vec2_TVALID_int_regslice;
reg    vec2_TREADY_int_regslice;
wire    regslice_both_vec2_V_data_V_U_ack_in;
wire    regslice_both_vec2_V_keep_V_U_apdone_blk;
wire   [15:0] vec2_TKEEP_int_regslice;
wire    regslice_both_vec2_V_keep_V_U_vld_out;
wire    regslice_both_vec2_V_keep_V_U_ack_in;
wire    regslice_both_vec2_V_strb_V_U_apdone_blk;
wire   [15:0] vec2_TSTRB_int_regslice;
wire    regslice_both_vec2_V_strb_V_U_vld_out;
wire    regslice_both_vec2_V_strb_V_U_ack_in;
wire    regslice_both_vec2_V_user_V_U_apdone_blk;
wire   [1:0] vec2_TUSER_int_regslice;
wire    regslice_both_vec2_V_user_V_U_vld_out;
wire    regslice_both_vec2_V_user_V_U_ack_in;
wire    regslice_both_vec2_V_last_V_U_apdone_blk;
wire   [0:0] vec2_TLAST_int_regslice;
wire    regslice_both_vec2_V_last_V_U_vld_out;
wire    regslice_both_vec2_V_last_V_U_ack_in;
wire    regslice_both_vec2_V_id_V_U_apdone_blk;
wire   [4:0] vec2_TID_int_regslice;
wire    regslice_both_vec2_V_id_V_U_vld_out;
wire    regslice_both_vec2_V_id_V_U_ack_in;
wire    regslice_both_vec2_V_dest_V_U_apdone_blk;
wire   [5:0] vec2_TDEST_int_regslice;
wire    regslice_both_vec2_V_dest_V_U_vld_out;
wire    regslice_both_vec2_V_dest_V_U_ack_in;
reg   [127:0] vec_out_TDATA_int_regslice;
reg    vec_out_TVALID_int_regslice;
wire    vec_out_TREADY_int_regslice;
wire    regslice_both_vec_out_V_data_V_U_vld_out;
wire    regslice_both_vec_out_V_keep_V_U_apdone_blk;
reg   [15:0] vec_out_TKEEP_int_regslice;
wire    regslice_both_vec_out_V_keep_V_U_ack_in_dummy;
wire    regslice_both_vec_out_V_keep_V_U_vld_out;
wire    regslice_both_vec_out_V_strb_V_U_apdone_blk;
reg   [15:0] vec_out_TSTRB_int_regslice;
wire    regslice_both_vec_out_V_strb_V_U_ack_in_dummy;
wire    regslice_both_vec_out_V_strb_V_U_vld_out;
wire    regslice_both_vec_out_V_user_V_U_apdone_blk;
reg   [1:0] vec_out_TUSER_int_regslice;
wire    regslice_both_vec_out_V_user_V_U_ack_in_dummy;
wire    regslice_both_vec_out_V_user_V_U_vld_out;
wire    regslice_both_vec_out_V_last_V_U_apdone_blk;
reg   [0:0] vec_out_TLAST_int_regslice;
wire    regslice_both_vec_out_V_last_V_U_ack_in_dummy;
wire    regslice_both_vec_out_V_last_V_U_vld_out;
wire    regslice_both_vec_out_V_id_V_U_apdone_blk;
reg   [4:0] vec_out_TID_int_regslice;
wire    regslice_both_vec_out_V_id_V_U_ack_in_dummy;
wire    regslice_both_vec_out_V_id_V_U_vld_out;
wire    regslice_both_vec_out_V_dest_V_U_apdone_blk;
reg   [5:0] vec_out_TDEST_int_regslice;
wire    regslice_both_vec_out_V_dest_V_U_ack_in_dummy;
wire    regslice_both_vec_out_V_dest_V_U_vld_out;
reg    ap_condition_261;
reg    ap_condition_436;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 grp_vector_scale_fu_92_ap_start_reg = 1'b0;
#0 grp_vector_subtract_fu_124_ap_start_reg = 1'b0;
#0 grp_vector_add_fu_170_ap_start_reg = 1'b0;
#0 grp_vector_add2_fu_216_ap_start_reg = 1'b0;
end

vec_vec_op_streaming_BUS_A_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_BUS_A_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_BUS_A_DATA_WIDTH ))
BUS_A_s_axi_U(
    .AWVALID(s_axi_BUS_A_AWVALID),
    .AWREADY(s_axi_BUS_A_AWREADY),
    .AWADDR(s_axi_BUS_A_AWADDR),
    .WVALID(s_axi_BUS_A_WVALID),
    .WREADY(s_axi_BUS_A_WREADY),
    .WDATA(s_axi_BUS_A_WDATA),
    .WSTRB(s_axi_BUS_A_WSTRB),
    .ARVALID(s_axi_BUS_A_ARVALID),
    .ARREADY(s_axi_BUS_A_ARREADY),
    .ARADDR(s_axi_BUS_A_ARADDR),
    .RVALID(s_axi_BUS_A_RVALID),
    .RREADY(s_axi_BUS_A_RREADY),
    .RDATA(s_axi_BUS_A_RDATA),
    .RRESP(s_axi_BUS_A_RRESP),
    .BVALID(s_axi_BUS_A_BVALID),
    .BREADY(s_axi_BUS_A_BREADY),
    .BRESP(s_axi_BUS_A_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .op(op),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

vec_vec_op_streaming_vector_scale grp_vector_scale_fu_92(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_vector_scale_fu_92_ap_start),
    .ap_done(grp_vector_scale_fu_92_ap_done),
    .ap_idle(grp_vector_scale_fu_92_ap_idle),
    .ap_ready(grp_vector_scale_fu_92_ap_ready),
    .vec1_TDATA(vec1_TDATA_int_regslice),
    .vec1_TVALID(vec1_TVALID_int_regslice),
    .vec1_TREADY(grp_vector_scale_fu_92_vec1_TREADY),
    .vec1_TKEEP(vec1_TKEEP_int_regslice),
    .vec1_TSTRB(vec1_TSTRB_int_regslice),
    .vec1_TUSER(vec1_TUSER_int_regslice),
    .vec1_TLAST(vec1_TLAST_int_regslice),
    .vec1_TID(vec1_TID_int_regslice),
    .vec1_TDEST(vec1_TDEST_int_regslice),
    .vec_out_TDATA(grp_vector_scale_fu_92_vec_out_TDATA),
    .vec_out_TVALID(grp_vector_scale_fu_92_vec_out_TVALID),
    .vec_out_TREADY(grp_vector_scale_fu_92_vec_out_TREADY),
    .vec_out_TKEEP(grp_vector_scale_fu_92_vec_out_TKEEP),
    .vec_out_TSTRB(grp_vector_scale_fu_92_vec_out_TSTRB),
    .vec_out_TUSER(grp_vector_scale_fu_92_vec_out_TUSER),
    .vec_out_TLAST(grp_vector_scale_fu_92_vec_out_TLAST),
    .vec_out_TID(grp_vector_scale_fu_92_vec_out_TID),
    .vec_out_TDEST(grp_vector_scale_fu_92_vec_out_TDEST)
);

vec_vec_op_streaming_vector_subtract grp_vector_subtract_fu_124(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_vector_subtract_fu_124_ap_start),
    .ap_done(grp_vector_subtract_fu_124_ap_done),
    .ap_idle(grp_vector_subtract_fu_124_ap_idle),
    .ap_ready(grp_vector_subtract_fu_124_ap_ready),
    .vec1_TDATA(vec1_TDATA_int_regslice),
    .vec1_TVALID(vec1_TVALID_int_regslice),
    .vec1_TREADY(grp_vector_subtract_fu_124_vec1_TREADY),
    .vec1_TKEEP(vec1_TKEEP_int_regslice),
    .vec1_TSTRB(vec1_TSTRB_int_regslice),
    .vec1_TUSER(vec1_TUSER_int_regslice),
    .vec1_TLAST(vec1_TLAST_int_regslice),
    .vec1_TID(vec1_TID_int_regslice),
    .vec1_TDEST(vec1_TDEST_int_regslice),
    .vec2_TDATA(vec2_TDATA_int_regslice),
    .vec2_TVALID(vec2_TVALID_int_regslice),
    .vec2_TREADY(grp_vector_subtract_fu_124_vec2_TREADY),
    .vec2_TKEEP(vec2_TKEEP_int_regslice),
    .vec2_TSTRB(vec2_TSTRB_int_regslice),
    .vec2_TUSER(vec2_TUSER_int_regslice),
    .vec2_TLAST(vec2_TLAST_int_regslice),
    .vec2_TID(vec2_TID_int_regslice),
    .vec2_TDEST(vec2_TDEST_int_regslice),
    .vec_out_TDATA(grp_vector_subtract_fu_124_vec_out_TDATA),
    .vec_out_TVALID(grp_vector_subtract_fu_124_vec_out_TVALID),
    .vec_out_TREADY(grp_vector_subtract_fu_124_vec_out_TREADY),
    .vec_out_TKEEP(grp_vector_subtract_fu_124_vec_out_TKEEP),
    .vec_out_TSTRB(grp_vector_subtract_fu_124_vec_out_TSTRB),
    .vec_out_TUSER(grp_vector_subtract_fu_124_vec_out_TUSER),
    .vec_out_TLAST(grp_vector_subtract_fu_124_vec_out_TLAST),
    .vec_out_TID(grp_vector_subtract_fu_124_vec_out_TID),
    .vec_out_TDEST(grp_vector_subtract_fu_124_vec_out_TDEST)
);

vec_vec_op_streaming_vector_add grp_vector_add_fu_170(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_vector_add_fu_170_ap_start),
    .ap_done(grp_vector_add_fu_170_ap_done),
    .ap_idle(grp_vector_add_fu_170_ap_idle),
    .ap_ready(grp_vector_add_fu_170_ap_ready),
    .vec1_TDATA(vec1_TDATA_int_regslice),
    .vec1_TVALID(vec1_TVALID_int_regslice),
    .vec1_TREADY(grp_vector_add_fu_170_vec1_TREADY),
    .vec1_TKEEP(vec1_TKEEP_int_regslice),
    .vec1_TSTRB(vec1_TSTRB_int_regslice),
    .vec1_TUSER(vec1_TUSER_int_regslice),
    .vec1_TLAST(vec1_TLAST_int_regslice),
    .vec1_TID(vec1_TID_int_regslice),
    .vec1_TDEST(vec1_TDEST_int_regslice),
    .vec2_TDATA(vec2_TDATA_int_regslice),
    .vec2_TVALID(vec2_TVALID_int_regslice),
    .vec2_TREADY(grp_vector_add_fu_170_vec2_TREADY),
    .vec2_TKEEP(vec2_TKEEP_int_regslice),
    .vec2_TSTRB(vec2_TSTRB_int_regslice),
    .vec2_TUSER(vec2_TUSER_int_regslice),
    .vec2_TLAST(vec2_TLAST_int_regslice),
    .vec2_TID(vec2_TID_int_regslice),
    .vec2_TDEST(vec2_TDEST_int_regslice),
    .vec_out_TDATA(grp_vector_add_fu_170_vec_out_TDATA),
    .vec_out_TVALID(grp_vector_add_fu_170_vec_out_TVALID),
    .vec_out_TREADY(grp_vector_add_fu_170_vec_out_TREADY),
    .vec_out_TKEEP(grp_vector_add_fu_170_vec_out_TKEEP),
    .vec_out_TSTRB(grp_vector_add_fu_170_vec_out_TSTRB),
    .vec_out_TUSER(grp_vector_add_fu_170_vec_out_TUSER),
    .vec_out_TLAST(grp_vector_add_fu_170_vec_out_TLAST),
    .vec_out_TID(grp_vector_add_fu_170_vec_out_TID),
    .vec_out_TDEST(grp_vector_add_fu_170_vec_out_TDEST)
);

vec_vec_op_streaming_vector_add2 grp_vector_add2_fu_216(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_vector_add2_fu_216_ap_start),
    .ap_done(grp_vector_add2_fu_216_ap_done),
    .ap_idle(grp_vector_add2_fu_216_ap_idle),
    .ap_ready(grp_vector_add2_fu_216_ap_ready),
    .vec1_TDATA(vec1_TDATA_int_regslice),
    .vec1_TVALID(vec1_TVALID_int_regslice),
    .vec1_TREADY(grp_vector_add2_fu_216_vec1_TREADY),
    .vec1_TKEEP(vec1_TKEEP_int_regslice),
    .vec1_TSTRB(vec1_TSTRB_int_regslice),
    .vec1_TUSER(vec1_TUSER_int_regslice),
    .vec1_TLAST(vec1_TLAST_int_regslice),
    .vec1_TID(vec1_TID_int_regslice),
    .vec1_TDEST(vec1_TDEST_int_regslice),
    .vec2_TDATA(vec2_TDATA_int_regslice),
    .vec2_TVALID(vec2_TVALID_int_regslice),
    .vec2_TREADY(grp_vector_add2_fu_216_vec2_TREADY),
    .vec2_TKEEP(vec2_TKEEP_int_regslice),
    .vec2_TSTRB(vec2_TSTRB_int_regslice),
    .vec2_TUSER(vec2_TUSER_int_regslice),
    .vec2_TLAST(vec2_TLAST_int_regslice),
    .vec2_TID(vec2_TID_int_regslice),
    .vec2_TDEST(vec2_TDEST_int_regslice),
    .vec_out_TDATA(grp_vector_add2_fu_216_vec_out_TDATA),
    .vec_out_TVALID(grp_vector_add2_fu_216_vec_out_TVALID),
    .vec_out_TREADY(grp_vector_add2_fu_216_vec_out_TREADY),
    .vec_out_TKEEP(grp_vector_add2_fu_216_vec_out_TKEEP),
    .vec_out_TSTRB(grp_vector_add2_fu_216_vec_out_TSTRB),
    .vec_out_TUSER(grp_vector_add2_fu_216_vec_out_TUSER),
    .vec_out_TLAST(grp_vector_add2_fu_216_vec_out_TLAST),
    .vec_out_TID(grp_vector_add2_fu_216_vec_out_TID),
    .vec_out_TDEST(grp_vector_add2_fu_216_vec_out_TDEST)
);

vec_vec_op_streaming_regslice_both #(
    .DataWidth( 128 ))
regslice_both_vec1_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(vec1_TDATA),
    .vld_in(vec1_TVALID),
    .ack_in(regslice_both_vec1_V_data_V_U_ack_in),
    .data_out(vec1_TDATA_int_regslice),
    .vld_out(vec1_TVALID_int_regslice),
    .ack_out(vec1_TREADY_int_regslice),
    .apdone_blk(regslice_both_vec1_V_data_V_U_apdone_blk)
);

vec_vec_op_streaming_regslice_both #(
    .DataWidth( 16 ))
regslice_both_vec1_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(vec1_TKEEP),
    .vld_in(vec1_TVALID),
    .ack_in(regslice_both_vec1_V_keep_V_U_ack_in),
    .data_out(vec1_TKEEP_int_regslice),
    .vld_out(regslice_both_vec1_V_keep_V_U_vld_out),
    .ack_out(vec1_TREADY_int_regslice),
    .apdone_blk(regslice_both_vec1_V_keep_V_U_apdone_blk)
);

vec_vec_op_streaming_regslice_both #(
    .DataWidth( 16 ))
regslice_both_vec1_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(vec1_TSTRB),
    .vld_in(vec1_TVALID),
    .ack_in(regslice_both_vec1_V_strb_V_U_ack_in),
    .data_out(vec1_TSTRB_int_regslice),
    .vld_out(regslice_both_vec1_V_strb_V_U_vld_out),
    .ack_out(vec1_TREADY_int_regslice),
    .apdone_blk(regslice_both_vec1_V_strb_V_U_apdone_blk)
);

vec_vec_op_streaming_regslice_both #(
    .DataWidth( 2 ))
regslice_both_vec1_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(vec1_TUSER),
    .vld_in(vec1_TVALID),
    .ack_in(regslice_both_vec1_V_user_V_U_ack_in),
    .data_out(vec1_TUSER_int_regslice),
    .vld_out(regslice_both_vec1_V_user_V_U_vld_out),
    .ack_out(vec1_TREADY_int_regslice),
    .apdone_blk(regslice_both_vec1_V_user_V_U_apdone_blk)
);

vec_vec_op_streaming_regslice_both #(
    .DataWidth( 1 ))
regslice_both_vec1_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(vec1_TLAST),
    .vld_in(vec1_TVALID),
    .ack_in(regslice_both_vec1_V_last_V_U_ack_in),
    .data_out(vec1_TLAST_int_regslice),
    .vld_out(regslice_both_vec1_V_last_V_U_vld_out),
    .ack_out(vec1_TREADY_int_regslice),
    .apdone_blk(regslice_both_vec1_V_last_V_U_apdone_blk)
);

vec_vec_op_streaming_regslice_both #(
    .DataWidth( 5 ))
regslice_both_vec1_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(vec1_TID),
    .vld_in(vec1_TVALID),
    .ack_in(regslice_both_vec1_V_id_V_U_ack_in),
    .data_out(vec1_TID_int_regslice),
    .vld_out(regslice_both_vec1_V_id_V_U_vld_out),
    .ack_out(vec1_TREADY_int_regslice),
    .apdone_blk(regslice_both_vec1_V_id_V_U_apdone_blk)
);

vec_vec_op_streaming_regslice_both #(
    .DataWidth( 6 ))
regslice_both_vec1_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(vec1_TDEST),
    .vld_in(vec1_TVALID),
    .ack_in(regslice_both_vec1_V_dest_V_U_ack_in),
    .data_out(vec1_TDEST_int_regslice),
    .vld_out(regslice_both_vec1_V_dest_V_U_vld_out),
    .ack_out(vec1_TREADY_int_regslice),
    .apdone_blk(regslice_both_vec1_V_dest_V_U_apdone_blk)
);

vec_vec_op_streaming_regslice_both #(
    .DataWidth( 128 ))
regslice_both_vec2_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(vec2_TDATA),
    .vld_in(vec2_TVALID),
    .ack_in(regslice_both_vec2_V_data_V_U_ack_in),
    .data_out(vec2_TDATA_int_regslice),
    .vld_out(vec2_TVALID_int_regslice),
    .ack_out(vec2_TREADY_int_regslice),
    .apdone_blk(regslice_both_vec2_V_data_V_U_apdone_blk)
);

vec_vec_op_streaming_regslice_both #(
    .DataWidth( 16 ))
regslice_both_vec2_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(vec2_TKEEP),
    .vld_in(vec2_TVALID),
    .ack_in(regslice_both_vec2_V_keep_V_U_ack_in),
    .data_out(vec2_TKEEP_int_regslice),
    .vld_out(regslice_both_vec2_V_keep_V_U_vld_out),
    .ack_out(vec2_TREADY_int_regslice),
    .apdone_blk(regslice_both_vec2_V_keep_V_U_apdone_blk)
);

vec_vec_op_streaming_regslice_both #(
    .DataWidth( 16 ))
regslice_both_vec2_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(vec2_TSTRB),
    .vld_in(vec2_TVALID),
    .ack_in(regslice_both_vec2_V_strb_V_U_ack_in),
    .data_out(vec2_TSTRB_int_regslice),
    .vld_out(regslice_both_vec2_V_strb_V_U_vld_out),
    .ack_out(vec2_TREADY_int_regslice),
    .apdone_blk(regslice_both_vec2_V_strb_V_U_apdone_blk)
);

vec_vec_op_streaming_regslice_both #(
    .DataWidth( 2 ))
regslice_both_vec2_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(vec2_TUSER),
    .vld_in(vec2_TVALID),
    .ack_in(regslice_both_vec2_V_user_V_U_ack_in),
    .data_out(vec2_TUSER_int_regslice),
    .vld_out(regslice_both_vec2_V_user_V_U_vld_out),
    .ack_out(vec2_TREADY_int_regslice),
    .apdone_blk(regslice_both_vec2_V_user_V_U_apdone_blk)
);

vec_vec_op_streaming_regslice_both #(
    .DataWidth( 1 ))
regslice_both_vec2_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(vec2_TLAST),
    .vld_in(vec2_TVALID),
    .ack_in(regslice_both_vec2_V_last_V_U_ack_in),
    .data_out(vec2_TLAST_int_regslice),
    .vld_out(regslice_both_vec2_V_last_V_U_vld_out),
    .ack_out(vec2_TREADY_int_regslice),
    .apdone_blk(regslice_both_vec2_V_last_V_U_apdone_blk)
);

vec_vec_op_streaming_regslice_both #(
    .DataWidth( 5 ))
regslice_both_vec2_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(vec2_TID),
    .vld_in(vec2_TVALID),
    .ack_in(regslice_both_vec2_V_id_V_U_ack_in),
    .data_out(vec2_TID_int_regslice),
    .vld_out(regslice_both_vec2_V_id_V_U_vld_out),
    .ack_out(vec2_TREADY_int_regslice),
    .apdone_blk(regslice_both_vec2_V_id_V_U_apdone_blk)
);

vec_vec_op_streaming_regslice_both #(
    .DataWidth( 6 ))
regslice_both_vec2_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(vec2_TDEST),
    .vld_in(vec2_TVALID),
    .ack_in(regslice_both_vec2_V_dest_V_U_ack_in),
    .data_out(vec2_TDEST_int_regslice),
    .vld_out(regslice_both_vec2_V_dest_V_U_vld_out),
    .ack_out(vec2_TREADY_int_regslice),
    .apdone_blk(regslice_both_vec2_V_dest_V_U_apdone_blk)
);

vec_vec_op_streaming_regslice_both #(
    .DataWidth( 128 ))
regslice_both_vec_out_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(vec_out_TDATA_int_regslice),
    .vld_in(vec_out_TVALID_int_regslice),
    .ack_in(vec_out_TREADY_int_regslice),
    .data_out(vec_out_TDATA),
    .vld_out(regslice_both_vec_out_V_data_V_U_vld_out),
    .ack_out(vec_out_TREADY),
    .apdone_blk(regslice_both_vec_out_V_data_V_U_apdone_blk)
);

vec_vec_op_streaming_regslice_both #(
    .DataWidth( 16 ))
regslice_both_vec_out_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(vec_out_TKEEP_int_regslice),
    .vld_in(vec_out_TVALID_int_regslice),
    .ack_in(regslice_both_vec_out_V_keep_V_U_ack_in_dummy),
    .data_out(vec_out_TKEEP),
    .vld_out(regslice_both_vec_out_V_keep_V_U_vld_out),
    .ack_out(vec_out_TREADY),
    .apdone_blk(regslice_both_vec_out_V_keep_V_U_apdone_blk)
);

vec_vec_op_streaming_regslice_both #(
    .DataWidth( 16 ))
regslice_both_vec_out_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(vec_out_TSTRB_int_regslice),
    .vld_in(vec_out_TVALID_int_regslice),
    .ack_in(regslice_both_vec_out_V_strb_V_U_ack_in_dummy),
    .data_out(vec_out_TSTRB),
    .vld_out(regslice_both_vec_out_V_strb_V_U_vld_out),
    .ack_out(vec_out_TREADY),
    .apdone_blk(regslice_both_vec_out_V_strb_V_U_apdone_blk)
);

vec_vec_op_streaming_regslice_both #(
    .DataWidth( 2 ))
regslice_both_vec_out_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(vec_out_TUSER_int_regslice),
    .vld_in(vec_out_TVALID_int_regslice),
    .ack_in(regslice_both_vec_out_V_user_V_U_ack_in_dummy),
    .data_out(vec_out_TUSER),
    .vld_out(regslice_both_vec_out_V_user_V_U_vld_out),
    .ack_out(vec_out_TREADY),
    .apdone_blk(regslice_both_vec_out_V_user_V_U_apdone_blk)
);

vec_vec_op_streaming_regslice_both #(
    .DataWidth( 1 ))
regslice_both_vec_out_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(vec_out_TLAST_int_regslice),
    .vld_in(vec_out_TVALID_int_regslice),
    .ack_in(regslice_both_vec_out_V_last_V_U_ack_in_dummy),
    .data_out(vec_out_TLAST),
    .vld_out(regslice_both_vec_out_V_last_V_U_vld_out),
    .ack_out(vec_out_TREADY),
    .apdone_blk(regslice_both_vec_out_V_last_V_U_apdone_blk)
);

vec_vec_op_streaming_regslice_both #(
    .DataWidth( 5 ))
regslice_both_vec_out_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(vec_out_TID_int_regslice),
    .vld_in(vec_out_TVALID_int_regslice),
    .ack_in(regslice_both_vec_out_V_id_V_U_ack_in_dummy),
    .data_out(vec_out_TID),
    .vld_out(regslice_both_vec_out_V_id_V_U_vld_out),
    .ack_out(vec_out_TREADY),
    .apdone_blk(regslice_both_vec_out_V_id_V_U_apdone_blk)
);

vec_vec_op_streaming_regslice_both #(
    .DataWidth( 6 ))
regslice_both_vec_out_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(vec_out_TDEST_int_regslice),
    .vld_in(vec_out_TVALID_int_regslice),
    .ack_in(regslice_both_vec_out_V_dest_V_U_ack_in_dummy),
    .data_out(vec_out_TDEST),
    .vld_out(regslice_both_vec_out_V_dest_V_U_vld_out),
    .ack_out(vec_out_TREADY),
    .apdone_blk(regslice_both_vec_out_V_dest_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_vector_add2_fu_216_ap_start_reg <= 1'b0;
    end else begin
        if ((~(op_read_read_fu_86_p2 == 8'd0) & ~(op_read_read_fu_86_p2 == 8'd1) & ~(op_read_read_fu_86_p2 == 8'd2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_vector_add2_fu_216_ap_start_reg <= 1'b1;
        end else if ((grp_vector_add2_fu_216_ap_ready == 1'b1)) begin
            grp_vector_add2_fu_216_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_vector_add_fu_170_ap_start_reg <= 1'b0;
    end else begin
        if (((op_read_read_fu_86_p2 == 8'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_vector_add_fu_170_ap_start_reg <= 1'b1;
        end else if ((grp_vector_add_fu_170_ap_ready == 1'b1)) begin
            grp_vector_add_fu_170_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_vector_scale_fu_92_ap_start_reg <= 1'b0;
    end else begin
        if (((op_read_read_fu_86_p2 == 8'd2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_vector_scale_fu_92_ap_start_reg <= 1'b1;
        end else if ((grp_vector_scale_fu_92_ap_ready == 1'b1)) begin
            grp_vector_scale_fu_92_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_vector_subtract_fu_124_ap_start_reg <= 1'b0;
    end else begin
        if (((op_read_read_fu_86_p2 == 8'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_vector_subtract_fu_124_ap_start_reg <= 1'b1;
        end else if ((grp_vector_subtract_fu_124_ap_ready == 1'b1)) begin
            grp_vector_subtract_fu_124_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        op_read_reg_262 <= op;
    end
end

always @ (*) begin
    if (((regslice_both_vec_out_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((regslice_both_vec_out_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((1'b1 == ap_condition_261)) begin
            vec1_TREADY_int_regslice = grp_vector_add2_fu_216_vec1_TREADY;
        end else if ((op_read_reg_262 == 8'd0)) begin
            vec1_TREADY_int_regslice = grp_vector_add_fu_170_vec1_TREADY;
        end else if ((op_read_reg_262 == 8'd1)) begin
            vec1_TREADY_int_regslice = grp_vector_subtract_fu_124_vec1_TREADY;
        end else if ((op_read_reg_262 == 8'd2)) begin
            vec1_TREADY_int_regslice = grp_vector_scale_fu_92_vec1_TREADY;
        end else begin
            vec1_TREADY_int_regslice = 1'b0;
        end
    end else begin
        vec1_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((1'b1 == ap_condition_261)) begin
            vec2_TREADY_int_regslice = grp_vector_add2_fu_216_vec2_TREADY;
        end else if ((op_read_reg_262 == 8'd0)) begin
            vec2_TREADY_int_regslice = grp_vector_add_fu_170_vec2_TREADY;
        end else if ((op_read_reg_262 == 8'd1)) begin
            vec2_TREADY_int_regslice = grp_vector_subtract_fu_124_vec2_TREADY;
        end else begin
            vec2_TREADY_int_regslice = 1'b0;
        end
    end else begin
        vec2_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((1'b1 == ap_condition_436)) begin
            vec_out_TDATA_int_regslice = grp_vector_add2_fu_216_vec_out_TDATA;
        end else if (((op_read_reg_262 == 8'd0) & (grp_vector_add_fu_170_vec_out_TVALID == 1'b1))) begin
            vec_out_TDATA_int_regslice = grp_vector_add_fu_170_vec_out_TDATA;
        end else if (((op_read_reg_262 == 8'd1) & (grp_vector_subtract_fu_124_vec_out_TVALID == 1'b1))) begin
            vec_out_TDATA_int_regslice = grp_vector_subtract_fu_124_vec_out_TDATA;
        end else if (((op_read_reg_262 == 8'd2) & (grp_vector_scale_fu_92_vec_out_TVALID == 1'b1))) begin
            vec_out_TDATA_int_regslice = grp_vector_scale_fu_92_vec_out_TDATA;
        end else begin
            vec_out_TDATA_int_regslice = 'bx;
        end
    end else begin
        vec_out_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((1'b1 == ap_condition_436)) begin
            vec_out_TDEST_int_regslice = grp_vector_add2_fu_216_vec_out_TDEST;
        end else if (((op_read_reg_262 == 8'd0) & (grp_vector_add_fu_170_vec_out_TVALID == 1'b1))) begin
            vec_out_TDEST_int_regslice = grp_vector_add_fu_170_vec_out_TDEST;
        end else if (((op_read_reg_262 == 8'd1) & (grp_vector_subtract_fu_124_vec_out_TVALID == 1'b1))) begin
            vec_out_TDEST_int_regslice = grp_vector_subtract_fu_124_vec_out_TDEST;
        end else if (((op_read_reg_262 == 8'd2) & (grp_vector_scale_fu_92_vec_out_TVALID == 1'b1))) begin
            vec_out_TDEST_int_regslice = grp_vector_scale_fu_92_vec_out_TDEST;
        end else begin
            vec_out_TDEST_int_regslice = 'bx;
        end
    end else begin
        vec_out_TDEST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((1'b1 == ap_condition_436)) begin
            vec_out_TID_int_regslice = grp_vector_add2_fu_216_vec_out_TID;
        end else if (((op_read_reg_262 == 8'd0) & (grp_vector_add_fu_170_vec_out_TVALID == 1'b1))) begin
            vec_out_TID_int_regslice = grp_vector_add_fu_170_vec_out_TID;
        end else if (((op_read_reg_262 == 8'd1) & (grp_vector_subtract_fu_124_vec_out_TVALID == 1'b1))) begin
            vec_out_TID_int_regslice = grp_vector_subtract_fu_124_vec_out_TID;
        end else if (((op_read_reg_262 == 8'd2) & (grp_vector_scale_fu_92_vec_out_TVALID == 1'b1))) begin
            vec_out_TID_int_regslice = grp_vector_scale_fu_92_vec_out_TID;
        end else begin
            vec_out_TID_int_regslice = 'bx;
        end
    end else begin
        vec_out_TID_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((1'b1 == ap_condition_436)) begin
            vec_out_TKEEP_int_regslice = grp_vector_add2_fu_216_vec_out_TKEEP;
        end else if (((op_read_reg_262 == 8'd0) & (grp_vector_add_fu_170_vec_out_TVALID == 1'b1))) begin
            vec_out_TKEEP_int_regslice = grp_vector_add_fu_170_vec_out_TKEEP;
        end else if (((op_read_reg_262 == 8'd1) & (grp_vector_subtract_fu_124_vec_out_TVALID == 1'b1))) begin
            vec_out_TKEEP_int_regslice = grp_vector_subtract_fu_124_vec_out_TKEEP;
        end else if (((op_read_reg_262 == 8'd2) & (grp_vector_scale_fu_92_vec_out_TVALID == 1'b1))) begin
            vec_out_TKEEP_int_regslice = grp_vector_scale_fu_92_vec_out_TKEEP;
        end else begin
            vec_out_TKEEP_int_regslice = 'bx;
        end
    end else begin
        vec_out_TKEEP_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((1'b1 == ap_condition_436)) begin
            vec_out_TLAST_int_regslice = grp_vector_add2_fu_216_vec_out_TLAST;
        end else if (((op_read_reg_262 == 8'd0) & (grp_vector_add_fu_170_vec_out_TVALID == 1'b1))) begin
            vec_out_TLAST_int_regslice = grp_vector_add_fu_170_vec_out_TLAST;
        end else if (((op_read_reg_262 == 8'd1) & (grp_vector_subtract_fu_124_vec_out_TVALID == 1'b1))) begin
            vec_out_TLAST_int_regslice = grp_vector_subtract_fu_124_vec_out_TLAST;
        end else if (((op_read_reg_262 == 8'd2) & (grp_vector_scale_fu_92_vec_out_TVALID == 1'b1))) begin
            vec_out_TLAST_int_regslice = grp_vector_scale_fu_92_vec_out_TLAST;
        end else begin
            vec_out_TLAST_int_regslice = 'bx;
        end
    end else begin
        vec_out_TLAST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((1'b1 == ap_condition_436)) begin
            vec_out_TSTRB_int_regslice = grp_vector_add2_fu_216_vec_out_TSTRB;
        end else if (((op_read_reg_262 == 8'd0) & (grp_vector_add_fu_170_vec_out_TVALID == 1'b1))) begin
            vec_out_TSTRB_int_regslice = grp_vector_add_fu_170_vec_out_TSTRB;
        end else if (((op_read_reg_262 == 8'd1) & (grp_vector_subtract_fu_124_vec_out_TVALID == 1'b1))) begin
            vec_out_TSTRB_int_regslice = grp_vector_subtract_fu_124_vec_out_TSTRB;
        end else if (((op_read_reg_262 == 8'd2) & (grp_vector_scale_fu_92_vec_out_TVALID == 1'b1))) begin
            vec_out_TSTRB_int_regslice = grp_vector_scale_fu_92_vec_out_TSTRB;
        end else begin
            vec_out_TSTRB_int_regslice = 'bx;
        end
    end else begin
        vec_out_TSTRB_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((1'b1 == ap_condition_436)) begin
            vec_out_TUSER_int_regslice = grp_vector_add2_fu_216_vec_out_TUSER;
        end else if (((op_read_reg_262 == 8'd0) & (grp_vector_add_fu_170_vec_out_TVALID == 1'b1))) begin
            vec_out_TUSER_int_regslice = grp_vector_add_fu_170_vec_out_TUSER;
        end else if (((op_read_reg_262 == 8'd1) & (grp_vector_subtract_fu_124_vec_out_TVALID == 1'b1))) begin
            vec_out_TUSER_int_regslice = grp_vector_subtract_fu_124_vec_out_TUSER;
        end else if (((op_read_reg_262 == 8'd2) & (grp_vector_scale_fu_92_vec_out_TVALID == 1'b1))) begin
            vec_out_TUSER_int_regslice = grp_vector_scale_fu_92_vec_out_TUSER;
        end else begin
            vec_out_TUSER_int_regslice = 'bx;
        end
    end else begin
        vec_out_TUSER_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((1'b1 == ap_condition_261)) begin
            vec_out_TVALID_int_regslice = grp_vector_add2_fu_216_vec_out_TVALID;
        end else if ((op_read_reg_262 == 8'd0)) begin
            vec_out_TVALID_int_regslice = grp_vector_add_fu_170_vec_out_TVALID;
        end else if ((op_read_reg_262 == 8'd1)) begin
            vec_out_TVALID_int_regslice = grp_vector_subtract_fu_124_vec_out_TVALID;
        end else if ((op_read_reg_262 == 8'd2)) begin
            vec_out_TVALID_int_regslice = grp_vector_scale_fu_92_vec_out_TVALID;
        end else begin
            vec_out_TVALID_int_regslice = 1'b0;
        end
    end else begin
        vec_out_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((regslice_both_vec_out_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state2_on_subcall_done = (((ap_predicate_op45_call_state2 == 1'b1) & (grp_vector_add2_fu_216_ap_done == 1'b0)) | ((grp_vector_scale_fu_92_ap_done == 1'b0) & (op_read_reg_262 == 8'd2)) | ((op_read_reg_262 == 8'd0) & (grp_vector_add_fu_170_ap_done == 1'b0)) | ((op_read_reg_262 == 8'd1) & (grp_vector_subtract_fu_124_ap_done == 1'b0)));
end

always @ (*) begin
    ap_condition_261 = (~(op_read_reg_262 == 8'd0) & ~(op_read_reg_262 == 8'd1) & ~(op_read_reg_262 == 8'd2));
end

always @ (*) begin
    ap_condition_436 = (~(op_read_reg_262 == 8'd0) & ~(op_read_reg_262 == 8'd1) & ~(op_read_reg_262 == 8'd2) & (grp_vector_add2_fu_216_vec_out_TVALID == 1'b1));
end

always @ (*) begin
    ap_predicate_op45_call_state2 = (~(op_read_reg_262 == 8'd0) & ~(op_read_reg_262 == 8'd1) & ~(op_read_reg_262 == 8'd2));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_vector_add2_fu_216_ap_start = grp_vector_add2_fu_216_ap_start_reg;

assign grp_vector_add2_fu_216_vec_out_TREADY = (vec_out_TREADY_int_regslice & ap_CS_fsm_state2);

assign grp_vector_add_fu_170_ap_start = grp_vector_add_fu_170_ap_start_reg;

assign grp_vector_add_fu_170_vec_out_TREADY = (vec_out_TREADY_int_regslice & ap_CS_fsm_state2);

assign grp_vector_scale_fu_92_ap_start = grp_vector_scale_fu_92_ap_start_reg;

assign grp_vector_scale_fu_92_vec_out_TREADY = (vec_out_TREADY_int_regslice & ap_CS_fsm_state2);

assign grp_vector_subtract_fu_124_ap_start = grp_vector_subtract_fu_124_ap_start_reg;

assign grp_vector_subtract_fu_124_vec_out_TREADY = (vec_out_TREADY_int_regslice & ap_CS_fsm_state2);

assign op_read_read_fu_86_p2 = op;

assign vec1_TREADY = regslice_both_vec1_V_data_V_U_ack_in;

assign vec2_TREADY = regslice_both_vec2_V_data_V_U_ack_in;

assign vec_out_TVALID = regslice_both_vec_out_V_data_V_U_vld_out;

endmodule //vec_vec_op_streaming
