// Seed: 278484555
module module_0 (
    input tri   id_0,
    input uwire id_1
);
  wire id_3;
endmodule
module module_0 (
    output supply0 id_0,
    input supply0 module_1,
    output wor id_2,
    input supply0 id_3,
    output wor id_4,
    input wire id_5,
    input tri1 id_6,
    input tri id_7,
    input tri1 id_8,
    input tri1 id_9
    , id_15,
    input wand id_10,
    output logic id_11,
    input tri0 id_12,
    output wand id_13
);
  always @(posedge id_12) begin : LABEL_0
    id_11 <= -1;
  end
  module_0 modCall_1 (
      id_8,
      id_8
  );
  assign modCall_1.id_0 = 0;
endmodule
