{
  "meta": {
    "desc": "Python-based Hardware Design Processing Toolkit for Verilog HDL",
    "desc_long": null,
    "home": "https://github.com/PyHDI/Pyverilog",
    "license": {
      "deprecated": false,
      "free": true,
      "fullName": "Apache License 2.0",
      "redistributable": true,
      "shortName": "asl20",
      "spdxId": "Apache-2.0",
      "url": "https://spdx.org/licenses/Apache-2.0.html"
    },
    "maintainers": [
      {
        "email": "trepetti@cs.columbia.edu",
        "github": "trepetti",
        "githubId": 25440339,
        "name": "Tom Repetti"
      }
    ]
  },
  "versions": [
    {
      "commits": [
        {
          "first": "01232229226cd028ce900f2f51485b1f1a4ace37",
          "last": "0031ccab55e72a1ca59128882f9f98de2a049226"
        }
      ],
      "name": "1.3.0"
    }
  ]
}