/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire [18:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  reg [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [47:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [50:0] celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [8:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [10:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  reg [3:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[98] & in_data[153]);
  assign celloutsig_1_13z = ~celloutsig_1_4z;
  assign celloutsig_0_17z = ~celloutsig_0_11z[0];
  assign celloutsig_1_19z = celloutsig_1_16z[21] | celloutsig_1_9z[3];
  assign celloutsig_0_6z = celloutsig_0_2z | celloutsig_0_0z[1];
  assign celloutsig_1_4z = celloutsig_1_0z | celloutsig_1_2z[1];
  assign celloutsig_1_11z = celloutsig_1_3z | celloutsig_1_7z;
  assign celloutsig_1_12z = celloutsig_1_0z | celloutsig_1_7z;
  assign celloutsig_0_8z = ~(celloutsig_0_2z ^ celloutsig_0_6z);
  assign celloutsig_0_13z = ~(in_data[59] ^ celloutsig_0_11z[2]);
  assign celloutsig_1_6z = in_data[107:99] + { celloutsig_1_5z[2:0], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_16z = in_data[146:96] & { celloutsig_1_6z[6:1], celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_15z };
  assign celloutsig_0_2z = in_data[77:67] == { celloutsig_0_0z[6:3], celloutsig_0_0z };
  assign celloutsig_1_14z = celloutsig_1_8z[7:4] > { in_data[160], celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_0_5z = ! celloutsig_0_0z[2:0];
  assign celloutsig_1_7z = celloutsig_1_5z[10:5] || celloutsig_1_5z[5:0];
  assign celloutsig_1_3z = in_data[143:123] < in_data[130:110];
  assign celloutsig_1_18z = { celloutsig_1_1z[6:1], celloutsig_1_11z } % { 1'h1, celloutsig_1_6z[4:0], celloutsig_1_10z };
  assign celloutsig_0_7z = { in_data[3:1], celloutsig_0_1z } % { 1'h1, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_16z = { celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_11z } % { 1'h1, in_data[57:34], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_11z[6:1], in_data[0] };
  assign celloutsig_1_2z = { celloutsig_1_1z[8:5], celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[7:4] };
  assign celloutsig_0_0z = in_data[52] ? in_data[6:0] : in_data[86:80];
  assign celloutsig_0_11z = celloutsig_0_9z ? { celloutsig_0_0z[6:1], celloutsig_0_4z } : { celloutsig_0_0z[2:1], celloutsig_0_7z, 1'h0 };
  assign celloutsig_0_4z = ~^ { in_data[35:22], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_3z = ^ { celloutsig_0_0z[3:0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_10z = ^ { celloutsig_1_5z[6:1], celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_1z[6:0], celloutsig_1_0z } << celloutsig_1_1z[7:0];
  assign celloutsig_0_10z = in_data[78:60] <<< { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_1_15z = ~((celloutsig_1_6z[0] & celloutsig_1_13z) | celloutsig_1_4z);
  assign celloutsig_0_1z = ~((in_data[36] & celloutsig_0_0z[6]) | in_data[38]);
  assign celloutsig_0_15z = ~((celloutsig_0_5z & in_data[11]) | celloutsig_0_14z);
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_12z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_12z = celloutsig_0_11z[3:0];
  always_latch
    if (clkin_data[128]) celloutsig_1_1z = 9'h000;
    else if (clkin_data[64]) celloutsig_1_1z = { in_data[183:176], celloutsig_1_0z };
  always_latch
    if (clkin_data[96]) celloutsig_1_5z = 11'h000;
    else if (clkin_data[32]) celloutsig_1_5z = in_data[166:156];
  always_latch
    if (!clkin_data[96]) celloutsig_1_9z = 4'h0;
    else if (clkin_data[64]) celloutsig_1_9z = celloutsig_1_2z[3:0];
  assign celloutsig_0_9z = ~((celloutsig_0_4z & celloutsig_0_3z) | (celloutsig_0_8z & celloutsig_0_3z));
  assign celloutsig_0_14z = ~((celloutsig_0_1z & celloutsig_0_12z[0]) | (celloutsig_0_1z & celloutsig_0_7z[0]));
  assign { out_data[134:128], out_data[96], out_data[63:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z[37:6], celloutsig_0_17z };
endmodule
