# do FreqDivider_Demo.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:27:32 on Apr 08,2024
# vcom -work work FreqDivider_Demo.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity FreqDivider
# -- Compiling architecture structure of FreqDivider
# End time: 16:27:32 on Apr 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:27:32 on Apr 08,2024
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FreqDivider_vhd_vec_tst
# -- Compiling architecture FreqDivider_arch of FreqDivider_vhd_vec_tst
# End time: 16:27:32 on Apr 08,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** UI-Msg: (vish-3296) Unknown option '-voptarges="+acc"-c'.
# Use the -help option for complete vsim usage.
# ** Error: Error loading design
# Executing ONERROR command at macro ./FreqDivider_Demo.do line 5
