
*** Running vivado
    with args -log toplvl.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source toplvl.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source toplvl.tcl -notrace
Command: link_design -top toplvl -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/vivado/vivado.srcs/sources_1/ip/vio_0_1/vio_0.dcp' for cell 'U_vio'
INFO: [Netlist 29-17] Analyzing 103 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: U_vio UUID: df5db474-5046-5206-b543-7050f956f59a 
Parsing XDC File [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/vivado/vivado.srcs/sources_1/ip/vio_0_1/vio_0.xdc] for cell 'U_vio'
Finished Parsing XDC File [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/vivado/vivado.srcs/sources_1/ip/vio_0_1/vio_0.xdc] for cell 'U_vio'
Parsing XDC File [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/constrains.xdc]
Finished Parsing XDC File [/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/constrains.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1498.480 ; gain = 330.613 ; free physical = 883 ; free virtual = 5610
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1595.512 ; gain = 97.031 ; free physical = 873 ; free virtual = 5600

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d60d520f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1981.074 ; gain = 385.562 ; free physical = 517 ; free virtual = 5244

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "a67759cae12ceb4f".
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2007.145 ; gain = 0.000 ; free physical = 511 ; free virtual = 5234
Phase 1 Generate And Synthesize Debug Cores | Checksum: 207445bd4

Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 2007.145 ; gain = 26.070 ; free physical = 511 ; free virtual = 5234

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1f79c727f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 2007.145 ; gain = 26.070 ; free physical = 510 ; free virtual = 5233
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1f79c727f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 2007.145 ; gain = 26.070 ; free physical = 510 ; free virtual = 5233
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1bbf0c8c0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 2007.145 ; gain = 26.070 ; free physical = 510 ; free virtual = 5233
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1bbf0c8c0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 2007.145 ; gain = 26.070 ; free physical = 510 ; free virtual = 5233
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: ff94575a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 2007.145 ; gain = 26.070 ; free physical = 510 ; free virtual = 5233
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: ff94575a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 2007.145 ; gain = 26.070 ; free physical = 510 ; free virtual = 5233
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2007.145 ; gain = 0.000 ; free physical = 510 ; free virtual = 5233
Ending Logic Optimization Task | Checksum: ff94575a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 2007.145 ; gain = 26.070 ; free physical = 510 ; free virtual = 5233

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.750 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 24 newly gated: 24 Total Ports: 64
Number of Flops added for Enable Generation: 8

Ending PowerOpt Patch Enables Task | Checksum: 2188e9bcc

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2392.484 ; gain = 0.000 ; free physical = 485 ; free virtual = 5206
Ending Power Optimization Task | Checksum: 2188e9bcc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2392.484 ; gain = 385.340 ; free physical = 491 ; free virtual = 5212

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 26cb322fe

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2392.484 ; gain = 0.000 ; free physical = 509 ; free virtual = 5215
Ending Final Cleanup Task | Checksum: 26cb322fe

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2392.484 ; gain = 0.000 ; free physical = 509 ; free virtual = 5215
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 2392.484 ; gain = 894.004 ; free physical = 509 ; free virtual = 5215
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2392.484 ; gain = 0.000 ; free physical = 506 ; free virtual = 5213
INFO: [Common 17-1381] The checkpoint '/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/vivado/vivado.runs/impl_1/toplvl_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file toplvl_drc_opted.rpt -pb toplvl_drc_opted.pb -rpx toplvl_drc_opted.rpx
Command: report_drc -file toplvl_drc_opted.rpt -pb toplvl_drc_opted.pb -rpx toplvl_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/vivado/vivado.runs/impl_1/toplvl_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2392.484 ; gain = 0.000 ; free physical = 493 ; free virtual = 5194
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18601bc94

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2392.484 ; gain = 0.000 ; free physical = 493 ; free virtual = 5194
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2392.484 ; gain = 0.000 ; free physical = 493 ; free virtual = 5194

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 53e1fe2d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2392.484 ; gain = 0.000 ; free physical = 493 ; free virtual = 5194

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: b55190ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2392.484 ; gain = 0.000 ; free physical = 481 ; free virtual = 5182

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: b55190ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2392.484 ; gain = 0.000 ; free physical = 481 ; free virtual = 5182
Phase 1 Placer Initialization | Checksum: b55190ee

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2392.484 ; gain = 0.000 ; free physical = 481 ; free virtual = 5181

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 128c94430

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2400.488 ; gain = 8.004 ; free physical = 433 ; free virtual = 5134

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 470 ; free virtual = 5169

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 10bd27319

Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 2424.500 ; gain = 32.016 ; free physical = 470 ; free virtual = 5169
Phase 2 Global Placement | Checksum: d9d9769d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 2424.500 ; gain = 32.016 ; free physical = 469 ; free virtual = 5169

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d9d9769d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 2424.500 ; gain = 32.016 ; free physical = 469 ; free virtual = 5169

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: bb2af015

Time (s): cpu = 00:00:23 ; elapsed = 00:00:05 . Memory (MB): peak = 2424.500 ; gain = 32.016 ; free physical = 469 ; free virtual = 5168

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 15b278488

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 2424.500 ; gain = 32.016 ; free physical = 469 ; free virtual = 5168

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14e2aae00

Time (s): cpu = 00:00:24 ; elapsed = 00:00:05 . Memory (MB): peak = 2424.500 ; gain = 32.016 ; free physical = 469 ; free virtual = 5168

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: abfceffb

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.500 ; gain = 32.016 ; free physical = 471 ; free virtual = 5169

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 90041729

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.500 ; gain = 32.016 ; free physical = 471 ; free virtual = 5169

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: ae430703

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.500 ; gain = 32.016 ; free physical = 471 ; free virtual = 5169
Phase 3 Detail Placement | Checksum: ae430703

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.500 ; gain = 32.016 ; free physical = 471 ; free virtual = 5169

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 7f84d715

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 7f84d715

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.500 ; gain = 32.016 ; free physical = 470 ; free virtual = 5167
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.171. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: e276bc40

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.500 ; gain = 32.016 ; free physical = 470 ; free virtual = 5167
Phase 4.1 Post Commit Optimization | Checksum: e276bc40

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.500 ; gain = 32.016 ; free physical = 470 ; free virtual = 5167

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e276bc40

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.500 ; gain = 32.016 ; free physical = 471 ; free virtual = 5167

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: e276bc40

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.500 ; gain = 32.016 ; free physical = 471 ; free virtual = 5167

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 157c016ef

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.500 ; gain = 32.016 ; free physical = 471 ; free virtual = 5167
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 157c016ef

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.500 ; gain = 32.016 ; free physical = 471 ; free virtual = 5167
Ending Placer Task | Checksum: ce79d29a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:06 . Memory (MB): peak = 2424.500 ; gain = 32.016 ; free physical = 475 ; free virtual = 5171
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:08 . Memory (MB): peak = 2424.500 ; gain = 32.016 ; free physical = 475 ; free virtual = 5171
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 467 ; free virtual = 5170
INFO: [Common 17-1381] The checkpoint '/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/vivado/vivado.runs/impl_1/toplvl_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file toplvl_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 467 ; free virtual = 5167
INFO: [runtcl-4] Executing : report_utilization -file toplvl_utilization_placed.rpt -pb toplvl_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 478 ; free virtual = 5178
INFO: [runtcl-4] Executing : report_control_sets -verbose -file toplvl_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 469 ; free virtual = 5168
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 739056e ConstDB: 0 ShapeSum: c740cd2c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1d9ea94e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 424 ; free virtual = 5115
Post Restoration Checksum: NetGraph: 4b1b324 NumContArr: 18ecf62a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1d9ea94e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 423 ; free virtual = 5117

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1d9ea94e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 397 ; free virtual = 5091

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1d9ea94e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 397 ; free virtual = 5091
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: ce4603e9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 390 ; free virtual = 5084
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.295  | TNS=0.000  | WHS=-0.155 | THS=-51.370|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: d7d2ad09

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 389 ; free virtual = 5083
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.295  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 122fc3d43

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 389 ; free virtual = 5083
Phase 2 Router Initialization | Checksum: 17734df5d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 389 ; free virtual = 5083

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fe67124b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 388 ; free virtual = 5098

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 302
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.885  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f5798f30

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 414 ; free virtual = 5119
Phase 4 Rip-up And Reroute | Checksum: 1f5798f30

Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 414 ; free virtual = 5119

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16a869395

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 415 ; free virtual = 5114
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1631a8a5e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 415 ; free virtual = 5114

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1631a8a5e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 415 ; free virtual = 5114
Phase 5 Delay and Skew Optimization | Checksum: 1631a8a5e

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 415 ; free virtual = 5114

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1720e69bc

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 414 ; free virtual = 5113
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.000  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 10150f954

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 414 ; free virtual = 5113
Phase 6 Post Hold Fix | Checksum: 10150f954

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 414 ; free virtual = 5113

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.86402 %
  Global Horizontal Routing Utilization  = 1.30262 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 109269f01

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 414 ; free virtual = 5113

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 109269f01

Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 414 ; free virtual = 5113

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14ec6ca37

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 414 ; free virtual = 5113

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.000  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14ec6ca37

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 414 ; free virtual = 5113
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 441 ; free virtual = 5140

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 441 ; free virtual = 5140
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2424.500 ; gain = 0.000 ; free physical = 441 ; free virtual = 5143
INFO: [Common 17-1381] The checkpoint '/home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/vivado/vivado.runs/impl_1/toplvl_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file toplvl_drc_routed.rpt -pb toplvl_drc_routed.pb -rpx toplvl_drc_routed.rpx
Command: report_drc -file toplvl_drc_routed.rpt -pb toplvl_drc_routed.pb -rpx toplvl_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/vivado/vivado.runs/impl_1/toplvl_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file toplvl_methodology_drc_routed.rpt -pb toplvl_methodology_drc_routed.pb -rpx toplvl_methodology_drc_routed.rpx
Command: report_methodology -file toplvl_methodology_drc_routed.rpt -pb toplvl_methodology_drc_routed.pb -rpx toplvl_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/santy/Documentos/facultad/Sistemas-digitales/Tp_Final/vivado/vivado.runs/impl_1/toplvl_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file toplvl_power_routed.rpt -pb toplvl_power_summary_routed.pb -rpx toplvl_power_routed.rpx
Command: report_power -file toplvl_power_routed.rpt -pb toplvl_power_summary_routed.pb -rpx toplvl_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file toplvl_route_status.rpt -pb toplvl_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file toplvl_timing_summary_routed.rpt -pb toplvl_timing_summary_routed.pb -rpx toplvl_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file toplvl_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file toplvl_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file toplvl_bus_skew_routed.rpt -pb toplvl_bus_skew_routed.pb -rpx toplvl_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Feb 12 22:43:11 2025...

*** Running vivado
    with args -log toplvl.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source toplvl.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source toplvl.tcl -notrace
Command: open_checkpoint toplvl_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1155.809 ; gain = 0.000 ; free physical = 1301 ; free virtual = 6014
INFO: [Netlist 29-17] Analyzing 121 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1866.863 ; gain = 0.000 ; free physical = 607 ; free virtual = 5303
Restored from archive | CPU: 0.360000 secs | Memory: 4.070633 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.36 . Memory (MB): peak = 1866.863 ; gain = 0.000 ; free physical = 607 ; free virtual = 5303
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:44 . Memory (MB): peak = 1866.863 ; gain = 711.055 ; free physical = 606 ; free virtual = 5303
Command: write_bitstream -force toplvl.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilling/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP driver_inst/rot_controler/rot/write_addr_reg_reg multiplier stage driver_inst/rot_controler/rot/write_addr_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP driver_inst/vga/pixeles/tmp_addr_reg multiplier stage driver_inst/vga/pixeles/tmp_addr_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 19 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grhf.rhf/underflow... and (the first 15 of 17 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./toplvl.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2329.879 ; gain = 463.016 ; free physical = 558 ; free virtual = 5255
INFO: [Common 17-206] Exiting Vivado at Wed Feb 12 22:44:28 2025...
