// Seed: 1649951441
module module_0 (
    input  wor   id_0,
    output wor   id_1,
    input  uwire id_2,
    output tri0  id_3,
    output uwire id_4,
    input  wor   id_5
);
  assign id_1 = id_2;
  wire id_7, id_8;
  supply1 id_9, id_10, id_11;
  wor id_12 = -1;
  always @(posedge 1) if (id_12) $display(1 & -1'b0);
  assign id_11 = 1;
  wire id_13;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wire id_0,
    input  tri1 id_1
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1
  );
endmodule
