Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Feb 20 11:10:14 2026
| Host         : DESKTOP-FAVD00F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file min_sec_stopwatch_timing_summary_routed.rpt -pb min_sec_stopwatch_timing_summary_routed.pb -rpx min_sec_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : min_sec_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.220        0.000                      0                  229        0.155        0.000                      0                  229        4.500        0.000                       0                   185  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.220        0.000                      0                  229        0.155        0.000                      0                  229        4.500        0.000                       0                   185  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 u_control_tower/r_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_min_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 3.673ns (50.395%)  route 3.615ns (49.605%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.568     5.089    u_control_tower/CLK
    SLICE_X55Y11         FDCE                                         r  u_control_tower/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.456     5.545 r  u_control_tower/r_mode_reg[1]/Q
                         net (fo=64, routed)          0.780     6.326    u_control_tower/r_mode_reg_n_0_[1]
    SLICE_X54Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.450 r  u_control_tower/r_counter2_carry_i_5/O
                         net (fo=1, routed)           0.000     6.450    u_control_tower/r_counter2_carry_i_5_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.983 r  u_control_tower/r_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.983    u_control_tower/r_counter2_carry_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.140 r  u_control_tower/r_counter2_carry__0/CO[1]
                         net (fo=3, routed)           0.649     7.789    u_control_tower/r_counter2_carry__0_n_2
    SLICE_X50Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     8.592 r  u_control_tower/r_counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.592    u_control_tower/r_counter1_carry__0_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.846 r  u_control_tower/r_counter1_carry__0_i_10/CO[0]
                         net (fo=2, routed)           0.718     9.564    u_control_tower/r_counter2[15]
    SLICE_X54Y15         LUT4 (Prop_lut4_I0_O)        0.367     9.931 r  u_control_tower/r_counter1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.931    u_control_tower/r_counter1_carry__0_i_6_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.311 r  u_control_tower/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.311    u_control_tower/r_counter1_carry__0_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.428 r  u_control_tower/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.428    u_control_tower/r_counter1_carry__1_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.585 r  u_control_tower/r_counter1_carry__2/CO[1]
                         net (fo=31, routed)          0.919    11.504    u_control_tower/r_counter1_carry__2_n_2
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.325    11.829 r  u_control_tower/r_min_counter[5]_i_1/O
                         net (fo=6, routed)           0.549    12.378    u_control_tower/r_min_counter[5]_i_1_n_0
    SLICE_X55Y13         FDCE                                         r  u_control_tower/r_min_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.447    14.788    u_control_tower/CLK
    SLICE_X55Y13         FDCE                                         r  u_control_tower/r_min_counter_reg[0]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X55Y13         FDCE (Setup_fdce_C_CE)      -0.429    14.598    u_control_tower/r_min_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 u_control_tower/r_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_min_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 3.673ns (50.395%)  route 3.615ns (49.605%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.568     5.089    u_control_tower/CLK
    SLICE_X55Y11         FDCE                                         r  u_control_tower/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.456     5.545 r  u_control_tower/r_mode_reg[1]/Q
                         net (fo=64, routed)          0.780     6.326    u_control_tower/r_mode_reg_n_0_[1]
    SLICE_X54Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.450 r  u_control_tower/r_counter2_carry_i_5/O
                         net (fo=1, routed)           0.000     6.450    u_control_tower/r_counter2_carry_i_5_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.983 r  u_control_tower/r_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.983    u_control_tower/r_counter2_carry_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.140 r  u_control_tower/r_counter2_carry__0/CO[1]
                         net (fo=3, routed)           0.649     7.789    u_control_tower/r_counter2_carry__0_n_2
    SLICE_X50Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     8.592 r  u_control_tower/r_counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.592    u_control_tower/r_counter1_carry__0_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.846 r  u_control_tower/r_counter1_carry__0_i_10/CO[0]
                         net (fo=2, routed)           0.718     9.564    u_control_tower/r_counter2[15]
    SLICE_X54Y15         LUT4 (Prop_lut4_I0_O)        0.367     9.931 r  u_control_tower/r_counter1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.931    u_control_tower/r_counter1_carry__0_i_6_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.311 r  u_control_tower/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.311    u_control_tower/r_counter1_carry__0_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.428 r  u_control_tower/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.428    u_control_tower/r_counter1_carry__1_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.585 r  u_control_tower/r_counter1_carry__2/CO[1]
                         net (fo=31, routed)          0.919    11.504    u_control_tower/r_counter1_carry__2_n_2
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.325    11.829 r  u_control_tower/r_min_counter[5]_i_1/O
                         net (fo=6, routed)           0.549    12.378    u_control_tower/r_min_counter[5]_i_1_n_0
    SLICE_X55Y13         FDCE                                         r  u_control_tower/r_min_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.447    14.788    u_control_tower/CLK
    SLICE_X55Y13         FDCE                                         r  u_control_tower/r_min_counter_reg[1]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X55Y13         FDCE (Setup_fdce_C_CE)      -0.429    14.598    u_control_tower/r_min_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                         -12.378    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 u_control_tower/r_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_min_counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.091ns  (logic 3.673ns (51.800%)  route 3.418ns (48.200%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.568     5.089    u_control_tower/CLK
    SLICE_X55Y11         FDCE                                         r  u_control_tower/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.456     5.545 r  u_control_tower/r_mode_reg[1]/Q
                         net (fo=64, routed)          0.780     6.326    u_control_tower/r_mode_reg_n_0_[1]
    SLICE_X54Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.450 r  u_control_tower/r_counter2_carry_i_5/O
                         net (fo=1, routed)           0.000     6.450    u_control_tower/r_counter2_carry_i_5_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.983 r  u_control_tower/r_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.983    u_control_tower/r_counter2_carry_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.140 r  u_control_tower/r_counter2_carry__0/CO[1]
                         net (fo=3, routed)           0.649     7.789    u_control_tower/r_counter2_carry__0_n_2
    SLICE_X50Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     8.592 r  u_control_tower/r_counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.592    u_control_tower/r_counter1_carry__0_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.846 r  u_control_tower/r_counter1_carry__0_i_10/CO[0]
                         net (fo=2, routed)           0.718     9.564    u_control_tower/r_counter2[15]
    SLICE_X54Y15         LUT4 (Prop_lut4_I0_O)        0.367     9.931 r  u_control_tower/r_counter1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.931    u_control_tower/r_counter1_carry__0_i_6_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.311 r  u_control_tower/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.311    u_control_tower/r_counter1_carry__0_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.428 r  u_control_tower/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.428    u_control_tower/r_counter1_carry__1_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.585 r  u_control_tower/r_counter1_carry__2/CO[1]
                         net (fo=31, routed)          0.919    11.504    u_control_tower/r_counter1_carry__2_n_2
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.325    11.829 r  u_control_tower/r_min_counter[5]_i_1/O
                         net (fo=6, routed)           0.351    12.180    u_control_tower/r_min_counter[5]_i_1_n_0
    SLICE_X56Y14         FDCE                                         r  u_control_tower/r_min_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.448    14.789    u_control_tower/CLK
    SLICE_X56Y14         FDCE                                         r  u_control_tower/r_min_counter_reg[2]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y14         FDCE (Setup_fdce_C_CE)      -0.393    14.621    u_control_tower/r_min_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 u_control_tower/r_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_min_counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.091ns  (logic 3.673ns (51.800%)  route 3.418ns (48.200%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.568     5.089    u_control_tower/CLK
    SLICE_X55Y11         FDCE                                         r  u_control_tower/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.456     5.545 r  u_control_tower/r_mode_reg[1]/Q
                         net (fo=64, routed)          0.780     6.326    u_control_tower/r_mode_reg_n_0_[1]
    SLICE_X54Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.450 r  u_control_tower/r_counter2_carry_i_5/O
                         net (fo=1, routed)           0.000     6.450    u_control_tower/r_counter2_carry_i_5_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.983 r  u_control_tower/r_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.983    u_control_tower/r_counter2_carry_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.140 r  u_control_tower/r_counter2_carry__0/CO[1]
                         net (fo=3, routed)           0.649     7.789    u_control_tower/r_counter2_carry__0_n_2
    SLICE_X50Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     8.592 r  u_control_tower/r_counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.592    u_control_tower/r_counter1_carry__0_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.846 r  u_control_tower/r_counter1_carry__0_i_10/CO[0]
                         net (fo=2, routed)           0.718     9.564    u_control_tower/r_counter2[15]
    SLICE_X54Y15         LUT4 (Prop_lut4_I0_O)        0.367     9.931 r  u_control_tower/r_counter1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.931    u_control_tower/r_counter1_carry__0_i_6_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.311 r  u_control_tower/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.311    u_control_tower/r_counter1_carry__0_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.428 r  u_control_tower/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.428    u_control_tower/r_counter1_carry__1_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.585 r  u_control_tower/r_counter1_carry__2/CO[1]
                         net (fo=31, routed)          0.919    11.504    u_control_tower/r_counter1_carry__2_n_2
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.325    11.829 r  u_control_tower/r_min_counter[5]_i_1/O
                         net (fo=6, routed)           0.351    12.180    u_control_tower/r_min_counter[5]_i_1_n_0
    SLICE_X56Y14         FDCE                                         r  u_control_tower/r_min_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.448    14.789    u_control_tower/CLK
    SLICE_X56Y14         FDCE                                         r  u_control_tower/r_min_counter_reg[3]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y14         FDCE (Setup_fdce_C_CE)      -0.393    14.621    u_control_tower/r_min_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 u_control_tower/r_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_min_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.091ns  (logic 3.673ns (51.800%)  route 3.418ns (48.200%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.568     5.089    u_control_tower/CLK
    SLICE_X55Y11         FDCE                                         r  u_control_tower/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.456     5.545 r  u_control_tower/r_mode_reg[1]/Q
                         net (fo=64, routed)          0.780     6.326    u_control_tower/r_mode_reg_n_0_[1]
    SLICE_X54Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.450 r  u_control_tower/r_counter2_carry_i_5/O
                         net (fo=1, routed)           0.000     6.450    u_control_tower/r_counter2_carry_i_5_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.983 r  u_control_tower/r_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.983    u_control_tower/r_counter2_carry_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.140 r  u_control_tower/r_counter2_carry__0/CO[1]
                         net (fo=3, routed)           0.649     7.789    u_control_tower/r_counter2_carry__0_n_2
    SLICE_X50Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     8.592 r  u_control_tower/r_counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.592    u_control_tower/r_counter1_carry__0_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.846 r  u_control_tower/r_counter1_carry__0_i_10/CO[0]
                         net (fo=2, routed)           0.718     9.564    u_control_tower/r_counter2[15]
    SLICE_X54Y15         LUT4 (Prop_lut4_I0_O)        0.367     9.931 r  u_control_tower/r_counter1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.931    u_control_tower/r_counter1_carry__0_i_6_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.311 r  u_control_tower/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.311    u_control_tower/r_counter1_carry__0_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.428 r  u_control_tower/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.428    u_control_tower/r_counter1_carry__1_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.585 r  u_control_tower/r_counter1_carry__2/CO[1]
                         net (fo=31, routed)          0.919    11.504    u_control_tower/r_counter1_carry__2_n_2
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.325    11.829 r  u_control_tower/r_min_counter[5]_i_1/O
                         net (fo=6, routed)           0.351    12.180    u_control_tower/r_min_counter[5]_i_1_n_0
    SLICE_X56Y14         FDCE                                         r  u_control_tower/r_min_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.448    14.789    u_control_tower/CLK
    SLICE_X56Y14         FDCE                                         r  u_control_tower/r_min_counter_reg[4]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y14         FDCE (Setup_fdce_C_CE)      -0.393    14.621    u_control_tower/r_min_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.441ns  (required time - arrival time)
  Source:                 u_control_tower/r_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_min_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.091ns  (logic 3.673ns (51.800%)  route 3.418ns (48.200%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.568     5.089    u_control_tower/CLK
    SLICE_X55Y11         FDCE                                         r  u_control_tower/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.456     5.545 r  u_control_tower/r_mode_reg[1]/Q
                         net (fo=64, routed)          0.780     6.326    u_control_tower/r_mode_reg_n_0_[1]
    SLICE_X54Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.450 r  u_control_tower/r_counter2_carry_i_5/O
                         net (fo=1, routed)           0.000     6.450    u_control_tower/r_counter2_carry_i_5_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.983 r  u_control_tower/r_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.983    u_control_tower/r_counter2_carry_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.140 r  u_control_tower/r_counter2_carry__0/CO[1]
                         net (fo=3, routed)           0.649     7.789    u_control_tower/r_counter2_carry__0_n_2
    SLICE_X50Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     8.592 r  u_control_tower/r_counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.592    u_control_tower/r_counter1_carry__0_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.846 r  u_control_tower/r_counter1_carry__0_i_10/CO[0]
                         net (fo=2, routed)           0.718     9.564    u_control_tower/r_counter2[15]
    SLICE_X54Y15         LUT4 (Prop_lut4_I0_O)        0.367     9.931 r  u_control_tower/r_counter1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.931    u_control_tower/r_counter1_carry__0_i_6_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.311 r  u_control_tower/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.311    u_control_tower/r_counter1_carry__0_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.428 r  u_control_tower/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.428    u_control_tower/r_counter1_carry__1_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.585 r  u_control_tower/r_counter1_carry__2/CO[1]
                         net (fo=31, routed)          0.919    11.504    u_control_tower/r_counter1_carry__2_n_2
    SLICE_X56Y13         LUT4 (Prop_lut4_I2_O)        0.325    11.829 r  u_control_tower/r_min_counter[5]_i_1/O
                         net (fo=6, routed)           0.351    12.180    u_control_tower/r_min_counter[5]_i_1_n_0
    SLICE_X56Y14         FDCE                                         r  u_control_tower/r_min_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.448    14.789    u_control_tower/CLK
    SLICE_X56Y14         FDCE                                         r  u_control_tower/r_min_counter_reg[5]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y14         FDCE (Setup_fdce_C_CE)      -0.393    14.621    u_control_tower/r_min_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                  2.441    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 u_control_tower/r_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_sec_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 3.680ns (50.497%)  route 3.608ns (49.503%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.568     5.089    u_control_tower/CLK
    SLICE_X55Y11         FDCE                                         r  u_control_tower/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.456     5.545 r  u_control_tower/r_mode_reg[1]/Q
                         net (fo=64, routed)          0.780     6.326    u_control_tower/r_mode_reg_n_0_[1]
    SLICE_X54Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.450 r  u_control_tower/r_counter2_carry_i_5/O
                         net (fo=1, routed)           0.000     6.450    u_control_tower/r_counter2_carry_i_5_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.983 r  u_control_tower/r_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.983    u_control_tower/r_counter2_carry_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.140 r  u_control_tower/r_counter2_carry__0/CO[1]
                         net (fo=3, routed)           0.649     7.789    u_control_tower/r_counter2_carry__0_n_2
    SLICE_X50Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     8.592 r  u_control_tower/r_counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.592    u_control_tower/r_counter1_carry__0_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.846 r  u_control_tower/r_counter1_carry__0_i_10/CO[0]
                         net (fo=2, routed)           0.718     9.564    u_control_tower/r_counter2[15]
    SLICE_X54Y15         LUT4 (Prop_lut4_I0_O)        0.367     9.931 r  u_control_tower/r_counter1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.931    u_control_tower/r_counter1_carry__0_i_6_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.311 r  u_control_tower/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.311    u_control_tower/r_counter1_carry__0_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.428 r  u_control_tower/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.428    u_control_tower/r_counter1_carry__1_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.585 r  u_control_tower/r_counter1_carry__2/CO[1]
                         net (fo=31, routed)          0.919    11.504    u_control_tower/r_counter1_carry__2_n_2
    SLICE_X56Y13         LUT3 (Prop_lut3_I2_O)        0.332    11.836 r  u_control_tower/r_sec_counter[5]_i_1/O
                         net (fo=6, routed)           0.541    12.377    u_control_tower/r_sec_counter[5]_i_1_n_0
    SLICE_X56Y12         FDCE                                         r  u_control_tower/r_sec_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.449    14.790    u_control_tower/CLK
    SLICE_X56Y12         FDCE                                         r  u_control_tower/r_sec_counter_reg[0]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X56Y12         FDCE (Setup_fdce_C_CE)      -0.169    14.846    u_control_tower/r_sec_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -12.377    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 u_control_tower/r_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_sec_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 3.680ns (50.497%)  route 3.608ns (49.503%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.568     5.089    u_control_tower/CLK
    SLICE_X55Y11         FDCE                                         r  u_control_tower/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.456     5.545 r  u_control_tower/r_mode_reg[1]/Q
                         net (fo=64, routed)          0.780     6.326    u_control_tower/r_mode_reg_n_0_[1]
    SLICE_X54Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.450 r  u_control_tower/r_counter2_carry_i_5/O
                         net (fo=1, routed)           0.000     6.450    u_control_tower/r_counter2_carry_i_5_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.983 r  u_control_tower/r_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.983    u_control_tower/r_counter2_carry_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.140 r  u_control_tower/r_counter2_carry__0/CO[1]
                         net (fo=3, routed)           0.649     7.789    u_control_tower/r_counter2_carry__0_n_2
    SLICE_X50Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     8.592 r  u_control_tower/r_counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.592    u_control_tower/r_counter1_carry__0_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.846 r  u_control_tower/r_counter1_carry__0_i_10/CO[0]
                         net (fo=2, routed)           0.718     9.564    u_control_tower/r_counter2[15]
    SLICE_X54Y15         LUT4 (Prop_lut4_I0_O)        0.367     9.931 r  u_control_tower/r_counter1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.931    u_control_tower/r_counter1_carry__0_i_6_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.311 r  u_control_tower/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.311    u_control_tower/r_counter1_carry__0_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.428 r  u_control_tower/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.428    u_control_tower/r_counter1_carry__1_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.585 r  u_control_tower/r_counter1_carry__2/CO[1]
                         net (fo=31, routed)          0.919    11.504    u_control_tower/r_counter1_carry__2_n_2
    SLICE_X56Y13         LUT3 (Prop_lut3_I2_O)        0.332    11.836 r  u_control_tower/r_sec_counter[5]_i_1/O
                         net (fo=6, routed)           0.541    12.377    u_control_tower/r_sec_counter[5]_i_1_n_0
    SLICE_X56Y12         FDCE                                         r  u_control_tower/r_sec_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.449    14.790    u_control_tower/CLK
    SLICE_X56Y12         FDCE                                         r  u_control_tower/r_sec_counter_reg[1]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X56Y12         FDCE (Setup_fdce_C_CE)      -0.169    14.846    u_control_tower/r_sec_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -12.377    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 u_control_tower/r_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_sec_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 3.680ns (50.497%)  route 3.608ns (49.503%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.568     5.089    u_control_tower/CLK
    SLICE_X55Y11         FDCE                                         r  u_control_tower/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.456     5.545 r  u_control_tower/r_mode_reg[1]/Q
                         net (fo=64, routed)          0.780     6.326    u_control_tower/r_mode_reg_n_0_[1]
    SLICE_X54Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.450 r  u_control_tower/r_counter2_carry_i_5/O
                         net (fo=1, routed)           0.000     6.450    u_control_tower/r_counter2_carry_i_5_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.983 r  u_control_tower/r_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.983    u_control_tower/r_counter2_carry_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.140 r  u_control_tower/r_counter2_carry__0/CO[1]
                         net (fo=3, routed)           0.649     7.789    u_control_tower/r_counter2_carry__0_n_2
    SLICE_X50Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     8.592 r  u_control_tower/r_counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.592    u_control_tower/r_counter1_carry__0_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.846 r  u_control_tower/r_counter1_carry__0_i_10/CO[0]
                         net (fo=2, routed)           0.718     9.564    u_control_tower/r_counter2[15]
    SLICE_X54Y15         LUT4 (Prop_lut4_I0_O)        0.367     9.931 r  u_control_tower/r_counter1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.931    u_control_tower/r_counter1_carry__0_i_6_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.311 r  u_control_tower/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.311    u_control_tower/r_counter1_carry__0_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.428 r  u_control_tower/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.428    u_control_tower/r_counter1_carry__1_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.585 r  u_control_tower/r_counter1_carry__2/CO[1]
                         net (fo=31, routed)          0.919    11.504    u_control_tower/r_counter1_carry__2_n_2
    SLICE_X56Y13         LUT3 (Prop_lut3_I2_O)        0.332    11.836 r  u_control_tower/r_sec_counter[5]_i_1/O
                         net (fo=6, routed)           0.541    12.377    u_control_tower/r_sec_counter[5]_i_1_n_0
    SLICE_X56Y12         FDCE                                         r  u_control_tower/r_sec_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.449    14.790    u_control_tower/CLK
    SLICE_X56Y12         FDCE                                         r  u_control_tower/r_sec_counter_reg[4]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X56Y12         FDCE (Setup_fdce_C_CE)      -0.169    14.846    u_control_tower/r_sec_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -12.377    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 u_control_tower/r_mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_sec_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 3.680ns (50.497%)  route 3.608ns (49.503%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.568     5.089    u_control_tower/CLK
    SLICE_X55Y11         FDCE                                         r  u_control_tower/r_mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDCE (Prop_fdce_C_Q)         0.456     5.545 r  u_control_tower/r_mode_reg[1]/Q
                         net (fo=64, routed)          0.780     6.326    u_control_tower/r_mode_reg_n_0_[1]
    SLICE_X54Y12         LUT2 (Prop_lut2_I0_O)        0.124     6.450 r  u_control_tower/r_counter2_carry_i_5/O
                         net (fo=1, routed)           0.000     6.450    u_control_tower/r_counter2_carry_i_5_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.983 r  u_control_tower/r_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.983    u_control_tower/r_counter2_carry_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.140 r  u_control_tower/r_counter2_carry__0/CO[1]
                         net (fo=3, routed)           0.649     7.789    u_control_tower/r_counter2_carry__0_n_2
    SLICE_X50Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803     8.592 r  u_control_tower/r_counter1_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.592    u_control_tower/r_counter1_carry__0_i_9_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.846 r  u_control_tower/r_counter1_carry__0_i_10/CO[0]
                         net (fo=2, routed)           0.718     9.564    u_control_tower/r_counter2[15]
    SLICE_X54Y15         LUT4 (Prop_lut4_I0_O)        0.367     9.931 r  u_control_tower/r_counter1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     9.931    u_control_tower/r_counter1_carry__0_i_6_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.311 r  u_control_tower/r_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.311    u_control_tower/r_counter1_carry__0_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.428 r  u_control_tower/r_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.428    u_control_tower/r_counter1_carry__1_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.585 r  u_control_tower/r_counter1_carry__2/CO[1]
                         net (fo=31, routed)          0.919    11.504    u_control_tower/r_counter1_carry__2_n_2
    SLICE_X56Y13         LUT3 (Prop_lut3_I2_O)        0.332    11.836 r  u_control_tower/r_sec_counter[5]_i_1/O
                         net (fo=6, routed)           0.541    12.377    u_control_tower/r_sec_counter[5]_i_1_n_0
    SLICE_X56Y12         FDCE                                         r  u_control_tower/r_sec_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         1.449    14.790    u_control_tower/CLK
    SLICE_X56Y12         FDCE                                         r  u_control_tower/r_sec_counter_reg[5]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X56Y12         FDCE (Setup_fdce_C_CE)      -0.169    14.846    u_control_tower/r_sec_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -12.377    
  -------------------------------------------------------------------
                         slack                                  2.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 u_btn_debounce/U_debounce_btnR/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debounce/U_debounce_btnR/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.565     1.448    u_btn_debounce/U_debounce_btnR/CLK
    SLICE_X55Y9          FDCE                                         r  u_btn_debounce/U_debounce_btnR/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_btn_debounce/U_debounce_btnR/btn_state_reg/Q
                         net (fo=25, routed)          0.110     1.699    u_btn_debounce/U_debounce_btnR/btn_state_reg_0
    SLICE_X54Y9          LUT4 (Prop_lut4_I1_O)        0.048     1.747 r  u_btn_debounce/U_debounce_btnR/count[17]_i_1__1/O
                         net (fo=1, routed)           0.000     1.747    u_btn_debounce/U_debounce_btnR/count[17]_i_1__1_n_0
    SLICE_X54Y9          FDCE                                         r  u_btn_debounce/U_debounce_btnR/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.836     1.963    u_btn_debounce/U_debounce_btnR/CLK
    SLICE_X54Y9          FDCE                                         r  u_btn_debounce/U_debounce_btnR/count_reg[17]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X54Y9          FDCE (Hold_fdce_C_D)         0.131     1.592    u_btn_debounce/U_debounce_btnR/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_btn_debounce/U_debounce_btnR/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debounce/U_debounce_btnR/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.189ns (62.306%)  route 0.114ns (37.694%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.565     1.448    u_btn_debounce/U_debounce_btnR/CLK
    SLICE_X55Y9          FDCE                                         r  u_btn_debounce/U_debounce_btnR/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_btn_debounce/U_debounce_btnR/btn_state_reg/Q
                         net (fo=25, routed)          0.114     1.703    u_btn_debounce/U_debounce_btnR/btn_state_reg_0
    SLICE_X54Y9          LUT4 (Prop_lut4_I1_O)        0.048     1.751 r  u_btn_debounce/U_debounce_btnR/count[19]_i_1__1/O
                         net (fo=1, routed)           0.000     1.751    u_btn_debounce/U_debounce_btnR/count[19]_i_1__1_n_0
    SLICE_X54Y9          FDCE                                         r  u_btn_debounce/U_debounce_btnR/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.836     1.963    u_btn_debounce/U_debounce_btnR/CLK
    SLICE_X54Y9          FDCE                                         r  u_btn_debounce/U_debounce_btnR/count_reg[19]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X54Y9          FDCE (Hold_fdce_C_D)         0.131     1.592    u_btn_debounce/U_debounce_btnR/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 u_btn_debounce/U_debounce_btnR/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debounce/U_debounce_btnR/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.565     1.448    u_btn_debounce/U_debounce_btnR/CLK
    SLICE_X55Y9          FDCE                                         r  u_btn_debounce/U_debounce_btnR/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_btn_debounce/U_debounce_btnR/btn_state_reg/Q
                         net (fo=25, routed)          0.110     1.699    u_btn_debounce/U_debounce_btnR/btn_state_reg_0
    SLICE_X54Y9          LUT4 (Prop_lut4_I1_O)        0.045     1.744 r  u_btn_debounce/U_debounce_btnR/count[14]_i_1__1/O
                         net (fo=1, routed)           0.000     1.744    u_btn_debounce/U_debounce_btnR/count[14]_i_1__1_n_0
    SLICE_X54Y9          FDCE                                         r  u_btn_debounce/U_debounce_btnR/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.836     1.963    u_btn_debounce/U_debounce_btnR/CLK
    SLICE_X54Y9          FDCE                                         r  u_btn_debounce/U_debounce_btnR/count_reg[14]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X54Y9          FDCE (Hold_fdce_C_D)         0.120     1.581    u_btn_debounce/U_debounce_btnR/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 u_btn_debounce/U_debounce_btnR/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_btn_debounce/U_debounce_btnR/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.565     1.448    u_btn_debounce/U_debounce_btnR/CLK
    SLICE_X55Y9          FDCE                                         r  u_btn_debounce/U_debounce_btnR/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_btn_debounce/U_debounce_btnR/btn_state_reg/Q
                         net (fo=25, routed)          0.114     1.703    u_btn_debounce/U_debounce_btnR/btn_state_reg_0
    SLICE_X54Y9          LUT4 (Prop_lut4_I1_O)        0.045     1.748 r  u_btn_debounce/U_debounce_btnR/count[18]_i_1__1/O
                         net (fo=1, routed)           0.000     1.748    u_btn_debounce/U_debounce_btnR/count[18]_i_1__1_n_0
    SLICE_X54Y9          FDCE                                         r  u_btn_debounce/U_debounce_btnR/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.836     1.963    u_btn_debounce/U_debounce_btnR/CLK
    SLICE_X54Y9          FDCE                                         r  u_btn_debounce/U_debounce_btnR/count_reg[18]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X54Y9          FDCE (Hold_fdce_C_D)         0.121     1.582    u_btn_debounce/U_debounce_btnR/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 u_control_tower/r_min_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_min_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.806%)  route 0.101ns (29.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.564     1.447    u_control_tower/CLK
    SLICE_X56Y14         FDCE                                         r  u_control_tower/r_min_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y14         FDCE (Prop_fdce_C_Q)         0.148     1.595 r  u_control_tower/r_min_counter_reg[3]/Q
                         net (fo=12, routed)          0.101     1.697    u_control_tower/r_min_counter_reg_n_0_[3]
    SLICE_X56Y14         LUT6 (Prop_lut6_I0_O)        0.098     1.795 r  u_control_tower/r_min_counter[5]_i_2/O
                         net (fo=1, routed)           0.000     1.795    u_control_tower/r_min_counter[5]_i_2_n_0
    SLICE_X56Y14         FDCE                                         r  u_control_tower/r_min_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     1.959    u_control_tower/CLK
    SLICE_X56Y14         FDCE                                         r  u_control_tower/r_min_counter_reg[5]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X56Y14         FDCE (Hold_fdce_C_D)         0.121     1.568    u_control_tower/r_min_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u_btn_debounce/U_debounce_btnL/btn_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_btn_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.511%)  route 0.181ns (52.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.566     1.449    u_btn_debounce/U_debounce_btnL/CLK
    SLICE_X56Y10         FDCE                                         r  u_btn_debounce/U_debounce_btnL/btn_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  u_btn_debounce/U_debounce_btnL/btn_state_reg/Q
                         net (fo=26, routed)          0.181     1.794    u_control_tower/w_debounced_btn[0]
    SLICE_X55Y11         FDCE                                         r  u_control_tower/r_btn_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.835     1.962    u_control_tower/CLK
    SLICE_X55Y11         FDCE                                         r  u_control_tower/r_btn_reg_reg[0]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X55Y11         FDCE (Hold_fdce_C_D)         0.075     1.559    u_control_tower/r_btn_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 u_control_tower/r_min_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_min_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.227ns (56.604%)  route 0.174ns (43.396%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     1.445    u_control_tower/CLK
    SLICE_X55Y13         FDCE                                         r  u_control_tower/r_min_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.128     1.573 r  u_control_tower/r_min_counter_reg[1]/Q
                         net (fo=12, routed)          0.174     1.747    u_control_tower/r_min_counter_reg_n_0_[1]
    SLICE_X56Y14         LUT6 (Prop_lut6_I3_O)        0.099     1.846 r  u_control_tower/r_min_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.846    u_control_tower/r_min_counter[4]_i_1_n_0
    SLICE_X56Y14         FDCE                                         r  u_control_tower/r_min_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     1.959    u_control_tower/CLK
    SLICE_X56Y14         FDCE                                         r  u_control_tower/r_min_counter_reg[4]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X56Y14         FDCE (Hold_fdce_C_D)         0.121     1.602    u_control_tower/r_min_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_control_tower/r_sec_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_sec_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.246ns (63.491%)  route 0.141ns (36.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.564     1.447    u_control_tower/CLK
    SLICE_X56Y13         FDCE                                         r  u_control_tower/r_sec_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDCE (Prop_fdce_C_Q)         0.148     1.595 r  u_control_tower/r_sec_counter_reg[3]/Q
                         net (fo=6, routed)           0.141     1.737    u_control_tower/r_sec_counter[3]
    SLICE_X56Y12         LUT6 (Prop_lut6_I3_O)        0.098     1.835 r  u_control_tower/r_sec_counter[5]_i_2/O
                         net (fo=1, routed)           0.000     1.835    u_control_tower/r_sec_counter[5]_i_2_n_0
    SLICE_X56Y12         FDCE                                         r  u_control_tower/r_sec_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.833     1.960    u_control_tower/CLK
    SLICE_X56Y12         FDCE                                         r  u_control_tower/r_sec_counter_reg[5]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X56Y12         FDCE (Hold_fdce_C_D)         0.121     1.584    u_control_tower/r_sec_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 u_control_tower/r_min_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_min_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.562     1.445    u_control_tower/CLK
    SLICE_X55Y13         FDCE                                         r  u_control_tower/r_min_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  u_control_tower/r_min_counter_reg[0]/Q
                         net (fo=15, routed)          0.180     1.767    u_control_tower/r_min_counter_reg_n_0_[0]
    SLICE_X55Y13         LUT3 (Prop_lut3_I1_O)        0.042     1.809 r  u_control_tower/r_min_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.809    u_control_tower/r_min_counter[1]_i_1_n_0
    SLICE_X55Y13         FDCE                                         r  u_control_tower/r_min_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.832     1.959    u_control_tower/CLK
    SLICE_X55Y13         FDCE                                         r  u_control_tower/r_min_counter_reg[1]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X55Y13         FDCE (Hold_fdce_C_D)         0.107     1.552    u_control_tower/r_min_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 u_control_tower/r_mode_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_control_tower/r_mode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.903%)  route 0.152ns (42.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.564     1.447    u_control_tower/CLK
    SLICE_X54Y11         FDCE                                         r  u_control_tower/r_mode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDCE (Prop_fdce_C_Q)         0.164     1.611 r  u_control_tower/r_mode_reg[0]/Q
                         net (fo=59, routed)          0.152     1.763    u_control_tower/r_mode_reg_n_0_[0]
    SLICE_X55Y11         LUT6 (Prop_lut6_I1_O)        0.045     1.808 r  u_control_tower/r_mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    u_control_tower/r_mode[1]_i_1_n_0
    SLICE_X55Y11         FDCE                                         r  u_control_tower/r_mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=184, routed)         0.835     1.962    u_control_tower/CLK
    SLICE_X55Y11         FDCE                                         r  u_control_tower/r_mode_reg[1]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X55Y11         FDCE (Hold_fdce_C_D)         0.091     1.551    u_control_tower/r_mode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y14   u_blink/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y16   u_blink/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y16   u_blink/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   u_blink/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   u_blink/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   u_blink/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y17   u_blink/r_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   u_blink/r_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y18   u_blink/r_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   u_blink/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   u_blink/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   u_blink/r_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   u_blink/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   u_blink/r_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   u_blink/r_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   u_blink/r_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   u_blink/r_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   u_blink/r_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   u_blink/r_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   u_blink/r_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y14   u_blink/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   u_blink/r_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   u_blink/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   u_blink/r_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y16   u_blink/r_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   u_blink/r_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   u_blink/r_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   u_blink/r_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y17   u_blink/r_counter_reg[13]/C



