/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [6:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [19:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  reg [3:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire [22:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [2:0] celloutsig_0_42z;
  wire [14:0] celloutsig_0_44z;
  wire [5:0] celloutsig_0_46z;
  wire [2:0] celloutsig_0_4z;
  wire [12:0] celloutsig_0_54z;
  wire [4:0] celloutsig_0_57z;
  wire [7:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_64z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire [5:0] celloutsig_0_87z;
  wire celloutsig_0_89z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire [7:0] celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [10:0] _00_;
  always_latch
    if (clkin_data[64]) _00_ = 11'h000;
    else if (!celloutsig_1_19z) _00_ = celloutsig_0_44z[14:4];
  assign celloutsig_0_54z[12:2] = _00_;
  assign celloutsig_0_34z = celloutsig_0_14z ? celloutsig_0_33z : celloutsig_0_32z;
  assign celloutsig_0_35z = celloutsig_0_14z ? celloutsig_0_28z : celloutsig_0_23z;
  assign celloutsig_0_11z = celloutsig_0_5z[2] ? celloutsig_0_2z[2] : celloutsig_0_2z[1];
  assign celloutsig_0_16z = celloutsig_0_8z[2] ? celloutsig_0_7z : celloutsig_0_11z;
  assign celloutsig_0_1z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_0_33z = ~((celloutsig_0_24z[1] | in_data[2]) & (celloutsig_0_12z[3] | celloutsig_0_29z[0]));
  assign celloutsig_0_40z = ~((celloutsig_0_33z | celloutsig_0_8z[1]) & (celloutsig_0_34z | celloutsig_0_24z[5]));
  assign celloutsig_0_90z = ~((celloutsig_0_9z[4] | celloutsig_0_42z[0]) & (celloutsig_0_2z[1] | celloutsig_0_87z[5]));
  assign celloutsig_0_13z = ~((celloutsig_0_4z[0] | celloutsig_0_4z[1]) & (celloutsig_0_0z | celloutsig_0_3z[16]));
  assign celloutsig_0_19z = ~((celloutsig_0_18z | celloutsig_0_16z) & (celloutsig_0_3z[22] | celloutsig_0_1z));
  assign celloutsig_0_21z = ~((celloutsig_0_1z | celloutsig_0_11z) & (celloutsig_0_13z | celloutsig_0_2z[1]));
  assign celloutsig_0_28z = ~((celloutsig_0_1z | celloutsig_0_11z) & (celloutsig_0_7z | celloutsig_0_20z[6]));
  assign celloutsig_1_19z = celloutsig_1_14z | celloutsig_1_6z[1];
  assign celloutsig_0_26z = celloutsig_0_23z | celloutsig_0_18z;
  assign celloutsig_0_32z = celloutsig_0_18z ^ celloutsig_0_11z;
  assign celloutsig_0_36z = celloutsig_0_29z[1] ^ celloutsig_0_21z;
  assign celloutsig_0_41z = celloutsig_0_30z[2] ^ celloutsig_0_28z;
  assign celloutsig_0_89z = celloutsig_0_22z ^ celloutsig_0_57z[3];
  assign celloutsig_1_4z = celloutsig_1_2z[5] ^ celloutsig_1_1z[1];
  assign celloutsig_0_6z = in_data[67:65] & celloutsig_0_4z;
  assign celloutsig_1_1z = celloutsig_1_0z[2:0] & celloutsig_1_0z[3:1];
  assign celloutsig_1_2z = { in_data[181:177], celloutsig_1_1z } & { in_data[185:181], celloutsig_1_1z };
  assign celloutsig_0_7z = { celloutsig_0_5z[6:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z } == { celloutsig_0_3z[12:6], celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_0z[7], celloutsig_1_7z } == { celloutsig_1_6z[1:0], celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[74:69] < in_data[28:23];
  assign celloutsig_1_14z = celloutsig_1_4z & ~(in_data[114]);
  assign celloutsig_0_23z = celloutsig_0_5z[6] & ~(celloutsig_0_3z[18]);
  assign celloutsig_0_46z = celloutsig_0_12z[11:6] * { celloutsig_0_9z[4:2], celloutsig_0_17z, celloutsig_0_32z, celloutsig_0_2z[1] };
  assign celloutsig_0_57z = { celloutsig_0_46z[3], celloutsig_0_34z, celloutsig_0_36z, celloutsig_0_13z, celloutsig_0_19z } * { celloutsig_0_54z[5:2], celloutsig_0_18z };
  assign celloutsig_0_5z = ~ in_data[16:9];
  assign celloutsig_0_64z = ~ { celloutsig_0_54z[7:5], celloutsig_0_15z };
  assign celloutsig_0_30z = celloutsig_0_3z[13:5] | celloutsig_0_27z[17:9];
  assign celloutsig_0_4z = { celloutsig_0_3z[1:0], celloutsig_0_0z } | in_data[44:42];
  assign celloutsig_0_9z = { celloutsig_0_3z[9:5], celloutsig_0_2z } | { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } | { in_data[52], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_80z = celloutsig_0_24z[3] & celloutsig_0_15z;
  assign celloutsig_0_18z = celloutsig_0_8z[2] & celloutsig_0_4z[2];
  assign celloutsig_0_39z = ^ { celloutsig_0_30z[2:0], celloutsig_0_26z };
  assign celloutsig_0_14z = ^ celloutsig_0_5z[6:1];
  assign celloutsig_0_17z = ^ { celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_1_7z = celloutsig_1_3z[4:1] << { celloutsig_1_6z[2], celloutsig_1_6z };
  assign celloutsig_0_24z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z } <<< { celloutsig_0_3z[22:21], celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_2z[1], celloutsig_0_17z };
  assign celloutsig_0_3z = { in_data[28:7], celloutsig_0_0z } >>> { in_data[39:31], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_42z = { celloutsig_0_39z, celloutsig_0_40z, celloutsig_0_41z } >>> { celloutsig_0_12z[7], celloutsig_0_35z, celloutsig_0_19z };
  assign celloutsig_0_87z = { celloutsig_0_34z, celloutsig_0_16z, celloutsig_0_64z } >>> { celloutsig_0_46z[5:1], celloutsig_0_80z };
  assign celloutsig_0_8z = { in_data[20:19], celloutsig_0_1z } - celloutsig_0_4z;
  assign celloutsig_1_0z = in_data[188:174] - in_data[180:166];
  assign celloutsig_1_3z = celloutsig_1_2z[5:1] - celloutsig_1_0z[11:7];
  assign celloutsig_0_12z = { celloutsig_0_3z[11:8], celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_7z } - { celloutsig_0_8z[0], celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_1_6z = celloutsig_1_2z[5:3] ^ celloutsig_1_3z[3:1];
  assign celloutsig_0_27z = celloutsig_0_3z[21:2] ^ { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_2z[1], celloutsig_0_21z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_29z = 4'h0;
    else if (celloutsig_1_19z) celloutsig_0_29z = { celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_28z };
  always_latch
    if (clkin_data[64]) celloutsig_0_20z = 7'h00;
    else if (celloutsig_1_19z) celloutsig_0_20z = { celloutsig_0_5z[4:1], celloutsig_0_8z };
  assign celloutsig_0_15z = ~((celloutsig_0_0z & celloutsig_0_1z) | (celloutsig_0_2z[1] & in_data[14]));
  assign celloutsig_0_22z = ~((celloutsig_0_2z[1] & celloutsig_0_21z) | (celloutsig_0_12z[7] & celloutsig_0_19z));
  assign { celloutsig_0_44z[9], celloutsig_0_44z[4], celloutsig_0_44z[0], celloutsig_0_44z[7:6], celloutsig_0_44z[8], celloutsig_0_44z[14:10], celloutsig_0_44z[5] } = { celloutsig_0_35z, celloutsig_0_34z, celloutsig_0_26z, celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_1z, in_data[40:36], celloutsig_0_0z } ^ { celloutsig_0_27z[8], celloutsig_0_27z[3], celloutsig_0_36z, celloutsig_0_27z[6:5], celloutsig_0_27z[7], celloutsig_0_27z[13:9], celloutsig_0_27z[4] };
  assign celloutsig_0_44z[3:1] = 3'h0;
  assign celloutsig_0_54z[1:0] = 2'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z, celloutsig_0_90z };
endmodule
