-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GIN_compute_one_graph_compute_CONV_layer is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_mem_AWVALID : OUT STD_LOGIC;
    m_axi_mem_AWREADY : IN STD_LOGIC;
    m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_WVALID : OUT STD_LOGIC;
    m_axi_mem_WREADY : IN STD_LOGIC;
    m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_WLAST : OUT STD_LOGIC;
    m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_ARVALID : OUT STD_LOGIC;
    m_axi_mem_ARREADY : IN STD_LOGIC;
    m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_RVALID : IN STD_LOGIC;
    m_axi_mem_RREADY : OUT STD_LOGIC;
    m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_mem_RLAST : IN STD_LOGIC;
    m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_BVALID : IN STD_LOGIC;
    m_axi_mem_BREADY : OUT STD_LOGIC;
    m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    num_of_nodes : IN STD_LOGIC_VECTOR (31 downto 0);
    num_of_edges : IN STD_LOGIC_VECTOR (31 downto 0);
    layer : IN STD_LOGIC_VECTOR (2 downto 0);
    gnn_node_mlp_1_weights_fixed : IN STD_LOGIC_VECTOR (63 downto 0);
    gnn_node_mlp_1_bias_fixed : IN STD_LOGIC_VECTOR (63 downto 0);
    gnn_node_mlp_2_weights_fixed : IN STD_LOGIC_VECTOR (63 downto 0);
    gnn_node_mlp_2_bias_fixed : IN STD_LOGIC_VECTOR (63 downto 0);
    edge_embedding_table_V_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    edge_embedding_table_V_ce0 : OUT STD_LOGIC;
    edge_embedding_table_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    edge_attr_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    edge_attr_ce0 : OUT STD_LOGIC;
    edge_attr_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    edge_list_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    edge_list_ce0 : OUT STD_LOGIC;
    edge_list_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    edge_list_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    edge_list_ce1 : OUT STD_LOGIC;
    edge_list_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    node_embedding_V_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    node_embedding_V_ce0 : OUT STD_LOGIC;
    node_embedding_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    node_embedding_V_address1 : OUT STD_LOGIC_VECTOR (18 downto 0);
    node_embedding_V_ce1 : OUT STD_LOGIC;
    node_embedding_V_we1 : OUT STD_LOGIC;
    node_embedding_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    mlp_eps_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    mlp_eps_V_ce0 : OUT STD_LOGIC;
    mlp_eps_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of GIN_compute_one_graph_compute_CONV_layer is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal edge_embedding_V_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal edge_embedding_V_ce0 : STD_LOGIC;
    signal edge_embedding_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal edge_embedding_V_ce1 : STD_LOGIC;
    signal edge_embedding_V_we1 : STD_LOGIC;
    signal message_V_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal message_V_ce0 : STD_LOGIC;
    signal message_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal message_V_ce1 : STD_LOGIC;
    signal message_V_we1 : STD_LOGIC;
    signal mlp_1_bias_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mlp_1_bias_V_ce0 : STD_LOGIC;
    signal mlp_1_bias_V_we0 : STD_LOGIC;
    signal mlp_1_bias_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mlp_1_weights_V_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mlp_1_weights_V_ce0 : STD_LOGIC;
    signal mlp_1_weights_V_we0 : STD_LOGIC;
    signal mlp_1_weights_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mlp_2_bias_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal mlp_2_bias_V_ce0 : STD_LOGIC;
    signal mlp_2_bias_V_we0 : STD_LOGIC;
    signal mlp_2_bias_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mlp_2_weights_V_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal mlp_2_weights_V_ce0 : STD_LOGIC;
    signal mlp_2_weights_V_we0 : STD_LOGIC;
    signal mlp_2_weights_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_MLP_fu_4112_ap_start : STD_LOGIC;
    signal grp_MLP_fu_4112_ap_done : STD_LOGIC;
    signal grp_MLP_fu_4112_ap_idle : STD_LOGIC;
    signal grp_MLP_fu_4112_ap_ready : STD_LOGIC;
    signal grp_MLP_fu_4112_mlp_eps_V_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_MLP_fu_4112_mlp_eps_V_ce0 : STD_LOGIC;
    signal grp_MLP_fu_4112_node_embedding_V_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_MLP_fu_4112_node_embedding_V_ce0 : STD_LOGIC;
    signal grp_MLP_fu_4112_node_embedding_V_address1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_MLP_fu_4112_node_embedding_V_ce1 : STD_LOGIC;
    signal grp_MLP_fu_4112_node_embedding_V_we1 : STD_LOGIC;
    signal grp_MLP_fu_4112_node_embedding_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_MLP_fu_4112_message_V_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_MLP_fu_4112_message_V_ce0 : STD_LOGIC;
    signal grp_MLP_fu_4112_mlp_1_weights_V_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_MLP_fu_4112_mlp_1_weights_V_ce0 : STD_LOGIC;
    signal grp_MLP_fu_4112_mlp_1_bias_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_MLP_fu_4112_mlp_1_bias_V_ce0 : STD_LOGIC;
    signal grp_MLP_fu_4112_mlp_2_weights_V_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_MLP_fu_4112_mlp_2_weights_V_ce0 : STD_LOGIC;
    signal grp_MLP_fu_4112_mlp_2_bias_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_MLP_fu_4112_mlp_2_bias_V_ce0 : STD_LOGIC;
    signal grp_load_mlp_weights_one_layer_fu_8133_ap_start : STD_LOGIC;
    signal grp_load_mlp_weights_one_layer_fu_8133_ap_done : STD_LOGIC;
    signal grp_load_mlp_weights_one_layer_fu_8133_ap_idle : STD_LOGIC;
    signal grp_load_mlp_weights_one_layer_fu_8133_ap_ready : STD_LOGIC;
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_AWVALID : STD_LOGIC;
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_WVALID : STD_LOGIC;
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_WLAST : STD_LOGIC;
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARVALID : STD_LOGIC;
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_RREADY : STD_LOGIC;
    signal grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_BREADY : STD_LOGIC;
    signal grp_load_mlp_weights_one_layer_fu_8133_mlp_1_bias_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_mlp_1_bias_V_ce0 : STD_LOGIC;
    signal grp_load_mlp_weights_one_layer_fu_8133_mlp_1_bias_V_we0 : STD_LOGIC;
    signal grp_load_mlp_weights_one_layer_fu_8133_mlp_1_bias_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_mlp_1_weights_V_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_mlp_1_weights_V_ce0 : STD_LOGIC;
    signal grp_load_mlp_weights_one_layer_fu_8133_mlp_1_weights_V_we0 : STD_LOGIC;
    signal grp_load_mlp_weights_one_layer_fu_8133_mlp_1_weights_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_mlp_2_bias_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_mlp_2_bias_V_ce0 : STD_LOGIC;
    signal grp_load_mlp_weights_one_layer_fu_8133_mlp_2_bias_V_we0 : STD_LOGIC;
    signal grp_load_mlp_weights_one_layer_fu_8133_mlp_2_bias_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_mlp_2_weights_V_address0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_load_mlp_weights_one_layer_fu_8133_mlp_2_weights_V_ce0 : STD_LOGIC;
    signal grp_load_mlp_weights_one_layer_fu_8133_mlp_2_weights_V_we0 : STD_LOGIC;
    signal grp_load_mlp_weights_one_layer_fu_8133_mlp_2_weights_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_edge_embedding_fu_8157_ap_start : STD_LOGIC;
    signal grp_compute_edge_embedding_fu_8157_ap_done : STD_LOGIC;
    signal grp_compute_edge_embedding_fu_8157_ap_idle : STD_LOGIC;
    signal grp_compute_edge_embedding_fu_8157_ap_ready : STD_LOGIC;
    signal grp_compute_edge_embedding_fu_8157_edge_embedding_V_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_compute_edge_embedding_fu_8157_edge_embedding_V_ce0 : STD_LOGIC;
    signal grp_compute_edge_embedding_fu_8157_edge_embedding_V_address1 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_compute_edge_embedding_fu_8157_edge_embedding_V_ce1 : STD_LOGIC;
    signal grp_compute_edge_embedding_fu_8157_edge_embedding_V_we1 : STD_LOGIC;
    signal grp_compute_edge_embedding_fu_8157_edge_embedding_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_compute_edge_embedding_fu_8157_edge_embedding_table_V_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_compute_edge_embedding_fu_8157_edge_embedding_table_V_ce0 : STD_LOGIC;
    signal grp_compute_edge_embedding_fu_8157_edge_attr_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal grp_compute_edge_embedding_fu_8157_edge_attr_ce0 : STD_LOGIC;
    signal grp_message_passing_fu_8173_ap_start : STD_LOGIC;
    signal grp_message_passing_fu_8173_ap_done : STD_LOGIC;
    signal grp_message_passing_fu_8173_ap_idle : STD_LOGIC;
    signal grp_message_passing_fu_8173_ap_ready : STD_LOGIC;
    signal grp_message_passing_fu_8173_message_V_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_message_passing_fu_8173_message_V_ce0 : STD_LOGIC;
    signal grp_message_passing_fu_8173_message_V_address1 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_message_passing_fu_8173_message_V_ce1 : STD_LOGIC;
    signal grp_message_passing_fu_8173_message_V_we1 : STD_LOGIC;
    signal grp_message_passing_fu_8173_message_V_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_message_passing_fu_8173_edge_list_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_message_passing_fu_8173_edge_list_ce0 : STD_LOGIC;
    signal grp_message_passing_fu_8173_edge_list_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_message_passing_fu_8173_edge_list_ce1 : STD_LOGIC;
    signal grp_message_passing_fu_8173_edge_embedding_V_address0 : STD_LOGIC_VECTOR (19 downto 0);
    signal grp_message_passing_fu_8173_edge_embedding_V_ce0 : STD_LOGIC;
    signal grp_message_passing_fu_8173_node_embedding_V_address0 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_message_passing_fu_8173_node_embedding_V_ce0 : STD_LOGIC;
    signal grp_MLP_fu_4112_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_load_mlp_weights_one_layer_fu_8133_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_compute_edge_embedding_fu_8157_ap_start_reg : STD_LOGIC := '0';
    signal grp_message_passing_fu_8173_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_state2_on_subcall_done : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component GIN_compute_one_graph_MLP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        num_of_nodes : IN STD_LOGIC_VECTOR (31 downto 0);
        layer : IN STD_LOGIC_VECTOR (2 downto 0);
        mlp_eps_V_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        mlp_eps_V_ce0 : OUT STD_LOGIC;
        mlp_eps_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        node_embedding_V_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        node_embedding_V_ce0 : OUT STD_LOGIC;
        node_embedding_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        node_embedding_V_address1 : OUT STD_LOGIC_VECTOR (18 downto 0);
        node_embedding_V_ce1 : OUT STD_LOGIC;
        node_embedding_V_we1 : OUT STD_LOGIC;
        node_embedding_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        message_V_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        message_V_ce0 : OUT STD_LOGIC;
        message_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        mlp_1_weights_V_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        mlp_1_weights_V_ce0 : OUT STD_LOGIC;
        mlp_1_weights_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        mlp_1_bias_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        mlp_1_bias_V_ce0 : OUT STD_LOGIC;
        mlp_1_bias_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        mlp_2_weights_V_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        mlp_2_weights_V_ce0 : OUT STD_LOGIC;
        mlp_2_weights_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        mlp_2_bias_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        mlp_2_bias_V_ce0 : OUT STD_LOGIC;
        mlp_2_bias_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GIN_compute_one_graph_load_mlp_weights_one_layer IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_mem_AWVALID : OUT STD_LOGIC;
        m_axi_mem_AWREADY : IN STD_LOGIC;
        m_axi_mem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WVALID : OUT STD_LOGIC;
        m_axi_mem_WREADY : IN STD_LOGIC;
        m_axi_mem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_WLAST : OUT STD_LOGIC;
        m_axi_mem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARVALID : OUT STD_LOGIC;
        m_axi_mem_ARREADY : IN STD_LOGIC;
        m_axi_mem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_mem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_mem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RVALID : IN STD_LOGIC;
        m_axi_mem_RREADY : OUT STD_LOGIC;
        m_axi_mem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_mem_RLAST : IN STD_LOGIC;
        m_axi_mem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BVALID : IN STD_LOGIC;
        m_axi_mem_BREADY : OUT STD_LOGIC;
        m_axi_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_mem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_mem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        layer : IN STD_LOGIC_VECTOR (2 downto 0);
        gnn_node_mlp_1_weights_fixed : IN STD_LOGIC_VECTOR (63 downto 0);
        gnn_node_mlp_1_bias_fixed : IN STD_LOGIC_VECTOR (63 downto 0);
        gnn_node_mlp_2_weights_fixed : IN STD_LOGIC_VECTOR (63 downto 0);
        gnn_node_mlp_2_bias_fixed : IN STD_LOGIC_VECTOR (63 downto 0);
        mlp_1_bias_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        mlp_1_bias_V_ce0 : OUT STD_LOGIC;
        mlp_1_bias_V_we0 : OUT STD_LOGIC;
        mlp_1_bias_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        mlp_1_weights_V_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        mlp_1_weights_V_ce0 : OUT STD_LOGIC;
        mlp_1_weights_V_we0 : OUT STD_LOGIC;
        mlp_1_weights_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        mlp_2_bias_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        mlp_2_bias_V_ce0 : OUT STD_LOGIC;
        mlp_2_bias_V_we0 : OUT STD_LOGIC;
        mlp_2_bias_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        mlp_2_weights_V_address0 : OUT STD_LOGIC_VECTOR (17 downto 0);
        mlp_2_weights_V_ce0 : OUT STD_LOGIC;
        mlp_2_weights_V_we0 : OUT STD_LOGIC;
        mlp_2_weights_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GIN_compute_one_graph_compute_edge_embedding IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        num_of_edges : IN STD_LOGIC_VECTOR (31 downto 0);
        layer : IN STD_LOGIC_VECTOR (2 downto 0);
        edge_embedding_V_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        edge_embedding_V_ce0 : OUT STD_LOGIC;
        edge_embedding_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        edge_embedding_V_address1 : OUT STD_LOGIC_VECTOR (19 downto 0);
        edge_embedding_V_ce1 : OUT STD_LOGIC;
        edge_embedding_V_we1 : OUT STD_LOGIC;
        edge_embedding_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        edge_embedding_table_V_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        edge_embedding_table_V_ce0 : OUT STD_LOGIC;
        edge_embedding_table_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        edge_attr_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        edge_attr_ce0 : OUT STD_LOGIC;
        edge_attr_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GIN_compute_one_graph_message_passing IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        num_of_edges : IN STD_LOGIC_VECTOR (31 downto 0);
        message_V_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        message_V_ce0 : OUT STD_LOGIC;
        message_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        message_V_address1 : OUT STD_LOGIC_VECTOR (18 downto 0);
        message_V_ce1 : OUT STD_LOGIC;
        message_V_we1 : OUT STD_LOGIC;
        message_V_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        edge_list_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        edge_list_ce0 : OUT STD_LOGIC;
        edge_list_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        edge_list_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        edge_list_ce1 : OUT STD_LOGIC;
        edge_list_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        edge_embedding_V_address0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        edge_embedding_V_ce0 : OUT STD_LOGIC;
        edge_embedding_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        node_embedding_V_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        node_embedding_V_ce0 : OUT STD_LOGIC;
        node_embedding_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GIN_compute_one_graph_compute_CONV_layer_edge_embedding_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (19 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (19 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GIN_compute_one_graph_compute_CONV_layer_message_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (18 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GIN_compute_one_graph_compute_CONV_layer_mlp_1_bias_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GIN_compute_one_graph_compute_CONV_layer_mlp_1_weights_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (17 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component GIN_compute_one_graph_compute_CONV_layer_mlp_2_bias_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    edge_embedding_V_U : component GIN_compute_one_graph_compute_CONV_layer_edge_embedding_V
    generic map (
        DataWidth => 32,
        AddressRange => 600000,
        AddressWidth => 20)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => edge_embedding_V_address0,
        ce0 => edge_embedding_V_ce0,
        q0 => edge_embedding_V_q0,
        address1 => grp_compute_edge_embedding_fu_8157_edge_embedding_V_address1,
        ce1 => edge_embedding_V_ce1,
        we1 => edge_embedding_V_we1,
        d1 => grp_compute_edge_embedding_fu_8157_edge_embedding_V_d1);

    message_V_U : component GIN_compute_one_graph_compute_CONV_layer_message_V
    generic map (
        DataWidth => 32,
        AddressRange => 300000,
        AddressWidth => 19)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => message_V_address0,
        ce0 => message_V_ce0,
        q0 => message_V_q0,
        address1 => grp_message_passing_fu_8173_message_V_address1,
        ce1 => message_V_ce1,
        we1 => message_V_we1,
        d1 => grp_message_passing_fu_8173_message_V_d1);

    mlp_1_bias_V_U : component GIN_compute_one_graph_compute_CONV_layer_mlp_1_bias_V
    generic map (
        DataWidth => 32,
        AddressRange => 600,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mlp_1_bias_V_address0,
        ce0 => mlp_1_bias_V_ce0,
        we0 => mlp_1_bias_V_we0,
        d0 => grp_load_mlp_weights_one_layer_fu_8133_mlp_1_bias_V_d0,
        q0 => mlp_1_bias_V_q0);

    mlp_1_weights_V_U : component GIN_compute_one_graph_compute_CONV_layer_mlp_1_weights_V
    generic map (
        DataWidth => 32,
        AddressRange => 180000,
        AddressWidth => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mlp_1_weights_V_address0,
        ce0 => mlp_1_weights_V_ce0,
        we0 => mlp_1_weights_V_we0,
        d0 => grp_load_mlp_weights_one_layer_fu_8133_mlp_1_weights_V_d0,
        q0 => mlp_1_weights_V_q0);

    mlp_2_bias_V_U : component GIN_compute_one_graph_compute_CONV_layer_mlp_2_bias_V
    generic map (
        DataWidth => 32,
        AddressRange => 300,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mlp_2_bias_V_address0,
        ce0 => mlp_2_bias_V_ce0,
        we0 => mlp_2_bias_V_we0,
        d0 => grp_load_mlp_weights_one_layer_fu_8133_mlp_2_bias_V_d0,
        q0 => mlp_2_bias_V_q0);

    mlp_2_weights_V_U : component GIN_compute_one_graph_compute_CONV_layer_mlp_1_weights_V
    generic map (
        DataWidth => 32,
        AddressRange => 180000,
        AddressWidth => 18)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => mlp_2_weights_V_address0,
        ce0 => mlp_2_weights_V_ce0,
        we0 => mlp_2_weights_V_we0,
        d0 => grp_load_mlp_weights_one_layer_fu_8133_mlp_2_weights_V_d0,
        q0 => mlp_2_weights_V_q0);

    grp_MLP_fu_4112 : component GIN_compute_one_graph_MLP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_MLP_fu_4112_ap_start,
        ap_done => grp_MLP_fu_4112_ap_done,
        ap_idle => grp_MLP_fu_4112_ap_idle,
        ap_ready => grp_MLP_fu_4112_ap_ready,
        num_of_nodes => num_of_nodes,
        layer => layer,
        mlp_eps_V_address0 => grp_MLP_fu_4112_mlp_eps_V_address0,
        mlp_eps_V_ce0 => grp_MLP_fu_4112_mlp_eps_V_ce0,
        mlp_eps_V_q0 => mlp_eps_V_q0,
        node_embedding_V_address0 => grp_MLP_fu_4112_node_embedding_V_address0,
        node_embedding_V_ce0 => grp_MLP_fu_4112_node_embedding_V_ce0,
        node_embedding_V_q0 => node_embedding_V_q0,
        node_embedding_V_address1 => grp_MLP_fu_4112_node_embedding_V_address1,
        node_embedding_V_ce1 => grp_MLP_fu_4112_node_embedding_V_ce1,
        node_embedding_V_we1 => grp_MLP_fu_4112_node_embedding_V_we1,
        node_embedding_V_d1 => grp_MLP_fu_4112_node_embedding_V_d1,
        message_V_address0 => grp_MLP_fu_4112_message_V_address0,
        message_V_ce0 => grp_MLP_fu_4112_message_V_ce0,
        message_V_q0 => message_V_q0,
        mlp_1_weights_V_address0 => grp_MLP_fu_4112_mlp_1_weights_V_address0,
        mlp_1_weights_V_ce0 => grp_MLP_fu_4112_mlp_1_weights_V_ce0,
        mlp_1_weights_V_q0 => mlp_1_weights_V_q0,
        mlp_1_bias_V_address0 => grp_MLP_fu_4112_mlp_1_bias_V_address0,
        mlp_1_bias_V_ce0 => grp_MLP_fu_4112_mlp_1_bias_V_ce0,
        mlp_1_bias_V_q0 => mlp_1_bias_V_q0,
        mlp_2_weights_V_address0 => grp_MLP_fu_4112_mlp_2_weights_V_address0,
        mlp_2_weights_V_ce0 => grp_MLP_fu_4112_mlp_2_weights_V_ce0,
        mlp_2_weights_V_q0 => mlp_2_weights_V_q0,
        mlp_2_bias_V_address0 => grp_MLP_fu_4112_mlp_2_bias_V_address0,
        mlp_2_bias_V_ce0 => grp_MLP_fu_4112_mlp_2_bias_V_ce0,
        mlp_2_bias_V_q0 => mlp_2_bias_V_q0);

    grp_load_mlp_weights_one_layer_fu_8133 : component GIN_compute_one_graph_load_mlp_weights_one_layer
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_mlp_weights_one_layer_fu_8133_ap_start,
        ap_done => grp_load_mlp_weights_one_layer_fu_8133_ap_done,
        ap_idle => grp_load_mlp_weights_one_layer_fu_8133_ap_idle,
        ap_ready => grp_load_mlp_weights_one_layer_fu_8133_ap_ready,
        m_axi_mem_AWVALID => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_AWVALID,
        m_axi_mem_AWREADY => ap_const_logic_0,
        m_axi_mem_AWADDR => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_AWADDR,
        m_axi_mem_AWID => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_AWID,
        m_axi_mem_AWLEN => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_AWPROT,
        m_axi_mem_AWQOS => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_AWQOS,
        m_axi_mem_AWREGION => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_AWREGION,
        m_axi_mem_AWUSER => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_AWUSER,
        m_axi_mem_WVALID => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_WVALID,
        m_axi_mem_WREADY => ap_const_logic_0,
        m_axi_mem_WDATA => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_WDATA,
        m_axi_mem_WSTRB => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_WSTRB,
        m_axi_mem_WLAST => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_WLAST,
        m_axi_mem_WID => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_WID,
        m_axi_mem_WUSER => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_WUSER,
        m_axi_mem_ARVALID => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARVALID,
        m_axi_mem_ARREADY => m_axi_mem_ARREADY,
        m_axi_mem_ARADDR => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARADDR,
        m_axi_mem_ARID => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARID,
        m_axi_mem_ARLEN => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARPROT,
        m_axi_mem_ARQOS => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARQOS,
        m_axi_mem_ARREGION => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARREGION,
        m_axi_mem_ARUSER => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARUSER,
        m_axi_mem_RVALID => m_axi_mem_RVALID,
        m_axi_mem_RREADY => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_RREADY,
        m_axi_mem_RDATA => m_axi_mem_RDATA,
        m_axi_mem_RLAST => m_axi_mem_RLAST,
        m_axi_mem_RID => m_axi_mem_RID,
        m_axi_mem_RUSER => m_axi_mem_RUSER,
        m_axi_mem_RRESP => m_axi_mem_RRESP,
        m_axi_mem_BVALID => ap_const_logic_0,
        m_axi_mem_BREADY => grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_BREADY,
        m_axi_mem_BRESP => ap_const_lv2_0,
        m_axi_mem_BID => ap_const_lv1_0,
        m_axi_mem_BUSER => ap_const_lv1_0,
        layer => layer,
        gnn_node_mlp_1_weights_fixed => gnn_node_mlp_1_weights_fixed,
        gnn_node_mlp_1_bias_fixed => gnn_node_mlp_1_bias_fixed,
        gnn_node_mlp_2_weights_fixed => gnn_node_mlp_2_weights_fixed,
        gnn_node_mlp_2_bias_fixed => gnn_node_mlp_2_bias_fixed,
        mlp_1_bias_V_address0 => grp_load_mlp_weights_one_layer_fu_8133_mlp_1_bias_V_address0,
        mlp_1_bias_V_ce0 => grp_load_mlp_weights_one_layer_fu_8133_mlp_1_bias_V_ce0,
        mlp_1_bias_V_we0 => grp_load_mlp_weights_one_layer_fu_8133_mlp_1_bias_V_we0,
        mlp_1_bias_V_d0 => grp_load_mlp_weights_one_layer_fu_8133_mlp_1_bias_V_d0,
        mlp_1_weights_V_address0 => grp_load_mlp_weights_one_layer_fu_8133_mlp_1_weights_V_address0,
        mlp_1_weights_V_ce0 => grp_load_mlp_weights_one_layer_fu_8133_mlp_1_weights_V_ce0,
        mlp_1_weights_V_we0 => grp_load_mlp_weights_one_layer_fu_8133_mlp_1_weights_V_we0,
        mlp_1_weights_V_d0 => grp_load_mlp_weights_one_layer_fu_8133_mlp_1_weights_V_d0,
        mlp_2_bias_V_address0 => grp_load_mlp_weights_one_layer_fu_8133_mlp_2_bias_V_address0,
        mlp_2_bias_V_ce0 => grp_load_mlp_weights_one_layer_fu_8133_mlp_2_bias_V_ce0,
        mlp_2_bias_V_we0 => grp_load_mlp_weights_one_layer_fu_8133_mlp_2_bias_V_we0,
        mlp_2_bias_V_d0 => grp_load_mlp_weights_one_layer_fu_8133_mlp_2_bias_V_d0,
        mlp_2_weights_V_address0 => grp_load_mlp_weights_one_layer_fu_8133_mlp_2_weights_V_address0,
        mlp_2_weights_V_ce0 => grp_load_mlp_weights_one_layer_fu_8133_mlp_2_weights_V_ce0,
        mlp_2_weights_V_we0 => grp_load_mlp_weights_one_layer_fu_8133_mlp_2_weights_V_we0,
        mlp_2_weights_V_d0 => grp_load_mlp_weights_one_layer_fu_8133_mlp_2_weights_V_d0);

    grp_compute_edge_embedding_fu_8157 : component GIN_compute_one_graph_compute_edge_embedding
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_edge_embedding_fu_8157_ap_start,
        ap_done => grp_compute_edge_embedding_fu_8157_ap_done,
        ap_idle => grp_compute_edge_embedding_fu_8157_ap_idle,
        ap_ready => grp_compute_edge_embedding_fu_8157_ap_ready,
        num_of_edges => num_of_edges,
        layer => layer,
        edge_embedding_V_address0 => grp_compute_edge_embedding_fu_8157_edge_embedding_V_address0,
        edge_embedding_V_ce0 => grp_compute_edge_embedding_fu_8157_edge_embedding_V_ce0,
        edge_embedding_V_q0 => edge_embedding_V_q0,
        edge_embedding_V_address1 => grp_compute_edge_embedding_fu_8157_edge_embedding_V_address1,
        edge_embedding_V_ce1 => grp_compute_edge_embedding_fu_8157_edge_embedding_V_ce1,
        edge_embedding_V_we1 => grp_compute_edge_embedding_fu_8157_edge_embedding_V_we1,
        edge_embedding_V_d1 => grp_compute_edge_embedding_fu_8157_edge_embedding_V_d1,
        edge_embedding_table_V_address0 => grp_compute_edge_embedding_fu_8157_edge_embedding_table_V_address0,
        edge_embedding_table_V_ce0 => grp_compute_edge_embedding_fu_8157_edge_embedding_table_V_ce0,
        edge_embedding_table_V_q0 => edge_embedding_table_V_q0,
        edge_attr_address0 => grp_compute_edge_embedding_fu_8157_edge_attr_address0,
        edge_attr_ce0 => grp_compute_edge_embedding_fu_8157_edge_attr_ce0,
        edge_attr_q0 => edge_attr_q0);

    grp_message_passing_fu_8173 : component GIN_compute_one_graph_message_passing
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_message_passing_fu_8173_ap_start,
        ap_done => grp_message_passing_fu_8173_ap_done,
        ap_idle => grp_message_passing_fu_8173_ap_idle,
        ap_ready => grp_message_passing_fu_8173_ap_ready,
        num_of_edges => num_of_edges,
        message_V_address0 => grp_message_passing_fu_8173_message_V_address0,
        message_V_ce0 => grp_message_passing_fu_8173_message_V_ce0,
        message_V_q0 => message_V_q0,
        message_V_address1 => grp_message_passing_fu_8173_message_V_address1,
        message_V_ce1 => grp_message_passing_fu_8173_message_V_ce1,
        message_V_we1 => grp_message_passing_fu_8173_message_V_we1,
        message_V_d1 => grp_message_passing_fu_8173_message_V_d1,
        edge_list_address0 => grp_message_passing_fu_8173_edge_list_address0,
        edge_list_ce0 => grp_message_passing_fu_8173_edge_list_ce0,
        edge_list_q0 => edge_list_q0,
        edge_list_address1 => grp_message_passing_fu_8173_edge_list_address1,
        edge_list_ce1 => grp_message_passing_fu_8173_edge_list_ce1,
        edge_list_q1 => edge_list_q1,
        edge_embedding_V_address0 => grp_message_passing_fu_8173_edge_embedding_V_address0,
        edge_embedding_V_ce0 => grp_message_passing_fu_8173_edge_embedding_V_ce0,
        edge_embedding_V_q0 => edge_embedding_V_q0,
        node_embedding_V_address0 => grp_message_passing_fu_8173_node_embedding_V_address0,
        node_embedding_V_ce0 => grp_message_passing_fu_8173_node_embedding_V_ce0,
        node_embedding_V_q0 => node_embedding_V_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_MLP_fu_4112_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_MLP_fu_4112_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    grp_MLP_fu_4112_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_MLP_fu_4112_ap_ready = ap_const_logic_1)) then 
                    grp_MLP_fu_4112_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_edge_embedding_fu_8157_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_edge_embedding_fu_8157_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_compute_edge_embedding_fu_8157_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_edge_embedding_fu_8157_ap_ready = ap_const_logic_1)) then 
                    grp_compute_edge_embedding_fu_8157_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_mlp_weights_one_layer_fu_8133_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_mlp_weights_one_layer_fu_8133_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                    grp_load_mlp_weights_one_layer_fu_8133_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_mlp_weights_one_layer_fu_8133_ap_ready = ap_const_logic_1)) then 
                    grp_load_mlp_weights_one_layer_fu_8133_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_message_passing_fu_8173_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_message_passing_fu_8173_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_message_passing_fu_8173_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_message_passing_fu_8173_ap_ready = ap_const_logic_1)) then 
                    grp_message_passing_fu_8173_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_MLP_fu_4112_ap_done, grp_message_passing_fu_8173_ap_done, ap_CS_fsm_state6, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_block_state2_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_boolean_0 = ap_block_state2_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_message_passing_fu_8173_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_MLP_fu_4112_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_block_state2_on_subcall_done_assign_proc : process(grp_load_mlp_weights_one_layer_fu_8133_ap_done, grp_compute_edge_embedding_fu_8157_ap_done)
    begin
                ap_block_state2_on_subcall_done <= ((grp_compute_edge_embedding_fu_8157_ap_done = ap_const_logic_0) or (grp_load_mlp_weights_one_layer_fu_8133_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_MLP_fu_4112_ap_done, ap_CS_fsm_state6)
    begin
        if ((((grp_MLP_fu_4112_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_MLP_fu_4112_ap_done, ap_CS_fsm_state6)
    begin
        if (((grp_MLP_fu_4112_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    edge_attr_address0 <= grp_compute_edge_embedding_fu_8157_edge_attr_address0;
    edge_attr_ce0 <= grp_compute_edge_embedding_fu_8157_edge_attr_ce0;

    edge_embedding_V_address0_assign_proc : process(grp_compute_edge_embedding_fu_8157_edge_embedding_V_address0, grp_message_passing_fu_8173_edge_embedding_V_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            edge_embedding_V_address0 <= grp_message_passing_fu_8173_edge_embedding_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            edge_embedding_V_address0 <= grp_compute_edge_embedding_fu_8157_edge_embedding_V_address0;
        else 
            edge_embedding_V_address0 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    edge_embedding_V_ce0_assign_proc : process(grp_compute_edge_embedding_fu_8157_edge_embedding_V_ce0, grp_message_passing_fu_8173_edge_embedding_V_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            edge_embedding_V_ce0 <= grp_message_passing_fu_8173_edge_embedding_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            edge_embedding_V_ce0 <= grp_compute_edge_embedding_fu_8157_edge_embedding_V_ce0;
        else 
            edge_embedding_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    edge_embedding_V_ce1_assign_proc : process(grp_compute_edge_embedding_fu_8157_edge_embedding_V_ce1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            edge_embedding_V_ce1 <= grp_compute_edge_embedding_fu_8157_edge_embedding_V_ce1;
        else 
            edge_embedding_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    edge_embedding_V_we1_assign_proc : process(grp_compute_edge_embedding_fu_8157_edge_embedding_V_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            edge_embedding_V_we1 <= grp_compute_edge_embedding_fu_8157_edge_embedding_V_we1;
        else 
            edge_embedding_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    edge_embedding_table_V_address0 <= grp_compute_edge_embedding_fu_8157_edge_embedding_table_V_address0;
    edge_embedding_table_V_ce0 <= grp_compute_edge_embedding_fu_8157_edge_embedding_table_V_ce0;
    edge_list_address0 <= grp_message_passing_fu_8173_edge_list_address0;
    edge_list_address1 <= grp_message_passing_fu_8173_edge_list_address1;
    edge_list_ce0 <= grp_message_passing_fu_8173_edge_list_ce0;
    edge_list_ce1 <= grp_message_passing_fu_8173_edge_list_ce1;
    grp_MLP_fu_4112_ap_start <= grp_MLP_fu_4112_ap_start_reg;
    grp_compute_edge_embedding_fu_8157_ap_start <= grp_compute_edge_embedding_fu_8157_ap_start_reg;
    grp_load_mlp_weights_one_layer_fu_8133_ap_start <= grp_load_mlp_weights_one_layer_fu_8133_ap_start_reg;
    grp_message_passing_fu_8173_ap_start <= grp_message_passing_fu_8173_ap_start_reg;
    m_axi_mem_ARADDR <= grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARADDR;
    m_axi_mem_ARBURST <= grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARBURST;
    m_axi_mem_ARCACHE <= grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARCACHE;
    m_axi_mem_ARID <= grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARID;
    m_axi_mem_ARLEN <= grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARLEN;
    m_axi_mem_ARLOCK <= grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARLOCK;
    m_axi_mem_ARPROT <= grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARPROT;
    m_axi_mem_ARQOS <= grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARQOS;
    m_axi_mem_ARREGION <= grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARREGION;
    m_axi_mem_ARSIZE <= grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARSIZE;
    m_axi_mem_ARUSER <= grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARUSER;

    m_axi_mem_ARVALID_assign_proc : process(ap_CS_fsm_state1, grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARVALID, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_mem_ARVALID <= grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_ARVALID;
        else 
            m_axi_mem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_mem_AWADDR <= ap_const_lv64_0;
    m_axi_mem_AWBURST <= ap_const_lv2_0;
    m_axi_mem_AWCACHE <= ap_const_lv4_0;
    m_axi_mem_AWID <= ap_const_lv1_0;
    m_axi_mem_AWLEN <= ap_const_lv32_0;
    m_axi_mem_AWLOCK <= ap_const_lv2_0;
    m_axi_mem_AWPROT <= ap_const_lv3_0;
    m_axi_mem_AWQOS <= ap_const_lv4_0;
    m_axi_mem_AWREGION <= ap_const_lv4_0;
    m_axi_mem_AWSIZE <= ap_const_lv3_0;
    m_axi_mem_AWUSER <= ap_const_lv1_0;
    m_axi_mem_AWVALID <= ap_const_logic_0;
    m_axi_mem_BREADY <= ap_const_logic_0;

    m_axi_mem_RREADY_assign_proc : process(ap_CS_fsm_state1, grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_RREADY, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m_axi_mem_RREADY <= grp_load_mlp_weights_one_layer_fu_8133_m_axi_mem_RREADY;
        else 
            m_axi_mem_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_mem_WDATA <= ap_const_lv32_0;
    m_axi_mem_WID <= ap_const_lv1_0;
    m_axi_mem_WLAST <= ap_const_logic_0;
    m_axi_mem_WSTRB <= ap_const_lv4_0;
    m_axi_mem_WUSER <= ap_const_lv1_0;
    m_axi_mem_WVALID <= ap_const_logic_0;

    message_V_address0_assign_proc : process(grp_MLP_fu_4112_message_V_address0, grp_message_passing_fu_8173_message_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            message_V_address0 <= grp_message_passing_fu_8173_message_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            message_V_address0 <= grp_MLP_fu_4112_message_V_address0;
        else 
            message_V_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    message_V_ce0_assign_proc : process(grp_MLP_fu_4112_message_V_ce0, grp_message_passing_fu_8173_message_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            message_V_ce0 <= grp_message_passing_fu_8173_message_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            message_V_ce0 <= grp_MLP_fu_4112_message_V_ce0;
        else 
            message_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    message_V_ce1_assign_proc : process(grp_message_passing_fu_8173_message_V_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            message_V_ce1 <= grp_message_passing_fu_8173_message_V_ce1;
        else 
            message_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    message_V_we1_assign_proc : process(grp_message_passing_fu_8173_message_V_we1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            message_V_we1 <= grp_message_passing_fu_8173_message_V_we1;
        else 
            message_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    mlp_1_bias_V_address0_assign_proc : process(grp_MLP_fu_4112_mlp_1_bias_V_address0, grp_load_mlp_weights_one_layer_fu_8133_mlp_1_bias_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mlp_1_bias_V_address0 <= grp_load_mlp_weights_one_layer_fu_8133_mlp_1_bias_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            mlp_1_bias_V_address0 <= grp_MLP_fu_4112_mlp_1_bias_V_address0;
        else 
            mlp_1_bias_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    mlp_1_bias_V_ce0_assign_proc : process(grp_MLP_fu_4112_mlp_1_bias_V_ce0, grp_load_mlp_weights_one_layer_fu_8133_mlp_1_bias_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mlp_1_bias_V_ce0 <= grp_load_mlp_weights_one_layer_fu_8133_mlp_1_bias_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            mlp_1_bias_V_ce0 <= grp_MLP_fu_4112_mlp_1_bias_V_ce0;
        else 
            mlp_1_bias_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mlp_1_bias_V_we0_assign_proc : process(grp_load_mlp_weights_one_layer_fu_8133_mlp_1_bias_V_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mlp_1_bias_V_we0 <= grp_load_mlp_weights_one_layer_fu_8133_mlp_1_bias_V_we0;
        else 
            mlp_1_bias_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mlp_1_weights_V_address0_assign_proc : process(grp_MLP_fu_4112_mlp_1_weights_V_address0, grp_load_mlp_weights_one_layer_fu_8133_mlp_1_weights_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mlp_1_weights_V_address0 <= grp_load_mlp_weights_one_layer_fu_8133_mlp_1_weights_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            mlp_1_weights_V_address0 <= grp_MLP_fu_4112_mlp_1_weights_V_address0;
        else 
            mlp_1_weights_V_address0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mlp_1_weights_V_ce0_assign_proc : process(grp_MLP_fu_4112_mlp_1_weights_V_ce0, grp_load_mlp_weights_one_layer_fu_8133_mlp_1_weights_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mlp_1_weights_V_ce0 <= grp_load_mlp_weights_one_layer_fu_8133_mlp_1_weights_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            mlp_1_weights_V_ce0 <= grp_MLP_fu_4112_mlp_1_weights_V_ce0;
        else 
            mlp_1_weights_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mlp_1_weights_V_we0_assign_proc : process(grp_load_mlp_weights_one_layer_fu_8133_mlp_1_weights_V_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mlp_1_weights_V_we0 <= grp_load_mlp_weights_one_layer_fu_8133_mlp_1_weights_V_we0;
        else 
            mlp_1_weights_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mlp_2_bias_V_address0_assign_proc : process(grp_MLP_fu_4112_mlp_2_bias_V_address0, grp_load_mlp_weights_one_layer_fu_8133_mlp_2_bias_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mlp_2_bias_V_address0 <= grp_load_mlp_weights_one_layer_fu_8133_mlp_2_bias_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            mlp_2_bias_V_address0 <= grp_MLP_fu_4112_mlp_2_bias_V_address0;
        else 
            mlp_2_bias_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    mlp_2_bias_V_ce0_assign_proc : process(grp_MLP_fu_4112_mlp_2_bias_V_ce0, grp_load_mlp_weights_one_layer_fu_8133_mlp_2_bias_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mlp_2_bias_V_ce0 <= grp_load_mlp_weights_one_layer_fu_8133_mlp_2_bias_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            mlp_2_bias_V_ce0 <= grp_MLP_fu_4112_mlp_2_bias_V_ce0;
        else 
            mlp_2_bias_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mlp_2_bias_V_we0_assign_proc : process(grp_load_mlp_weights_one_layer_fu_8133_mlp_2_bias_V_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mlp_2_bias_V_we0 <= grp_load_mlp_weights_one_layer_fu_8133_mlp_2_bias_V_we0;
        else 
            mlp_2_bias_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    mlp_2_weights_V_address0_assign_proc : process(grp_MLP_fu_4112_mlp_2_weights_V_address0, grp_load_mlp_weights_one_layer_fu_8133_mlp_2_weights_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mlp_2_weights_V_address0 <= grp_load_mlp_weights_one_layer_fu_8133_mlp_2_weights_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            mlp_2_weights_V_address0 <= grp_MLP_fu_4112_mlp_2_weights_V_address0;
        else 
            mlp_2_weights_V_address0 <= "XXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    mlp_2_weights_V_ce0_assign_proc : process(grp_MLP_fu_4112_mlp_2_weights_V_ce0, grp_load_mlp_weights_one_layer_fu_8133_mlp_2_weights_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mlp_2_weights_V_ce0 <= grp_load_mlp_weights_one_layer_fu_8133_mlp_2_weights_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            mlp_2_weights_V_ce0 <= grp_MLP_fu_4112_mlp_2_weights_V_ce0;
        else 
            mlp_2_weights_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    mlp_2_weights_V_we0_assign_proc : process(grp_load_mlp_weights_one_layer_fu_8133_mlp_2_weights_V_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            mlp_2_weights_V_we0 <= grp_load_mlp_weights_one_layer_fu_8133_mlp_2_weights_V_we0;
        else 
            mlp_2_weights_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    mlp_eps_V_address0 <= grp_MLP_fu_4112_mlp_eps_V_address0;
    mlp_eps_V_ce0 <= grp_MLP_fu_4112_mlp_eps_V_ce0;

    node_embedding_V_address0_assign_proc : process(grp_MLP_fu_4112_node_embedding_V_address0, grp_message_passing_fu_8173_node_embedding_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            node_embedding_V_address0 <= grp_message_passing_fu_8173_node_embedding_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            node_embedding_V_address0 <= grp_MLP_fu_4112_node_embedding_V_address0;
        else 
            node_embedding_V_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    node_embedding_V_address1 <= grp_MLP_fu_4112_node_embedding_V_address1;

    node_embedding_V_ce0_assign_proc : process(grp_MLP_fu_4112_node_embedding_V_ce0, grp_message_passing_fu_8173_node_embedding_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            node_embedding_V_ce0 <= grp_message_passing_fu_8173_node_embedding_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            node_embedding_V_ce0 <= grp_MLP_fu_4112_node_embedding_V_ce0;
        else 
            node_embedding_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    node_embedding_V_ce1_assign_proc : process(grp_MLP_fu_4112_node_embedding_V_ce1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            node_embedding_V_ce1 <= grp_MLP_fu_4112_node_embedding_V_ce1;
        else 
            node_embedding_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    node_embedding_V_d1 <= grp_MLP_fu_4112_node_embedding_V_d1;

    node_embedding_V_we1_assign_proc : process(grp_MLP_fu_4112_node_embedding_V_we1, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            node_embedding_V_we1 <= grp_MLP_fu_4112_node_embedding_V_we1;
        else 
            node_embedding_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
