FILE: .\boot.asm                        (0001) ;  Generated by PSoC Designer 5.4.3191
                                        (0002) ;
                                        (0003) ;@Id: boot.tpl#903 @
                                        (0004) ;=============================================================================
                                        (0005) ;  FILENAME:   boot.asm
                                        (0006) ;  Version:    4.30
                                        (0007) ;
                                        (0008) ;  DESCRIPTION:
                                        (0009) ;  M8C Boot Code for CY8C27xxx microcontroller family.
                                        (0010) ;
                                        (0011) ;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0012) ;
                                        (0013) ; NOTES:
                                        (0014) ; PSoC Designer's Device Editor uses a template file, BOOT.TPL, located in
                                        (0015) ; the project's root directory to create BOOT.ASM. Any changes made to
                                        (0016) ; BOOT.ASM will be  overwritten every time the project is generated; therefore
                                        (0017) ; changes should be made to BOOT.TPL not BOOT.ASM. Care must be taken when
                                        (0018) ; modifying BOOT.TPL so that replacement strings (such as @PROJECT_NAME)
                                        (0019) ; are not accidentally modified.
                                        (0020) ;
                                        (0021) ;=============================================================================
                                        (0022) 
                                        (0023) include ".\lib\GlobalParams.inc"	;File generated by PSoC Designer (Project dependent)
                                        (0024) include "m8c.inc"			;Part specific file
                                        (0025) include "m8ssc.inc"			;Part specific file
                                        (0026) include "memory.inc"			;File generated by PSoC Designer (Project dependent)
                                        (0027) 
                                        (0028) ;--------------------------------------
                                        (0029) ; Export Declarations
                                        (0030) ;--------------------------------------
                                        (0031) 
                                        (0032) export __Start
                                        (0033) IF	(TOOLCHAIN & HITECH)
                                        (0034) ELSE
                                        (0035) export __bss_start
                                        (0036) export __data_start
                                        (0037) export __idata_start
                                        (0038) export __func_lit_start
                                        (0039) export __text_start
                                        (0040) ENDIF
                                        (0041) export  _bGetPowerSetting
                                        (0042) export   bGetPowerSetting
                                        (0043) 
                                        (0044) 
                                        (0045) ;--------------------------------------
                                        (0046) ; Optimization flags
                                        (0047) ;--------------------------------------
                                        (0048) ;
                                        (0049) ; To change the value of these flags, modify the file boot.tpl, not
                                        (0050) ; boot.asm. See the notes in the banner comment at the beginning of
                                        (0051) ; this file.
                                        (0052) 
                                        (0053) ; Optimization for Assembly language (only) projects and C-language projects
                                        (0054) ; that do not depend on the C compiler to initialize the values of RAM variables.
                                        (0055) ;   Set to 1: Support for C Run-time Environment initialization
                                        (0056) ;   Set to 0: Support for C not included. Faster start up, smaller code space.
                                        (0057) ;
                                        (0058) IF	(TOOLCHAIN & HITECH)
                                        (0059) ; The C compiler will customize the startup code - it's not required here
                                        (0060) 
                                        (0061) C_LANGUAGE_SUPPORT:              equ 0
                                        (0062) ELSE
                                        (0063) C_LANGUAGE_SUPPORT:              equ 1
                                        (0064) ENDIF
                                        (0065) 
                                        (0066) 
                                        (0067) ; The following equate is required for proper operation. Reseting its value
                                        (0068) ; is discouraged.  WAIT_FOR_32K is effective only if the crystal oscillator is
                                        (0069) ; selected.  If the designer chooses to not wait then stabilization of the ECO
                                        (0070) ; and PLL_Lock must take place within user code. See the family data sheet for
                                        (0071) ; the requirements of starting the ECO and PLL lock mode.
                                        (0072) ;
                                        (0073) ;   Set to 1: Wait for XTAL (& PLL if selected) to stabilize before
                                        (0074) ;                invoking main
                                        (0075) ;   Set to 0: Boot code does not wait; clock may not have stabilized by
                                        (0076) ;               the time code in main starts executing.
                                        (0077) ;
                                        (0078) WAIT_FOR_32K:                    equ 1
                                        (0079) 
                                        (0080) 
                                        (0081) ; For historical reasons, by default the boot code uses an lcall instruction
                                        (0082) ; to invoke the user's _main code. If _main executes a return instruction,
                                        (0083) ; boot provides an infinite loop. By changing the following equate from zero
                                        (0084) ; to 1, boot's lcall will be replaced by a ljmp instruction, saving two
                                        (0085) ; bytes on the stack which are otherwise required for the return address. If
                                        (0086) ; this option is enabled, _main must not return. (Beginning with the 4.2
                                        (0087) ; release, the C compiler automatically places an infinite loop at the end
                                        (0088) ; of main, rather than a return instruction.)
                                        (0089) ;
                                        (0090) ENABLE_LJMP_TO_MAIN:             equ 0
                                        (0091) 
                                        (0092) 
                                        (0093) ;-----------------------------------------------------------------------------
                                        (0094) ; Interrupt Vector Table
                                        (0095) ;-----------------------------------------------------------------------------
                                        (0096) ;
                                        (0097) ; Interrupt vector table entries are 4 bytes long.  Each one contains
                                        (0098) ; a jump instruction to an ISR (Interrupt Service Routine), although
                                        (0099) ; very short ISRs could be encoded within the table itself. Normally,
                                        (0100) ; vector jump targets are modified automatically according to the user
                                        (0101) ; modules selected. This occurs when the 'Generate Application' opera-
                                        (0102) ; tion is run causing PSoC Designer to create boot.asm and the other
                                        (0103) ; configuration files. If you need to hard code a vector, update the
                                        (0104) ; file boot.tpl, not boot.asm. See the banner comment at the beginning
                                        (0105) ; of this file.
                                        (0106) ;-----------------------------------------------------------------------------
                                        (0107) 
                                        (0108)     AREA TOP (ROM, ABS, CON)
                                        (0109) 
                                        (0110)     org   0                        ;Reset Interrupt Vector
                                        (0111) IF	(TOOLCHAIN & HITECH)
                                        (0112) ;   jmp   __Start                  ;C compiler fills in this vector
                                        (0113) ELSE
0000: 80 67    JMP   0x0068             (0114)     jmp   __Start                  ;First instruction executed following a Reset
                                        (0115) ENDIF
                                        (0116)     ;@PSoC_BOOT_ISR_UserCode_START@
                                        (0117)     ;---------------------------------------------------
                                        (0118)     ; Insert your custom code below this banner
                                        (0119)     ;---------------------------------------------------
                                        (0120) 
                                        (0121)     org   04h                      ;Low Voltage Detect (LVD) Interrupt Vector
0004: 30       HALT                     (0122)     halt                           ;Stop execution if power falls too low
                                        (0123) 
                                        (0124)     org   08h                      ;Analog Column 0 Interrupt Vector
                                        (0125)     // call	void_handler
0008: 7E       RETI                     (0126)     reti
                                        (0127) 
                                        (0128)     org   0Ch                      ;Analog Column 1 Interrupt Vector
                                        (0129)     // call	void_handler
000C: 7E       RETI                     (0130)     reti
                                        (0131) 
                                        (0132)     org   10h                      ;Analog Column 2 Interrupt Vector
                                        (0133)     // call	void_handler
0010: 7E       RETI                     (0134)     reti
                                        (0135) 
                                        (0136)     org   14h                      ;Analog Column 3 Interrupt Vector
                                        (0137)     // call	void_handler
0014: 7E       RETI                     (0138)     reti
                                        (0139) 
                                        (0140)     org   18h                      ;VC3 Interrupt Vector
0018: 7D 08 48 LJMP  _VC3_Interrupt     (0141)     ljmp _VC3_Interrupt
001B: 7E       RETI                     (0142)     reti
                                        (0143) 
                                        (0144)     org   1Ch                      ;GPIO Interrupt Vector
                                        (0145)     // call	void_handler
001C: 7E       RETI                     (0146)     reti
                                        (0147) 
                                        (0148)     org   20h                      ;PSoC Block DBB00 Interrupt Vector
                                        (0149)     // call	void_handler
0020: 7E       RETI                     (0150)     reti
                                        (0151) 
                                        (0152)     org   24h                      ;PSoC Block DBB01 Interrupt Vector
                                        (0153)     // call	void_handler
0024: 7E       RETI                     (0154)     reti
                                        (0155) 
                                        (0156)     org   28h                      ;PSoC Block DCB02 Interrupt Vector
                                        (0157)     // call	void_handler
0028: 7E       RETI                     (0158)     reti
                                        (0159) 
                                        (0160)     org   2Ch                      ;PSoC Block DCB03 Interrupt Vector
                                        (0161)     // call	void_handler
002C: 7E       RETI                     (0162)     reti
                                        (0163) 
                                        (0164)     org   30h                      ;PSoC Block DBB10 Interrupt Vector
                                        (0165)     // call	void_handler
0030: 7E       RETI                     (0166)     reti
                                        (0167) 
                                        (0168)     org   34h                      ;PSoC Block DBB11 Interrupt Vector
                                        (0169)     // call	void_handler
0034: 7E       RETI                     (0170)     reti
                                        (0171) 
                                        (0172)     org   38h                      ;PSoC Block DCB12 Interrupt Vector
                                        (0173)     // call	void_handler
0038: 7E       RETI                     (0174)     reti
                                        (0175) 
                                        (0176)     org   3Ch                      ;PSoC Block DCB13 Interrupt Vector
                                        (0177)     // call	void_handler
003C: 7E       RETI                     (0178)     reti
                                        (0179) 
                                        (0180)     org   60h                      ;PSoC I2C Interrupt Vector
                                        (0181)     // call	void_handler
0060: 7E       RETI                     (0182)     reti
                                        (0183) 
                                        (0184)     org   64h                      ;Sleep Timer Interrupt Vector
                                        (0185)     // call	void_handler
0064: 7E       RETI                     (0186)     reti
0068: 71 10    OR    F,0x10             
                                        (0187)     ;---------------------------------------------------
                                        (0188)     ; Insert your custom code above this banner
                                        (0189)     ;---------------------------------------------------
                                        (0190)     ;@PSoC_BOOT_ISR_UserCode_END@
                                        (0191) 
                                        (0192) ;-----------------------------------------------------------------------------
                                        (0193) ;  Start of Execution.
                                        (0194) ;-----------------------------------------------------------------------------
                                        (0195) ;  The Supervisory ROM SWBootReset function has already completed the
                                        (0196) ;  calibrate1 process, loading trim values for 5 volt operation.
                                        (0197) ;
                                        (0198) 
                                        (0199) IF	(TOOLCHAIN & HITECH)
                                        (0200)  	AREA PD_startup(CODE, REL, CON)
                                        (0201) ELSE
                                        (0202)     org 68h
                                        (0203) ENDIF
                                        (0204) __Start:
                                        (0205) 
                                        (0206)     ; initialize SMP values for voltage stabilization, if required,
                                        (0207)     ; leaving power-on reset (POR) level at the default (low) level, at
                                        (0208)     ; least for now. 
                                        (0209)     ;
                                        (0210)     M8C_SetBank1
006A: 62 E3 87 MOV   REG[0xE3],0x87     (0211)     mov   reg[VLT_CR], SWITCH_MODE_PUMP_JUST | LVD_TBEN_JUST | TRIP_VOLTAGE_JUST
006D: 70 EF    AND   F,0xEF             
006F: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0212)     M8C_SetBank0
                                        (0213) 
                                        (0214) M8C_ClearWDTAndSleep			   ; Clear WDT before enabling it.
                                        (0215) IF ( WATCHDOG_ENABLE )             ; WDT selected in Global Params
                                        (0216)     M8C_EnableWatchDog
                                        (0217) ENDIF
                                        (0218) 
                                        (0219) IF ( SELECT_32K )
                                        (0220)     or   reg[CPU_SCR1],  CPU_SCR1_ECO_ALLOWED  ; ECO will be used in this project
                                        (0221) ELSE
0072: 41 FE FB AND   REG[0xFE],0xFB     (0222)     and  reg[CPU_SCR1], ~CPU_SCR1_ECO_ALLOWED  ; Prevent ECO from being enabled
                                        (0223) ENDIF
                                        (0224) 
                                        (0225) IF	(TOOLCHAIN & HITECH) 
                                        (0226)     ;---------------------------
                                        (0227)     ; Set up the Temporary stack
                                        (0228)     ;---------------------------
                                        (0229)     ; A temporary stack is set up for the SSC instructions.
                                        (0230)     ; The real stack start will be assigned later.
                                        (0231)     ;
                                        (0232) 	global		__Lstackps
                                        (0233) 	mov     a,low __Lstackps
                                        (0234) 	swap    a,sp
                                        (0235) ELSE
                                        (0236)     ;------------------
                                        (0237)     ; Set up the stack
                                        (0238)     ;------------------
0075: 50 1E    MOV   A,0x1E             (0239)     mov   A, __ramareas_end        ; Set top of stack to end of used RAM
0077: 4E       SWAP  SP,A               (0240)     swap  SP, A                    ; This is only temporary if going to LMM
0078: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0241) ENDIF
                                        (0242) 
                                        (0243)     ;-----------------------------------------------
                                        (0244)     ; Set Power-related Trim & the AGND Bypass bit.
                                        (0245)     ;-----------------------------------------------
                                        (0246) M8C_ClearWDTAndSleep ; Clear WDT before enabling it.
                                        (0247) IF ( SUPPLY_VOLTAGE )         ; 1 means 5.0V
                                        (0248)  IF ( AGND_BYPASS )
                                        (0249)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0250)     ; The 5V trim has already been set, but we need to update the AGNDBYP
                                        (0251)     ; bit in the write-only BDG_TR register. Recalculate the register
                                        (0252)     ; value using the proper trim values.
                                        (0253)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0254)     M8SSC_SetTableVoltageTrim 1, SSCTBL1_TRIM_BGR_5V, AGND_BYPASS_JUST
                                        (0255)  ENDIF
                                        (0256) ELSE    ; 3.3 V Operation, not 5.0V
                                        (0257)     M8SSC_SetTableTrims  1, SSCTBL1_TRIM_IMO_3V_24MHZ, SSCTBL1_TRIM_BGR_3V, AGND_BYPASS_JUST
                                        (0258) ENDIF ;(SUPPLY_VOLTAGE)
                                        (0259) 
007B: 55 F8 00 MOV   [_ramareas_end+218],0x0(0260)     mov  [bSSC_KEY1],  0           ; Lock out Flash and Supervisiory operations
007E: 55 F9 00 MOV   [_ramareas_end+219],0x0(0261)     mov  [bSSC_KEYSP], 0
0081: 71 10    OR    F,0x10             
                                        (0262) 
                                        (0263)     ;---------------------------------------
                                        (0264)     ; Initialize Crystal Oscillator and PLL
                                        (0265)     ;---------------------------------------
                                        (0266) 
                                        (0267) IF ( SELECT_32K & WAIT_FOR_32K )
                                        (0268)     ; If the user has requested the External Crystal Oscillator (ECO) then turn it
                                        (0269)     ; on and wait for it to stabilize and the system to switch over to it. The PLL
                                        (0270)     ; is left off. Set the SleepTimer period is set to 1 sec to time the wait for
                                        (0271)     ; the ECO to stabilize.
                                        (0272)     ;
                                        (0273)     M8C_SetBank1
                                        (0274)     mov   reg[OSC_CR0], (SELECT_32K_JUST | OSC_CR0_SLEEP_1Hz | OSC_CR0_CPU_12MHz)
                                        (0275)     M8C_SetBank0
                                        (0276)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get a full second
                                        (0277)     or    reg[INT_MSK0], INT_MSK0_SLEEP   ; Enable latching of SleepTimer interrupt
                                        (0278)     mov   reg[INT_VC],   0                ; Clear all pending interrupts
                                        (0279) .WaitFor1s:
                                        (0280)     tst   reg[INT_CLR0], INT_MSK0_SLEEP   ; Test the SleepTimer Interrupt Status
                                        (0281)     jz   .WaitFor1s                       ; Interrupt will latch but will not dispatch
                                        (0282)                                           ;   since interrupts are not globally enabled
                                        (0283) ELSE ; !( SELECT_32K & WAIT_FOR_32K )
                                        (0284)     ; Either no ECO, or waiting for stable clock is to be done in main
                                        (0285)     M8C_SetBank1
0083: 62 E0 0A MOV   REG[0xE0],0xA      (0286)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | OSC_CR0_CPU_12MHz)
0086: 70 EF    AND   F,0xEF             
0088: 62 E3 38 MOV   REG[0xE3],0x38     
                                        (0287)     M8C_SetBank0
                                        (0288)     M8C_ClearWDTAndSleep           ; Reset the watch dog
                                        (0289) 
                                        (0290) ENDIF ;( SELECT_32K & WAIT_FOR_32K )
                                        (0291) 
                                        (0292) IF ( PLL_MODE )
                                        (0293)     ; Crystal is now fully operational (assuming WAIT_FOR_32K was enabled).
                                        (0294)     ; Now start up PLL if selected, and wait 16 msec for it to stabilize.
                                        (0295)     ;
                                        (0296)     M8C_SetBank1
                                        (0297)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_3MHz)
                                        (0298)     M8C_SetBank0
                                        (0299)     M8C_ClearWDTAndSleep                  ; Reset the sleep timer to get full period
                                        (0300)     mov   reg[INT_VC], 0                  ; Clear all pending interrupts
                                        (0301) 
                                        (0302) .WaitFor16ms:
                                        (0303)     tst   reg[INT_CLR0],INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0304)     jz   .WaitFor16ms
                                        (0305)     M8C_SetBank1                          ; continue boot at CPU Speed of SYSCLK/2
                                        (0306)     mov   reg[OSC_CR0], (SELECT_32K_JUST | PLL_MODE_JUST | OSC_CR0_SLEEP_64Hz | OSC_CR0_CPU_12MHz)
                                        (0307)     M8C_SetBank0
                                        (0308) 
                                        (0309) IF      ( WAIT_FOR_32K )
                                        (0310) ELSE ; !( WAIT_FOR_32K )
                                        (0311)     ; Option settings (PLL-Yes, ECO-No) are incompatible - force a syntax error
                                        (0312)     ERROR_PSoC Disabling WAIT_FOR_32K requires that the PLL_Lock must be enabled in user code.
                                        (0313) ENDIF ;(WAIT_FOR_32K)
                                        (0314) ENDIF ;(PLL_MODE)
                                        (0315) 
                                        (0316) 	;-------------------------------------------------------
                                        (0317)     ; Initialize Proper Drive Mode for External Clock Pin
                                        (0318)     ;-------------------------------------------------------
                                        (0319) 
                                        (0320)     ; Change EXTCLK pin from Hi-Z Analog (110b) drive mode to Hi-Z (010b) drive mode
                                        (0321) 
                                        (0322) IF (SYSCLK_SOURCE)
                                        (0323)     and reg[PRT1DM2],  ~0x10        ; Clear bit 4 of EXTCLK pin's DM2 register 
                                        (0324) ENDIF
                                        (0325)     ; EXTCLK pin is now in proper drive mode to input the external clock signal
                                        (0326) 
                                        (0327)     ;------------------------
                                        (0328)     ; Close CT leakage path.
                                        (0329)     ;------------------------
008B: 62 71 05 MOV   REG[0x71],0x5      (0330)     mov   reg[ACB00CR0], 05h
008E: 62 75 05 MOV   REG[0x75],0x5      (0331)     mov   reg[ACB01CR0], 05h
0091: 62 79 05 MOV   REG[0x79],0x5      (0332)     mov   reg[ACB02CR0], 05h
0094: 62 7D 05 MOV   REG[0x7D],0x5      (0333)     mov   reg[ACB03CR0], 05h
                                        (0334) 
                                        (0335)     ;@PSoC_BOOT_LOADCFG_UserCode_START@
                                        (0336)     ;---------------------------------------------------
                                        (0337)     ; Insert your custom code below this banner
                                        (0338)     ;---------------------------------------------------
                                        (0339) 
                                        (0340)     ;---------------------------------------------------
                                        (0341)     ; Insert your custom code above this banner
                                        (0342)     ;---------------------------------------------------
                                        (0343)     ;@PSoC_BOOT_LOADCFG_UserCode_END@ 
                                        (0344) 
                                        (0345)     ;-------------------------
                                        (0346)     ; Load Base Configuration
                                        (0347)     ;-------------------------
                                        (0348)     ; Load global parameter settings and load the user modules in the
                                        (0349)     ; base configuration. Exceptions: (1) Leave CPU Speed fast as possible
                                        (0350)     ; to minimize start up time; (2) We may still need to play with the
                                        (0351)     ; Sleep Timer.
                                        (0352)     ;
0097: 7C 03 95 LCALL 0x0395             (0353)     lcall LoadConfigInit
                                        (0354) 
                                        (0355)     ;-----------------------------------
                                        (0356)     ; Initialize C Run-Time Environment
                                        (0357)     ;-----------------------------------
                                        (0358) IF ( C_LANGUAGE_SUPPORT )
009A: 50 00    MOV   A,0x0              (0359)     mov  A,0                           ; clear the 'bss' segment to zero
009C: 55 09 0D MOV   [__r0],0xD         (0360)     mov  [__r0],<__bss_start
                                        (0361) BssLoop:
009F: 3C 09 1E CMP   [__r0],0x1E        (0362)     cmp  [__r0],<__bss_end
00A2: A0 05    JZ    0x00A8             (0363)     jz   BssDone
00A4: 3F 09    MVI   [__r0],A           (0364)     mvi  [__r0],A
00A6: 8F F8    JMP   0x009F             (0365)     jmp  BssLoop
                                        (0366) BssDone:
00A8: 50 02    MOV   A,0x2              (0367)     mov  A,>__idata_start              ; copy idata to data segment
00AA: 57 CD    MOV   X,0xCD             (0368)     mov  X,<__idata_start
00AC: 55 09 00 MOV   [__r0],0x0         (0369)     mov  [__r0],<__data_start
                                        (0370) IDataLoop:
00AF: 3C 09 03 CMP   [__r0],0x3         (0371)     cmp  [__r0],<__data_end
00B2: A0 0B    JZ    0x00BE             (0372)     jz   C_RTE_Done
00B4: 08       PUSH  A                  (0373)     push A
00B5: 28       ROMX                     (0374)     romx
00B6: 3F 09    MVI   [__r0],A           (0375)     mvi  [__r0],A
00B8: 18       POP   A                  (0376)     pop  A
00B9: 75       INC   X                  (0377)     inc  X
00BA: 09 00    ADC   A,0x0              (0378)     adc  A,0
00BC: 8F F2    JMP   0x00AF             (0379)     jmp  IDataLoop
00BE: 71 10    OR    F,0x10             
00C0: 70 EF    AND   F,0xEF             
                                        (0380) 
                                        (0381) C_RTE_Done:
                                        (0382) 
                                        (0383) ENDIF ; C_LANGUAGE_SUPPORT
                                        (0384) 
                                        (0385)     ;-------------------------------
                                        (0386)     ; Voltage Stabilization for SMP
                                        (0387)     ;-------------------------------
                                        (0388) 
                                        (0389) IF ( SUPPLY_VOLTAGE )                  ; 1 Means 5 Volts
                                        (0390) IF ( SWITCH_MODE_PUMP ^ 1 )            ; SMP is operational
                                        (0391)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0392)     ; When using the SMP at 5V, we must wait for Vdd to slew from 3.1V to
                                        (0393)     ; 5V before enabling the Precision Power-On Reset (PPOR).
                                        (0394)     ;- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                                        (0395)     or   reg[INT_MSK0],INT_MSK0_SLEEP
                                        (0396)     M8C_SetBank1
                                        (0397)     and   reg[OSC_CR0], ~OSC_CR0_SLEEP
                                        (0398)     or    reg[OSC_CR0],  OSC_CR0_SLEEP_512Hz
                                        (0399)     M8C_SetBank0
                                        (0400)     M8C_ClearWDTAndSleep                   ; Restart the sleep timer
                                        (0401)     mov   reg[INT_VC], 0                   ; Clear all pending interrupts
                                        (0402) .WaitFor2ms:
                                        (0403)     tst   reg[INT_CLR0], INT_MSK0_SLEEP    ; Test the SleepTimer Interrupt Status
                                        (0404)     jz   .WaitFor2ms                       ; Branch fails when 2 msec has passed
                                        (0405) ENDIF ; ( SWITCH_MODE_PUMP ^ 1 )
                                        (0406) ENDIF ; ( SUPPLY_VOLTAGE )
                                        (0407) 
                                        (0408)     ;-------------------------------
                                        (0409)     ; Set Power-On Reset (POR) Level
                                        (0410)     ;-------------------------------
                                        (0411)     ;  The writes to the VLT_CR register below include setting the POR to VLT_CR_POR_HIGH, 
                                        (0412)     ;  VLT_CR_POR_MID or VLT_CR_POR_LOW. Correctly setting this value is critical to the proper 
                                        (0413)     ;  operation of the PSoC. The POR protects the M8C from mis-executing when Vdd falls low. 
                                        (0414)     ;  These values should not be changed from the settings here. See Section "POR and LVD" of 
                                        (0415)     ;  Technical Reference Manual #001-14463 for more information.
                                        (0416) 
                                        (0417)     M8C_SetBank1
                                        (0418) 
                                        (0419) IF ( SUPPLY_VOLTAGE )                       ; 1 Means 5 Volts
                                        (0420)  IF ( CPU_CLOCK_JUST ^ OSC_CR0_CPU_24MHz )  ;    Also 24MHz?
                                        (0421)                                             ;       no, set 4.5V POR in user code, if desired
                                        (0422)  ELSE ; 24HMz                               ;
                                        (0423)     or    reg[VLT_CR],  VLT_CR_POR_HIGH     ;      yes, highest POR trip point required
                                        (0424)  ENDIF ; OSC_CRO_CPU_24MHz
                                        (0425) ENDIF ; 5V
                                        (0426) 
                                        (0427)     M8C_SetBank0
                                        (0428) 
                                        (0429)     ;----------------------------
                                        (0430)     ; Wrap up and invoke "main"
                                        (0431)     ;----------------------------
                                        (0432) 
                                        (0433)     ; Disable the Sleep interrupt that was used for timing above.  In fact,
                                        (0434)     ; no interrupts should be enabled now, so may as well clear the register.
                                        (0435)     ;
00C2: 62 E0 00 MOV   REG[0xE0],0x0      (0436)     mov  reg[INT_MSK0],0
00C5: 71 10    OR    F,0x10             
                                        (0437) 
                                        (0438)     ; Everything has started OK. Now select requested CPU & sleep frequency.
                                        (0439)     ;
                                        (0440)     M8C_SetBank1
00C7: 62 E0 0A MOV   REG[0xE0],0xA      (0441)     mov  reg[OSC_CR0],(SELECT_32K_JUST | PLL_MODE_JUST | SLEEP_TIMER_JUST | CPU_CLOCK_JUST)
00CA: 70 EF    AND   F,0xEF             
                                        (0442)     M8C_SetBank0
                                        (0443) 
                                        (0444)     ; Global Interrupt are NOT enabled, this should be done in main().
                                        (0445)     ; LVD is set but will not occur unless Global Interrupts are enabled.
                                        (0446)     ; Global Interrupts should be enabled as soon as possible in main().
                                        (0447)     ;
00CC: 62 E2 00 MOV   REG[0xE2],0x0      (0448)     mov  reg[INT_VC],0             ; Clear any pending interrupts which may
                                        (0449)                                    ; have been set during the boot process.
                                        (0450) IF	(TOOLCHAIN & HITECH)
                                        (0451) 	ljmp  startup                  ; Jump to C compiler startup code
                                        (0452) ELSE
                                        (0453) IF ENABLE_LJMP_TO_MAIN
                                        (0454)     ljmp  _main                    ; goto main (no return)
                                        (0455) ELSE
00CF: 7C 06 DA LCALL __UserModules_end|_main|__text_start|_main(0456)     lcall _main                    ; call main
                                        (0457) .Exit:
00D2: 8F FF    JMP   0x00D2             (0458)     jmp  .Exit                     ; Wait here after return till power-off or reset
                                        (0459) ENDIF
                                        (0460) ENDIF ; TOOLCHAIN
                                        (0461) 
                                        (0462)     ;---------------------------------
                                        (0463)     ; Library Access to Global Parms
                                        (0464)     ;---------------------------------
                                        (0465)     ;
                                        (0466)  bGetPowerSetting:
                                        (0467) _bGetPowerSetting:
                                        (0468)     ; Synthesize the "power setting" value used by chips with SlowIMO mode.
                                        (0469)     ; Returns value of POWER_SETTING in the A register.
                                        (0470)     ; No inputs. No Side Effects.
                                        (0471)     ;
                                        (0472) IF ( SUPPLY_VOLTAGE )            ; 1 means 5.0V
00D4: 50 10    MOV   A,0x10             (0473)     mov   A, POWER_SET_5V0_24MHZ   ; Supply & Internal Main Oscillator speed
                                        (0474) ELSE        
                                        (0475)     mov   A, POWER_SET_3V3_24MHZ   ; Supply & Internal Main Oscillator speed
                                        (0476) ENDIF
00D6: 7F       RET                      (0477)     ret
                                        (0478) 
                                        (0479) IF	(TOOLCHAIN & HITECH)
                                        (0480) ELSE
                                        (0481)     ;---------------------------------
                                        (0482)     ; Order Critical RAM & ROM AREAs
                                        (0483)     ;---------------------------------
                                        (0484)     ;  'TOP' is all that has been defined so far...
                                        (0485) 
                                        (0486)     ;  ROM AREAs for C CONST, static & global items
                                        (0487)     ;
                                        (0488)     AREA lit               (ROM, REL, CON, LIT)   ; 'const' definitions
                                        (0489)     AREA idata             (ROM, REL, CON, LIT)   ; Constants for initializing RAM
                                        (0490) __idata_start:
                                        (0491) 
                                        (0492)     AREA func_lit          (ROM, REL, CON, proclab)   ; Function Pointers
                                        (0493) __func_lit_start:
                                        (0494) 
                                        (0495)     AREA psoc_config       (ROM, REL, CON)   ; Configuration Load & Unload
                                        (0496)     AREA UserModules       (ROM, REL, CON)   ; User Module APIs
                                        (0497) 
                                        (0498)     ; CODE segment for general use
                                        (0499)     ;
                                        (0500)     AREA text (ROM, REL, CON)
                                        (0501) __text_start:
                                        (0502) 
                                        (0503)     ; RAM area usage
                                        (0504)     ;
                                        (0505)     AREA data              (RAM, REL, CON)   ; initialized RAM
                                        (0506) __data_start:
                                        (0507) 
                                        (0508)     AREA virtual_registers (RAM, REL, CON)   ; Temp vars of C compiler
                                        (0509)     AREA InterruptRAM      (RAM, REL, CON)   ; Interrupts, on Page 0
                                        (0510)     AREA bss               (RAM, REL, CON)   ; general use
                                        (0511) __bss_start:
                                        (0512) 
                                        (0513) ENDIF ; TOOLCHAIN
                                        (0514) 
                                        (0515) ; end of file boot.asm
FILE: lib\psocconfigtbl.asm             (0001) ;  Generated by PSoC Designer 5.4.3191
02D0: 70 EF    AND   F,0xEF             (0002) ;
                                        (0003) ; =============================================================================
                                        (0004) ; FILENAME: PSoCConfigTBL.asm
                                        (0005) ;  
                                        (0006) ; Copyright (c) Cypress Semiconductor 2013. All Rights Reserved.
                                        (0007) ;  
                                        (0008) ; NOTES:
                                        (0009) ; Do not modify this file. It is generated by PSoC Designer each time the
                                        (0010) ; generate application function is run. The values of the parameters in this
                                        (0011) ; file can be modified by changing the values of the global parameters in the
                                        (0012) ; device editor.
                                        (0013) ;  
                                        (0014) ; =============================================================================
                                        (0015)  
                                        (0016) include "m8c.inc"
                                        (0017) ;  Personalization tables 
                                        (0018) export LoadConfigTBL_lab7d_Bank1
                                        (0019) export LoadConfigTBL_lab7d_Bank0
                                        (0020) export LoadConfigTBL_lab7d_Ordered
                                        (0021) AREA lit(rom, rel)
                                        (0022) LoadConfigTBL_lab7d_Bank0:
                                        (0023) ;  Instance name LCD_1, User Module LCD
                                        (0024) ;  Instance name SCDAC, User Module SCBLOCK
                                        (0025) ;       Instance name SCDAC, Block Name SCBLK(ASC10)
                                        (0026) 	db		80h, 9fh		;SCDAC_cr0(ASC10CR0)
                                        (0027) 	db		81h, 40h		;SCDAC_cr1(ASC10CR1)
                                        (0028) 	db		82h, 20h		;SCDAC_cr2(ASC10CR2)
                                        (0029) 	db		83h, 33h		;SCDAC_cr3(ASC10CR3)
                                        (0030) ;  Instance name SCGain, User Module SCBLOCK
                                        (0031) ;       Instance name SCGain, Block Name SCBLK(ASD20)
                                        (0032) 	db		90h, 30h		;SCGain_cr0(ASD20CR0)
                                        (0033) 	db		91h, 00h		;SCGain_cr1(ASD20CR1)
                                        (0034) 	db		92h, a0h		;SCGain_cr2(ASD20CR2)
                                        (0035) 	db		93h, 33h		;SCGain_cr3(ASD20CR3)
                                        (0036) ;  Global Register values Bank 0
                                        (0037) 	db		60h, 28h		; AnalogColumnInputSelect register (AMX_IN)
                                        (0038) 	db		66h, 00h		; AnalogComparatorControl1 register (CMP_CR1)
                                        (0039) 	db		63h, 07h		; AnalogReferenceControl register (ARF_CR)
                                        (0040) 	db		65h, 00h		; AnalogSyncControl register (ASY_CR)
                                        (0041) 	db		e6h, 00h		; DecimatorControl_0 register (DEC_CR0)
                                        (0042) 	db		e7h, 00h		; DecimatorControl_1 register (DEC_CR1)
                                        (0043) 	db		d6h, 00h		; I2CConfig register (I2CCFG)
                                        (0044) 	db		b0h, 00h		; Row_0_InputMux register (RDI0RI)
                                        (0045) 	db		b1h, 00h		; Row_0_InputSync register (RDI0SYN)
                                        (0046) 	db		b2h, 00h		; Row_0_LogicInputAMux register (RDI0IS)
                                        (0047) 	db		b3h, 33h		; Row_0_LogicSelect_0 register (RDI0LT0)
                                        (0048) 	db		b4h, 33h		; Row_0_LogicSelect_1 register (RDI0LT1)
                                        (0049) 	db		b5h, 00h		; Row_0_OutputDrive_0 register (RDI0SRO0)
                                        (0050) 	db		b6h, 00h		; Row_0_OutputDrive_1 register (RDI0SRO1)
                                        (0051) 	db		b8h, 55h		; Row_1_InputMux register (RDI1RI)
                                        (0052) 	db		b9h, 00h		; Row_1_InputSync register (RDI1SYN)
                                        (0053) 	db		bah, 10h		; Row_1_LogicInputAMux register (RDI1IS)
                                        (0054) 	db		bbh, 33h		; Row_1_LogicSelect_0 register (RDI1LT0)
                                        (0055) 	db		bch, 33h		; Row_1_LogicSelect_1 register (RDI1LT1)
                                        (0056) 	db		bdh, 00h		; Row_1_OutputDrive_0 register (RDI1SRO0)
                                        (0057) 	db		beh, 00h		; Row_1_OutputDrive_1 register (RDI1SRO1)
                                        (0058) 	db		ffh
                                        (0059) LoadConfigTBL_lab7d_Bank1:
                                        (0060) ;  Instance name LCD_1, User Module LCD
                                        (0061) ;  Instance name SCDAC, User Module SCBLOCK
                                        (0062) ;       Instance name SCDAC, Block Name SCBLK(ASC10)
                                        (0063) ;  Instance name SCGain, User Module SCBLOCK
                                        (0064) ;       Instance name SCGain, Block Name SCBLK(ASD20)
                                        (0065) ;  Global Register values Bank 1
                                        (0066) 	db		61h, 00h		; AnalogClockSelect1 register (CLK_CR1)
                                        (0067) 	db		69h, 00h		; AnalogClockSelect2 register (CLK_CR2)
                                        (0068) 	db		60h, 01h		; AnalogColumnClockSelect register (CLK_CR0)
                                        (0069) 	db		62h, 08h		; AnalogIOControl_0 register (ABF_CR0)
                                        (0070) 	db		67h, 33h		; AnalogLUTControl0 register (ALT_CR0)
                                        (0071) 	db		68h, 33h		; AnalogLUTControl1 register (ALT_CR1)
                                        (0072) 	db		63h, 00h		; AnalogModulatorControl_0 register (AMD_CR0)
                                        (0073) 	db		66h, 00h		; AnalogModulatorControl_1 register (AMD_CR1)
                                        (0074) 	db		d1h, 00h		; GlobalDigitalInterconnect_Drive_Even_Input register (GDI_E_IN)
                                        (0075) 	db		d3h, 00h		; GlobalDigitalInterconnect_Drive_Even_Output register (GDI_E_OU)
                                        (0076) 	db		d0h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Input register (GDI_O_IN)
                                        (0077) 	db		d2h, 00h		; GlobalDigitalInterconnect_Drive_Odd_Output register (GDI_O_OU)
                                        (0078) 	db		e1h, 53h		; OscillatorControl_1 register (OSC_CR1)
                                        (0079) 	db		e2h, 01h		; OscillatorControl_2 register (OSC_CR2)
                                        (0080) 	db		dfh, 4fh		; OscillatorControl_3 register (OSC_CR3)
                                        (0081) 	db		deh, 01h		; OscillatorControl_4 register (OSC_CR4)
                                        (0082) 	db		ddh, 00h		; OscillatorGlobalBusEnableControl register (OSC_GO_EN)
                                        (0083) 	db		ffh
                                        (0084) AREA psoc_config(rom, rel)
                                        (0085) LoadConfigTBL_lab7d_Ordered:
                                        (0086) ;  Ordered Global Register values
                                        (0087) 	M8C_SetBank0
02D2: 62 00 00 MOV   REG[0x0],0x0       (0088) 	mov	reg[00h], 00h		; Port_0_Data register (PRT0DR)
02D5: 71 10    OR    F,0x10             
                                        (0089) 	M8C_SetBank1
02D7: 62 00 00 MOV   REG[0x0],0x0       (0090) 	mov	reg[00h], 00h		; Port_0_DriveMode_0 register (PRT0DM0)
02DA: 62 01 FF MOV   REG[0x1],0xFF      (0091) 	mov	reg[01h], ffh		; Port_0_DriveMode_1 register (PRT0DM1)
02DD: 70 EF    AND   F,0xEF             
                                        (0092) 	M8C_SetBank0
02DF: 62 03 FF MOV   REG[0x3],0xFF      (0093) 	mov	reg[03h], ffh		; Port_0_DriveMode_2 register (PRT0DM2)
02E2: 62 02 00 MOV   REG[0x2],0x0       (0094) 	mov	reg[02h], 00h		; Port_0_GlobalSelect register (PRT0GS)
02E5: 71 10    OR    F,0x10             
                                        (0095) 	M8C_SetBank1
02E7: 62 02 00 MOV   REG[0x2],0x0       (0096) 	mov	reg[02h], 00h		; Port_0_IntCtrl_0 register (PRT0IC0)
02EA: 62 03 00 MOV   REG[0x3],0x0       (0097) 	mov	reg[03h], 00h		; Port_0_IntCtrl_1 register (PRT0IC1)
02ED: 70 EF    AND   F,0xEF             
                                        (0098) 	M8C_SetBank0
02EF: 62 01 00 MOV   REG[0x1],0x0       (0099) 	mov	reg[01h], 00h		; Port_0_IntEn register (PRT0IE)
02F2: 62 04 00 MOV   REG[0x4],0x0       (0100) 	mov	reg[04h], 00h		; Port_1_Data register (PRT1DR)
02F5: 71 10    OR    F,0x10             
                                        (0101) 	M8C_SetBank1
02F7: 62 04 00 MOV   REG[0x4],0x0       (0102) 	mov	reg[04h], 00h		; Port_1_DriveMode_0 register (PRT1DM0)
02FA: 62 05 FF MOV   REG[0x5],0xFF      (0103) 	mov	reg[05h], ffh		; Port_1_DriveMode_1 register (PRT1DM1)
02FD: 70 EF    AND   F,0xEF             
                                        (0104) 	M8C_SetBank0
02FF: 62 07 FF MOV   REG[0x7],0xFF      (0105) 	mov	reg[07h], ffh		; Port_1_DriveMode_2 register (PRT1DM2)
0302: 62 06 00 MOV   REG[0x6],0x0       (0106) 	mov	reg[06h], 00h		; Port_1_GlobalSelect register (PRT1GS)
0305: 71 10    OR    F,0x10             
                                        (0107) 	M8C_SetBank1
0307: 62 06 00 MOV   REG[0x6],0x0       (0108) 	mov	reg[06h], 00h		; Port_1_IntCtrl_0 register (PRT1IC0)
030A: 62 07 00 MOV   REG[0x7],0x0       (0109) 	mov	reg[07h], 00h		; Port_1_IntCtrl_1 register (PRT1IC1)
030D: 70 EF    AND   F,0xEF             
                                        (0110) 	M8C_SetBank0
030F: 62 05 00 MOV   REG[0x5],0x0       (0111) 	mov	reg[05h], 00h		; Port_1_IntEn register (PRT1IE)
0312: 62 08 00 MOV   REG[0x8],0x0       (0112) 	mov	reg[08h], 00h		; Port_2_Data register (PRT2DR)
0315: 71 10    OR    F,0x10             
                                        (0113) 	M8C_SetBank1
0317: 62 08 7F MOV   REG[0x8],0x7F      (0114) 	mov	reg[08h], 7fh		; Port_2_DriveMode_0 register (PRT2DM0)
031A: 62 09 80 MOV   REG[0x9],0x80      (0115) 	mov	reg[09h], 80h		; Port_2_DriveMode_1 register (PRT2DM1)
031D: 70 EF    AND   F,0xEF             
                                        (0116) 	M8C_SetBank0
031F: 62 0B 80 MOV   REG[0xB],0x80      (0117) 	mov	reg[0bh], 80h		; Port_2_DriveMode_2 register (PRT2DM2)
0322: 62 0A 00 MOV   REG[0xA],0x0       (0118) 	mov	reg[0ah], 00h		; Port_2_GlobalSelect register (PRT2GS)
0325: 71 10    OR    F,0x10             
                                        (0119) 	M8C_SetBank1
0327: 62 0A 00 MOV   REG[0xA],0x0       (0120) 	mov	reg[0ah], 00h		; Port_2_IntCtrl_0 register (PRT2IC0)
032A: 62 0B 00 MOV   REG[0xB],0x0       (0121) 	mov	reg[0bh], 00h		; Port_2_IntCtrl_1 register (PRT2IC1)
032D: 70 EF    AND   F,0xEF             
                                        (0122) 	M8C_SetBank0
032F: 62 09 00 MOV   REG[0x9],0x0       (0123) 	mov	reg[09h], 00h		; Port_2_IntEn register (PRT2IE)
0332: 62 0C 00 MOV   REG[0xC],0x0       (0124) 	mov	reg[0ch], 00h		; Port_3_Data register (PRT3DR)
0335: 71 10    OR    F,0x10             
                                        (0125) 	M8C_SetBank1
0337: 62 0C 00 MOV   REG[0xC],0x0       (0126) 	mov	reg[0ch], 00h		; Port_3_DriveMode_0 register (PRT3DM0)
033A: 62 0D 00 MOV   REG[0xD],0x0       (0127) 	mov	reg[0dh], 00h		; Port_3_DriveMode_1 register (PRT3DM1)
033D: 70 EF    AND   F,0xEF             
                                        (0128) 	M8C_SetBank0
033F: 62 0F 00 MOV   REG[0xF],0x0       (0129) 	mov	reg[0fh], 00h		; Port_3_DriveMode_2 register (PRT3DM2)
0342: 62 0E 00 MOV   REG[0xE],0x0       (0130) 	mov	reg[0eh], 00h		; Port_3_GlobalSelect register (PRT3GS)
0345: 71 10    OR    F,0x10             
                                        (0131) 	M8C_SetBank1
0347: 62 0E 00 MOV   REG[0xE],0x0       (0132) 	mov	reg[0eh], 00h		; Port_3_IntCtrl_0 register (PRT3IC0)
034A: 62 0F 00 MOV   REG[0xF],0x0       (0133) 	mov	reg[0fh], 00h		; Port_3_IntCtrl_1 register (PRT3IC1)
034D: 70 EF    AND   F,0xEF             
                                        (0134) 	M8C_SetBank0
034F: 62 0D 00 MOV   REG[0xD],0x0       (0135) 	mov	reg[0dh], 00h		; Port_3_IntEn register (PRT3IE)
0352: 62 10 00 MOV   REG[0x10],0x0      (0136) 	mov	reg[10h], 00h		; Port_4_Data register (PRT4DR)
0355: 71 10    OR    F,0x10             
                                        (0137) 	M8C_SetBank1
0357: 62 10 00 MOV   REG[0x10],0x0      (0138) 	mov	reg[10h], 00h		; Port_4_DriveMode_0 register (PRT4DM0)
035A: 62 11 00 MOV   REG[0x11],0x0      (0139) 	mov	reg[11h], 00h		; Port_4_DriveMode_1 register (PRT4DM1)
035D: 70 EF    AND   F,0xEF             
                                        (0140) 	M8C_SetBank0
035F: 62 13 00 MOV   REG[0x13],0x0      (0141) 	mov	reg[13h], 00h		; Port_4_DriveMode_2 register (PRT4DM2)
0362: 62 12 00 MOV   REG[0x12],0x0      (0142) 	mov	reg[12h], 00h		; Port_4_GlobalSelect register (PRT4GS)
0365: 71 10    OR    F,0x10             
                                        (0143) 	M8C_SetBank1
0367: 62 12 00 MOV   REG[0x12],0x0      (0144) 	mov	reg[12h], 00h		; Port_4_IntCtrl_0 register (PRT4IC0)
036A: 62 13 00 MOV   REG[0x13],0x0      (0145) 	mov	reg[13h], 00h		; Port_4_IntCtrl_1 register (PRT4IC1)
036D: 70 EF    AND   F,0xEF             
                                        (0146) 	M8C_SetBank0
036F: 62 11 00 MOV   REG[0x11],0x0      (0147) 	mov	reg[11h], 00h		; Port_4_IntEn register (PRT4IE)
0372: 62 14 00 MOV   REG[0x14],0x0      (0148) 	mov	reg[14h], 00h		; Port_5_Data register (PRT5DR)
0375: 71 10    OR    F,0x10             
                                        (0149) 	M8C_SetBank1
0377: 62 14 00 MOV   REG[0x14],0x0      (0150) 	mov	reg[14h], 00h		; Port_5_DriveMode_0 register (PRT5DM0)
037A: 62 15 00 MOV   REG[0x15],0x0      (0151) 	mov	reg[15h], 00h		; Port_5_DriveMode_1 register (PRT5DM1)
037D: 70 EF    AND   F,0xEF             
                                        (0152) 	M8C_SetBank0
037F: 62 17 00 MOV   REG[0x17],0x0      (0153) 	mov	reg[17h], 00h		; Port_5_DriveMode_2 register (PRT5DM2)
0382: 62 16 00 MOV   REG[0x16],0x0      (0154) 	mov	reg[16h], 00h		; Port_5_GlobalSelect register (PRT5GS)
0385: 71 10    OR    F,0x10             
                                        (0155) 	M8C_SetBank1
0387: 62 16 00 MOV   REG[0x16],0x0      (0156) 	mov	reg[16h], 00h		; Port_5_IntCtrl_0 register (PRT5IC0)
038A: 62 17 00 MOV   REG[0x17],0x0      (0157) 	mov	reg[17h], 00h		; Port_5_IntCtrl_1 register (PRT5IC1)
038D: 70 EF    AND   F,0xEF             
                                        (0158) 	M8C_SetBank0
038F: 62 15 00 MOV   REG[0x15],0x0      (0159) 	mov	reg[15h], 00h		; Port_5_IntEn register (PRT5IE)
0392: 70 EF    AND   F,0xEF             
                                        (0160) 	M8C_SetBank0
0394: 7F       RET                      (0161) 	ret
                                        (0162) 
                                        (0163) 
                                        (0164) ; PSoC Configuration file trailer PsocConfig.asm
FILE: lib\psocconfig.asm                (0001) ;  Generated by PSoC Designer 5.4.3191
                                        (0002) ;
                                        (0003) ;==========================================================================
                                        (0004) ;  PSoCConfig.asm
                                        (0005) ;  @PSOC_VERSION
                                        (0006) ;
                                        (0007) ;  Version: 0.85
                                        (0008) ;  Revised: June 22, 2004
                                        (0009) ;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0010) ;
                                        (0011) ;  This file is generated by the Device Editor on Application Generation.
                                        (0012) ;  It contains code which loads the configuration data table generated in
                                        (0013) ;  the file PSoCConfigTBL.asm
                                        (0014) ;
                                        (0015) ;  DO NOT EDIT THIS FILE MANUALLY, AS IT IS OVERWRITTEN!!!
                                        (0016) ;  Edits to this file will not be preserved.
                                        (0017) ;==========================================================================
                                        (0018) ;
                                        (0019) include "m8c.inc"
                                        (0020) include "memory.inc"
                                        (0021) include "GlobalParams.inc"
                                        (0022) 
                                        (0023) export LoadConfigInit
                                        (0024) export _LoadConfigInit
                                        (0025) export LoadConfig_lab7d
                                        (0026) export _LoadConfig_lab7d
                                        (0027) export Port_2_Data_SHADE
                                        (0028) export _Port_2_Data_SHADE
                                        (0029) export Port_2_DriveMode_0_SHADE
                                        (0030) export _Port_2_DriveMode_0_SHADE
                                        (0031) export Port_2_DriveMode_1_SHADE
                                        (0032) export _Port_2_DriveMode_1_SHADE
                                        (0033) 
                                        (0034) 
                                        (0035) export NO_SHADOW
                                        (0036) export _NO_SHADOW
                                        (0037) 
                                        (0038) FLAG_CFG_MASK:      equ 10h         ;M8C flag register REG address bit mask
                                        (0039) END_CONFIG_TABLE:   equ ffh         ;end of config table indicator
                                        (0040) 
                                        (0041) AREA psoc_config(rom, rel)
                                        (0042) 
                                        (0043) ;---------------------------------------------------------------------------
                                        (0044) ; LoadConfigInit - Establish the start-up configuration (except for a few
                                        (0045) ;                  parameters handled by boot code, like CPU speed). This
                                        (0046) ;                  function can be called from user code, but typically it
                                        (0047) ;                  is only called from boot.
                                        (0048) ;
                                        (0049) ;       INPUTS: None.
                                        (0050) ;      RETURNS: Nothing.
                                        (0051) ; SIDE EFFECTS: Registers are volatile: the A and X registers can be modified!
                                        (0052) ;               In the large memory model currently only the page
                                        (0053) ;               pointer registers listed below are modified.  This does
                                        (0054) ;               not guarantee that in future implementations of this
                                        (0055) ;               function other page pointer registers will not be
                                        (0056) ;               modified.
                                        (0057) ;          
                                        (0058) ;               Page Pointer Registers Modified: 
                                        (0059) ;               CUR_PP
                                        (0060) ;
                                        (0061) _LoadConfigInit:
                                        (0062)  LoadConfigInit:
                                        (0063)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0064)     
0395: 55 0A 00 MOV   [0xA],0x0          (0065) 	mov		[Port_2_Data_SHADE], 0h
0398: 55 0B 7F MOV   [0xB],0x7F         (0066) 	mov		[Port_2_DriveMode_0_SHADE], 7fh
039B: 55 0C 80 MOV   [0xC],0x80         (0067) 	mov		[Port_2_DriveMode_1_SHADE], 80h
                                        (0068) 
039E: 7C 03 A5 LCALL 0x03A5             (0069) 	lcall	LoadConfig_lab7d
03A1: 7C 02 D0 LCALL 0x02D0             (0070) 	lcall	LoadConfigTBL_lab7d_Ordered
                                        (0071) 
                                        (0072) 
                                        (0073)     RAM_EPILOGUE RAM_USE_CLASS_4
03A4: 7F       RET                      (0074)     ret
                                        (0075) 
                                        (0076) ;---------------------------------------------------------------------------
                                        (0077) ; Load Configuration lab7d
                                        (0078) ;
                                        (0079) ;    Load configuration registers for lab7d.
                                        (0080) ;    IO Bank 0 registers a loaded first,then those in IO Bank 1.
                                        (0081) ;
                                        (0082) ;       INPUTS: None.
                                        (0083) ;      RETURNS: Nothing.
                                        (0084) ; SIDE EFFECTS: Registers are volatile: the CPU A and X registers may be
                                        (0085) ;               modified as may the Page Pointer registers!
                                        (0086) ;               In the large memory model currently only the page
                                        (0087) ;               pointer registers listed below are modified.  This does
                                        (0088) ;               not guarantee that in future implementations of this
                                        (0089) ;               function other page pointer registers will not be
                                        (0090) ;               modified.
                                        (0091) ;          
                                        (0092) ;               Page Pointer Registers Modified: 
                                        (0093) ;               CUR_PP
                                        (0094) ;
                                        (0095) _LoadConfig_lab7d:
                                        (0096)  LoadConfig_lab7d:
                                        (0097)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0098) 
03A5: 10       PUSH  X                  (0099) 	push	x
03A6: 70 EF    AND   F,0xEF             
                                        (0100)     M8C_SetBank0                    ; Force bank 0
03A8: 50 00    MOV   A,0x0              (0101)     mov     a, 0                    ; Specify bank 0
03AA: 67       ASR   A                  (0102)     asr     a                       ; Store in carry flag
                                        (0103)                                     ; Load bank 0 table:
03AB: 50 02    MOV   A,0x2              (0104)     mov     A, >LoadConfigTBL_lab7d_Bank0
03AD: 57 6F    MOV   X,0x6F             (0105)     mov     X, <LoadConfigTBL_lab7d_Bank0
03AF: 7C 03 C0 LCALL 0x03C0             (0106)     lcall   LoadConfig              ; Load the bank 0 values
                                        (0107) 
03B2: 50 01    MOV   A,0x1              (0108)     mov     a, 1                    ; Specify bank 1
03B4: 67       ASR   A                  (0109)     asr     a                       ; Store in carry flag
                                        (0110)                                     ; Load bank 1 table:
03B5: 50 02    MOV   A,0x2              (0111)     mov     A, >LoadConfigTBL_lab7d_Bank1
03B7: 57 AA    MOV   X,0xAA             (0112)     mov     X, <LoadConfigTBL_lab7d_Bank1
03B9: 7C 03 C0 LCALL 0x03C0             (0113)     lcall   LoadConfig              ; Load the bank 1 values
03BC: 70 EF    AND   F,0xEF             
                                        (0114) 
                                        (0115)     M8C_SetBank0                    ; Force return to bank 0
03BE: 20       POP   X                  (0116) 	pop		x
                                        (0117) 
                                        (0118)     RAM_EPILOGUE RAM_USE_CLASS_4
03BF: 7F       RET                      (0119)     ret
                                        (0120) 
                                        (0121) 
                                        (0122) 
                                        (0123) 
                                        (0124) ;---------------------------------------------------------------------------
                                        (0125) ; LoadConfig - Set IO registers as specified in ROM table of (address,value)
                                        (0126) ;              pairs. Terminate on address=0xFF.
                                        (0127) ;
                                        (0128) ;  INPUTS:  [A,X] points to the table to be loaded
                                        (0129) ;           Flag Register Carry bit encodes the Register Bank
                                        (0130) ;           (Carry=0 => Bank 0; Carry=1 => Bank 1)
                                        (0131) ;
                                        (0132) ;  RETURNS: nothing.
                                        (0133) ;
                                        (0134) ;  STACK FRAME:  X-4 I/O Bank 0/1 indicator
                                        (0135) ;                X-3 Temporary store for register address
                                        (0136) ;                X-2 LSB of config table address
                                        (0137) ;                X-1 MSB of config table address
                                        (0138) ;
                                        (0139) LoadConfig:
                                        (0140)     RAM_PROLOGUE RAM_USE_CLASS_2
03C0: 38 02    ADD   SP,0x2             (0141)     add     SP, 2                   ; Set up local vars
03C2: 10       PUSH  X                  (0142)     push    X                       ; Save config table address on stack
03C3: 08       PUSH  A                  (0143)     push    A
03C4: 4F       MOV   X,SP               (0144)     mov     X, SP
03C5: 56 FC 00 MOV   [X-4],0x0          (0145)     mov     [X-4], 0                ; Set default Destination to Bank 0
03C8: D0 04    JNC   0x03CD             (0146)     jnc     .BankSelectSaved        ; Carry says Bank 0 is OK
03CA: 56 FC 01 MOV   [X-4],0x1          (0147)     mov     [X-4], 1                ; No Carry: default to Bank 1
                                        (0148) .BankSelectSaved:
03CD: 18       POP   A                  (0149)     pop     A
03CE: 20       POP   X                  (0150)     pop     X
03CF: 70 EF    AND   F,0xEF             
03D1: 62 E3 00 MOV   REG[0xE3],0x0      
                                        (0151) 
                                        (0152) LoadConfigLp:
                                        (0153)     M8C_SetBank0                    ; Switch to bank 0
                                        (0154)     M8C_ClearWDT                    ; Clear the watchdog for long inits
03D4: 10       PUSH  X                  (0155)     push    X                       ; Preserve the config table address
03D5: 08       PUSH  A                  (0156)     push    A
03D6: 28       ROMX                     (0157)     romx                            ; Load register address from table
03D7: 39 FF    CMP   A,0xFF             (0158)     cmp     A, END_CONFIG_TABLE     ; End of table?
03D9: A0 1F    JZ    0x03F9             (0159)     jz      EndLoadConfig           ;   Yes, go wrap it up
03DB: 4F       MOV   X,SP               (0160)     mov     X, SP                   ;
03DC: 48 FC 01 TST   [X-4],0x1          (0161)     tst     [X-4], 1                ; Loading IO Bank 1?
03DF: A0 03    JZ    0x03E3             (0162)     jz      .IOBankNowSet           ;    No, Bank 0 is fine
03E1: 71 10    OR    F,0x10             
                                        (0163)     M8C_SetBank1                    ;   Yes, switch to Bank 1
                                        (0164) .IOBankNowSet:
03E3: 54 FD    MOV   [X-3],A            (0165)     mov     [X-3], A                ; Stash the register address
03E5: 18       POP   A                  (0166)     pop     A                       ; Retrieve the table address
03E6: 20       POP   X                  (0167)     pop     X
03E7: 75       INC   X                  (0168)     inc     X                       ; Advance to the data byte
03E8: 09 00    ADC   A,0x0              (0169)     adc     A, 0
03EA: 10       PUSH  X                  (0170)     push    X                       ; Save the config table address again
03EB: 08       PUSH  A                  (0171)     push    A
03EC: 28       ROMX                     (0172)     romx                            ; load config data from the table
03ED: 4F       MOV   X,SP               (0173)     mov     X, SP                   ; retrieve the register address
03EE: 59 FD    MOV   X,[X-3]            (0174)     mov     X, [X-3]
03F0: 61 00    MOV   REG[X+0x0],A       (0175)     mov     reg[X], A               ; Configure the register
03F2: 18       POP   A                  (0176)     pop     A                       ; retrieve the table address
03F3: 20       POP   X                  (0177)     pop     X
03F4: 75       INC   X                  (0178)     inc     X                       ; advance to next table entry
03F5: 09 00    ADC   A,0x0              (0179)     adc     A, 0
03F7: 8F D7    JMP   0x03CF             (0180)     jmp     LoadConfigLp            ; loop to configure another register
                                        (0181) EndLoadConfig:
03F9: 38 FC    ADD   SP,0xFC            (0182)     add     SP, -4
                                        (0183)     RAM_EPILOGUE RAM_USE_CLASS_2
03FB: 7F       RET                      (0184)     ret
                                        (0185) 
                                        (0186) AREA InterruptRAM(ram, rel)
                                        (0187) 
                                        (0188) NO_SHADOW:
                                        (0189) _NO_SHADOW:
                                        (0190) ; write only register shadows
                                        (0191) _Port_2_Data_SHADE:
                                        (0192) Port_2_Data_SHADE:	BLK	1
                                        (0193) _Port_2_DriveMode_0_SHADE:
                                        (0194) Port_2_DriveMode_0_SHADE:	BLK	1
                                        (0195) _Port_2_DriveMode_1_SHADE:
                                        (0196) Port_2_DriveMode_1_SHADE:	BLK	1
                                        (0197) 
FILE: lib\scgain.asm                    (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME:   SCGain.asm
                                        (0004) ;;  Version: 2.4, Updated on 2015/3/4 at 22:26:58
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: SCBLOCK User Module software implementation file.
                                        (0008) ;;
                                        (0009) ;;-----------------------------------------------------------------------------
                                        (0010) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0011) ;;*****************************************************************************
                                        (0012) ;;*****************************************************************************
                                        (0013) 
                                        (0014) 
                                        (0015) ;; -----------------------------------------------------------------
                                        (0016) ;;                         Register Definitions
                                        (0017) ;; -----------------------------------------------------------------
                                        (0018) ;; BIT FIELD            Mask
                                        (0019) ;; -----------------    -----
                                        (0020) ;; CR0.FCap              80
                                        (0021) ;; CR0.ClockPhase        40
                                        (0022) ;; CR0.ASign             20
                                        (0023) ;; CR0.ACap              1F
                                        (0024) ;;
                                        (0025) ;; CR1.AMux              C0   SCB
                                        (0026) ;; CR1.ACMux             C0   SCA
                                        (0027) ;; CR1.BCap              1F
                                        (0028) ;;
                                        (0029) ;; CR2.AnalogBus         80
                                        (0030) ;; CR2.CmpBus            40
                                        (0031) ;; CR2.AutoZero          20
                                        (0032) ;; CR2.CCap              1F
                                        (0033) ;;
                                        (0034) ;; CR3.RefSelect         C0
                                        (0035) ;; CR3.FSW1              20
                                        (0036) ;; CR3.FSW0              10
                                        (0037) ;; CR3.BSW               08   SCB
                                        (0038) ;; CR3.BMux              04   SCB
                                        (0039) ;; CR3.BMux              0C   SCA
                                        (0040) ;; CR3.Power             03
                                        (0041) ;;
                                        (0042) 
                                        (0043) include "SCGain.inc"
                                        (0044) include "m8c.inc"
                                        (0045) include "memory.inc"
                                        (0046) 
                                        (0047) ;-----------------------------------------------
                                        (0048) ;  Global Symbols
                                        (0049) ;-----------------------------------------------
                                        (0050) export  SCGain_Start
                                        (0051) export _SCGain_Start
                                        (0052) export  SCGain_SetPower
                                        (0053) export _SCGain_SetPower
                                        (0054) export  SCGain_Stop
                                        (0055) export _SCGain_Stop
                                        (0056) 
                                        (0057) AREA UserModules (ROM, REL)
                                        (0058) 
                                        (0059) .SECTION
                                        (0060) ;-----------------------------------------------------------------------------
                                        (0061) ;  FUNCTION NAME: SCGain_Start
                                        (0062) ;  FUNCTION NAME: SCGain_SetPower
                                        (0063) ;
                                        (0064) ;  DESCRIPTION:
                                        (0065) ;    Applies power setting to the module's analog PSoc block.
                                        (0066) ;
                                        (0067) ;-----------------------------------------------------------------------------
                                        (0068) ;
                                        (0069) ;  ARGUMENTS:
                                        (0070) ;    A  contains the power setting 0-3
                                        (0071) ;
                                        (0072) ;  RETURNS:  NA
                                        (0073) ;
                                        (0074) ;  SIDE EFFECTS:
                                        (0075) ;    The A and X registers may be modified by this or future implementations
                                        (0076) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0077) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0078) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0079) ;    functions.
                                        (0080) ;
                                        (0081)  SCGain_Start:
                                        (0082) _SCGain_Start:
                                        (0083)  SCGain_SetPower:
                                        (0084) _SCGain_SetPower:
                                        (0085)    RAM_PROLOGUE RAM_USE_CLASS_2
03FC: 21 03    AND   A,0x3              (0086)    and  A,03h
03FE: 10       PUSH  X                  (0087)    push X
03FF: 4F       MOV   X,SP               (0088)    mov  X,SP
                                        (0089) 
0400: 08       PUSH  A                  (0090)    push A
0401: 5D 93    MOV   A,REG[0x93]        (0091)    mov  A,reg[SCGain_cr3]
0403: 21 FC    AND   A,0xFC             (0092)    and  A,~03h
0405: 2B 00    OR    A,[X+0]            (0093)    or   A,[X]
0407: 60 93    MOV   REG[0x93],A        (0094)    mov  reg[SCGain_cr3],A
0409: 18       POP   A                  (0095)    pop  A
040A: 20       POP   X                  (0096)    pop  X
                                        (0097)    RAM_EPILOGUE RAM_USE_CLASS_2
040B: 7F       RET                      (0098)    ret
                                        (0099) .ENDSECTION
                                        (0100) 
                                        (0101) .SECTION
                                        (0102) ;-----------------------------------------------------------------------------
                                        (0103) ;  FUNCTION NAME: SCGain_Stop
                                        (0104) ;
                                        (0105) ;  DESCRIPTION:
                                        (0106) ;    Removes power from the module's analog PSoC block
                                        (0107) ;-----------------------------------------------------------------------------
                                        (0108) ;
                                        (0109) ;  ARGUMENTS: None
                                        (0110) ;
                                        (0111) ;  RETURNS:  NA
                                        (0112) ;
                                        (0113) ;  SIDE EFFECTS:
                                        (0114) ;    The A and X registers may be modified by this or future implementations
                                        (0115) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0116) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0117) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0118) ;    functions.
                                        (0119) ;
                                        (0120)  SCGain_Stop:
                                        (0121) _SCGain_Stop:
                                        (0122)    RAM_PROLOGUE RAM_USE_CLASS_1
040C: 41 93 FC AND   REG[0x93],0xFC     (0123)    and  reg[SCGain_cr3],~03h
                                        (0124)    RAM_EPILOGUE RAM_USE_CLASS_1
040F: 7F       RET                      (0125)    ret
                                        (0126) .ENDSECTION
                                        (0127) 
                                        (0128) ; End of File SCGain.asm
FILE: lib\scdac.asm                     (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME:   SCDAC.asm
                                        (0004) ;;  Version: 2.4, Updated on 2015/3/4 at 22:26:58
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: SCBLOCK User Module software implementation file.
                                        (0008) ;;
                                        (0009) ;;-----------------------------------------------------------------------------
                                        (0010) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0011) ;;*****************************************************************************
                                        (0012) ;;*****************************************************************************
                                        (0013) 
                                        (0014) 
                                        (0015) ;; -----------------------------------------------------------------
                                        (0016) ;;                         Register Definitions
                                        (0017) ;; -----------------------------------------------------------------
                                        (0018) ;; BIT FIELD            Mask
                                        (0019) ;; -----------------    -----
                                        (0020) ;; CR0.FCap              80
                                        (0021) ;; CR0.ClockPhase        40
                                        (0022) ;; CR0.ASign             20
                                        (0023) ;; CR0.ACap              1F
                                        (0024) ;;
                                        (0025) ;; CR1.AMux              C0   SCB
                                        (0026) ;; CR1.ACMux             C0   SCA
                                        (0027) ;; CR1.BCap              1F
                                        (0028) ;;
                                        (0029) ;; CR2.AnalogBus         80
                                        (0030) ;; CR2.CmpBus            40
                                        (0031) ;; CR2.AutoZero          20
                                        (0032) ;; CR2.CCap              1F
                                        (0033) ;;
                                        (0034) ;; CR3.RefSelect         C0
                                        (0035) ;; CR3.FSW1              20
                                        (0036) ;; CR3.FSW0              10
                                        (0037) ;; CR3.BSW               08   SCB
                                        (0038) ;; CR3.BMux              04   SCB
                                        (0039) ;; CR3.BMux              0C   SCA
                                        (0040) ;; CR3.Power             03
                                        (0041) ;;
                                        (0042) 
                                        (0043) include "SCDAC.inc"
                                        (0044) include "m8c.inc"
                                        (0045) include "memory.inc"
                                        (0046) 
                                        (0047) ;-----------------------------------------------
                                        (0048) ;  Global Symbols
                                        (0049) ;-----------------------------------------------
                                        (0050) export  SCDAC_Start
                                        (0051) export _SCDAC_Start
                                        (0052) export  SCDAC_SetPower
                                        (0053) export _SCDAC_SetPower
                                        (0054) export  SCDAC_Stop
                                        (0055) export _SCDAC_Stop
                                        (0056) 
                                        (0057) AREA UserModules (ROM, REL)
                                        (0058) 
                                        (0059) .SECTION
                                        (0060) ;-----------------------------------------------------------------------------
                                        (0061) ;  FUNCTION NAME: SCDAC_Start
                                        (0062) ;  FUNCTION NAME: SCDAC_SetPower
                                        (0063) ;
                                        (0064) ;  DESCRIPTION:
                                        (0065) ;    Applies power setting to the module's analog PSoc block.
                                        (0066) ;
                                        (0067) ;-----------------------------------------------------------------------------
                                        (0068) ;
                                        (0069) ;  ARGUMENTS:
                                        (0070) ;    A  contains the power setting 0-3
                                        (0071) ;
                                        (0072) ;  RETURNS:  NA
                                        (0073) ;
                                        (0074) ;  SIDE EFFECTS:
                                        (0075) ;    The A and X registers may be modified by this or future implementations
                                        (0076) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0077) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0078) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0079) ;    functions.
                                        (0080) ;
                                        (0081)  SCDAC_Start:
                                        (0082) _SCDAC_Start:
                                        (0083)  SCDAC_SetPower:
                                        (0084) _SCDAC_SetPower:
                                        (0085)    RAM_PROLOGUE RAM_USE_CLASS_2
0410: 21 03    AND   A,0x3              (0086)    and  A,03h
0412: 10       PUSH  X                  (0087)    push X
0413: 4F       MOV   X,SP               (0088)    mov  X,SP
                                        (0089) 
0414: 08       PUSH  A                  (0090)    push A
0415: 5D 83    MOV   A,REG[0x83]        (0091)    mov  A,reg[SCDAC_cr3]
0417: 21 FC    AND   A,0xFC             (0092)    and  A,~03h
0419: 2B 00    OR    A,[X+0]            (0093)    or   A,[X]
041B: 60 83    MOV   REG[0x83],A        (0094)    mov  reg[SCDAC_cr3],A
041D: 18       POP   A                  (0095)    pop  A
041E: 20       POP   X                  (0096)    pop  X
                                        (0097)    RAM_EPILOGUE RAM_USE_CLASS_2
041F: 7F       RET                      (0098)    ret
                                        (0099) .ENDSECTION
                                        (0100) 
                                        (0101) .SECTION
                                        (0102) ;-----------------------------------------------------------------------------
                                        (0103) ;  FUNCTION NAME: SCDAC_Stop
                                        (0104) ;
                                        (0105) ;  DESCRIPTION:
                                        (0106) ;    Removes power from the module's analog PSoC block
                                        (0107) ;-----------------------------------------------------------------------------
                                        (0108) ;
                                        (0109) ;  ARGUMENTS: None
                                        (0110) ;
                                        (0111) ;  RETURNS:  NA
                                        (0112) ;
                                        (0113) ;  SIDE EFFECTS:
                                        (0114) ;    The A and X registers may be modified by this or future implementations
                                        (0115) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0116) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0117) ;    responsibility to perserve their values across calls to fastcall16 
                                        (0118) ;    functions.
                                        (0119) ;
                                        (0120)  SCDAC_Stop:
                                        (0121) _SCDAC_Stop:
                                        (0122)    RAM_PROLOGUE RAM_USE_CLASS_1
0420: 41 83 FC AND   REG[0x83],0xFC     (0123)    and  reg[SCDAC_cr3],~03h
                                        (0124)    RAM_EPILOGUE RAM_USE_CLASS_1
0423: 7F       RET                      (0125)    ret
                                        (0126) .ENDSECTION
                                        (0127) 
                                        (0128) ; End of File SCDAC.asm
FILE: lib\lcd_1.asm                     (0001) ;;*****************************************************************************
                                        (0002) ;;*****************************************************************************
                                        (0003) ;;  FILENAME:   LCD_1.asm
                                        (0004) ;;  Version: 1.60, Updated on 2015/3/4 at 22:26:36
                                        (0005) ;;  Generated by PSoC Designer 5.4.3191
                                        (0006) ;;
                                        (0007) ;;  DESCRIPTION: LCD User Module software implementation file.
                                        (0008) ;;
                                        (0009) ;; This set of functions is written for the common 2 and 4 line
                                        (0010) ;; LCDs that use the Hitachi HD44780A controller.
                                        (0011) ;;
                                        (0012) ;;  LCD connections to PSoC port
                                        (0013) ;;
                                        (0014) ;;    PX.0 ==> LCD D4
                                        (0015) ;;    PX.1 ==> LCD D5
                                        (0016) ;;    PX.2 ==> LCD D6
                                        (0017) ;;    PX.3 ==> LCD D7
                                        (0018) ;;    PX.4 ==> LCD E
                                        (0019) ;;    PX.5 ==> LCD RS
                                        (0020) ;;    PX.6 ==> LCD R/W
                                        (0021) ;;
                                        (0022) ;;  NOTE: User Module APIs conform to the fastcall16 convention for marshalling
                                        (0023) ;;        arguments and observe the associated "Registers are volatile" policy.
                                        (0024) ;;        This means it is the caller's responsibility to preserve any values
                                        (0025) ;;        in the X and A registers that are still needed after the API functions
                                        (0026) ;;        returns. For Large Memory Model devices it is also the caller's 
                                        (0027) ;;        responsibility to preserve any value in the CUR_PP, IDX_PP, MVR_PP and 
                                        (0028) ;;        MVW_PP registers. Even though some of these registers may not be modified
                                        (0029) ;;        now, there is no guarantee that will remain the case in future releases.
                                        (0030) ;;-----------------------------------------------------------------------------
                                        (0031) ;;  Copyright (c) Cypress Semiconductor 2015. All Rights Reserved.
                                        (0032) ;;*****************************************************************************
                                        (0033) ;;*****************************************************************************
                                        (0034) 
                                        (0035) include "m8c.inc"
                                        (0036) include "memory.inc"
                                        (0037) include "LCD_1.inc"
                                        (0038) 
                                        (0039) ;-----------------------------------------------
                                        (0040) ;  Global Symbols
                                        (0041) ;-----------------------------------------------
                                        (0042) 
                                        (0043) export   LCD_1_Start
                                        (0044) export  _LCD_1_Start
                                        (0045) export   LCD_1_Init
                                        (0046) export  _LCD_1_Init
                                        (0047) 
                                        (0048) export   LCD_1_WriteData
                                        (0049) export  _LCD_1_WriteData
                                        (0050) 
                                        (0051) export   LCD_1_Control
                                        (0052) export  _LCD_1_Control
                                        (0053) 
                                        (0054) export  LCD_1_PrString
                                        (0055) export _LCD_1_PrString
                                        (0056) 
                                        (0057) export  LCD_1_PrCString
                                        (0058) export _LCD_1_PrCString
                                        (0059) 
                                        (0060) export  LCD_1_Position
                                        (0061) export _LCD_1_Position
                                        (0062) 
                                        (0063) export  LCD_1_PrHexByte
                                        (0064) export _LCD_1_PrHexByte
                                        (0065) 
                                        (0066) export  LCD_1_PrHexInt
                                        (0067) export _LCD_1_PrHexInt
                                        (0068) 
                                        (0069) export  LCD_1_Delay50uTimes
                                        (0070) export _LCD_1_Delay50uTimes
                                        (0071) 
                                        (0072) export  LCD_1_Delay50u
                                        (0073) export _LCD_1_Delay50u
                                        (0074) 
                                        (0075) ;-----------------------------------------------
                                        (0076) ; If bargraph functions not required, don't
                                        (0077) ; export the function names.
                                        (0078) ;-----------------------------------------------
                                        (0079) 
                                        (0080) IF (LCD_1_BARGRAPH_ENABLE)
                                        (0081) export  LCD_1_InitBG
                                        (0082) export _LCD_1_InitBG
                                        (0083) 
                                        (0084) export  LCD_1_InitVBG
                                        (0085) export _LCD_1_InitVBG
                                        (0086) 
                                        (0087) ; NOTE: The two functions,
                                        (0088) ;
                                        (0089) ;    LCD_1_DrawVBG and
                                        (0090) ;    LCD_1_DrawBG
                                        (0091) ;
                                        (0092) ; are implemented using both fastcall16 and legacy fastcall16 because they
                                        (0093) ; fall into a special and rare case where the calling sequences specified
                                        (0094) ; by the two disciplines are incompatible. The fastcall16 versions are
                                        (0095) ; provided for both C and Assembly users in all memory models. The legacy
                                        (0096) ; fastcall16 versions are provided only to support existing small memory
                                        (0097) ; model assembly language code---they do not work in the large memory
                                        (0098) ; model.
                                        (0099) ;
                                        (0100) ; ** The legacy fastcall16 versions are provided on a temporary basis to
                                        (0101) ; ** ease the transition to the 4.2 release of PSoC Designer. Their use is
                                        (0102) ; ** deprecated and their status is "No Further Maintenance".
                                        (0103) ;
                                        (0104) ; The fastcall16 versions of these functions are distinguished by a
                                        (0105) ; leading underscore in the name. The legacy fastcall16 names (which appear
                                        (0106) ; in this comment) do not have the leading underscore. Details on the
                                        (0107) ; calling sequence to be used for fastcall16 are given in the user module
                                        (0108) ; datasheet.
                                        (0109) ;
                                        (0110) ; Fastcall16 versions:
                                        (0111) export _LCD_1_DrawVBG
                                        (0112) export _LCD_1_DrawBG
                                        (0113) 
                                        (0114) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0115) ; Legacy Fastcall versions:
                                        (0116) export  LCD_1_DrawVBG
                                        (0117) export  LCD_1_DrawBG
                                        (0118) ENDIF  ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0119) 
                                        (0120) ENDIF  ; BARGRAPH_ENABLE
                                        (0121) 
                                        (0122) ;
                                        (0123) ; The following functions are deprecated and will be eliminated in a future
                                        (0124) ; version of PSoC Designer.
                                        (0125) ;
                                        (0126) export   LCD_1_Write_Data
                                        (0127) export  _LCD_1_Write_Data
                                        (0128) 
                                        (0129) 
                                        (0130) ;-----------------------------------------------
                                        (0131) ;  EQUATES
                                        (0132) ;-----------------------------------------------
                                        (0133) 
                                        (0134) LCD_1_Port:           equ    PRT2DR
                                        (0135) LCD_1_PortMode0:      equ    PRT2DM0
                                        (0136) LCD_1_PortMode1:      equ    PRT2DM1
                                        (0137) 
                                        (0138) LCD_1_E:              equ    10h
                                        (0139) LCD_1_RW:             equ    40h
                                        (0140) LCD_1_RS:             equ    20h
                                        (0141) 
                                        (0142) LCD_1_DATA_MASK:      equ    0Fh
                                        (0143) LCD_1_READY_BIT:      equ    08h
                                        (0144) 
                                        (0145) LCD_1_DATA_READ:      equ    ( LCD_1_E | LCD_1_RW | LCD_1_RS )
                                        (0146) LCD_1_CNTL_READ:      equ    ( LCD_1_E | LCD_1_RW )
                                        (0147) LCD_1_PORT_WRITE:     equ    7Fh
                                        (0148) LCD_1_PORT_MASK:      equ    7Fh
                                        (0149) 
                                        (0150) LCD_1_DISP_INC:       equ    03h
                                        (0151) LCD_1_DISP_OFF:       equ    08h
                                        (0152) LCD_1_DISP_ON:        equ    0Ch
                                        (0153) LCD_1_4BIT_2LINE:     equ    2Ch
                                        (0154) 
                                        (0155) 
                                        (0156) ;-----------------------------------------------
                                        (0157) ;      Bargraph definitions
                                        (0158) ;-----------------------------------------------
                                        (0159) 
                                        (0160) LCD_1_BG_CHAR_WIDTH:  equ    16     ; 16 characters in width
                                        (0161) LCD_1_BG_SEG_WIDTH:   equ    80     ; 16 * 5 = 80
                                        (0162) LCD_1_BG_COL_START:   equ     0     ; Always start in the left most column
                                        (0163) 
                                        (0164)                                   ; Offsets for 2x16, 2x20, 4x20
                                        (0165)                                   ; Change these values for a custom LCD
                                        (0166) 
                                        (0167) LCD_1_ROW1_OFFSET:    equ    80h    ; Address/command offset for row 1
                                        (0168) LCD_1_ROW2_OFFSET:    equ    C0h    ; Address/command offset for row 2
                                        (0169) LCD_1_ROW3_OFFSET:    equ    94h    ; Address/command offset for row 1
                                        (0170) LCD_1_ROW4_OFFSET:    equ    D4h    ; Address/command offset for row 2
                                        (0171) 
                                        (0172) LCD_1_BG_ROW1_OFFSET: equ    80h    ; Address/command offset for row 1
                                        (0173) LCD_1_BG_ROW2_OFFSET: equ    C0h    ; Address/command offset for row 2
                                        (0174) 
                                        (0175) LCD_1_CG_RAM_OFFSET:  equ    40h    ; Offset to character RAM
                                        (0176) 
                                        (0177) AREA UserModules (ROM, REL)
                                        (0178) 
                                        (0179) .SECTION
                                        (0180) ;-----------------------------------------------------------------------------
                                        (0181) ;  FUNCTION NAME: LCD_1_PrCString
                                        (0182) ;
                                        (0183) ;  DESCRIPTION:
                                        (0184) ;    Print constant (ROM) string to LCD
                                        (0185) ;-----------------------------------------------------------------------------
                                        (0186) ;
                                        (0187) ;  ARGUMENTS:
                                        (0188) ;     A:X  Pointer to String
                                        (0189) ;          A contains MSB of string address
                                        (0190) ;          X contains LSB of string address
                                        (0191) ;
                                        (0192) ;  RETURNS:  none
                                        (0193) ;
                                        (0194) ;  SIDE EFFECTS:
                                        (0195) ;    The A and X registers may be modified by this or future implementations
                                        (0196) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0197) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0198) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0199) ;    functions.
                                        (0200) ;          
                                        (0201) ;    Currently only the page pointer registers listed below are modified: 
                                        (0202) ;          CUR_PP
                                        (0203) ;
                                        (0204)  LCD_1_PrCString:
                                        (0205) _LCD_1_PrCString:
                                        (0206)     RAM_PROLOGUE RAM_USE_CLASS_1
                                        (0207)  .Loop_PrCString:
0424: 08       PUSH  A                  (0208)     push  A                            ; Store ROM pointer
0425: 10       PUSH  X                  (0209)     push  X
0426: 28       ROMX                     (0210)     romx                               ; Get character from ROM
0427: B0 04    JNZ   0x042C             (0211)     jnz   .LCD_PrCString_WR            ; print character and advance pointer
0429: 20       POP   X                  (0212)     pop   X                            ; Restore the stack
042A: 18       POP   A                  (0213)     pop   A
                                        (0214)     RAM_EPILOGUE RAM_USE_CLASS_1
042B: 7F       RET                      (0215)     ret                                ; Return
                                        (0216) 
                                        (0217) .LCD_PrCString_WR:
042C: 90 3C    CALL  LCD_1_WriteData|_LCD_1_Write_Data|LCD_1_Write_Data|_LCD_1_WriteData(0218)     call  LCD_1_WriteData              ; Write data to LCD
042E: 20       POP   X                  (0219)     pop   X                            ; Get ROM pointer
042F: 18       POP   A                  (0220)     pop   A
0430: 75       INC   X                  (0221)     inc   X                            ; Inc LSB of pointer
0431: DF F2    JNC   _LCD_1_PrCString   (0222)     jnc   .Loop_PrCString
0433: 74       INC   A                  (0223)     inc   A                            ; Inc MSB of pointer if LSB overflow
0434: 8F EF    JMP   _LCD_1_PrCString   (0224)     jmp   .Loop_PrCString
                                        (0225) 
                                        (0226) .ENDSECTION
                                        (0227) 
                                        (0228) ;-----------------------------------------------------------------------------
                                        (0229) ;  FUNCTION NAME: LCD_1_PrHexByte
                                        (0230) ;
                                        (0231) ;  DESCRIPTION:
                                        (0232) ;     Print a byte in Hex (two characters) to current LCD position
                                        (0233) ;
                                        (0234) ;-----------------------------------------------------------------------------
                                        (0235) ;
                                        (0236) ;  ARGUMENTS:
                                        (0237) ;     A  => (BYTE) Data/char to be printed
                                        (0238) ;
                                        (0239) ;  RETURNS: none
                                        (0240) ;
                                        (0241) ;  SIDE EFFECTS:
                                        (0242) ;    The A and X registers may be modified by this or future implementations
                                        (0243) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0244) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0245) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0246) ;    functions.
                                        (0247) ;          
                                        (0248) ;    Currently only the page pointer registers listed below are modified: 
                                        (0249) ;          CUR_PP
                                        (0250) ;
                                        (0251) .LITERAL
                                        (0252) LCD_1_HEX_STR::
                                        (0253)      DS    "0123456789ABCDEF"
                                        (0254) .ENDLITERAL
                                        (0255) .SECTION
                                        (0256) 
                                        (0257)  LCD_1_PrHexByte:
                                        (0258) _LCD_1_PrHexByte:
                                        (0259)     RAM_PROLOGUE RAM_USE_CLASS_1
0446: 08       PUSH  A                  (0260)     push  A                            ; Save lower nibble
0447: 67       ASR   A                  (0261)     asr   A                            ; Shift high nibble to right
0448: 67       ASR   A                  (0262)     asr   A
0449: 67       ASR   A                  (0263)     asr   A
044A: 67       ASR   A                  (0264)     asr   A
044B: 21 0F    AND   A,0xF              (0265)     and   A,0Fh                        ; Mask off nibble
044D: FF E7    INDEX LCD_1_HEX_STR      (0266)     index LCD_1_HEX_STR                  ; Get Hex value
044F: 90 19    CALL  LCD_1_WriteData|_LCD_1_Write_Data|LCD_1_Write_Data|_LCD_1_WriteData(0267)     call  LCD_1_WriteData              ; Write data to screen
0451: 18       POP   A                  (0268)     pop   A                            ; Restore value
0452: 21 0F    AND   A,0xF              (0269)     and   A,0Fh                        ; Mask off lower nibble
0454: FF E0    INDEX LCD_1_HEX_STR      (0270)     index LCD_1_HEX_STR                  ; Get Hex value
0456: 90 12    CALL  LCD_1_WriteData|_LCD_1_Write_Data|LCD_1_Write_Data|_LCD_1_WriteData(0271)     call  LCD_1_WriteData              ; Write data to screen
                                        (0272)     RAM_EPILOGUE RAM_USE_CLASS_1
0458: 7F       RET                      (0273)     ret
                                        (0274) .ENDSECTION
                                        (0275) 
                                        (0276) .SECTION
                                        (0277) ;-----------------------------------------------------------------------------
                                        (0278) ;  FUNCTION NAME: LCD_1_PrHexInt
                                        (0279) ;
                                        (0280) ;  DESCRIPTION:
                                        (0281) ;     Print an Int in Hex (four characters) to current LCD position
                                        (0282) ;
                                        (0283) ;-----------------------------------------------------------------------------
                                        (0284) ;
                                        (0285) ;  ARGUMENTS:
                                        (0286) ;     A:X Integer value
                                        (0287) ;         A  contains LSB of Int
                                        (0288) ;         X  contains MSB of Int
                                        (0289) ;
                                        (0290) ;  RETURNS: none
                                        (0291) ;
                                        (0292) ;  SIDE EFFECTS:
                                        (0293) ;    The A and X registers may be modified by this or future implementations
                                        (0294) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0295) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0296) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0297) ;    functions.
                                        (0298) ;          
                                        (0299) ;    Currently only the page pointer registers listed below are modified: 
                                        (0300) ;          CUR_PP
                                        (0301) ;
                                        (0302)  LCD_1_PrHexInt:
                                        (0303) _LCD_1_PrHexInt:
                                        (0304)     RAM_PROLOGUE RAM_USE_CLASS_1
0459: 4B       SWAP  A,X                (0305)     swap  A,X
045A: 9F EA    CALL  _LCD_1_PrHexByte   (0306)     call  LCD_1_PrHexByte              ; Print MSB
045C: 5B       MOV   A,X                (0307)     mov   A,X                          ; Move LSB into position
045D: 9F E7    CALL  _LCD_1_PrHexByte   (0308)     call  LCD_1_PrHexByte              ; Print LSB
                                        (0309)     RAM_EPILOGUE RAM_USE_CLASS_1
045F: 7F       RET                      (0310)     ret
                                        (0311) .ENDSECTION
                                        (0312) 
                                        (0313) .SECTION
                                        (0314) ;-----------------------------------------------------------------------------
                                        (0315) ;  FUNCTION NAME: LCD_1_PrString
                                        (0316) ;
                                        (0317) ;  DESCRIPTION:
                                        (0318) ;     Print (RAM) ASCII string to LCD
                                        (0319) ;
                                        (0320) ;-----------------------------------------------------------------------------
                                        (0321) ;
                                        (0322) ;  ARGUMENTS:
                                        (0323) ;     A:X contains pointer to string
                                        (0324) ;         X  contains LSB of string pointer
                                        (0325) ;         A  contains MSB or page of string pointer (not used at this time)
                                        (0326) ;
                                        (0327) ;  RETURNS:
                                        (0328) ;
                                        (0329) ;  SIDE EFFECTS:
                                        (0330) ;    The A and X registers may be modified by this or future implementations
                                        (0331) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0332) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0333) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0334) ;    functions.
                                        (0335) ;          
                                        (0336) ;    Currently only the page pointer registers listed below are modified: 
                                        (0337) ;          CUR_PP
                                        (0338) ;          IDX_PP
                                        (0339) ;
                                        (0340) ;
                                        (0341)  LCD_1_PrString:
                                        (0342) _LCD_1_PrString:
                                        (0343)     RAM_PROLOGUE RAM_USE_CLASS_3
                                        (0344)     RAM_SETPAGE_IDX A
                                        (0345)  .Loop_PrString:
0460: 52 00    MOV   A,[X+0]            (0346)     mov   A,[X]                        ; Get value pointed to by X
0462: A0 06    JZ    0x0469             (0347)     jz    .End_LCD_PrString            ; Check for end of string
                                        (0348)     ;LCD_1_writeData is known not to modify X so no need to preserve
0464: 90 04    CALL  LCD_1_WriteData|_LCD_1_Write_Data|LCD_1_Write_Data|_LCD_1_WriteData(0349)     call  LCD_1_WriteData              ; Write data to screen
0466: 75       INC   X                  (0350)     inc   X                            ; Advance pointer to next character
0467: 8F F8    JMP   _LCD_1_PrString    (0351)     jmp   .Loop_PrString               ; Go get next character
                                        (0352) .End_LCD_PrString:
                                        (0353)     RAM_EPILOGUE RAM_USE_CLASS_3
0469: 7F       RET                      (0354)     ret
                                        (0355) .ENDSECTION
                                        (0356) 
                                        (0357) .SECTION
                                        (0358) ;-----------------------------------------------------------------------------
                                        (0359) ;  FUNCTION NAME: LCD_1_WriteData
                                        (0360) ;
                                        (0361) ;  DESCRIPTION:
                                        (0362) ;     Write a byte to the LCD's data register.
                                        (0363) ;
                                        (0364) ;-----------------------------------------------------------------------------
                                        (0365) ;
                                        (0366) ;  ARGUMENTS:
                                        (0367) ;    A contains byte to be written to LCD data register
                                        (0368) ;
                                        (0369) ;  RETURNS: none
                                        (0370) ;
                                        (0371) ;  SIDE EFFECTS:
                                        (0372) ;    The A and X registers may be modified by this or future implementations
                                        (0373) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0374) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0375) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0376) ;    functions.
                                        (0377) ;          
                                        (0378) ;    Currently only the page pointer registers listed below are modified: 
                                        (0379) ;          CUR_PP
                                        (0380) ;
                                        (0381)  LCD_1_WriteData:
                                        (0382) _LCD_1_WriteData:
                                        (0383)  LCD_1_Write_Data:   ; Do not use
                                        (0384) _LCD_1_Write_Data:   ; Do not use
                                        (0385)     RAM_PROLOGUE RAM_USE_CLASS_1
046A: 90 5F    CALL  0x04CB             (0386)     call  LCD_1_Check_Ready            ; Make sure controller is ready
                                        (0387)                                        ; A is preserved in LCD_1_Check_Ready
046C: 08       PUSH  A                  (0388)     push  A                            ; Save copy of character
046D: 67       ASR   A                  (0389)     asr   A                            ; Shift high nibble to right
046E: 67       ASR   A                  (0390)     asr   A
046F: 67       ASR   A                  (0391)     asr   A
0470: 67       ASR   A                  (0392)     asr   A
0471: 21 0F    AND   A,0xF              (0393)     and   A,0Fh                        ; Mask off high nibble
0473: 90 38    CALL  0x04AD             (0394)     call  LCD_1_WDATA_Nibble           ; Write Upper nibble
0475: 18       POP   A                  (0395)     pop   A                            ; Retrieve copy of character
0476: 21 0F    AND   A,0xF              (0396)     and   A,0Fh                        ; Mask off high nibble
0478: 40       NOP                      (0397)     nop
0479: 40       NOP                      (0398)     nop
047A: 40       NOP                      (0399)     nop
047B: 90 30    CALL  0x04AD             (0400)     call  LCD_1_WDATA_Nibble   ; Write Lower nibble
                                        (0401)     RAM_EPILOGUE RAM_USE_CLASS_1
047D: 7F       RET                      (0402)     ret
                                        (0403) .ENDSECTION
                                        (0404) 
                                        (0405) .SECTION
                                        (0406) ;-----------------------------------------------------------------------------
                                        (0407) ;  FUNCTION NAME: LCD_1_Control
                                        (0408) ;
                                        (0409) ;  DESCRIPTION:
                                        (0410) ;     Write a byte to the LCD's control register.
                                        (0411) ;
                                        (0412) ;-----------------------------------------------------------------------------
                                        (0413) ;
                                        (0414) ;  ARGUMENTS:
                                        (0415) ;     A contains data to be written to LCD control register.
                                        (0416) ;
                                        (0417) ;  RETURNS: none
                                        (0418) ;
                                        (0419) ;  SIDE EFFECTS:
                                        (0420) ;    The A and X registers may be modified by this or future implementations
                                        (0421) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0422) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0423) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0424) ;    functions.
                                        (0425) ;          
                                        (0426) ;    Currently only the page pointer registers listed below are modified: 
                                        (0427) ;          CUR_PP
                                        (0428) ;
                                        (0429)  LCD_1_Control:
                                        (0430) _LCD_1_Control:
                                        (0431)     RAM_PROLOGUE RAM_USE_CLASS_1
047E: 90 4B    CALL  0x04CB             (0432)     call  LCD_1_Check_Ready            ; Make sure controller is ready
                                        (0433)                                        ; A is preserved in LCD_1_Check_Ready
0480: 08       PUSH  A                  (0434)     push  A                            ; Save copy of byte
0481: 67       ASR   A                  (0435)     asr   A                            ; Shift Upper Nibble to right
0482: 67       ASR   A                  (0436)     asr   A
0483: 67       ASR   A                  (0437)     asr   A
0484: 67       ASR   A                  (0438)     asr   A
0485: 21 0F    AND   A,0xF              (0439)     and   A,0Fh                        ; Mask off, just in case
0487: 90 09    CALL  0x0492             (0440)     call  LCD_1_WCNTL_Nibble           ; Write high nibble
0489: 18       POP   A                  (0441)     pop   A                            ; Restore copy of byte
048A: 21 0F    AND   A,0xF              (0442)     and   A,0Fh                        ; Mask off high nibble
048C: 40       NOP                      (0443)     nop
048D: 40       NOP                      (0444)     nop
048E: 40       NOP                      (0445)     nop
048F: 90 01    CALL  0x0492             (0446)     call  LCD_1_WCNTL_Nibble             ; Write Lower nibble
                                        (0447)     RAM_EPILOGUE RAM_USE_CLASS_1
0491: 7F       RET                      (0448)     ret
                                        (0449) .ENDSECTION
                                        (0450) 
                                        (0451) .SECTION
                                        (0452) ;-----------------------------------------------------------------------------
                                        (0453) ;  FUNCTION NAME: LCD_1_WCNTL_Nibble
                                        (0454) ;
                                        (0455) ;  DESCRIPTION:
                                        (0456) ;     Write a single nibble to the LCD's command register
                                        (0457) ;
                                        (0458) ;-----------------------------------------------------------------------------
                                        (0459) ;
                                        (0460) ;  ARGUMENTS:
                                        (0461) ;     A[3:0]   Contains Nibble to be written to command register
                                        (0462) ;
                                        (0463) ;  RETURNS: none
                                        (0464) ;
                                        (0465) ;  SIDE EFFECTS:
                                        (0466) ;    The A and X registers may be modified by this or future implementations
                                        (0467) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0468) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0469) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0470) ;    functions.
                                        (0471) ;          
                                        (0472) ;    Currently only the page pointer registers listed below are modified: 
                                        (0473) ;          CUR_PP
                                        (0474) ;
                                        (0475)  LCD_1_WCNTL_Nibble:
                                        (0476)     RAM_PROLOGUE RAM_USE_CLASS_4
0492: 08       PUSH  A                  (0477)     push  A
                                        (0478)     RAM_SETPAGE_CUR >Port_2_Data_SHADE           ; Set CUR_PP to LCD variable address
0493: 26 0A 80 AND   [0xA],0x80         (0479)     and   [Port_2_Data_SHADE],~LCD_1_PORT_MASK
0496: 51 0A    MOV   A,[0xA]            (0480)     mov   A,[Port_2_Data_SHADE]
0498: 60 08    MOV   REG[0x8],A         (0481)     mov   reg[LCD_1_Port],A                      ; Reset control lines
                                        (0482) 
049A: 18       POP   A                  (0483)     pop   A
049B: 21 0F    AND   A,0xF              (0484)     and   A,LCD_1_DATA_MASK                      ; Make sure no bogus data in MSN
049D: 29 10    OR    A,0x10             (0485)     or    A,LCD_1_E                              ; Bring "E" Enable line high
049F: 2A 0A    OR    A,[0xA]            (0486)     or    A,[Port_2_Data_SHADE]                  ; OR in bit 7 just
04A1: 60 08    MOV   REG[0x8],A         (0487)     mov   reg[LCD_1_Port], A                     ; Write data
04A3: 53 0A    MOV   [0xA],A            (0488)     mov   [Port_2_Data_SHADE],A                  ; Keep shadow register in sync
04A5: 40       NOP                      (0489)     nop
04A6: 21 8F    AND   A,0x8F             (0490)     and   A,(~LCD_1_PORT_MASK|LCD_1_DATA_MASK)   ; Disable E signal and leave data on bus.
04A8: 53 0A    MOV   [0xA],A            (0491)     mov   [Port_2_Data_SHADE],A                  ; Keep shadow register in sync
04AA: 60 08    MOV   REG[0x8],A         (0492)     mov   reg[LCD_1_Port],A
                                        (0493)     RAM_EPILOGUE RAM_USE_CLASS_4
04AC: 7F       RET                      (0494)     ret
                                        (0495) .ENDSECTION
                                        (0496) 
                                        (0497) .SECTION
                                        (0498) ;-----------------------------------------------------------------------------
                                        (0499) ;  FUNCTION NAME: LCD_1_WDATA_Nibble
                                        (0500) ;
                                        (0501) ;  DESCRIPTION:
                                        (0502) ;     Write a single nibble to the LCD's DATA register
                                        (0503) ;
                                        (0504) ;-----------------------------------------------------------------------------
                                        (0505) ;
                                        (0506) ;  ARGUMENTS:
                                        (0507) ;     A[3:0]   Contains Nibble to be written to data register
                                        (0508) ;
                                        (0509) ;  RETURNS: none
                                        (0510) ;
                                        (0511) ;  SIDE EFFECTS:
                                        (0512) ;    The A and X registers may be modified by this or future implementations
                                        (0513) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0514) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0515) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0516) ;    functions.
                                        (0517) ;          
                                        (0518) ;    Currently only the page pointer registers listed below are modified: 
                                        (0519) ;          CUR_PP
                                        (0520) ;
                                        (0521) LCD_1_WDATA_Nibble:
                                        (0522)     RAM_PROLOGUE RAM_USE_CLASS_4
04AD: 08       PUSH  A                  (0523)     push  A
                                        (0524)     RAM_SETPAGE_CUR >Port_2_Data_SHADE          ; Set CUR_PP to LCD variable address
04AE: 26 0A 80 AND   [0xA],0x80         (0525)     and   [Port_2_Data_SHADE],~LCD_1_PORT_MASK
04B1: 2E 0A 20 OR    [0xA],0x20         (0526)     or    [Port_2_Data_SHADE],LCD_1_RS                ; Raise RS to signify a Data Write
04B4: 51 0A    MOV   A,[0xA]            (0527)     mov   A,[Port_2_Data_SHADE]
04B6: 60 08    MOV   REG[0x8],A         (0528)     mov   reg[LCD_1_Port],A
                                        (0529) 
04B8: 18       POP   A                  (0530)     pop   A
04B9: 21 0F    AND   A,0xF              (0531)     and   A,LCD_1_DATA_MASK                           ; Make sure no bogus data in A[7:4]
04BB: 29 30    OR    A,0x30             (0532)     or    A,(LCD_1_E | LCD_1_RS)                      ; Bring "E" Enable line high
04BD: 2A 0A    OR    A,[0xA]            (0533)     or    A,[Port_2_Data_SHADE]                       ; Keep shadow in sync
04BF: 60 08    MOV   REG[0x8],A         (0534)     mov   reg[LCD_1_Port], A                            ; Write data
04C1: 53 0A    MOV   [0xA],A            (0535)     mov   [Port_2_Data_SHADE],A                       ; Keep shadow in sync
04C3: 40       NOP                      (0536)     NOP
04C4: 21 AF    AND   A,0xAF             (0537)     and   A,(~LCD_1_PORT_MASK|LCD_1_DATA_MASK|LCD_1_RS)  ; Disable E signal and leave Data on bus
04C6: 53 0A    MOV   [0xA],A            (0538)     mov   [Port_2_Data_SHADE],A                       ; keep shadow in sync
04C8: 60 08    MOV   REG[0x8],A         (0539)     mov   reg[LCD_1_Port],A
                                        (0540)     RAM_EPILOGUE RAM_USE_CLASS_4
04CA: 7F       RET                      (0541)     ret
                                        (0542) .ENDSECTION
                                        (0543) 
                                        (0544) .SECTION
                                        (0545) ;-----------------------------------------------------------------------------
                                        (0546) ;  FUNCTION NAME: LCD_1_Check_Ready
                                        (0547) ;
                                        (0548) ;  DESCRIPTION:
                                        (0549) ;     Wait until LCD has completed last command.
                                        (0550) ;
                                        (0551) ;-----------------------------------------------------------------------------
                                        (0552) ;
                                        (0553) ;  ARGUMENTS: none
                                        (0554) ;
                                        (0555) ;  RETURNS: none
                                        (0556) ;
                                        (0557) ;  SIDE EFFECTS:
                                        (0558) ;    The A and X registers may be modified by this or future implementations
                                        (0559) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0560) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0561) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0562) ;    functions.
                                        (0563) ;          
                                        (0564) ;    Currently only the page pointer registers listed below are modified: 
                                        (0565) ;          CUR_PP
                                        (0566) ;
                                        (0567) ;     If LCD is not present, this routine may never return.
                                        (0568) ;
                                        (0569) LCD_1_Check_Ready:
                                        (0570)     RAM_PROLOGUE RAM_USE_CLASS_4
04CB: 08       PUSH  A                  (0571)     push  A                                           ; Save Accumulator
                                        (0572)     RAM_SETPAGE_CUR >Port_2_Data_SHADE                ; Set CUR_PP to LCD variable address
04CC: 26 0A 80 AND   [0xA],0x80         (0573)     and   [Port_2_Data_SHADE],~LCD_1_PORT_MASK        ; Mask of all LCD bits
04CF: 51 0A    MOV   A,[0xA]            (0574)     mov   A,[Port_2_Data_SHADE]
04D1: 60 08    MOV   REG[0x8],A         (0575)     mov   reg[LCD_1_Port],A                           ; Zero LCD port bits
                                        (0576) 
04D3: 26 0B F0 AND   [0xB],0xF0         (0577)     and   [Port_2_DriveMode_0_SHADE],~LCD_1_DATA_MASK ; Clear out LCD mode bits.
04D6: 51 0B    MOV   A,[0xB]            (0578)     mov   A,[Port_2_DriveMode_0_SHADE]
04D8: 71 10    OR    F,0x10             
                                        (0579)     M8C_SetBank1                                      ; Change port mode to read status
04DA: 60 08    MOV   REG[0x8],A         (0580)     mov   reg[LCD_1_PortMode0],A                      ; Setup LCD Port for reading
04DC: 70 EF    AND   F,0xEF             
                                        (0581)     M8C_SetBank0
                                        (0582) 
04DE: 2E 0A 40 OR    [0xA],0x40         (0583)     or    [Port_2_Data_SHADE],LCD_1_RW                ; Raise RW to signify Read operation
04E1: 51 0A    MOV   A,[0xA]            (0584)     mov   A,[Port_2_Data_SHADE]
04E3: 60 08    MOV   REG[0x8],A         (0585)     mov   reg[LCD_1_Port],A
04E5: 40       NOP                      (0586)     NOP
                                        (0587) 
04E6: 10       PUSH  X                  (0588)     push  X							                            ; Save 'X' register
04E7: 57 FF    MOV   X,0xFF             (0589)     mov   X,255                         			            ; 255 Attempts
                                        (0590) 
                                        (0591) .LCD_RDY_LOOP:
04E9: 2E 0A 50 OR    [0xA],0x50         (0592)     or    [Port_2_Data_SHADE], LCD_1_CNTL_READ                  ; Raise E to start cycle
04EC: 51 0A    MOV   A,[0xA]            (0593)     mov   A,[Port_2_Data_SHADE]
04EE: 60 08    MOV   REG[0x8],A         (0594)     mov   reg[LCD_1_Port],A
                                        (0595) 
04F0: 40       NOP                      (0596)     nop                                               ; Wait 2 nops to make sure data is ready
04F1: 40       NOP                      (0597)     nop
04F2: 5D 08    MOV   A,REG[0x8]         (0598)     mov   A,reg[LCD_1_Port]
                                        (0599) 
                                        (0600) ; The code below is used to work around the async read issue with the ICE with the 
                                        (0601) ; 25/26xxx family of devices.  It will help to eliminate "Invalid memory reference" 
                                        (0602) ; errors.  It is not required when running without the ICE or when using any other 
                                        (0603) ; family besides the 25/26xxx family. If not using the ICE or with any other family
                                        (0604) ; the ICE_PORT_SYNC flag should be set to 0.
                                        (0605) IF(ICE_PORT_SYNC)                          
                                        (0606)     mov   reg[ 0xfa], A                    
                                        (0607)     mov   A, reg[0xfa]                     
                                        (0608) ENDIF   
                                        (0609)                                    
04F4: 08       PUSH  A                  (0610)     push  A
04F5: 26 0A C0 AND   [0xA],0xC0         (0611)     and   [Port_2_Data_SHADE],(~LCD_1_PORT_MASK | LCD_1_RW)     ; Lower E signal
04F8: 51 0A    MOV   A,[0xA]            (0612)     mov   A,[Port_2_Data_SHADE]
04FA: 60 08    MOV   REG[0x8],A         (0613)     mov   reg[LCD_1_Port],A
                                        (0614) 
04FC: 40       NOP                      (0615)     nop                                    ; Add delay for the slowest part and the
04FD: 40       NOP                      (0616)     nop                                    ; fastest PSoC
04FE: 40       NOP                      (0617)     nop
                                        (0618)                                                                 ; Get the LSBs
04FF: 2E 0A 50 OR    [0xA],0x50         (0619)     or    [Port_2_Data_SHADE],LCD_1_CNTL_READ                   ; Raise E to start cycle
0502: 51 0A    MOV   A,[0xA]            (0620)     mov   A,[Port_2_Data_SHADE]
0504: 60 08    MOV   REG[0x8],A         (0621)     mov   reg[LCD_1_Port],A
                                        (0622) 
0506: 40       NOP                      (0623)     nop
0507: 40       NOP                      (0624)     nop
                                        (0625) 
0508: 26 0A C0 AND   [0xA],0xC0         (0626)     and   [Port_2_Data_SHADE],(~LCD_1_PORT_MASK | LCD_1_RW)     ; Lower E signal
050B: 51 0A    MOV   A,[0xA]            (0627)     mov   A,[Port_2_Data_SHADE]
050D: 60 08    MOV   REG[0x8],A         (0628)     mov   reg[LCD_1_Port],A
                                        (0629) 
050F: 18       POP   A                  (0630)     pop   A
0510: 21 08    AND   A,0x8              (0631)     and   A,LCD_1_READY_BIT                                       ; Check busy
                                        (0632) 
0512: A0 04    JZ    0x0517             (0633)     jz    .UNLOCK
0514: 79       DEC   X                  (0634)     dec   X
0515: BF D3    JNZ   0x04E9             (0635)     jnz   .LCD_RDY_LOOP                                         ; If LCD still busy, read again for 255 times
                                        (0636) .UNLOCK:
0517: 20       POP   X                  (0637)     pop   X							                            ; Restore 'X' register
                                        (0638) 
0518: 2E 0B 7F OR    [0xB],0x7F         (0639)     or    [Port_2_DriveMode_0_SHADE],LCD_1_PORT_WRITE ; Revert Data bit to Write mode
051B: 51 0B    MOV   A,[0xB]            (0640)     mov   A,[Port_2_DriveMode_0_SHADE]
051D: 71 10    OR    F,0x10             
                                        (0641)     M8C_SetBank1
051F: 60 08    MOV   REG[0x8],A         (0642)     mov   reg[LCD_1_PortMode0],A                      ; Setup LCD Port for writing
0521: 70 EF    AND   F,0xEF             
                                        (0643)     M8C_SetBank0
0523: 18       POP   A                  (0644)     pop   A
                                        (0645)     RAM_EPILOGUE RAM_USE_CLASS_4                                ; Restore Accumulator
0524: 7F       RET                      (0646)     ret
                                        (0647) .ENDSECTION
                                        (0648) 
                                        (0649) .SECTION
                                        (0650) ;-----------------------------------------------------------------------------
                                        (0651) ;  FUNCTION NAME: LCD_1_Start
                                        (0652) ;  FUNCTION NAME: LCD_1_Init
                                        (0653) ;
                                        (0654) ;  DESCRIPTION:
                                        (0655) ;     Initialize LCD
                                        (0656) ;
                                        (0657) ;-----------------------------------------------------------------------------
                                        (0658) ;
                                        (0659) ;  ARGUMENTS: none
                                        (0660) ;
                                        (0661) ;  RETURNS: none
                                        (0662) ;
                                        (0663) ;  SIDE EFFECTS:
                                        (0664) ;    The A and X registers may be modified by this or future implementations
                                        (0665) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0666) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0667) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0668) ;    functions.
                                        (0669) ;          
                                        (0670) ;    Currently only the page pointer registers listed below are modified: 
                                        (0671) ;          CUR_PP
                                        (0672) ;
                                        (0673) ;  THEORY of OPERATION or PROCEDURE:
                                        (0674) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (0675) ;    This initialization is a bit long, but it should work for
                                        (0676) ;    most 2 and 4 line LCDs.
                                        (0677) ;
                                        (0678)  LCD_1_Start:
                                        (0679) _LCD_1_Start:
                                        (0680)  LCD_1_Init:
                                        (0681) _LCD_1_Init:
                                        (0682)     RAM_PROLOGUE RAM_USE_CLASS_4
                                        (0683)     RAM_SETPAGE_CUR >Port_2_Data_SHADE                          ; Set CUR_PP to LCD variable address
                                        (0684) 
0525: 26 0B 80 AND   [0xB],0x80         (0685)     and   [Port_2_DriveMode_0_SHADE],~LCD_1_PORT_MASK           ; Mask off LCD bits
0528: 2E 0B 7F OR    [0xB],0x7F         (0686)     or    [Port_2_DriveMode_0_SHADE],LCD_1_PORT_WRITE           ; Set LCD port for writing
052B: 26 0C 80 AND   [0xC],0x80         (0687)     and   [Port_2_DriveMode_1_SHADE],~LCD_1_PORT_MASK           ; Mask off LCD bits
                                        (0688) 
052E: 51 0B    MOV   A,[0xB]            (0689)     mov   A,[Port_2_DriveMode_0_SHADE]
0530: 71 10    OR    F,0x10             
                                        (0690)     M8C_SetBank1
0532: 60 08    MOV   REG[0x8],A         (0691)     mov   reg[LCD_1_PortMode0],A                                ; Setup LCD Port for writing
0534: 51 0C    MOV   A,[0xC]            (0692)     mov   A,[Port_2_DriveMode_1_SHADE]
0536: 60 09    MOV   REG[0x9],A         (0693)     mov   reg[LCD_1_PortMode1],A
0538: 70 EF    AND   F,0xEF             
                                        (0694)     M8C_SetBank0
                                        (0695) 
053A: 50 FA    MOV   A,0xFA             (0696)     mov   A,250                             ; Delay for 12.5 mSec (250 * 50uSec)
053C: 90 63    CALL  _LCD_1_Delay50uTimes(0697)     call  LCD_1_Delay50uTimes
053E: 50 FA    MOV   A,0xFA             (0698)     mov   A,250                             ; Delay for 12.5 mSec (250 * 50uSec)
0540: 90 5F    CALL  _LCD_1_Delay50uTimes(0699)     call  LCD_1_Delay50uTimes
                                        (0700) 
0542: 50 03    MOV   A,0x3              (0701)     mov   A,03h
0544: 9F 4C    CALL  0x0492             (0702)     call  LCD_1_WCNTL_Nibble
                                        (0703) 
0546: 50 52    MOV   A,0x52             (0704)     mov   A,82                              ; Delay for 4.1 mSec (82 * 50uSec)
0548: 90 57    CALL  _LCD_1_Delay50uTimes(0705)     call  LCD_1_Delay50uTimes
                                        (0706) 
054A: 50 03    MOV   A,0x3              (0707)     mov   A,03h
054C: 9F 44    CALL  0x0492             (0708)     call  LCD_1_WCNTL_Nibble
                                        (0709) 
054E: 90 5F    CALL  _LCD_1_Delay50u    (0710)     call  LCD_1_Delay50u
0550: 90 5D    CALL  _LCD_1_Delay50u    (0711)     call  LCD_1_Delay50u
0552: 90 5B    CALL  _LCD_1_Delay50u    (0712)     call  LCD_1_Delay50u
                                        (0713) 
0554: 50 03    MOV   A,0x3              (0714)     mov   A,03h
0556: 9F 3A    CALL  0x0492             (0715)     call  LCD_1_WCNTL_Nibble
                                        (0716) 
0558: 50 5A    MOV   A,0x5A             (0717)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
055A: 90 45    CALL  _LCD_1_Delay50uTimes(0718)     call  LCD_1_Delay50uTimes
                                        (0719) 
055C: 50 02    MOV   A,0x2              (0720)     mov   A,02h
055E: 9F 32    CALL  0x0492             (0721)     call  LCD_1_WCNTL_Nibble
                                        (0722) 
0560: 50 5A    MOV   A,0x5A             (0723)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0562: 90 3D    CALL  _LCD_1_Delay50uTimes(0724)     call  LCD_1_Delay50uTimes
                                        (0725) 
0564: 50 08    MOV   A,0x8              (0726)     mov   A,08h
0566: 9F 16    CALL  _LCD_1_Control     (0727)     call  LCD_1_Control
0568: 50 5A    MOV   A,0x5A             (0728)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
056A: 90 35    CALL  _LCD_1_Delay50uTimes(0729)     call  LCD_1_Delay50uTimes
                                        (0730) 
056C: 50 01    MOV   A,0x1              (0731)     mov   A,01h
056E: 9F 0E    CALL  _LCD_1_Control     (0732)     call  LCD_1_Control
0570: 50 5A    MOV   A,0x5A             (0733)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
0572: 90 2D    CALL  _LCD_1_Delay50uTimes(0734)     call  LCD_1_Delay50uTimes
                                        (0735) 
0574: 50 06    MOV   A,0x6              (0736)     mov   A,06h
0576: 9F 06    CALL  _LCD_1_Control     (0737)     call  LCD_1_Control
                                        (0738) 
0578: 50 0E    MOV   A,0xE              (0739)     mov   A,0Eh
057A: 9F 02    CALL  _LCD_1_Control     (0740)     call  LCD_1_Control
                                        (0741) 
057C: 50 2C    MOV   A,0x2C             (0742)     mov   A,LCD_1_4BIT_2LINE                  ; Setup for 4 bit interface, 2 line
057E: 9E FE    CALL  _LCD_1_Control     (0743)     call  LCD_1_Control
                                        (0744) 
0580: 50 08    MOV   A,0x8              (0745)     mov   A,LCD_1_DISP_OFF
0582: 9E FA    CALL  _LCD_1_Control     (0746)     call  LCD_1_Control
                                        (0747) 
0584: 50 0C    MOV   A,0xC              (0748)     mov   A,LCD_1_DISP_ON
0586: 9E F6    CALL  _LCD_1_Control     (0749)     call  LCD_1_Control
                                        (0750) 
0588: 50 03    MOV   A,0x3              (0751)     mov   A,LCD_1_DISP_INC
058A: 9E F2    CALL  _LCD_1_Control     (0752)     call  LCD_1_Control
                                        (0753) 
058C: 50 5A    MOV   A,0x5A             (0754)     mov   A,90                              ; Delay for 4.5 mSec (90 * 50uSec)
058E: 90 11    CALL  _LCD_1_Delay50uTimes(0755)     call  LCD_1_Delay50uTimes
                                        (0756)     RAM_EPILOGUE RAM_USE_CLASS_4
0590: 7F       RET                      (0757)     ret
                                        (0758) .ENDSECTION
                                        (0759) 
                                        (0760) ;-----------------------------------------------------------------------------
                                        (0761) ;  FUNCTION NAME: LCD_1_Position
                                        (0762) ;
                                        (0763) ;  DESCRIPTION:
                                        (0764) ;     Position Cursor at Row and Col location
                                        (0765) ;
                                        (0766) ;-----------------------------------------------------------------------------
                                        (0767) ;
                                        (0768) ;  ARGUMENTS:
                                        (0769) ;     A => Row  0 to 3
                                        (0770) ;     X => Col  0 to 39+
                                        (0771) ;
                                        (0772) ;  RETURNS:  none
                                        (0773) ;
                                        (0774) ;  SIDE EFFECTS:
                                        (0775) ;    The A and X registers may be modified by this or future implementations
                                        (0776) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0777) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0778) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0779) ;    functions.
                                        (0780) ;
                                        (0781) .LITERAL
                                        (0782) LCD_1_ROW_OFFSET::
                                        (0783)      DB    LCD_1_ROW1_OFFSET, LCD_1_ROW2_OFFSET, LCD_1_ROW3_OFFSET, LCD_1_ROW4_OFFSET
                                        (0784) .ENDLITERAL
                                        (0785) 
                                        (0786) .SECTION
                                        (0787)  LCD_1_Position:
                                        (0788) _LCD_1_Position:
                                        (0789)     RAM_PROLOGUE RAM_USE_CLASS_2
0595: 21 03    AND   A,0x3              (0790)     and   A,03h                        ; Mask off 2 bits for row address 0 to 3
0597: 10       PUSH  X                  (0791)     push  X                            ; Store COL
0598: FF F7    INDEX LCD_1_ROW_OFFSET   (0792)     index LCD_1_ROW_OFFSET ; Get ROW memory offset from table
059A: 4F       MOV   X,SP               (0793)     mov   X,SP                         ; Get Stack pointer
059B: 03 FF    ADD   A,[X-1]            (0794)     add   A,[X+(-1)]                   ; Add the COL to the display pointer
059D: 20       POP   X                  (0795)     pop   X
                                        (0796) 
059E: 9E DE    CALL  _LCD_1_Control     (0797)     call  LCD_1_Control                ; Write control byte
                                        (0798)     RAM_EPILOGUE RAM_USE_CLASS_2
05A0: 7F       RET                      (0799)     ret
                                        (0800) .ENDSECTION
                                        (0801) 
                                        (0802) .SECTION
                                        (0803) ;-----------------------------------------------------------------------------
                                        (0804) ;  FUNCTION NAME: LCD_1_Delay50uTimes
                                        (0805) ;
                                        (0806) ;  DESCRIPTION:
                                        (0807) ;     Delay increments of 50uSeconds
                                        (0808) ;
                                        (0809) ;-----------------------------------------------------------------------------
                                        (0810) ;
                                        (0811) ;  ARGUMENTS:
                                        (0812) ;     A contains the delay multiplier
                                        (0813) ;
                                        (0814) ;  RETURNS:
                                        (0815) ;
                                        (0816) ;  SIDE EFFECTS:
                                        (0817) ;    The A and X registers may be modified by this or future implementations
                                        (0818) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0819) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0820) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0821) ;    functions.
                                        (0822) ;
                                        (0823) ;
                                        (0824)  LCD_1_Delay50uTimes:
                                        (0825) _LCD_1_Delay50uTimes:
                                        (0826)     RAM_PROLOGUE RAM_USE_CLASS_1
05A1: 90 0C    CALL  _LCD_1_Delay50u    (0827)     call  LCD_1_Delay50u
05A3: 78       DEC   A                  (0828)     dec   A
05A4: BF FC    JNZ   _LCD_1_Delay50uTimes(0829)     jnz   LCD_1_Delay50uTimes
                                        (0830)     RAM_EPILOGUE RAM_USE_CLASS_1
05A6: 7F       RET                      (0831)     ret
                                        (0832) 
                                        (0833) .ENDSECTION
                                        (0834) 
                                        (0835) ;-----------------------------------------------------------------------------
                                        (0836) ;  FUNCTION NAME: LCD_1_Delay50u
                                        (0837) ;
                                        (0838) ;  DESCRIPTION:
                                        (0839) ;     Delay 50uSec for any clock frequency from 1.5MHz to 24MHz
                                        (0840) ;     Slower clock frequencies the delay will be;
                                        (0841) ;           1.5
                                        (0842) ;        -------------- * 50uSec
                                        (0843) ;        clock_freq(MHz)
                                        (0844) ;
                                        (0845) ;
                                        (0846) ;-----------------------------------------------------------------------------
                                        (0847) ;
                                        (0848) ;  ARGUMENTS: none
                                        (0849) ;
                                        (0850) ;  RETURNS: none
                                        (0851) ;
                                        (0852) ;  SIDE EFFECTS:
                                        (0853) ;    The A and X registers may be modified by this or future implementations
                                        (0854) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0855) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0856) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0857) ;    functions.
                                        (0858) ;
                                        (0859) ;  THEORY of OPERATION or PROCEDURE:
                                        (0860) ;
                                        (0861) .LITERAL
                                        (0862)  LCD_1_Delay50u_Table::
                                        (0863)      DB    08h,  19h,   3Ah,   7Ch,   01h,    01h,    01h,   01h
                                        (0864) ;         3MHz, 6MHz, 12MHz, 24MHz, 1.5MHz, 750kHz, 188kHz, 94kHz
                                        (0865) .ENDLITERAL
                                        (0866) .SECTION
                                        (0867) 
                                        (0868)   LCD_1_Delay50u:
                                        (0869)  _LCD_1_Delay50u:                      ; [11]  Call
                                        (0870)     RAM_PROLOGUE RAM_USE_CLASS_1
05AF: 08       PUSH  A                  (0871)     push  A
05B0: 71 10    OR    F,0x10             
                                        (0872)     M8C_SetBank1                         ; [4]
05B2: 5D E0    MOV   A,REG[0xE0]        (0873)     mov   A, reg[OSC_CR0]                ; [6] Get delay value
05B4: 70 EF    AND   F,0xEF             
                                        (0874)     M8C_SetBank0                         ; [4]
05B6: 21 07    AND   A,0x7              (0875)     and   A,07h                          ; [4] Mask off only the clock bits
05B8: 39 05    CMP   A,0x5              (0876)     cmp   A,05h
05BA: D0 06    JNC   0x05C1             (0877)     jnc   .Delay50u_End
05BC: FF E9    INDEX LCD_1_Delay50u_Table(0878)     index LCD_1_Delay50u_Table ; [13] Get delay value
                                        (0879) .Delay50u_Loop:                          ;
05BE: 78       DEC   A                  (0880)     dec   A                              ; [4]
05BF: BF FE    JNZ   0x05BE             (0881)     jnz   .Delay50u_Loop                 ; [5]
                                        (0882) .Delay50u_End:
05C1: 18       POP   A                  (0883)     pop   A
                                        (0884)     RAM_EPILOGUE RAM_USE_CLASS_1
05C2: 7F       RET                      (0885)     ret
                                        (0886) .ENDSECTION
                                        (0887) 
                                        (0888) 
                                        (0889) ;-----------------------------------------------------------------------------
                                        (0890) ;      If bargraph is not enabled, the following functions are not required.
                                        (0891) ;-----------------------------------------------------------------------------
                                        (0892) 
                                        (0893) IF (LCD_1_BARGRAPH_ENABLE)
                                        (0894) 
                                        (0895) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (0896) .SECTION
                                        (0897) ;-----------------------------------------------------------------------------
                                        (0898) ;  FUNCTION NAME: LCD_1_DrawBG
                                        (0899) ;
                                        (0900) ;  DESCRIPTION:
                                        (0901) ;  This legacy fastcall version are provided only to support existing small
                                        (0902) ;  memory model assembly language code---it does not work in the large memory
                                        (0903) ;  model.
                                        (0904) ;
                                        (0905) ;  ** This legacy fastcall version is provided on a temporary basis to
                                        (0906) ;  ** ease the transition to the 4.2 release of PSoC Designer. Its use is
                                        (0907) ;  ** deprecated and its status is "No Further Maintenance". If you call this
                                        (0908) ;  ** function in assembly you should convert to _LCD_1_DrawVBG
                                        (0909) ;  ** (with a leading underscore) and the fastcall16 interface
                                        (0910) ;
                                        (0911) ;  Draw a horizontal bargraph on the LCD with the given parameters.  This
                                        (0912) ;  is a legacy function that is intended to support existing Assembly
                                        (0913) ;  language programs that call this function.  This should not be used for
                                        (0914) ;  new code or with Large Memory Model programs.
                                        (0915) ;-----------------------------------------------------------------------------
                                        (0916) ;
                                        (0917) ;  LEGACY FASTCALL ARGUMENTS:
                                        (0918) ;    A    => Starting row for bargraph 0 to 3
                                        (0919) ;   [X]   => Starting Column for bargraph 0 to 39+
                                        (0920) ;   [x-1] => Length of bargraph in chars 1 to 40+
                                        (0921) ;   [X-2] => Position of pointer in segments 5 times Length
                                        (0922) ;
                                        (0923) ;
                                        (0924) ;  RETURNS:  none
                                        (0925) ;
                                        (0926) ;  SIDE EFFECTS:
                                        (0927) ;    The A and X registers may be modified by this or future implementations
                                        (0928) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0929) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0930) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0931) ;    functions.
                                        (0932) ;
                                        (0933) ;    If LCD_1_Init is not called before this function, the
                                        (0934) ;    bargraph will not be drawn properly.
                                        (0935) ;
                                        (0936) ; Stack offset constants
                                        (0937) BG_COLX:       equ  0                   ; Stack position of Column
                                        (0938) BG_CHAR_LENX:  equ -1                   ; Stack position of Length
                                        (0939) BG_LENGTHX:    equ -2                   ; Stack position of bargraph pointer position
                                        (0940) 
                                        (0941) 
                                        (0942) LCD_1_DrawBG:
05C3: 10       PUSH  X                  (0943)     push  X
05C4: 59 00    MOV   X,[X+0]            (0944)     mov   X,[X+BG_COLX]                 ; Row in A, Col in X
05C6: 9F CD    CALL  _LCD_1_Position    (0945)     call  LCD_1_Position               ; Set cursor position
05C8: 20       POP   X                  (0946)     pop   X                             ; Restore pointer
                                        (0947) 
                                        (0948) .LCD_BG_LOOP1X:
05C9: 3D FE 00 CMP   [X-2],0x0          (0949)     cmp   [X+BG_LENGTHX],00h            ; Check for past end of BG
05CC: B0 05    JNZ   0x05D2             (0950)     jnz   .LCD_CHECK1X
05CE: 50 00    MOV   A,0x0              (0951)     mov   A,00h                         ; Load empty character
05D0: 80 11    JMP   0x05E2             (0952)     jmp   .LCD_BG_DOITX                 ;
                                        (0953) 
                                        (0954) .LCD_CHECK1X:
05D2: 3D FE 06 CMP   [X-2],0x6          (0955)     cmp   [X+BG_LENGTHX],06h            ; Check if BG pointer is at this character
05D5: D0 07    JNC   0x05DD             (0956)     jnc   .LCD_CHECK2X                  ; Note yet, use full character
05D7: 52 FE    MOV   A,[X-2]            (0957)     mov   A,[X+BG_LENGTHX]
05D9: 15 FE    SUB   [X-2],A            (0958)     sub   [X+BG_LENGTHX],A
05DB: 80 06    JMP   0x05E2             (0959)     jmp   .LCD_BG_DOITX
                                        (0960) 
                                        (0961) .LCD_CHECK2X:                           ; Put index to full character
05DD: 50 06    MOV   A,0x6              (0962)     mov   A, 06h
05DF: 17 FE 05 SUB   [X-2],0x5          (0963)     sub   [X+BG_LENGTHX],05h            ; Subtract another 5 positions
                                        (0964) 
                                        (0965) .LCD_BG_DOITX:
05E2: 9E 86    CALL  LCD_1_WriteData|_LCD_1_Write_Data|LCD_1_Write_Data|_LCD_1_WriteData(0966)     call  LCD_1_WriteData              ; Display BG character
                                        (0967) 
05E4: 7B FF    DEC   [X-1]              (0968)     dec   [X+BG_CHAR_LENX]              ; Dec Char count
05E6: BF E2    JNZ   0x05C9             (0969)     jnz   .LCD_BG_LOOP1X                ; Do it all over again
05E8: 7F       RET                      (0970)     ret
                                        (0971) .ENDSECTION
                                        (0972) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (0973) 
                                        (0974) .SECTION
                                        (0975) ;-----------------------------------------------------------------------------
                                        (0976) ;  FUNCTION NAME: LCD_1_DrawBG
                                        (0977) ;
                                        (0978) ;  DESCRIPTION:
                                        (0979) ;     Draw a horizontal bargraph on the LCD with the given parameters.
                                        (0980) ;
                                        (0981) ;
                                        (0982) ;-----------------------------------------------------------------------------
                                        (0983) ;
                                        (0984) ;  FASTCALL16 ARGUMENTS:
                                        (0985) ;   [SP-3] => Starting row for bargraph 0 to 3
                                        (0986) ;   [SP-4] => Starting Column for bargraph 0 to 39+
                                        (0987) ;   [SP-5] => Length of bargraph in chars 1 to 40+
                                        (0988) ;   [SP-6] => Position of pointer in segments 5 times Length
                                        (0989) ;
                                        (0990) ;
                                        (0991) ;  RETURNS:  none
                                        (0992) ;
                                        (0993) ;  SIDE EFFECTS:
                                        (0994) ;    The A and X registers may be modified by this or future implementations
                                        (0995) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (0996) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (0997) ;    responsibility to preserve their values across calls to fastcall16 
                                        (0998) ;    functions.
                                        (0999) ;          
                                        (1000) ;    Currently only the page pointer registers listed below are modified: 
                                        (1001) ;          CUR_PP
                                        (1002) ;
                                        (1003) ;    If LCD_1_Init is not called before this function, the
                                        (1004) ;    bargraph will not be drawn properly.
                                        (1005) ;
                                        (1006) ; Stack offset constants
                                        (1007) BG_ROW:       equ -3
                                        (1008) BG_COL:       equ -4                   ; Stack position of Column
                                        (1009) BG_CHAR_LEN:  equ -5                   ; Stack position of Length
                                        (1010) BG_LENGTH:    equ -6                   ; Stack position of bargraph pointer position
                                        (1011) 
                                        (1012) 
                                        (1013) _LCD_1_DrawBG:
                                        (1014)     RAM_PROLOGUE RAM_USE_CLASS_2
05E9: 4F       MOV   X,SP               (1015)     mov   X, SP
05EA: 10       PUSH  X                  (1016)     push  X
05EB: 52 FD    MOV   A,[X-3]            (1017)     mov   A,[X+BG_ROW]                 ; Row in A
05ED: 59 FC    MOV   X,[X-4]            (1018)     mov   X,[X+BG_COL]                 ; Col in X
                                        (1019)     RAM_EPILOGUE RAM_USE_CLASS_2
05EF: 9F A4    CALL  _LCD_1_Position    (1020)     call  LCD_1_Position               ; Set cursor position
                                        (1021)     RAM_PROLOGUE RAM_USE_CLASS_2
05F1: 20       POP   X                  (1022)     pop  X
                                        (1023) 
                                        (1024) .LCD_BG_LOOP1:
05F2: 3D FA 00 CMP   [X-6],0x0          (1025)     cmp   [X+BG_LENGTH],00h            ; Check for past end of BG
05F5: B0 05    JNZ   0x05FB             (1026)     jnz   .LCD_CHECK1
05F7: 50 00    MOV   A,0x0              (1027)     mov   A,00h                        ; Load empty character
05F9: 80 11    JMP   0x060B             (1028)     jmp   .LCD_BG_DOIT                  ;
                                        (1029) 
                                        (1030) .LCD_CHECK1:
05FB: 3D FA 06 CMP   [X-6],0x6          (1031)     cmp   [X+BG_LENGTH],06h            ; Check if BG pointer is at this character
05FE: D0 07    JNC   0x0606             (1032)     jnc   .LCD_CHECK2                   ; Note yet, use full character
0600: 52 FA    MOV   A,[X-6]            (1033)     mov   A,[X+BG_LENGTH]
0602: 15 FA    SUB   [X-6],A            (1034)     sub   [X+BG_LENGTH],A
0604: 80 06    JMP   0x060B             (1035)     jmp   .LCD_BG_DOIT
                                        (1036) 
                                        (1037) .LCD_CHECK2:                            ; Put index to full character
0606: 50 06    MOV   A,0x6              (1038)     mov   A, 06h
0608: 17 FA 05 SUB   [X-6],0x5          (1039)     sub   [X+BG_LENGTH],05h            ; Subtract another 5 positions
                                        (1040) 
                                        (1041) .LCD_BG_DOIT:
060B: 9E 5D    CALL  LCD_1_WriteData|_LCD_1_Write_Data|LCD_1_Write_Data|_LCD_1_WriteData(1042)     call  LCD_1_WriteData              ; Display BG character
                                        (1043) 
060D: 7B FB    DEC   [X-5]              (1044)     dec   [X+BG_CHAR_LEN]              ; Dec Char count
060F: BF E2    JNZ   0x05F2             (1045)     jnz   .LCD_BG_LOOP1                 ; Do it all over again
                                        (1046)     RAM_EPILOGUE RAM_USE_CLASS_2
0611: 7F       RET                      (1047)     ret
                                        (1048) .ENDSECTION
                                        (1049) 
                                        (1050) IF SYSTEM_SMALL_MEMORY_MODEL
                                        (1051) .SECTION
                                        (1052) ;-----------------------------------------------------------------------------
                                        (1053) ;  FUNCTION NAME: LCD_1_DrawVBG
                                        (1054) ;
                                        (1055) ;  DESCRIPTION:
                                        (1056) ;  This legacy fastcall version are provided only to support existing small
                                        (1057) ;  memory model assembly language code---it does not work in the large memory
                                        (1058) ;  model.
                                        (1059) ;
                                        (1060) ;  ** This legacy fastcall version is provided on a temporary basis to
                                        (1061) ;  ** ease the transition to the 4.2 release of PSoC Designer. Its use is
                                        (1062) ;  ** deprecated and its status is "No Further Maintenance". If you call this
                                        (1063) ;  ** function in assembly you should convert to _LCD_1_DrawVBG
                                        (1064) ;  ** (with a leading underscore) and the fastcall16 interface
                                        (1065) ;
                                        (1066) ;  Draw a vertical bargraph on the LCD with the given parameters. This
                                        (1067) ;  is a legacy function that is intended to support existing Assembly
                                        (1068) ;  language programs that call this function.  This should not be used for
                                        (1069) ;  new code or with Large Memory Model programs.
                                        (1070) ;-----------------------------------------------------------------------------
                                        (1071) ;
                                        (1072) ;  LEGACY FASTCALL ARGUMENTS:
                                        (1073) ;    A    => Starting row for bargraph 0 to 3
                                        (1074) ;   [X]   => Starting Column for bargraph 0 to 40+
                                        (1075) ;   [x-1] => Height of bargraph in chars 1 - 4
                                        (1076) ;   [X-2] => Position of pointer in segments 8 times height
                                        (1077) ;  RETURNS:
                                        (1078) ;
                                        (1079) ;  SIDE EFFECTS:
                                        (1080) ;    The A and X registers may be modified by this or future implementations
                                        (1081) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1082) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1083) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1084) ;    functions.
                                        (1085) ;    
                                        (1086) ;    If LCD_1_Init is not called before this function, the
                                        (1087) ;    bargraph will not be drawn properly.
                                        (1088) ;
                                        (1089) ; Stack offset constants
                                        (1090) VBG_COLX:            equ  0
                                        (1091) VBG_CHAR_HEIGHTX:    equ -1
                                        (1092) VBG_SEG_HEIGHTX:     equ -2
                                        (1093) 
                                        (1094) LCD_1_DrawVBG:
                                        (1095) 
0612: 21 03    AND   A,0x3              (1096)     and   A,03h                        ; Make sure only rows 0 - 3 are valid
                                        (1097) .VBG_LOOPX:
0614: 08       PUSH  A                  (1098)     push  A
0615: FF 7A    INDEX LCD_1_ROW_OFFSET   (1099)     index LCD_1_ROW_OFFSET  ; Get row offset
0617: 03 00    ADD   A,[X+0]            (1100)     add   A,[X+VBG_COLX]                ; Add column offset to position
0619: 9E 63    CALL  _LCD_1_Control     (1101)     call  LCD_1_Control                ; Position Cursor
061B: 3D FE 00 CMP   [X-2],0x0          (1102)     cmp   [X+VBG_SEG_HEIGHTX],00h       ; Check for zero segs
061E: B0 05    JNZ   0x0624             (1103)     jnz   .VBG_NZ_SEGX
0620: 50 20    MOV   A,0x20             (1104)     mov   A,' '                        ; Load space character
0622: 80 13    JMP   0x0636             (1105)     jmp   .VBG_WRITE_CHARX
                                        (1106) .VBG_NZ_SEGX:
0624: 3D FE 09 CMP   [X-2],0x9          (1107)     cmp   [X+VBG_SEG_HEIGHTX],09h       ; Check for full segment
0627: D0 09    JNC   0x0631             (1108)     jnc   .VBG_FULL_SEGX
                                        (1109)                                         ; Partial segment between 1 and 8
0629: 52 FE    MOV   A,[X-2]            (1110)     mov   A,[X+VBG_SEG_HEIGHTX]
062B: 78       DEC   A                  (1111)     dec   A
062C: 56 FE 00 MOV   [X-2],0x0          (1112)     mov   [X+VBG_SEG_HEIGHTX],00h       ; Zero segment height
062F: 80 06    JMP   0x0636             (1113)     jmp   .VBG_WRITE_CHARX
                                        (1114) 
                                        (1115) .VBG_FULL_SEGX:                          ; Bargaph
0631: 17 FE 08 SUB   [X-2],0x8          (1116)     sub   [X+VBG_SEG_HEIGHTX],08h       ; Subtract full segment
0634: 50 07    MOV   A,0x7              (1117)     mov   A,07h                        ; Load full segment
                                        (1118) 
                                        (1119) .VBG_WRITE_CHARX:                        ; Write character to display
0636: 9E 32    CALL  LCD_1_WriteData|_LCD_1_Write_Data|LCD_1_Write_Data|_LCD_1_WriteData(1120)     call  LCD_1_WriteData              ; Write value
0638: 18       POP   A                  (1121)     pop   A
0639: 78       DEC   A                  (1122)     dec   A
063A: 7B FF    DEC   [X-1]              (1123)     dec   [X+VBG_CHAR_HEIGHTX]
063C: BF D7    JNZ   0x0614             (1124)     jnz   .VBG_LOOPX
063E: 7F       RET                      (1125)     ret
                                        (1126) .ENDSECTION
                                        (1127) ENDIF ; SYSTEM_SMALL_MEMORY_MODEL
                                        (1128) 
                                        (1129) .SECTION
                                        (1130) ;-----------------------------------------------------------------------------
                                        (1131) ;  FUNCTION NAME: LCD_1_DrawVBG
                                        (1132) ;
                                        (1133) ;  DESCRIPTION:
                                        (1134) ;     Draw a vertical bargraph on the LCD with the given parameters.
                                        (1135) ;
                                        (1136) ;
                                        (1137) ;-----------------------------------------------------------------------------
                                        (1138) ;
                                        (1139) ;  FASTCALL16 ARGUMENTS:
                                        (1140) ;
                                        (1141) ;   [SP-3] => Starting row for bargraph 0 to 3
                                        (1142) ;   [SP-4] => Starting Column for bargraph 0 to 40+
                                        (1143) ;   [SP-5] => Height of bargraph in chars 1 - 4
                                        (1144) ;   [SP-6] => Position of pointer in segments 8 times height
                                        (1145) ;  RETURNS:
                                        (1146) ;
                                        (1147) ;  SIDE EFFECTS:
                                        (1148) ;    The A and X registers may be modified by this or future implementations
                                        (1149) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1150) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1151) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1152) ;    functions.
                                        (1153) ;          
                                        (1154) ;    Currently only the page pointer registers listed below are modified: 
                                        (1155) ;          CUR_PP
                                        (1156) ;
                                        (1157) ;    If LCD_1_Init is not called before this function, the
                                        (1158) ;    bargraph will not be drawn properly.
                                        (1159) ;
                                        (1160) ; Stack offset constants
                                        (1161) VBG_ROW:        equ -3
                                        (1162) VBG_COL:            equ -4
                                        (1163) VBG_CHAR_HEIGHT:    equ -5
                                        (1164) VBG_SEG_HEIGHT:     equ -6
                                        (1165) 
                                        (1166) _LCD_1_DrawVBG:
                                        (1167)     RAM_PROLOGUE RAM_USE_CLASS_2
063F: 4F       MOV   X,SP               (1168)     mov   X, SP
0640: 52 FD    MOV   A,[X-3]            (1169)     mov   A, [X+VBG_ROW]
0642: 21 03    AND   A,0x3              (1170)     and   A,03h                        ; Make sure only rows 0 - 3 are valid
                                        (1171) .VBG_LOOP:
0644: 08       PUSH  A                  (1172)     push  A
0645: FF 4A    INDEX LCD_1_ROW_OFFSET   (1173)     index LCD_1_ROW_OFFSET  ; Get row offset
0647: 03 FC    ADD   A,[X-4]            (1174)     add   A,[X+VBG_COL]                ; Add column offset to position
0649: 9E 33    CALL  _LCD_1_Control     (1175)     call  LCD_1_Control                ; Position Cursor
064B: 3D FA 00 CMP   [X-6],0x0          (1176)     cmp   [X+VBG_SEG_HEIGHT],00h       ; Check for zero segs
064E: B0 05    JNZ   0x0654             (1177)     jnz   .VBG_NZ_SEG
0650: 50 20    MOV   A,0x20             (1178)     mov   A,' '                        ; Load space character
0652: 80 13    JMP   0x0666             (1179)     jmp   .VBG_WRITE_CHAR
                                        (1180) .VBG_NZ_SEG:
0654: 3D FA 09 CMP   [X-6],0x9          (1181)     cmp   [X+VBG_SEG_HEIGHT],09h       ; Check for full segment
0657: D0 09    JNC   0x0661             (1182)     jnc   .VBG_FULL_SEG
                                        (1183)                                        ; Partial segment between 1 and 8
0659: 52 FA    MOV   A,[X-6]            (1184)     mov   A,[X+VBG_SEG_HEIGHT]
065B: 78       DEC   A                  (1185)     dec   A
065C: 56 FA 00 MOV   [X-6],0x0          (1186)     mov   [X+VBG_SEG_HEIGHT],00h       ; Zero segment height
065F: 80 06    JMP   0x0666             (1187)     jmp   .VBG_WRITE_CHAR
                                        (1188) 
                                        (1189) .VBG_FULL_SEG:                          ; Bargaph
0661: 17 FA 08 SUB   [X-6],0x8          (1190)     sub   [X+VBG_SEG_HEIGHT],08h       ; Subtract full segment
0664: 50 07    MOV   A,0x7              (1191)     mov   A,07h                        ; Load full segment
                                        (1192) 
                                        (1193) .VBG_WRITE_CHAR:                        ; Write character to display
0666: 9E 02    CALL  LCD_1_WriteData|_LCD_1_Write_Data|LCD_1_Write_Data|_LCD_1_WriteData(1194)     call  LCD_1_WriteData              ; Write value
0668: 18       POP   A                  (1195)     pop   A
0669: 78       DEC   A                  (1196)     dec   A
066A: 7B FB    DEC   [X-5]              (1197)     dec   [X+VBG_CHAR_HEIGHT]
066C: BF D7    JNZ   0x0644             (1198)     jnz   .VBG_LOOP
                                        (1199)     RAM_EPILOGUE RAM_USE_CLASS_2
066E: 7F       RET                      (1200)     ret
                                        (1201) .ENDSECTION
                                        (1202) 
                                        (1203) .SECTION
                                        (1204) ;-----------------------------------------------------------------------------
                                        (1205) ;  FUNCTION NAME: LCD_1_InitVBG
                                        (1206) ;
                                        (1207) ;  DESCRIPTION:
                                        (1208) ;     Initialize the vertical bargraph characters.
                                        (1209) ;
                                        (1210) ;-----------------------------------------------------------------------------
                                        (1211) ;
                                        (1212) ;  ARGUMENTS:  none
                                        (1213) ;
                                        (1214) ;  RETURNS:  none
                                        (1215) ;
                                        (1216) ;  SIDE EFFECTS:
                                        (1217) ;    REGISTERS ARE VOLATILE: THE A AND X REGISTERS MAY BE MODIFIED!
                                        (1218) ;    Only one type of bargraph (horizontal or vertical) may be used
                                        (1219) ;    at a time since they each require their own set of characters.
                                        (1220) ;
                                        (1221) ;  SIDE EFFECTS:
                                        (1222) ;    The A and X registers may be modified by this or future implementations
                                        (1223) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1224) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1225) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1226) ;    functions.
                                        (1227) ;          
                                        (1228) ;    Currently only the page pointer registers listed below are modified: 
                                        (1229) ;          CUR_PP
                                        (1230) ;
                                        (1231) ; Stack offset constants
                                        (1232) VBGDATA_CTR:      equ    00h           ; Char data count stack offset
                                        (1233) VBG_BYTES:        equ    01h           ; Byte counter stack offset
                                        (1234) 
                                        (1235)  LCD_1_InitVBG:
                                        (1236) _LCD_1_InitVBG:
                                        (1237)     RAM_PROLOGUE RAM_USE_CLASS_2
066F: 4F       MOV   X,SP               (1238)     mov   X,SP                         ; Get location of stack
0670: 08       PUSH  A                  (1239)     push  A                            ; Create 2 locations
0671: 08       PUSH  A                  (1240)     push  A
                                        (1241) 
0672: 50 40    MOV   A,0x40             (1242)     mov   A,LCD_1_CG_RAM_OFFSET              ; Setup pointer
0674: 9E 08    CALL  _LCD_1_Control     (1243)     call  LCD_1_Control                ; Position the CG pointer
0676: 56 00 01 MOV   [X+0],0x1          (1244)     mov   [X+VBGDATA_CTR],01h          ; Reset data counter
                                        (1245) 
                                        (1246)  .VBG_Loop1:                            ; loop once for each 8 characters
0679: 56 01 08 MOV   [X+1],0x8          (1247)     mov   [X+VBG_BYTES],08h            ; Load cycle pointer
                                        (1248)  .VBG_Loop2:                            ; Loop once for each line in character (8 times)
067C: 52 00    MOV   A,[X+0]            (1249)     mov   A,[X+VBGDATA_CTR]
067E: 3B 01    CMP   A,[X+1]            (1250)     cmp   A,[X+VBG_BYTES]
0680: D0 05    JNC   0x0686             (1251)     jnc   .VBG_SOLID
0682: 50 00    MOV   A,0x0              (1252)     mov   A,00h                        ; Empty line
0684: 80 03    JMP   0x0688             (1253)     jmp   .VBG_Load                     ; Jump to load the bargraph
                                        (1254) .VBG_SOLID:
0686: 50 FF    MOV   A,0xFF             (1255)     mov   A,FFh                        ; Load solid line
                                        (1256) .VBG_Load:
0688: 9D E0    CALL  LCD_1_WriteData|_LCD_1_Write_Data|LCD_1_Write_Data|_LCD_1_WriteData(1257)     call  LCD_1_WriteData              ; character data
068A: 7B 01    DEC   [X+1]              (1258)     dec   [X+VBG_BYTES]                ; Dec byte counter
068C: BF EF    JNZ   0x067C             (1259)     jnz   .VBG_Loop2                    ; End Loop 2
068E: 77 00    INC   [X+0]              (1260)     inc   [X+VBGDATA_CTR]
0690: 3D 00 09 CMP   [X+0],0x9          (1261)     cmp   [X+VBGDATA_CTR],09h
0693: BF E5    JNZ   0x0679             (1262)     jnz   .VBG_Loop1                    ; End Loop1
                                        (1263) 
0695: 18       POP   A                  (1264)     pop  A
0696: 18       POP   A                  (1265)     pop  A
0697: 50 0C    MOV   A,0xC              (1266)     mov  A,LCD_1_DISP_ON                    ; Turn on display, don't really
0699: 9D E3    CALL  _LCD_1_Control     (1267)     call LCD_1_Control                 ; need this.
                                        (1268)     RAM_EPILOGUE RAM_USE_CLASS_2
069B: 7F       RET                      (1269)     ret
                                        (1270) .ENDSECTION
                                        (1271) 
                                        (1272) ;-----------------------------------------------------------------------------
                                        (1273) ;  FUNCTION NAME: LCD_1_InitBG
                                        (1274) ;
                                        (1275) ;  DESCRIPTION:
                                        (1276) ;     Initialize horizontal bargraph characters
                                        (1277) ;
                                        (1278) ;-----------------------------------------------------------------------------
                                        (1279) ;
                                        (1280) ;  ARGUMENTS:
                                        (1281) ;     A = type  0 = full                   |||||||||........
                                        (1282) ;               1 = single vertical line   ..........|......
                                        (1283) ;
                                        (1284) ;  RETURNS:
                                        (1285) ;
                                        (1286) ;  SIDE EFFECTS:
                                        (1287) ;    The A and X registers may be modified by this or future implementations
                                        (1288) ;    of this function.  The same is true for all RAM page pointer registers in
                                        (1289) ;    the Large Memory Model.  When necessary, it is the calling function's
                                        (1290) ;    responsibility to preserve their values across calls to fastcall16 
                                        (1291) ;    functions.
                                        (1292) ;          
                                        (1293) ;    Currently only the page pointer registers listed below are modified: 
                                        (1294) ;          CUR_PP
                                        (1295) ;
                                        (1296) ;    Only one type of bargraph (horizontal or vertical) may be used
                                        (1297) ;    at a time since they each require their own set of characters.
                                        (1298) ;
                                        (1299) ;  THEORY of OPERATION or PROCEDURE:
                                        (1300) ;    This function writes to the LCD character RAM to generate 8 custom
                                        (1301) ;    characters used to generated one of two horizontal bargraphs.
                                        (1302) ;
                                        (1303) .LITERAL
                                        (1304)  LCD_1_BG_TYPE1:: ; ....., |...., ||..., |||.., ||||., |||||, |||||
                                        (1305)      DB    00h, 10h, 18h, 1Ch, 1Eh, 1Fh, 1Fh
                                        (1306)  LCD_1_BG_TYPE2:: ; ....., |...., .|..., ..|.., ...|., ....|, .....
                                        (1307)     DB  00h, 10h, 08h, 04h, 02h, 01h, 00h
                                        (1308) .ENDLITERAL
                                        (1309) 
                                        (1310) .SECTION
                                        (1311) ; Stack offset constants
                                        (1312) BGDATA_PTR:   equ    00h               ; Stack offsets
                                        (1313) BGCHARS:      equ    01h
                                        (1314) BGTYPE:       equ    02h
                                        (1315) 
                                        (1316)  LCD_1_InitBG:
                                        (1317) _LCD_1_InitBG:
                                        (1318)     RAM_PROLOGUE RAM_USE_CLASS_2
06AA: 4F       MOV   X,SP               (1319)     mov   X,SP                         ; Get location of stack
06AB: 38 03    ADD   SP,0x3             (1320)     add   SP,3
06AD: 54 02    MOV   [X+2],A            (1321)     mov   [X+BGTYPE],A                 ; Store the bargraph type
                                        (1322) 
06AF: 50 40    MOV   A,0x40             (1323)     mov   A,LCD_1_CG_RAM_OFFSET              ; Setup pointer
06B1: 9D CB    CALL  _LCD_1_Control     (1324)     call  LCD_1_Control                ; Position the CG pointer
06B3: 56 00 00 MOV   [X+0],0x0          (1325)     mov   [X+BGDATA_PTR],00h           ; Reset pointer to BG data
                                        (1326) 
                                        (1327)  .BG_Loop1:
06B6: 56 01 08 MOV   [X+1],0x8          (1328)     mov   [X+BGCHARS],08h              ; Load cycle pointer
                                        (1329)  .BG_Loop2:
06B9: 52 00    MOV   A,[X+0]            (1330)     mov   A,[X+BGDATA_PTR]
06BB: 3D 02 00 CMP   [X+2],0x0          (1331)     cmp   [X+BGTYPE],00h               ; Check which bargraph
06BE: B0 05    JNZ   0x06C4             (1332)     jnz   .BG_OTHER
06C0: FF DA    INDEX LCD_1_BG_TYPE1     (1333)     index LCD_1_BG_TYPE1
06C2: 80 03    JMP   0x06C6             (1334)     jmp   .BG_Load
                                        (1335)  .BG_OTHER:
06C4: FF DD    INDEX LCD_1_BG_TYPE2     (1336)     index LCD_1_BG_TYPE2
                                        (1337)  .BG_Load:
06C6: 9D A2    CALL  LCD_1_WriteData|_LCD_1_Write_Data|LCD_1_Write_Data|_LCD_1_WriteData(1338)     call  LCD_1_WriteData
06C8: 7B 01    DEC   [X+1]              (1339)     dec   [X+BGCHARS]                  ; Character builder counter
06CA: BF EE    JNZ   0x06B9             (1340)     jnz   .BG_Loop2
06CC: 77 00    INC   [X+0]              (1341)     inc   [X+BGDATA_PTR]               ; Advance to next character
06CE: 3D 00 07 CMP   [X+0],0x7          (1342)     cmp   [X+BGDATA_PTR],07h
06D1: BF E4    JNZ   0x06B6             (1343)     jnz   .BG_Loop1
                                        (1344) 
06D3: 38 FD    ADD   SP,0xFD            (1345)     add   SP,-3
06D5: 50 0C    MOV   A,0xC              (1346)     mov   A,LCD_1_DISP_ON
06D7: 9D A5    CALL  _LCD_1_Control     (1347)     call  LCD_1_Control
                                        (1348)     RAM_EPILOGUE RAM_USE_CLASS_2
06D9: 7F       RET                      (1349)     ret
                                        (1350) .ENDSECTION
                                        (1351) 
                                        (1352) ENDIF
                                        (1353) 
                                        (1354) ; End of File LCD_1.asm
FILE: C:\Dropbox\DOCUME~1\School\SENIOR~3\ESE366~1\lab_git\Lab7\Lab7D\Lab7D\main.c
(0001) //----------------------------------------------------------------------------
(0002) // C main line
(0003) //----------------------------------------------------------------------------
(0004) 
(0005) #include <m8c.h>        // part specific constants and macros
(0006) #include "PSoCAPI.h"    // PSoC API definitions for all User Modules
(0007) #include <string.h>
(0008) 
(0009) void itoa(unsigned short input, char *str, int base);
(0010) void LCD_line_print(char *str, unsigned char line);
(0011) 
(0012) // const keyword will let the string stored in Flash.
(0013) // So it does not take SRAM.
(0014) const unsigned char SineTable[256] = {
(0015)     128, 129, 130, 130, 131, 132, 133, 133, 134, 135, 136, 136, 137, 138, 138, 139,
(0016)     140, 141, 141, 142, 143, 143, 144, 145, 145, 146, 146, 147, 148, 148, 149, 149,
(0017)     150, 150, 151, 151, 152, 152, 153, 153, 154, 154, 155, 155, 155, 156, 156, 156,
(0018)     157, 157, 157, 157, 158, 158, 158, 158, 158, 159, 159, 159, 159, 159, 159, 159,
(0019)     159, 159, 159, 159, 159, 159, 159, 159, 158, 158, 158, 158, 158, 157, 157, 157,
(0020)     157, 156, 156, 156, 155, 155, 155, 154, 154, 153, 153, 152, 152, 151, 151, 150,
(0021)     150, 149, 149, 148, 148, 147, 146, 146, 145, 145, 144, 143, 143, 142, 141, 141,
(0022)     140, 139, 138, 138, 137, 136, 136, 135, 134, 133, 133, 132, 131, 130, 130, 129,
(0023)     128, 161, 162, 162, 163, 164, 165, 165, 166, 167, 168, 168, 169, 170, 170, 171,
(0024)     172, 173, 173, 174, 175, 175, 176, 177, 177, 178, 178, 179, 180, 180, 181, 181,
(0025)     182, 182, 183, 183, 184, 184, 185, 185, 186, 186, 187, 187, 187, 188, 188, 188,
(0026)     189, 189, 189, 189, 190, 190, 190, 190, 190, 191, 191, 191, 191, 191, 191, 191,
(0027)     191, 191, 191, 191, 191, 191, 191, 191, 190, 190, 190, 190, 190, 189, 189, 189,
(0028)     189, 188, 188, 188, 187, 187, 187, 186, 186, 185, 185, 184, 184, 183, 183, 182,
(0029)     182, 181, 181, 180, 180, 179, 178, 178, 177, 177, 176, 175, 175, 174, 173, 173,
(0030)     172, 171, 170, 170, 169, 168, 168, 167, 166, 165, 165, 164, 163, 162, 162, 161
(0031) };
(0032) 
(0033) // sineTable index variable 
(0034) unsigned char Phase = 0; 
(0035) // sineTable step size  this is the variable you change  
(0036) // to get different output frequencies 
(0037) unsigned char PhaseRate = 1; 
(0038) // gain variable  this you change to experiment with different gains 
(0039) // note that the gain is set to some predefined values 
(0040) unsigned char Gain = 0x30; // should make gain = -1 
(0041) 
(0042) // main 
(0043) void main (void){
__UserModules_end|_main|__text_start|_main:
  line_2               --> X+19
  line_1               --> X+2
  ptr                  --> X+0
    06DA: 10       PUSH  X
    06DB: 4F       MOV   X,SP
    06DC: 38 24    ADD   SP,0x24
(0044) 	char line_1[17];
(0045) 	char line_2[17];
(0046) 	char *ptr;
(0047) 
(0048) 	// Start LCD
(0049) 	LCD_1_Start();
    06DE: 10       PUSH  X
    06DF: 7C 05 25 LCALL LCD_1_Start|LCD_1_Init|_LCD_1_Init|_LCD_1_Start
    06E2: 20       POP   X
(0050) 	cstrcpy(line_1, "Lab7D Test");
    06E3: 50 02    MOV   A,0x2
    06E5: 08       PUSH  A
    06E6: 50 64    MOV   A,0x64
    06E8: 08       PUSH  A
    06E9: 5A 08    MOV   [__r1],X
    06EB: 06 08 02 ADD   [__r1],0x2
    06EE: 51 09    MOV   A,[__r0]
    06F0: 08       PUSH  A
    06F1: 51 08    MOV   A,[__r1]
    06F3: 08       PUSH  A
    06F4: 7C 0A A9 LCALL _cstrcpy
(0051) 	LCD_line_print(line_1, 0);
    06F7: 50 00    MOV   A,0x0
    06F9: 08       PUSH  A
    06FA: 5A 08    MOV   [__r1],X
    06FC: 06 08 02 ADD   [__r1],0x2
    06FF: 51 09    MOV   A,[__r0]
    0701: 08       PUSH  A
    0702: 51 08    MOV   A,[__r1]
    0704: 08       PUSH  A
    0705: 92 80    CALL  _LCD_line_print
    0707: 38 F9    ADD   SP,0xF9
(0052) 	
(0053)     // add code to start the analog modules SCDAC and SCGain
(0054)     // if required (look at module datasheet)
(0055) 	SCDAC_Start(SCDAC_HIGHPOWER);
    0709: 10       PUSH  X
    070A: 50 03    MOV   A,0x3
    070C: 7C 04 10 LCALL SCDAC_Start|SCDAC_SetPower|_SCDAC_Start|_SCDAC_SetPower
(0056) 	SCGain_Start(SCGain_HIGHPOWER);
    070F: 50 03    MOV   A,0x3
    0711: 7C 03 FC LCALL _SCGain_SetPower|_SCGain_Start|SCGain_Start|SCGain_SetPower
(0057) 	
(0058) 	
(0059) 	SCDAC_Stop();
    0714: 7C 04 20 LCALL _SCDAC_Stop
(0060) 	SCGain_Stop();
    0717: 7C 04 0C LCALL _SCGain_Stop
    071A: 20       POP   X
(0061) 	
(0062)     // add code to enable VC3 interrupt and global interrupts
(0063) 	M8C_EnableIntMask(INT_MSK0, INT_MSK0_VC3);
    071B: 43 E0 80 OR    REG[0xE0],0x80
(0064) 	M8C_EnableGInt; //enable global interrupt
    071E: 71 01    OR    F,0x1
(0065) 
(0066)     // write gain value
(0067)     SCGain_cr0 = Gain; 
    0720: 51 02    MOV   A,[Gain]
    0722: 60 90    MOV   REG[0x90],A
    0724: 81 1C    JMP   0x0841
(0068) 	
(0069)     while (1) { 		
(0070) 		// put Phase value
(0071) 		ptr = line_1;
    0726: 5A 09    MOV   [__r0],X
    0728: 06 09 02 ADD   [__r0],0x2
    072B: 51 09    MOV   A,[__r0]
    072D: 54 01    MOV   [X+1],A
(0072) 		cstrcpy(ptr, "Phase:");
    072F: 50 02    MOV   A,0x2
    0731: 08       PUSH  A
    0732: 50 5D    MOV   A,0x5D
    0734: 08       PUSH  A
    0735: 52 00    MOV   A,[X+0]
    0737: 08       PUSH  A
    0738: 52 01    MOV   A,[X+1]
    073A: 08       PUSH  A
    073B: 7C 0A A9 LCALL _cstrcpy
    073E: 38 FC    ADD   SP,0xFC
(0073) 		ptr += strlen(ptr);
    0740: 52 00    MOV   A,[X+0]
    0742: 08       PUSH  A
    0743: 52 01    MOV   A,[X+1]
    0745: 08       PUSH  A
    0746: 7C 0A D6 LCALL _strlen
    0749: 51 08    MOV   A,[__r1]
    074B: 03 01    ADD   A,[X+1]
    074D: 54 01    MOV   [X+1],A
    074F: 51 09    MOV   A,[__r0]
    0751: 0B 00    ADC   A,[X+0]
    0753: 54 00    MOV   [X+0],A
(0074) 		itoa(Phase, ptr, 10);
    0755: 50 00    MOV   A,0x0
    0757: 08       PUSH  A
    0758: 50 0A    MOV   A,0xA
    075A: 08       PUSH  A
    075B: 52 00    MOV   A,[X+0]
    075D: 08       PUSH  A
    075E: 52 01    MOV   A,[X+1]
    0760: 08       PUSH  A
    0761: 5F 08 00 MOV   [__r1],[Phase|buffer]
    0764: 50 00    MOV   A,0x0
    0766: 08       PUSH  A
    0767: 51 08    MOV   A,[__r1]
    0769: 08       PUSH  A
    076A: 91 0D    CALL  _itoa
    076C: 38 F8    ADD   SP,0xF8
(0075) 		LCD_line_print(line_1, 0);
    076E: 50 00    MOV   A,0x0
    0770: 08       PUSH  A
    0771: 5A 08    MOV   [__r1],X
    0773: 06 08 02 ADD   [__r1],0x2
    0776: 51 09    MOV   A,[__r0]
    0778: 08       PUSH  A
    0779: 51 08    MOV   A,[__r1]
    077B: 08       PUSH  A
    077C: 92 09    CALL  _LCD_line_print
(0076) 		//put gain and rate
(0077) 		ptr = line_2;
    077E: 5A 09    MOV   [__r0],X
    0780: 06 09 13 ADD   [__r0],0x13
    0783: 51 09    MOV   A,[__r0]
    0785: 54 01    MOV   [X+1],A
(0078) 		cstrcpy(ptr, "Gain:");
    0787: 50 02    MOV   A,0x2
    0789: 08       PUSH  A
    078A: 50 57    MOV   A,0x57
    078C: 08       PUSH  A
    078D: 52 00    MOV   A,[X+0]
    078F: 08       PUSH  A
    0790: 52 01    MOV   A,[X+1]
    0792: 08       PUSH  A
    0793: 7C 0A A9 LCALL _cstrcpy
    0796: 38 F9    ADD   SP,0xF9
(0079) 		ptr += strlen(ptr);
    0798: 52 00    MOV   A,[X+0]
    079A: 08       PUSH  A
    079B: 52 01    MOV   A,[X+1]
    079D: 08       PUSH  A
    079E: 7C 0A D6 LCALL _strlen
    07A1: 51 08    MOV   A,[__r1]
    07A3: 03 01    ADD   A,[X+1]
    07A5: 54 01    MOV   [X+1],A
    07A7: 51 09    MOV   A,[__r0]
    07A9: 0B 00    ADC   A,[X+0]
    07AB: 54 00    MOV   [X+0],A
(0080) 		itoa(Gain, ptr, 10);
    07AD: 50 00    MOV   A,0x0
    07AF: 08       PUSH  A
    07B0: 50 0A    MOV   A,0xA
    07B2: 08       PUSH  A
    07B3: 52 00    MOV   A,[X+0]
    07B5: 08       PUSH  A
    07B6: 52 01    MOV   A,[X+1]
    07B8: 08       PUSH  A
    07B9: 5F 08 02 MOV   [__r1],[Gain]
    07BC: 50 00    MOV   A,0x0
    07BE: 08       PUSH  A
    07BF: 51 08    MOV   A,[__r1]
    07C1: 08       PUSH  A
    07C2: 90 B5    CALL  _itoa
    07C4: 38 F8    ADD   SP,0xF8
(0081) 		ptr += strlen(ptr);
    07C6: 52 00    MOV   A,[X+0]
    07C8: 08       PUSH  A
    07C9: 52 01    MOV   A,[X+1]
    07CB: 08       PUSH  A
    07CC: 7C 0A D6 LCALL _strlen
    07CF: 51 08    MOV   A,[__r1]
    07D1: 03 01    ADD   A,[X+1]
    07D3: 54 01    MOV   [X+1],A
    07D5: 51 09    MOV   A,[__r0]
    07D7: 0B 00    ADC   A,[X+0]
    07D9: 54 00    MOV   [X+0],A
(0082) 		
(0083) 		cstrcpy(ptr, " Rate:");
    07DB: 50 02    MOV   A,0x2
    07DD: 08       PUSH  A
    07DE: 50 50    MOV   A,0x50
    07E0: 08       PUSH  A
    07E1: 52 00    MOV   A,[X+0]
    07E3: 08       PUSH  A
    07E4: 52 01    MOV   A,[X+1]
    07E6: 08       PUSH  A
    07E7: 7C 0A A9 LCALL _cstrcpy
    07EA: 38 FA    ADD   SP,0xFA
(0084) 		ptr += strlen(ptr);
    07EC: 52 00    MOV   A,[X+0]
    07EE: 08       PUSH  A
    07EF: 52 01    MOV   A,[X+1]
    07F1: 08       PUSH  A
    07F2: 7C 0A D6 LCALL _strlen
    07F5: 51 08    MOV   A,[__r1]
    07F7: 03 01    ADD   A,[X+1]
    07F9: 54 01    MOV   [X+1],A
    07FB: 51 09    MOV   A,[__r0]
    07FD: 0B 00    ADC   A,[X+0]
    07FF: 54 00    MOV   [X+0],A
(0085) 		itoa(PhaseRate, ptr, 10);
    0801: 50 00    MOV   A,0x0
    0803: 08       PUSH  A
    0804: 50 0A    MOV   A,0xA
    0806: 08       PUSH  A
    0807: 52 00    MOV   A,[X+0]
    0809: 08       PUSH  A
    080A: 52 01    MOV   A,[X+1]
    080C: 08       PUSH  A
    080D: 5F 08 01 MOV   [__r1],[PhaseRate]
    0810: 50 00    MOV   A,0x0
    0812: 08       PUSH  A
    0813: 51 08    MOV   A,[__r1]
    0815: 08       PUSH  A
    0816: 90 61    CALL  _itoa
    0818: 38 F8    ADD   SP,0xF8
(0086) 		ptr += strlen(ptr);
    081A: 52 00    MOV   A,[X+0]
    081C: 08       PUSH  A
    081D: 52 01    MOV   A,[X+1]
    081F: 08       PUSH  A
    0820: 7C 0A D6 LCALL _strlen
    0823: 51 08    MOV   A,[__r1]
    0825: 03 01    ADD   A,[X+1]
    0827: 54 01    MOV   [X+1],A
    0829: 51 09    MOV   A,[__r0]
    082B: 0B 00    ADC   A,[X+0]
    082D: 54 00    MOV   [X+0],A
(0087) 		LCD_line_print(line_2, 1);
    082F: 50 01    MOV   A,0x1
    0831: 08       PUSH  A
    0832: 5A 08    MOV   [__r1],X
    0834: 06 08 13 ADD   [__r1],0x13
    0837: 51 09    MOV   A,[__r0]
    0839: 08       PUSH  A
    083A: 51 08    MOV   A,[__r1]
    083C: 08       PUSH  A
    083D: 91 48    CALL  _LCD_line_print
    083F: 38 FB    ADD   SP,0xFB
(0088)     }
    0841: 8E E4    JMP   0x0726
    0843: 38 DC    ADD   SP,0xDC
    0845: 20       POP   X
    0846: 8F FF    JMP   0x0846
(0089) } // end main 
(0090) 
(0091) #pragma interrupt_handler VC3_Interrupt // use SleepTimerISR as ISR
(0092) void VC3_Interrupt(void) { 
_VC3_Interrupt:
    0848: 08       PUSH  A
    0849: 51 09    MOV   A,[__r0]
    084B: 08       PUSH  A
    084C: 51 08    MOV   A,[__r1]
    084E: 08       PUSH  A
(0093)     // change SCDAC_cr0 to next value in table 
(0094)     M8C_Stall; // required to avoid glitch 
    084F: 43 65 01 OR    REG[0x65],0x1
(0095)     SCDAC_cr0 = SineTable[Phase]; 
    0852: 5F 08 00 MOV   [__r1],[Phase|buffer]
    0855: 55 09 00 MOV   [__r0],0x0
    0858: 06 08 50 ADD   [__r1],0x50
    085B: 0E 09 01 ADC   [__r0],0x1
    085E: 51 09    MOV   A,[__r0]
    0860: 10       PUSH  X
    0861: 58 08    MOV   X,[__r1]
    0863: 28       ROMX  
    0864: 20       POP   X
    0865: 60 80    MOV   REG[0x80],A
(0096)     M8C_Unstall; 
    0867: 41 65 FE AND   REG[0x65],0xFE
(0097) 	
(0098)     // adjust SineTable index based on step used 
(0099)     Phase = (Phase + PhaseRate); // use modulo 256 since the table index 
    086A: 51 01    MOV   A,[PhaseRate]
    086C: 04 00    ADD   [Phase|buffer],A
(0100)     // should go only from 0 to 25, but phase is defined as int 
(0101)     
(0102)     M8C_ClearIntFlag(INT_CLR0, INT_MSK0_VC3);	// needed to avoid nested 
    086E: 62 DA 7F MOV   REG[0xDA],0x7F
    0871: 18       POP   A
    0872: 53 08    MOV   [__r1],A
    0874: 18       POP   A
    0875: 53 09    MOV   [__r0],A
    0877: 18       POP   A
    0878: 7E       RETI  
(0103) 	// interrupts since stall/unstall are used and this can take  
(0104)     // quite some time. 
(0105) }// end VC3 interrupt 
(0106) 
(0107) 
(0108) void itoa(unsigned short input, char *str, int base)
(0109) {
_itoa:
  digit                --> X+4
  n                    --> X+2
  d                    --> X+0
  base                 --> X-9
  str                  --> X-7
  input                --> X-5
    0879: 10       PUSH  X
    087A: 4F       MOV   X,SP
    087B: 38 08    ADD   SP,0x8
(0110) 	int n = 0;
    087D: 56 03 00 MOV   [X+3],0x0
    0880: 56 02 00 MOV   [X+2],0x0
(0111) 	unsigned int d = 1;
    0883: 56 01 01 MOV   [X+1],0x1
    0886: 56 00 00 MOV   [X+0],0x0
    0889: 80 1A    JMP   0x08A4
(0112) 	
(0113) 	while ((input / d) >= base)
(0114) 	{
(0115) 		d *= base;
    088B: 52 F7    MOV   A,[X-9]
    088D: 08       PUSH  A
    088E: 52 F8    MOV   A,[X-8]
    0890: 08       PUSH  A
    0891: 52 00    MOV   A,[X+0]
    0893: 08       PUSH  A
    0894: 52 01    MOV   A,[X+1]
    0896: 08       PUSH  A
    0897: 7C 0A 11 LCALL 0x0A11
    089A: 38 FC    ADD   SP,0xFC
    089C: 51 05    MOV   A,[__rX]
    089E: 54 01    MOV   [X+1],A
    08A0: 51 04    MOV   A,[__rY]
    08A2: 54 00    MOV   [X+0],A
(0116) 	}
    08A4: 52 00    MOV   A,[X+0]
    08A6: 08       PUSH  A
    08A7: 52 01    MOV   A,[X+1]
    08A9: 08       PUSH  A
    08AA: 52 FB    MOV   A,[X-5]
    08AC: 08       PUSH  A
    08AD: 52 FC    MOV   A,[X-4]
    08AF: 08       PUSH  A
    08B0: 7C 09 DA LCALL 0x09DA
    08B3: 18       POP   A
    08B4: 53 08    MOV   [__r1],A
    08B6: 18       POP   A
    08B7: 53 09    MOV   [__r0],A
    08B9: 38 FE    ADD   SP,0xFE
    08BB: 51 08    MOV   A,[__r1]
    08BD: 13 F8    SUB   A,[X-8]
    08BF: 51 09    MOV   A,[__r0]
    08C1: 1B F7    SBB   A,[X-9]
    08C3: DF C7    JNC   0x088B
    08C5: 80 AB    JMP   0x0971
(0117) 	while (d != 0)
(0118) 	{
(0119) 		int digit = input / d;
    08C7: 52 00    MOV   A,[X+0]
    08C9: 08       PUSH  A
    08CA: 52 01    MOV   A,[X+1]
    08CC: 08       PUSH  A
    08CD: 52 FB    MOV   A,[X-5]
    08CF: 08       PUSH  A
    08D0: 52 FC    MOV   A,[X-4]
    08D2: 08       PUSH  A
    08D3: 7C 09 DA LCALL 0x09DA
    08D6: 18       POP   A
    08D7: 53 08    MOV   [__r1],A
    08D9: 18       POP   A
    08DA: 53 09    MOV   [__r0],A
    08DC: 38 FE    ADD   SP,0xFE
    08DE: 51 08    MOV   A,[__r1]
    08E0: 54 05    MOV   [X+5],A
    08E2: 51 09    MOV   A,[__r0]
    08E4: 54 04    MOV   [X+4],A
(0120) 		input %= d;
    08E6: 52 00    MOV   A,[X+0]
    08E8: 08       PUSH  A
    08E9: 52 01    MOV   A,[X+1]
    08EB: 08       PUSH  A
    08EC: 52 FB    MOV   A,[X-5]
    08EE: 08       PUSH  A
    08EF: 52 FC    MOV   A,[X-4]
    08F1: 08       PUSH  A
    08F2: 7C 09 DA LCALL 0x09DA
    08F5: 38 FE    ADD   SP,0xFE
    08F7: 18       POP   A
    08F8: 54 FC    MOV   [X-4],A
    08FA: 18       POP   A
    08FB: 54 FB    MOV   [X-5],A
(0121) 		d /= base;
    08FD: 52 F7    MOV   A,[X-9]
    08FF: 08       PUSH  A
    0900: 52 F8    MOV   A,[X-8]
    0902: 08       PUSH  A
    0903: 52 00    MOV   A,[X+0]
    0905: 08       PUSH  A
    0906: 52 01    MOV   A,[X+1]
    0908: 08       PUSH  A
    0909: 7C 09 DA LCALL 0x09DA
    090C: 18       POP   A
    090D: 54 01    MOV   [X+1],A
    090F: 18       POP   A
    0910: 54 00    MOV   [X+0],A
    0912: 38 FE    ADD   SP,0xFE
(0122) 		if (n || digit > 0 || d == 0)
    0914: 3D 02 00 CMP   [X+2],0x0
    0917: B0 20    JNZ   0x0938
    0919: 3D 03 00 CMP   [X+3],0x0
    091C: B0 1B    JNZ   0x0938
    091E: 50 00    MOV   A,0x0
    0920: 13 05    SUB   A,[X+5]
    0922: 52 04    MOV   A,[X+4]
    0924: 31 80    XOR   A,0x80
    0926: 53 05    MOV   [__rX],A
    0928: 50 80    MOV   A,0x80
    092A: 1A 05    SBB   A,[__rX]
    092C: C0 0B    JC    0x0938
    092E: 3D 00 00 CMP   [X+0],0x0
    0931: B0 3F    JNZ   0x0971
    0933: 3D 01 00 CMP   [X+1],0x0
    0936: B0 3A    JNZ   0x0971
(0123) 		{
(0124) 			*str++ = digit + ((digit < 10)? '0': 'a' - 10);
    0938: 52 FA    MOV   A,[X-6]
    093A: 53 08    MOV   [__r1],A
    093C: 52 F9    MOV   A,[X-7]
    093E: 53 09    MOV   [__r0],A
    0940: 51 08    MOV   A,[__r1]
    0942: 01 01    ADD   A,0x1
    0944: 54 FA    MOV   [X-6],A
    0946: 51 09    MOV   A,[__r0]
    0948: 09 00    ADC   A,0x0
    094A: 54 F9    MOV   [X-7],A
    094C: 52 05    MOV   A,[X+5]
    094E: 11 0A    SUB   A,0xA
    0950: 52 04    MOV   A,[X+4]
    0952: 31 80    XOR   A,0x80
    0954: 19 80    SBB   A,0x80
    0956: D0 09    JNC   0x0960
    0958: 56 07 30 MOV   [X+7],0x30
    095B: 56 06 00 MOV   [X+6],0x0
    095E: 80 07    JMP   0x0966
    0960: 56 07 57 MOV   [X+7],0x57
    0963: 56 06 00 MOV   [X+6],0x0
    0966: 52 05    MOV   A,[X+5]
    0968: 03 07    ADD   A,[X+7]
    096A: 3F 08    MVI   [__r1],A
(0125) 			n++;
    096C: 77 03    INC   [X+3]
    096E: 0F 02 00 ADC   [X+2],0x0
(0126) 		}
(0127) 	}
    0971: 3D 00 00 CMP   [X+0],0x0
    0974: BF 52    JNZ   0x08C7
    0976: 3D 01 00 CMP   [X+1],0x0
    0979: BF 4D    JNZ   0x08C7
(0128) 	*str = '\0';
    097B: 52 FA    MOV   A,[X-6]
    097D: 53 08    MOV   [__r1],A
    097F: 50 00    MOV   A,0x0
    0981: 3F 08    MVI   [__r1],A
    0983: 38 F8    ADD   SP,0xF8
    0985: 20       POP   X
    0986: 7F       RET   
(0129) }
(0130) 
(0131) void LCD_line_print(char *str, unsigned char line)
(0132) {
_LCD_line_print:
  line                 --> X-6
  str                  --> X-5
    0987: 10       PUSH  X
    0988: 4F       MOV   X,SP
(0133) 	static char buffer[17];
(0134) 	memset(buffer, ' ', 16);
    0989: 50 00    MOV   A,0x0
    098B: 08       PUSH  A
    098C: 50 10    MOV   A,0x10
    098E: 08       PUSH  A
    098F: 50 00    MOV   A,0x0
    0991: 08       PUSH  A
    0992: 50 20    MOV   A,0x20
    0994: 08       PUSH  A
    0995: 50 00    MOV   A,0x0
    0997: 08       PUSH  A
    0998: 50 0D    MOV   A,0xD
    099A: 08       PUSH  A
    099B: 7C 0A 7B LCALL _memset
    099E: 38 FA    ADD   SP,0xFA
(0135) 	memcpy(buffer, str, strlen(str));
    09A0: 52 FB    MOV   A,[X-5]
    09A2: 08       PUSH  A
    09A3: 52 FC    MOV   A,[X-4]
    09A5: 08       PUSH  A
    09A6: 7C 0A D6 LCALL _strlen
    09A9: 51 09    MOV   A,[__r0]
    09AB: 08       PUSH  A
    09AC: 51 08    MOV   A,[__r1]
    09AE: 08       PUSH  A
    09AF: 52 FB    MOV   A,[X-5]
    09B1: 08       PUSH  A
    09B2: 52 FC    MOV   A,[X-4]
    09B4: 08       PUSH  A
    09B5: 50 00    MOV   A,0x0
    09B7: 08       PUSH  A
    09B8: 50 0D    MOV   A,0xD
    09BA: 08       PUSH  A
    09BB: 7C 0A 51 LCALL _memcpy
    09BE: 38 F8    ADD   SP,0xF8
(0136) 	buffer[17] = '\0';
    09C0: 55 1E 00 MOV   [_ramareas_end],0x0
(0137) 	LCD_1_Position(line, 0);
    09C3: 10       PUSH  X
    09C4: 50 00    MOV   A,0x0
    09C6: 08       PUSH  A
    09C7: 52 FA    MOV   A,[X-6]
    09C9: 20       POP   X
    09CA: 7C 05 95 LCALL _LCD_1_Position
(0138) 	LCD_1_PrString(buffer);
    09CD: 50 00    MOV   A,0x0
    09CF: 08       PUSH  A
    09D0: 50 0D    MOV   A,0xD
    09D2: 5C       MOV   X,A
    09D3: 18       POP   A
    09D4: 7C 04 60 LCALL _LCD_1_PrString
    09D7: 20       POP   X
    09D8: 20       POP   X
    09D9: 7F       RET   
