/**********************************************************************************************************************
 * \file Cpu0_Main.c
 * \copyright Copyright (C) Infineon Technologies AG 2019
 * 
 * Use of this file is subject to the terms of use agreed between (i) you or the company in which ordinary course of 
 * business you are acting and (ii) Infineon Technologies AG or its licensees. If and as long as no such terms of use
 * are agreed, use of this file is subject to following:
 * 
 * Boost Software License - Version 1.0 - August 17th, 2003
 * 
 * Permission is hereby granted, free of charge, to any person or organization obtaining a copy of the software and 
 * accompanying documentation covered by this license (the "Software") to use, reproduce, display, distribute, execute,
 * and transmit the Software, and to prepare derivative works of the Software, and to permit third-parties to whom the
 * Software is furnished to do so, all subject to the following:
 * 
 * The copyright notices in the Software and this entire statement, including the above license grant, this restriction
 * and the following disclaimer, must be included in all copies of the Software, in whole or in part, and all 
 * derivative works of the Software, unless such copies or derivative works are solely in the form of 
 * machine-executable object code generated by a source language processor.
 * 
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
 * WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT SHALL THE 
 * COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN 
 * CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS 
 * IN THE SOFTWARE.
 *********************************************************************************************************************/

#include "Ifx_Types.h"
#include "IfxCpu.h"
#include "IfxScuWdt.h"

#define PCn_2_IDX 19
#define P2_IDX 2

#define LED_2 11
#define LED_2_IDX 1

#define PCn_1_IDX 11
#define P1_IDX 1

#define PCn_0_IDX 3
#define P0_IDX 1

// ERU related
#define EXIS0_IDX 4
#define FEN0_IDX 9
#define EIEN0_IDX 11
#define INP0_IDX 12
#define IGP0_IDX 14

// ERU related
#define EXIS1_IDX 20
#define FEN1_IDX 25
#define EIEN1_IDX 27
#define INP1_IDX 28
#define IGP1_IDX 30

//SRC related
#define SRE_IDX 10
#define TOS_IDX 11

void initERU(void);
IFX_INTERRUPT(ISR0, 0, 0x10);
IFX_INTERRUPT(ISR1, 0, 0x20);

IfxCpu_syncEvent cpuSyncEvent= 0;

int g_state = 0;

void initGPIO(void);
void ISR0(void)
{
    P10_OMR.U = 0x20002;
}
void ISR1(void)
{
    P10_OMR.U = 0x40004;
}

int core0_main (void)
{
    IfxCpu_enableInterrupts();
    /*
     * !!WATCHDOG0 AND SAFETY WATCHDOG ARE DISABLED HERE!!
     * Enable the watchdog in the demo if it is required and also service the watchdog periodically
     * */
    IfxScuWdt_disableCpuWatchdog (IfxScuWdt_getCpuWatchdogPassword ());
    IfxScuWdt_disableSafetyWatchdog (IfxScuWdt_getSafetyWatchdogPassword ());

    /* Cpu sync event wait*/
    IfxCpu_emitEvent(&cpuSyncEvent);
    IfxCpu_waitEvent(&cpuSyncEvent, 1);

    initGPIO();
    initERU();

    while (1)
    {

    }
    return (1);
}

void initGPIO(void)
{
    //p02.0 as input
    P02_IOCR0.U &= ~(0x1F << PCn_0_IDX);
    P02_IOCR0.U |= 0X02 << PCn_0_IDX;

    //p02.1 as input
    P02_IOCR0.U &= ~(0x1F << PCn_1_IDX);
    P02_IOCR0.U |= 0X02 << PCn_1_IDX;

    //p10.2 as output
    P10_IOCR0.U &= ~(0x1F << PCn_2_IDX);
    P10_IOCR0.U |= 0x10 << PCn_2_IDX;

    //p10.1 as output
    P10_IOCR0.U &= ~(0x1F << LED_2);
    P10_IOCR0.U |= 0x10 << LED_2;
}

void initERU(void)
{
    // ERU(External Request Unit) Setting
    SCU_EICR1.U &= ~(0x7 << EXIS1_IDX);
    SCU_EICR1.U |= 0x2 << EXIS1_IDX; //

    SCU_EICR1.U |= 0x1 <<FEN1_IDX;
    SCU_EICR1.U |= 0x1 <<EIEN1_IDX;

    // SCU_EICR1.U &= ~(0x6 << INP1_IDX);

     SCU_EICR1.U &= ~(0x7 << INP1_IDX);
   SCU_EICR1.U |= 0x1 << INP1_IDX;

    SCU_IGCR0.U &= ~(0x3 << IGP1_IDX);
    SCU_IGCR0.U |= 0x1 << IGP1_IDX;



    // SRC(Service Request Control) setting
    SRC_SCU_SCU_ERU1.U &= ~0xFF;
    SRC_SCU_SCU_ERU1.U |= 0x20; // Service Request Priority Number

    SRC_SCU_SCU_ERU1.U |= 1 << SRE_IDX; // Service Request Enable
    SRC_SCU_SCU_ERU1.U &= ~(0x03 << TOS_IDX); // CPU0 service is initiated
/**********************************************************************************/
    // ERU(External Request Unit) Setting
    SCU_EICR1.U &= ~(0x7 << EXIS0_IDX);
    SCU_EICR1.U |= 0x1 << EXIS0_IDX;

    SCU_EICR1.U |= 1 <<FEN0_IDX;
    SCU_EICR1.U |= 1 <<EIEN0_IDX;

    SCU_EICR1.U &= ~(0x7 << INP0_IDX);


    SCU_IGCR0.U &= ~(0x3 << IGP0_IDX);
    SCU_IGCR0.U |= 0x1 << IGP0_IDX;

    // SRC(Service Request Control) setting
    SRC_SCU_SCU_ERU0.U &= ~0xFF;
    SRC_SCU_SCU_ERU0.U |= 0x10;

    SRC_SCU_SCU_ERU0.U |= 1 << SRE_IDX;
    SRC_SCU_SCU_ERU0.U &= ~(0x03 << TOS_IDX);
}
