// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "10/28/2025 14:24:18"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_fpga (
	clk,
	rst,
	mem_din,
	mem_addr,
	mem_we,
	mem_dout,
	pc_set_val,
	pc_set_wr,
	run,
	halt,
	done);
input 	clk;
input 	rst;
output 	[7:0] mem_din;
output 	[7:0] mem_addr;
output 	mem_we;
input 	[7:0] mem_dout;
input 	[7:0] pc_set_val;
input 	pc_set_wr;
input 	run;
output 	halt;
output 	done;

// Design Ports Information
// mem_din[0]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_din[1]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_din[2]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_din[3]	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_din[4]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_din[5]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_din[6]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_din[7]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[0]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[1]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[2]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[3]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[4]	=>  Location: PIN_A2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[5]	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[6]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_addr[7]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_we	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// halt	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// done	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dout[1]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dout[2]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dout[0]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dout[3]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// run	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_set_val[0]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_set_wr	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_set_val[1]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_set_val[2]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_set_val[3]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_set_val[4]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_set_val[5]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_set_val[6]	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc_set_val[7]	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dout[7]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dout[6]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dout[5]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mem_dout[4]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \mem_din[0]~output_o ;
wire \mem_din[1]~output_o ;
wire \mem_din[2]~output_o ;
wire \mem_din[3]~output_o ;
wire \mem_din[4]~output_o ;
wire \mem_din[5]~output_o ;
wire \mem_din[6]~output_o ;
wire \mem_din[7]~output_o ;
wire \mem_addr[0]~output_o ;
wire \mem_addr[1]~output_o ;
wire \mem_addr[2]~output_o ;
wire \mem_addr[3]~output_o ;
wire \mem_addr[4]~output_o ;
wire \mem_addr[5]~output_o ;
wire \mem_addr[6]~output_o ;
wire \mem_addr[7]~output_o ;
wire \mem_we~output_o ;
wire \halt~output_o ;
wire \done~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \rst~input_o ;
wire \mem_dout[2]~input_o ;
wire \instr_reg_out~2_combout ;
wire \instr_reg_out[2]~1_combout ;
wire \mem_dout[0]~input_o ;
wire \instr_reg_out~3_combout ;
wire \mem_dout[1]~input_o ;
wire \instr_reg_out~0_combout ;
wire \mem_dout[3]~input_o ;
wire \instr_reg_out~4_combout ;
wire \next_state~5_combout ;
wire \Selector12~0_combout ;
wire \Selector12~1_combout ;
wire \curr_state.CYCLE_3~q ;
wire \Selector13~0_combout ;
wire \Selector13~1_combout ;
wire \curr_state.CYCLE_4~q ;
wire \curr_state~11_combout ;
wire \curr_state~12_combout ;
wire \run~input_o ;
wire \curr_state~13_combout ;
wire \curr_state~14_combout ;
wire \curr_state.CYCLE_1~0_combout ;
wire \curr_state.CYCLE_1~q ;
wire \curr_state~20_combout ;
wire \curr_state.CYCLE_2~q ;
wire \mem_dout[7]~input_o ;
wire \instr_reg_out~5_combout ;
wire \rf_reg_a_in[1]~0_combout ;
wire \curr_state~15_combout ;
wire \curr_state~19_combout ;
wire \curr_state.CYCLE_5~q ;
wire \RF1|rf~2_combout ;
wire \RF1|rf~3_combout ;
wire \Equal4~0_combout ;
wire \mdr_out[0]~0_combout ;
wire \RF1|rf~0_combout ;
wire \always1~2_combout ;
wire \curr_state~16_combout ;
wire \curr_state~17_combout ;
wire \curr_state~18_combout ;
wire \curr_state.IDLE~q ;
wire \Selector23~2_combout ;
wire \Selector23~1_combout ;
wire \Selector23~3_combout ;
wire \always1~1_combout ;
wire \alu_op[2]~0_combout ;
wire \Selector23~0_combout ;
wire \pc_set_val[0]~input_o ;
wire \mem_dout[4]~input_o ;
wire \instr_reg_out~8_combout ;
wire \Selector33~2_combout ;
wire \Selector35~4_combout ;
wire \mem_dout[6]~input_o ;
wire \instr_reg_out~6_combout ;
wire \rf_reg_w_in[0]~0_combout ;
wire \RF1|Decoder0~0_combout ;
wire \RF1|rf[2][1]~5_combout ;
wire \RF1|rf[2][0]~q ;
wire \mem_dout[5]~input_o ;
wire \instr_reg_out~7_combout ;
wire \rf_reg_b_in[1]~0_combout ;
wire \RF1|Decoder0~1_combout ;
wire \RF1|rf[1][2]~6_combout ;
wire \RF1|rf[1][0]~q ;
wire \rf_reg_b_in[0]~1_combout ;
wire \reg_b_out~0_combout ;
wire \RF1|rf[3][0]~8_combout ;
wire \RF1|rf[3][0]~q ;
wire \reg_b_out~1_combout ;
wire \Selector37~0_combout ;
wire \reg_a_out[7]~2_combout ;
wire \Selector35~2_combout ;
wire \Selector35~3_combout ;
wire \Selector35~0_combout ;
wire \Selector35~1_combout ;
wire \Selector35~5_combout ;
wire \Selector36~0_combout ;
wire \alu_op[0]~1_combout ;
wire \alu_op[0]~2_combout ;
wire \ALU1|Add1~0_combout ;
wire \ALU1|Add0~0_combout ;
wire \ALU1|Mux7~5_combout ;
wire \ALU1|Mux7~6_combout ;
wire \ALU1|Mux7~7_combout ;
wire \PC1|pc_out[0]~0_combout ;
wire \always1~0_combout ;
wire \pc_in~0_combout ;
wire \PC1|pc_out[7]~10_combout ;
wire \pc_set_wr~input_o ;
wire \PC1|pc_out[7]~14_combout ;
wire \rf_reg_a_in[0]~1_combout ;
wire \RF1|rf[2][2]~feeder_combout ;
wire \RF1|rf[2][2]~q ;
wire \RF1|rf[1][2]~q ;
wire \RF1|rf[0][3]~7_combout ;
wire \RF1|rf[0][2]~q ;
wire \reg_b_out~4_combout ;
wire \reg_b_out~5_combout ;
wire \Selector33~3_combout ;
wire \Selector33~4_combout ;
wire \Selector33~5_combout ;
wire \Selector33~7_combout ;
wire \RF1|rf[0][1]~q ;
wire \RF1|rf[2][1]~q ;
wire \reg_a_out~3_combout ;
wire \RF1|rf[3][1]~feeder_combout ;
wire \RF1|rf[3][1]~q ;
wire \reg_a_out~4_combout ;
wire \pc_set_val[1]~input_o ;
wire \ALU1|Add0~1 ;
wire \ALU1|Add0~2_combout ;
wire \ALU1|Add1~1 ;
wire \ALU1|Add1~2_combout ;
wire \ALU1|Mux6~2_combout ;
wire \ALU1|Mux6~3_combout ;
wire \ALU1|Mux6~4_combout ;
wire \PC1|pc_out[1]~1_combout ;
wire \pc_in~1_combout ;
wire \Selector29~0_combout ;
wire \ALU1|Add0~3 ;
wire \ALU1|Add0~4_combout ;
wire \ALU1|Add1~3 ;
wire \ALU1|Add1~4_combout ;
wire \ALU1|Mux5~2_combout ;
wire \ALU1|Mux5~3_combout ;
wire \pc_set_val[5]~input_o ;
wire \RF1|rf[3][5]~q ;
wire \RF1|rf[2][5]~q ;
wire \RF1|rf[0][5]~q ;
wire \reg_b_out~10_combout ;
wire \reg_b_out~11_combout ;
wire \mem_we~0_combout ;
wire \alu_in_b[5]~1_combout ;
wire \alu_in_b~0_combout ;
wire \Selector33~6_combout ;
wire \alu_in_b[5]~2_combout ;
wire \alu_in_b[5]~3_combout ;
wire \pc_set_val[7]~input_o ;
wire \RF1|rf[1][7]~feeder_combout ;
wire \RF1|rf[1][7]~q ;
wire \RF1|rf[2][7]~q ;
wire \RF1|rf[0][7]~q ;
wire \reg_b_out~14_combout ;
wire \reg_b_out~15_combout ;
wire \alu_in_b[7]~5_combout ;
wire \ALU1|Mux0~5_combout ;
wire \RF1|rf[2][6]~feeder_combout ;
wire \RF1|rf[2][6]~q ;
wire \RF1|rf[1][6]~q ;
wire \reg_b_out~12_combout ;
wire \RF1|rf[3][6]~q ;
wire \reg_b_out~13_combout ;
wire \alu_in_b[6]~4_combout ;
wire \ALU1|Mux1~2_combout ;
wire \ALU1|Add0~11 ;
wire \ALU1|Add0~12_combout ;
wire \RF1|rf[3][4]~q ;
wire \RF1|rf[1][4]~q ;
wire \RF1|rf[0][4]~q ;
wire \reg_b_out~8_combout ;
wire \reg_b_out~9_combout ;
wire \Selector31~0_combout ;
wire \Selector31~1_combout ;
wire \Selector32~0_combout ;
wire \pc_set_val[6]~input_o ;
wire \PC1|pc_out[6]~6_combout ;
wire \pc_in~6_combout ;
wire \Selector24~0_combout ;
wire \ALU1|ShiftRight0~3_combout ;
wire \Selector30~1_combout ;
wire \Selector29~1_combout ;
wire \ALU1|ShiftLeft0~1_combout ;
wire \pc_set_val[2]~input_o ;
wire \ALU1|Mux5~4_combout ;
wire \PC1|pc_out[2]~2_combout ;
wire \pc_in~2_combout ;
wire \Selector28~0_combout ;
wire \pc_set_val[3]~input_o ;
wire \RF1|rf[0][3]~q ;
wire \reg_a_out~7_combout ;
wire \RF1|rf[3][3]~feeder_combout ;
wire \RF1|rf[3][3]~q ;
wire \RF1|rf[1][3]~feeder_combout ;
wire \RF1|rf[1][3]~q ;
wire \reg_a_out~8_combout ;
wire \Selector27~1_combout ;
wire \ALU1|Add0~5 ;
wire \ALU1|Add0~6_combout ;
wire \ALU1|Add1~5 ;
wire \ALU1|Add1~6_combout ;
wire \ALU1|Mux4~2_combout ;
wire \ALU1|Mux4~3_combout ;
wire \ALU1|Mux4~4_combout ;
wire \PC1|pc_out[3]~3_combout ;
wire \pc_in~3_combout ;
wire \Selector27~0_combout ;
wire \ALU1|ShiftLeft0~3_combout ;
wire \pc_set_val[4]~input_o ;
wire \ALU1|Add1~8_combout ;
wire \ALU1|Add0~7 ;
wire \ALU1|Add0~8_combout ;
wire \ALU1|Mux3~2_combout ;
wire \ALU1|Mux3~3_combout ;
wire \ALU1|Mux3~4_combout ;
wire \PC1|pc_out[4]~4_combout ;
wire \pc_in~4_combout ;
wire \Selector26~0_combout ;
wire \ALU1|ShiftRight0~1_combout ;
wire \ALU1|Mux4~0_combout ;
wire \ALU1|Mux4~1_combout ;
wire \alu_reg_out~4_combout ;
wire \z_flag_out~0_combout ;
wire \RF1|rf~13_combout ;
wire \RF1|rf~14_combout ;
wire \RF1|rf[2][3]~q ;
wire \reg_b_out~6_combout ;
wire \reg_b_out~7_combout ;
wire \Selector32~1_combout ;
wire \Selector32~2_combout ;
wire \ALU1|Add1~7 ;
wire \ALU1|Add1~9 ;
wire \ALU1|Add1~11 ;
wire \ALU1|Add1~12_combout ;
wire \ALU1|Mux1~3_combout ;
wire \alu_reg_out~7_combout ;
wire \RF1|rf~19_combout ;
wire \RF1|rf~20_combout ;
wire \RF1|rf[0][6]~q ;
wire \reg_a_out~13_combout ;
wire \reg_a_out~14_combout ;
wire \Selector24~1_combout ;
wire \ALU1|Add0~13 ;
wire \ALU1|Add0~14_combout ;
wire \ALU1|Add1~13 ;
wire \ALU1|Add1~14_combout ;
wire \ALU1|Mux0~6_combout ;
wire \alu_reg_out~0_combout ;
wire \RF1|rf~21_combout ;
wire \RF1|rf~22_combout ;
wire \RF1|rf[3][7]~feeder_combout ;
wire \RF1|rf[3][7]~q ;
wire \reg_a_out~15_combout ;
wire \reg_a_out~16_combout ;
wire \Selector23~5_combout ;
wire \ALU1|Mux0~0_combout ;
wire \ALU1|Mux0~1_combout ;
wire \ALU1|Mux0~2_combout ;
wire \ALU1|ShiftLeft0~5_combout ;
wire \ALU1|ShiftRight0~5_combout ;
wire \ALU1|Mux0~3_combout ;
wire \ALU1|Mux0~4_combout ;
wire \ALU1|Mux0~7_combout ;
wire \PC1|pc_out[7]~7_combout ;
wire \pc_in~7_combout ;
wire \Selector23~4_combout ;
wire \ALU1|ShiftRight0~4_combout ;
wire \ALU1|ShiftLeft0~4_combout ;
wire \ALU1|Mux3~0_combout ;
wire \ALU1|ShiftLeft0~2_combout ;
wire \ALU1|Mux3~1_combout ;
wire \alu_reg_out~5_combout ;
wire \RF1|rf~15_combout ;
wire \RF1|rf~16_combout ;
wire \RF1|rf[2][4]~feeder_combout ;
wire \RF1|rf[2][4]~q ;
wire \reg_a_out~9_combout ;
wire \reg_a_out~10_combout ;
wire \Selector26~1_combout ;
wire \ALU1|Add0~9 ;
wire \ALU1|Add0~10_combout ;
wire \ALU1|Add1~10_combout ;
wire \ALU1|Mux2~2_combout ;
wire \ALU1|Mux2~3_combout ;
wire \ALU1|Mux2~4_combout ;
wire \PC1|pc_out[5]~5_combout ;
wire \pc_in~5_combout ;
wire \Selector25~0_combout ;
wire \ALU1|ShiftRight0~2_combout ;
wire \ALU1|ShiftLeft0~0_combout ;
wire \ALU1|ShiftRight0~0_combout ;
wire \ALU1|Mux5~0_combout ;
wire \ALU1|Mux5~1_combout ;
wire \alu_reg_out~3_combout ;
wire \RF1|rf~11_combout ;
wire \RF1|rf~12_combout ;
wire \RF1|rf[3][2]~feeder_combout ;
wire \RF1|rf[3][2]~q ;
wire \reg_a_out~5_combout ;
wire \reg_a_out~6_combout ;
wire \Selector28~1_combout ;
wire \ALU1|Mux7~0_combout ;
wire \ALU1|Mux7~1_combout ;
wire \ALU1|Mux7~2_combout ;
wire \ALU1|Mux6~0_combout ;
wire \ALU1|Mux6~1_combout ;
wire \alu_reg_out~2_combout ;
wire \RF1|rf~9_combout ;
wire \RF1|rf~10_combout ;
wire \RF1|rf[1][1]~feeder_combout ;
wire \RF1|rf[1][1]~q ;
wire \reg_b_out~2_combout ;
wire \reg_b_out~3_combout ;
wire \Selector34~0_combout ;
wire \Selector34~1_combout ;
wire \Selector34~2_combout ;
wire \Selector34~3_combout ;
wire \Selector34~4_combout ;
wire \ALU1|Mux2~0_combout ;
wire \ALU1|Mux2~1_combout ;
wire \alu_reg_out~6_combout ;
wire \RF1|rf~17_combout ;
wire \RF1|rf~18_combout ;
wire \RF1|rf[1][5]~feeder_combout ;
wire \RF1|rf[1][5]~q ;
wire \reg_a_out~11_combout ;
wire \reg_a_out~12_combout ;
wire \Selector25~1_combout ;
wire \ALU1|Mux1~0_combout ;
wire \ALU1|Mux1~1_combout ;
wire \ALU1|Mux1~4_combout ;
wire \ALU1|WideOr0~0_combout ;
wire \ALU1|WideOr0~1_combout ;
wire \ALU1|WideOr0~combout ;
wire \z_flag_out~q ;
wire \PC1|pc_out[7]~11_combout ;
wire \PC1|pc_out[7]~12_combout ;
wire \PC1|pc_out[7]~13_combout ;
wire \Selector30~0_combout ;
wire \ALU1|Mux7~3_combout ;
wire \ALU1|Mux7~4_combout ;
wire \alu_reg_out~1_combout ;
wire \RF1|rf~1_combout ;
wire \RF1|rf~4_combout ;
wire \RF1|rf[0][0]~q ;
wire \reg_a_out~0_combout ;
wire \reg_a_out~1_combout ;
wire \Equal5~0_combout ;
wire \mem_din~0_combout ;
wire \mem_din~1_combout ;
wire \mem_din~2_combout ;
wire \mem_din~3_combout ;
wire \mem_din~4_combout ;
wire \mem_din~5_combout ;
wire \mem_din~6_combout ;
wire \mem_din~7_combout ;
wire \Selector15~0_combout ;
wire \Selector22~0_combout ;
wire \Selector21~0_combout ;
wire \Selector20~0_combout ;
wire \Selector19~0_combout ;
wire \Selector18~0_combout ;
wire \Selector17~0_combout ;
wire \Selector16~0_combout ;
wire \Selector15~1_combout ;
wire \mem_we~1_combout ;
wire \Selector40~0_combout ;
wire \Selector40~1_combout ;
wire [7:0] reg_a_out;
wire [7:0] reg_b_out;
wire [7:0] mdr_out;
wire [7:0] \PC1|pc_out ;
wire [7:0] instr_reg_out;
wire [7:0] alu_reg_out;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y41_N24
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N9
fiftyfivenm_io_obuf \mem_din[0]~output (
	.i(\mem_din~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_din[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_din[0]~output .bus_hold = "false";
defparam \mem_din[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
fiftyfivenm_io_obuf \mem_din[1]~output (
	.i(\mem_din~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_din[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_din[1]~output .bus_hold = "false";
defparam \mem_din[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N2
fiftyfivenm_io_obuf \mem_din[2]~output (
	.i(\mem_din~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_din[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_din[2]~output .bus_hold = "false";
defparam \mem_din[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N23
fiftyfivenm_io_obuf \mem_din[3]~output (
	.i(\mem_din~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_din[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_din[3]~output .bus_hold = "false";
defparam \mem_din[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N16
fiftyfivenm_io_obuf \mem_din[4]~output (
	.i(\mem_din~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_din[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_din[4]~output .bus_hold = "false";
defparam \mem_din[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N16
fiftyfivenm_io_obuf \mem_din[5]~output (
	.i(\mem_din~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_din[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_din[5]~output .bus_hold = "false";
defparam \mem_din[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N30
fiftyfivenm_io_obuf \mem_din[6]~output (
	.i(\mem_din~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_din[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_din[6]~output .bus_hold = "false";
defparam \mem_din[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
fiftyfivenm_io_obuf \mem_din[7]~output (
	.i(\mem_din~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_din[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_din[7]~output .bus_hold = "false";
defparam \mem_din[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N2
fiftyfivenm_io_obuf \mem_addr[0]~output (
	.i(\Selector22~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[0]~output .bus_hold = "false";
defparam \mem_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N2
fiftyfivenm_io_obuf \mem_addr[1]~output (
	.i(\Selector21~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[1]~output .bus_hold = "false";
defparam \mem_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \mem_addr[2]~output (
	.i(\Selector20~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[2]~output .bus_hold = "false";
defparam \mem_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
fiftyfivenm_io_obuf \mem_addr[3]~output (
	.i(\Selector19~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[3]~output .bus_hold = "false";
defparam \mem_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N2
fiftyfivenm_io_obuf \mem_addr[4]~output (
	.i(\Selector18~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[4]~output .bus_hold = "false";
defparam \mem_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N30
fiftyfivenm_io_obuf \mem_addr[5]~output (
	.i(\Selector17~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[5]~output .bus_hold = "false";
defparam \mem_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N9
fiftyfivenm_io_obuf \mem_addr[6]~output (
	.i(\Selector16~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[6]~output .bus_hold = "false";
defparam \mem_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N16
fiftyfivenm_io_obuf \mem_addr[7]~output (
	.i(\Selector15~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_addr[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_addr[7]~output .bus_hold = "false";
defparam \mem_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N16
fiftyfivenm_io_obuf \mem_we~output (
	.i(\mem_we~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\mem_we~output_o ),
	.obar());
// synopsys translate_off
defparam \mem_we~output .bus_hold = "false";
defparam \mem_we~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N2
fiftyfivenm_io_obuf \halt~output (
	.i(!\curr_state.IDLE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\halt~output_o ),
	.obar());
// synopsys translate_off
defparam \halt~output .bus_hold = "false";
defparam \halt~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N16
fiftyfivenm_io_obuf \done~output (
	.i(\Selector40~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\done~output_o ),
	.obar());
// synopsys translate_off
defparam \done~output .bus_hold = "false";
defparam \done~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N29
fiftyfivenm_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .listen_to_nsleep_signal = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y39_N8
fiftyfivenm_io_ibuf \mem_dout[2]~input (
	.i(mem_dout[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\mem_dout[2]~input_o ));
// synopsys translate_off
defparam \mem_dout[2]~input .bus_hold = "false";
defparam \mem_dout[2]~input .listen_to_nsleep_signal = "false";
defparam \mem_dout[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N18
fiftyfivenm_lcell_comb \instr_reg_out~2 (
// Equation(s):
// \instr_reg_out~2_combout  = (!\rst~input_o  & \mem_dout[2]~input_o )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\mem_dout[2]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_reg_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg_out~2 .lut_mask = 16'h3030;
defparam \instr_reg_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N0
fiftyfivenm_lcell_comb \instr_reg_out[2]~1 (
// Equation(s):
// \instr_reg_out[2]~1_combout  = (\rst~input_o ) # (\curr_state.CYCLE_1~q )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(gnd),
	.datad(\curr_state.CYCLE_1~q ),
	.cin(gnd),
	.combout(\instr_reg_out[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg_out[2]~1 .lut_mask = 16'hFFCC;
defparam \instr_reg_out[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y37_N3
dffeas \instr_reg_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instr_reg_out~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_reg_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg_out[2]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg_out[2] .is_wysiwyg = "true";
defparam \instr_reg_out[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y39_N15
fiftyfivenm_io_ibuf \mem_dout[0]~input (
	.i(mem_dout[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\mem_dout[0]~input_o ));
// synopsys translate_off
defparam \mem_dout[0]~input .bus_hold = "false";
defparam \mem_dout[0]~input .listen_to_nsleep_signal = "false";
defparam \mem_dout[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N20
fiftyfivenm_lcell_comb \instr_reg_out~3 (
// Equation(s):
// \instr_reg_out~3_combout  = (!\rst~input_o  & \mem_dout[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\mem_dout[0]~input_o ),
	.cin(gnd),
	.combout(\instr_reg_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg_out~3 .lut_mask = 16'h0F00;
defparam \instr_reg_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y37_N29
dffeas \instr_reg_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instr_reg_out~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_reg_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg_out[0]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg_out[0] .is_wysiwyg = "true";
defparam \instr_reg_out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N22
fiftyfivenm_io_ibuf \mem_dout[1]~input (
	.i(mem_dout[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\mem_dout[1]~input_o ));
// synopsys translate_off
defparam \mem_dout[1]~input .bus_hold = "false";
defparam \mem_dout[1]~input .listen_to_nsleep_signal = "false";
defparam \mem_dout[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N30
fiftyfivenm_lcell_comb \instr_reg_out~0 (
// Equation(s):
// \instr_reg_out~0_combout  = (!\rst~input_o  & \mem_dout[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\mem_dout[1]~input_o ),
	.cin(gnd),
	.combout(\instr_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg_out~0 .lut_mask = 16'h0F00;
defparam \instr_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y37_N1
dffeas \instr_reg_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instr_reg_out~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_reg_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg_out[1]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg_out[1] .is_wysiwyg = "true";
defparam \instr_reg_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N8
fiftyfivenm_io_ibuf \mem_dout[3]~input (
	.i(mem_dout[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\mem_dout[3]~input_o ));
// synopsys translate_off
defparam \mem_dout[3]~input .bus_hold = "false";
defparam \mem_dout[3]~input .listen_to_nsleep_signal = "false";
defparam \mem_dout[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N12
fiftyfivenm_lcell_comb \instr_reg_out~4 (
// Equation(s):
// \instr_reg_out~4_combout  = (!\rst~input_o  & \mem_dout[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\mem_dout[3]~input_o ),
	.cin(gnd),
	.combout(\instr_reg_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg_out~4 .lut_mask = 16'h0F00;
defparam \instr_reg_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y37_N7
dffeas \instr_reg_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instr_reg_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_reg_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg_out[3]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg_out[3] .is_wysiwyg = "true";
defparam \instr_reg_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N30
fiftyfivenm_lcell_comb \next_state~5 (
// Equation(s):
// \next_state~5_combout  = ((!instr_reg_out[3] & ((!instr_reg_out[1]) # (!instr_reg_out[0])))) # (!instr_reg_out[2])

	.dataa(instr_reg_out[2]),
	.datab(instr_reg_out[0]),
	.datac(instr_reg_out[1]),
	.datad(instr_reg_out[3]),
	.cin(gnd),
	.combout(\next_state~5_combout ),
	.cout());
// synopsys translate_off
defparam \next_state~5 .lut_mask = 16'h557F;
defparam \next_state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N14
fiftyfivenm_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (instr_reg_out[2] & (instr_reg_out[3] & ((!instr_reg_out[1]) # (!instr_reg_out[0]))))

	.dataa(instr_reg_out[0]),
	.datab(instr_reg_out[1]),
	.datac(instr_reg_out[2]),
	.datad(instr_reg_out[3]),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'h7000;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N0
fiftyfivenm_lcell_comb \Selector12~1 (
// Equation(s):
// \Selector12~1_combout  = (\curr_state.CYCLE_2~q ) # ((\Selector12~0_combout  & \curr_state.CYCLE_3~q ))

	.dataa(gnd),
	.datab(\Selector12~0_combout ),
	.datac(\curr_state.CYCLE_2~q ),
	.datad(\curr_state.CYCLE_3~q ),
	.cin(gnd),
	.combout(\Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~1 .lut_mask = 16'hFCF0;
defparam \Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y37_N29
dffeas \curr_state.CYCLE_3 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\Selector12~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\curr_state.CYCLE_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \curr_state.CYCLE_3 .is_wysiwyg = "true";
defparam \curr_state.CYCLE_3 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N18
fiftyfivenm_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (instr_reg_out[0] & (((!instr_reg_out[1])))) # (!instr_reg_out[0] & ((instr_reg_out[2] & ((instr_reg_out[3]))) # (!instr_reg_out[2] & (instr_reg_out[1]))))

	.dataa(instr_reg_out[2]),
	.datab(instr_reg_out[0]),
	.datac(instr_reg_out[1]),
	.datad(instr_reg_out[3]),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'h3E1C;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N6
fiftyfivenm_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = (\Selector13~0_combout  & ((\curr_state.CYCLE_4~q ))) # (!\Selector13~0_combout  & (\curr_state.CYCLE_3~q ))

	.dataa(\curr_state.CYCLE_3~q ),
	.datab(gnd),
	.datac(\curr_state.CYCLE_4~q ),
	.datad(\Selector13~0_combout ),
	.cin(gnd),
	.combout(\Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~1 .lut_mask = 16'hF0AA;
defparam \Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y37_N7
dffeas \curr_state.CYCLE_4 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\curr_state.CYCLE_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \curr_state.CYCLE_4 .is_wysiwyg = "true";
defparam \curr_state.CYCLE_4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N8
fiftyfivenm_lcell_comb \curr_state~11 (
// Equation(s):
// \curr_state~11_combout  = (instr_reg_out[2] & ((instr_reg_out[0]) # ((instr_reg_out[3])))) # (!instr_reg_out[2] & (instr_reg_out[0] $ ((instr_reg_out[1]))))

	.dataa(instr_reg_out[0]),
	.datab(instr_reg_out[1]),
	.datac(instr_reg_out[2]),
	.datad(instr_reg_out[3]),
	.cin(gnd),
	.combout(\curr_state~11_combout ),
	.cout());
// synopsys translate_off
defparam \curr_state~11 .lut_mask = 16'hF6A6;
defparam \curr_state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N4
fiftyfivenm_lcell_comb \curr_state~12 (
// Equation(s):
// \curr_state~12_combout  = (\next_state~5_combout  & (\curr_state.CYCLE_4~q  & ((\curr_state~11_combout )))) # (!\next_state~5_combout  & ((\curr_state.CYCLE_3~q ) # ((\curr_state.CYCLE_4~q  & \curr_state~11_combout ))))

	.dataa(\next_state~5_combout ),
	.datab(\curr_state.CYCLE_4~q ),
	.datac(\curr_state.CYCLE_3~q ),
	.datad(\curr_state~11_combout ),
	.cin(gnd),
	.combout(\curr_state~12_combout ),
	.cout());
// synopsys translate_off
defparam \curr_state~12 .lut_mask = 16'hDC50;
defparam \curr_state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N8
fiftyfivenm_io_ibuf \run~input (
	.i(run),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\run~input_o ));
// synopsys translate_off
defparam \run~input .bus_hold = "false";
defparam \run~input .listen_to_nsleep_signal = "false";
defparam \run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N6
fiftyfivenm_lcell_comb \curr_state~13 (
// Equation(s):
// \curr_state~13_combout  = (instr_reg_out[2] & (((!instr_reg_out[3] & !instr_reg_out[0])))) # (!instr_reg_out[2] & (instr_reg_out[1] $ (((!instr_reg_out[0])))))

	.dataa(instr_reg_out[1]),
	.datab(instr_reg_out[3]),
	.datac(instr_reg_out[2]),
	.datad(instr_reg_out[0]),
	.cin(gnd),
	.combout(\curr_state~13_combout ),
	.cout());
// synopsys translate_off
defparam \curr_state~13 .lut_mask = 16'h0A35;
defparam \curr_state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N24
fiftyfivenm_lcell_comb \curr_state~14 (
// Equation(s):
// \curr_state~14_combout  = (\curr_state.CYCLE_2~q ) # ((\curr_state.CYCLE_1~q ) # ((\curr_state.CYCLE_3~q  & \curr_state~13_combout )))

	.dataa(\curr_state.CYCLE_2~q ),
	.datab(\curr_state.CYCLE_1~q ),
	.datac(\curr_state.CYCLE_3~q ),
	.datad(\curr_state~13_combout ),
	.cin(gnd),
	.combout(\curr_state~14_combout ),
	.cout());
// synopsys translate_off
defparam \curr_state~14 .lut_mask = 16'hFEEE;
defparam \curr_state~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N24
fiftyfivenm_lcell_comb \curr_state.CYCLE_1~0 (
// Equation(s):
// \curr_state.CYCLE_1~0_combout  = (!\curr_state~12_combout  & (\run~input_o  & (!\curr_state~14_combout  & !\rst~input_o )))

	.dataa(\curr_state~12_combout ),
	.datab(\run~input_o ),
	.datac(\curr_state~14_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\curr_state.CYCLE_1~0_combout ),
	.cout());
// synopsys translate_off
defparam \curr_state.CYCLE_1~0 .lut_mask = 16'h0004;
defparam \curr_state.CYCLE_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N25
dffeas \curr_state.CYCLE_1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\curr_state.CYCLE_1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\curr_state.CYCLE_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \curr_state.CYCLE_1 .is_wysiwyg = "true";
defparam \curr_state.CYCLE_1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N0
fiftyfivenm_lcell_comb \curr_state~20 (
// Equation(s):
// \curr_state~20_combout  = (\curr_state.CYCLE_1~q  & !\rst~input_o )

	.dataa(\curr_state.CYCLE_1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\curr_state~20_combout ),
	.cout());
// synopsys translate_off
defparam \curr_state~20 .lut_mask = 16'h00AA;
defparam \curr_state~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y37_N31
dffeas \curr_state.CYCLE_2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\curr_state~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\curr_state.CYCLE_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \curr_state.CYCLE_2 .is_wysiwyg = "true";
defparam \curr_state.CYCLE_2 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N29
fiftyfivenm_io_ibuf \mem_dout[7]~input (
	.i(mem_dout[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\mem_dout[7]~input_o ));
// synopsys translate_off
defparam \mem_dout[7]~input .bus_hold = "false";
defparam \mem_dout[7]~input .listen_to_nsleep_signal = "false";
defparam \mem_dout[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N22
fiftyfivenm_lcell_comb \instr_reg_out~5 (
// Equation(s):
// \instr_reg_out~5_combout  = (!\rst~input_o  & \mem_dout[7]~input_o )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\mem_dout[7]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instr_reg_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg_out~5 .lut_mask = 16'h3030;
defparam \instr_reg_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y35_N11
dffeas \instr_reg_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instr_reg_out~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_reg_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg_out[7]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg_out[7] .is_wysiwyg = "true";
defparam \instr_reg_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N28
fiftyfivenm_lcell_comb \rf_reg_a_in[1]~0 (
// Equation(s):
// \rf_reg_a_in[1]~0_combout  = (\curr_state.CYCLE_2~q  & instr_reg_out[7])

	.dataa(\curr_state.CYCLE_2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg_out[7]),
	.cin(gnd),
	.combout(\rf_reg_a_in[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf_reg_a_in[1]~0 .lut_mask = 16'hAA00;
defparam \rf_reg_a_in[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N14
fiftyfivenm_lcell_comb \curr_state~15 (
// Equation(s):
// \curr_state~15_combout  = (instr_reg_out[1] & (instr_reg_out[2] & (\curr_state.CYCLE_4~q  & instr_reg_out[0])))

	.dataa(instr_reg_out[1]),
	.datab(instr_reg_out[2]),
	.datac(\curr_state.CYCLE_4~q ),
	.datad(instr_reg_out[0]),
	.cin(gnd),
	.combout(\curr_state~15_combout ),
	.cout());
// synopsys translate_off
defparam \curr_state~15 .lut_mask = 16'h8000;
defparam \curr_state~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N14
fiftyfivenm_lcell_comb \curr_state~19 (
// Equation(s):
// \curr_state~19_combout  = (\curr_state~15_combout  & !\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\curr_state~15_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\curr_state~19_combout ),
	.cout());
// synopsys translate_off
defparam \curr_state~19 .lut_mask = 16'h00F0;
defparam \curr_state~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y37_N15
dffeas \curr_state.CYCLE_5 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\curr_state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\curr_state.CYCLE_5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \curr_state.CYCLE_5 .is_wysiwyg = "true";
defparam \curr_state.CYCLE_5 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N28
fiftyfivenm_lcell_comb \RF1|rf~2 (
// Equation(s):
// \RF1|rf~2_combout  = (instr_reg_out[0] & (instr_reg_out[1] & (!instr_reg_out[2]))) # (!instr_reg_out[0] & (((instr_reg_out[2] & !instr_reg_out[3]))))

	.dataa(instr_reg_out[0]),
	.datab(instr_reg_out[1]),
	.datac(instr_reg_out[2]),
	.datad(instr_reg_out[3]),
	.cin(gnd),
	.combout(\RF1|rf~2_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf~2 .lut_mask = 16'h0858;
defparam \RF1|rf~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N22
fiftyfivenm_lcell_comb \RF1|rf~3 (
// Equation(s):
// \RF1|rf~3_combout  = (\curr_state.CYCLE_5~q ) # ((\curr_state.CYCLE_4~q  & \RF1|rf~2_combout ))

	.dataa(\curr_state.CYCLE_5~q ),
	.datab(gnd),
	.datac(\curr_state.CYCLE_4~q ),
	.datad(\RF1|rf~2_combout ),
	.cin(gnd),
	.combout(\RF1|rf~3_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf~3 .lut_mask = 16'hFAAA;
defparam \RF1|rf~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N10
fiftyfivenm_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = (!instr_reg_out[1] & (!instr_reg_out[2] & !instr_reg_out[0]))

	.dataa(instr_reg_out[1]),
	.datab(instr_reg_out[2]),
	.datac(gnd),
	.datad(instr_reg_out[0]),
	.cin(gnd),
	.combout(\Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~0 .lut_mask = 16'h0011;
defparam \Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N18
fiftyfivenm_lcell_comb \mdr_out[0]~0 (
// Equation(s):
// \mdr_out[0]~0_combout  = (\rst~input_o ) # ((\curr_state.CYCLE_3~q  & (!instr_reg_out[3] & \Equal4~0_combout )))

	.dataa(\curr_state.CYCLE_3~q ),
	.datab(\rst~input_o ),
	.datac(instr_reg_out[3]),
	.datad(\Equal4~0_combout ),
	.cin(gnd),
	.combout(\mdr_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_out[0]~0 .lut_mask = 16'hCECC;
defparam \mdr_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y37_N21
dffeas \mdr_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instr_reg_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mdr_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr_out[0]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_out[0] .is_wysiwyg = "true";
defparam \mdr_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N16
fiftyfivenm_lcell_comb \RF1|rf~0 (
// Equation(s):
// \RF1|rf~0_combout  = (!instr_reg_out[1] & (!instr_reg_out[0] & (\curr_state.CYCLE_4~q  & !instr_reg_out[2])))

	.dataa(instr_reg_out[1]),
	.datab(instr_reg_out[0]),
	.datac(\curr_state.CYCLE_4~q ),
	.datad(instr_reg_out[2]),
	.cin(gnd),
	.combout(\RF1|rf~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf~0 .lut_mask = 16'h0010;
defparam \RF1|rf~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N12
fiftyfivenm_lcell_comb \always1~2 (
// Equation(s):
// \always1~2_combout  = (instr_reg_out[2] & ((instr_reg_out[3]) # ((instr_reg_out[1] & instr_reg_out[0])))) # (!instr_reg_out[2] & (((!instr_reg_out[0] & !instr_reg_out[3]))))

	.dataa(instr_reg_out[1]),
	.datab(instr_reg_out[2]),
	.datac(instr_reg_out[0]),
	.datad(instr_reg_out[3]),
	.cin(gnd),
	.combout(\always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \always1~2 .lut_mask = 16'hCC83;
defparam \always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N24
fiftyfivenm_lcell_comb \curr_state~16 (
// Equation(s):
// \curr_state~16_combout  = (\curr_state.IDLE~q ) # ((instr_reg_out[0] & (instr_reg_out[2] & instr_reg_out[1])))

	.dataa(\curr_state.IDLE~q ),
	.datab(instr_reg_out[0]),
	.datac(instr_reg_out[2]),
	.datad(instr_reg_out[1]),
	.cin(gnd),
	.combout(\curr_state~16_combout ),
	.cout());
// synopsys translate_off
defparam \curr_state~16 .lut_mask = 16'hEAAA;
defparam \curr_state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N18
fiftyfivenm_lcell_comb \curr_state~17 (
// Equation(s):
// \curr_state~17_combout  = (\curr_state~14_combout ) # ((\curr_state~12_combout  & ((\curr_state~16_combout ))) # (!\curr_state~12_combout  & (\run~input_o )))

	.dataa(\curr_state~12_combout ),
	.datab(\run~input_o ),
	.datac(\curr_state~14_combout ),
	.datad(\curr_state~16_combout ),
	.cin(gnd),
	.combout(\curr_state~17_combout ),
	.cout());
// synopsys translate_off
defparam \curr_state~17 .lut_mask = 16'hFEF4;
defparam \curr_state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N24
fiftyfivenm_lcell_comb \curr_state~18 (
// Equation(s):
// \curr_state~18_combout  = (!\rst~input_o  & \curr_state~17_combout )

	.dataa(gnd),
	.datab(\rst~input_o ),
	.datac(\curr_state~17_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\curr_state~18_combout ),
	.cout());
// synopsys translate_off
defparam \curr_state~18 .lut_mask = 16'h3030;
defparam \curr_state~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y37_N25
dffeas \curr_state.IDLE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\curr_state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\curr_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \curr_state.IDLE .is_wysiwyg = "true";
defparam \curr_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N30
fiftyfivenm_lcell_comb \Selector23~2 (
// Equation(s):
// \Selector23~2_combout  = ((\curr_state.CYCLE_2~q ) # (\curr_state.CYCLE_5~q )) # (!\curr_state.IDLE~q )

	.dataa(gnd),
	.datab(\curr_state.IDLE~q ),
	.datac(\curr_state.CYCLE_2~q ),
	.datad(\curr_state.CYCLE_5~q ),
	.cin(gnd),
	.combout(\Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~2 .lut_mask = 16'hFFF3;
defparam \Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N10
fiftyfivenm_lcell_comb \Selector23~1 (
// Equation(s):
// \Selector23~1_combout  = (\curr_state.CYCLE_4~q  & (((!instr_reg_out[0]) # (!instr_reg_out[2])) # (!instr_reg_out[1])))

	.dataa(instr_reg_out[1]),
	.datab(instr_reg_out[2]),
	.datac(\curr_state.CYCLE_4~q ),
	.datad(instr_reg_out[0]),
	.cin(gnd),
	.combout(\Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~1 .lut_mask = 16'h70F0;
defparam \Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N26
fiftyfivenm_lcell_comb \Selector23~3 (
// Equation(s):
// \Selector23~3_combout  = (\Selector23~2_combout ) # ((\Selector23~1_combout ) # ((\always1~2_combout  & \curr_state.CYCLE_3~q )))

	.dataa(\always1~2_combout ),
	.datab(\curr_state.CYCLE_3~q ),
	.datac(\Selector23~2_combout ),
	.datad(\Selector23~1_combout ),
	.cin(gnd),
	.combout(\Selector23~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~3 .lut_mask = 16'hFFF8;
defparam \Selector23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N2
fiftyfivenm_lcell_comb \always1~1 (
// Equation(s):
// \always1~1_combout  = (!instr_reg_out[0] & ((instr_reg_out[3] & (!instr_reg_out[1] & !instr_reg_out[2])) # (!instr_reg_out[3] & ((instr_reg_out[2])))))

	.dataa(instr_reg_out[3]),
	.datab(instr_reg_out[1]),
	.datac(instr_reg_out[2]),
	.datad(instr_reg_out[0]),
	.cin(gnd),
	.combout(\always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \always1~1 .lut_mask = 16'h0052;
defparam \always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N20
fiftyfivenm_lcell_comb \alu_op[2]~0 (
// Equation(s):
// \alu_op[2]~0_combout  = (instr_reg_out[1] & (!instr_reg_out[2] & (instr_reg_out[0] & \curr_state.CYCLE_3~q )))

	.dataa(instr_reg_out[1]),
	.datab(instr_reg_out[2]),
	.datac(instr_reg_out[0]),
	.datad(\curr_state.CYCLE_3~q ),
	.cin(gnd),
	.combout(\alu_op[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_op[2]~0 .lut_mask = 16'h2000;
defparam \alu_op[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N8
fiftyfivenm_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = (\curr_state~15_combout ) # ((\alu_op[2]~0_combout ) # ((\curr_state.CYCLE_3~q  & \always1~1_combout )))

	.dataa(\curr_state.CYCLE_3~q ),
	.datab(\curr_state~15_combout ),
	.datac(\always1~1_combout ),
	.datad(\alu_op[2]~0_combout ),
	.cin(gnd),
	.combout(\Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~0 .lut_mask = 16'hFFEC;
defparam \Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N1
fiftyfivenm_io_ibuf \pc_set_val[0]~input (
	.i(pc_set_val[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\pc_set_val[0]~input_o ));
// synopsys translate_off
defparam \pc_set_val[0]~input .bus_hold = "false";
defparam \pc_set_val[0]~input .listen_to_nsleep_signal = "false";
defparam \pc_set_val[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y39_N22
fiftyfivenm_io_ibuf \mem_dout[4]~input (
	.i(mem_dout[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\mem_dout[4]~input_o ));
// synopsys translate_off
defparam \mem_dout[4]~input .bus_hold = "false";
defparam \mem_dout[4]~input .listen_to_nsleep_signal = "false";
defparam \mem_dout[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N4
fiftyfivenm_lcell_comb \instr_reg_out~8 (
// Equation(s):
// \instr_reg_out~8_combout  = (!\rst~input_o  & \mem_dout[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\mem_dout[4]~input_o ),
	.cin(gnd),
	.combout(\instr_reg_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg_out~8 .lut_mask = 16'h0F00;
defparam \instr_reg_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y37_N19
dffeas \instr_reg_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instr_reg_out~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_reg_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg_out[4]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg_out[4] .is_wysiwyg = "true";
defparam \instr_reg_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N6
fiftyfivenm_lcell_comb \Selector33~2 (
// Equation(s):
// \Selector33~2_combout  = (!instr_reg_out[1] & (instr_reg_out[0] & ((!instr_reg_out[3]) # (!instr_reg_out[2]))))

	.dataa(instr_reg_out[1]),
	.datab(instr_reg_out[2]),
	.datac(instr_reg_out[3]),
	.datad(instr_reg_out[0]),
	.cin(gnd),
	.combout(\Selector33~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~2 .lut_mask = 16'h1500;
defparam \Selector33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N8
fiftyfivenm_lcell_comb \Selector35~4 (
// Equation(s):
// \Selector35~4_combout  = (\curr_state.CYCLE_3~q  & (instr_reg_out[4] & \Selector33~2_combout ))

	.dataa(gnd),
	.datab(\curr_state.CYCLE_3~q ),
	.datac(instr_reg_out[4]),
	.datad(\Selector33~2_combout ),
	.cin(gnd),
	.combout(\Selector35~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector35~4 .lut_mask = 16'hC000;
defparam \Selector35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N22
fiftyfivenm_io_ibuf \mem_dout[6]~input (
	.i(mem_dout[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\mem_dout[6]~input_o ));
// synopsys translate_off
defparam \mem_dout[6]~input .bus_hold = "false";
defparam \mem_dout[6]~input .listen_to_nsleep_signal = "false";
defparam \mem_dout[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N6
fiftyfivenm_lcell_comb \instr_reg_out~6 (
// Equation(s):
// \instr_reg_out~6_combout  = (!\rst~input_o  & \mem_dout[6]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\mem_dout[6]~input_o ),
	.cin(gnd),
	.combout(\instr_reg_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg_out~6 .lut_mask = 16'h0F00;
defparam \instr_reg_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y35_N5
dffeas \instr_reg_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instr_reg_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_reg_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg_out[6]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg_out[6] .is_wysiwyg = "true";
defparam \instr_reg_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N26
fiftyfivenm_lcell_comb \rf_reg_w_in[0]~0 (
// Equation(s):
// \rf_reg_w_in[0]~0_combout  = (instr_reg_out[6] & (\curr_state.CYCLE_4~q  & !\curr_state~11_combout ))

	.dataa(gnd),
	.datab(instr_reg_out[6]),
	.datac(\curr_state.CYCLE_4~q ),
	.datad(\curr_state~11_combout ),
	.cin(gnd),
	.combout(\rf_reg_w_in[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf_reg_w_in[0]~0 .lut_mask = 16'h00C0;
defparam \rf_reg_w_in[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N8
fiftyfivenm_lcell_comb \RF1|Decoder0~0 (
// Equation(s):
// \RF1|Decoder0~0_combout  = (instr_reg_out[7] & (\curr_state.CYCLE_4~q  & !\curr_state~11_combout ))

	.dataa(instr_reg_out[7]),
	.datab(gnd),
	.datac(\curr_state.CYCLE_4~q ),
	.datad(\curr_state~11_combout ),
	.cin(gnd),
	.combout(\RF1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Decoder0~0 .lut_mask = 16'h00A0;
defparam \RF1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N20
fiftyfivenm_lcell_comb \RF1|rf[2][1]~5 (
// Equation(s):
// \RF1|rf[2][1]~5_combout  = (\rst~input_o ) # ((!\rf_reg_w_in[0]~0_combout  & \RF1|Decoder0~0_combout ))

	.dataa(\rf_reg_w_in[0]~0_combout ),
	.datab(\RF1|Decoder0~0_combout ),
	.datac(\rst~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF1|rf[2][1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf[2][1]~5 .lut_mask = 16'hF4F4;
defparam \RF1|rf[2][1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N1
dffeas \RF1|rf[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|rf~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|rf[2][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[2][0] .is_wysiwyg = "true";
defparam \RF1|rf[2][0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y39_N29
fiftyfivenm_io_ibuf \mem_dout[5]~input (
	.i(mem_dout[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\mem_dout[5]~input_o ));
// synopsys translate_off
defparam \mem_dout[5]~input .bus_hold = "false";
defparam \mem_dout[5]~input .listen_to_nsleep_signal = "false";
defparam \mem_dout[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N0
fiftyfivenm_lcell_comb \instr_reg_out~7 (
// Equation(s):
// \instr_reg_out~7_combout  = (!\rst~input_o  & \mem_dout[5]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\mem_dout[5]~input_o ),
	.cin(gnd),
	.combout(\instr_reg_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \instr_reg_out~7 .lut_mask = 16'h0F00;
defparam \instr_reg_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y37_N17
dffeas \instr_reg_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\instr_reg_out~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\instr_reg_out[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(instr_reg_out[5]),
	.prn(vcc));
// synopsys translate_off
defparam \instr_reg_out[5] .is_wysiwyg = "true";
defparam \instr_reg_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N12
fiftyfivenm_lcell_comb \rf_reg_b_in[1]~0 (
// Equation(s):
// \rf_reg_b_in[1]~0_combout  = (\curr_state.CYCLE_2~q  & instr_reg_out[5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\curr_state.CYCLE_2~q ),
	.datad(instr_reg_out[5]),
	.cin(gnd),
	.combout(\rf_reg_b_in[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rf_reg_b_in[1]~0 .lut_mask = 16'hF000;
defparam \rf_reg_b_in[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N16
fiftyfivenm_lcell_comb \RF1|Decoder0~1 (
// Equation(s):
// \RF1|Decoder0~1_combout  = (\curr_state~11_combout  & (\curr_state.CYCLE_5~q )) # (!\curr_state~11_combout  & ((\curr_state.CYCLE_4~q  & ((!instr_reg_out[7]))) # (!\curr_state.CYCLE_4~q  & (\curr_state.CYCLE_5~q ))))

	.dataa(\curr_state.CYCLE_5~q ),
	.datab(\curr_state~11_combout ),
	.datac(\curr_state.CYCLE_4~q ),
	.datad(instr_reg_out[7]),
	.cin(gnd),
	.combout(\RF1|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|Decoder0~1 .lut_mask = 16'h8ABA;
defparam \RF1|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N10
fiftyfivenm_lcell_comb \RF1|rf[1][2]~6 (
// Equation(s):
// \RF1|rf[1][2]~6_combout  = (\rst~input_o ) # ((\rf_reg_w_in[0]~0_combout  & \RF1|Decoder0~1_combout ))

	.dataa(\rf_reg_w_in[0]~0_combout ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\RF1|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\RF1|rf[1][2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf[1][2]~6 .lut_mask = 16'hFAF0;
defparam \RF1|rf[1][2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y36_N23
dffeas \RF1|rf[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|rf~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|rf[1][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[1][0] .is_wysiwyg = "true";
defparam \RF1|rf[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N28
fiftyfivenm_lcell_comb \rf_reg_b_in[0]~1 (
// Equation(s):
// \rf_reg_b_in[0]~1_combout  = (\curr_state.CYCLE_2~q  & instr_reg_out[4])

	.dataa(\curr_state.CYCLE_2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg_out[4]),
	.cin(gnd),
	.combout(\rf_reg_b_in[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf_reg_b_in[0]~1 .lut_mask = 16'hAA00;
defparam \rf_reg_b_in[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N2
fiftyfivenm_lcell_comb \reg_b_out~0 (
// Equation(s):
// \reg_b_out~0_combout  = (\rf_reg_b_in[1]~0_combout  & (((\rf_reg_b_in[0]~1_combout )))) # (!\rf_reg_b_in[1]~0_combout  & ((\rf_reg_b_in[0]~1_combout  & (\RF1|rf[1][0]~q )) # (!\rf_reg_b_in[0]~1_combout  & ((\RF1|rf[0][0]~q )))))

	.dataa(\rf_reg_b_in[1]~0_combout ),
	.datab(\RF1|rf[1][0]~q ),
	.datac(\RF1|rf[0][0]~q ),
	.datad(\rf_reg_b_in[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_b_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_b_out~0 .lut_mask = 16'hEE50;
defparam \reg_b_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N6
fiftyfivenm_lcell_comb \RF1|rf[3][0]~8 (
// Equation(s):
// \RF1|rf[3][0]~8_combout  = (\rst~input_o ) # ((\rf_reg_w_in[0]~0_combout  & \RF1|Decoder0~0_combout ))

	.dataa(\rf_reg_w_in[0]~0_combout ),
	.datab(\RF1|Decoder0~0_combout ),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\RF1|rf[3][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf[3][0]~8 .lut_mask = 16'hFF88;
defparam \RF1|rf[3][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y36_N7
dffeas \RF1|rf[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|rf~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|rf[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[3][0] .is_wysiwyg = "true";
defparam \RF1|rf[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N28
fiftyfivenm_lcell_comb \reg_b_out~1 (
// Equation(s):
// \reg_b_out~1_combout  = (\rf_reg_b_in[1]~0_combout  & ((\reg_b_out~0_combout  & ((\RF1|rf[3][0]~q ))) # (!\reg_b_out~0_combout  & (\RF1|rf[2][0]~q )))) # (!\rf_reg_b_in[1]~0_combout  & (((\reg_b_out~0_combout ))))

	.dataa(\RF1|rf[2][0]~q ),
	.datab(\rf_reg_b_in[1]~0_combout ),
	.datac(\reg_b_out~0_combout ),
	.datad(\RF1|rf[3][0]~q ),
	.cin(gnd),
	.combout(\reg_b_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_b_out~1 .lut_mask = 16'hF838;
defparam \reg_b_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N16
fiftyfivenm_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = (instr_reg_out[2] & (instr_reg_out[0] & (\curr_state.CYCLE_3~q  & instr_reg_out[1])))

	.dataa(instr_reg_out[2]),
	.datab(instr_reg_out[0]),
	.datac(\curr_state.CYCLE_3~q ),
	.datad(instr_reg_out[1]),
	.cin(gnd),
	.combout(\Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector37~0 .lut_mask = 16'h8000;
defparam \Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N14
fiftyfivenm_lcell_comb \reg_a_out[7]~2 (
// Equation(s):
// \reg_a_out[7]~2_combout  = (\rst~input_o ) # ((\curr_state.CYCLE_2~q ) # (\Selector37~0_combout ))

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\curr_state.CYCLE_2~q ),
	.datad(\Selector37~0_combout ),
	.cin(gnd),
	.combout(\reg_a_out[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_a_out[7]~2 .lut_mask = 16'hFFFA;
defparam \reg_a_out[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y37_N29
dffeas \reg_b_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_b_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_a_out[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b_out[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b_out[0] .is_wysiwyg = "true";
defparam \reg_b_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N18
fiftyfivenm_lcell_comb \Selector35~2 (
// Equation(s):
// \Selector35~2_combout  = (instr_reg_out[1] & ((instr_reg_out[0]) # ((instr_reg_out[4])))) # (!instr_reg_out[1] & (!instr_reg_out[0] & ((reg_b_out[0]))))

	.dataa(instr_reg_out[1]),
	.datab(instr_reg_out[0]),
	.datac(instr_reg_out[4]),
	.datad(reg_b_out[0]),
	.cin(gnd),
	.combout(\Selector35~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector35~2 .lut_mask = 16'hB9A8;
defparam \Selector35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N26
fiftyfivenm_lcell_comb \Selector35~3 (
// Equation(s):
// \Selector35~3_combout  = (!instr_reg_out[2] & (\curr_state.CYCLE_3~q  & (instr_reg_out[3] & \Selector35~2_combout )))

	.dataa(instr_reg_out[2]),
	.datab(\curr_state.CYCLE_3~q ),
	.datac(instr_reg_out[3]),
	.datad(\Selector35~2_combout ),
	.cin(gnd),
	.combout(\Selector35~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector35~3 .lut_mask = 16'h4000;
defparam \Selector35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N14
fiftyfivenm_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = (instr_reg_out[2] & (\curr_state.CYCLE_3~q  & (!instr_reg_out[3] & !instr_reg_out[0])))

	.dataa(instr_reg_out[2]),
	.datab(\curr_state.CYCLE_3~q ),
	.datac(instr_reg_out[3]),
	.datad(instr_reg_out[0]),
	.cin(gnd),
	.combout(\Selector35~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector35~0 .lut_mask = 16'h0008;
defparam \Selector35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N12
fiftyfivenm_lcell_comb \Selector35~1 (
// Equation(s):
// \Selector35~1_combout  = (reg_b_out[0] & ((\Selector35~0_combout ) # ((instr_reg_out[3] & \curr_state~15_combout )))) # (!reg_b_out[0] & (instr_reg_out[3] & ((\curr_state~15_combout ))))

	.dataa(reg_b_out[0]),
	.datab(instr_reg_out[3]),
	.datac(\Selector35~0_combout ),
	.datad(\curr_state~15_combout ),
	.cin(gnd),
	.combout(\Selector35~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector35~1 .lut_mask = 16'hECA0;
defparam \Selector35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N2
fiftyfivenm_lcell_comb \Selector35~5 (
// Equation(s):
// \Selector35~5_combout  = (\curr_state.CYCLE_1~q ) # ((\Selector35~4_combout ) # ((\Selector35~3_combout ) # (\Selector35~1_combout )))

	.dataa(\curr_state.CYCLE_1~q ),
	.datab(\Selector35~4_combout ),
	.datac(\Selector35~3_combout ),
	.datad(\Selector35~1_combout ),
	.cin(gnd),
	.combout(\Selector35~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector35~5 .lut_mask = 16'hFFFE;
defparam \Selector35~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N20
fiftyfivenm_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = (\curr_state~15_combout ) # ((instr_reg_out[3] & (\curr_state.CYCLE_3~q  & \Equal4~0_combout )))

	.dataa(instr_reg_out[3]),
	.datab(\curr_state.CYCLE_3~q ),
	.datac(\curr_state~15_combout ),
	.datad(\Equal4~0_combout ),
	.cin(gnd),
	.combout(\Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector36~0 .lut_mask = 16'hF8F0;
defparam \Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N10
fiftyfivenm_lcell_comb \alu_op[0]~1 (
// Equation(s):
// \alu_op[0]~1_combout  = (instr_reg_out[3] & (!instr_reg_out[2] & (instr_reg_out[0] $ (!instr_reg_out[1])))) # (!instr_reg_out[3] & (instr_reg_out[1] & (instr_reg_out[0] $ (instr_reg_out[2]))))

	.dataa(instr_reg_out[0]),
	.datab(instr_reg_out[1]),
	.datac(instr_reg_out[3]),
	.datad(instr_reg_out[2]),
	.cin(gnd),
	.combout(\alu_op[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_op[0]~1 .lut_mask = 16'h0498;
defparam \alu_op[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N16
fiftyfivenm_lcell_comb \alu_op[0]~2 (
// Equation(s):
// \alu_op[0]~2_combout  = (\curr_state.CYCLE_3~q  & (\alu_op[0]~1_combout  & ((!instr_reg_out[0]) # (!instr_reg_out[5]))))

	.dataa(instr_reg_out[5]),
	.datab(instr_reg_out[0]),
	.datac(\curr_state.CYCLE_3~q ),
	.datad(\alu_op[0]~1_combout ),
	.cin(gnd),
	.combout(\alu_op[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_op[0]~2 .lut_mask = 16'h7000;
defparam \alu_op[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N6
fiftyfivenm_lcell_comb \ALU1|Add1~0 (
// Equation(s):
// \ALU1|Add1~0_combout  = (\Selector30~0_combout  & ((GND) # (!\Selector35~5_combout ))) # (!\Selector30~0_combout  & (\Selector35~5_combout  $ (GND)))
// \ALU1|Add1~1  = CARRY((\Selector30~0_combout ) # (!\Selector35~5_combout ))

	.dataa(\Selector30~0_combout ),
	.datab(\Selector35~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU1|Add1~0_combout ),
	.cout(\ALU1|Add1~1 ));
// synopsys translate_off
defparam \ALU1|Add1~0 .lut_mask = 16'h66BB;
defparam \ALU1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N0
fiftyfivenm_lcell_comb \ALU1|Add0~0 (
// Equation(s):
// \ALU1|Add0~0_combout  = (\Selector35~5_combout  & (\Selector30~0_combout  $ (VCC))) # (!\Selector35~5_combout  & (\Selector30~0_combout  & VCC))
// \ALU1|Add0~1  = CARRY((\Selector35~5_combout  & \Selector30~0_combout ))

	.dataa(\Selector35~5_combout ),
	.datab(\Selector30~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\ALU1|Add0~0_combout ),
	.cout(\ALU1|Add0~1 ));
// synopsys translate_off
defparam \ALU1|Add0~0 .lut_mask = 16'h6688;
defparam \ALU1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N18
fiftyfivenm_lcell_comb \ALU1|Mux7~5 (
// Equation(s):
// \ALU1|Mux7~5_combout  = (\alu_op[0]~2_combout  & ((\Selector36~0_combout ) # ((\ALU1|Add1~0_combout )))) # (!\alu_op[0]~2_combout  & (!\Selector36~0_combout  & ((\ALU1|Add0~0_combout ))))

	.dataa(\alu_op[0]~2_combout ),
	.datab(\Selector36~0_combout ),
	.datac(\ALU1|Add1~0_combout ),
	.datad(\ALU1|Add0~0_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux7~5 .lut_mask = 16'hB9A8;
defparam \ALU1|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N28
fiftyfivenm_lcell_comb \ALU1|Mux7~6 (
// Equation(s):
// \ALU1|Mux7~6_combout  = (\Selector36~0_combout  & ((\Selector35~5_combout  & ((!\ALU1|Mux7~5_combout ) # (!\Selector30~0_combout ))) # (!\Selector35~5_combout  & ((\Selector30~0_combout ) # (\ALU1|Mux7~5_combout ))))) # (!\Selector36~0_combout  & 
// (((\ALU1|Mux7~5_combout ))))

	.dataa(\Selector35~5_combout ),
	.datab(\Selector36~0_combout ),
	.datac(\Selector30~0_combout ),
	.datad(\ALU1|Mux7~5_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux7~6 .lut_mask = 16'h7FC8;
defparam \ALU1|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N12
fiftyfivenm_lcell_comb \ALU1|Mux7~7 (
// Equation(s):
// \ALU1|Mux7~7_combout  = (\alu_op[2]~0_combout  & (\ALU1|Mux7~4_combout )) # (!\alu_op[2]~0_combout  & ((\ALU1|Mux7~6_combout )))

	.dataa(\alu_op[2]~0_combout ),
	.datab(gnd),
	.datac(\ALU1|Mux7~4_combout ),
	.datad(\ALU1|Mux7~6_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux7~7 .lut_mask = 16'hF5A0;
defparam \ALU1|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N20
fiftyfivenm_lcell_comb \PC1|pc_out[0]~0 (
// Equation(s):
// \PC1|pc_out[0]~0_combout  = (\curr_state.CYCLE_1~q  & ((\ALU1|Mux7~7_combout ))) # (!\curr_state.CYCLE_1~q  & (\pc_set_val[0]~input_o ))

	.dataa(\curr_state.CYCLE_1~q ),
	.datab(\pc_set_val[0]~input_o ),
	.datac(gnd),
	.datad(\ALU1|Mux7~7_combout ),
	.cin(gnd),
	.combout(\PC1|pc_out[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC1|pc_out[0]~0 .lut_mask = 16'hEE44;
defparam \PC1|pc_out[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N26
fiftyfivenm_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = (instr_reg_out[3] & (!instr_reg_out[2] & (instr_reg_out[0] $ (instr_reg_out[1])))) # (!instr_reg_out[3] & (((instr_reg_out[0] & !instr_reg_out[1]))))

	.dataa(instr_reg_out[3]),
	.datab(instr_reg_out[2]),
	.datac(instr_reg_out[0]),
	.datad(instr_reg_out[1]),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'h0270;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N14
fiftyfivenm_lcell_comb \pc_in~0 (
// Equation(s):
// \pc_in~0_combout  = (\always1~0_combout  & ((\alu_op[2]~0_combout  & (\ALU1|Mux7~4_combout )) # (!\alu_op[2]~0_combout  & ((\ALU1|Mux7~6_combout )))))

	.dataa(\always1~0_combout ),
	.datab(\alu_op[2]~0_combout ),
	.datac(\ALU1|Mux7~4_combout ),
	.datad(\ALU1|Mux7~6_combout ),
	.cin(gnd),
	.combout(\pc_in~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc_in~0 .lut_mask = 16'hA280;
defparam \pc_in~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N2
fiftyfivenm_lcell_comb \PC1|pc_out[7]~10 (
// Equation(s):
// \PC1|pc_out[7]~10_combout  = (\curr_state.CYCLE_4~q ) # ((\rst~input_o ) # ((\curr_state.CYCLE_2~q ) # (\curr_state.CYCLE_5~q )))

	.dataa(\curr_state.CYCLE_4~q ),
	.datab(\rst~input_o ),
	.datac(\curr_state.CYCLE_2~q ),
	.datad(\curr_state.CYCLE_5~q ),
	.cin(gnd),
	.combout(\PC1|pc_out[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \PC1|pc_out[7]~10 .lut_mask = 16'hFFFE;
defparam \PC1|pc_out[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N22
fiftyfivenm_io_ibuf \pc_set_wr~input (
	.i(pc_set_wr),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\pc_set_wr~input_o ));
// synopsys translate_off
defparam \pc_set_wr~input .bus_hold = "false";
defparam \pc_set_wr~input .listen_to_nsleep_signal = "false";
defparam \pc_set_wr~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N22
fiftyfivenm_lcell_comb \PC1|pc_out[7]~14 (
// Equation(s):
// \PC1|pc_out[7]~14_combout  = (!\curr_state.CYCLE_1~q  & (!\rst~input_o  & ((\curr_state.IDLE~q ) # (!\pc_set_wr~input_o ))))

	.dataa(\curr_state.CYCLE_1~q ),
	.datab(\curr_state.IDLE~q ),
	.datac(\pc_set_wr~input_o ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\PC1|pc_out[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \PC1|pc_out[7]~14 .lut_mask = 16'h0045;
defparam \PC1|pc_out[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N4
fiftyfivenm_lcell_comb \rf_reg_a_in[0]~1 (
// Equation(s):
// \rf_reg_a_in[0]~1_combout  = (\curr_state.CYCLE_2~q  & instr_reg_out[6])

	.dataa(\curr_state.CYCLE_2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(instr_reg_out[6]),
	.cin(gnd),
	.combout(\rf_reg_a_in[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \rf_reg_a_in[0]~1 .lut_mask = 16'hAA00;
defparam \rf_reg_a_in[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y37_N1
dffeas \mdr_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instr_reg_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mdr_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr_out[5]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_out[5] .is_wysiwyg = "true";
defparam \mdr_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N28
fiftyfivenm_lcell_comb \RF1|rf[2][2]~feeder (
// Equation(s):
// \RF1|rf[2][2]~feeder_combout  = \RF1|rf~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RF1|rf~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF1|rf[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf[2][2]~feeder .lut_mask = 16'hF0F0;
defparam \RF1|rf[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N29
dffeas \RF1|rf[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF1|rf[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|rf[2][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[2][2] .is_wysiwyg = "true";
defparam \RF1|rf[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y36_N17
dffeas \RF1|rf[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|rf~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|rf[1][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[1][2] .is_wysiwyg = "true";
defparam \RF1|rf[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N24
fiftyfivenm_lcell_comb \RF1|rf[0][3]~7 (
// Equation(s):
// \RF1|rf[0][3]~7_combout  = (\rst~input_o ) # ((!\rf_reg_w_in[0]~0_combout  & \RF1|Decoder0~1_combout ))

	.dataa(\rf_reg_w_in[0]~0_combout ),
	.datab(gnd),
	.datac(\rst~input_o ),
	.datad(\RF1|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\RF1|rf[0][3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf[0][3]~7 .lut_mask = 16'hF5F0;
defparam \RF1|rf[0][3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N31
dffeas \RF1|rf[0][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|rf~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|rf[0][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[0][2] .is_wysiwyg = "true";
defparam \RF1|rf[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N30
fiftyfivenm_lcell_comb \reg_b_out~4 (
// Equation(s):
// \reg_b_out~4_combout  = (\rf_reg_b_in[1]~0_combout  & (((\rf_reg_b_in[0]~1_combout )))) # (!\rf_reg_b_in[1]~0_combout  & ((\rf_reg_b_in[0]~1_combout  & (\RF1|rf[1][2]~q )) # (!\rf_reg_b_in[0]~1_combout  & ((\RF1|rf[0][2]~q )))))

	.dataa(\rf_reg_b_in[1]~0_combout ),
	.datab(\RF1|rf[1][2]~q ),
	.datac(\RF1|rf[0][2]~q ),
	.datad(\rf_reg_b_in[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_b_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_b_out~4 .lut_mask = 16'hEE50;
defparam \reg_b_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N6
fiftyfivenm_lcell_comb \reg_b_out~5 (
// Equation(s):
// \reg_b_out~5_combout  = (\reg_b_out~4_combout  & (((\RF1|rf[3][2]~q ) # (!\rf_reg_b_in[1]~0_combout )))) # (!\reg_b_out~4_combout  & (\RF1|rf[2][2]~q  & ((\rf_reg_b_in[1]~0_combout ))))

	.dataa(\RF1|rf[2][2]~q ),
	.datab(\RF1|rf[3][2]~q ),
	.datac(\reg_b_out~4_combout ),
	.datad(\rf_reg_b_in[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_b_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_b_out~5 .lut_mask = 16'hCAF0;
defparam \reg_b_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y35_N7
dffeas \reg_b_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_b_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_a_out[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b_out[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b_out[2] .is_wysiwyg = "true";
defparam \reg_b_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N4
fiftyfivenm_lcell_comb \Selector33~3 (
// Equation(s):
// \Selector33~3_combout  = (instr_reg_out[3] & ((instr_reg_out[1] & ((instr_reg_out[6]))) # (!instr_reg_out[1] & (reg_b_out[2])))) # (!instr_reg_out[3] & (reg_b_out[2]))

	.dataa(instr_reg_out[3]),
	.datab(reg_b_out[2]),
	.datac(instr_reg_out[6]),
	.datad(instr_reg_out[1]),
	.cin(gnd),
	.combout(\Selector33~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~3 .lut_mask = 16'hE4CC;
defparam \Selector33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N26
fiftyfivenm_lcell_comb \Selector33~4 (
// Equation(s):
// \Selector33~4_combout  = (!instr_reg_out[0] & (\curr_state.CYCLE_3~q  & (instr_reg_out[3] $ (instr_reg_out[2]))))

	.dataa(instr_reg_out[0]),
	.datab(\curr_state.CYCLE_3~q ),
	.datac(instr_reg_out[3]),
	.datad(instr_reg_out[2]),
	.cin(gnd),
	.combout(\Selector33~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~4 .lut_mask = 16'h0440;
defparam \Selector33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N16
fiftyfivenm_lcell_comb \Selector33~5 (
// Equation(s):
// \Selector33~5_combout  = (instr_reg_out[5] & ((\curr_state~15_combout ) # ((\Selector33~3_combout  & \Selector33~4_combout )))) # (!instr_reg_out[5] & (\Selector33~3_combout  & (\Selector33~4_combout )))

	.dataa(instr_reg_out[5]),
	.datab(\Selector33~3_combout ),
	.datac(\Selector33~4_combout ),
	.datad(\curr_state~15_combout ),
	.cin(gnd),
	.combout(\Selector33~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~5 .lut_mask = 16'hEAC0;
defparam \Selector33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N30
fiftyfivenm_lcell_comb \Selector33~7 (
// Equation(s):
// \Selector33~7_combout  = (\Selector33~5_combout ) # ((\curr_state.CYCLE_3~q  & (instr_reg_out[6] & \Selector33~2_combout )))

	.dataa(\curr_state.CYCLE_3~q ),
	.datab(instr_reg_out[6]),
	.datac(\Selector33~2_combout ),
	.datad(\Selector33~5_combout ),
	.cin(gnd),
	.combout(\Selector33~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~7 .lut_mask = 16'hFF80;
defparam \Selector33~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N7
dffeas \RF1|rf[0][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|rf~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|rf[0][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[0][1] .is_wysiwyg = "true";
defparam \RF1|rf[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N9
dffeas \RF1|rf[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|rf~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|rf[2][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[2][1] .is_wysiwyg = "true";
defparam \RF1|rf[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N8
fiftyfivenm_lcell_comb \reg_a_out~3 (
// Equation(s):
// \reg_a_out~3_combout  = (\rf_reg_a_in[1]~0_combout  & (((\RF1|rf[2][1]~q ) # (\rf_reg_a_in[0]~1_combout )))) # (!\rf_reg_a_in[1]~0_combout  & (\RF1|rf[0][1]~q  & ((!\rf_reg_a_in[0]~1_combout ))))

	.dataa(\RF1|rf[0][1]~q ),
	.datab(\rf_reg_a_in[1]~0_combout ),
	.datac(\RF1|rf[2][1]~q ),
	.datad(\rf_reg_a_in[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_a_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_a_out~3 .lut_mask = 16'hCCE2;
defparam \reg_a_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N12
fiftyfivenm_lcell_comb \RF1|rf[3][1]~feeder (
// Equation(s):
// \RF1|rf[3][1]~feeder_combout  = \RF1|rf~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RF1|rf~10_combout ),
	.cin(gnd),
	.combout(\RF1|rf[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf[3][1]~feeder .lut_mask = 16'hFF00;
defparam \RF1|rf[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N13
dffeas \RF1|rf[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF1|rf[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|rf[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[3][1] .is_wysiwyg = "true";
defparam \RF1|rf[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N28
fiftyfivenm_lcell_comb \reg_a_out~4 (
// Equation(s):
// \reg_a_out~4_combout  = (\reg_a_out~3_combout  & (((\RF1|rf[3][1]~q ) # (!\rf_reg_a_in[0]~1_combout )))) # (!\reg_a_out~3_combout  & (\RF1|rf[1][1]~q  & ((\rf_reg_a_in[0]~1_combout ))))

	.dataa(\RF1|rf[1][1]~q ),
	.datab(\reg_a_out~3_combout ),
	.datac(\RF1|rf[3][1]~q ),
	.datad(\rf_reg_a_in[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_a_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \reg_a_out~4 .lut_mask = 16'hE2CC;
defparam \reg_a_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y34_N21
dffeas \reg_a_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_a_out~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_a_out[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a_out[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a_out[1] .is_wysiwyg = "true";
defparam \reg_a_out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
fiftyfivenm_io_ibuf \pc_set_val[1]~input (
	.i(pc_set_val[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\pc_set_val[1]~input_o ));
// synopsys translate_off
defparam \pc_set_val[1]~input .bus_hold = "false";
defparam \pc_set_val[1]~input .listen_to_nsleep_signal = "false";
defparam \pc_set_val[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N2
fiftyfivenm_lcell_comb \ALU1|Add0~2 (
// Equation(s):
// \ALU1|Add0~2_combout  = (\Selector29~0_combout  & ((\Selector34~4_combout  & (\ALU1|Add0~1  & VCC)) # (!\Selector34~4_combout  & (!\ALU1|Add0~1 )))) # (!\Selector29~0_combout  & ((\Selector34~4_combout  & (!\ALU1|Add0~1 )) # (!\Selector34~4_combout  & 
// ((\ALU1|Add0~1 ) # (GND)))))
// \ALU1|Add0~3  = CARRY((\Selector29~0_combout  & (!\Selector34~4_combout  & !\ALU1|Add0~1 )) # (!\Selector29~0_combout  & ((!\ALU1|Add0~1 ) # (!\Selector34~4_combout ))))

	.dataa(\Selector29~0_combout ),
	.datab(\Selector34~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU1|Add0~1 ),
	.combout(\ALU1|Add0~2_combout ),
	.cout(\ALU1|Add0~3 ));
// synopsys translate_off
defparam \ALU1|Add0~2 .lut_mask = 16'h9617;
defparam \ALU1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N8
fiftyfivenm_lcell_comb \ALU1|Add1~2 (
// Equation(s):
// \ALU1|Add1~2_combout  = (\Selector34~4_combout  & ((\Selector29~0_combout  & (!\ALU1|Add1~1 )) # (!\Selector29~0_combout  & ((\ALU1|Add1~1 ) # (GND))))) # (!\Selector34~4_combout  & ((\Selector29~0_combout  & (\ALU1|Add1~1  & VCC)) # 
// (!\Selector29~0_combout  & (!\ALU1|Add1~1 ))))
// \ALU1|Add1~3  = CARRY((\Selector34~4_combout  & ((!\ALU1|Add1~1 ) # (!\Selector29~0_combout ))) # (!\Selector34~4_combout  & (!\Selector29~0_combout  & !\ALU1|Add1~1 )))

	.dataa(\Selector34~4_combout ),
	.datab(\Selector29~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU1|Add1~1 ),
	.combout(\ALU1|Add1~2_combout ),
	.cout(\ALU1|Add1~3 ));
// synopsys translate_off
defparam \ALU1|Add1~2 .lut_mask = 16'h692B;
defparam \ALU1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N26
fiftyfivenm_lcell_comb \ALU1|Mux6~2 (
// Equation(s):
// \ALU1|Mux6~2_combout  = (\Selector36~0_combout  & (\alu_op[0]~2_combout )) # (!\Selector36~0_combout  & ((\alu_op[0]~2_combout  & ((\ALU1|Add1~2_combout ))) # (!\alu_op[0]~2_combout  & (\ALU1|Add0~2_combout ))))

	.dataa(\Selector36~0_combout ),
	.datab(\alu_op[0]~2_combout ),
	.datac(\ALU1|Add0~2_combout ),
	.datad(\ALU1|Add1~2_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux6~2 .lut_mask = 16'hDC98;
defparam \ALU1|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N28
fiftyfivenm_lcell_comb \ALU1|Mux6~3 (
// Equation(s):
// \ALU1|Mux6~3_combout  = (\Selector36~0_combout  & ((\Selector34~4_combout  & ((!\Selector29~0_combout ) # (!\ALU1|Mux6~2_combout ))) # (!\Selector34~4_combout  & ((\ALU1|Mux6~2_combout ) # (\Selector29~0_combout ))))) # (!\Selector36~0_combout  & 
// (((\ALU1|Mux6~2_combout ))))

	.dataa(\Selector36~0_combout ),
	.datab(\Selector34~4_combout ),
	.datac(\ALU1|Mux6~2_combout ),
	.datad(\Selector29~0_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux6~3 .lut_mask = 16'h7AF8;
defparam \ALU1|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N18
fiftyfivenm_lcell_comb \ALU1|Mux6~4 (
// Equation(s):
// \ALU1|Mux6~4_combout  = (\alu_op[2]~0_combout  & (\ALU1|Mux6~1_combout )) # (!\alu_op[2]~0_combout  & ((\ALU1|Mux6~3_combout )))

	.dataa(\alu_op[2]~0_combout ),
	.datab(gnd),
	.datac(\ALU1|Mux6~1_combout ),
	.datad(\ALU1|Mux6~3_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux6~4 .lut_mask = 16'hF5A0;
defparam \ALU1|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N24
fiftyfivenm_lcell_comb \PC1|pc_out[1]~1 (
// Equation(s):
// \PC1|pc_out[1]~1_combout  = (\curr_state.CYCLE_1~q  & ((\ALU1|Mux6~4_combout ))) # (!\curr_state.CYCLE_1~q  & (\pc_set_val[1]~input_o ))

	.dataa(\curr_state.CYCLE_1~q ),
	.datab(\pc_set_val[1]~input_o ),
	.datac(gnd),
	.datad(\ALU1|Mux6~4_combout ),
	.cin(gnd),
	.combout(\PC1|pc_out[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \PC1|pc_out[1]~1 .lut_mask = 16'hEE44;
defparam \PC1|pc_out[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N4
fiftyfivenm_lcell_comb \pc_in~1 (
// Equation(s):
// \pc_in~1_combout  = (\always1~0_combout  & ((\alu_op[2]~0_combout  & (\ALU1|Mux6~1_combout )) # (!\alu_op[2]~0_combout  & ((\ALU1|Mux6~3_combout )))))

	.dataa(\always1~0_combout ),
	.datab(\alu_op[2]~0_combout ),
	.datac(\ALU1|Mux6~1_combout ),
	.datad(\ALU1|Mux6~3_combout ),
	.cin(gnd),
	.combout(\pc_in~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc_in~1 .lut_mask = 16'hA280;
defparam \pc_in~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N25
dffeas \PC1|pc_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC1|pc_out[1]~1_combout ),
	.asdata(\pc_in~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PC1|pc_out[7]~10_combout ),
	.sload(\curr_state.CYCLE_3~q ),
	.ena(\PC1|pc_out[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC1|pc_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC1|pc_out[1] .is_wysiwyg = "true";
defparam \PC1|pc_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N20
fiftyfivenm_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = (!\Selector23~3_combout  & ((\Selector23~0_combout  & (reg_a_out[1])) # (!\Selector23~0_combout  & ((\PC1|pc_out [1])))))

	.dataa(\Selector23~3_combout ),
	.datab(\Selector23~0_combout ),
	.datac(reg_a_out[1]),
	.datad(\PC1|pc_out [1]),
	.cin(gnd),
	.combout(\Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~0 .lut_mask = 16'h5140;
defparam \Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N4
fiftyfivenm_lcell_comb \ALU1|Add0~4 (
// Equation(s):
// \ALU1|Add0~4_combout  = ((\Selector28~1_combout  $ (\Selector33~7_combout  $ (!\ALU1|Add0~3 )))) # (GND)
// \ALU1|Add0~5  = CARRY((\Selector28~1_combout  & ((\Selector33~7_combout ) # (!\ALU1|Add0~3 ))) # (!\Selector28~1_combout  & (\Selector33~7_combout  & !\ALU1|Add0~3 )))

	.dataa(\Selector28~1_combout ),
	.datab(\Selector33~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU1|Add0~3 ),
	.combout(\ALU1|Add0~4_combout ),
	.cout(\ALU1|Add0~5 ));
// synopsys translate_off
defparam \ALU1|Add0~4 .lut_mask = 16'h698E;
defparam \ALU1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N10
fiftyfivenm_lcell_comb \ALU1|Add1~4 (
// Equation(s):
// \ALU1|Add1~4_combout  = ((\Selector33~7_combout  $ (\Selector28~1_combout  $ (\ALU1|Add1~3 )))) # (GND)
// \ALU1|Add1~5  = CARRY((\Selector33~7_combout  & (\Selector28~1_combout  & !\ALU1|Add1~3 )) # (!\Selector33~7_combout  & ((\Selector28~1_combout ) # (!\ALU1|Add1~3 ))))

	.dataa(\Selector33~7_combout ),
	.datab(\Selector28~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU1|Add1~3 ),
	.combout(\ALU1|Add1~4_combout ),
	.cout(\ALU1|Add1~5 ));
// synopsys translate_off
defparam \ALU1|Add1~4 .lut_mask = 16'h964D;
defparam \ALU1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N14
fiftyfivenm_lcell_comb \ALU1|Mux5~2 (
// Equation(s):
// \ALU1|Mux5~2_combout  = (\Selector36~0_combout  & (\alu_op[0]~2_combout )) # (!\Selector36~0_combout  & ((\alu_op[0]~2_combout  & ((\ALU1|Add1~4_combout ))) # (!\alu_op[0]~2_combout  & (\ALU1|Add0~4_combout ))))

	.dataa(\Selector36~0_combout ),
	.datab(\alu_op[0]~2_combout ),
	.datac(\ALU1|Add0~4_combout ),
	.datad(\ALU1|Add1~4_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux5~2 .lut_mask = 16'hDC98;
defparam \ALU1|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N8
fiftyfivenm_lcell_comb \ALU1|Mux5~3 (
// Equation(s):
// \ALU1|Mux5~3_combout  = (\Selector36~0_combout  & ((\Selector28~1_combout  & ((!\Selector33~7_combout ) # (!\ALU1|Mux5~2_combout ))) # (!\Selector28~1_combout  & ((\ALU1|Mux5~2_combout ) # (\Selector33~7_combout ))))) # (!\Selector36~0_combout  & 
// (((\ALU1|Mux5~2_combout ))))

	.dataa(\Selector36~0_combout ),
	.datab(\Selector28~1_combout ),
	.datac(\ALU1|Mux5~2_combout ),
	.datad(\Selector33~7_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux5~3 .lut_mask = 16'h7AF8;
defparam \ALU1|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N8
fiftyfivenm_io_ibuf \pc_set_val[5]~input (
	.i(pc_set_val[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\pc_set_val[5]~input_o ));
// synopsys translate_off
defparam \pc_set_val[5]~input .bus_hold = "false";
defparam \pc_set_val[5]~input .listen_to_nsleep_signal = "false";
defparam \pc_set_val[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X38_Y36_N15
dffeas \RF1|rf[3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF1|rf~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|rf[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[3][5] .is_wysiwyg = "true";
defparam \RF1|rf[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N5
dffeas \RF1|rf[2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|rf~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|rf[2][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[2][5] .is_wysiwyg = "true";
defparam \RF1|rf[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N19
dffeas \RF1|rf[0][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|rf~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|rf[0][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[0][5] .is_wysiwyg = "true";
defparam \RF1|rf[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N18
fiftyfivenm_lcell_comb \reg_b_out~10 (
// Equation(s):
// \reg_b_out~10_combout  = (\rf_reg_b_in[1]~0_combout  & ((\RF1|rf[2][5]~q ) # ((\rf_reg_b_in[0]~1_combout )))) # (!\rf_reg_b_in[1]~0_combout  & (((\RF1|rf[0][5]~q  & !\rf_reg_b_in[0]~1_combout ))))

	.dataa(\rf_reg_b_in[1]~0_combout ),
	.datab(\RF1|rf[2][5]~q ),
	.datac(\RF1|rf[0][5]~q ),
	.datad(\rf_reg_b_in[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_b_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_b_out~10 .lut_mask = 16'hAAD8;
defparam \reg_b_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N16
fiftyfivenm_lcell_comb \reg_b_out~11 (
// Equation(s):
// \reg_b_out~11_combout  = (\rf_reg_b_in[0]~1_combout  & ((\reg_b_out~10_combout  & ((\RF1|rf[3][5]~q ))) # (!\reg_b_out~10_combout  & (\RF1|rf[1][5]~q )))) # (!\rf_reg_b_in[0]~1_combout  & (((\reg_b_out~10_combout ))))

	.dataa(\rf_reg_b_in[0]~1_combout ),
	.datab(\RF1|rf[1][5]~q ),
	.datac(\RF1|rf[3][5]~q ),
	.datad(\reg_b_out~10_combout ),
	.cin(gnd),
	.combout(\reg_b_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_b_out~11 .lut_mask = 16'hF588;
defparam \reg_b_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N17
dffeas \reg_b_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_b_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_a_out[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b_out[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b_out[5] .is_wysiwyg = "true";
defparam \reg_b_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N0
fiftyfivenm_lcell_comb \mem_we~0 (
// Equation(s):
// \mem_we~0_combout  = (!instr_reg_out[0] & \curr_state.CYCLE_3~q )

	.dataa(instr_reg_out[0]),
	.datab(gnd),
	.datac(\curr_state.CYCLE_3~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mem_we~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_we~0 .lut_mask = 16'h5050;
defparam \mem_we~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N14
fiftyfivenm_lcell_comb \alu_in_b[5]~1 (
// Equation(s):
// \alu_in_b[5]~1_combout  = (instr_reg_out[3] & ((instr_reg_out[1]) # (instr_reg_out[2]))) # (!instr_reg_out[3] & ((!instr_reg_out[2])))

	.dataa(gnd),
	.datab(instr_reg_out[1]),
	.datac(instr_reg_out[3]),
	.datad(instr_reg_out[2]),
	.cin(gnd),
	.combout(\alu_in_b[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in_b[5]~1 .lut_mask = 16'hF0CF;
defparam \alu_in_b[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N10
fiftyfivenm_lcell_comb \alu_in_b~0 (
// Equation(s):
// \alu_in_b~0_combout  = (instr_reg_out[3] & (instr_reg_out[1] & (instr_reg_out[7] & !instr_reg_out[2])))

	.dataa(instr_reg_out[3]),
	.datab(instr_reg_out[1]),
	.datac(instr_reg_out[7]),
	.datad(instr_reg_out[2]),
	.cin(gnd),
	.combout(\alu_in_b~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in_b~0 .lut_mask = 16'h0080;
defparam \alu_in_b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N6
fiftyfivenm_lcell_comb \Selector33~6 (
// Equation(s):
// \Selector33~6_combout  = (\curr_state.CYCLE_3~q  & \Selector33~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\curr_state.CYCLE_3~q ),
	.datad(\Selector33~2_combout ),
	.cin(gnd),
	.combout(\Selector33~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector33~6 .lut_mask = 16'hF000;
defparam \Selector33~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N20
fiftyfivenm_lcell_comb \alu_in_b[5]~2 (
// Equation(s):
// \alu_in_b[5]~2_combout  = (\alu_in_b~0_combout  & (!\mem_we~0_combout  & ((!\Selector33~6_combout ) # (!instr_reg_out[7])))) # (!\alu_in_b~0_combout  & (((!\Selector33~6_combout ) # (!instr_reg_out[7]))))

	.dataa(\alu_in_b~0_combout ),
	.datab(\mem_we~0_combout ),
	.datac(instr_reg_out[7]),
	.datad(\Selector33~6_combout ),
	.cin(gnd),
	.combout(\alu_in_b[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in_b[5]~2 .lut_mask = 16'h0777;
defparam \alu_in_b[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N18
fiftyfivenm_lcell_comb \alu_in_b[5]~3 (
// Equation(s):
// \alu_in_b[5]~3_combout  = ((reg_b_out[5] & (\mem_we~0_combout  & !\alu_in_b[5]~1_combout ))) # (!\alu_in_b[5]~2_combout )

	.dataa(reg_b_out[5]),
	.datab(\mem_we~0_combout ),
	.datac(\alu_in_b[5]~1_combout ),
	.datad(\alu_in_b[5]~2_combout ),
	.cin(gnd),
	.combout(\alu_in_b[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in_b[5]~3 .lut_mask = 16'h08FF;
defparam \alu_in_b[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X26_Y39_N22
fiftyfivenm_io_ibuf \pc_set_val[7]~input (
	.i(pc_set_val[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\pc_set_val[7]~input_o ));
// synopsys translate_off
defparam \pc_set_val[7]~input .bus_hold = "false";
defparam \pc_set_val[7]~input .listen_to_nsleep_signal = "false";
defparam \pc_set_val[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y37_N23
dffeas \mdr_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instr_reg_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mdr_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr_out[7]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_out[7] .is_wysiwyg = "true";
defparam \mdr_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N12
fiftyfivenm_lcell_comb \RF1|rf[1][7]~feeder (
// Equation(s):
// \RF1|rf[1][7]~feeder_combout  = \RF1|rf~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RF1|rf~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF1|rf[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf[1][7]~feeder .lut_mask = 16'hF0F0;
defparam \RF1|rf[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y36_N13
dffeas \RF1|rf[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF1|rf[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|rf[1][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[1][7] .is_wysiwyg = "true";
defparam \RF1|rf[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N21
dffeas \RF1|rf[2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|rf~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|rf[2][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[2][7] .is_wysiwyg = "true";
defparam \RF1|rf[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N27
dffeas \RF1|rf[0][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|rf~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|rf[0][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[0][7] .is_wysiwyg = "true";
defparam \RF1|rf[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N26
fiftyfivenm_lcell_comb \reg_b_out~14 (
// Equation(s):
// \reg_b_out~14_combout  = (\rf_reg_b_in[1]~0_combout  & ((\RF1|rf[2][7]~q ) # ((\rf_reg_b_in[0]~1_combout )))) # (!\rf_reg_b_in[1]~0_combout  & (((\RF1|rf[0][7]~q  & !\rf_reg_b_in[0]~1_combout ))))

	.dataa(\rf_reg_b_in[1]~0_combout ),
	.datab(\RF1|rf[2][7]~q ),
	.datac(\RF1|rf[0][7]~q ),
	.datad(\rf_reg_b_in[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_b_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_b_out~14 .lut_mask = 16'hAAD8;
defparam \reg_b_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N26
fiftyfivenm_lcell_comb \reg_b_out~15 (
// Equation(s):
// \reg_b_out~15_combout  = (\rf_reg_b_in[0]~1_combout  & ((\reg_b_out~14_combout  & (\RF1|rf[3][7]~q )) # (!\reg_b_out~14_combout  & ((\RF1|rf[1][7]~q ))))) # (!\rf_reg_b_in[0]~1_combout  & (((\reg_b_out~14_combout ))))

	.dataa(\RF1|rf[3][7]~q ),
	.datab(\RF1|rf[1][7]~q ),
	.datac(\rf_reg_b_in[0]~1_combout ),
	.datad(\reg_b_out~14_combout ),
	.cin(gnd),
	.combout(\reg_b_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_b_out~15 .lut_mask = 16'hAFC0;
defparam \reg_b_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y35_N27
dffeas \reg_b_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_b_out~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_a_out[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b_out[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b_out[7] .is_wysiwyg = "true";
defparam \reg_b_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N12
fiftyfivenm_lcell_comb \alu_in_b[7]~5 (
// Equation(s):
// \alu_in_b[7]~5_combout  = ((reg_b_out[7] & (\mem_we~0_combout  & !\alu_in_b[5]~1_combout ))) # (!\alu_in_b[5]~2_combout )

	.dataa(reg_b_out[7]),
	.datab(\mem_we~0_combout ),
	.datac(\alu_in_b[5]~2_combout ),
	.datad(\alu_in_b[5]~1_combout ),
	.cin(gnd),
	.combout(\alu_in_b[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in_b[7]~5 .lut_mask = 16'h0F8F;
defparam \alu_in_b[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N22
fiftyfivenm_lcell_comb \ALU1|Mux0~5 (
// Equation(s):
// \ALU1|Mux0~5_combout  = (\alu_op[0]~2_combout  & (((!\alu_in_b[7]~5_combout ) # (!\Selector36~0_combout )) # (!\Selector23~5_combout ))) # (!\alu_op[0]~2_combout  & (\Selector36~0_combout  & ((\Selector23~5_combout ) # (\alu_in_b[7]~5_combout ))))

	.dataa(\Selector23~5_combout ),
	.datab(\alu_op[0]~2_combout ),
	.datac(\Selector36~0_combout ),
	.datad(\alu_in_b[7]~5_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux0~5 .lut_mask = 16'h7CEC;
defparam \ALU1|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N24
fiftyfivenm_lcell_comb \RF1|rf[2][6]~feeder (
// Equation(s):
// \RF1|rf[2][6]~feeder_combout  = \RF1|rf~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RF1|rf~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF1|rf[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf[2][6]~feeder .lut_mask = 16'hF0F0;
defparam \RF1|rf[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N25
dffeas \RF1|rf[2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF1|rf[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|rf[2][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[2][6] .is_wysiwyg = "true";
defparam \RF1|rf[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y36_N19
dffeas \RF1|rf[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|rf~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|rf[1][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[1][6] .is_wysiwyg = "true";
defparam \RF1|rf[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N10
fiftyfivenm_lcell_comb \reg_b_out~12 (
// Equation(s):
// \reg_b_out~12_combout  = (\rf_reg_b_in[1]~0_combout  & (((\rf_reg_b_in[0]~1_combout )))) # (!\rf_reg_b_in[1]~0_combout  & ((\rf_reg_b_in[0]~1_combout  & (\RF1|rf[1][6]~q )) # (!\rf_reg_b_in[0]~1_combout  & ((\RF1|rf[0][6]~q )))))

	.dataa(\rf_reg_b_in[1]~0_combout ),
	.datab(\RF1|rf[1][6]~q ),
	.datac(\RF1|rf[0][6]~q ),
	.datad(\rf_reg_b_in[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_b_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_b_out~12 .lut_mask = 16'hEE50;
defparam \reg_b_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N5
dffeas \RF1|rf[3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF1|rf~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|rf[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[3][6] .is_wysiwyg = "true";
defparam \RF1|rf[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N6
fiftyfivenm_lcell_comb \reg_b_out~13 (
// Equation(s):
// \reg_b_out~13_combout  = (\reg_b_out~12_combout  & (((\RF1|rf[3][6]~q ) # (!\rf_reg_b_in[1]~0_combout )))) # (!\reg_b_out~12_combout  & (\RF1|rf[2][6]~q  & ((\rf_reg_b_in[1]~0_combout ))))

	.dataa(\RF1|rf[2][6]~q ),
	.datab(\reg_b_out~12_combout ),
	.datac(\RF1|rf[3][6]~q ),
	.datad(\rf_reg_b_in[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_b_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_b_out~13 .lut_mask = 16'hE2CC;
defparam \reg_b_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N7
dffeas \reg_b_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_b_out~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_a_out[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b_out[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b_out[6] .is_wysiwyg = "true";
defparam \reg_b_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N12
fiftyfivenm_lcell_comb \alu_in_b[6]~4 (
// Equation(s):
// \alu_in_b[6]~4_combout  = ((reg_b_out[6] & (\mem_we~0_combout  & !\alu_in_b[5]~1_combout ))) # (!\alu_in_b[5]~2_combout )

	.dataa(reg_b_out[6]),
	.datab(\mem_we~0_combout ),
	.datac(\alu_in_b[5]~1_combout ),
	.datad(\alu_in_b[5]~2_combout ),
	.cin(gnd),
	.combout(\alu_in_b[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_in_b[6]~4 .lut_mask = 16'h08FF;
defparam \alu_in_b[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y35_N28
fiftyfivenm_lcell_comb \ALU1|Mux1~2 (
// Equation(s):
// \ALU1|Mux1~2_combout  = (\Selector36~0_combout  & ((\Selector24~1_combout  & ((!\alu_in_b[6]~4_combout ) # (!\alu_op[0]~2_combout ))) # (!\Selector24~1_combout  & ((\alu_op[0]~2_combout ) # (\alu_in_b[6]~4_combout ))))) # (!\Selector36~0_combout  & 
// (((\alu_op[0]~2_combout ))))

	.dataa(\Selector36~0_combout ),
	.datab(\Selector24~1_combout ),
	.datac(\alu_op[0]~2_combout ),
	.datad(\alu_in_b[6]~4_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux1~2 .lut_mask = 16'h7AF8;
defparam \ALU1|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N10
fiftyfivenm_lcell_comb \ALU1|Add0~10 (
// Equation(s):
// \ALU1|Add0~10_combout  = (\Selector25~1_combout  & ((\alu_in_b[5]~3_combout  & (\ALU1|Add0~9  & VCC)) # (!\alu_in_b[5]~3_combout  & (!\ALU1|Add0~9 )))) # (!\Selector25~1_combout  & ((\alu_in_b[5]~3_combout  & (!\ALU1|Add0~9 )) # (!\alu_in_b[5]~3_combout  
// & ((\ALU1|Add0~9 ) # (GND)))))
// \ALU1|Add0~11  = CARRY((\Selector25~1_combout  & (!\alu_in_b[5]~3_combout  & !\ALU1|Add0~9 )) # (!\Selector25~1_combout  & ((!\ALU1|Add0~9 ) # (!\alu_in_b[5]~3_combout ))))

	.dataa(\Selector25~1_combout ),
	.datab(\alu_in_b[5]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU1|Add0~9 ),
	.combout(\ALU1|Add0~10_combout ),
	.cout(\ALU1|Add0~11 ));
// synopsys translate_off
defparam \ALU1|Add0~10 .lut_mask = 16'h9617;
defparam \ALU1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N12
fiftyfivenm_lcell_comb \ALU1|Add0~12 (
// Equation(s):
// \ALU1|Add0~12_combout  = ((\Selector24~1_combout  $ (\alu_in_b[6]~4_combout  $ (!\ALU1|Add0~11 )))) # (GND)
// \ALU1|Add0~13  = CARRY((\Selector24~1_combout  & ((\alu_in_b[6]~4_combout ) # (!\ALU1|Add0~11 ))) # (!\Selector24~1_combout  & (\alu_in_b[6]~4_combout  & !\ALU1|Add0~11 )))

	.dataa(\Selector24~1_combout ),
	.datab(\alu_in_b[6]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU1|Add0~11 ),
	.combout(\ALU1|Add0~12_combout ),
	.cout(\ALU1|Add0~13 ));
// synopsys translate_off
defparam \ALU1|Add0~12 .lut_mask = 16'h698E;
defparam \ALU1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y36_N25
dffeas \RF1|rf[3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF1|rf~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|rf[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[3][4] .is_wysiwyg = "true";
defparam \RF1|rf[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y36_N1
dffeas \RF1|rf[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|rf~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|rf[1][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[1][4] .is_wysiwyg = "true";
defparam \RF1|rf[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N15
dffeas \RF1|rf[0][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|rf~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|rf[0][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[0][4] .is_wysiwyg = "true";
defparam \RF1|rf[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N14
fiftyfivenm_lcell_comb \reg_b_out~8 (
// Equation(s):
// \reg_b_out~8_combout  = (\rf_reg_b_in[1]~0_combout  & (((\rf_reg_b_in[0]~1_combout )))) # (!\rf_reg_b_in[1]~0_combout  & ((\rf_reg_b_in[0]~1_combout  & (\RF1|rf[1][4]~q )) # (!\rf_reg_b_in[0]~1_combout  & ((\RF1|rf[0][4]~q )))))

	.dataa(\rf_reg_b_in[1]~0_combout ),
	.datab(\RF1|rf[1][4]~q ),
	.datac(\RF1|rf[0][4]~q ),
	.datad(\rf_reg_b_in[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_b_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_b_out~8 .lut_mask = 16'hEE50;
defparam \reg_b_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N30
fiftyfivenm_lcell_comb \reg_b_out~9 (
// Equation(s):
// \reg_b_out~9_combout  = (\rf_reg_b_in[1]~0_combout  & ((\reg_b_out~8_combout  & (\RF1|rf[3][4]~q )) # (!\reg_b_out~8_combout  & ((\RF1|rf[2][4]~q ))))) # (!\rf_reg_b_in[1]~0_combout  & (((\reg_b_out~8_combout ))))

	.dataa(\rf_reg_b_in[1]~0_combout ),
	.datab(\RF1|rf[3][4]~q ),
	.datac(\reg_b_out~8_combout ),
	.datad(\RF1|rf[2][4]~q ),
	.cin(gnd),
	.combout(\reg_b_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_b_out~9 .lut_mask = 16'hDAD0;
defparam \reg_b_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N31
dffeas \reg_b_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_b_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_a_out[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b_out[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b_out[4] .is_wysiwyg = "true";
defparam \reg_b_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N24
fiftyfivenm_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = (\mem_we~0_combout  & ((\alu_in_b~0_combout ) # ((!\alu_in_b[5]~1_combout  & reg_b_out[4]))))

	.dataa(\alu_in_b~0_combout ),
	.datab(\alu_in_b[5]~1_combout ),
	.datac(reg_b_out[4]),
	.datad(\mem_we~0_combout ),
	.cin(gnd),
	.combout(\Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~0 .lut_mask = 16'hBA00;
defparam \Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N2
fiftyfivenm_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = (\Selector31~0_combout ) # ((instr_reg_out[7] & ((\Selector33~6_combout ) # (\curr_state~15_combout ))))

	.dataa(\Selector33~6_combout ),
	.datab(\curr_state~15_combout ),
	.datac(instr_reg_out[7]),
	.datad(\Selector31~0_combout ),
	.cin(gnd),
	.combout(\Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector31~1 .lut_mask = 16'hFFE0;
defparam \Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N8
fiftyfivenm_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = (instr_reg_out[7] & (\curr_state.CYCLE_3~q  & \Selector33~2_combout ))

	.dataa(gnd),
	.datab(instr_reg_out[7]),
	.datac(\curr_state.CYCLE_3~q ),
	.datad(\Selector33~2_combout ),
	.cin(gnd),
	.combout(\Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector32~0 .lut_mask = 16'hC000;
defparam \Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X24_Y39_N29
fiftyfivenm_io_ibuf \pc_set_val[6]~input (
	.i(pc_set_val[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\pc_set_val[6]~input_o ));
// synopsys translate_off
defparam \pc_set_val[6]~input .bus_hold = "false";
defparam \pc_set_val[6]~input .listen_to_nsleep_signal = "false";
defparam \pc_set_val[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N24
fiftyfivenm_lcell_comb \PC1|pc_out[6]~6 (
// Equation(s):
// \PC1|pc_out[6]~6_combout  = (\curr_state.CYCLE_1~q  & ((\ALU1|Mux1~4_combout ))) # (!\curr_state.CYCLE_1~q  & (\pc_set_val[6]~input_o ))

	.dataa(\pc_set_val[6]~input_o ),
	.datab(\curr_state.CYCLE_1~q ),
	.datac(gnd),
	.datad(\ALU1|Mux1~4_combout ),
	.cin(gnd),
	.combout(\PC1|pc_out[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \PC1|pc_out[6]~6 .lut_mask = 16'hEE22;
defparam \PC1|pc_out[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N8
fiftyfivenm_lcell_comb \pc_in~6 (
// Equation(s):
// \pc_in~6_combout  = (\always1~0_combout  & ((\alu_op[2]~0_combout  & (\ALU1|Mux1~1_combout )) # (!\alu_op[2]~0_combout  & ((\ALU1|Mux1~3_combout )))))

	.dataa(\ALU1|Mux1~1_combout ),
	.datab(\always1~0_combout ),
	.datac(\alu_op[2]~0_combout ),
	.datad(\ALU1|Mux1~3_combout ),
	.cin(gnd),
	.combout(\pc_in~6_combout ),
	.cout());
// synopsys translate_off
defparam \pc_in~6 .lut_mask = 16'h8C80;
defparam \pc_in~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N25
dffeas \PC1|pc_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC1|pc_out[6]~6_combout ),
	.asdata(\pc_in~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PC1|pc_out[7]~10_combout ),
	.sload(\curr_state.CYCLE_3~q ),
	.ena(\PC1|pc_out[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC1|pc_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC1|pc_out[6] .is_wysiwyg = "true";
defparam \PC1|pc_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N18
fiftyfivenm_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = (\Selector23~0_combout  & (reg_a_out[6])) # (!\Selector23~0_combout  & ((\PC1|pc_out [6])))

	.dataa(reg_a_out[6]),
	.datab(gnd),
	.datac(\PC1|pc_out [6]),
	.datad(\Selector23~0_combout ),
	.cin(gnd),
	.combout(\Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~0 .lut_mask = 16'hAAF0;
defparam \Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N20
fiftyfivenm_lcell_comb \ALU1|ShiftRight0~3 (
// Equation(s):
// \ALU1|ShiftRight0~3_combout  = (!\Selector23~3_combout  & ((\Selector35~5_combout  & ((\Selector24~0_combout ))) # (!\Selector35~5_combout  & (\Selector25~0_combout ))))

	.dataa(\Selector23~3_combout ),
	.datab(\Selector35~5_combout ),
	.datac(\Selector25~0_combout ),
	.datad(\Selector24~0_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftRight0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftRight0~3 .lut_mask = 16'h5410;
defparam \ALU1|ShiftRight0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y37_N4
fiftyfivenm_lcell_comb \Selector30~1 (
// Equation(s):
// \Selector30~1_combout  = (\Selector23~0_combout  & ((reg_a_out[0]))) # (!\Selector23~0_combout  & (\PC1|pc_out [0]))

	.dataa(\PC1|pc_out [0]),
	.datab(gnd),
	.datac(reg_a_out[0]),
	.datad(\Selector23~0_combout ),
	.cin(gnd),
	.combout(\Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector30~1 .lut_mask = 16'hF0AA;
defparam \Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N14
fiftyfivenm_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = (\Selector23~0_combout  & (reg_a_out[1])) # (!\Selector23~0_combout  & ((\PC1|pc_out [1])))

	.dataa(reg_a_out[1]),
	.datab(gnd),
	.datac(\PC1|pc_out [1]),
	.datad(\Selector23~0_combout ),
	.cin(gnd),
	.combout(\Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector29~1 .lut_mask = 16'hAAF0;
defparam \Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N30
fiftyfivenm_lcell_comb \ALU1|ShiftLeft0~1 (
// Equation(s):
// \ALU1|ShiftLeft0~1_combout  = (!\Selector23~3_combout  & ((\Selector35~5_combout  & (\Selector30~1_combout )) # (!\Selector35~5_combout  & ((\Selector29~1_combout )))))

	.dataa(\Selector35~5_combout ),
	.datab(\Selector30~1_combout ),
	.datac(\Selector23~3_combout ),
	.datad(\Selector29~1_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftLeft0~1 .lut_mask = 16'h0D08;
defparam \ALU1|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X78_Y34_N23
fiftyfivenm_io_ibuf \pc_set_val[2]~input (
	.i(pc_set_val[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\pc_set_val[2]~input_o ));
// synopsys translate_off
defparam \pc_set_val[2]~input .bus_hold = "false";
defparam \pc_set_val[2]~input .listen_to_nsleep_signal = "false";
defparam \pc_set_val[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N6
fiftyfivenm_lcell_comb \ALU1|Mux5~4 (
// Equation(s):
// \ALU1|Mux5~4_combout  = (\alu_op[2]~0_combout  & ((\ALU1|Mux5~1_combout ))) # (!\alu_op[2]~0_combout  & (\ALU1|Mux5~3_combout ))

	.dataa(\alu_op[2]~0_combout ),
	.datab(gnd),
	.datac(\ALU1|Mux5~3_combout ),
	.datad(\ALU1|Mux5~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux5~4 .lut_mask = 16'hFA50;
defparam \ALU1|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N30
fiftyfivenm_lcell_comb \PC1|pc_out[2]~2 (
// Equation(s):
// \PC1|pc_out[2]~2_combout  = (\curr_state.CYCLE_1~q  & ((\ALU1|Mux5~4_combout ))) # (!\curr_state.CYCLE_1~q  & (\pc_set_val[2]~input_o ))

	.dataa(\curr_state.CYCLE_1~q ),
	.datab(\pc_set_val[2]~input_o ),
	.datac(gnd),
	.datad(\ALU1|Mux5~4_combout ),
	.cin(gnd),
	.combout(\PC1|pc_out[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \PC1|pc_out[2]~2 .lut_mask = 16'hEE44;
defparam \PC1|pc_out[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N22
fiftyfivenm_lcell_comb \pc_in~2 (
// Equation(s):
// \pc_in~2_combout  = (\always1~0_combout  & ((\alu_op[2]~0_combout  & ((\ALU1|Mux5~1_combout ))) # (!\alu_op[2]~0_combout  & (\ALU1|Mux5~3_combout ))))

	.dataa(\always1~0_combout ),
	.datab(\alu_op[2]~0_combout ),
	.datac(\ALU1|Mux5~3_combout ),
	.datad(\ALU1|Mux5~1_combout ),
	.cin(gnd),
	.combout(\pc_in~2_combout ),
	.cout());
// synopsys translate_off
defparam \pc_in~2 .lut_mask = 16'hA820;
defparam \pc_in~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N31
dffeas \PC1|pc_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC1|pc_out[2]~2_combout ),
	.asdata(\pc_in~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PC1|pc_out[7]~10_combout ),
	.sload(\curr_state.CYCLE_3~q ),
	.ena(\PC1|pc_out[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC1|pc_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC1|pc_out[2] .is_wysiwyg = "true";
defparam \PC1|pc_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N26
fiftyfivenm_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = (\Selector23~0_combout  & (reg_a_out[2])) # (!\Selector23~0_combout  & ((\PC1|pc_out [2])))

	.dataa(reg_a_out[2]),
	.datab(gnd),
	.datac(\Selector23~0_combout ),
	.datad(\PC1|pc_out [2]),
	.cin(gnd),
	.combout(\Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector28~0 .lut_mask = 16'hAFA0;
defparam \Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N15
fiftyfivenm_io_ibuf \pc_set_val[3]~input (
	.i(pc_set_val[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\pc_set_val[3]~input_o ));
// synopsys translate_off
defparam \pc_set_val[3]~input .bus_hold = "false";
defparam \pc_set_val[3]~input .listen_to_nsleep_signal = "false";
defparam \pc_set_val[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y36_N23
dffeas \RF1|rf[0][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|rf~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|rf[0][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[0][3] .is_wysiwyg = "true";
defparam \RF1|rf[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N12
fiftyfivenm_lcell_comb \reg_a_out~7 (
// Equation(s):
// \reg_a_out~7_combout  = (\rf_reg_a_in[1]~0_combout  & (((\RF1|rf[2][3]~q ) # (\rf_reg_a_in[0]~1_combout )))) # (!\rf_reg_a_in[1]~0_combout  & (\RF1|rf[0][3]~q  & ((!\rf_reg_a_in[0]~1_combout ))))

	.dataa(\RF1|rf[0][3]~q ),
	.datab(\rf_reg_a_in[1]~0_combout ),
	.datac(\RF1|rf[2][3]~q ),
	.datad(\rf_reg_a_in[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_a_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_a_out~7 .lut_mask = 16'hCCE2;
defparam \reg_a_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N22
fiftyfivenm_lcell_comb \RF1|rf[3][3]~feeder (
// Equation(s):
// \RF1|rf[3][3]~feeder_combout  = \RF1|rf~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RF1|rf~14_combout ),
	.cin(gnd),
	.combout(\RF1|rf[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf[3][3]~feeder .lut_mask = 16'hFF00;
defparam \RF1|rf[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N23
dffeas \RF1|rf[3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF1|rf[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|rf[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[3][3] .is_wysiwyg = "true";
defparam \RF1|rf[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N12
fiftyfivenm_lcell_comb \RF1|rf[1][3]~feeder (
// Equation(s):
// \RF1|rf[1][3]~feeder_combout  = \RF1|rf~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RF1|rf~14_combout ),
	.cin(gnd),
	.combout(\RF1|rf[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf[1][3]~feeder .lut_mask = 16'hFF00;
defparam \RF1|rf[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N13
dffeas \RF1|rf[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF1|rf[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|rf[1][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[1][3] .is_wysiwyg = "true";
defparam \RF1|rf[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N20
fiftyfivenm_lcell_comb \reg_a_out~8 (
// Equation(s):
// \reg_a_out~8_combout  = (\rf_reg_a_in[0]~1_combout  & ((\reg_a_out~7_combout  & (\RF1|rf[3][3]~q )) # (!\reg_a_out~7_combout  & ((\RF1|rf[1][3]~q ))))) # (!\rf_reg_a_in[0]~1_combout  & (\reg_a_out~7_combout ))

	.dataa(\rf_reg_a_in[0]~1_combout ),
	.datab(\reg_a_out~7_combout ),
	.datac(\RF1|rf[3][3]~q ),
	.datad(\RF1|rf[1][3]~q ),
	.cin(gnd),
	.combout(\reg_a_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \reg_a_out~8 .lut_mask = 16'hE6C4;
defparam \reg_a_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N21
dffeas \reg_a_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_a_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_a_out[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a_out[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a_out[3] .is_wysiwyg = "true";
defparam \reg_a_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N28
fiftyfivenm_lcell_comb \Selector27~1 (
// Equation(s):
// \Selector27~1_combout  = (!\Selector23~3_combout  & ((\Selector23~0_combout  & (reg_a_out[3])) # (!\Selector23~0_combout  & ((\PC1|pc_out [3])))))

	.dataa(reg_a_out[3]),
	.datab(\Selector23~0_combout ),
	.datac(\Selector23~3_combout ),
	.datad(\PC1|pc_out [3]),
	.cin(gnd),
	.combout(\Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~1 .lut_mask = 16'h0B08;
defparam \Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N6
fiftyfivenm_lcell_comb \ALU1|Add0~6 (
// Equation(s):
// \ALU1|Add0~6_combout  = (\Selector32~2_combout  & ((\Selector27~1_combout  & (\ALU1|Add0~5  & VCC)) # (!\Selector27~1_combout  & (!\ALU1|Add0~5 )))) # (!\Selector32~2_combout  & ((\Selector27~1_combout  & (!\ALU1|Add0~5 )) # (!\Selector27~1_combout  & 
// ((\ALU1|Add0~5 ) # (GND)))))
// \ALU1|Add0~7  = CARRY((\Selector32~2_combout  & (!\Selector27~1_combout  & !\ALU1|Add0~5 )) # (!\Selector32~2_combout  & ((!\ALU1|Add0~5 ) # (!\Selector27~1_combout ))))

	.dataa(\Selector32~2_combout ),
	.datab(\Selector27~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU1|Add0~5 ),
	.combout(\ALU1|Add0~6_combout ),
	.cout(\ALU1|Add0~7 ));
// synopsys translate_off
defparam \ALU1|Add0~6 .lut_mask = 16'h9617;
defparam \ALU1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N12
fiftyfivenm_lcell_comb \ALU1|Add1~6 (
// Equation(s):
// \ALU1|Add1~6_combout  = (\Selector32~2_combout  & ((\Selector27~1_combout  & (!\ALU1|Add1~5 )) # (!\Selector27~1_combout  & ((\ALU1|Add1~5 ) # (GND))))) # (!\Selector32~2_combout  & ((\Selector27~1_combout  & (\ALU1|Add1~5  & VCC)) # 
// (!\Selector27~1_combout  & (!\ALU1|Add1~5 ))))
// \ALU1|Add1~7  = CARRY((\Selector32~2_combout  & ((!\ALU1|Add1~5 ) # (!\Selector27~1_combout ))) # (!\Selector32~2_combout  & (!\Selector27~1_combout  & !\ALU1|Add1~5 )))

	.dataa(\Selector32~2_combout ),
	.datab(\Selector27~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU1|Add1~5 ),
	.combout(\ALU1|Add1~6_combout ),
	.cout(\ALU1|Add1~7 ));
// synopsys translate_off
defparam \ALU1|Add1~6 .lut_mask = 16'h692B;
defparam \ALU1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N16
fiftyfivenm_lcell_comb \ALU1|Mux4~2 (
// Equation(s):
// \ALU1|Mux4~2_combout  = (\Selector36~0_combout  & (\alu_op[0]~2_combout )) # (!\Selector36~0_combout  & ((\alu_op[0]~2_combout  & ((\ALU1|Add1~6_combout ))) # (!\alu_op[0]~2_combout  & (\ALU1|Add0~6_combout ))))

	.dataa(\Selector36~0_combout ),
	.datab(\alu_op[0]~2_combout ),
	.datac(\ALU1|Add0~6_combout ),
	.datad(\ALU1|Add1~6_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux4~2 .lut_mask = 16'hDC98;
defparam \ALU1|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N10
fiftyfivenm_lcell_comb \ALU1|Mux4~3 (
// Equation(s):
// \ALU1|Mux4~3_combout  = (\Selector36~0_combout  & ((\Selector32~2_combout  & ((!\ALU1|Mux4~2_combout ) # (!\Selector27~1_combout ))) # (!\Selector32~2_combout  & ((\Selector27~1_combout ) # (\ALU1|Mux4~2_combout ))))) # (!\Selector36~0_combout  & 
// (((\ALU1|Mux4~2_combout ))))

	.dataa(\Selector36~0_combout ),
	.datab(\Selector32~2_combout ),
	.datac(\Selector27~1_combout ),
	.datad(\ALU1|Mux4~2_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux4~3 .lut_mask = 16'h7FA8;
defparam \ALU1|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N24
fiftyfivenm_lcell_comb \ALU1|Mux4~4 (
// Equation(s):
// \ALU1|Mux4~4_combout  = (\alu_op[2]~0_combout  & (\ALU1|Mux4~1_combout )) # (!\alu_op[2]~0_combout  & ((\ALU1|Mux4~3_combout )))

	.dataa(\alu_op[2]~0_combout ),
	.datab(gnd),
	.datac(\ALU1|Mux4~1_combout ),
	.datad(\ALU1|Mux4~3_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux4~4 .lut_mask = 16'hF5A0;
defparam \ALU1|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N22
fiftyfivenm_lcell_comb \PC1|pc_out[3]~3 (
// Equation(s):
// \PC1|pc_out[3]~3_combout  = (\curr_state.CYCLE_1~q  & ((\ALU1|Mux4~4_combout ))) # (!\curr_state.CYCLE_1~q  & (\pc_set_val[3]~input_o ))

	.dataa(\curr_state.CYCLE_1~q ),
	.datab(\pc_set_val[3]~input_o ),
	.datac(gnd),
	.datad(\ALU1|Mux4~4_combout ),
	.cin(gnd),
	.combout(\PC1|pc_out[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \PC1|pc_out[3]~3 .lut_mask = 16'hEE44;
defparam \PC1|pc_out[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N8
fiftyfivenm_lcell_comb \pc_in~3 (
// Equation(s):
// \pc_in~3_combout  = (\always1~0_combout  & ((\alu_op[2]~0_combout  & (\ALU1|Mux4~1_combout )) # (!\alu_op[2]~0_combout  & ((\ALU1|Mux4~3_combout )))))

	.dataa(\always1~0_combout ),
	.datab(\alu_op[2]~0_combout ),
	.datac(\ALU1|Mux4~1_combout ),
	.datad(\ALU1|Mux4~3_combout ),
	.cin(gnd),
	.combout(\pc_in~3_combout ),
	.cout());
// synopsys translate_off
defparam \pc_in~3 .lut_mask = 16'hA280;
defparam \pc_in~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N23
dffeas \PC1|pc_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC1|pc_out[3]~3_combout ),
	.asdata(\pc_in~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PC1|pc_out[7]~10_combout ),
	.sload(\curr_state.CYCLE_3~q ),
	.ena(\PC1|pc_out[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC1|pc_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC1|pc_out[3] .is_wysiwyg = "true";
defparam \PC1|pc_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N16
fiftyfivenm_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = (\Selector23~0_combout  & ((reg_a_out[3]))) # (!\Selector23~0_combout  & (\PC1|pc_out [3]))

	.dataa(\PC1|pc_out [3]),
	.datab(gnd),
	.datac(reg_a_out[3]),
	.datad(\Selector23~0_combout ),
	.cin(gnd),
	.combout(\Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector27~0 .lut_mask = 16'hF0AA;
defparam \Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N2
fiftyfivenm_lcell_comb \ALU1|ShiftLeft0~3 (
// Equation(s):
// \ALU1|ShiftLeft0~3_combout  = (!\Selector23~3_combout  & ((\Selector35~5_combout  & (\Selector28~0_combout )) # (!\Selector35~5_combout  & ((\Selector27~0_combout )))))

	.dataa(\Selector23~3_combout ),
	.datab(\Selector28~0_combout ),
	.datac(\Selector35~5_combout ),
	.datad(\Selector27~0_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftLeft0~3 .lut_mask = 16'h4540;
defparam \ALU1|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \pc_set_val[4]~input (
	.i(pc_set_val[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\pc_set_val[4]~input_o ));
// synopsys translate_off
defparam \pc_set_val[4]~input .bus_hold = "false";
defparam \pc_set_val[4]~input .listen_to_nsleep_signal = "false";
defparam \pc_set_val[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N14
fiftyfivenm_lcell_comb \ALU1|Add1~8 (
// Equation(s):
// \ALU1|Add1~8_combout  = ((\Selector31~1_combout  $ (\Selector26~1_combout  $ (\ALU1|Add1~7 )))) # (GND)
// \ALU1|Add1~9  = CARRY((\Selector31~1_combout  & (\Selector26~1_combout  & !\ALU1|Add1~7 )) # (!\Selector31~1_combout  & ((\Selector26~1_combout ) # (!\ALU1|Add1~7 ))))

	.dataa(\Selector31~1_combout ),
	.datab(\Selector26~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU1|Add1~7 ),
	.combout(\ALU1|Add1~8_combout ),
	.cout(\ALU1|Add1~9 ));
// synopsys translate_off
defparam \ALU1|Add1~8 .lut_mask = 16'h964D;
defparam \ALU1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N8
fiftyfivenm_lcell_comb \ALU1|Add0~8 (
// Equation(s):
// \ALU1|Add0~8_combout  = ((\Selector26~1_combout  $ (\Selector31~1_combout  $ (!\ALU1|Add0~7 )))) # (GND)
// \ALU1|Add0~9  = CARRY((\Selector26~1_combout  & ((\Selector31~1_combout ) # (!\ALU1|Add0~7 ))) # (!\Selector26~1_combout  & (\Selector31~1_combout  & !\ALU1|Add0~7 )))

	.dataa(\Selector26~1_combout ),
	.datab(\Selector31~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU1|Add0~7 ),
	.combout(\ALU1|Add0~8_combout ),
	.cout(\ALU1|Add0~9 ));
// synopsys translate_off
defparam \ALU1|Add0~8 .lut_mask = 16'h698E;
defparam \ALU1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N30
fiftyfivenm_lcell_comb \ALU1|Mux3~2 (
// Equation(s):
// \ALU1|Mux3~2_combout  = (\Selector36~0_combout  & (\alu_op[0]~2_combout )) # (!\Selector36~0_combout  & ((\alu_op[0]~2_combout  & (\ALU1|Add1~8_combout )) # (!\alu_op[0]~2_combout  & ((\ALU1|Add0~8_combout )))))

	.dataa(\Selector36~0_combout ),
	.datab(\alu_op[0]~2_combout ),
	.datac(\ALU1|Add1~8_combout ),
	.datad(\ALU1|Add0~8_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux3~2 .lut_mask = 16'hD9C8;
defparam \ALU1|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N12
fiftyfivenm_lcell_comb \ALU1|Mux3~3 (
// Equation(s):
// \ALU1|Mux3~3_combout  = (\Selector36~0_combout  & ((\Selector26~1_combout  & ((!\ALU1|Mux3~2_combout ) # (!\Selector31~1_combout ))) # (!\Selector26~1_combout  & ((\Selector31~1_combout ) # (\ALU1|Mux3~2_combout ))))) # (!\Selector36~0_combout  & 
// (((\ALU1|Mux3~2_combout ))))

	.dataa(\Selector26~1_combout ),
	.datab(\Selector36~0_combout ),
	.datac(\Selector31~1_combout ),
	.datad(\ALU1|Mux3~2_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux3~3 .lut_mask = 16'h7FC8;
defparam \ALU1|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N2
fiftyfivenm_lcell_comb \ALU1|Mux3~4 (
// Equation(s):
// \ALU1|Mux3~4_combout  = (\alu_op[2]~0_combout  & (\ALU1|Mux3~1_combout )) # (!\alu_op[2]~0_combout  & ((\ALU1|Mux3~3_combout )))

	.dataa(\alu_op[2]~0_combout ),
	.datab(gnd),
	.datac(\ALU1|Mux3~1_combout ),
	.datad(\ALU1|Mux3~3_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux3~4 .lut_mask = 16'hF5A0;
defparam \ALU1|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N0
fiftyfivenm_lcell_comb \PC1|pc_out[4]~4 (
// Equation(s):
// \PC1|pc_out[4]~4_combout  = (\curr_state.CYCLE_1~q  & ((\ALU1|Mux3~4_combout ))) # (!\curr_state.CYCLE_1~q  & (\pc_set_val[4]~input_o ))

	.dataa(\curr_state.CYCLE_1~q ),
	.datab(\pc_set_val[4]~input_o ),
	.datac(gnd),
	.datad(\ALU1|Mux3~4_combout ),
	.cin(gnd),
	.combout(\PC1|pc_out[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \PC1|pc_out[4]~4 .lut_mask = 16'hEE44;
defparam \PC1|pc_out[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N4
fiftyfivenm_lcell_comb \pc_in~4 (
// Equation(s):
// \pc_in~4_combout  = (\always1~0_combout  & ((\alu_op[2]~0_combout  & (\ALU1|Mux3~1_combout )) # (!\alu_op[2]~0_combout  & ((\ALU1|Mux3~3_combout )))))

	.dataa(\always1~0_combout ),
	.datab(\alu_op[2]~0_combout ),
	.datac(\ALU1|Mux3~1_combout ),
	.datad(\ALU1|Mux3~3_combout ),
	.cin(gnd),
	.combout(\pc_in~4_combout ),
	.cout());
// synopsys translate_off
defparam \pc_in~4 .lut_mask = 16'hA280;
defparam \pc_in~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N1
dffeas \PC1|pc_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC1|pc_out[4]~4_combout ),
	.asdata(\pc_in~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PC1|pc_out[7]~10_combout ),
	.sload(\curr_state.CYCLE_3~q ),
	.ena(\PC1|pc_out[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC1|pc_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC1|pc_out[4] .is_wysiwyg = "true";
defparam \PC1|pc_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N20
fiftyfivenm_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = (\Selector23~0_combout  & ((reg_a_out[4]))) # (!\Selector23~0_combout  & (\PC1|pc_out [4]))

	.dataa(\PC1|pc_out [4]),
	.datab(reg_a_out[4]),
	.datac(gnd),
	.datad(\Selector23~0_combout ),
	.cin(gnd),
	.combout(\Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~0 .lut_mask = 16'hCCAA;
defparam \Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N12
fiftyfivenm_lcell_comb \ALU1|ShiftRight0~1 (
// Equation(s):
// \ALU1|ShiftRight0~1_combout  = (!\Selector23~3_combout  & ((\Selector35~5_combout  & (\Selector26~0_combout )) # (!\Selector35~5_combout  & ((\Selector27~0_combout )))))

	.dataa(\Selector23~3_combout ),
	.datab(\Selector26~0_combout ),
	.datac(\Selector35~5_combout ),
	.datad(\Selector27~0_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftRight0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftRight0~1 .lut_mask = 16'h4540;
defparam \ALU1|ShiftRight0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N24
fiftyfivenm_lcell_comb \ALU1|Mux4~0 (
// Equation(s):
// \ALU1|Mux4~0_combout  = (\alu_op[0]~2_combout  & (((\Selector34~4_combout ) # (\ALU1|ShiftRight0~1_combout )))) # (!\alu_op[0]~2_combout  & (\ALU1|ShiftLeft0~3_combout  & (!\Selector34~4_combout )))

	.dataa(\alu_op[0]~2_combout ),
	.datab(\ALU1|ShiftLeft0~3_combout ),
	.datac(\Selector34~4_combout ),
	.datad(\ALU1|ShiftRight0~1_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux4~0 .lut_mask = 16'hAEA4;
defparam \ALU1|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N26
fiftyfivenm_lcell_comb \ALU1|Mux4~1 (
// Equation(s):
// \ALU1|Mux4~1_combout  = (\Selector34~4_combout  & ((\ALU1|Mux4~0_combout  & (\ALU1|ShiftRight0~3_combout )) # (!\ALU1|Mux4~0_combout  & ((\ALU1|ShiftLeft0~1_combout ))))) # (!\Selector34~4_combout  & (((\ALU1|Mux4~0_combout ))))

	.dataa(\Selector34~4_combout ),
	.datab(\ALU1|ShiftRight0~3_combout ),
	.datac(\ALU1|ShiftLeft0~1_combout ),
	.datad(\ALU1|Mux4~0_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux4~1 .lut_mask = 16'hDDA0;
defparam \ALU1|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N24
fiftyfivenm_lcell_comb \alu_reg_out~4 (
// Equation(s):
// \alu_reg_out~4_combout  = (!\rst~input_o  & ((\alu_op[2]~0_combout  & (\ALU1|Mux4~1_combout )) # (!\alu_op[2]~0_combout  & ((\ALU1|Mux4~3_combout )))))

	.dataa(\rst~input_o ),
	.datab(\alu_op[2]~0_combout ),
	.datac(\ALU1|Mux4~1_combout ),
	.datad(\ALU1|Mux4~3_combout ),
	.cin(gnd),
	.combout(\alu_reg_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \alu_reg_out~4 .lut_mask = 16'h5140;
defparam \alu_reg_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N24
fiftyfivenm_lcell_comb \z_flag_out~0 (
// Equation(s):
// \z_flag_out~0_combout  = (\Selector23~0_combout ) # (\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector23~0_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\z_flag_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \z_flag_out~0 .lut_mask = 16'hFFF0;
defparam \z_flag_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N25
dffeas \alu_reg_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_reg_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\z_flag_out~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alu_reg_out[3]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_reg_out[3] .is_wysiwyg = "true";
defparam \alu_reg_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y37_N13
dffeas \mdr_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instr_reg_out~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mdr_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr_out[3]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_out[3] .is_wysiwyg = "true";
defparam \mdr_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N26
fiftyfivenm_lcell_comb \RF1|rf~13 (
// Equation(s):
// \RF1|rf~13_combout  = (\RF1|rf~0_combout  & ((instr_reg_out[3] & (alu_reg_out[3])) # (!instr_reg_out[3] & ((mdr_out[3])))))

	.dataa(instr_reg_out[3]),
	.datab(alu_reg_out[3]),
	.datac(mdr_out[3]),
	.datad(\RF1|rf~0_combout ),
	.cin(gnd),
	.combout(\RF1|rf~13_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf~13 .lut_mask = 16'hD800;
defparam \RF1|rf~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N16
fiftyfivenm_lcell_comb \RF1|rf~14 (
// Equation(s):
// \RF1|rf~14_combout  = (!\rst~input_o  & ((\RF1|rf~13_combout ) # ((\RF1|rf~3_combout  & alu_reg_out[3]))))

	.dataa(\rst~input_o ),
	.datab(\RF1|rf~3_combout ),
	.datac(alu_reg_out[3]),
	.datad(\RF1|rf~13_combout ),
	.cin(gnd),
	.combout(\RF1|rf~14_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf~14 .lut_mask = 16'h5540;
defparam \RF1|rf~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N13
dffeas \RF1|rf[2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|rf~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|rf[2][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[2][3] .is_wysiwyg = "true";
defparam \RF1|rf[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N22
fiftyfivenm_lcell_comb \reg_b_out~6 (
// Equation(s):
// \reg_b_out~6_combout  = (\rf_reg_b_in[0]~1_combout  & (((\rf_reg_b_in[1]~0_combout )))) # (!\rf_reg_b_in[0]~1_combout  & ((\rf_reg_b_in[1]~0_combout  & (\RF1|rf[2][3]~q )) # (!\rf_reg_b_in[1]~0_combout  & ((\RF1|rf[0][3]~q )))))

	.dataa(\RF1|rf[2][3]~q ),
	.datab(\rf_reg_b_in[0]~1_combout ),
	.datac(\RF1|rf[0][3]~q ),
	.datad(\rf_reg_b_in[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_b_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_b_out~6 .lut_mask = 16'hEE30;
defparam \reg_b_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N4
fiftyfivenm_lcell_comb \reg_b_out~7 (
// Equation(s):
// \reg_b_out~7_combout  = (\reg_b_out~6_combout  & (((\RF1|rf[3][3]~q ) # (!\rf_reg_b_in[0]~1_combout )))) # (!\reg_b_out~6_combout  & (\RF1|rf[1][3]~q  & (\rf_reg_b_in[0]~1_combout )))

	.dataa(\reg_b_out~6_combout ),
	.datab(\RF1|rf[1][3]~q ),
	.datac(\rf_reg_b_in[0]~1_combout ),
	.datad(\RF1|rf[3][3]~q ),
	.cin(gnd),
	.combout(\reg_b_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \reg_b_out~7 .lut_mask = 16'hEA4A;
defparam \reg_b_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y35_N5
dffeas \reg_b_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_b_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_a_out[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b_out[3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b_out[3] .is_wysiwyg = "true";
defparam \reg_b_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N28
fiftyfivenm_lcell_comb \Selector32~1 (
// Equation(s):
// \Selector32~1_combout  = (\mem_we~0_combout  & ((\alu_in_b~0_combout ) # ((reg_b_out[3] & !\alu_in_b[5]~1_combout ))))

	.dataa(\alu_in_b~0_combout ),
	.datab(reg_b_out[3]),
	.datac(\alu_in_b[5]~1_combout ),
	.datad(\mem_we~0_combout ),
	.cin(gnd),
	.combout(\Selector32~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector32~1 .lut_mask = 16'hAE00;
defparam \Selector32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y35_N22
fiftyfivenm_lcell_comb \Selector32~2 (
// Equation(s):
// \Selector32~2_combout  = (\Selector32~0_combout ) # ((\Selector32~1_combout ) # ((instr_reg_out[6] & \curr_state~15_combout )))

	.dataa(instr_reg_out[6]),
	.datab(\curr_state~15_combout ),
	.datac(\Selector32~0_combout ),
	.datad(\Selector32~1_combout ),
	.cin(gnd),
	.combout(\Selector32~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector32~2 .lut_mask = 16'hFFF8;
defparam \Selector32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N16
fiftyfivenm_lcell_comb \ALU1|Add1~10 (
// Equation(s):
// \ALU1|Add1~10_combout  = (\Selector25~1_combout  & ((\alu_in_b[5]~3_combout  & (!\ALU1|Add1~9 )) # (!\alu_in_b[5]~3_combout  & (\ALU1|Add1~9  & VCC)))) # (!\Selector25~1_combout  & ((\alu_in_b[5]~3_combout  & ((\ALU1|Add1~9 ) # (GND))) # 
// (!\alu_in_b[5]~3_combout  & (!\ALU1|Add1~9 ))))
// \ALU1|Add1~11  = CARRY((\Selector25~1_combout  & (\alu_in_b[5]~3_combout  & !\ALU1|Add1~9 )) # (!\Selector25~1_combout  & ((\alu_in_b[5]~3_combout ) # (!\ALU1|Add1~9 ))))

	.dataa(\Selector25~1_combout ),
	.datab(\alu_in_b[5]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU1|Add1~9 ),
	.combout(\ALU1|Add1~10_combout ),
	.cout(\ALU1|Add1~11 ));
// synopsys translate_off
defparam \ALU1|Add1~10 .lut_mask = 16'h694D;
defparam \ALU1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N18
fiftyfivenm_lcell_comb \ALU1|Add1~12 (
// Equation(s):
// \ALU1|Add1~12_combout  = ((\Selector24~1_combout  $ (\alu_in_b[6]~4_combout  $ (\ALU1|Add1~11 )))) # (GND)
// \ALU1|Add1~13  = CARRY((\Selector24~1_combout  & ((!\ALU1|Add1~11 ) # (!\alu_in_b[6]~4_combout ))) # (!\Selector24~1_combout  & (!\alu_in_b[6]~4_combout  & !\ALU1|Add1~11 )))

	.dataa(\Selector24~1_combout ),
	.datab(\alu_in_b[6]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\ALU1|Add1~11 ),
	.combout(\ALU1|Add1~12_combout ),
	.cout(\ALU1|Add1~13 ));
// synopsys translate_off
defparam \ALU1|Add1~12 .lut_mask = 16'h962B;
defparam \ALU1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N16
fiftyfivenm_lcell_comb \ALU1|Mux1~3 (
// Equation(s):
// \ALU1|Mux1~3_combout  = (\Selector36~0_combout  & (\ALU1|Mux1~2_combout )) # (!\Selector36~0_combout  & ((\ALU1|Mux1~2_combout  & ((\ALU1|Add1~12_combout ))) # (!\ALU1|Mux1~2_combout  & (\ALU1|Add0~12_combout ))))

	.dataa(\Selector36~0_combout ),
	.datab(\ALU1|Mux1~2_combout ),
	.datac(\ALU1|Add0~12_combout ),
	.datad(\ALU1|Add1~12_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux1~3 .lut_mask = 16'hDC98;
defparam \ALU1|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N18
fiftyfivenm_lcell_comb \alu_reg_out~7 (
// Equation(s):
// \alu_reg_out~7_combout  = (!\rst~input_o  & ((\alu_op[2]~0_combout  & (\ALU1|Mux1~1_combout )) # (!\alu_op[2]~0_combout  & ((\ALU1|Mux1~3_combout )))))

	.dataa(\alu_op[2]~0_combout ),
	.datab(\rst~input_o ),
	.datac(\ALU1|Mux1~1_combout ),
	.datad(\ALU1|Mux1~3_combout ),
	.cin(gnd),
	.combout(\alu_reg_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \alu_reg_out~7 .lut_mask = 16'h3120;
defparam \alu_reg_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N19
dffeas \alu_reg_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_reg_out~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\z_flag_out~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alu_reg_out[6]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_reg_out[6] .is_wysiwyg = "true";
defparam \alu_reg_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y37_N7
dffeas \mdr_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instr_reg_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mdr_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr_out[6]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_out[6] .is_wysiwyg = "true";
defparam \mdr_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N2
fiftyfivenm_lcell_comb \RF1|rf~19 (
// Equation(s):
// \RF1|rf~19_combout  = (\RF1|rf~0_combout  & ((instr_reg_out[3] & (alu_reg_out[6])) # (!instr_reg_out[3] & ((mdr_out[6])))))

	.dataa(instr_reg_out[3]),
	.datab(\RF1|rf~0_combout ),
	.datac(alu_reg_out[6]),
	.datad(mdr_out[6]),
	.cin(gnd),
	.combout(\RF1|rf~19_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf~19 .lut_mask = 16'hC480;
defparam \RF1|rf~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N4
fiftyfivenm_lcell_comb \RF1|rf~20 (
// Equation(s):
// \RF1|rf~20_combout  = (!\rst~input_o  & ((\RF1|rf~19_combout ) # ((alu_reg_out[6] & \RF1|rf~3_combout ))))

	.dataa(\rst~input_o ),
	.datab(alu_reg_out[6]),
	.datac(\RF1|rf~3_combout ),
	.datad(\RF1|rf~19_combout ),
	.cin(gnd),
	.combout(\RF1|rf~20_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf~20 .lut_mask = 16'h5540;
defparam \RF1|rf~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N11
dffeas \RF1|rf[0][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|rf~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|rf[0][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[0][6] .is_wysiwyg = "true";
defparam \RF1|rf[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N18
fiftyfivenm_lcell_comb \reg_a_out~13 (
// Equation(s):
// \reg_a_out~13_combout  = (\rf_reg_a_in[0]~1_combout  & (((\RF1|rf[1][6]~q ) # (\rf_reg_a_in[1]~0_combout )))) # (!\rf_reg_a_in[0]~1_combout  & (\RF1|rf[0][6]~q  & ((!\rf_reg_a_in[1]~0_combout ))))

	.dataa(\RF1|rf[0][6]~q ),
	.datab(\rf_reg_a_in[0]~1_combout ),
	.datac(\RF1|rf[1][6]~q ),
	.datad(\rf_reg_a_in[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_a_out~13_combout ),
	.cout());
// synopsys translate_off
defparam \reg_a_out~13 .lut_mask = 16'hCCE2;
defparam \reg_a_out~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N26
fiftyfivenm_lcell_comb \reg_a_out~14 (
// Equation(s):
// \reg_a_out~14_combout  = (\rf_reg_a_in[1]~0_combout  & ((\reg_a_out~13_combout  & (\RF1|rf[3][6]~q )) # (!\reg_a_out~13_combout  & ((\RF1|rf[2][6]~q ))))) # (!\rf_reg_a_in[1]~0_combout  & (\reg_a_out~13_combout ))

	.dataa(\rf_reg_a_in[1]~0_combout ),
	.datab(\reg_a_out~13_combout ),
	.datac(\RF1|rf[3][6]~q ),
	.datad(\RF1|rf[2][6]~q ),
	.cin(gnd),
	.combout(\reg_a_out~14_combout ),
	.cout());
// synopsys translate_off
defparam \reg_a_out~14 .lut_mask = 16'hE6C4;
defparam \reg_a_out~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N27
dffeas \reg_a_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_a_out~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_a_out[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a_out[6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a_out[6] .is_wysiwyg = "true";
defparam \reg_a_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N0
fiftyfivenm_lcell_comb \Selector24~1 (
// Equation(s):
// \Selector24~1_combout  = (!\Selector23~3_combout  & ((\Selector23~0_combout  & (reg_a_out[6])) # (!\Selector23~0_combout  & ((\PC1|pc_out [6])))))

	.dataa(reg_a_out[6]),
	.datab(\Selector23~3_combout ),
	.datac(\Selector23~0_combout ),
	.datad(\PC1|pc_out [6]),
	.cin(gnd),
	.combout(\Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector24~1 .lut_mask = 16'h2320;
defparam \Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N14
fiftyfivenm_lcell_comb \ALU1|Add0~14 (
// Equation(s):
// \ALU1|Add0~14_combout  = \Selector23~5_combout  $ (\ALU1|Add0~13  $ (\alu_in_b[7]~5_combout ))

	.dataa(\Selector23~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu_in_b[7]~5_combout ),
	.cin(\ALU1|Add0~13 ),
	.combout(\ALU1|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Add0~14 .lut_mask = 16'hA55A;
defparam \ALU1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N20
fiftyfivenm_lcell_comb \ALU1|Add1~14 (
// Equation(s):
// \ALU1|Add1~14_combout  = \Selector23~5_combout  $ (\ALU1|Add1~13  $ (!\alu_in_b[7]~5_combout ))

	.dataa(\Selector23~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\alu_in_b[7]~5_combout ),
	.cin(\ALU1|Add1~13 ),
	.combout(\ALU1|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Add1~14 .lut_mask = 16'h5AA5;
defparam \ALU1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N28
fiftyfivenm_lcell_comb \ALU1|Mux0~6 (
// Equation(s):
// \ALU1|Mux0~6_combout  = (\Selector36~0_combout  & (\ALU1|Mux0~5_combout )) # (!\Selector36~0_combout  & ((\ALU1|Mux0~5_combout  & ((\ALU1|Add1~14_combout ))) # (!\ALU1|Mux0~5_combout  & (\ALU1|Add0~14_combout ))))

	.dataa(\Selector36~0_combout ),
	.datab(\ALU1|Mux0~5_combout ),
	.datac(\ALU1|Add0~14_combout ),
	.datad(\ALU1|Add1~14_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux0~6 .lut_mask = 16'hDC98;
defparam \ALU1|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N2
fiftyfivenm_lcell_comb \alu_reg_out~0 (
// Equation(s):
// \alu_reg_out~0_combout  = (!\rst~input_o  & ((\alu_op[2]~0_combout  & (\ALU1|Mux0~4_combout )) # (!\alu_op[2]~0_combout  & ((\ALU1|Mux0~6_combout )))))

	.dataa(\alu_op[2]~0_combout ),
	.datab(\rst~input_o ),
	.datac(\ALU1|Mux0~4_combout ),
	.datad(\ALU1|Mux0~6_combout ),
	.cin(gnd),
	.combout(\alu_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \alu_reg_out~0 .lut_mask = 16'h3120;
defparam \alu_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N3
dffeas \alu_reg_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\z_flag_out~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alu_reg_out[7]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_reg_out[7] .is_wysiwyg = "true";
defparam \alu_reg_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N30
fiftyfivenm_lcell_comb \RF1|rf~21 (
// Equation(s):
// \RF1|rf~21_combout  = (\RF1|rf~0_combout  & ((instr_reg_out[3] & ((alu_reg_out[7]))) # (!instr_reg_out[3] & (mdr_out[7]))))

	.dataa(mdr_out[7]),
	.datab(alu_reg_out[7]),
	.datac(instr_reg_out[3]),
	.datad(\RF1|rf~0_combout ),
	.cin(gnd),
	.combout(\RF1|rf~21_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf~21 .lut_mask = 16'hCA00;
defparam \RF1|rf~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N30
fiftyfivenm_lcell_comb \RF1|rf~22 (
// Equation(s):
// \RF1|rf~22_combout  = (!\rst~input_o  & ((\RF1|rf~21_combout ) # ((alu_reg_out[7] & \RF1|rf~3_combout ))))

	.dataa(\RF1|rf~21_combout ),
	.datab(alu_reg_out[7]),
	.datac(\rst~input_o ),
	.datad(\RF1|rf~3_combout ),
	.cin(gnd),
	.combout(\RF1|rf~22_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf~22 .lut_mask = 16'h0E0A;
defparam \RF1|rf~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N2
fiftyfivenm_lcell_comb \RF1|rf[3][7]~feeder (
// Equation(s):
// \RF1|rf[3][7]~feeder_combout  = \RF1|rf~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RF1|rf~22_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF1|rf[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf[3][7]~feeder .lut_mask = 16'hF0F0;
defparam \RF1|rf[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y36_N3
dffeas \RF1|rf[3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF1|rf[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|rf[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[3][7] .is_wysiwyg = "true";
defparam \RF1|rf[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N20
fiftyfivenm_lcell_comb \reg_a_out~15 (
// Equation(s):
// \reg_a_out~15_combout  = (\rf_reg_a_in[1]~0_combout  & (((\RF1|rf[2][7]~q ) # (\rf_reg_a_in[0]~1_combout )))) # (!\rf_reg_a_in[1]~0_combout  & (\RF1|rf[0][7]~q  & ((!\rf_reg_a_in[0]~1_combout ))))

	.dataa(\RF1|rf[0][7]~q ),
	.datab(\rf_reg_a_in[1]~0_combout ),
	.datac(\RF1|rf[2][7]~q ),
	.datad(\rf_reg_a_in[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_a_out~15_combout ),
	.cout());
// synopsys translate_off
defparam \reg_a_out~15 .lut_mask = 16'hCCE2;
defparam \reg_a_out~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N8
fiftyfivenm_lcell_comb \reg_a_out~16 (
// Equation(s):
// \reg_a_out~16_combout  = (\rf_reg_a_in[0]~1_combout  & ((\reg_a_out~15_combout  & (\RF1|rf[3][7]~q )) # (!\reg_a_out~15_combout  & ((\RF1|rf[1][7]~q ))))) # (!\rf_reg_a_in[0]~1_combout  & (((\reg_a_out~15_combout ))))

	.dataa(\RF1|rf[3][7]~q ),
	.datab(\rf_reg_a_in[0]~1_combout ),
	.datac(\reg_a_out~15_combout ),
	.datad(\RF1|rf[1][7]~q ),
	.cin(gnd),
	.combout(\reg_a_out~16_combout ),
	.cout());
// synopsys translate_off
defparam \reg_a_out~16 .lut_mask = 16'hBCB0;
defparam \reg_a_out~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y35_N9
dffeas \reg_a_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_a_out~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_a_out[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a_out[7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a_out[7] .is_wysiwyg = "true";
defparam \reg_a_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N30
fiftyfivenm_lcell_comb \Selector23~5 (
// Equation(s):
// \Selector23~5_combout  = (!\Selector23~3_combout  & ((\Selector23~0_combout  & ((reg_a_out[7]))) # (!\Selector23~0_combout  & (\PC1|pc_out [7]))))

	.dataa(\PC1|pc_out [7]),
	.datab(reg_a_out[7]),
	.datac(\Selector23~3_combout ),
	.datad(\Selector23~0_combout ),
	.cin(gnd),
	.combout(\Selector23~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~5 .lut_mask = 16'h0C0A;
defparam \Selector23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N30
fiftyfivenm_lcell_comb \ALU1|Mux0~0 (
// Equation(s):
// \ALU1|Mux0~0_combout  = (\Selector34~4_combout ) # (\alu_op[0]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector34~4_combout ),
	.datad(\alu_op[0]~2_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux0~0 .lut_mask = 16'hFFF0;
defparam \ALU1|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N10
fiftyfivenm_lcell_comb \ALU1|Mux0~1 (
// Equation(s):
// \ALU1|Mux0~1_combout  = \Selector34~4_combout  $ (!\alu_op[0]~2_combout )

	.dataa(gnd),
	.datab(\Selector34~4_combout ),
	.datac(\alu_op[0]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU1|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux0~1 .lut_mask = 16'hC3C3;
defparam \ALU1|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N18
fiftyfivenm_lcell_comb \ALU1|Mux0~2 (
// Equation(s):
// \ALU1|Mux0~2_combout  = (\alu_op[0]~2_combout ) # ((!\Selector34~4_combout  & \Selector35~5_combout ))

	.dataa(gnd),
	.datab(\Selector34~4_combout ),
	.datac(\alu_op[0]~2_combout ),
	.datad(\Selector35~5_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux0~2 .lut_mask = 16'hF3F0;
defparam \ALU1|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N4
fiftyfivenm_lcell_comb \ALU1|ShiftLeft0~5 (
// Equation(s):
// \ALU1|ShiftLeft0~5_combout  = (!\Selector23~3_combout  & ((\Selector35~5_combout  & ((\Selector26~0_combout ))) # (!\Selector35~5_combout  & (\Selector25~0_combout ))))

	.dataa(\Selector25~0_combout ),
	.datab(\Selector23~3_combout ),
	.datac(\Selector35~5_combout ),
	.datad(\Selector26~0_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftLeft0~5 .lut_mask = 16'h3202;
defparam \ALU1|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N10
fiftyfivenm_lcell_comb \ALU1|ShiftRight0~5 (
// Equation(s):
// \ALU1|ShiftRight0~5_combout  = (!\Selector35~5_combout  & (!\Selector23~3_combout  & \Selector23~4_combout ))

	.dataa(gnd),
	.datab(\Selector35~5_combout ),
	.datac(\Selector23~3_combout ),
	.datad(\Selector23~4_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftRight0~5 .lut_mask = 16'h0300;
defparam \ALU1|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N24
fiftyfivenm_lcell_comb \ALU1|Mux0~3 (
// Equation(s):
// \ALU1|Mux0~3_combout  = (\ALU1|Mux0~1_combout  & (!\ALU1|Mux0~2_combout )) # (!\ALU1|Mux0~1_combout  & ((\ALU1|Mux0~2_combout  & ((\ALU1|ShiftRight0~5_combout ))) # (!\ALU1|Mux0~2_combout  & (\ALU1|ShiftLeft0~5_combout ))))

	.dataa(\ALU1|Mux0~1_combout ),
	.datab(\ALU1|Mux0~2_combout ),
	.datac(\ALU1|ShiftLeft0~5_combout ),
	.datad(\ALU1|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux0~3 .lut_mask = 16'h7632;
defparam \ALU1|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N14
fiftyfivenm_lcell_comb \ALU1|Mux0~4 (
// Equation(s):
// \ALU1|Mux0~4_combout  = (\ALU1|Mux0~0_combout  & (((\ALU1|Mux0~3_combout )))) # (!\ALU1|Mux0~0_combout  & ((\ALU1|Mux0~3_combout  & (\Selector23~5_combout )) # (!\ALU1|Mux0~3_combout  & ((\Selector24~1_combout )))))

	.dataa(\Selector23~5_combout ),
	.datab(\Selector24~1_combout ),
	.datac(\ALU1|Mux0~0_combout ),
	.datad(\ALU1|Mux0~3_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux0~4 .lut_mask = 16'hFA0C;
defparam \ALU1|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N18
fiftyfivenm_lcell_comb \ALU1|Mux0~7 (
// Equation(s):
// \ALU1|Mux0~7_combout  = (\alu_op[2]~0_combout  & (\ALU1|Mux0~4_combout )) # (!\alu_op[2]~0_combout  & ((\ALU1|Mux0~6_combout )))

	.dataa(gnd),
	.datab(\alu_op[2]~0_combout ),
	.datac(\ALU1|Mux0~4_combout ),
	.datad(\ALU1|Mux0~6_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux0~7 .lut_mask = 16'hF3C0;
defparam \ALU1|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N22
fiftyfivenm_lcell_comb \PC1|pc_out[7]~7 (
// Equation(s):
// \PC1|pc_out[7]~7_combout  = (\curr_state.CYCLE_1~q  & ((\ALU1|Mux0~7_combout ))) # (!\curr_state.CYCLE_1~q  & (\pc_set_val[7]~input_o ))

	.dataa(\pc_set_val[7]~input_o ),
	.datab(\curr_state.CYCLE_1~q ),
	.datac(gnd),
	.datad(\ALU1|Mux0~7_combout ),
	.cin(gnd),
	.combout(\PC1|pc_out[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \PC1|pc_out[7]~7 .lut_mask = 16'hEE22;
defparam \PC1|pc_out[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N8
fiftyfivenm_lcell_comb \pc_in~7 (
// Equation(s):
// \pc_in~7_combout  = (\always1~0_combout  & ((\alu_op[2]~0_combout  & (\ALU1|Mux0~4_combout )) # (!\alu_op[2]~0_combout  & ((\ALU1|Mux0~6_combout )))))

	.dataa(\always1~0_combout ),
	.datab(\alu_op[2]~0_combout ),
	.datac(\ALU1|Mux0~4_combout ),
	.datad(\ALU1|Mux0~6_combout ),
	.cin(gnd),
	.combout(\pc_in~7_combout ),
	.cout());
// synopsys translate_off
defparam \pc_in~7 .lut_mask = 16'hA280;
defparam \pc_in~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N23
dffeas \PC1|pc_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC1|pc_out[7]~7_combout ),
	.asdata(\pc_in~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PC1|pc_out[7]~10_combout ),
	.sload(\curr_state.CYCLE_3~q ),
	.ena(\PC1|pc_out[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC1|pc_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC1|pc_out[7] .is_wysiwyg = "true";
defparam \PC1|pc_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N16
fiftyfivenm_lcell_comb \Selector23~4 (
// Equation(s):
// \Selector23~4_combout  = (\Selector23~0_combout  & ((reg_a_out[7]))) # (!\Selector23~0_combout  & (\PC1|pc_out [7]))

	.dataa(\PC1|pc_out [7]),
	.datab(reg_a_out[7]),
	.datac(gnd),
	.datad(\Selector23~0_combout ),
	.cin(gnd),
	.combout(\Selector23~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~4 .lut_mask = 16'hCCAA;
defparam \Selector23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N10
fiftyfivenm_lcell_comb \ALU1|ShiftRight0~4 (
// Equation(s):
// \ALU1|ShiftRight0~4_combout  = (!\Selector23~3_combout  & ((\Selector35~5_combout  & (\Selector23~4_combout )) # (!\Selector35~5_combout  & ((\Selector24~0_combout )))))

	.dataa(\Selector23~4_combout ),
	.datab(\Selector35~5_combout ),
	.datac(\Selector23~3_combout ),
	.datad(\Selector24~0_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftRight0~4 .lut_mask = 16'h0B08;
defparam \ALU1|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N26
fiftyfivenm_lcell_comb \ALU1|ShiftLeft0~4 (
// Equation(s):
// \ALU1|ShiftLeft0~4_combout  = (!\Selector23~3_combout  & ((\Selector35~5_combout  & ((\Selector27~0_combout ))) # (!\Selector35~5_combout  & (\Selector26~0_combout ))))

	.dataa(\Selector23~3_combout ),
	.datab(\Selector26~0_combout ),
	.datac(\Selector35~5_combout ),
	.datad(\Selector27~0_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftLeft0~4 .lut_mask = 16'h5404;
defparam \ALU1|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N12
fiftyfivenm_lcell_comb \ALU1|Mux3~0 (
// Equation(s):
// \ALU1|Mux3~0_combout  = (\Selector34~4_combout  & (\alu_op[0]~2_combout )) # (!\Selector34~4_combout  & ((\alu_op[0]~2_combout  & ((\ALU1|ShiftRight0~2_combout ))) # (!\alu_op[0]~2_combout  & (\ALU1|ShiftLeft0~4_combout ))))

	.dataa(\Selector34~4_combout ),
	.datab(\alu_op[0]~2_combout ),
	.datac(\ALU1|ShiftLeft0~4_combout ),
	.datad(\ALU1|ShiftRight0~2_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux3~0 .lut_mask = 16'hDC98;
defparam \ALU1|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N16
fiftyfivenm_lcell_comb \ALU1|ShiftLeft0~2 (
// Equation(s):
// \ALU1|ShiftLeft0~2_combout  = (!\Selector23~3_combout  & ((\Selector35~5_combout  & (\Selector29~1_combout )) # (!\Selector35~5_combout  & ((\Selector28~0_combout )))))

	.dataa(\Selector35~5_combout ),
	.datab(\Selector29~1_combout ),
	.datac(\Selector23~3_combout ),
	.datad(\Selector28~0_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftLeft0~2 .lut_mask = 16'h0D08;
defparam \ALU1|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N30
fiftyfivenm_lcell_comb \ALU1|Mux3~1 (
// Equation(s):
// \ALU1|Mux3~1_combout  = (\Selector34~4_combout  & ((\ALU1|Mux3~0_combout  & (\ALU1|ShiftRight0~4_combout )) # (!\ALU1|Mux3~0_combout  & ((\ALU1|ShiftLeft0~2_combout ))))) # (!\Selector34~4_combout  & (((\ALU1|Mux3~0_combout ))))

	.dataa(\ALU1|ShiftRight0~4_combout ),
	.datab(\Selector34~4_combout ),
	.datac(\ALU1|Mux3~0_combout ),
	.datad(\ALU1|ShiftLeft0~2_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux3~1 .lut_mask = 16'hBCB0;
defparam \ALU1|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N10
fiftyfivenm_lcell_comb \alu_reg_out~5 (
// Equation(s):
// \alu_reg_out~5_combout  = (!\rst~input_o  & ((\alu_op[2]~0_combout  & (\ALU1|Mux3~1_combout )) # (!\alu_op[2]~0_combout  & ((\ALU1|Mux3~3_combout )))))

	.dataa(\rst~input_o ),
	.datab(\alu_op[2]~0_combout ),
	.datac(\ALU1|Mux3~1_combout ),
	.datad(\ALU1|Mux3~3_combout ),
	.cin(gnd),
	.combout(\alu_reg_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \alu_reg_out~5 .lut_mask = 16'h5140;
defparam \alu_reg_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N11
dffeas \alu_reg_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_reg_out~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\z_flag_out~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alu_reg_out[4]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_reg_out[4] .is_wysiwyg = "true";
defparam \alu_reg_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y37_N5
dffeas \mdr_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instr_reg_out~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mdr_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr_out[4]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_out[4] .is_wysiwyg = "true";
defparam \mdr_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N18
fiftyfivenm_lcell_comb \RF1|rf~15 (
// Equation(s):
// \RF1|rf~15_combout  = (\RF1|rf~0_combout  & ((instr_reg_out[3] & (alu_reg_out[4])) # (!instr_reg_out[3] & ((mdr_out[4])))))

	.dataa(alu_reg_out[4]),
	.datab(\RF1|rf~0_combout ),
	.datac(mdr_out[4]),
	.datad(instr_reg_out[3]),
	.cin(gnd),
	.combout(\RF1|rf~15_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf~15 .lut_mask = 16'h88C0;
defparam \RF1|rf~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N24
fiftyfivenm_lcell_comb \RF1|rf~16 (
// Equation(s):
// \RF1|rf~16_combout  = (!\rst~input_o  & ((\RF1|rf~15_combout ) # ((alu_reg_out[4] & \RF1|rf~3_combout ))))

	.dataa(alu_reg_out[4]),
	.datab(\rst~input_o ),
	.datac(\RF1|rf~3_combout ),
	.datad(\RF1|rf~15_combout ),
	.cin(gnd),
	.combout(\RF1|rf~16_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf~16 .lut_mask = 16'h3320;
defparam \RF1|rf~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N16
fiftyfivenm_lcell_comb \RF1|rf[2][4]~feeder (
// Equation(s):
// \RF1|rf[2][4]~feeder_combout  = \RF1|rf~16_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RF1|rf~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF1|rf[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf[2][4]~feeder .lut_mask = 16'hF0F0;
defparam \RF1|rf[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N17
dffeas \RF1|rf[2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF1|rf[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|rf[2][1]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[2][4] .is_wysiwyg = "true";
defparam \RF1|rf[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N0
fiftyfivenm_lcell_comb \reg_a_out~9 (
// Equation(s):
// \reg_a_out~9_combout  = (\rf_reg_a_in[0]~1_combout  & (((\RF1|rf[1][4]~q ) # (\rf_reg_a_in[1]~0_combout )))) # (!\rf_reg_a_in[0]~1_combout  & (\RF1|rf[0][4]~q  & ((!\rf_reg_a_in[1]~0_combout ))))

	.dataa(\RF1|rf[0][4]~q ),
	.datab(\rf_reg_a_in[0]~1_combout ),
	.datac(\RF1|rf[1][4]~q ),
	.datad(\rf_reg_a_in[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_a_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \reg_a_out~9 .lut_mask = 16'hCCE2;
defparam \reg_a_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N2
fiftyfivenm_lcell_comb \reg_a_out~10 (
// Equation(s):
// \reg_a_out~10_combout  = (\reg_a_out~9_combout  & (((\RF1|rf[3][4]~q ) # (!\rf_reg_a_in[1]~0_combout )))) # (!\reg_a_out~9_combout  & (\RF1|rf[2][4]~q  & (\rf_reg_a_in[1]~0_combout )))

	.dataa(\RF1|rf[2][4]~q ),
	.datab(\reg_a_out~9_combout ),
	.datac(\rf_reg_a_in[1]~0_combout ),
	.datad(\RF1|rf[3][4]~q ),
	.cin(gnd),
	.combout(\reg_a_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \reg_a_out~10 .lut_mask = 16'hEC2C;
defparam \reg_a_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N3
dffeas \reg_a_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_a_out~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_a_out[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a_out[4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a_out[4] .is_wysiwyg = "true";
defparam \reg_a_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N22
fiftyfivenm_lcell_comb \Selector26~1 (
// Equation(s):
// \Selector26~1_combout  = (!\Selector23~3_combout  & ((\Selector23~0_combout  & (reg_a_out[4])) # (!\Selector23~0_combout  & ((\PC1|pc_out [4])))))

	.dataa(reg_a_out[4]),
	.datab(\PC1|pc_out [4]),
	.datac(\Selector23~0_combout ),
	.datad(\Selector23~3_combout ),
	.cin(gnd),
	.combout(\Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector26~1 .lut_mask = 16'h00AC;
defparam \Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N24
fiftyfivenm_lcell_comb \ALU1|Mux2~2 (
// Equation(s):
// \ALU1|Mux2~2_combout  = (\Selector36~0_combout  & (((\alu_op[0]~2_combout )))) # (!\Selector36~0_combout  & ((\alu_op[0]~2_combout  & ((\ALU1|Add1~10_combout ))) # (!\alu_op[0]~2_combout  & (\ALU1|Add0~10_combout ))))

	.dataa(\ALU1|Add0~10_combout ),
	.datab(\Selector36~0_combout ),
	.datac(\alu_op[0]~2_combout ),
	.datad(\ALU1|Add1~10_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux2~2 .lut_mask = 16'hF2C2;
defparam \ALU1|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N6
fiftyfivenm_lcell_comb \ALU1|Mux2~3 (
// Equation(s):
// \ALU1|Mux2~3_combout  = (\Selector36~0_combout  & ((\Selector25~1_combout  & ((!\ALU1|Mux2~2_combout ) # (!\alu_in_b[5]~3_combout ))) # (!\Selector25~1_combout  & ((\alu_in_b[5]~3_combout ) # (\ALU1|Mux2~2_combout ))))) # (!\Selector36~0_combout  & 
// (((\ALU1|Mux2~2_combout ))))

	.dataa(\Selector25~1_combout ),
	.datab(\alu_in_b[5]~3_combout ),
	.datac(\Selector36~0_combout ),
	.datad(\ALU1|Mux2~2_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux2~3 .lut_mask = 16'h7FE0;
defparam \ALU1|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N16
fiftyfivenm_lcell_comb \ALU1|Mux2~4 (
// Equation(s):
// \ALU1|Mux2~4_combout  = (\alu_op[2]~0_combout  & (\ALU1|Mux2~1_combout )) # (!\alu_op[2]~0_combout  & ((\ALU1|Mux2~3_combout )))

	.dataa(gnd),
	.datab(\alu_op[2]~0_combout ),
	.datac(\ALU1|Mux2~1_combout ),
	.datad(\ALU1|Mux2~3_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux2~4 .lut_mask = 16'hF3C0;
defparam \ALU1|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N20
fiftyfivenm_lcell_comb \PC1|pc_out[5]~5 (
// Equation(s):
// \PC1|pc_out[5]~5_combout  = (\curr_state.CYCLE_1~q  & ((\ALU1|Mux2~4_combout ))) # (!\curr_state.CYCLE_1~q  & (\pc_set_val[5]~input_o ))

	.dataa(\pc_set_val[5]~input_o ),
	.datab(\curr_state.CYCLE_1~q ),
	.datac(gnd),
	.datad(\ALU1|Mux2~4_combout ),
	.cin(gnd),
	.combout(\PC1|pc_out[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \PC1|pc_out[5]~5 .lut_mask = 16'hEE22;
defparam \PC1|pc_out[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N26
fiftyfivenm_lcell_comb \pc_in~5 (
// Equation(s):
// \pc_in~5_combout  = (\always1~0_combout  & ((\alu_op[2]~0_combout  & (\ALU1|Mux2~1_combout )) # (!\alu_op[2]~0_combout  & ((\ALU1|Mux2~3_combout )))))

	.dataa(\always1~0_combout ),
	.datab(\alu_op[2]~0_combout ),
	.datac(\ALU1|Mux2~1_combout ),
	.datad(\ALU1|Mux2~3_combout ),
	.cin(gnd),
	.combout(\pc_in~5_combout ),
	.cout());
// synopsys translate_off
defparam \pc_in~5 .lut_mask = 16'hA280;
defparam \pc_in~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N21
dffeas \PC1|pc_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC1|pc_out[5]~5_combout ),
	.asdata(\pc_in~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PC1|pc_out[7]~10_combout ),
	.sload(\curr_state.CYCLE_3~q ),
	.ena(\PC1|pc_out[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC1|pc_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC1|pc_out[5] .is_wysiwyg = "true";
defparam \PC1|pc_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N6
fiftyfivenm_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = (\Selector23~0_combout  & (reg_a_out[5])) # (!\Selector23~0_combout  & ((\PC1|pc_out [5])))

	.dataa(reg_a_out[5]),
	.datab(\PC1|pc_out [5]),
	.datac(gnd),
	.datad(\Selector23~0_combout ),
	.cin(gnd),
	.combout(\Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~0 .lut_mask = 16'hAACC;
defparam \Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N28
fiftyfivenm_lcell_comb \ALU1|ShiftRight0~2 (
// Equation(s):
// \ALU1|ShiftRight0~2_combout  = (!\Selector23~3_combout  & ((\Selector35~5_combout  & (\Selector25~0_combout )) # (!\Selector35~5_combout  & ((\Selector26~0_combout )))))

	.dataa(\Selector25~0_combout ),
	.datab(\Selector35~5_combout ),
	.datac(\Selector23~3_combout ),
	.datad(\Selector26~0_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftRight0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftRight0~2 .lut_mask = 16'h0B08;
defparam \ALU1|ShiftRight0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N22
fiftyfivenm_lcell_comb \ALU1|ShiftLeft0~0 (
// Equation(s):
// \ALU1|ShiftLeft0~0_combout  = (!\Selector23~3_combout  & (\Selector30~1_combout  & !\Selector35~5_combout ))

	.dataa(\Selector23~3_combout ),
	.datab(gnd),
	.datac(\Selector30~1_combout ),
	.datad(\Selector35~5_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftLeft0~0 .lut_mask = 16'h0050;
defparam \ALU1|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N14
fiftyfivenm_lcell_comb \ALU1|ShiftRight0~0 (
// Equation(s):
// \ALU1|ShiftRight0~0_combout  = (!\Selector23~3_combout  & ((\Selector35~5_combout  & (\Selector27~0_combout )) # (!\Selector35~5_combout  & ((\Selector28~0_combout )))))

	.dataa(\Selector23~3_combout ),
	.datab(\Selector27~0_combout ),
	.datac(\Selector35~5_combout ),
	.datad(\Selector28~0_combout ),
	.cin(gnd),
	.combout(\ALU1|ShiftRight0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|ShiftRight0~0 .lut_mask = 16'h4540;
defparam \ALU1|ShiftRight0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N26
fiftyfivenm_lcell_comb \ALU1|Mux5~0 (
// Equation(s):
// \ALU1|Mux5~0_combout  = (\alu_op[0]~2_combout  & ((\Selector34~4_combout ) # ((\ALU1|ShiftRight0~0_combout )))) # (!\alu_op[0]~2_combout  & (!\Selector34~4_combout  & ((\ALU1|ShiftLeft0~2_combout ))))

	.dataa(\alu_op[0]~2_combout ),
	.datab(\Selector34~4_combout ),
	.datac(\ALU1|ShiftRight0~0_combout ),
	.datad(\ALU1|ShiftLeft0~2_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux5~0 .lut_mask = 16'hB9A8;
defparam \ALU1|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N20
fiftyfivenm_lcell_comb \ALU1|Mux5~1 (
// Equation(s):
// \ALU1|Mux5~1_combout  = (\Selector34~4_combout  & ((\ALU1|Mux5~0_combout  & (\ALU1|ShiftRight0~2_combout )) # (!\ALU1|Mux5~0_combout  & ((\ALU1|ShiftLeft0~0_combout ))))) # (!\Selector34~4_combout  & (((\ALU1|Mux5~0_combout ))))

	.dataa(\ALU1|ShiftRight0~2_combout ),
	.datab(\Selector34~4_combout ),
	.datac(\ALU1|ShiftLeft0~0_combout ),
	.datad(\ALU1|Mux5~0_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux5~1 .lut_mask = 16'hBBC0;
defparam \ALU1|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N2
fiftyfivenm_lcell_comb \alu_reg_out~3 (
// Equation(s):
// \alu_reg_out~3_combout  = (!\rst~input_o  & ((\alu_op[2]~0_combout  & ((\ALU1|Mux5~1_combout ))) # (!\alu_op[2]~0_combout  & (\ALU1|Mux5~3_combout ))))

	.dataa(\rst~input_o ),
	.datab(\ALU1|Mux5~3_combout ),
	.datac(\alu_op[2]~0_combout ),
	.datad(\ALU1|Mux5~1_combout ),
	.cin(gnd),
	.combout(\alu_reg_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \alu_reg_out~3 .lut_mask = 16'h5404;
defparam \alu_reg_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N3
dffeas \alu_reg_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_reg_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\z_flag_out~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alu_reg_out[2]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_reg_out[2] .is_wysiwyg = "true";
defparam \alu_reg_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y37_N19
dffeas \mdr_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instr_reg_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mdr_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr_out[2]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_out[2] .is_wysiwyg = "true";
defparam \mdr_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N6
fiftyfivenm_lcell_comb \RF1|rf~11 (
// Equation(s):
// \RF1|rf~11_combout  = (\RF1|rf~0_combout  & ((instr_reg_out[3] & (alu_reg_out[2])) # (!instr_reg_out[3] & ((mdr_out[2])))))

	.dataa(instr_reg_out[3]),
	.datab(\RF1|rf~0_combout ),
	.datac(alu_reg_out[2]),
	.datad(mdr_out[2]),
	.cin(gnd),
	.combout(\RF1|rf~11_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf~11 .lut_mask = 16'hC480;
defparam \RF1|rf~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N20
fiftyfivenm_lcell_comb \RF1|rf~12 (
// Equation(s):
// \RF1|rf~12_combout  = (!\rst~input_o  & ((\RF1|rf~11_combout ) # ((\RF1|rf~3_combout  & alu_reg_out[2]))))

	.dataa(\rst~input_o ),
	.datab(\RF1|rf~3_combout ),
	.datac(alu_reg_out[2]),
	.datad(\RF1|rf~11_combout ),
	.cin(gnd),
	.combout(\RF1|rf~12_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf~12 .lut_mask = 16'h5540;
defparam \RF1|rf~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N14
fiftyfivenm_lcell_comb \RF1|rf[3][2]~feeder (
// Equation(s):
// \RF1|rf[3][2]~feeder_combout  = \RF1|rf~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\RF1|rf~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RF1|rf[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf[3][2]~feeder .lut_mask = 16'hF0F0;
defparam \RF1|rf[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y36_N15
dffeas \RF1|rf[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF1|rf[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|rf[3][0]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[3][2] .is_wysiwyg = "true";
defparam \RF1|rf[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N16
fiftyfivenm_lcell_comb \reg_a_out~5 (
// Equation(s):
// \reg_a_out~5_combout  = (\rf_reg_a_in[1]~0_combout  & (\rf_reg_a_in[0]~1_combout )) # (!\rf_reg_a_in[1]~0_combout  & ((\rf_reg_a_in[0]~1_combout  & (\RF1|rf[1][2]~q )) # (!\rf_reg_a_in[0]~1_combout  & ((\RF1|rf[0][2]~q )))))

	.dataa(\rf_reg_a_in[1]~0_combout ),
	.datab(\rf_reg_a_in[0]~1_combout ),
	.datac(\RF1|rf[1][2]~q ),
	.datad(\RF1|rf[0][2]~q ),
	.cin(gnd),
	.combout(\reg_a_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \reg_a_out~5 .lut_mask = 16'hD9C8;
defparam \reg_a_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N22
fiftyfivenm_lcell_comb \reg_a_out~6 (
// Equation(s):
// \reg_a_out~6_combout  = (\rf_reg_a_in[1]~0_combout  & ((\reg_a_out~5_combout  & (\RF1|rf[3][2]~q )) # (!\reg_a_out~5_combout  & ((\RF1|rf[2][2]~q ))))) # (!\rf_reg_a_in[1]~0_combout  & (((\reg_a_out~5_combout ))))

	.dataa(\RF1|rf[3][2]~q ),
	.datab(\RF1|rf[2][2]~q ),
	.datac(\rf_reg_a_in[1]~0_combout ),
	.datad(\reg_a_out~5_combout ),
	.cin(gnd),
	.combout(\reg_a_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \reg_a_out~6 .lut_mask = 16'hAFC0;
defparam \reg_a_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y34_N23
dffeas \reg_a_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\reg_a_out~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(vcc),
	.ena(\reg_a_out[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a_out[2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a_out[2] .is_wysiwyg = "true";
defparam \reg_a_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N22
fiftyfivenm_lcell_comb \Selector28~1 (
// Equation(s):
// \Selector28~1_combout  = (!\Selector23~3_combout  & ((\Selector23~0_combout  & (reg_a_out[2])) # (!\Selector23~0_combout  & ((\PC1|pc_out [2])))))

	.dataa(\Selector23~3_combout ),
	.datab(\Selector23~0_combout ),
	.datac(reg_a_out[2]),
	.datad(\PC1|pc_out [2]),
	.cin(gnd),
	.combout(\Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector28~1 .lut_mask = 16'h5140;
defparam \Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N8
fiftyfivenm_lcell_comb \ALU1|Mux7~0 (
// Equation(s):
// \ALU1|Mux7~0_combout  = (\Selector34~4_combout ) # (!\alu_op[0]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\alu_op[0]~2_combout ),
	.datad(\Selector34~4_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux7~0 .lut_mask = 16'hFF0F;
defparam \ALU1|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N30
fiftyfivenm_lcell_comb \ALU1|Mux7~1 (
// Equation(s):
// \ALU1|Mux7~1_combout  = \alu_op[0]~2_combout  $ (\Selector34~4_combout )

	.dataa(gnd),
	.datab(\alu_op[0]~2_combout ),
	.datac(gnd),
	.datad(\Selector34~4_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux7~1 .lut_mask = 16'h33CC;
defparam \ALU1|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N28
fiftyfivenm_lcell_comb \ALU1|Mux7~2 (
// Equation(s):
// \ALU1|Mux7~2_combout  = (\alu_op[0]~2_combout  & ((\Selector35~5_combout ) # (\Selector34~4_combout )))

	.dataa(\Selector35~5_combout ),
	.datab(gnd),
	.datac(\alu_op[0]~2_combout ),
	.datad(\Selector34~4_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux7~2 .lut_mask = 16'hF0A0;
defparam \ALU1|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N28
fiftyfivenm_lcell_comb \ALU1|Mux6~0 (
// Equation(s):
// \ALU1|Mux6~0_combout  = (\ALU1|Mux7~1_combout  & (((\ALU1|Mux7~2_combout )))) # (!\ALU1|Mux7~1_combout  & ((\ALU1|Mux7~2_combout  & ((\ALU1|ShiftRight0~1_combout ))) # (!\ALU1|Mux7~2_combout  & (\ALU1|ShiftLeft0~1_combout ))))

	.dataa(\ALU1|ShiftLeft0~1_combout ),
	.datab(\ALU1|ShiftRight0~1_combout ),
	.datac(\ALU1|Mux7~1_combout ),
	.datad(\ALU1|Mux7~2_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux6~0 .lut_mask = 16'hFC0A;
defparam \ALU1|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N26
fiftyfivenm_lcell_comb \ALU1|Mux6~1 (
// Equation(s):
// \ALU1|Mux6~1_combout  = (\ALU1|Mux7~0_combout  & (((\ALU1|Mux6~0_combout )))) # (!\ALU1|Mux7~0_combout  & ((\ALU1|Mux6~0_combout  & (\Selector28~1_combout )) # (!\ALU1|Mux6~0_combout  & ((\Selector29~0_combout )))))

	.dataa(\Selector28~1_combout ),
	.datab(\Selector29~0_combout ),
	.datac(\ALU1|Mux7~0_combout ),
	.datad(\ALU1|Mux6~0_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux6~1 .lut_mask = 16'hFA0C;
defparam \ALU1|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N0
fiftyfivenm_lcell_comb \alu_reg_out~2 (
// Equation(s):
// \alu_reg_out~2_combout  = (!\rst~input_o  & ((\alu_op[2]~0_combout  & (\ALU1|Mux6~1_combout )) # (!\alu_op[2]~0_combout  & ((\ALU1|Mux6~3_combout )))))

	.dataa(\rst~input_o ),
	.datab(\alu_op[2]~0_combout ),
	.datac(\ALU1|Mux6~1_combout ),
	.datad(\ALU1|Mux6~3_combout ),
	.cin(gnd),
	.combout(\alu_reg_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \alu_reg_out~2 .lut_mask = 16'h5140;
defparam \alu_reg_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N1
dffeas \alu_reg_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_reg_out~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\z_flag_out~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alu_reg_out[1]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_reg_out[1] .is_wysiwyg = "true";
defparam \alu_reg_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y37_N31
dffeas \mdr_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\instr_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mdr_out[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(mdr_out[1]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_out[1] .is_wysiwyg = "true";
defparam \mdr_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N10
fiftyfivenm_lcell_comb \RF1|rf~9 (
// Equation(s):
// \RF1|rf~9_combout  = (\RF1|rf~0_combout  & ((instr_reg_out[3] & (alu_reg_out[1])) # (!instr_reg_out[3] & ((mdr_out[1])))))

	.dataa(alu_reg_out[1]),
	.datab(\RF1|rf~0_combout ),
	.datac(instr_reg_out[3]),
	.datad(mdr_out[1]),
	.cin(gnd),
	.combout(\RF1|rf~9_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf~9 .lut_mask = 16'h8C80;
defparam \RF1|rf~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N28
fiftyfivenm_lcell_comb \RF1|rf~10 (
// Equation(s):
// \RF1|rf~10_combout  = (!\rst~input_o  & ((\RF1|rf~9_combout ) # ((alu_reg_out[1] & \RF1|rf~3_combout ))))

	.dataa(alu_reg_out[1]),
	.datab(\rst~input_o ),
	.datac(\RF1|rf~3_combout ),
	.datad(\RF1|rf~9_combout ),
	.cin(gnd),
	.combout(\RF1|rf~10_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf~10 .lut_mask = 16'h3320;
defparam \RF1|rf~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N14
fiftyfivenm_lcell_comb \RF1|rf[1][1]~feeder (
// Equation(s):
// \RF1|rf[1][1]~feeder_combout  = \RF1|rf~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RF1|rf~10_combout ),
	.cin(gnd),
	.combout(\RF1|rf[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf[1][1]~feeder .lut_mask = 16'hFF00;
defparam \RF1|rf[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N15
dffeas \RF1|rf[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF1|rf[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|rf[1][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[1][1] .is_wysiwyg = "true";
defparam \RF1|rf[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N6
fiftyfivenm_lcell_comb \reg_b_out~2 (
// Equation(s):
// \reg_b_out~2_combout  = (\rf_reg_b_in[1]~0_combout  & ((\RF1|rf[2][1]~q ) # ((\rf_reg_b_in[0]~1_combout )))) # (!\rf_reg_b_in[1]~0_combout  & (((\RF1|rf[0][1]~q  & !\rf_reg_b_in[0]~1_combout ))))

	.dataa(\rf_reg_b_in[1]~0_combout ),
	.datab(\RF1|rf[2][1]~q ),
	.datac(\RF1|rf[0][1]~q ),
	.datad(\rf_reg_b_in[0]~1_combout ),
	.cin(gnd),
	.combout(\reg_b_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \reg_b_out~2 .lut_mask = 16'hAAD8;
defparam \reg_b_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N0
fiftyfivenm_lcell_comb \reg_b_out~3 (
// Equation(s):
// \reg_b_out~3_combout  = (\rf_reg_b_in[0]~1_combout  & ((\reg_b_out~2_combout  & ((\RF1|rf[3][1]~q ))) # (!\reg_b_out~2_combout  & (\RF1|rf[1][1]~q )))) # (!\rf_reg_b_in[0]~1_combout  & (((\reg_b_out~2_combout ))))

	.dataa(\rf_reg_b_in[0]~1_combout ),
	.datab(\RF1|rf[1][1]~q ),
	.datac(\RF1|rf[3][1]~q ),
	.datad(\reg_b_out~2_combout ),
	.cin(gnd),
	.combout(\reg_b_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \reg_b_out~3 .lut_mask = 16'hF588;
defparam \reg_b_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N1
dffeas \reg_b_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_b_out~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_a_out[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_b_out[1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_b_out[1] .is_wysiwyg = "true";
defparam \reg_b_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N0
fiftyfivenm_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = (instr_reg_out[2] & (!instr_reg_out[3] & ((!instr_reg_out[0])))) # (!instr_reg_out[2] & ((instr_reg_out[1] & ((instr_reg_out[0]))) # (!instr_reg_out[1] & (instr_reg_out[3] & !instr_reg_out[0]))))

	.dataa(instr_reg_out[3]),
	.datab(instr_reg_out[2]),
	.datac(instr_reg_out[1]),
	.datad(instr_reg_out[0]),
	.cin(gnd),
	.combout(\Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~0 .lut_mask = 16'h3046;
defparam \Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N28
fiftyfivenm_lcell_comb \Selector34~1 (
// Equation(s):
// \Selector34~1_combout  = (instr_reg_out[0] & (!instr_reg_out[1] & ((!instr_reg_out[2]) # (!instr_reg_out[3])))) # (!instr_reg_out[0] & (instr_reg_out[3] $ (((instr_reg_out[2])))))

	.dataa(instr_reg_out[3]),
	.datab(instr_reg_out[1]),
	.datac(instr_reg_out[0]),
	.datad(instr_reg_out[2]),
	.cin(gnd),
	.combout(\Selector34~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~1 .lut_mask = 16'h153A;
defparam \Selector34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N16
fiftyfivenm_lcell_comb \Selector34~2 (
// Equation(s):
// \Selector34~2_combout  = (\Selector34~1_combout  & ((\Selector34~0_combout ) # (instr_reg_out[5])))

	.dataa(gnd),
	.datab(\Selector34~0_combout ),
	.datac(instr_reg_out[5]),
	.datad(\Selector34~1_combout ),
	.cin(gnd),
	.combout(\Selector34~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~2 .lut_mask = 16'hFC00;
defparam \Selector34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N4
fiftyfivenm_lcell_comb \Selector34~3 (
// Equation(s):
// \Selector34~3_combout  = (\Selector34~0_combout  & ((\Selector34~2_combout  & (reg_b_out[1])) # (!\Selector34~2_combout  & ((instr_reg_out[4]))))) # (!\Selector34~0_combout  & (((\Selector34~2_combout ))))

	.dataa(reg_b_out[1]),
	.datab(\Selector34~0_combout ),
	.datac(instr_reg_out[4]),
	.datad(\Selector34~2_combout ),
	.cin(gnd),
	.combout(\Selector34~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~3 .lut_mask = 16'hBBC0;
defparam \Selector34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y37_N22
fiftyfivenm_lcell_comb \Selector34~4 (
// Equation(s):
// \Selector34~4_combout  = (\curr_state.CYCLE_3~q  & ((\Selector34~3_combout ) # ((instr_reg_out[4] & \curr_state~15_combout )))) # (!\curr_state.CYCLE_3~q  & (instr_reg_out[4] & ((\curr_state~15_combout ))))

	.dataa(\curr_state.CYCLE_3~q ),
	.datab(instr_reg_out[4]),
	.datac(\Selector34~3_combout ),
	.datad(\curr_state~15_combout ),
	.cin(gnd),
	.combout(\Selector34~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector34~4 .lut_mask = 16'hECA0;
defparam \Selector34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N4
fiftyfivenm_lcell_comb \ALU1|Mux2~0 (
// Equation(s):
// \ALU1|Mux2~0_combout  = (\alu_op[0]~2_combout  & ((\Selector34~4_combout ) # ((\ALU1|ShiftRight0~3_combout )))) # (!\alu_op[0]~2_combout  & (!\Selector34~4_combout  & (\ALU1|ShiftLeft0~5_combout )))

	.dataa(\alu_op[0]~2_combout ),
	.datab(\Selector34~4_combout ),
	.datac(\ALU1|ShiftLeft0~5_combout ),
	.datad(\ALU1|ShiftRight0~3_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux2~0 .lut_mask = 16'hBA98;
defparam \ALU1|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N6
fiftyfivenm_lcell_comb \ALU1|Mux2~1 (
// Equation(s):
// \ALU1|Mux2~1_combout  = (\Selector34~4_combout  & ((\ALU1|Mux2~0_combout  & ((\ALU1|ShiftRight0~5_combout ))) # (!\ALU1|Mux2~0_combout  & (\ALU1|ShiftLeft0~3_combout )))) # (!\Selector34~4_combout  & (((\ALU1|Mux2~0_combout ))))

	.dataa(\Selector34~4_combout ),
	.datab(\ALU1|ShiftLeft0~3_combout ),
	.datac(\ALU1|Mux2~0_combout ),
	.datad(\ALU1|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux2~1 .lut_mask = 16'hF858;
defparam \ALU1|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N30
fiftyfivenm_lcell_comb \alu_reg_out~6 (
// Equation(s):
// \alu_reg_out~6_combout  = (!\rst~input_o  & ((\alu_op[2]~0_combout  & (\ALU1|Mux2~1_combout )) # (!\alu_op[2]~0_combout  & ((\ALU1|Mux2~3_combout )))))

	.dataa(\alu_op[2]~0_combout ),
	.datab(\rst~input_o ),
	.datac(\ALU1|Mux2~1_combout ),
	.datad(\ALU1|Mux2~3_combout ),
	.cin(gnd),
	.combout(\alu_reg_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \alu_reg_out~6 .lut_mask = 16'h3120;
defparam \alu_reg_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N31
dffeas \alu_reg_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_reg_out~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\z_flag_out~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alu_reg_out[5]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_reg_out[5] .is_wysiwyg = "true";
defparam \alu_reg_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N8
fiftyfivenm_lcell_comb \RF1|rf~17 (
// Equation(s):
// \RF1|rf~17_combout  = (\RF1|rf~0_combout  & ((instr_reg_out[3] & ((alu_reg_out[5]))) # (!instr_reg_out[3] & (mdr_out[5]))))

	.dataa(instr_reg_out[3]),
	.datab(\RF1|rf~0_combout ),
	.datac(mdr_out[5]),
	.datad(alu_reg_out[5]),
	.cin(gnd),
	.combout(\RF1|rf~17_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf~17 .lut_mask = 16'hC840;
defparam \RF1|rf~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N14
fiftyfivenm_lcell_comb \RF1|rf~18 (
// Equation(s):
// \RF1|rf~18_combout  = (!\rst~input_o  & ((\RF1|rf~17_combout ) # ((\RF1|rf~3_combout  & alu_reg_out[5]))))

	.dataa(\rst~input_o ),
	.datab(\RF1|rf~3_combout ),
	.datac(\RF1|rf~17_combout ),
	.datad(alu_reg_out[5]),
	.cin(gnd),
	.combout(\RF1|rf~18_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf~18 .lut_mask = 16'h5450;
defparam \RF1|rf~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N6
fiftyfivenm_lcell_comb \RF1|rf[1][5]~feeder (
// Equation(s):
// \RF1|rf[1][5]~feeder_combout  = \RF1|rf~18_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RF1|rf~18_combout ),
	.cin(gnd),
	.combout(\RF1|rf[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf[1][5]~feeder .lut_mask = 16'hFF00;
defparam \RF1|rf[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N7
dffeas \RF1|rf[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RF1|rf[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RF1|rf[1][2]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[1][5] .is_wysiwyg = "true";
defparam \RF1|rf[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N4
fiftyfivenm_lcell_comb \reg_a_out~11 (
// Equation(s):
// \reg_a_out~11_combout  = (\rf_reg_a_in[0]~1_combout  & (((\rf_reg_a_in[1]~0_combout )))) # (!\rf_reg_a_in[0]~1_combout  & ((\rf_reg_a_in[1]~0_combout  & ((\RF1|rf[2][5]~q ))) # (!\rf_reg_a_in[1]~0_combout  & (\RF1|rf[0][5]~q ))))

	.dataa(\rf_reg_a_in[0]~1_combout ),
	.datab(\RF1|rf[0][5]~q ),
	.datac(\RF1|rf[2][5]~q ),
	.datad(\rf_reg_a_in[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_a_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \reg_a_out~11 .lut_mask = 16'hFA44;
defparam \reg_a_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N20
fiftyfivenm_lcell_comb \reg_a_out~12 (
// Equation(s):
// \reg_a_out~12_combout  = (\rf_reg_a_in[0]~1_combout  & ((\reg_a_out~11_combout  & ((\RF1|rf[3][5]~q ))) # (!\reg_a_out~11_combout  & (\RF1|rf[1][5]~q )))) # (!\rf_reg_a_in[0]~1_combout  & (((\reg_a_out~11_combout ))))

	.dataa(\rf_reg_a_in[0]~1_combout ),
	.datab(\RF1|rf[1][5]~q ),
	.datac(\RF1|rf[3][5]~q ),
	.datad(\reg_a_out~11_combout ),
	.cin(gnd),
	.combout(\reg_a_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \reg_a_out~12 .lut_mask = 16'hF588;
defparam \reg_a_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N21
dffeas \reg_a_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_a_out~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_a_out[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a_out[5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a_out[5] .is_wysiwyg = "true";
defparam \reg_a_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N12
fiftyfivenm_lcell_comb \Selector25~1 (
// Equation(s):
// \Selector25~1_combout  = (!\Selector23~3_combout  & ((\Selector23~0_combout  & (reg_a_out[5])) # (!\Selector23~0_combout  & ((\PC1|pc_out [5])))))

	.dataa(reg_a_out[5]),
	.datab(\Selector23~3_combout ),
	.datac(\Selector23~0_combout ),
	.datad(\PC1|pc_out [5]),
	.cin(gnd),
	.combout(\Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector25~1 .lut_mask = 16'h2320;
defparam \Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N0
fiftyfivenm_lcell_comb \ALU1|Mux1~0 (
// Equation(s):
// \ALU1|Mux1~0_combout  = (\ALU1|Mux0~1_combout  & (((!\ALU1|Mux0~2_combout )))) # (!\ALU1|Mux0~1_combout  & ((\ALU1|Mux0~2_combout  & ((\ALU1|ShiftRight0~4_combout ))) # (!\ALU1|Mux0~2_combout  & (\ALU1|ShiftLeft0~4_combout ))))

	.dataa(\ALU1|Mux0~1_combout ),
	.datab(\ALU1|ShiftLeft0~4_combout ),
	.datac(\ALU1|Mux0~2_combout ),
	.datad(\ALU1|ShiftRight0~4_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux1~0 .lut_mask = 16'h5E0E;
defparam \ALU1|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N22
fiftyfivenm_lcell_comb \ALU1|Mux1~1 (
// Equation(s):
// \ALU1|Mux1~1_combout  = (\ALU1|Mux0~0_combout  & (((\ALU1|Mux1~0_combout )))) # (!\ALU1|Mux0~0_combout  & ((\ALU1|Mux1~0_combout  & ((\Selector24~1_combout ))) # (!\ALU1|Mux1~0_combout  & (\Selector25~1_combout ))))

	.dataa(\Selector25~1_combout ),
	.datab(\Selector24~1_combout ),
	.datac(\ALU1|Mux0~0_combout ),
	.datad(\ALU1|Mux1~0_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux1~1 .lut_mask = 16'hFC0A;
defparam \ALU1|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N2
fiftyfivenm_lcell_comb \ALU1|Mux1~4 (
// Equation(s):
// \ALU1|Mux1~4_combout  = (\alu_op[2]~0_combout  & (\ALU1|Mux1~1_combout )) # (!\alu_op[2]~0_combout  & ((\ALU1|Mux1~3_combout )))

	.dataa(gnd),
	.datab(\alu_op[2]~0_combout ),
	.datac(\ALU1|Mux1~1_combout ),
	.datad(\ALU1|Mux1~3_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux1~4 .lut_mask = 16'hF3C0;
defparam \ALU1|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N4
fiftyfivenm_lcell_comb \ALU1|WideOr0~0 (
// Equation(s):
// \ALU1|WideOr0~0_combout  = (\ALU1|Mux7~7_combout ) # ((\alu_op[2]~0_combout  & (\ALU1|Mux5~1_combout )) # (!\alu_op[2]~0_combout  & ((\ALU1|Mux5~3_combout ))))

	.dataa(\alu_op[2]~0_combout ),
	.datab(\ALU1|Mux5~1_combout ),
	.datac(\ALU1|Mux5~3_combout ),
	.datad(\ALU1|Mux7~7_combout ),
	.cin(gnd),
	.combout(\ALU1|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|WideOr0~0 .lut_mask = 16'hFFD8;
defparam \ALU1|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N2
fiftyfivenm_lcell_comb \ALU1|WideOr0~1 (
// Equation(s):
// \ALU1|WideOr0~1_combout  = (\ALU1|Mux4~4_combout ) # ((\ALU1|Mux6~4_combout ) # ((\ALU1|WideOr0~0_combout ) # (\ALU1|Mux3~4_combout )))

	.dataa(\ALU1|Mux4~4_combout ),
	.datab(\ALU1|Mux6~4_combout ),
	.datac(\ALU1|WideOr0~0_combout ),
	.datad(\ALU1|Mux3~4_combout ),
	.cin(gnd),
	.combout(\ALU1|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \ALU1|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y34_N0
fiftyfivenm_lcell_comb \ALU1|WideOr0 (
// Equation(s):
// \ALU1|WideOr0~combout  = (!\ALU1|Mux1~4_combout  & (!\ALU1|Mux2~4_combout  & (!\ALU1|Mux0~7_combout  & !\ALU1|WideOr0~1_combout )))

	.dataa(\ALU1|Mux1~4_combout ),
	.datab(\ALU1|Mux2~4_combout ),
	.datac(\ALU1|Mux0~7_combout ),
	.datad(\ALU1|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\ALU1|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|WideOr0 .lut_mask = 16'h0001;
defparam \ALU1|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y34_N1
dffeas z_flag_out(
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ALU1|WideOr0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\z_flag_out~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\z_flag_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam z_flag_out.is_wysiwyg = "true";
defparam z_flag_out.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N24
fiftyfivenm_lcell_comb \PC1|pc_out[7]~11 (
// Equation(s):
// \PC1|pc_out[7]~11_combout  = (instr_reg_out[0] & (!instr_reg_out[1] & ((!instr_reg_out[3]) # (!\z_flag_out~q )))) # (!instr_reg_out[0] & (instr_reg_out[1] & (\z_flag_out~q  & instr_reg_out[3])))

	.dataa(instr_reg_out[0]),
	.datab(instr_reg_out[1]),
	.datac(\z_flag_out~q ),
	.datad(instr_reg_out[3]),
	.cin(gnd),
	.combout(\PC1|pc_out[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \PC1|pc_out[7]~11 .lut_mask = 16'h4222;
defparam \PC1|pc_out[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y37_N4
fiftyfivenm_lcell_comb \PC1|pc_out[7]~12 (
// Equation(s):
// \PC1|pc_out[7]~12_combout  = (instr_reg_out[2] & ((instr_reg_out[3]) # (alu_reg_out[7])))

	.dataa(instr_reg_out[2]),
	.datab(gnd),
	.datac(instr_reg_out[3]),
	.datad(alu_reg_out[7]),
	.cin(gnd),
	.combout(\PC1|pc_out[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \PC1|pc_out[7]~12 .lut_mask = 16'hAAA0;
defparam \PC1|pc_out[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y37_N26
fiftyfivenm_lcell_comb \PC1|pc_out[7]~13 (
// Equation(s):
// \PC1|pc_out[7]~13_combout  = ((\PC1|pc_out[7]~11_combout  & (!\PC1|pc_out[7]~12_combout  & \curr_state.CYCLE_3~q ))) # (!\PC1|pc_out[7]~14_combout )

	.dataa(\PC1|pc_out[7]~14_combout ),
	.datab(\PC1|pc_out[7]~11_combout ),
	.datac(\PC1|pc_out[7]~12_combout ),
	.datad(\curr_state.CYCLE_3~q ),
	.cin(gnd),
	.combout(\PC1|pc_out[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \PC1|pc_out[7]~13 .lut_mask = 16'h5D55;
defparam \PC1|pc_out[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N21
dffeas \PC1|pc_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC1|pc_out[0]~0_combout ),
	.asdata(\pc_in~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\PC1|pc_out[7]~10_combout ),
	.sload(\curr_state.CYCLE_3~q ),
	.ena(\PC1|pc_out[7]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC1|pc_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC1|pc_out[0] .is_wysiwyg = "true";
defparam \PC1|pc_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y34_N16
fiftyfivenm_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = (!\Selector23~3_combout  & ((\Selector23~0_combout  & (reg_a_out[0])) # (!\Selector23~0_combout  & ((\PC1|pc_out [0])))))

	.dataa(\Selector23~3_combout ),
	.datab(reg_a_out[0]),
	.datac(\Selector23~0_combout ),
	.datad(\PC1|pc_out [0]),
	.cin(gnd),
	.combout(\Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector30~0 .lut_mask = 16'h4540;
defparam \Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N10
fiftyfivenm_lcell_comb \ALU1|Mux7~3 (
// Equation(s):
// \ALU1|Mux7~3_combout  = (\ALU1|Mux7~1_combout  & (((\ALU1|Mux7~2_combout )))) # (!\ALU1|Mux7~1_combout  & ((\ALU1|Mux7~2_combout  & ((\ALU1|ShiftRight0~0_combout ))) # (!\ALU1|Mux7~2_combout  & (\ALU1|ShiftLeft0~0_combout ))))

	.dataa(\ALU1|ShiftLeft0~0_combout ),
	.datab(\ALU1|ShiftRight0~0_combout ),
	.datac(\ALU1|Mux7~1_combout ),
	.datad(\ALU1|Mux7~2_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux7~3 .lut_mask = 16'hFC0A;
defparam \ALU1|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y34_N0
fiftyfivenm_lcell_comb \ALU1|Mux7~4 (
// Equation(s):
// \ALU1|Mux7~4_combout  = (\ALU1|Mux7~0_combout  & (((\ALU1|Mux7~3_combout )))) # (!\ALU1|Mux7~0_combout  & ((\ALU1|Mux7~3_combout  & ((\Selector29~0_combout ))) # (!\ALU1|Mux7~3_combout  & (\Selector30~0_combout ))))

	.dataa(\Selector30~0_combout ),
	.datab(\Selector29~0_combout ),
	.datac(\ALU1|Mux7~0_combout ),
	.datad(\ALU1|Mux7~3_combout ),
	.cin(gnd),
	.combout(\ALU1|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU1|Mux7~4 .lut_mask = 16'hFC0A;
defparam \ALU1|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N6
fiftyfivenm_lcell_comb \alu_reg_out~1 (
// Equation(s):
// \alu_reg_out~1_combout  = (!\rst~input_o  & ((\alu_op[2]~0_combout  & (\ALU1|Mux7~4_combout )) # (!\alu_op[2]~0_combout  & ((\ALU1|Mux7~6_combout )))))

	.dataa(\rst~input_o ),
	.datab(\ALU1|Mux7~4_combout ),
	.datac(\alu_op[2]~0_combout ),
	.datad(\ALU1|Mux7~6_combout ),
	.cin(gnd),
	.combout(\alu_reg_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \alu_reg_out~1 .lut_mask = 16'h4540;
defparam \alu_reg_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N7
dffeas \alu_reg_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\alu_reg_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\z_flag_out~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alu_reg_out[0]),
	.prn(vcc));
// synopsys translate_off
defparam \alu_reg_out[0] .is_wysiwyg = "true";
defparam \alu_reg_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N30
fiftyfivenm_lcell_comb \RF1|rf~1 (
// Equation(s):
// \RF1|rf~1_combout  = (\RF1|rf~0_combout  & ((instr_reg_out[3] & ((alu_reg_out[0]))) # (!instr_reg_out[3] & (mdr_out[0]))))

	.dataa(mdr_out[0]),
	.datab(instr_reg_out[3]),
	.datac(\RF1|rf~0_combout ),
	.datad(alu_reg_out[0]),
	.cin(gnd),
	.combout(\RF1|rf~1_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf~1 .lut_mask = 16'hE020;
defparam \RF1|rf~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N0
fiftyfivenm_lcell_comb \RF1|rf~4 (
// Equation(s):
// \RF1|rf~4_combout  = (!\rst~input_o  & ((\RF1|rf~1_combout ) # ((\RF1|rf~3_combout  & alu_reg_out[0]))))

	.dataa(\rst~input_o ),
	.datab(\RF1|rf~3_combout ),
	.datac(\RF1|rf~1_combout ),
	.datad(alu_reg_out[0]),
	.cin(gnd),
	.combout(\RF1|rf~4_combout ),
	.cout());
// synopsys translate_off
defparam \RF1|rf~4 .lut_mask = 16'h5450;
defparam \RF1|rf~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N3
dffeas \RF1|rf[0][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RF1|rf~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RF1|rf[0][3]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RF1|rf[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RF1|rf[0][0] .is_wysiwyg = "true";
defparam \RF1|rf[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y36_N22
fiftyfivenm_lcell_comb \reg_a_out~0 (
// Equation(s):
// \reg_a_out~0_combout  = (\rf_reg_a_in[0]~1_combout  & (((\RF1|rf[1][0]~q ) # (\rf_reg_a_in[1]~0_combout )))) # (!\rf_reg_a_in[0]~1_combout  & (\RF1|rf[0][0]~q  & ((!\rf_reg_a_in[1]~0_combout ))))

	.dataa(\RF1|rf[0][0]~q ),
	.datab(\rf_reg_a_in[0]~1_combout ),
	.datac(\RF1|rf[1][0]~q ),
	.datad(\rf_reg_a_in[1]~0_combout ),
	.cin(gnd),
	.combout(\reg_a_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \reg_a_out~0 .lut_mask = 16'hCCE2;
defparam \reg_a_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N8
fiftyfivenm_lcell_comb \reg_a_out~1 (
// Equation(s):
// \reg_a_out~1_combout  = (\rf_reg_a_in[1]~0_combout  & ((\reg_a_out~0_combout  & ((\RF1|rf[3][0]~q ))) # (!\reg_a_out~0_combout  & (\RF1|rf[2][0]~q )))) # (!\rf_reg_a_in[1]~0_combout  & (\reg_a_out~0_combout ))

	.dataa(\rf_reg_a_in[1]~0_combout ),
	.datab(\reg_a_out~0_combout ),
	.datac(\RF1|rf[2][0]~q ),
	.datad(\RF1|rf[3][0]~q ),
	.cin(gnd),
	.combout(\reg_a_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \reg_a_out~1 .lut_mask = 16'hEC64;
defparam \reg_a_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N9
dffeas \reg_a_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\reg_a_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\rst~input_o ),
	.sload(gnd),
	.ena(\reg_a_out[7]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(reg_a_out[0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_a_out[0] .is_wysiwyg = "true";
defparam \reg_a_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N8
fiftyfivenm_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (!instr_reg_out[2] & (!instr_reg_out[0] & (instr_reg_out[1] & !instr_reg_out[3])))

	.dataa(instr_reg_out[2]),
	.datab(instr_reg_out[0]),
	.datac(instr_reg_out[1]),
	.datad(instr_reg_out[3]),
	.cin(gnd),
	.combout(\Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = 16'h0010;
defparam \Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N26
fiftyfivenm_lcell_comb \mem_din~0 (
// Equation(s):
// \mem_din~0_combout  = (reg_a_out[0] & (\curr_state.CYCLE_3~q  & \Equal5~0_combout ))

	.dataa(gnd),
	.datab(reg_a_out[0]),
	.datac(\curr_state.CYCLE_3~q ),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\mem_din~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem_din~0 .lut_mask = 16'hC000;
defparam \mem_din~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N28
fiftyfivenm_lcell_comb \mem_din~1 (
// Equation(s):
// \mem_din~1_combout  = (reg_a_out[1] & (\Equal5~0_combout  & \curr_state.CYCLE_3~q ))

	.dataa(gnd),
	.datab(reg_a_out[1]),
	.datac(\Equal5~0_combout ),
	.datad(\curr_state.CYCLE_3~q ),
	.cin(gnd),
	.combout(\mem_din~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_din~1 .lut_mask = 16'hC000;
defparam \mem_din~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N28
fiftyfivenm_lcell_comb \mem_din~2 (
// Equation(s):
// \mem_din~2_combout  = (reg_a_out[2] & (\curr_state.CYCLE_3~q  & \Equal5~0_combout ))

	.dataa(reg_a_out[2]),
	.datab(gnd),
	.datac(\curr_state.CYCLE_3~q ),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\mem_din~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem_din~2 .lut_mask = 16'hA000;
defparam \mem_din~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N18
fiftyfivenm_lcell_comb \mem_din~3 (
// Equation(s):
// \mem_din~3_combout  = (reg_a_out[3] & (\curr_state.CYCLE_3~q  & \Equal5~0_combout ))

	.dataa(gnd),
	.datab(reg_a_out[3]),
	.datac(\curr_state.CYCLE_3~q ),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\mem_din~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem_din~3 .lut_mask = 16'hC000;
defparam \mem_din~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N2
fiftyfivenm_lcell_comb \mem_din~4 (
// Equation(s):
// \mem_din~4_combout  = (\Equal5~0_combout  & (\curr_state.CYCLE_3~q  & reg_a_out[4]))

	.dataa(gnd),
	.datab(\Equal5~0_combout ),
	.datac(\curr_state.CYCLE_3~q ),
	.datad(reg_a_out[4]),
	.cin(gnd),
	.combout(\mem_din~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem_din~4 .lut_mask = 16'hC000;
defparam \mem_din~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N8
fiftyfivenm_lcell_comb \mem_din~5 (
// Equation(s):
// \mem_din~5_combout  = (\curr_state.CYCLE_3~q  & (reg_a_out[5] & \Equal5~0_combout ))

	.dataa(\curr_state.CYCLE_3~q ),
	.datab(gnd),
	.datac(reg_a_out[5]),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\mem_din~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem_din~5 .lut_mask = 16'hA000;
defparam \mem_din~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N10
fiftyfivenm_lcell_comb \mem_din~6 (
// Equation(s):
// \mem_din~6_combout  = (reg_a_out[6] & (\curr_state.CYCLE_3~q  & \Equal5~0_combout ))

	.dataa(gnd),
	.datab(reg_a_out[6]),
	.datac(\curr_state.CYCLE_3~q ),
	.datad(\Equal5~0_combout ),
	.cin(gnd),
	.combout(\mem_din~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem_din~6 .lut_mask = 16'hC000;
defparam \mem_din~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N14
fiftyfivenm_lcell_comb \mem_din~7 (
// Equation(s):
// \mem_din~7_combout  = (\Equal5~0_combout  & (reg_a_out[7] & \curr_state.CYCLE_3~q ))

	.dataa(\Equal5~0_combout ),
	.datab(gnd),
	.datac(reg_a_out[7]),
	.datad(\curr_state.CYCLE_3~q ),
	.cin(gnd),
	.combout(\mem_din~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem_din~7 .lut_mask = 16'hA000;
defparam \mem_din~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N12
fiftyfivenm_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (!instr_reg_out[3] & (!instr_reg_out[2] & (\curr_state.CYCLE_3~q  & !instr_reg_out[0])))

	.dataa(instr_reg_out[3]),
	.datab(instr_reg_out[2]),
	.datac(\curr_state.CYCLE_3~q ),
	.datad(instr_reg_out[0]),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'h0010;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N26
fiftyfivenm_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = (\Selector15~0_combout  & ((reg_b_out[0]) # ((\PC1|pc_out [0] & \curr_state.CYCLE_1~q )))) # (!\Selector15~0_combout  & (\PC1|pc_out [0] & (\curr_state.CYCLE_1~q )))

	.dataa(\Selector15~0_combout ),
	.datab(\PC1|pc_out [0]),
	.datac(\curr_state.CYCLE_1~q ),
	.datad(reg_b_out[0]),
	.cin(gnd),
	.combout(\Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector22~0 .lut_mask = 16'hEAC0;
defparam \Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N24
fiftyfivenm_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = (\PC1|pc_out [1] & ((\curr_state.CYCLE_1~q ) # ((\Selector15~0_combout  & reg_b_out[1])))) # (!\PC1|pc_out [1] & (((\Selector15~0_combout  & reg_b_out[1]))))

	.dataa(\PC1|pc_out [1]),
	.datab(\curr_state.CYCLE_1~q ),
	.datac(\Selector15~0_combout ),
	.datad(reg_b_out[1]),
	.cin(gnd),
	.combout(\Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector21~0 .lut_mask = 16'hF888;
defparam \Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N10
fiftyfivenm_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = (\Selector15~0_combout  & ((reg_b_out[2]) # ((\curr_state.CYCLE_1~q  & \PC1|pc_out [2])))) # (!\Selector15~0_combout  & (\curr_state.CYCLE_1~q  & (\PC1|pc_out [2])))

	.dataa(\Selector15~0_combout ),
	.datab(\curr_state.CYCLE_1~q ),
	.datac(\PC1|pc_out [2]),
	.datad(reg_b_out[2]),
	.cin(gnd),
	.combout(\Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector20~0 .lut_mask = 16'hEAC0;
defparam \Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N0
fiftyfivenm_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (\Selector15~0_combout  & ((reg_b_out[3]) # ((\PC1|pc_out [3] & \curr_state.CYCLE_1~q )))) # (!\Selector15~0_combout  & (\PC1|pc_out [3] & ((\curr_state.CYCLE_1~q ))))

	.dataa(\Selector15~0_combout ),
	.datab(\PC1|pc_out [3]),
	.datac(reg_b_out[3]),
	.datad(\curr_state.CYCLE_1~q ),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'hECA0;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N18
fiftyfivenm_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (\Selector15~0_combout  & ((reg_b_out[4]) # ((\PC1|pc_out [4] & \curr_state.CYCLE_1~q )))) # (!\Selector15~0_combout  & (\PC1|pc_out [4] & ((\curr_state.CYCLE_1~q ))))

	.dataa(\Selector15~0_combout ),
	.datab(\PC1|pc_out [4]),
	.datac(reg_b_out[4]),
	.datad(\curr_state.CYCLE_1~q ),
	.cin(gnd),
	.combout(\Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector18~0 .lut_mask = 16'hECA0;
defparam \Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N4
fiftyfivenm_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = (reg_b_out[5] & ((\Selector15~0_combout ) # ((\curr_state.CYCLE_1~q  & \PC1|pc_out [5])))) # (!reg_b_out[5] & (\curr_state.CYCLE_1~q  & ((\PC1|pc_out [5]))))

	.dataa(reg_b_out[5]),
	.datab(\curr_state.CYCLE_1~q ),
	.datac(\Selector15~0_combout ),
	.datad(\PC1|pc_out [5]),
	.cin(gnd),
	.combout(\Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector17~0 .lut_mask = 16'hECA0;
defparam \Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N20
fiftyfivenm_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (\Selector15~0_combout  & ((reg_b_out[6]) # ((\PC1|pc_out [6] & \curr_state.CYCLE_1~q )))) # (!\Selector15~0_combout  & (((\PC1|pc_out [6] & \curr_state.CYCLE_1~q ))))

	.dataa(\Selector15~0_combout ),
	.datab(reg_b_out[6]),
	.datac(\PC1|pc_out [6]),
	.datad(\curr_state.CYCLE_1~q ),
	.cin(gnd),
	.combout(\Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = 16'hF888;
defparam \Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N2
fiftyfivenm_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = (reg_b_out[7] & ((\Selector15~0_combout ) # ((\curr_state.CYCLE_1~q  & \PC1|pc_out [7])))) # (!reg_b_out[7] & (\curr_state.CYCLE_1~q  & ((\PC1|pc_out [7]))))

	.dataa(reg_b_out[7]),
	.datab(\curr_state.CYCLE_1~q ),
	.datac(\Selector15~0_combout ),
	.datad(\PC1|pc_out [7]),
	.cin(gnd),
	.combout(\Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~1 .lut_mask = 16'hECA0;
defparam \Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N12
fiftyfivenm_lcell_comb \mem_we~1 (
// Equation(s):
// \mem_we~1_combout  = (\mem_we~0_combout  & (!instr_reg_out[2] & (!instr_reg_out[3] & instr_reg_out[1])))

	.dataa(\mem_we~0_combout ),
	.datab(instr_reg_out[2]),
	.datac(instr_reg_out[3]),
	.datad(instr_reg_out[1]),
	.cin(gnd),
	.combout(\mem_we~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem_we~1 .lut_mask = 16'h0200;
defparam \mem_we~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N20
fiftyfivenm_lcell_comb \Selector40~0 (
// Equation(s):
// \Selector40~0_combout  = (\curr_state.CYCLE_3~q  & ((\Equal5~0_combout ) # ((\always1~0_combout  & \curr_state~11_combout ))))

	.dataa(\always1~0_combout ),
	.datab(\Equal5~0_combout ),
	.datac(\curr_state.CYCLE_3~q ),
	.datad(\curr_state~11_combout ),
	.cin(gnd),
	.combout(\Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~0 .lut_mask = 16'hE0C0;
defparam \Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y37_N24
fiftyfivenm_lcell_comb \Selector40~1 (
// Equation(s):
// \Selector40~1_combout  = (\curr_state.CYCLE_5~q ) # ((\Selector40~0_combout ) # ((\curr_state.CYCLE_4~q  & !\curr_state~11_combout )))

	.dataa(\curr_state.CYCLE_5~q ),
	.datab(\Selector40~0_combout ),
	.datac(\curr_state.CYCLE_4~q ),
	.datad(\curr_state~11_combout ),
	.cin(gnd),
	.combout(\Selector40~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector40~1 .lut_mask = 16'hEEFE;
defparam \Selector40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign mem_din[0] = \mem_din[0]~output_o ;

assign mem_din[1] = \mem_din[1]~output_o ;

assign mem_din[2] = \mem_din[2]~output_o ;

assign mem_din[3] = \mem_din[3]~output_o ;

assign mem_din[4] = \mem_din[4]~output_o ;

assign mem_din[5] = \mem_din[5]~output_o ;

assign mem_din[6] = \mem_din[6]~output_o ;

assign mem_din[7] = \mem_din[7]~output_o ;

assign mem_addr[0] = \mem_addr[0]~output_o ;

assign mem_addr[1] = \mem_addr[1]~output_o ;

assign mem_addr[2] = \mem_addr[2]~output_o ;

assign mem_addr[3] = \mem_addr[3]~output_o ;

assign mem_addr[4] = \mem_addr[4]~output_o ;

assign mem_addr[5] = \mem_addr[5]~output_o ;

assign mem_addr[6] = \mem_addr[6]~output_o ;

assign mem_addr[7] = \mem_addr[7]~output_o ;

assign mem_we = \mem_we~output_o ;

assign halt = \halt~output_o ;

assign done = \done~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
