<h1 id="id-2019-03-03Progress:-Highlights:"><em><strong><span class="legacy-color-text-blue4"><u>Highlights:</u></span></strong></em></h1><ol><li>First round of TACHL coverage analysis is completed at Legato level. It identified  holes in RTL TACHL and JS-Randomizer. Details at &quot;<a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167451/Legato+TACHL+Coverage+Analysis+January+2019" data-linked-resource-id="16167451" data-linked-resource-version="2" data-linked-resource-type="page">Legato TACHL Coverage Analysis (January 2019):</a>&quot;</li><li>Last week we updated 15 bugs (open=7, closed=3, resolved=3). Details at <a class="external-link" href="https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11810" rel="nofollow">https://arterisip.atlassian.net/secure/Dashboard.jspa?selectPageId=11810</a> </li><li>Regression passing rate drop down this week from 90% to 60%... due to multiple changes in RTL TACHL and new interfaces. Working on to get back to 90% actively.</li><li>Meeting with Diego (in Campbell CA) on KaliedoScope or similar tool to offload Symphony &amp; Ncore3.0 error injection verification. </li><li>Very productive meeting with SW team and Khaled on Symphony TB generation via Maestro. Need to follow-up on further meeting as needed.</li><li>Synced-up with Syed on defining Symphony architecture level parameters and interrelation between RTL and DV parameters.</li><li>Another important meeting on Legato QoS verification with Benoit, Khaled and all architects. Symphony verification need add tasks to support all the requirements.</li><li>Need to sync-up DV resource re-ordering between Ncore &amp; Symphony and update schedule (pending).</li><li>Presented at DVCon2019... <a class="external-link" href="http://www.arteris.com/blog/arteris-ip-at-dvcon-2019-silicon-valley" rel="nofollow">http://www.arteris.com/blog/arteris-ip-at-dvcon-2019-silicon-valley</a>.</li><li>Meeting with IT on our license utilization. Trying to find the way to manually improve regression till our new SGE setup will get in place.</li><li>We are not utilizing our simulation licenses fully. Graph below show the gap between total-licenses vs licenses-in-use over time. For more details click this link... <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/grid_util/index.html" rel="nofollow">http://dev.arteris.com/dv_reg_symphony/reports/grid_util/index.html</a> </li><li><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16166527/sim_licenses.jpg?api=v2"></span></li></ol><h1 id="id-2019-03-03Progress:-Details:"><em><strong><span class="legacy-color-text-blue4"><u>Details:</u></span></strong></em></h1><h2 style="margin-left: 30.0px;" id="id-2019-03-03Progress:-Blocker/CriticalIssues:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Blocker / Critical Issues: Live link &gt;&gt;&gt; <a class="external-link" href="https://arterisip.atlassian.net/issues/?filter=12944" rel="nofollow">Click Here</a></strong></u>:</h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="150" src="https://arterisip.atlassian.net/wiki/download/attachments/16166527/blockers.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-03-03Progress:-BugsStatistics:Livelink&gt;&gt;&gt;ClickHere:"><u><strong>Bugs Statistics : Live link &gt;&gt;&gt; <a class="external-link" href="https://confluence.arteris.com/pages/viewpage.action?pageId=10390927" rel="nofollow">Click Here:</a></strong></u></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16166527/bugs_table.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16166527/bugs_trend.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"> </p><h2 style="margin-left: 30.0px;" id="id-2019-03-03Progress:-Symphonyregressiontrendanddetails:Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Symphony regression trend and details: Live link &gt;&gt;&gt; <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16166527/regr.jpg?api=v2"></span></p><p style="margin-left: 60.0px;"> </p><h2 style="margin-left: 30.0px;" id="id-2019-03-03Progress:-LegatoTACHLCoverageDetails:Livelink&gt;&gt;&gt;ClickHere:"><strong><u>Legato TACHL Coverage Details: Live link &gt;&gt;&gt; <a class="external-link" href="http://dev.arteris.com/dv_reg_symphony/reports/index_tachl.html" rel="nofollow">Click Here:</a></u></strong></h2><p style="margin-left: 60.0px;"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16166527/tachl_cov.jpg?api=v2"></span></p><h2 style="margin-left: 30.0px;" id="id-2019-03-03Progress:-FunctionalVerification:"><u><strong>Functional Verification:</strong></u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Resolved the following issue: <a class="external-link" href="https://arterisip.atlassian.net/browse/SYM-886" rel="nofollow">https://arterisip.atlassian.net/browse/SYM-886</a></li><li>Finished implementation of getting destination port algorithm necessary for scoreboarding in top_smi.</li><li>Started migration of CTL UVC to accommodate the RTL changes due to new interface definitions/naming conventions, etc.</li><li>Fixed issue with changed interface cpr locations.</li><li>Working on outstanding JIRA items.</li><li>Attended DVCON.</li><li>Had meetings with software and Diego regarding error injection tool.</li><li>merging of switch and switch_new environments.</li><li>Tracking updates for pma formal benches.</li><li>Finish coverage analysis (of switch code, only gen_wrapper remains)</li><li>Initial findings for tachl code coverage task done.</li><li>Helped/supported Piyush for Nightly regression failures</li><li>Porting/migrating static configurations of top_smi into new interface</li><li>Merged the top_smi and top_smi_new envs (need to push changes along with green_new, once complete).</li><li>Merging top_atp_* environments: I could resolve the rtl codegen failures while using top_wrapper.tachl in top_atp environment for all configs. But they are all failing in simulation with UVM_FATAL Error – UVM_TIMEOUT. I am debugging those.</li><li>Moving top_atp configs to js_randomizer flow: Working in switch_ie2_4x4 config. This one took a lot of my time to understand the hierarchy of files &amp; the connection mapping. Still ramping up on this. Referrered the switch_dw_rand to generate the 4 set of files as mentioned by Chandra in the confluence page. Still WIP.</li></ul></li></ul><p style="margin-left: 30.0px;"><u><strong style="font-size: 20.0px;">Formal Verification</strong>:</u></p><ul><li style="list-style-type: none;background-image: none;"><ul><li><p>No progress.</p></li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-03-03Progress:-ToolDevelopment&amp;Support:"><u><strong>Tool Development &amp; Support</strong>:</u></h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Monitoring regression disk usage &amp; memory utilization. Now the limit for code coverage merging has maxed out. I have 34 days of merging in Symphony &amp; 45 days in Ncore.<br/>I am deleting the old merging database and start new from today March1st.</li><li>Enhancements in grid utilization page.</li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-03-03Progress:-Miscellaneousitems:"><u><strong>Miscellaneous items</strong></u>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>DVCon 2019 presentation on Flexible Checker &amp; Score-boarding Methodology.</li><li>Meeting with SW team on Symphony TB generation via Maestro.</li><li>Meeting with Diego on KaleidoScope (Error injection verification tool).</li><li>Meeting with Ncore3.0 DV team on the identifying the remaining work.</li><li>Meeting with Sanjay on EA-Ramp.</li><li>Meeting with IT on our Mentor simulation license utilization issues... need more meetings.</li><li>Meeting with Sanjay, Benoit and others on Legato QoS verification.  </li></ul></li></ul><h2 style="margin-left: 30.0px;" id="id-2019-03-03Progress:-Travel/Vacation:"><strong><u>Travel / Vacation</u></strong>:</h2><ul><li style="list-style-type: none;background-image: none;"><ul><li>Saad will be on PTO for 5 days (3/18 to 3/22).<br/><br/></li></ul></li></ul>