<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[31]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[30]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[29]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[28]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[27]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[26]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[25]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[24]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[23]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[22]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[21]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[20]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[19]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[18]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[17]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[16]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[15]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[14]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[13]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[12]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[11]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[10]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[9]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[8]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[7]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[6]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[5]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[4]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[3]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[2]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[1]"/>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[31]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[30]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[29]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[28]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[27]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[26]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[25]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[24]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[23]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[22]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[21]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[20]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[19]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[18]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[17]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[16]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[15]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[14]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[13]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[12]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[11]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[10]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[9]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[8]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[7]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[6]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[5]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[4]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[3]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[2]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[1]"/>
        <net name="design_1_i/AC7606_0_M00_AXIS_TDATA[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[31]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[30]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[29]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[28]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[27]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[26]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[25]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[24]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[23]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[22]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[21]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[20]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[19]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[18]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[17]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[16]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[15]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[14]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[13]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[12]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[11]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[10]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[9]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[8]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[7]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[6]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[5]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[4]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[3]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[2]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[1]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[31]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[30]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[29]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[28]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[27]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[26]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[25]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[24]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[23]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[22]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[21]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[20]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[19]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[18]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[17]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[16]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[15]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[14]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[13]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[12]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[11]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[10]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[9]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[8]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[7]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[6]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[5]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[4]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[3]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[2]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[1]"/>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0_M00_AXIS_TLAST"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0_M00_AXIS_TREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0_M00_AXIS_TVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TLAST"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TREADY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axi_dma_0_M_AXIS_MM2S_TVALID"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/GET_VOLTAGE"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_S00_AXIS_inst/input_command[0]_i_1_n_0"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_S00_AXIS_inst/input_command_reg_n_0_[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axi_dma_0/s_axi_lite_rvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/axi_dma_0/s_axi_lite_wvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/start_processing"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23E7D65A79BC59F7BC47406C1714DFAE"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/start_processing_i_1_n_0"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/DB[15]"/>
        <net name="design_1_i/DB[14]"/>
        <net name="design_1_i/DB[13]"/>
        <net name="design_1_i/DB[12]"/>
        <net name="design_1_i/DB[11]"/>
        <net name="design_1_i/DB[10]"/>
        <net name="design_1_i/DB[9]"/>
        <net name="design_1_i/DB[8]"/>
        <net name="design_1_i/DB[7]"/>
        <net name="design_1_i/DB[6]"/>
        <net name="design_1_i/DB[5]"/>
        <net name="design_1_i/DB[4]"/>
        <net name="design_1_i/DB[3]"/>
        <net name="design_1_i/DB[2]"/>
        <net name="design_1_i/DB[1]"/>
        <net name="design_1_i/DB[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[31]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[30]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[29]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[28]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[27]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[26]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[25]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[24]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[23]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[22]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[21]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[20]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[19]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[18]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[17]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[16]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[15]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[14]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[13]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[12]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[11]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[10]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[9]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[8]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[7]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[6]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[5]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[4]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[3]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[2]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[1]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[31]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[30]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[29]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[28]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[27]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[26]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[25]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[24]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[23]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[22]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[21]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[20]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[19]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[18]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[17]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[16]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[15]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[14]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[13]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[12]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[11]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[10]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[9]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[8]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[7]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[6]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[5]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[4]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[3]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[2]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[1]"/>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/s_axis_const_tdata_1[29]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="1"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/s_axis_const_tdata[31]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/BUSY"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/CNVST"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="6"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/CS"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="7"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/FRSTDATA"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="8"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_result_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="9"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="10"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/m_axis_volt_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="11"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/s_axis_const_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="12"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/s_axis_const_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="13"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/s_axis_result_tlast_out_reg_n_0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="14"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/s_axis_result_tready_out"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="15"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/s_axis_result_tvalid_out"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="16"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/s_axis_volt_tdata_reg_n_0__1[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="17"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/s_axis_volt_tdata_reg_n_0__2[1]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="18"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/s_axis_volt_tdata_reg_n_0__3[2]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="19"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/s_axis_volt_tdata_reg_n_0__4[3]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="20"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/s_axis_volt_tdata_reg_n_0__5[4]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="21"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/s_axis_volt_tdata_reg_n_0__6[5]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="22"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/s_axis_volt_tdata_reg_n_0__7[6]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="23"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/s_axis_volt_tdata_reg_n_0__8[7]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="24"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/s_axis_volt_tdata_reg_n_0__9[8]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="25"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/s_axis_volt_tdata_reg_n_0__10[9]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="26"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/s_axis_volt_tdata_reg_n_0__11[10]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="27"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/s_axis_volt_tdata_reg_n_0__12[11]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="28"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/s_axis_volt_tdata_reg_n_0__13[12]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="29"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/s_axis_volt_tdata_reg_n_0__14[13]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="30"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/s_axis_volt_tdata_reg_n_0_[14]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="31"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/AC7606_0/inst/AC7606_v1_0_M00_AXIS_inst/s_axis_volt_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="CORE_UUID" value="3B505A030738513C98471D25F5B1F848"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="50000000"/>
        <Option Id="HW_ILA" value="u_ila_1"/>
        <Option Id="PROBE_PORT" value="32"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/SCLK"/>
      </nets>
    </probe>
  </probeset>
</probeData>
