<<<<<<< HEAD
vhdl work "contjohn.vhd"
vhdl work "contbcd.vhd"
vhdl work "practica4.vhd"
=======
vhdl work "contjohn.vhd"
vhdl work "contbcd.vhd"
vhdl work "practica4.vhd"
>>>>>>> ElecDig
