==================================================================
=====  Summary Report for RTL Simulation and FPGA Synthesis  =====
==================================================================

Project name: Dijkstra
FPGA Vendor: INTEL
Device Family: CycloneIV
Device: EP4CE115F29C7

Table of Contents
  1. Simulation Cycle Latency
  2. Timing Result
  3. Resource Usage


====== 1. Simulation Cycle Latency ======

LegUp-generated testbench finished in 1 cycles.

====== 2. Timing Result ======

+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+-------------+-----------------+------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name ; Note                                           ;
+-------------+-----------------+------------+------------------------------------------------+
; 1029.87 MHz ; 402.09 MHz      ; clk        ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+------------+------------------------------------------------+



====== 3. Resource Usage ======

Fitter Status : Successful - Mon May 04 12:59:14 2020
Quartus Prime Version : 17.0.0 Build 595 04/25/2017 SJ Lite Edition
Revision Name : top
Top-level Entity Name : top
Family : Cyclone IV E
Device : EP4CE115F29C8
Timing Models : Final
Total logic elements : 2 / 114,480 ( < 1 % )
    Total combinational functions : 1 / 114,480 ( < 1 % )
    Dedicated logic registers : 2 / 114,480 ( < 1 % )
Total registers : 2
Total pins : 0 / 529 ( 0 % )
Total virtual pins : 36
Total memory bits : 0 / 3,981,312 ( 0 % )
Embedded Multiplier 9-bit elements : 0 / 532 ( 0 % )
Total PLLs : 0 / 4 ( 0 % )

