library ieee;
use ieee.std_logic_1164.all;

entity Zlap is
	port(CLK, RESET, Zi: in std_logic;
		  Zo: out std_logic);
end Zlap;

architecture struct of Zlap is
	begin
	process(CLK, RESET, Zi)
	begin
	if(RESET = '1')then
		Zo <= '0';
	elsif(CLK'event and CLK = '1')then
		Zo <= Ci;
	end if;
	end process;
end struct;

	