# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
project open C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/radiant_project/lab3_wc/lab3_testing
# Loading project lab3_testing
# Compile of debounce_tb_2.sv was successful.
# Compile of debouncer_testbench.sv was successful.
# Compile of key_decode_testbench.sv was successful.
# Compile of lab3_testbench.sv was successful.
# Compile of lab3_wc_testbench.sv was successful.
# Compile of scanner_testbench.sv was successful.
# Compile of debouncer.sv was successful.
# Compile of demux2_1.sv was successful.
# Compile of key_decode.sv was successful.
# Compile of lab3_wc.sv was successful.
# Compile of mux.sv was successful.
# Compile of scanner.sv was successful.
# Compile of seg_disp_write.sv was successful.
# 13 compiles, 0 failed with no errors.
# Compile of scanner_tb.sv was successful.
vsim -gui work.debouncer_tb_2
# vsim -gui work.debouncer_tb_2 
# Start time: 13:36:52 on Sep 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv(31): (vopt-7045) 'counter_done' is driven by more than one continuous assignment. See C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(46).
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=0.
# Error loading design
# End time: 13:36:54 on Sep 22,2025, Elapsed time: 0:00:02
# Errors: 2, Warnings: 4
vsim -gui work.debouncer_tb_2 -voptargs=+acc -L iCE40UP
# vsim -gui work.debouncer_tb_2 -voptargs="+acc" -L iCE40UP 
# Start time: 13:41:59 on Sep 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "debouncer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.debouncer_tb_2(fast)
# Loading work.debouncer(fast)
# ** Error (suppressible): (vsim-3837) Variable '/debouncer_tb_2/dut/counter_done' written by more than one continuous assignment. See C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/debouncer.sv(46).
#    Time: 0 ps  Iteration: 0  Instance: /debouncer_tb_2 File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 31
# Error loading design
# End time: 13:42:23 on Sep 22,2025, Elapsed time: 0:00:24
# Errors: 1, Warnings: 2
# Compile of debouncer.sv was successful.
vsim -gui -voptargs=+acc -L iCE40UP work.debouncer_tb_2
# vsim -gui -voptargs="+acc" -L iCE40UP work.debouncer_tb_2 
# Start time: 13:42:58 on Sep 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "debouncer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.debouncer_tb_2(fast)
# Loading work.debouncer(fast)
add wave -position end  sim:/debouncer_tb_2/sig_in
add wave -position end  sim:/debouncer_tb_2/sig_out
run 80000000000
# Starting debouncer tests with faster simulation timing...
# Time 0ns: state=WAIT_LOW, counter=0, key_pressed=0, sig_out=1111
# 
# === Test 1: Reset ===
# 
# === Test 2: Short glitch filtering ===
# Time 3000000ns: state=WAIT_LOW, counter=0, key_pressed=1, sig_out=1111
# Time 7000000ns: state=WAIT_LOW, counter=0, key_pressed=0, sig_out=1111
# ** Error: FAIL: Short glitch filtered - Expected 0000, Got 1111
#    Time: 17 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 53
# 
# === Test 3: Valid key press ===
# Time 17000000ns: state=WAIT_LOW, counter=0, key_pressed=1, sig_out=1111
# Time 47000000ns: state=WAIT_LOW, counter=0, key_pressed=0, sig_out=1111
# ** Error: FAIL: Valid key press - Expected 0010, Got 1111
#    Time: 82 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 53
# 
# === Test 4: Multiple quick presses ===
# Time 82000000ns: state=WAIT_LOW, counter=0, key_pressed=1, sig_out=1111
# Time 87000000ns: state=WAIT_LOW, counter=0, key_pressed=0, sig_out=1111
# ** Error: FAIL: Quick press 1 filtered - Expected 0000, Got 1111
#    Time: 97 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 53
# Time 98000000ns: state=WAIT_LOW, counter=0, key_pressed=1, sig_out=1111
# Time 102000000ns: state=WAIT_LOW, counter=0, key_pressed=0, sig_out=1111
# ** Error: FAIL: Quick press 2 filtered - Expected 0000, Got 1111
#    Time: 112 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 53
# Time 113000000ns: state=WAIT_LOW, counter=0, key_pressed=1, sig_out=1111
# Time 117000000ns: state=WAIT_LOW, counter=0, key_pressed=0, sig_out=1111
# ** Error: FAIL: Quick press 3 filtered - Expected 0000, Got 1111
#    Time: 127 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 53
# 
# === Test 5: Edge case ===
# Time 127000000ns: state=WAIT_LOW, counter=0, key_pressed=1, sig_out=1111
# Time 146000000ns: state=WAIT_LOW, counter=0, key_pressed=0, sig_out=1111
# ** Error: FAIL: Just below threshold - Expected 0000, Got 1111
#    Time: 170 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 53
# Time 171000000ns: state=WAIT_LOW, counter=0, key_pressed=1, sig_out=1111
# Time 191000000ns: state=WAIT_LOW, counter=0, key_pressed=0, sig_out=1111
# ** Error: FAIL: Just above threshold - Expected 1001, Got 1111
#    Time: 217 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 53
# 
# === TEST SUMMARY ===
# Tests completed: 7
# Errors: 7
#           7 TESTS FAILED!
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv(113)
#    Time: 222 us  Iteration: 0  Instance: /debouncer_tb_2
# 1
# Break in Module debouncer_tb_2 at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv line 113
quit -sim
# End time: 13:45:58 on Sep 22,2025, Elapsed time: 0:03:00
# Errors: 7, Warnings: 3
vsim -gui -voptargs=+acc -L iCE40UP work.debouncer_testbench
# vsim -gui -voptargs="+acc" -L iCE40UP work.debouncer_testbench 
# Start time: 13:46:08 on Sep 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "debouncer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.debouncer_testbench(fast)
# Loading work.debouncer(fast)
run 800
add wave -position end  sim:/debouncer_testbench/sig_expected
add wave -position end  sim:/debouncer_testbench/columns
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.debouncer_testbench(fast)
# Loading work.debouncer(fast)
run 800
quit -sim
# End time: 13:49:05 on Sep 22,2025, Elapsed time: 0:02:57
# Errors: 0, Warnings: 2
# Compile of debounce_tb_2.sv was successful.
# Compile of debouncer.sv was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc -L iCE40UP work.debouncer_tb_2
# vsim -gui -voptargs="+acc" -L iCE40UP work.debouncer_tb_2 
# Start time: 13:49:22 on Sep 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "debouncer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.debouncer_tb_2(fast)
# Loading work.debouncer(fast)
# Compile of debounce_tb_2.sv was successful.
add wave -position end  sim:/debouncer_tb_2/sig_in
add wave -position end  sim:/debouncer_tb_2/sig_out
run 800
# Starting debouncer tests with faster simulation timing...
# Time 0ns: state=WAIT_LOW, counter=0, key_pressed=0, sig_out=1111
run 80000
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.debouncer_tb_2(fast)
# Loading work.debouncer(fast)
run 80000
# Starting debouncer tests with faster simulation timing...
# Time 0ns: state=WAIT_LOW, counter=0, key_pressed=0, sig_out=1111
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.debouncer_tb_2(fast)
# Loading work.debouncer(fast)
run 8000000
# Starting debouncer tests with faster simulation timing...
# Time 0ns: state=WAIT_LOW, counter=0, key_pressed=0, sig_out=1111
# 
# === Test 1: Reset ===
# 
# === Test 2: Short glitch filtering ===
# Time 3000000ns: state=WAIT_LOW, counter=0, key_pressed=1, sig_out=1111
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.debouncer_tb_2(fast)
# Loading work.debouncer(fast)
run 800000000
# Starting debouncer tests with faster simulation timing...
# Time 0ns: state=WAIT_LOW, counter=0, key_pressed=0, sig_out=1111
# 
# === Test 1: Reset ===
# 
# === Test 2: Short glitch filtering ===
# Time 3000000ns: state=WAIT_LOW, counter=0, key_pressed=1, sig_out=1111
# ** Error: FAIL: Short glitch filtered - Expected 0000, Got 1111
#    Time: 32 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 53
# 
# === Test 3: Valid key press ===
# ** Error: FAIL: Valid key press - Expected 0010, Got 1111
#    Time: 132 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 53
# 
# === Test 4: Multiple quick presses ===
# ** Error: FAIL: Quick press 1 filtered - Expected 0000, Got 1111
#    Time: 162 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 53
# ** Error: FAIL: Quick press 2 filtered - Expected 0000, Got 1111
#    Time: 192 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 53
# ** Error: FAIL: Quick press 3 filtered - Expected 0000, Got 1111
#    Time: 222 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 53
# 
# === Test 5: Edge case ===
# ** Error: FAIL: Just below threshold - Expected 0000, Got 1111
#    Time: 280 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 53
# ** Error: FAIL: Just above threshold - Expected 1001, Got 1111
#    Time: 342 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 53
# 
# === TEST SUMMARY ===
# Tests completed: 7
# Errors: 7
#           7 TESTS FAILED!
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv(113)
#    Time: 347 us  Iteration: 0  Instance: /debouncer_tb_2
# 1
# Break in Module debouncer_tb_2 at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv line 113
# Compile of debounce_tb_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.debouncer_tb_2(fast)
# Loading work.debouncer(fast)
run 800000000
# Starting debouncer tests...
# Time 0ns: state=WAIT_LOW, counter=0, key_pressed=0, sig_out=1111
# 
# === Test 1: Reset ===
# 
# === Test 2: Short glitch filtering ===
# Time 3000000ns: state=WAIT_LOW, counter=0, key_pressed=1, sig_out=1111
# ** Error: FAIL: Short glitch filtered - Expected 0000, Got 1111
#    Time: 37 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 55
# 
# === Test 3: Valid key press ===
# ** Error: FAIL: Valid key press - Expected 0010, Got 1111
#    Time: 72 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 55
# 
# === Test 4: Multiple quick presses ===
# ** Error: FAIL: Quick press 1 filtered - Expected 0000, Got 1111
#    Time: 107 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 55
# ** Error: FAIL: Quick press 2 filtered - Expected 0000, Got 1111
#    Time: 142 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 55
# ** Error: FAIL: Quick press 3 filtered - Expected 0000, Got 1111
#    Time: 177 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 55
# 
# === Test 5: Edge case ===
# ** Error: FAIL: Just below threshold - Expected 0000, Got 1111
#    Time: 226 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 55
# ** Error: FAIL: Just above threshold - Expected 1001, Got 1111
#    Time: 277 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 55
# 
# === TEST SUMMARY ===
# Tests completed: 7
# Errors: 7
#           7 TESTS FAILED!
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv(115)
#    Time: 282 us  Iteration: 0  Instance: /debouncer_tb_2
# 1
# Break in Module debouncer_tb_2 at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv line 115
# Compile of debouncer_testbench.sv was successful.
quit -sim
# End time: 13:57:49 on Sep 22,2025, Elapsed time: 0:08:27
# Errors: 7, Warnings: 3
vsim -gui -voptargs=+acc -L iCE40UP work.debouncer_testbench
# vsim -gui -voptargs="+acc" -L iCE40UP work.debouncer_testbench 
# Start time: 13:57:56 on Sep 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debouncer_testbench.sv(71): (vopt-7063) Failed to find 'sig_out' in hierarchical name 'sig_out'.
#         Region: debouncer_testbench
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 13:57:57 on Sep 22,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of debouncer_testbench.sv was successful.
vsim -gui -voptargs=+acc -L iCE40UP work.debouncer_testbench
# vsim -gui -voptargs="+acc" -L iCE40UP work.debouncer_testbench 
# Start time: 13:59:30 on Sep 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debouncer_testbench.sv(75): (vopt-7063) Failed to find 'sig_out' in hierarchical name 'sig_out'.
#         Region: debouncer_testbench
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 13:59:30 on Sep 22,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 3
# Compile of debouncer_testbench.sv was successful.
vsim -gui -voptargs=+acc -L iCE40UP work.debouncer_testbench
# vsim -gui -voptargs="+acc" -L iCE40UP work.debouncer_testbench 
# Start time: 14:00:19 on Sep 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "debouncer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.debouncer_testbench(fast)
# Loading work.debouncer(fast)
add wave -position end  sim:/debouncer_testbench/key_pressed
add wave -position end  sim:/debouncer_testbench/columns
add wave -position end  sim:/debouncer_testbench/sig_expected
run 8000000
# ** Error: no dice. output = 1111
#    Time: 600 ns  Scope: debouncer_testbench File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debouncer_testbench.sv Line: 59
# ** Error: no dice. output = 0001
#    Time: 1 us  Scope: debouncer_testbench File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debouncer_testbench.sv Line: 64
# ** Error: no dice. output = 0001
#    Time: 1400 ns  Scope: debouncer_testbench File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debouncer_testbench.sv Line: 68
# ** Error: no dice. output = 0001
#    Time: 1800 ns  Scope: debouncer_testbench File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debouncer_testbench.sv Line: 72
# Time 1800000ns: state=WAIT_HIGH, counter=0, key_pressed=1, sig_out=0001
# Compile of debounce_tb_2.sv was successful.
# Compile of debouncer_testbench.sv was successful.
# Compile of key_decode_testbench.sv failed with 1 errors.
# 3 compiles, 1 failed with 1 error.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "debouncer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.debouncer_testbench(fast)
# Loading work.debouncer(fast)
# Warning in wave window restart: (vish-4014) No objects found matching '/debouncer_testbench/sig_expected'. 
add wave -position end  sim:/debouncer_testbench/key_pressed
add wave -position end  sim:/debouncer_testbench/sig_out
run 8000000000
#           4 tests completed with           0 errors
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.debouncer_testbench(fast)
# Loading work.debouncer(fast)
run 40000
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.debouncer_testbench(fast)
# Loading work.debouncer(fast)
run 400000
run 4000000
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.debouncer_testbench(fast)
# Loading work.debouncer(fast)
run 40000000
#           4 tests completed with           0 errors
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.debouncer_testbench(fast)
# Loading work.debouncer(fast)
run 5000000
quit -sim
# End time: 14:29:34 on Sep 22,2025, Elapsed time: 0:29:15
# Errors: 0, Warnings: 2
# Compile of debounce_tb_2.sv was successful.
# Compile of debouncer_testbench.sv was successful.
# Compile of key_decode_testbench.sv was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui -voptargs=+acc -L iCE40UP work.debouncer_tb_2
# vsim -gui -voptargs="+acc" -L iCE40UP work.debouncer_tb_2 
# Start time: 14:29:48 on Sep 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.debouncer_tb_2(fast)
# Loading work.debouncer(fast)
add wave -position end  sim:/debouncer_tb_2/key_pressed
add wave -position end  sim:/debouncer_tb_2/sig_in
add wave -position end  sim:/debouncer_tb_2/sig_out
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.debouncer_tb_2(fast)
# Loading work.debouncer(fast)
run 5000000
# Starting debouncer tests...
# Time 0ns: state=WAIT_LOW, counter=0, key_pressed=0, sig_out=1111
# 
# === Test 1: Reset ===
# 
# === Test 2: Short glitch filtering ===
# Time 3000000ns: state=WAIT_LOW, counter=0, key_pressed=1, sig_out=1111
# Compile of debounce_tb_2.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.debouncer_tb_2(fast)
# Loading work.debouncer(fast)
run 500000000
# Starting debouncer tests...
# Time 0ns: state=WAIT_LOW, counter=0, key_pressed=0, sig_out=1111
# 
# === Test 1: Reset ===
# 
# === Test 2: Short glitch filtering ===
# Time 7000000ns: state=WAIT_LOW, counter=0, key_pressed=1, sig_out=1111
# ** Error: FAIL: Short glitch filtered - Expected 0000, Got 1111
#    Time: 42 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 58
# 
# === Test 3: Valid key press ===
# Time 42000000ns: state=WAIT_LOW, counter=0, key_pressed=0, sig_out=1111
# Time 47000000ns: state=WAIT_LOW, counter=0, key_pressed=1, sig_out=1111
# ** Error: FAIL: Valid key press - Expected 0010, Got 1111
#    Time: 107 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 58
# 
# === Test 4: Multiple quick presses ===
# Time 107000000ns: state=WAIT_LOW, counter=0, key_pressed=0, sig_out=1111
# Time 112000000ns: state=WAIT_LOW, counter=0, key_pressed=1, sig_out=1111
# ** Error: FAIL: Quick press 1 filtered - Expected 0000, Got 1111
#    Time: 147 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 58
# Time 148000000ns: state=WAIT_LOW, counter=0, key_pressed=0, sig_out=1111
# Time 152000000ns: state=WAIT_LOW, counter=0, key_pressed=1, sig_out=1111
# ** Error: FAIL: Quick press 2 filtered - Expected 0000, Got 1111
#    Time: 187 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 58
# Time 188000000ns: state=WAIT_LOW, counter=0, key_pressed=0, sig_out=1111
# Time 192000000ns: state=WAIT_LOW, counter=0, key_pressed=1, sig_out=1111
# ** Error: FAIL: Quick press 3 filtered - Expected 0000, Got 1111
#    Time: 227 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 58
# 
# === Test 5: Edge case ===
# Time 227000000ns: state=WAIT_LOW, counter=0, key_pressed=0, sig_out=1111
# Time 246000000ns: state=WAIT_LOW, counter=0, key_pressed=1, sig_out=1111
# ** Error: FAIL: Just below threshold - Expected 0000, Got 1111
#    Time: 295 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 58
# Time 296000000ns: state=WAIT_LOW, counter=0, key_pressed=0, sig_out=1111
# Time 316000000ns: state=WAIT_LOW, counter=0, key_pressed=1, sig_out=1111
# ** Error: FAIL: Just above threshold - Expected 1001, Got 1111
#    Time: 367 us  Scope: debouncer_tb_2.test_debounce File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv Line: 58
# 
# === TEST SUMMARY ===
# Tests completed: 7
# Errors: 7
#           7 TESTS FAILED!
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv(118)
#    Time: 372 us  Iteration: 0  Instance: /debouncer_tb_2
# 1
# Break in Module debouncer_tb_2 at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debounce_tb_2.sv line 118
quit -sim
# End time: 14:54:22 on Sep 22,2025, Elapsed time: 0:24:34
# Errors: 7, Warnings: 2
vsim -gui -voptargs=+acc -L iCE40UP work.scanner_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.scanner_tb 
# Start time: 14:54:34 on Sep 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "debouncer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_tb(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
# Loading work.key_decode(fast)
add wave -position end  sim:/scanner_tb/value
add wave -position end  sim:/scanner_tb/rows
add wave -position end  sim:/scanner_tb/columns
run 8000000
# Starting Keypad Scanner Testbench
# === Testing Reset ===
# Time                35000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Reset test FAILED
# Time                45000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time                55000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time                65000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time                75000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time                85000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time                95000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               105000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               115000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               125000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               135000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# === Testing No Key Pressed ===
# Time               145000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               155000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               165000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               175000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               185000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               195000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               205000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               215000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               225000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               235000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               245000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               255000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               265000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               275000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               285000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               295000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               305000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               315000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               325000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               335000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# No key pressed test PASSED
# === Testing Key Press: Expected value = 4'h1 ===
# Time               345000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               355000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'h0
# Key detected at time               355000
# Time               365000: rows = 4'b1000, columns = 4'b0111, enable = 1, value = 4'h0
# Time               375000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'h0
# Time               385000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'h0
# Time               395000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'h0
# Key press test FAILED: Expected 4'h1, Got 4'h0
# Time               405000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               415000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               425000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               435000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               445000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               455000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               465000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               475000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               485000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               495000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# === Testing Key Press: Expected value = 4'h2 ===
# Time               505000: rows = 4'b1000, columns = 4'b1011, enable = 0, value = 4'h0
# Time               515000: rows = 4'b0100, columns = 4'b1011, enable = 0, value = 4'h0
# Key detected at time               515000
# Time               525000: rows = 4'b0100, columns = 4'b1011, enable = 1, value = 4'h0
# Time               535000: rows = 4'b0100, columns = 4'b1011, enable = 0, value = 4'h0
# Time               545000: rows = 4'b0100, columns = 4'b1011, enable = 0, value = 4'h0
# Time               555000: rows = 4'b0100, columns = 4'b1011, enable = 0, value = 4'h0
# Key press test FAILED: Expected 4'h2, Got 4'h0
# Time               565000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               575000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               585000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               595000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               605000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               615000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               625000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               635000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               645000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               655000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# === Testing Key Press: Expected value = 4'h4 ===
# Time               665000: rows = 4'b0100, columns = 4'b0111, enable = 0, value = 4'h0
# Time               675000: rows = 4'b0010, columns = 4'b0111, enable = 0, value = 4'h0
# Key detected at time               675000
# Time               685000: rows = 4'b0010, columns = 4'b0111, enable = 1, value = 4'h0
# Time               695000: rows = 4'b0010, columns = 4'b0111, enable = 0, value = 4'h0
# Time               705000: rows = 4'b0010, columns = 4'b0111, enable = 0, value = 4'h0
# Time               715000: rows = 4'b0010, columns = 4'b0111, enable = 0, value = 4'h0
# Key press test FAILED: Expected 4'h4, Got 4'h0
# Time               725000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               735000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               745000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               755000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               765000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               775000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               785000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               795000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               805000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               815000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# === Testing Key Press: Expected value = 4'hd ===
# Time               825000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               835000: rows = 4'b0001, columns = 4'b1110, enable = 0, value = 4'h0
# Key detected at time               835000
# Time               845000: rows = 4'b0001, columns = 4'b1110, enable = 1, value = 4'h0
# Time               855000: rows = 4'b0001, columns = 4'b1110, enable = 0, value = 4'h0
# Time               865000: rows = 4'b0001, columns = 4'b1110, enable = 0, value = 4'h0
# Time               875000: rows = 4'b0001, columns = 4'b1110, enable = 0, value = 4'h0
# Key press test FAILED: Expected 4'hd, Got 4'h0
# Time               885000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               895000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               905000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               915000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               925000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               935000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               945000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               955000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               965000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               975000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# === Testing Multiple Keys Same Row ===
# Time               985000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               995000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'h0
# First key detected
# Time              1005000: rows = 4'b1000, columns = 4'b0111, enable = 1, value = 4'h0
# Time              1015000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'h0
# Time              1025000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'h0
# Time              1035000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'h0
# Time              1045000: rows = 4'b1000, columns = 4'b1011, enable = 0, value = 4'h0
# Time              1055000: rows = 4'b1000, columns = 4'b1011, enable = 0, value = 4'h0
# Time              1065000: rows = 4'b1000, columns = 4'b1011, enable = 0, value = 4'h0
# Time              1075000: rows = 4'b1000, columns = 4'b1011, enable = 0, value = 4'h0
# Time              1085000: rows = 4'b1000, columns = 4'b1011, enable = 0, value = 4'h0
# Multiple keys same row test - enable dropped unexpectedly
# Time              1095000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1105000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1115000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1125000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1135000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1145000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1155000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1165000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1175000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1185000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# === Testing Rapid Key Presses ===
# Time              1195000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'h0
# Time              1205000: rows = 4'b0100, columns = 4'b0111, enable = 0, value = 4'h0
# Time              1215000: rows = 4'b0100, columns = 4'b0111, enable = 1, value = 4'h0
# Time              1225000: rows = 4'b0100, columns = 4'b0111, enable = 0, value = 4'h0
# Time              1235000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1245000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1255000: rows = 4'b0100, columns = 4'b1011, enable = 0, value = 4'h0
# Time              1265000: rows = 4'b0010, columns = 4'b1011, enable = 0, value = 4'h0
# Time              1275000: rows = 4'b0010, columns = 4'b1011, enable = 1, value = 4'h0
# Time              1285000: rows = 4'b0010, columns = 4'b1011, enable = 0, value = 4'h0
# Time              1295000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1305000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1315000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1325000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1335000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'h0
# Time              1345000: rows = 4'b1000, columns = 4'b0111, enable = 1, value = 4'h0
# Time              1355000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'h0
# Time              1365000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1375000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1385000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1395000: rows = 4'b0100, columns = 4'b1011, enable = 0, value = 4'h0
# Time              1405000: rows = 4'b0100, columns = 4'b1011, enable = 1, value = 4'h0
# Time              1415000: rows = 4'b0100, columns = 4'b1011, enable = 0, value = 4'h0
# Time              1425000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1435000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1445000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1455000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1465000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1475000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'h0
# Time              1485000: rows = 4'b1000, columns = 4'b0111, enable = 1, value = 4'h0
# Time              1495000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'h0
# Time              1505000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1515000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1525000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1535000: rows = 4'b0100, columns = 4'b1011, enable = 0, value = 4'h0
# Time              1545000: rows = 4'b0100, columns = 4'b1011, enable = 1, value = 4'h0
# Time              1555000: rows = 4'b0100, columns = 4'b1011, enable = 0, value = 4'h0
# Time              1565000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1575000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Rapid key presses test completed
# === Testing No Key Pressed ===
# Time              1585000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1595000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1605000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1615000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1625000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1635000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1645000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1655000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1665000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1675000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1685000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1695000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1705000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1715000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1725000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1735000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1745000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1755000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1765000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1775000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# No key pressed test PASSED
# All tests completed!
# Time              1785000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1795000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1805000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1815000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1825000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1835000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1845000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1855000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1865000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time              1875000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_tb.sv(184)
#    Time: 1885 ns  Iteration: 0  Instance: /scanner_tb
# 1
# Break in Module scanner_tb at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_tb.sv line 184
quit -sim
# End time: 15:03:24 on Sep 22,2025, Elapsed time: 0:08:50
# Errors: 0, Warnings: 2
vsim -gui -voptargs=+acc -L iCE40UP work.scanner_testbench
# vsim -gui -voptargs="+acc" -L iCE40UP work.scanner_testbench 
# Start time: 15:04:33 on Sep 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_testbench.sv(42): (vopt-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 6, found 5.
# ** Warning: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_testbench.sv(42): (vopt-2718) [TFMPC] - Missing connection for port 'enable'.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "debouncer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.scanner_testbench(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
# Loading work.key_decode(fast)
add wave -position end  sim:/scanner_testbench/clk
add wave -position end  sim:/scanner_testbench/key_pressed
add wave -position end  sim:/scanner_testbench/columns
add wave -position end  sim:/scanner_testbench/rows
add wave -position end  sim:/scanner_testbench/value
run 8000000000
# ** Error: wrong state, 00000110
#    Time: 80 ns  Scope: scanner_testbench.state_test File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_testbench.sv Line: 28
# ** Error: rows being written wrong, expected 1000, recieved 0010
#    Time: 80 ns  Scope: scanner_testbench.row_test File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_testbench.sv Line: 19
# ** Error: incorrect output 0000
#    Time: 120 ns  Scope: scanner_testbench File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_testbench.sv Line: 84
# ** Error: wrong state, 00001000
#    Time: 120 ns  Scope: scanner_testbench.state_test File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_testbench.sv Line: 28
# ** Error: rows being written wrong, expected 0100, recieved 0010
#    Time: 140 ns  Scope: scanner_testbench.row_test File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_testbench.sv Line: 19
# ** Error: wrong state, 00000110
#    Time: 140 ns  Scope: scanner_testbench.state_test File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_testbench.sv Line: 28
# ** Error: incorrect output 0000
#    Time: 180 ns  Scope: scanner_testbench File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_testbench.sv Line: 99
# ** Error: wrong state, 00001000
#    Time: 180 ns  Scope: scanner_testbench.state_test File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_testbench.sv Line: 28
# ** Error: wrong state, 00000110
#    Time: 200 ns  Scope: scanner_testbench.state_test File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_testbench.sv Line: 28
# ** Error: incorrect output 0000
#    Time: 240 ns  Scope: scanner_testbench File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_testbench.sv Line: 115
# ** Error: wrong state, 00001000
#    Time: 240 ns  Scope: scanner_testbench.state_test File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_testbench.sv Line: 28
# ** Error: wrong state, 00000110
#    Time: 260 ns  Scope: scanner_testbench.state_test File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_testbench.sv Line: 28
# ** Error: incorrect output 0000
#    Time: 300 ns  Scope: scanner_testbench File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_testbench.sv Line: 130
# ** Error: wrong state, 00001000
#    Time: 300 ns  Scope: scanner_testbench.state_test File: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_testbench.sv Line: 28
#          19 tests completed with          10 errors
quit -sim
# End time: 15:06:30 on Sep 22,2025, Elapsed time: 0:01:57
# Errors: 14, Warnings: 4
vsim -gui -voptargs=+acc -L iCE40UP work.scanner_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.scanner_tb 
# Start time: 15:06:39 on Sep 22,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.scanner_tb(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
# Loading work.key_decode(fast)
add wave -position end  sim:/scanner_tb/clk
add wave -position end  sim:/scanner_tb/columns
add wave -position end  sim:/scanner_tb/rows
add wave -position end  sim:/scanner_tb/value
add wave -position end  sim:/scanner_tb/enable
run 800000
# Starting Keypad Scanner Testbench
# === Testing Reset ===
# Time                35000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Reset test FAILED
# Time                45000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time                55000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time                65000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time                75000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time                85000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time                95000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               105000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               115000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               125000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               135000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# === Testing No Key Pressed ===
# Time               145000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               155000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               165000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               175000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               185000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               195000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               205000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               215000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               225000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               235000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               245000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               255000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               265000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               275000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               285000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               295000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               305000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               315000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               325000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               335000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# No key pressed test PASSED
# === Testing Key Press: Expected value = 4'h1 ===
# Time               345000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               355000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'h0
# Key detected at time               355000
# Time               365000: rows = 4'b1000, columns = 4'b0111, enable = 1, value = 4'h0
# Time               375000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'h0
# Time               385000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'h0
# Time               395000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'h0
# Key press test FAILED: Expected 4'h1, Got 4'h0
# Time               405000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               415000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               425000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               435000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               445000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               455000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               465000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               475000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               485000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               495000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# === Testing Key Press: Expected value = 4'h2 ===
# Time               505000: rows = 4'b1000, columns = 4'b1011, enable = 0, value = 4'h0
# Time               515000: rows = 4'b0100, columns = 4'b1011, enable = 0, value = 4'h0
# Key detected at time               515000
# Time               525000: rows = 4'b0100, columns = 4'b1011, enable = 1, value = 4'h0
# Time               535000: rows = 4'b0100, columns = 4'b1011, enable = 0, value = 4'h0
# Time               545000: rows = 4'b0100, columns = 4'b1011, enable = 0, value = 4'h0
# Time               555000: rows = 4'b0100, columns = 4'b1011, enable = 0, value = 4'h0
# Key press test FAILED: Expected 4'h2, Got 4'h0
# Time               565000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               575000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               585000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               595000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               605000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               615000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               625000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               635000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               645000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               655000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# === Testing Key Press: Expected value = 4'h4 ===
# Time               665000: rows = 4'b0100, columns = 4'b0111, enable = 0, value = 4'h0
# Time               675000: rows = 4'b0010, columns = 4'b0111, enable = 0, value = 4'h0
# Key detected at time               675000
# Time               685000: rows = 4'b0010, columns = 4'b0111, enable = 1, value = 4'h0
# Time               695000: rows = 4'b0010, columns = 4'b0111, enable = 0, value = 4'h0
# Time               705000: rows = 4'b0010, columns = 4'b0111, enable = 0, value = 4'h0
# Time               715000: rows = 4'b0010, columns = 4'b0111, enable = 0, value = 4'h0
# Key press test FAILED: Expected 4'h4, Got 4'h0
# Time               725000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               735000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               745000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               755000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
# Time               765000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'h0
# Time               775000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'h0
# Time               785000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'h0
# Time               795000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'h0
add wave -position insertpoint  \
sim:/scanner_tb/clk \
sim:/scanner_tb/reset \
sim:/scanner_tb/columns \
sim:/scanner_tb/rows \
sim:/scanner_tb/value \
sim:/scanner_tb/enable
# Compile of debouncer.sv was successful.
# Compile of lab3_wc.sv was successful.
# Compile of scanner.sv was successful.
# Compile of scanner_tb.sv was successful.
# 4 compiles, 0 failed with no errors.
quit -sim
# End time: 15:46:55 on Sep 22,2025, Elapsed time: 0:40:16
# Errors: 0, Warnings: 2
vsim -gui -voptargs=+acc -L iCE40UP work.scanner_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.scanner_tb 
# Start time: 15:47:08 on Sep 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "debouncer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_tb(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
add wave -position insertpoint  \
sim:/scanner_tb/clk \
sim:/scanner_tb/reset \
sim:/scanner_tb/columns \
sim:/scanner_tb/rows \
sim:/scanner_tb/debounced_col \
sim:/scanner_tb/enable
run 8000000
# Starting Keypad Scanner Testbench
# === Testing Reset ===
# Time                35000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Reset test FAILED
# Time                45000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time                55000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time                65000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time                75000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time                85000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time                95000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time               105000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time               115000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time               125000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time               135000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# === Testing No Key Pressed ===
# Time               145000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time               155000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time               165000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time               175000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time               185000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time               195000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time               205000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time               215000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time               225000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time               235000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time               245000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time               255000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time               265000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time               275000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time               285000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time               295000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time               305000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time               315000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time               325000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time               335000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# No key pressed test PASSED
# === Testing Key Press: Expected columns = 4'h7 ===
# Time               345000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time               355000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'hf
# Key detected at time               355000
# Time               365000: rows = 4'b1000, columns = 4'b0111, enable = 1, value = 4'hf
# Time               375000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'hf
# Time               385000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'hf
# Time               395000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'hf
# Key press test FAILED: Expected 4'h7, Got 4'hf
# Time               405000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time               415000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time               425000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time               435000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time               445000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time               455000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time               465000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time               475000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time               485000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time               495000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# === Testing Key Press: Expected columns = 4'h7 ===
# Time               505000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'hf
# Time               515000: rows = 4'b0100, columns = 4'b0111, enable = 0, value = 4'hf
# Key detected at time               515000
# Time               525000: rows = 4'b0100, columns = 4'b0111, enable = 1, value = 4'hf
# Time               535000: rows = 4'b0100, columns = 4'b0111, enable = 0, value = 4'hf
# Time               545000: rows = 4'b0100, columns = 4'b0111, enable = 0, value = 4'hf
# Time               555000: rows = 4'b0100, columns = 4'b0111, enable = 0, value = 4'hf
# Key press test FAILED: Expected 4'h7, Got 4'hf
# Time               565000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time               575000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time               585000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time               595000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time               605000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time               615000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time               625000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time               635000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time               645000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time               655000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# === Testing Key Press: Expected columns = 4'h7 ===
# Time               665000: rows = 4'b0100, columns = 4'b0111, enable = 0, value = 4'hf
# Time               675000: rows = 4'b0010, columns = 4'b0111, enable = 0, value = 4'hf
# Key detected at time               675000
# Time               685000: rows = 4'b0010, columns = 4'b0111, enable = 1, value = 4'hf
# Time               695000: rows = 4'b0010, columns = 4'b0111, enable = 0, value = 4'hf
# Time               705000: rows = 4'b0010, columns = 4'b0111, enable = 0, value = 4'hf
# Time               715000: rows = 4'b0010, columns = 4'b0111, enable = 0, value = 4'hf
# Key press test FAILED: Expected 4'h7, Got 4'hf
# Time               725000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time               735000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time               745000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time               755000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time               765000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time               775000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time               785000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time               795000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time               805000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time               815000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# === Testing Key Press: Expected columns = 4'he ===
# Time               825000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time               835000: rows = 4'b0001, columns = 4'b1110, enable = 0, value = 4'hf
# Key detected at time               835000
# Time               845000: rows = 4'b0001, columns = 4'b1110, enable = 1, value = 4'hf
# Time               855000: rows = 4'b0001, columns = 4'b1110, enable = 0, value = 4'hf
# Time               865000: rows = 4'b0001, columns = 4'b1110, enable = 0, value = 4'hf
# Time               875000: rows = 4'b0001, columns = 4'b1110, enable = 0, value = 4'hf
# Key press test FAILED: Expected 4'he, Got 4'hf
# Time               885000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time               895000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time               905000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time               915000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time               925000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time               935000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time               945000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time               955000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time               965000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time               975000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# === Testing Multiple Keys Same Row ===
# Time               985000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time               995000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'hf
# First key detected
# Time              1005000: rows = 4'b1000, columns = 4'b0111, enable = 1, value = 4'hf
# Time              1015000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'hf
# Time              1025000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'hf
# Time              1035000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'hf
# Time              1045000: rows = 4'b1000, columns = 4'b1011, enable = 0, value = 4'hf
# Time              1055000: rows = 4'b1000, columns = 4'b1011, enable = 0, value = 4'hf
# Time              1065000: rows = 4'b1000, columns = 4'b1011, enable = 0, value = 4'hf
# Time              1075000: rows = 4'b1000, columns = 4'b1011, enable = 0, value = 4'hf
# Time              1085000: rows = 4'b1000, columns = 4'b1011, enable = 0, value = 4'hf
# Multiple keys same row test - enable dropped unexpectedly
# Time              1095000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1105000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1115000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1125000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1135000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1145000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1155000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1165000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1175000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1185000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# === Testing Rapid Key Presses ===
# Time              1195000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'hf
# Time              1205000: rows = 4'b0100, columns = 4'b0111, enable = 0, value = 4'hf
# Time              1215000: rows = 4'b0100, columns = 4'b0111, enable = 1, value = 4'hf
# Time              1225000: rows = 4'b0100, columns = 4'b0111, enable = 0, value = 4'hf
# Time              1235000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1245000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1255000: rows = 4'b0100, columns = 4'b1011, enable = 0, value = 4'hf
# Time              1265000: rows = 4'b0010, columns = 4'b1011, enable = 0, value = 4'hf
# Time              1275000: rows = 4'b0010, columns = 4'b1011, enable = 1, value = 4'hf
# Time              1285000: rows = 4'b0010, columns = 4'b1011, enable = 0, value = 4'hf
# Time              1295000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1305000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1315000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1325000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1335000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'hf
# Time              1345000: rows = 4'b1000, columns = 4'b0111, enable = 1, value = 4'hf
# Time              1355000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'hf
# Time              1365000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1375000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1385000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1395000: rows = 4'b0100, columns = 4'b1011, enable = 0, value = 4'hf
# Time              1405000: rows = 4'b0100, columns = 4'b1011, enable = 1, value = 4'hf
# Time              1415000: rows = 4'b0100, columns = 4'b1011, enable = 0, value = 4'hf
# Time              1425000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1435000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1445000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1455000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1465000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1475000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'hf
# Time              1485000: rows = 4'b1000, columns = 4'b0111, enable = 1, value = 4'hf
# Time              1495000: rows = 4'b1000, columns = 4'b0111, enable = 0, value = 4'hf
# Time              1505000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1515000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1525000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1535000: rows = 4'b0100, columns = 4'b1011, enable = 0, value = 4'hf
# Time              1545000: rows = 4'b0100, columns = 4'b1011, enable = 1, value = 4'hf
# Time              1555000: rows = 4'b0100, columns = 4'b1011, enable = 0, value = 4'hf
# Time              1565000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1575000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Rapid key presses test completed
# === Testing No Key Pressed ===
# Time              1585000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1595000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1605000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1615000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1625000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1635000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1645000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1655000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1665000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1675000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1685000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1695000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1705000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1715000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1725000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1735000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1745000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1755000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1765000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1775000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# No key pressed test PASSED
# All tests completed!
# Time              1785000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1795000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1805000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1815000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1825000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1835000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1845000: rows = 4'b0001, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1855000: rows = 4'b1000, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1865000: rows = 4'b0100, columns = 4'b1111, enable = 0, value = 4'hf
# Time              1875000: rows = 4'b0010, columns = 4'b1111, enable = 0, value = 4'hf
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_tb.sv(184)
#    Time: 1885 ns  Iteration: 0  Instance: /scanner_tb
# 1
# Break in Module scanner_tb at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_tb.sv line 184
# Compile of scanner_tb.sv was successful.
restart -f
# Closing VCD file "scanner_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_tb(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
run 80000000
# Starting Keypad Scanner Testbench
# === Testing Reset ===
# Time                35000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Reset test FAILED
# Time                45000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time                55000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time                65000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time                75000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time                85000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time                95000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               105000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               115000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               125000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               135000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# === Testing No Key Pressed ===
# Time               145000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               155000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               165000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               175000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               185000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               195000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               205000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               215000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               225000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               235000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               245000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               255000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               265000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               275000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               285000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               295000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               305000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               315000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               325000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               335000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# No key pressed test PASSED
# === Testing Key Press: Expected columns = 4'h7 ===
# Time               345000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               355000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Key detected at time               355000
# Time               365000: rows = 4'b1000, columns = 4'b0111, enable = 1, debounced_col = 4'b1111
# Time               375000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               385000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               395000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Key press test FAILED: Expected 4'h7, Got 4'hf
# Time               405000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               415000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               425000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               435000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               445000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               455000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               465000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               475000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               485000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               495000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# === Testing Key Press: Expected columns = 4'h7 ===
# Time               505000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               515000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Key detected at time               515000
# Time               525000: rows = 4'b0100, columns = 4'b0111, enable = 1, debounced_col = 4'b1111
# Time               535000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               545000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               555000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Key press test FAILED: Expected 4'h7, Got 4'hf
# Time               565000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               575000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               585000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               595000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               605000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               615000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               625000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               635000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               645000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               655000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# === Testing Key Press: Expected columns = 4'h7 ===
# Time               665000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               675000: rows = 4'b0010, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Key detected at time               675000
# Time               685000: rows = 4'b0010, columns = 4'b0111, enable = 1, debounced_col = 4'b1111
# Time               695000: rows = 4'b0010, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               705000: rows = 4'b0010, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               715000: rows = 4'b0010, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Key press test FAILED: Expected 4'h7, Got 4'hf
# Time               725000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               735000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               745000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               755000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               765000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               775000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               785000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               795000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               805000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               815000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# === Testing Key Press: Expected columns = 4'he ===
# Time               825000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               835000: rows = 4'b0001, columns = 4'b1110, enable = 0, debounced_col = 4'b1111
# Key detected at time               835000
# Time               845000: rows = 4'b0001, columns = 4'b1110, enable = 1, debounced_col = 4'b1111
# Time               855000: rows = 4'b0001, columns = 4'b1110, enable = 0, debounced_col = 4'b1111
# Time               865000: rows = 4'b0001, columns = 4'b1110, enable = 0, debounced_col = 4'b1111
# Time               875000: rows = 4'b0001, columns = 4'b1110, enable = 0, debounced_col = 4'b1111
# Key press test FAILED: Expected 4'he, Got 4'hf
# Time               885000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               895000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               905000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               915000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               925000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               935000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               945000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               955000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               965000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               975000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# === Testing Multiple Keys Same Row ===
# Time               985000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               995000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# First key detected
# Time              1005000: rows = 4'b1000, columns = 4'b0111, enable = 1, debounced_col = 4'b1111
# Time              1015000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1025000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1035000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1045000: rows = 4'b1000, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1055000: rows = 4'b1000, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1065000: rows = 4'b1000, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1075000: rows = 4'b1000, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1085000: rows = 4'b1000, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Multiple keys same row test - enable dropped unexpectedly
# Time              1095000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1105000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1115000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1125000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1135000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1145000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1155000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1165000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1175000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1185000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# === Testing Rapid Key Presses ===
# Time              1195000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1205000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1215000: rows = 4'b0100, columns = 4'b0111, enable = 1, debounced_col = 4'b1111
# Time              1225000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1235000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1245000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1255000: rows = 4'b0100, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1265000: rows = 4'b0010, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1275000: rows = 4'b0010, columns = 4'b1011, enable = 1, debounced_col = 4'b1111
# Time              1285000: rows = 4'b0010, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1295000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1305000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1315000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1325000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1335000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1345000: rows = 4'b1000, columns = 4'b0111, enable = 1, debounced_col = 4'b1111
# Time              1355000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1365000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1375000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1385000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1395000: rows = 4'b0100, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1405000: rows = 4'b0100, columns = 4'b1011, enable = 1, debounced_col = 4'b1111
# Time              1415000: rows = 4'b0100, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1425000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1435000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1445000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1455000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1465000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1475000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1485000: rows = 4'b1000, columns = 4'b0111, enable = 1, debounced_col = 4'b1111
# Time              1495000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1505000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1515000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1525000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1535000: rows = 4'b0100, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1545000: rows = 4'b0100, columns = 4'b1011, enable = 1, debounced_col = 4'b1111
# Time              1555000: rows = 4'b0100, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1565000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1575000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Rapid key presses test completed
# === Testing No Key Pressed ===
# Time              1585000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1595000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1605000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1615000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1625000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1635000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1645000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1655000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1665000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1675000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1685000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1695000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1705000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1715000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1725000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1735000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1745000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1755000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1765000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1775000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# No key pressed test PASSED
# All tests completed!
# Time              1785000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1795000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1805000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1815000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1825000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1835000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1845000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1855000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1865000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1875000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_tb.sv(184)
#    Time: 1885 ns  Iteration: 0  Instance: /scanner_tb
# 1
# Break in Module scanner_tb at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_tb.sv line 184
# Causality operation skipped due to absence of debug database file
# Compile of debounce_tb_2.sv was successful.
# Compile of debouncer_testbench.sv was successful.
# Compile of key_decode_testbench.sv was successful.
# Compile of lab3_testbench.sv was successful.
# Compile of lab3_wc_testbench.sv was successful.
# Compile of scanner_testbench.sv was successful.
# Compile of debouncer.sv was successful.
# Compile of demux2_1.sv was successful.
# Compile of key_decode.sv was successful.
# Compile of lab3_wc.sv was successful.
# Compile of mux.sv was successful.
# Compile of scanner.sv was successful.
# Compile of seg_disp_write.sv was successful.
# Compile of scanner_tb.sv was successful.
# 14 compiles, 0 failed with no errors.
quit -sim
# End time: 16:57:01 on Sep 22,2025, Elapsed time: 1:09:53
# Errors: 0, Warnings: 3
# Load canceled
# Compile of debouncer_tb.sv was successful.
vsim -gui -voptargs=+acc -L iCE40UP work.debouncer_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.debouncer_tb 
# Start time: 16:57:39 on Sep 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "debouncer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.debouncer_tb(fast)
# Loading work.debouncer(fast)
add wave -position insertpoint  \
sim:/debouncer_tb/clk \
sim:/debouncer_tb/reset \
sim:/debouncer_tb/sig_in \
sim:/debouncer_tb/key_pressed \
sim:/debouncer_tb/sig_out
run 80000000
# Test 1: clean key press
# Test 2: bouncing input
# Simulation complete
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debouncer_tb.sv(75)
#    Time: 1645 ns  Iteration: 1  Instance: /debouncer_tb
# 1
# Break in Module debouncer_tb at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debouncer_tb.sv line 75
# Compile of debouncer_tb.sv was successful.
restart -f
# Closing VCD file "debouncer_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.debouncer_tb(fast)
# Loading work.debouncer(fast)
run 800000
# Test 1: clean key press
restart -f
# Closing VCD file "debouncer_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.debouncer_tb(fast)
# Loading work.debouncer(fast)
run 80000000
# Test 1: clean key press
# Test 2: bouncing input
# Simulation complete
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debouncer_tb.sv(75)
#    Time: 1645 ns  Iteration: 1  Instance: /debouncer_tb
# 1
# Break in Module debouncer_tb at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debouncer_tb.sv line 75
quit -sim
# End time: 17:10:45 on Sep 22,2025, Elapsed time: 0:13:06
# Errors: 0, Warnings: 2
vsim -gui -voptargs=+acc -L iCE40UP work.lab3_testbench
# vsim -gui -voptargs="+acc" -L iCE40UP work.lab3_testbench 
# Start time: 17:11:15 on Sep 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(48): (vopt-7063) Failed to find 'lab3_wc_tb' in hierarchical name 'lab3_wc_tb'.
#         Region: lab3_testbench
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 17:11:16 on Sep 22,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Load canceled
# Compile of lab3_testbench.sv was successful.
vsim -gui -voptargs=+acc -L iCE40UP work.lab3_testbench
# vsim -gui -voptargs="+acc" -L iCE40UP work.lab3_testbench 
# Start time: 17:20:28 on Sep 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "debouncer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
add wave -position insertpoint  \
sim:/lab3_testbench/columns \
sim:/lab3_testbench/reset \
sim:/lab3_testbench/rows \
sim:/lab3_testbench/seg_out \
sim:/lab3_testbench/anodes \
sim:/lab3_testbench/tb_clk
run 8000000
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(72)
#    Time: 2045 ns  Iteration: 1  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 72
# Compile of lab3_testbench.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
add wave -position insertpoint  \
sim:/lab3_testbench/value1 \
sim:/lab3_testbench/value2
add wave -position end  sim:/lab3_testbench/enable
run 8000000
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(76)
#    Time: 2045 ns  Iteration: 1  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 76
# Compile of lab3_testbench.sv was successful.
# Compile of lab3_wc.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f 
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
add wave -position end  sim:/lab3_testbench/debounced_col
run 8000000000
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(67)
#    Time: 2045 ns  Iteration: 1  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 67
quit -sim
# End time: 17:47:28 on Sep 22,2025, Elapsed time: 0:27:00
# Errors: 0, Warnings: 2
vsim -gui -voptargs=+acc -L iCE40UP work.scanner_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.scanner_tb 
# Start time: 17:47:43 on Sep 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_tb(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
add wave -position insertpoint  \
sim:/scanner_tb/clk \
sim:/scanner_tb/reset \
sim:/scanner_tb/columns \
sim:/scanner_tb/rows \
sim:/scanner_tb/debounced_col \
sim:/scanner_tb/enable
run 800000
# Starting Keypad Scanner Testbench
# === Testing Reset ===
# Time                35000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Reset test FAILED
# Time                45000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time                55000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time                65000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time                75000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time                85000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time                95000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               105000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               115000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               125000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               135000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# === Testing No Key Pressed ===
# Time               145000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               155000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               165000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               175000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               185000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               195000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               205000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               215000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               225000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               235000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               245000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               255000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               265000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               275000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               285000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               295000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               305000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               315000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               325000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               335000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# No key pressed test PASSED
# === Testing Key Press: Expected columns = 4'h7 ===
# Time               345000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               355000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Key detected at time               355000
# Time               365000: rows = 4'b1000, columns = 4'b0111, enable = 1, debounced_col = 4'b1111
# Time               375000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               385000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               395000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Key press test FAILED: Expected 4'h7, Got 4'hf
# Time               405000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               415000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               425000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               435000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               445000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               455000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               465000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               475000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               485000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               495000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# === Testing Key Press: Expected columns = 4'h7 ===
# Time               505000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               515000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Key detected at time               515000
# Time               525000: rows = 4'b0100, columns = 4'b0111, enable = 1, debounced_col = 4'b1111
# Time               535000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               545000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               555000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Key press test FAILED: Expected 4'h7, Got 4'hf
# Time               565000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               575000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               585000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               595000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               605000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               615000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               625000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               635000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               645000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               655000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# === Testing Key Press: Expected columns = 4'h7 ===
# Time               665000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               675000: rows = 4'b0010, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Key detected at time               675000
# Time               685000: rows = 4'b0010, columns = 4'b0111, enable = 1, debounced_col = 4'b1111
# Time               695000: rows = 4'b0010, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               705000: rows = 4'b0010, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               715000: rows = 4'b0010, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Key press test FAILED: Expected 4'h7, Got 4'hf
# Time               725000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               735000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               745000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               755000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               765000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               775000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               785000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               795000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
quit -sim
# End time: 17:48:58 on Sep 22,2025, Elapsed time: 0:01:15
# Errors: 0, Warnings: 2
vsim -gui -voptargs=+acc -L iCE40UP work.debouncer_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.debouncer_tb 
# Start time: 17:49:06 on Sep 22,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading sv_std.std
# Loading work.debouncer_tb(fast)
# Loading work.debouncer(fast)
add wave -position insertpoint  \
sim:/debouncer_tb/clk \
sim:/debouncer_tb/reset \
sim:/debouncer_tb/sig_in \
sim:/debouncer_tb/key_pressed \
sim:/debouncer_tb/sig_out
run 800000
# Test 1: clean key press
restart -f
# Closing VCD file "debouncer_tb.vcd"
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.debouncer_tb(fast)
# Loading work.debouncer(fast)
run 800000000
# Test 1: clean key press
# Test 2: bouncing input
# Simulation complete
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debouncer_tb.sv(75)
#    Time: 1645 ns  Iteration: 1  Instance: /debouncer_tb
# 1
# Break in Module debouncer_tb at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debouncer_tb.sv line 75
quit -sim
# End time: 17:52:15 on Sep 22,2025, Elapsed time: 0:03:09
# Errors: 0, Warnings: 1
vsim -gui -voptargs=+acc -L iCE40UP work.scanner_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.scanner_tb 
# Start time: 17:52:26 on Sep 22,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading sv_std.std
# Loading work.scanner_tb(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
# Compile of scanner.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_tb(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
run 80000000
# Starting Keypad Scanner Testbench
# === Testing Reset ===
# Time                35000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Reset test FAILED
# Time                45000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time                55000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time                65000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time                75000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time                85000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time                95000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               105000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               115000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               125000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               135000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# === Testing No Key Pressed ===
# Time               145000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               155000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               165000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               175000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               185000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               195000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               205000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               215000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               225000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               235000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               245000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               255000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               265000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               275000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               285000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               295000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               305000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               315000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               325000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               335000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# No key pressed test PASSED
# === Testing Key Press: Expected columns = 4'h7 ===
# Time               345000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               355000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Key detected at time               355000
# Time               365000: rows = 4'b1000, columns = 4'b0111, enable = 1, debounced_col = 4'b1111
# Time               375000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               385000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               395000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Key press test FAILED: Expected 4'h7, Got 4'hf
# Time               405000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               415000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               425000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               435000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               445000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               455000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               465000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               475000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               485000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               495000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# === Testing Key Press: Expected columns = 4'h7 ===
# Time               505000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               515000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Key detected at time               515000
# Time               525000: rows = 4'b0100, columns = 4'b0111, enable = 1, debounced_col = 4'b1111
# Time               535000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               545000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               555000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Key press test FAILED: Expected 4'h7, Got 4'hf
# Time               565000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               575000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               585000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               595000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               605000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               615000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               625000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               635000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               645000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               655000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# === Testing Key Press: Expected columns = 4'h7 ===
# Time               665000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               675000: rows = 4'b0010, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Key detected at time               675000
# Time               685000: rows = 4'b0010, columns = 4'b0111, enable = 1, debounced_col = 4'b1111
# Time               695000: rows = 4'b0010, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               705000: rows = 4'b0010, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               715000: rows = 4'b0010, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Key press test FAILED: Expected 4'h7, Got 4'hf
# Time               725000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               735000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               745000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               755000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               765000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               775000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               785000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               795000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               805000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               815000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# === Testing Key Press: Expected columns = 4'he ===
# Time               825000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               835000: rows = 4'b0001, columns = 4'b1110, enable = 0, debounced_col = 4'b1111
# Key detected at time               835000
# Time               845000: rows = 4'b0001, columns = 4'b1110, enable = 1, debounced_col = 4'b1111
# Time               855000: rows = 4'b0001, columns = 4'b1110, enable = 0, debounced_col = 4'b1111
# Time               865000: rows = 4'b0001, columns = 4'b1110, enable = 0, debounced_col = 4'b1111
# Time               875000: rows = 4'b0001, columns = 4'b1110, enable = 0, debounced_col = 4'b1111
# Key press test FAILED: Expected 4'he, Got 4'hf
# Time               885000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               895000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               905000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               915000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               925000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               935000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               945000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               955000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               965000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               975000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# === Testing Multiple Keys Same Row ===
# Time               985000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               995000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# First key detected
# Time              1005000: rows = 4'b1000, columns = 4'b0111, enable = 1, debounced_col = 4'b1111
# Time              1015000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1025000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1035000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1045000: rows = 4'b1000, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1055000: rows = 4'b1000, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1065000: rows = 4'b1000, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1075000: rows = 4'b1000, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1085000: rows = 4'b1000, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Multiple keys same row test - enable dropped unexpectedly
# Time              1095000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1105000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1115000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1125000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1135000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1145000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1155000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1165000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1175000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1185000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# === Testing Rapid Key Presses ===
# Time              1195000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1205000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1215000: rows = 4'b0100, columns = 4'b0111, enable = 1, debounced_col = 4'b1111
# Time              1225000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1235000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1245000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1255000: rows = 4'b0100, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1265000: rows = 4'b0010, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1275000: rows = 4'b0010, columns = 4'b1011, enable = 1, debounced_col = 4'b1111
# Time              1285000: rows = 4'b0010, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1295000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1305000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1315000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1325000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1335000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1345000: rows = 4'b1000, columns = 4'b0111, enable = 1, debounced_col = 4'b1111
# Time              1355000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1365000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1375000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1385000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1395000: rows = 4'b0100, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1405000: rows = 4'b0100, columns = 4'b1011, enable = 1, debounced_col = 4'b1111
# Time              1415000: rows = 4'b0100, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1425000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1435000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1445000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1455000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1465000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1475000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1485000: rows = 4'b1000, columns = 4'b0111, enable = 1, debounced_col = 4'b1111
# Time              1495000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1505000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1515000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1525000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1535000: rows = 4'b0100, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1545000: rows = 4'b0100, columns = 4'b1011, enable = 1, debounced_col = 4'b1111
# Time              1555000: rows = 4'b0100, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1565000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1575000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Rapid key presses test completed
# === Testing No Key Pressed ===
# Time              1585000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1595000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1605000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1615000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1625000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1635000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1645000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1655000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1665000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1675000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1685000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1695000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1705000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1715000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1725000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1735000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1745000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1755000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1765000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1775000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# No key pressed test PASSED
# All tests completed!
# Time              1785000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1795000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1805000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1815000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1825000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1835000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1845000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1855000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1865000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1875000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_tb.sv(184)
#    Time: 1885 ns  Iteration: 0  Instance: /scanner_tb
# 1
# Break in Module scanner_tb at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_tb.sv line 184
add wave -position insertpoint  \
sim:/scanner_tb/clk \
sim:/scanner_tb/reset \
sim:/scanner_tb/columns \
sim:/scanner_tb/rows \
sim:/scanner_tb/debounced_col \
sim:/scanner_tb/enable
restart -f
# Closing VCD file "scanner_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.scanner_tb(fast)
# Loading work.scanner(fast)
# Loading work.debouncer(fast)
run 80000000
# Starting Keypad Scanner Testbench
# === Testing Reset ===
# Time                35000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Reset test FAILED
# Time                45000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time                55000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time                65000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time                75000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time                85000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time                95000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               105000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               115000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               125000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               135000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# === Testing No Key Pressed ===
# Time               145000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               155000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               165000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               175000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               185000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               195000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               205000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               215000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               225000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               235000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               245000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               255000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               265000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               275000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               285000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               295000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               305000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               315000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               325000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               335000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# No key pressed test PASSED
# === Testing Key Press: Expected columns = 4'h7 ===
# Time               345000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               355000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Key detected at time               355000
# Time               365000: rows = 4'b1000, columns = 4'b0111, enable = 1, debounced_col = 4'b1111
# Time               375000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               385000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               395000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Key press test FAILED: Expected 4'h7, Got 4'hf
# Time               405000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               415000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               425000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               435000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               445000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               455000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               465000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               475000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               485000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               495000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# === Testing Key Press: Expected columns = 4'h7 ===
# Time               505000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               515000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Key detected at time               515000
# Time               525000: rows = 4'b0100, columns = 4'b0111, enable = 1, debounced_col = 4'b1111
# Time               535000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               545000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               555000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Key press test FAILED: Expected 4'h7, Got 4'hf
# Time               565000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               575000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               585000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               595000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               605000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               615000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               625000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               635000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               645000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               655000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# === Testing Key Press: Expected columns = 4'h7 ===
# Time               665000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               675000: rows = 4'b0010, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Key detected at time               675000
# Time               685000: rows = 4'b0010, columns = 4'b0111, enable = 1, debounced_col = 4'b1111
# Time               695000: rows = 4'b0010, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               705000: rows = 4'b0010, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time               715000: rows = 4'b0010, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Key press test FAILED: Expected 4'h7, Got 4'hf
# Time               725000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               735000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               745000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               755000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               765000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               775000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               785000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               795000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               805000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               815000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# === Testing Key Press: Expected columns = 4'he ===
# Time               825000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               835000: rows = 4'b0001, columns = 4'b1110, enable = 0, debounced_col = 4'b1111
# Key detected at time               835000
# Time               845000: rows = 4'b0001, columns = 4'b1110, enable = 1, debounced_col = 4'b1111
# Time               855000: rows = 4'b0001, columns = 4'b1110, enable = 0, debounced_col = 4'b1111
# Time               865000: rows = 4'b0001, columns = 4'b1110, enable = 0, debounced_col = 4'b1111
# Time               875000: rows = 4'b0001, columns = 4'b1110, enable = 0, debounced_col = 4'b1111
# Key press test FAILED: Expected 4'he, Got 4'hf
# Time               885000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               895000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               905000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               915000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               925000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               935000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               945000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               955000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               965000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               975000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# === Testing Multiple Keys Same Row ===
# Time               985000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time               995000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# First key detected
# Time              1005000: rows = 4'b1000, columns = 4'b0111, enable = 1, debounced_col = 4'b1111
# Time              1015000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1025000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1035000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1045000: rows = 4'b1000, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1055000: rows = 4'b1000, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1065000: rows = 4'b1000, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1075000: rows = 4'b1000, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1085000: rows = 4'b1000, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Multiple keys same row test - enable dropped unexpectedly
# Time              1095000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1105000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1115000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1125000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1135000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1145000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1155000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1165000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1175000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1185000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# === Testing Rapid Key Presses ===
# Time              1195000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1205000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1215000: rows = 4'b0100, columns = 4'b0111, enable = 1, debounced_col = 4'b1111
# Time              1225000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1235000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1245000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1255000: rows = 4'b0100, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1265000: rows = 4'b0010, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1275000: rows = 4'b0010, columns = 4'b1011, enable = 1, debounced_col = 4'b1111
# Time              1285000: rows = 4'b0010, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1295000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1305000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1315000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1325000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1335000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1345000: rows = 4'b1000, columns = 4'b0111, enable = 1, debounced_col = 4'b1111
# Time              1355000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1365000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1375000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1385000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1395000: rows = 4'b0100, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1405000: rows = 4'b0100, columns = 4'b1011, enable = 1, debounced_col = 4'b1111
# Time              1415000: rows = 4'b0100, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1425000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1435000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1445000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1455000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1465000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1475000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1485000: rows = 4'b1000, columns = 4'b0111, enable = 1, debounced_col = 4'b1111
# Time              1495000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'b1111
# Time              1505000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1515000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1525000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1535000: rows = 4'b0100, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1545000: rows = 4'b0100, columns = 4'b1011, enable = 1, debounced_col = 4'b1111
# Time              1555000: rows = 4'b0100, columns = 4'b1011, enable = 0, debounced_col = 4'b1111
# Time              1565000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1575000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Rapid key presses test completed
# === Testing No Key Pressed ===
# Time              1585000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1595000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1605000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1615000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1625000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1635000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1645000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1655000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1665000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1675000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1685000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1695000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1705000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1715000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1725000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1735000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1745000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1755000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1765000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1775000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# No key pressed test PASSED
# All tests completed!
# Time              1785000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1795000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1805000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1815000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1825000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1835000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1845000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1855000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1865000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# Time              1875000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'b1111
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_tb.sv(184)
#    Time: 1885 ns  Iteration: 0  Instance: /scanner_tb
# 1
# Break in Module scanner_tb at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_tb.sv line 184
# Compile of lab3_wc.sv was successful.
# Compile of scanner.sv was successful.
# Compile of scanner_tb.sv was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# Closing VCD file "scanner_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.scanner_tb(fast)
# Loading work.scanner(fast)
add wave -position end  sim:/scanner_tb/key_pressed
run 8000000000
# Starting Keypad Scanner Testbench
# === Testing Reset ===
# Time                35000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Reset test FAILED
# Time                45000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time                55000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time                65000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time                75000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time                85000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time                95000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               105000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               115000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               125000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               135000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# === Testing No Key Pressed ===
# Time               145000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               155000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               165000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               175000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               185000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               195000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               205000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               215000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               225000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               235000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               245000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               255000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               265000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               275000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               285000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               295000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               305000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               315000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               325000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               335000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# No key pressed test FAILED
# === Testing Key Press: Expected columns = 4'h7 ===
# Time               345000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               355000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'bxxxx
# Key detected at time               355000
# Time               365000: rows = 4'b1000, columns = 4'b0111, enable = 1, debounced_col = 4'bxxxx
# Time               375000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'bxxxx
# Time               385000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'bxxxx
# Time               395000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'bxxxx
# Key press test FAILED: Expected 4'h7, Got 4'hx
# Time               405000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               415000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               425000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               435000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               445000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               455000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               465000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               475000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               485000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               495000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# === Testing Key Press: Expected columns = 4'h7 ===
# Time               505000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'bxxxx
# Time               515000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'bxxxx
# Key detected at time               515000
# Time               525000: rows = 4'b0100, columns = 4'b0111, enable = 1, debounced_col = 4'bxxxx
# Time               535000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'bxxxx
# Time               545000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'bxxxx
# Time               555000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'bxxxx
# Key press test FAILED: Expected 4'h7, Got 4'hx
# Time               565000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               575000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               585000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               595000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               605000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               615000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               625000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               635000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               645000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               655000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# === Testing Key Press: Expected columns = 4'h7 ===
# Time               665000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'bxxxx
# Time               675000: rows = 4'b0010, columns = 4'b0111, enable = 0, debounced_col = 4'bxxxx
# Key detected at time               675000
# Time               685000: rows = 4'b0010, columns = 4'b0111, enable = 1, debounced_col = 4'bxxxx
# Time               695000: rows = 4'b0010, columns = 4'b0111, enable = 0, debounced_col = 4'bxxxx
# Time               705000: rows = 4'b0010, columns = 4'b0111, enable = 0, debounced_col = 4'bxxxx
# Time               715000: rows = 4'b0010, columns = 4'b0111, enable = 0, debounced_col = 4'bxxxx
# Key press test FAILED: Expected 4'h7, Got 4'hx
# Time               725000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               735000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               745000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               755000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               765000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               775000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               785000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               795000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               805000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               815000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# === Testing Key Press: Expected columns = 4'he ===
# Time               825000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               835000: rows = 4'b0001, columns = 4'b1110, enable = 0, debounced_col = 4'bxxxx
# Key detected at time               835000
# Time               845000: rows = 4'b0001, columns = 4'b1110, enable = 1, debounced_col = 4'bxxxx
# Time               855000: rows = 4'b0001, columns = 4'b1110, enable = 0, debounced_col = 4'bxxxx
# Time               865000: rows = 4'b0001, columns = 4'b1110, enable = 0, debounced_col = 4'bxxxx
# Time               875000: rows = 4'b0001, columns = 4'b1110, enable = 0, debounced_col = 4'bxxxx
# Key press test FAILED: Expected 4'he, Got 4'hx
# Time               885000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               895000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               905000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               915000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               925000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               935000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               945000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               955000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               965000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               975000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# === Testing Multiple Keys Same Row ===
# Time               985000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time               995000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'bxxxx
# First key detected
# Time              1005000: rows = 4'b1000, columns = 4'b0111, enable = 1, debounced_col = 4'bxxxx
# Time              1015000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'bxxxx
# Time              1025000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'bxxxx
# Time              1035000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'bxxxx
# Time              1045000: rows = 4'b1000, columns = 4'b1011, enable = 0, debounced_col = 4'bxxxx
# Time              1055000: rows = 4'b1000, columns = 4'b1011, enable = 0, debounced_col = 4'bxxxx
# Time              1065000: rows = 4'b1000, columns = 4'b1011, enable = 0, debounced_col = 4'bxxxx
# Time              1075000: rows = 4'b1000, columns = 4'b1011, enable = 0, debounced_col = 4'bxxxx
# Time              1085000: rows = 4'b1000, columns = 4'b1011, enable = 0, debounced_col = 4'bxxxx
# Multiple keys same row test - enable dropped unexpectedly
# Time              1095000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1105000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1115000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1125000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1135000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1145000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1155000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1165000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1175000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1185000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# === Testing Rapid Key Presses ===
# Time              1195000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'bxxxx
# Time              1205000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'bxxxx
# Time              1215000: rows = 4'b0100, columns = 4'b0111, enable = 1, debounced_col = 4'bxxxx
# Time              1225000: rows = 4'b0100, columns = 4'b0111, enable = 0, debounced_col = 4'bxxxx
# Time              1235000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1245000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1255000: rows = 4'b0100, columns = 4'b1011, enable = 0, debounced_col = 4'bxxxx
# Time              1265000: rows = 4'b0010, columns = 4'b1011, enable = 0, debounced_col = 4'bxxxx
# Time              1275000: rows = 4'b0010, columns = 4'b1011, enable = 1, debounced_col = 4'bxxxx
# Time              1285000: rows = 4'b0010, columns = 4'b1011, enable = 0, debounced_col = 4'bxxxx
# Time              1295000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1305000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1315000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1325000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1335000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'bxxxx
# Time              1345000: rows = 4'b1000, columns = 4'b0111, enable = 1, debounced_col = 4'bxxxx
# Time              1355000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'bxxxx
# Time              1365000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1375000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1385000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1395000: rows = 4'b0100, columns = 4'b1011, enable = 0, debounced_col = 4'bxxxx
# Time              1405000: rows = 4'b0100, columns = 4'b1011, enable = 1, debounced_col = 4'bxxxx
# Time              1415000: rows = 4'b0100, columns = 4'b1011, enable = 0, debounced_col = 4'bxxxx
# Time              1425000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1435000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1445000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1455000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1465000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1475000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'bxxxx
# Time              1485000: rows = 4'b1000, columns = 4'b0111, enable = 1, debounced_col = 4'bxxxx
# Time              1495000: rows = 4'b1000, columns = 4'b0111, enable = 0, debounced_col = 4'bxxxx
# Time              1505000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1515000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1525000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1535000: rows = 4'b0100, columns = 4'b1011, enable = 0, debounced_col = 4'bxxxx
# Time              1545000: rows = 4'b0100, columns = 4'b1011, enable = 1, debounced_col = 4'bxxxx
# Time              1555000: rows = 4'b0100, columns = 4'b1011, enable = 0, debounced_col = 4'bxxxx
# Time              1565000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1575000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Rapid key presses test completed
# === Testing No Key Pressed ===
# Time              1585000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1595000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1605000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1615000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1625000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1635000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1645000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1655000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1665000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1675000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1685000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1695000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1705000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1715000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1725000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1735000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1745000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1755000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1765000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1775000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# No key pressed test FAILED
# All tests completed!
# Time              1785000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1795000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1805000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1815000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1825000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1835000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1845000: rows = 4'b0001, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1855000: rows = 4'b1000, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1865000: rows = 4'b0100, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# Time              1875000: rows = 4'b0010, columns = 4'b1111, enable = 0, debounced_col = 4'bxxxx
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_tb.sv(196)
#    Time: 1885 ns  Iteration: 0  Instance: /scanner_tb
# 1
# Break in Module scanner_tb at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_tb.sv line 196
# Compile of scanner_tb.sv failed with 1 errors.
# Compile of key_decode.sv was successful.
# Compile of lab3_wc.sv was successful.
# Compile of scanner.sv was successful.
# Compile of scanner_tb.sv failed with 1 errors.
# Compile of debouncer_tb.sv was successful.
# 5 compiles, 1 failed with 1 error.
quit -sim
# End time: 20:17:53 on Sep 22,2025, Elapsed time: 2:25:27
# Errors: 0, Warnings: 4
vsim -gui -voptargs=+acc -L iCE40UP work.lab3_testbench
# vsim -gui -voptargs="+acc" -L iCE40UP work.lab3_testbench 
# Start time: 20:18:07 on Sep 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(43): (vopt-7063) Failed to find 'debounced_col' in hierarchical name 'dut.debounced_col'.
#         Region: lab3_testbench
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 20:18:07 on Sep 22,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of lab3_testbench.sv was successful.
# Compile of scanner_tb.sv failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
vsim -gui -voptargs=+acc -L iCE40UP work.lab3_testbench
# vsim -gui -voptargs="+acc" -L iCE40UP work.lab3_testbench 
# Start time: 20:19:09 on Sep 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "debouncer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
add wave -position insertpoint  \
sim:/lab3_testbench/columns \
sim:/lab3_testbench/reset \
sim:/lab3_testbench/rows \
sim:/lab3_testbench/value1 \
sim:/lab3_testbench/value2 \
sim:/lab3_testbench/seg_out \
sim:/lab3_testbench/anodes \
sim:/lab3_testbench/enable \
sim:/lab3_testbench/tb_clk
run 800000000
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 2045 ns  Iteration: 1  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
quit -sim
# End time: 21:04:21 on Sep 22,2025, Elapsed time: 0:45:12
# Errors: 0, Warnings: 3
vsim -gui -voptargs=+acc -L iCE40UP work.debouncer_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.debouncer_tb 
# Start time: 21:05:18 on Sep 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.debouncer_tb(fast)
# Loading work.debouncer(fast)
add wave -position insertpoint  \
sim:/debouncer_tb/clk \
sim:/debouncer_tb/reset \
sim:/debouncer_tb/sig_in \
sim:/debouncer_tb/key_pressed \
sim:/debouncer_tb/sig_out
run 80000
# Test 1: clean key press
restart -f
# Closing VCD file "debouncer_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.debouncer_tb(fast)
# Loading work.debouncer(fast)
run 80000000
# Test 1: clean key press
# Test 2: bouncing input
# Simulation complete
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debouncer_tb.sv(68)
#    Time: 1645 ns  Iteration: 1  Instance: /debouncer_tb
# 1
# Break in Module debouncer_tb at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debouncer_tb.sv line 68
# Compile of lab3_testbench.sv was successful.
# Compile of debouncer.sv was successful.
# Compile of lab3_wc.sv was successful.
# Compile of scanner_tb.sv failed with 1 errors.
# Compile of debouncer_tb.sv was successful.
# 5 compiles, 1 failed with 1 error.
restart -f
# Closing VCD file "debouncer_tb.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "debouncer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.debouncer_tb(fast)
# Loading work.debouncer(fast)
run 80000000
# Test 1: clean key press
# Test 2: bouncing input
# Simulation complete
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debouncer_tb.sv(66)
#    Time: 1645 ns  Iteration: 1  Instance: /debouncer_tb
# 1
# Break in Module debouncer_tb at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debouncer_tb.sv line 66
# Compile of scanner_tb.sv failed with 1 errors.
# Compile of debouncer_tb.sv was successful.
# 2 compiles, 1 failed with 1 error.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error (suppressible): C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debouncer_tb.sv(43): (vopt-7041) String assignment:  Assigning a string to a packed type requires a cast.
# Optimization failed
# ** Error: (vopt-2064) Compiler back-end code generation process terminated with code 12.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=1.
run 80000000
# No Design Loaded!
# Compile of debouncer_tb.sv was successful.
restart -f
# No Design Loaded!
vsim -gui -voptargs=+acc -L iCE40UP work.debouncer_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.debouncer_tb 
# Start time: 21:05:18 on Sep 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "debouncer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=2, Warnings=2.
# Loading sv_std.std
# Loading work.debouncer_tb(fast)
# Loading work.debouncer(fast)
add wave -position end  sim:/debouncer_tb/state
run 80000000
# Test 1: clean key press
# Test 2: bouncing input
# Simulation complete
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debouncer_tb.sv(69)
#    Time: 1645 ns  Iteration: 1  Instance: /debouncer_tb
# 1
# Break in Module debouncer_tb at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debouncer_tb.sv line 69
# Compile of debouncer.sv was successful.
# Compile of debouncer_tb.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "debouncer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.debouncer_tb(fast)
# Loading work.debouncer(fast)
run 80000000
# Test 1: clean key press
# Test 2: bouncing input
# Simulation complete
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debouncer_tb.sv(69)
#    Time: 1645 ns  Iteration: 1  Instance: /debouncer_tb
# 1
# Break in Module debouncer_tb at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debouncer_tb.sv line 69
# Compile of debouncer.sv failed with 1 errors.
# Compile of debouncer.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "debouncer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.debouncer_tb(fast)
# Loading work.debouncer(fast)
run 80000000
# Test 1: clean key press
# Test 2: bouncing input
# Simulation complete
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debouncer_tb.sv(69)
#    Time: 1645 ns  Iteration: 1  Instance: /debouncer_tb
# 1
# Break in Module debouncer_tb at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/debouncer_tb.sv line 69
# Compile of debouncer_tb.sv was successful.
# Compile of scanner_tb.sv failed with 1 errors.
# Compile of scanner_tb.sv was successful.
# Compile of debouncer_tb.sv was successful.
# 2 compiles, 0 failed with no errors.
quit -sim
# End time: 21:35:03 on Sep 22,2025, Elapsed time: 0:29:45
# Errors: 0, Warnings: 5
vsim -gui -voptargs=+acc -L iCE40UP work.scanner_tb
# vsim -gui -voptargs="+acc" -L iCE40UP work.scanner_tb 
# Start time: 21:35:13 on Sep 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Warning: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_tb.sv(21): (vopt-2685) [TFMPC] - Too few port connections for 'dut'.  Expected 7, found 6.
# ** Warning: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_tb.sv(21): (vopt-2718) [TFMPC] - Missing connection for port 'total_val'.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading sv_std.std
# Loading work.scanner_tb(fast)
# Loading work.scanner(fast)
add wave -position insertpoint  \
sim:/scanner_tb/clk \
sim:/scanner_tb/reset \
sim:/scanner_tb/columns \
sim:/scanner_tb/rows \
sim:/scanner_tb/enable \
sim:/scanner_tb/key_pressed
run 80000000
# Starting Keypad Scanner Testbench
# === Testing Reset ===
# Time                35000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Reset test FAILED
# Time                45000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time                55000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time                65000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time                75000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time                85000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time                95000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time               105000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time               115000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time               125000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time               135000: rows = 4'b0010, columns = 4'b1111, enable = 0
# === Testing No Key Pressed ===
# Time               145000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time               155000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time               165000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time               175000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time               185000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time               195000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time               205000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time               215000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time               225000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time               235000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time               245000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time               255000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time               265000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time               275000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time               285000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time               295000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time               305000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time               315000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time               325000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time               335000: rows = 4'b0010, columns = 4'b1111, enable = 0
# No key pressed test PASSED
# === Testing Key Press: Expected columns = 4'h7 ===
# Time               345000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time               355000: rows = 4'b1000, columns = 4'b0111, enable = 0
# Key detected at time               355000
# Time               365000: rows = 4'b1000, columns = 4'b0111, enable = 1
# Time               375000: rows = 4'b1000, columns = 4'b0111, enable = 0
# Time               385000: rows = 4'b1000, columns = 4'b0111, enable = 0
# Time               395000: rows = 4'b1000, columns = 4'b0111, enable = 0
# Key press test PASSED for columns 4'h7
# Time               405000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time               415000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time               425000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time               435000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time               445000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time               455000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time               465000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time               475000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time               485000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time               495000: rows = 4'b0001, columns = 4'b1111, enable = 0
# === Testing Key Press: Expected columns = 4'h7 ===
# Time               505000: rows = 4'b1000, columns = 4'b0111, enable = 0
# Time               515000: rows = 4'b0100, columns = 4'b0111, enable = 0
# Key detected at time               515000
# Time               525000: rows = 4'b0100, columns = 4'b0111, enable = 1
# Time               535000: rows = 4'b0100, columns = 4'b0111, enable = 0
# Time               545000: rows = 4'b0100, columns = 4'b0111, enable = 0
# Time               555000: rows = 4'b0100, columns = 4'b0111, enable = 0
# Key press test PASSED for columns 4'h7
# Time               565000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time               575000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time               585000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time               595000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time               605000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time               615000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time               625000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time               635000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time               645000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time               655000: rows = 4'b1000, columns = 4'b1111, enable = 0
# === Testing Key Press: Expected columns = 4'h7 ===
# Time               665000: rows = 4'b0100, columns = 4'b0111, enable = 0
# Time               675000: rows = 4'b0010, columns = 4'b0111, enable = 0
# Key detected at time               675000
# Time               685000: rows = 4'b0010, columns = 4'b0111, enable = 1
# Time               695000: rows = 4'b0010, columns = 4'b0111, enable = 0
# Time               705000: rows = 4'b0010, columns = 4'b0111, enable = 0
# Time               715000: rows = 4'b0010, columns = 4'b0111, enable = 0
# Key press test PASSED for columns 4'h7
# Time               725000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time               735000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time               745000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time               755000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time               765000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time               775000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time               785000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time               795000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time               805000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time               815000: rows = 4'b0100, columns = 4'b1111, enable = 0
# === Testing Key Press: Expected columns = 4'he ===
# Time               825000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time               835000: rows = 4'b0001, columns = 4'b1110, enable = 0
# Key detected at time               835000
# Time               845000: rows = 4'b0001, columns = 4'b1110, enable = 1
# Time               855000: rows = 4'b0001, columns = 4'b1110, enable = 0
# Time               865000: rows = 4'b0001, columns = 4'b1110, enable = 0
# Time               875000: rows = 4'b0001, columns = 4'b1110, enable = 0
# Key press test PASSED for columns 4'he
# Time               885000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time               895000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time               905000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time               915000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time               925000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time               935000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time               945000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time               955000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time               965000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time               975000: rows = 4'b0010, columns = 4'b1111, enable = 0
# === Testing Multiple Keys Same Row ===
# Time               985000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time               995000: rows = 4'b1000, columns = 4'b0111, enable = 0
# First key detected
# Time              1005000: rows = 4'b1000, columns = 4'b0111, enable = 1
# Time              1015000: rows = 4'b1000, columns = 4'b0111, enable = 0
# Time              1025000: rows = 4'b1000, columns = 4'b0111, enable = 0
# Time              1035000: rows = 4'b1000, columns = 4'b0111, enable = 0
# Time              1045000: rows = 4'b1000, columns = 4'b1011, enable = 0
# Time              1055000: rows = 4'b1000, columns = 4'b1011, enable = 0
# Time              1065000: rows = 4'b1000, columns = 4'b1011, enable = 0
# Time              1075000: rows = 4'b1000, columns = 4'b1011, enable = 0
# Time              1085000: rows = 4'b1000, columns = 4'b1011, enable = 0
# Multiple keys same row test - enable dropped unexpectedly
# Time              1095000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time              1105000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time              1115000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time              1125000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time              1135000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time              1145000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time              1155000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time              1165000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time              1175000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time              1185000: rows = 4'b0001, columns = 4'b1111, enable = 0
# === Testing Rapid Key Presses ===
# Time              1195000: rows = 4'b1000, columns = 4'b0111, enable = 0
# Time              1205000: rows = 4'b0100, columns = 4'b0111, enable = 0
# Time              1215000: rows = 4'b0100, columns = 4'b0111, enable = 1
# Time              1225000: rows = 4'b0100, columns = 4'b0111, enable = 0
# Time              1235000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time              1245000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time              1255000: rows = 4'b0100, columns = 4'b1011, enable = 0
# Time              1265000: rows = 4'b0010, columns = 4'b1011, enable = 0
# Time              1275000: rows = 4'b0010, columns = 4'b1011, enable = 1
# Time              1285000: rows = 4'b0010, columns = 4'b1011, enable = 0
# Time              1295000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time              1305000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time              1315000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time              1325000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time              1335000: rows = 4'b1000, columns = 4'b0111, enable = 0
# Time              1345000: rows = 4'b1000, columns = 4'b0111, enable = 1
# Time              1355000: rows = 4'b1000, columns = 4'b0111, enable = 0
# Time              1365000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time              1375000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time              1385000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time              1395000: rows = 4'b0100, columns = 4'b1011, enable = 0
# Time              1405000: rows = 4'b0100, columns = 4'b1011, enable = 1
# Time              1415000: rows = 4'b0100, columns = 4'b1011, enable = 0
# Time              1425000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time              1435000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time              1445000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time              1455000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time              1465000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time              1475000: rows = 4'b1000, columns = 4'b0111, enable = 0
# Time              1485000: rows = 4'b1000, columns = 4'b0111, enable = 1
# Time              1495000: rows = 4'b1000, columns = 4'b0111, enable = 0
# Time              1505000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time              1515000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time              1525000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time              1535000: rows = 4'b0100, columns = 4'b1011, enable = 0
# Time              1545000: rows = 4'b0100, columns = 4'b1011, enable = 1
# Time              1555000: rows = 4'b0100, columns = 4'b1011, enable = 0
# Time              1565000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time              1575000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Rapid key presses test completed
# === Testing No Key Pressed ===
# Time              1585000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time              1595000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time              1605000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time              1615000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time              1625000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time              1635000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time              1645000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time              1655000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time              1665000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time              1675000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time              1685000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time              1695000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time              1705000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time              1715000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time              1725000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time              1735000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time              1745000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time              1755000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time              1765000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time              1775000: rows = 4'b1000, columns = 4'b1111, enable = 0
# No key pressed test PASSED
# All tests completed!
# Time              1785000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time              1795000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time              1805000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time              1815000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time              1825000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time              1835000: rows = 4'b0010, columns = 4'b1111, enable = 0
# Time              1845000: rows = 4'b0001, columns = 4'b1111, enable = 0
# Time              1855000: rows = 4'b1000, columns = 4'b1111, enable = 0
# Time              1865000: rows = 4'b0100, columns = 4'b1111, enable = 0
# Time              1875000: rows = 4'b0010, columns = 4'b1111, enable = 0
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_tb.sv(201)
#    Time: 1885 ns  Iteration: 0  Instance: /scanner_tb
# 1
# Break in Module scanner_tb at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/scanner_tb.sv line 201
quit -sim
# End time: 21:36:59 on Sep 22,2025, Elapsed time: 0:01:46
# Errors: 0, Warnings: 4
vsim -gui -voptargs=+acc -L iCE40UP work.lab3_testbench
# vsim -gui -voptargs="+acc" -L iCE40UP work.lab3_testbench 
# Start time: 21:37:13 on Sep 22,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Error: C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/source/lab3_wc.sv(26): Module 'clk_div' is not defined.
#  For instance 'ck' at path 'lab3_testbench.dut'
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 21:37:14 on Sep 22,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of key_decode_testbench.sv was successful.
# Compile of lab3_testbench.sv was successful.
# Compile of scanner_testbench.sv was successful.
# Compile of debouncer.sv was successful.
# Compile of demux2_1.sv was successful.
# Compile of key_decode.sv was successful.
# Compile of lab3_wc.sv was successful.
# Compile of mux.sv was successful.
# Compile of scanner.sv was successful.
# Compile of seg_disp_write.sv was successful.
# Compile of scanner_tb.sv was successful.
# Compile of debouncer_tb.sv was successful.
# Compile of clk_div.sv was successful.
# 13 compiles, 3 failed with no errors.
vsim -gui -voptargs=+acc -L iCE40UP work.lab3_testbench
# vsim -gui -voptargs="+acc" -L iCE40UP work.lab3_testbench 
# Start time: 21:38:13 on Sep 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "scanner(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "debouncer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
add wave -position insertpoint  \
sim:/lab3_testbench/columns \
sim:/lab3_testbench/reset \
sim:/lab3_testbench/rows \
sim:/lab3_testbench/value1 \
sim:/lab3_testbench/value2 \
sim:/lab3_testbench/seg_out \
sim:/lab3_testbench/anodes \
sim:/lab3_testbench/enable \
sim:/lab3_testbench/tb_clk
run 80000000
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(65)
#    Time: 2045 ns  Iteration: 1  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 65
# Compile of lab3_testbench.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 80000000
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(65)
#    Time: 2045 ns  Iteration: 1  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 65
# Compile of lab3_wc.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 80000000
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(65)
#    Time: 2045 ns  Iteration: 1  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 65
add wave -position 21  sim:/lab3_testbench/dut/scannerFSM/total_val
add wave -position 30  sim:/lab3_testbench/dut/scannerFSM/rows
add wave -position 30  sim:/lab3_testbench/dut/scannerFSM/columns
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 800000000
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(65)
#    Time: 2045 ns  Iteration: 1  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 65
add wave -position 6  sim:/lab3_testbench/dut/debounceFSM/clk
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 800000000
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(65)
#    Time: 2045 ns  Iteration: 1  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 65
add wave -position end  sim:/lab3_testbench/dut/debounceFSM/state
add wave -position end  sim:/lab3_testbench/dut/debounceFSM/sig_in
add wave -position 43  sim:/lab3_testbench/dut/debounceFSM/sig_out
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 80000000
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(65)
#    Time: 2045 ns  Iteration: 1  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 65
add wave -position end  sim:/lab3_testbench/dut/debounceFSM/counter_done
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 80000000
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(65)
#    Time: 2045 ns  Iteration: 1  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 65
add wave -position end  sim:/lab3_testbench/dut/debounceFSM/counter
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 80000000
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(65)
#    Time: 2045 ns  Iteration: 1  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 65
# Compile of debouncer.sv was successful.
# Compile of lab3_wc.sv was successful.
# Compile of clk_div.sv was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vopt-143) Recognized 1 FSM in module "debouncer(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 80000000
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(65)
#    Time: 2045 ns  Iteration: 1  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 65
add wave -position end  sim:/lab3_testbench/dut/ck/orig_clk
add wave -position end  sim:/lab3_testbench/dut/ck/new_clk
add wave -position end  sim:/lab3_testbench/dut/ck/counter
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 8000000000
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(65)
#    Time: 2045 ns  Iteration: 1  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 65
# Compile of clk_div.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 8000000000
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(65)
#    Time: 2045 ns  Iteration: 1  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 65
# Compile of clk_div.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 9000000000000
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(65)
#    Time: 2045 ns  Iteration: 1  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 65
run 999999999999999999999
# Invalid time value: 999999999999999999999
run 999999999999999
# Compile of clk_div.sv was successful.
# Break key hit
# Simulation stop requested.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 80000000000
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(65)
#    Time: 2045 ns  Iteration: 1  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 65
# Compile of clk_div.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 80000000000
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(65)
#    Time: 2045 ns  Iteration: 1  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 65
run 80000000000
# Break key hit
# Simulation stop requested.
add wave -position end  sim:/lab3_testbench/rows
add wave -position end  sim:/lab3_testbench/columns
add wave -position end  sim:/lab3_testbench/seg_out
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 80000000000
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(65)
#    Time: 2045 ns  Iteration: 1  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 65
add wave -position end  sim:/lab3_testbench/dut/rows
add wave -position end  sim:/lab3_testbench/dut/sync_1
add wave -position end  sim:/lab3_testbench/dut/debounceFSM/sig_in
add wave -position end  sim:/lab3_testbench/dut/debounceFSM/sig_out
add wave -position end  sim:/lab3_testbench/dut/debounceFSM/counter_done
add wave -position end  sim:/lab3_testbench/dut/debounceFSM/state
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 80000000000
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(65)
#    Time: 2045 ns  Iteration: 1  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 65
add wave -position end  sim:/lab3_testbench/dut/debounceFSM/counter
add wave -position end  sim:/lab3_testbench/dut/debounceFSM/clk
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 80000000000000
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(65)
#    Time: 2045 ns  Iteration: 1  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 65
add wave -position end  sim:/lab3_testbench/dut/clk
add wave -position end  sim:/lab3_testbench/dut/ck/new_clk
add wave -position end  sim:/lab3_testbench/dut/ck/orig_clk
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 80000000000000
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(65)
#    Time: 2045 ns  Iteration: 1  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 65
run 80000000000000
# Compile of lab3_testbench.sv was successful.
# Break key hit
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 30
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 8000000
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 80000000000
add wave -position end  sim:/lab3_testbench/reset
add wave -position end  sim:/lab3_testbench/tb_clk
# Compile of lab3_testbench.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 80000000000
# Press key at column[0]
run 80000000
run 80000000000
add wave -position end  sim:/lab3_testbench/value2
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 90000000009
# Press key at column[0]
run 90000000009
add wave -position end  sim:/lab3_testbench/rows
add wave -position end  sim:/lab3_testbench/dut/scannerFSM/columns
add wave -position end  sim:/lab3_testbench/dut/scannerFSM/rows
add wave -position end  sim:/lab3_testbench/dut/scannerFSM/total_val
add wave -position end  sim:/lab3_testbench/dut/kd/total_val
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 90000000009
# Press key at column[0]
add wave -position end  sim:/lab3_testbench/dut/kd/value
run 90000000009
add wave -position end  sim:/lab3_testbench/dut/sdw/value1
add wave -position end  sim:/lab3_testbench/dut/sdw/value2
add wave -position end  sim:/lab3_testbench/dut/sdw/seg_out
add wave -position end  sim:/lab3_testbench/dut/sdw/anodes
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 999999999999
# Press key at column[0]
# Compile of lab3_testbench.sv was successful.
# Break key hit
# Simulation stop requested.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 999999999999
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 221559913008 ps  Iteration: 3  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
# Compile of lab3_wc.sv was successful.
# Compile of seg_disp_write.sv was successful.
# 2 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 999999999999
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 221559913008 ps  Iteration: 3  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
add wave -position end  sim:/lab3_testbench/dut/enable
# Compile of lab3_wc.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 2000000000000
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 221559913008 ps  Iteration: 3  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
# Compile of lab3_wc.sv failed with 2 errors.
# Compile of lab3_wc.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.lab3_testbench(fast)
# Loading work.lab3_wc(fast)
# Loading iCE40UP.HSOSC(fast)
# Loading work.clk_div(fast)
# Loading work.debouncer(fast)
# Loading work.scanner(fast)
# Loading work.key_decode(fast)
# Loading work.seg_disp_write(fast)
# Loading work.mux(fast)
# Loading work.demux2_1(fast)
run 2000000000000
# Press key at column[0]
# Press key at column[2]
# Simulation complete.
# ** Note: $finish    : C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv(66)
#    Time: 221559913008 ps  Iteration: 3  Instance: /lab3_testbench
# 1
# Break in Module lab3_testbench at C:/Users/wchan/Documents/GitHub/e155Lab3/e155Lab3/fpga/sim/lab3_testbench.sv line 66
