<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_cmd</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_cmd'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_cmd')">ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_cmd</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 32.36</td>
<td class="s5 cl rt"><a href="mod3257.html#Line" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod3257.html#Cond" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod3257.html#Toggle" >  6.82</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod3257.html#Branch" > 23.53</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_ctrl.sv')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_ctrl.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3257.html#inst_tag_247161"  onclick="showContent('inst_tag_247161')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_cmd</a></td>
<td class="s3 cl rt"> 32.36</td>
<td class="s5 cl rt"><a href="mod3257.html#Line" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod3257.html#Cond" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod3257.html#Toggle" >  6.82</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod3257.html#Branch" > 23.53</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_cmd'>
<hr>
<a name="inst_tag_247161"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy58.html#tag_urg_inst_247161" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl.U_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_cmd</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 32.36</td>
<td class="s5 cl rt"><a href="mod3257.html#Line" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod3257.html#Cond" > 42.86</a></td>
<td class="s0 cl rt"><a href="mod3257.html#Toggle" >  6.82</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod3257.html#Branch" > 23.53</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 32.36</td>
<td class="s5 cl rt"> 56.25</td>
<td class="s4 cl rt"> 42.86</td>
<td class="s0 cl rt">  6.82</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.53</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  6.59</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  6.59</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1416.html#inst_tag_77571" >vl_wr_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_2_ctrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_cmd'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod3257.html" >ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_cmd</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>80</td><td>45</td><td>56.25</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1027</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1034</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1041</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s1"><td class="lf">ALWAYS</td><td>1047</td><td>42</td><td>7</td><td>16.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1132</td><td>27</td><td>27</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>1167</td><td>5</td><td>5</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
1026                        int unsigned i;
1027       1/1              for (i = 0; i &lt; 2; i++)
1028       1/1                ctrl_inst_decoder[i] = (i == t_icntr) | fbist_mode;
1029                      end
1030                        
1031                    always_comb //instance decoder for capture
1032                      begin
1033                        int unsigned i;
1034       1/1              for (i = 0; i &lt; 2; i++)
1035       1/1                capt_inst_decoder[i] = (i == icntr_p0_r) | fbist_mode;
1036                      end
1037                    
1038                    always_comb //instance decoder for bist error
1039                      begin
1040                        int unsigned i;
1041       1/1              for (i = 0; i &lt; 2; i++)
1042       1/1                err_inst_decoder_nxt[i] = (i == icntr_p1_r) | fbist_mode;
1043                      end
1044                    
1045                    always_comb begin // Operation Decoder
1046                        // NOP operation
1047       1/1              t_me_nxt = ~1'd0;
1048       1/1              t_we_nxt = ~1'd0;
1049       1/1              capt_en0_nxt = 1'd0;
1050       1/1              inv_row_lsb_nxt = 1'b0;
1051       1/1              tdw2bits_nxt = t_data;
1052       1/1              tdc2bits_nxt = t_data;
1053       1/1              if (int_wr_sel) begin
1054       <font color = "red">0/1     ==>          case (opcode)</font>
1055                                WT : begin // WT:010110
1056       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1057       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1058                                end // WT:010110
1059                                RME0 : begin // RME0:010010
1060       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1061                                end // RME0:010010
1062                                WSHR : begin // WSHR:001100
1063       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1064       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1065                                end // WSHR:001100
1066                                WWN : begin // WWN:010101
1067       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1068       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1069                                end // WWN:010101
1070                                W : begin // W:000010
1071       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1072       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1073                                end // W:000010
1074                                RWN : begin // RWN:001011
1075       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1076       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1077                                end // RWN:001011
1078                                RW : begin // RW:001001
1079       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1080       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1081                                end // RW:001001
1082                                RI : begin // RI:001000
1083       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1084                                end // RI:001000
1085                                UNSET_USERPINS : begin // UNSET_USERPINS:111111
1086                                end // UNSET_USERPINS:111111
1087                                RSH : begin // RSH:000100
1088       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1089       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1090                                end // RSH:000100
1091                                WDEC : begin // WDEC:100011
1092       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1093       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1094       <font color = "red">0/1     ==>                          inv_row_lsb_nxt = 1'b1;</font>
1095                                end // WDEC:100011
1096                                WSHC : begin // WSHC:000011
1097       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1098       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1099                                end // WSHC:000011
1100                                RDEC : begin // RDEC:001101
1101       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1102       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1103       <font color = "red">0/1     ==>                          inv_row_lsb_nxt = 1'b1;</font>
1104                                end // RDEC:001101
1105                                RSHR : begin // RSHR:000111
1106       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1107       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1108                                end // RSHR:000111
1109                                RSHC : begin // RSHC:000101
1110       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1111       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1112                                end // RSHC:000101
1113                                R : begin // R:000001
1114       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1115       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1116       <font color = "red">0/1     ==>                          tdw2bits_nxt = ~t_data;</font>
1117                                end // R:000001
1118                                WME0 : begin // WME0:001010
1119       <font color = "red">0/1     ==>                          t_we_nxt = 1'b0;</font>
1120                                end // WME0:001010
1121                                RP : begin // RP:010001
1122       <font color = "red">0/1     ==>                          t_me_nxt = 1'b0;</font>
1123       <font color = "red">0/1     ==>                          capt_en0_nxt = 1'b1;</font>
1124                                end // RP:010001
1125                                default: begin end
1126                            endcase // opcode
1127                        end
                        MISSING_ELSE
1128                    end // Operation Decoder
1129                    
1130                    always_ff @(posedge tclk_sms or negedge rst_sms)
1131                      begin
1132       1/1              if (!rst_sms)
1133                          begin
1134       1/1                  icntr_p0_r             &lt;=  1'b0;
1135       1/1                  icntr_p1_r             &lt;=  1'b0;
1136       1/1                  err_inst_decoder_r        &lt;=  2'd0;
1137       1/1                  capt_en0_r  &lt;=  1'd0;
1138       1/1                  t_piped0_data_r        &lt;=  2'd0;
1139       1/1                  tdc2bits_r                &lt;=  2'd0;
1140       1/1                  int_me_11 &lt;=  1'b1;
1141       1/1                  int_me_21 &lt;=  1'b1;
1142       1/1                  int_we_11 &lt;=  1'b1;
1143       1/1                  int_we_21 &lt;=  1'b1;
1144       1/1                  int_di1 &lt;=  2'd0;
1145       1/1                  int_addr_sh1 &lt;=  6'd0;
1146       1/1                  int_row_lsb1 &lt;=  1'b0;
1147                          end
1148                        else
1149                          begin
1150       1/1                  icntr_p0_r                &lt;=  t_icntr;
1151       1/1                  icntr_p1_r             &lt;=  icntr_p0_r;
1152       1/1                  err_inst_decoder_r        &lt;=  err_inst_decoder_nxt;
1153       1/1                  capt_en0_r   &lt;=  capt_en0_nxt;
1154       1/1                  t_piped0_data_r            &lt;=  t_piped0_data_nxt;
1155       1/1                  tdc2bits_r                 &lt;=  int_tdc2bits;
1156       1/1                  int_me_11 &lt;=  int_me_10;
1157       1/1                  int_me_21 &lt;=  int_me_20;
1158       1/1                  int_we_11 &lt;=  int_we_10;
1159       1/1                  int_we_21 &lt;=  int_we_20;
1160       1/1                  int_di1        &lt;=  int_di0;
1161       1/1                  int_addr_sh1              &lt;=  int_addr_sh0;
1162       1/1                  int_row_lsb1  &lt;=  int_row_lsb0;
1163                          end
1164                      end
1165                    
1166                    always_ff @(posedge tclk_sms or negedge rst_sms) begin
1167       1/1              if (!rst_sms) begin
1168       1/1                  capt_en_1_r &lt;=  1'd0;
1169       1/1                  capt_en_2_r &lt;=  1'd0;
1170                        end
1171                        else begin
1172       1/1                  capt_en_1_r &lt;=  capt_en_1_pre;
1173       1/1                  capt_en_2_r &lt;=  capt_en_2_pre;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod3257.html" >ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_cmd</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       996
 EXPRESSION ((((addr_type == 2'b11) | ((addr_type == 2'b10) &amp; addr_mode))) ? 2'b0 : (addr_mode ? t_addr[6:5] : t_addr[1:0]))
             ------------------------------1------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       996
 SUB-EXPRESSION (addr_mode ? t_addr[6:5] : t_addr[1:0])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       997
 EXPRESSION ((((addr_type == 2'b11) | ((addr_type == 2'b10) &amp; (!addr_mode)))) ? 5'b0 : (addr_mode ? t_addr[4:0] : t_addr[6:2]))
             --------------------------------1-------------------------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       997
 SUB-EXPRESSION (addr_mode ? t_addr[4:0] : t_addr[6:2])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       998
 EXPRESSION ((addr_type == 2'b11) ? t_addr[0] : ((addr_type == 2'b10) ? (addr_mode ? t_addr[5] : t_addr[2]) : t_addr[7]))
             ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       998
 SUB-EXPRESSION ((addr_type == 2'b10) ? (addr_mode ? t_addr[5] : t_addr[2]) : t_addr[7])
                 ----------1---------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       998
 SUB-EXPRESSION (addr_mode ? t_addr[5] : t_addr[2])
                 ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod3257.html" >ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_cmd</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">88</td>
<td class="rt">6</td>
<td class="rt">6.82  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">44</td>
<td class="rt">3</td>
<td class="rt">6.82  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">44</td>
<td class="rt">3</td>
<td class="rt">6.82  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">22</td>
<td class="rt">2</td>
<td class="rt">9.09  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">88</td>
<td class="rt">6</td>
<td class="rt">6.82  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">44</td>
<td class="rt">3</td>
<td class="rt">6.82  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">44</td>
<td class="rt">3</td>
<td class="rt">6.82  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>opcode[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_t_data[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>int_t_addr[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>addr_type[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dis_wrp_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dis_data_capt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fbist_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_inst_decoder[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>err_inst_decoder[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>capt_en_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>capt_en_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_me_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_me_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_we_1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_we_2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tdw2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_addr_sh_bus[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>t_row_lsb</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod3257.html" >ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_cmd</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Branches</td>
<td></td>
<td class="rt">34</td>
<td class="rt">8</td>
<td class="rt">23.53 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">996</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">997</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td>TERNARY</td>
<td class="rt">998</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s0">
<td>IF</td>
<td class="rt">1053</td>
<td class="rt">20</td>
<td class="rt">1</td>
<td class="rt">5.00  </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1132</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">1167</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
996        assign col_addr = ((addr_type == 2'b11) | ((addr_type == 2'b10) & addr_mode))  ? 2'b00 : (addr_mode ? t_addr[6:5] : t_addr[1:0]);
                                                                                          <font color = "red">-1-</font>                  <font color = "red">-2-</font>   
                                                                                          <font color = "red">==></font>                  <font color = "red">==></font>   
                                                                                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
997        assign row_addr = ((addr_type == 2'b11) | ((addr_type == 2'b10) & !addr_mode)) ? 5'b00000 : (addr_mode ? t_addr[4:0] : t_addr[6:2]);
                                                                                          <font color = "red">-1-</font>                     <font color = "red">-2-</font>   
                                                                                          <font color = "red">==></font>                     <font color = "red">==></font>   
                                                                                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
998        assign t_icntr  = (addr_type == 2'b11) ? t_addr[0] : (addr_type == 2'b10) ? (addr_mode ? t_addr[5] : t_addr[2]) : t_addr[7];
                                                  <font color = "red">-1-</font>                                <font color = "red">-2-</font>          <font color = "red">-3-</font>      
                                                  <font color = "red">==></font>                                             <font color = "red">==></font>   
                                                                                     <font color = "green">==></font>          <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1053           if (int_wr_sel) begin
               <font color = "red">-1-</font>  
1054               case (opcode)
                   <font color = "red">-2-</font>  
1055                   WT : begin // WT:010110
1056                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1057                               t_we_nxt = 1'b0;
1058                   end // WT:010110
1059                   RME0 : begin // RME0:010010
1060                               capt_en0_nxt = 1'b1;
           <font color = "red">                        ==></font>
1061                   end // RME0:010010
1062                   WSHR : begin // WSHR:001100
1063                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1064                               t_we_nxt = 1'b0;
1065                   end // WSHR:001100
1066                   WWN : begin // WWN:010101
1067                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1068                               t_we_nxt = 1'b0;
1069                   end // WWN:010101
1070                   W : begin // W:000010
1071                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1072                               t_we_nxt = 1'b0;
1073                   end // W:000010
1074                   RWN : begin // RWN:001011
1075                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1076                               t_we_nxt = 1'b0;
1077                   end // RWN:001011
1078                   RW : begin // RW:001001
1079                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1080                               t_we_nxt = 1'b0;
1081                   end // RW:001001
1082                   RI : begin // RI:001000
1083                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1084                   end // RI:001000
1085                   UNSET_USERPINS : begin // UNSET_USERPINS:111111
           <font color = "red">            ==></font>
1086                   end // UNSET_USERPINS:111111
1087                   RSH : begin // RSH:000100
1088                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1089                               capt_en0_nxt = 1'b1;
1090                   end // RSH:000100
1091                   WDEC : begin // WDEC:100011
1092                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1093                               t_we_nxt = 1'b0;
1094                               inv_row_lsb_nxt = 1'b1;
1095                   end // WDEC:100011
1096                   WSHC : begin // WSHC:000011
1097                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1098                               t_we_nxt = 1'b0;
1099                   end // WSHC:000011
1100                   RDEC : begin // RDEC:001101
1101                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1102                               capt_en0_nxt = 1'b1;
1103                               inv_row_lsb_nxt = 1'b1;
1104                   end // RDEC:001101
1105                   RSHR : begin // RSHR:000111
1106                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1107                               capt_en0_nxt = 1'b1;
1108                   end // RSHR:000111
1109                   RSHC : begin // RSHC:000101
1110                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1111                               capt_en0_nxt = 1'b1;
1112                   end // RSHC:000101
1113                   R : begin // R:000001
1114                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1115                               capt_en0_nxt = 1'b1;
1116                               tdw2bits_nxt = ~t_data;
1117                   end // R:000001
1118                   WME0 : begin // WME0:001010
1119                               t_we_nxt = 1'b0;
           <font color = "red">                        ==></font>
1120                   end // WME0:001010
1121                   RP : begin // RP:010001
1122                               t_me_nxt = 1'b0;
           <font color = "red">                        ==></font>
1123                               capt_en0_nxt = 1'b1;
1124                   end // RP:010001
1125                   default: begin end
           <font color = "red">            ==></font>
1126               endcase // opcode
1127           end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WT </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RME0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WSHR </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WWN </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>W </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RWN </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RW </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RI </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>UNSET_USERPINS </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RSH </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WDEC </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WSHC </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RDEC </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RSHR </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RSHC </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>R </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>WME0 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>RP </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>default</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1132           if (!rst_sms)
               <font color = "green">-1-</font>  
1133             begin
1134               icntr_p0_r             <=  1'b0;
           <font color = "green">        ==></font>
1135               icntr_p1_r             <=  1'b0;
1136               err_inst_decoder_r        <=  2'd0;
1137               capt_en0_r  <=  1'd0;
1138               t_piped0_data_r        <=  2'd0;
1139               tdc2bits_r                <=  2'd0;
1140               int_me_11 <=  1'b1;
1141               int_me_21 <=  1'b1;
1142               int_we_11 <=  1'b1;
1143               int_we_21 <=  1'b1;
1144               int_di1 <=  2'd0;
1145               int_addr_sh1 <=  6'd0;
1146               int_row_lsb1 <=  1'b0;
1147             end
1148           else
1149             begin
1150               icntr_p0_r                <=  t_icntr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
1167           if (!rst_sms) begin
               <font color = "green">-1-</font>  
1168               capt_en_1_r <=  1'd0;
           <font color = "green">        ==></font>
1169               capt_en_2_r <=  1'd0;
1170           end
1171           else begin
1172               capt_en_1_r <=  capt_en_1_pre;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_247161">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_ae350_cpu_subsystem_wrap_dti_1pr_tm16ffcll_128x56_4ww2x_m_shc_1_cmd">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
