LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY Sub1_structural IS
	PORT(	E: IN STD_LOGIC_VECTOR(9 DOWNTO 0);
		S: BUFFER STD_LOGIC_VECTOR(9 DOWNTO 0));
END Sub1_structural;

		--
	
ARCHITECTURE arch OF Sub1_structural IS
	SIGNAL bit_aux: STD_LOGIC_VECTOR(9 DOWNTO 0):= "1111111111";
	
	COMPONENT sum10b
		PORT(	m, n: IN STD_LOGIC_VECTOR (9 DOWNTO 0);
				s: BUFFER STD_LOGIC_VECTOR (10 DOWNTO 0));
	END COMPONENT;
	
	--
	BEGIN
	
	sum: sum10b PORT MAP (E, bit_aux, S);
	
END arch;