// Seed: 1828154671
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input tri id_6,
    input tri id_7,
    input supply1 id_8,
    input tri0 id_9,
    output wire id_10,
    input wire id_11,
    input wor id_12,
    input wand id_13,
    output supply0 id_14,
    output wand id_15,
    input tri id_16,
    output tri1 id_17
);
  assign id_15 = 1 + id_5;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    output wor id_2,
    input uwire id_3,
    output supply0 id_4,
    input tri id_5,
    input tri id_6,
    input supply1 id_7,
    input wor id_8,
    input uwire id_9,
    output uwire id_10,
    input tri id_11
);
  assign id_4 = 1'b0 ? id_8 : 0;
  wire id_13;
  module_0(
      id_2,
      id_5,
      id_8,
      id_4,
      id_2,
      id_9,
      id_7,
      id_9,
      id_6,
      id_8,
      id_1,
      id_0,
      id_6,
      id_8,
      id_4,
      id_4,
      id_7,
      id_4
  );
endmodule
