// Seed: 1573692578
module module_0;
endmodule
module module_1 #(
    parameter id_2 = 32'd61
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wand id_8;
  output wire id_7;
  inout logic [7:0] id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire _id_2;
  inout wire id_1;
  assign id_6 = id_6;
  tri1 id_9 = -1'b0;
  assign #id_10 id_6[1] = 1 - -1;
  wire [id_2 : -1] id_11 = id_3;
  assign id_8 = -1'b0;
  parameter id_12 = 1 <= -1;
  module_0 modCall_1 ();
  wire id_13;
  ;
  tri0 id_14 = 1;
  tri  id_15 = 1;
endmodule
