GowinSynthesis start
Running parser ...
Analyzing Verilog file '/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v'
Analyzing Verilog file '/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v'
Compiling module 'sipeed_tang_mega_138k_pro'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":21)
WARN  (EX3780) : Using initial value of 'builder_interface0_err' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1089)
WARN  (EX3780) : Using initial value of 'builder_locked0' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1241)
WARN  (EX3780) : Using initial value of 'builder_locked1' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1242)
WARN  (EX3780) : Using initial value of 'builder_locked2' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1243)
WARN  (EX3780) : Using initial value of 'builder_locked3' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1244)
WARN  (EX3780) : Using initial value of 'builder_locked4' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1245)
WARN  (EX3780) : Using initial value of 'builder_locked5' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1246)
WARN  (EX3780) : Using initial value of 'builder_locked6' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1247)
WARN  (EX3780) : Using initial value of 'builder_locked7' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1248)
WARN  (EX3780) : Using initial value of 'main_basesoc_basesoc_adr_burst' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1494)
WARN  (EX3780) : Using initial value of 'main_basesoc_basesoc_ram_bus_err' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1503)
WARN  (EX3780) : Using initial value of 'main_basesoc_ram_adr_burst' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1538)
WARN  (EX3780) : Using initial value of 'main_basesoc_ram_bus_ram_bus_err' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1546)
WARN  (EX3780) : Using initial value of 'main_basesoc_rx_source_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1565)
WARN  (EX3780) : Using initial value of 'main_basesoc_rx_source_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1566)
WARN  (EX3780) : Using initial value of 'main_basesoc_uart_rx_fifo_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1647)
WARN  (EX3780) : Using initial value of 'main_basesoc_uart_tx_fifo_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1705)
WARN  (EX3780) : Using initial value of 'main_basesoc_uart_tx_fifo_sink_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1706)
WARN  (EX3780) : Using initial value of 'main_basesoc_uart_tx_fifo_sink_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1707)
WARN  (EX3780) : Using initial value of 'main_basesoc_vexriscv' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1746)
WARN  (EX3780) : Using initial value of 'main_basesoc_watchdog_halted' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1760)
WARN  (EX3780) : Using initial value of 'main_ethcore_arp_rx_depacketizer_sink_d_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1830)
WARN  (EX3780) : Using initial value of 'main_ethcore_arp_rx_depacketizer_sr_shift_leftover' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1861)
WARN  (EX3780) : Using initial value of 'main_ethcore_arp_rx_source_source_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1875)
WARN  (EX3780) : Using initial value of 'main_ethcore_arp_rx_source_source_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1876)
WARN  (EX3780) : Using initial value of 'main_ethcore_arp_table_cache_clear_enable' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1884)
WARN  (EX3780) : Using initial value of 'main_ethcore_arp_table_cache_enable' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1887)
WARN  (EX3780) : Using initial value of 'main_ethcore_arp_table_sink_ready' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1949)
WARN  (EX3780) : Using initial value of 'main_ethcore_arp_table_source_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1951)
WARN  (EX3780) : Using initial value of 'main_ethcore_arp_table_source_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1952)
WARN  (EX3780) : Using initial value of 'main_ethcore_arp_tx_packetizer_sink_payload_data' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1987)
WARN  (EX3780) : Using initial value of 'main_ethcore_arp_tx_packetizer_sink_payload_error' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1988)
WARN  (EX3780) : Using initial value of 'main_ethcore_arp_tx_packetizer_source_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1992)
WARN  (EX3780) : Using initial value of 'main_ethcore_arp_tx_packetizer_source_payload_ethernet_type' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":1999)
WARN  (EX3780) : Using initial value of 'main_ethcore_arp_tx_packetizer_source_payload_sender_mac' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2001)
WARN  (EX3780) : Using initial value of 'main_ethcore_arp_tx_packetizer_source_payload_target_mac' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2002)
WARN  (EX3780) : Using initial value of 'main_ethcore_icmp_echo_param_fifo_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2074)
WARN  (EX3780) : Using initial value of 'main_ethcore_icmp_echo_param_fifo_sink_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2075)
WARN  (EX3780) : Using initial value of 'main_ethcore_icmp_echo_param_fifo_sink_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2076)
WARN  (EX3780) : Using initial value of 'main_ethcore_icmp_echo_payload_fifo_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2125)
WARN  (EX3780) : Using initial value of 'main_ethcore_icmp_echo_payload_fifo_sink_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2126)
WARN  (EX3780) : Using initial value of 'main_ethcore_icmp_rx_depacketizer_sink_d_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2238)
WARN  (EX3780) : Using initial value of 'main_ethcore_icmp_rx_depacketizer_sr_shift_leftover' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2264)
WARN  (EX3780) : Using initial value of 'main_ethcore_icmp_rx_source_source_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2276)
WARN  (EX3780) : Using initial value of 'main_ethcore_icmp_tx_packetizer_sink_payload_error' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2310)
WARN  (EX3780) : Using initial value of 'main_ethcore_icmp_tx_packetizer_source_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2314)
WARN  (EX3780) : Using initial value of 'main_ethcore_icmp_tx_packetizer_source_param_ip_address' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2319)
WARN  (EX3780) : Using initial value of 'main_ethcore_icmp_tx_packetizer_source_param_length' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2320)
WARN  (EX3780) : Using initial value of 'main_ethcore_icmp_tx_packetizer_source_param_protocol' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2321)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_rx_depacketizer_sink_d_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2430)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_rx_depacketizer_sr_shift_leftover' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2461)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_rx_liteethipv4checksum0' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2463)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_rx_liteethipv4checksum1' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2464)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_rx_liteethipv4checksum2' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2465)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_rx_liteethipv4checksum3' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2466)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_rx_liteethipv4checksum4' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2467)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_rx_liteethipv4checksum5' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2468)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_rx_liteethipv4checksum6' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2469)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_rx_liteethipv4checksum7' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2470)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_rx_liteethipv4checksum8' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2471)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_rx_liteethipv4checksum9' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2472)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_rx_liteethipv4checksum_r' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2477)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_rx_source_source_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2510)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_tx_liteethipv4checksum0' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2521)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_tx_liteethipv4checksum1' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2522)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_tx_liteethipv4checksum2' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2523)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_tx_liteethipv4checksum3' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2524)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_tx_liteethipv4checksum4' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2525)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_tx_liteethipv4checksum5' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2526)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_tx_liteethipv4checksum6' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2527)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_tx_liteethipv4checksum7' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2528)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_tx_liteethipv4checksum8' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2529)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_tx_liteethipv4checksum_r' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2534)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_tx_packetizer_sink_payload_error' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2580)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_tx_packetizer_source_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2584)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_tx_packetizer_source_payload_ethernet_type' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2591)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_tx_packetizer_source_payload_sender_mac' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2593)
WARN  (EX3780) : Using initial value of 'main_ethcore_ip_tx_packetizer_source_payload_target_mac' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2594)
WARN  (EX3780) : Using initial value of 'main_ethcore_mac_core_liteethmaccrc32checker_syncfifo_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2754)
WARN  (EX3780) : Using initial value of 'main_ethcore_mac_core_rx_preamble_preamble' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":2917)
WARN  (EX3780) : Using initial value of 'main_ethcore_mac_core_tx_preamble_preamble' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3177)
WARN  (EX3780) : Using initial value of 'main_ethcore_mac_depacketizer_source_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3242)
WARN  (EX3780) : Using initial value of 'main_ethcore_mac_packetizer_source_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3294)
WARN  (EX3780) : Using initial value of 'main_ethcore_rx_depacketizer_sink_d_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3326)
WARN  (EX3780) : Using initial value of 'main_ethcore_rx_depacketizer_sr_shift_leftover' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3352)
WARN  (EX3780) : Using initial value of 'main_ethcore_rx_source_source_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3364)
WARN  (EX3780) : Using initial value of 'main_ethcore_tx_packetizer_sink_payload_error' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3396)
WARN  (EX3780) : Using initial value of 'main_ethcore_tx_packetizer_source_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3400)
WARN  (EX3780) : Using initial value of 'main_ethcore_tx_packetizer_source_param_ip_address' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3405)
WARN  (EX3780) : Using initial value of 'main_ethcore_tx_packetizer_source_param_length' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3406)
WARN  (EX3780) : Using initial value of 'main_ethcore_tx_packetizer_source_param_protocol' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3407)
WARN  (EX3780) : Using initial value of 'main_etherbone_liteethetherbonewishbonemaster_bus_bte' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3469)
WARN  (EX3780) : Using initial value of 'main_etherbone_liteethetherbonewishbonemaster_bus_cti' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3470)
WARN  (EX3780) : Using initial value of 'main_etherbone_liteethetherbonewishbonemaster_source_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3490)
WARN  (EX3780) : Using initial value of 'main_etherbone_probe_param_fifo_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3529)
WARN  (EX3780) : Using initial value of 'main_etherbone_probe_param_fifo_sink_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3530)
WARN  (EX3780) : Using initial value of 'main_etherbone_probe_param_fifo_sink_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3531)
WARN  (EX3780) : Using initial value of 'main_etherbone_probe_sink_sink_first1' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3596)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_depacketizer_sink_d_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3674)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_depacketizer_source_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3691)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_packetizer_source_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3746)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_packetizer_source_param_addr_size' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3751)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_packetizer_source_param_dst_port' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3752)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_packetizer_source_param_ip_address' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3753)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_packetizer_source_param_length' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3754)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_packetizer_source_param_nr' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3755)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_packetizer_source_param_pf' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3756)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_packetizer_source_param_port_size' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3757)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_packetizer_source_param_pr' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3758)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_packetizer_source_param_src_port' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3759)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_receiver_param_fifo_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3805)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_receiver_param_fifo_sink_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3806)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_receiver_param_fifo_sink_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3807)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_receiver_payload_fifo_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3862)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_receiver_payload_fifo_sink_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3863)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_receiver_source_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3919)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_sender_param_fifo_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3968)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_sender_param_fifo_sink_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3969)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_sender_param_fifo_sink_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":3970)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_sender_payload_fifo_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4015)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_sender_payload_fifo_sink_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4016)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_sender_source_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4062)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_sender_source_param_bca' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4064)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_sender_source_param_cyc' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4066)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_sender_source_param_rca' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4067)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_sender_source_param_rff' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4069)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_sender_source_param_wca' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4070)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_sender_source_param_wff' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4072)
WARN  (EX3780) : Using initial value of 'main_etherbone_record_sender_source_payload_error' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4074)
WARN  (EX3780) : Using initial value of 'main_etherbone_rx_depacketizer_sink_d_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4198)
WARN  (EX3780) : Using initial value of 'main_etherbone_rx_depacketizer_sr_shift_leftover' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4228)
WARN  (EX3780) : Using initial value of 'main_etherbone_rx_source_source_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4241)
WARN  (EX3780) : Using initial value of 'main_etherbone_rx_source_source_param_addr_size' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4243)
WARN  (EX3780) : Using initial value of 'main_etherbone_rx_source_source_param_port_size' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4249)
WARN  (EX3780) : Using initial value of 'main_etherbone_rx_source_source_payload_error' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4253)
WARN  (EX3780) : Using initial value of 'main_etherbone_tx_packetizer_sink_payload_error' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4349)
WARN  (EX3780) : Using initial value of 'main_etherbone_tx_packetizer_source_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4353)
WARN  (EX3780) : Using initial value of 'main_etherbone_tx_packetizer_source_param_dst_port' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4358)
WARN  (EX3780) : Using initial value of 'main_etherbone_tx_packetizer_source_param_ip_address' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4359)
WARN  (EX3780) : Using initial value of 'main_etherbone_tx_packetizer_source_param_length' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4360)
WARN  (EX3780) : Using initial value of 'main_etherbone_tx_packetizer_source_param_src_port' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4361)
WARN  (EX3780) : Using initial value of 'main_gw5ddrphy_burstdet_clr_w' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":4618)
WARN  (EX3780) : Using initial value of 'main_gw5ddrphy_rdly_dq_bitslip_rst_w' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5017)
WARN  (EX3780) : Using initial value of 'main_gw5ddrphy_rdly_dq_bitslip_w' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5019)
WARN  (EX3780) : Using initial value of 'main_gw5ddrphy_rdly_dq_inc_w' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5023)
WARN  (EX3780) : Using initial value of 'main_gw5ddrphy_rdly_dq_rst_w' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5027)
WARN  (EX3780) : Using initial value of 'main_litedram_wb_err' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5058)
WARN  (EX3780) : Using initial value of 'main_liteethphyrgmiirx_source_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5085)
WARN  (EX3780) : Using initial value of 'main_liteethphyrgmiirx_source_payload_error' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5088)
WARN  (EX3780) : Using initial value of 'main_liteethphyrgmiirx_source_payload_last_be' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5089)
WARN  (EX3780) : Using initial value of 'main_r' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5125)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine0_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5169)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine0_sink_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5183)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine0_sink_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5184)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine1_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5265)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine1_sink_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5279)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine1_sink_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5280)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine2_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5361)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine2_sink_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5375)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine2_sink_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5376)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine3_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5457)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine3_sink_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5471)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine3_sink_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5472)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine4_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5553)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine4_sink_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5567)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine4_sink_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5568)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine5_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5649)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine5_sink_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5663)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine5_sink_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5664)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine6_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5745)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine6_sink_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5759)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine6_sink_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5760)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine7_replace' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5841)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine7_sink_first' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5855)
WARN  (EX3780) : Using initial value of 'main_sdram_bankmachine7_sink_last' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5856)
WARN  (EX3780) : Using initial value of 'main_sdram_choose_cmd_want_cmds' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5914)
WARN  (EX3780) : Using initial value of 'main_sdram_choose_cmd_want_reads' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5915)
WARN  (EX3780) : Using initial value of 'main_sdram_choose_cmd_want_writes' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5916)
WARN  (EX3780) : Using initial value of 'main_sdram_choose_req_want_activates' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5931)
WARN  (EX3780) : Using initial value of 'main_sdram_choose_req_want_cmds' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5932)
WARN  (EX3780) : Using initial value of 'main_sdram_cmd_payload_is_read' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5940)
WARN  (EX3780) : Using initial value of 'main_sdram_cmd_payload_is_write' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5941)
WARN  (EX3780) : Using initial value of 'main_sdram_csr_dfi_p0_act_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5946)
WARN  (EX3780) : Using initial value of 'main_sdram_csr_dfi_p1_act_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5962)
WARN  (EX3780) : Using initial value of 'main_sdram_dfi_p0_act_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5978)
WARN  (EX3780) : Using initial value of 'main_sdram_dfi_p1_act_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":5994)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_act_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6012)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_address' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6013)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_bank' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6014)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_cas_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6015)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_cke' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6016)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_cs_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6017)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_odt' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6018)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_ras_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6019)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_rddata_en' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6021)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_reset_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6023)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_we_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6024)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_wrdata' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6025)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_wrdata_en' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6026)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p0_wrdata_mask' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6027)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_act_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6028)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_address' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6029)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_bank' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6030)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_cas_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6031)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_cke' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6032)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_cs_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6033)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_odt' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6034)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_ras_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6035)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_rddata_en' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6037)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_reset_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6039)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_we_n' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6040)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_wrdata' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6041)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_wrdata_en' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6042)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_p1_wrdata_mask' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6043)
WARN  (EX3780) : Using initial value of 'main_sdram_ext_dfi_sel' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6044)
WARN  (EX3780) : Using initial value of 'main_sdram_nop_a' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6139)
WARN  (EX3780) : Using initial value of 'main_sdram_nop_ba' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6140)
WARN  (EX3780) : Using initial value of 'main_sdram_phaseinjector0_command_issue_w' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6148)
WARN  (EX3780) : Using initial value of 'main_sdram_phaseinjector1_command_issue_w' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6171)
WARN  (EX3780) : Using initial value of 'main_sdram_steerer0' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6234)
WARN  (EX3780) : Using initial value of 'main_sdram_steerer1' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6235)
WARN  (EX3780) : Using initial value of 'main_sdram_steerer2' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6236)
WARN  (EX3780) : Using initial value of 'main_sdram_steerer3' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6237)
WARN  (EX3780) : Using initial value of 'por_rst' since it is never assigned("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6288)
Extracting RAM for identifier 'rom'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":21927)
Extracting RAM for identifier 'sram'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":21942)
Extracting RAM for identifier 'mem'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":21965)
Extracting RAM for identifier 'storage'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":21981)
Extracting RAM for identifier 'storage_1'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":22002)
Extracting RAM for identifier 'storage_2'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":25531)
Extracting RAM for identifier 'storage_3'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":25549)
Extracting RAM for identifier 'storage_4'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":25567)
Extracting RAM for identifier 'storage_5'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":25585)
Extracting RAM for identifier 'storage_6'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":25603)
Extracting RAM for identifier 'storage_7'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":25621)
Extracting RAM for identifier 'storage_8'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":25639)
Extracting RAM for identifier 'storage_9'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":25657)
Extracting RAM for identifier 'storage_10'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":25911)
Extracting RAM for identifier 'storage_11'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":25931)
Extracting RAM for identifier 'storage_12'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":25951)
Extracting RAM for identifier 'mem_1'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":25969)
Extracting RAM for identifier 'storage_13'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":25987)
Extracting RAM for identifier 'storage_14'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":26008)
Extracting RAM for identifier 'storage_15'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":26029)
Extracting RAM for identifier 'storage_16'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":26047)
Extracting RAM for identifier 'storage_17'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":26068)
Extracting RAM for identifier 'storage_18'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":26089)
Extracting RAM for identifier 'storage_19'("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":26110)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 1("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":6417)
WARN  (EX3791) : Expression size 2 truncated to fit in target size 1("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":8112)
WARN  (EX3791) : Expression size 2 truncated to fit in target size 1("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":8143)
WARN  (EX3791) : Expression size 27 truncated to fit in target size 25("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":10067)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":10249)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":10251)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 24("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":10253)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":11005)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":11007)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 24("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":11009)
WARN  (EX3791) : Expression size 80 truncated to fit in target size 32("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":11507)
WARN  (EX3791) : Expression size 48 truncated to fit in target size 16("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":11537)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":11541)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":11683)
WARN  (EX3791) : Expression size 192 truncated to fit in target size 32("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":11885)
WARN  (EX3791) : Expression size 128 truncated to fit in target size 32("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":12565)
WARN  (EX3834) : Case condition never applies("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":13991)
WARN  (EX3834) : Case condition never applies("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":13994)
WARN  (EX3834) : Case condition never applies("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":13997)
WARN  (EX3834) : Case condition never applies("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":14000)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 4("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":15171)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 4("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":15201)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 30("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":15689)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 30("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":15703)
WARN  (EX3791) : Expression size 30 truncated to fit in target size 14("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":15770)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":19946)
WARN  (EX3791) : Expression size 7 truncated to fit in target size 6("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":20008)
WARN  (EX3791) : Expression size 128 truncated to fit in target size 112("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":20192)
Compiling module 'VexRiscv'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":7)
Extracting RAM for identifier 'RegFilePlugin_regFile'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":1323)
Compiling module 'InstructionCache'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":6021)
Extracting RAM for identifier 'banks_0'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":6127)
Extracting RAM for identifier 'ways_0_tags'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":6128)
Compiling module 'DataCache'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5167)
Extracting RAM for identifier 'ways_0_tags'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5381)
Extracting RAM for identifier 'ways_0_data_symbol0'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5382)
Extracting RAM for identifier 'ways_0_data_symbol1'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5383)
Extracting RAM for identifier 'ways_0_data_symbol2'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5384)
Extracting RAM for identifier 'ways_0_data_symbol3'("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5385)
WARN  (EX3858) : System task 'display' is ignored for synthesis("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5993)
WARN  (EX1998) : Net 'IBusCachedPlugin_cache_io_cpu_fetch_isRemoved' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":67)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SW' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":81)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SR' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":82)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SO' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":83)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_SI' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":84)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PW' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":85)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PR' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":86)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PO' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":87)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_PI' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":88)
WARN  (EX1998) : Net 'dataCache_1_io_cpu_writeBack_fence_FM[3]' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":89)
WARN  (EX1998) : Net 'IBusCachedPlugin_mmuBus_rsp_bypassTranslation' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":604)
WARN  (EX1998) : Net 'dBus_rsp_payload_last' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":617)
WARN  (EX1998) : Net 'DBusCachedPlugin_mmuBus_rsp_bypassTranslation' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":632)
WARN  (EX1998) : Net 'CsrPlugin_mtvec_mode[1]' does not have a driver("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":930)
NOTE  (EX0101) : Current top module is "sipeed_tang_mega_138k_pro"
WARN  (EX0346) : Instance "PLL" 's parameter value "1'b0" truncated to "2'b00" to fit 2 bits("/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.v":26271)
WARN  (EX0211) : The output port "io_cpu_writeBack_exclusiveOk" of module "DataCache" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5210)
WARN  (EX0211) : The output port "io_cpu_writesPending" of module "DataCache" has no driver, assigning undriven bits to Z, simulation mismatch possible("/home/furiosa/litex/FPGA/pythondata-cpu-vexriscv/pythondata_cpu_vexriscv/verilog/VexRiscv.v":5216)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/impl/gwsynthesis/project.vg" completed
[100%] Generate report file "/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/impl/gwsynthesis/project_syn.rpt.html" completed
GowinSynthesis finish
