###左侧端口###
set_pin_physical_constraints -pin_name {I_L_DATA[0]} -layers {m1} -side 1 -order 1 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[1]} -layers {m1} -side 1 -order 2 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[2]} -layers {m1} -side 1 -order 3 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[3]} -layers {m1} -side 1 -order 4 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[4]} -layers {m1} -side 1 -order 5 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[5]} -layers {m1} -side 1 -order 6 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[6]} -layers {m1} -side 1 -order 7 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[7]} -layers {m1} -side 1 -order 8 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[8]} -layers {m1} -side 1 -order 9 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[9]} -layers {m1} -side 1 -order 10 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[10]} -layers {m1} -side 1 -order 11 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[11]} -layers {m1} -side 1 -order 12 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[12]} -layers {m1} -side 1 -order 13 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[13]} -layers {m1} -side 1 -order 14 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[14]} -layers {m1} -side 1 -order 15 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[15]} -layers {m1} -side 1 -order 16 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[16]} -layers {m1} -side 1 -order 17 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[17]} -layers {m1} -side 1 -order 18 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[18]} -layers {m1} -side 1 -order 19 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[19]} -layers {m1} -side 1 -order 20 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[20]} -layers {m1} -side 1 -order 21 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[21]} -layers {m1} -side 1 -order 22 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[22]} -layers {m1} -side 1 -order 23 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[23]} -layers {m1} -side 1 -order 24 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[24]} -layers {m1} -side 1 -order 25 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[25]} -layers {m1} -side 1 -order 26 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[26]} -layers {m1} -side 1 -order 27 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[27]} -layers {m1} -side 1 -order 28 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[28]} -layers {m1} -side 1 -order 29 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[29]} -layers {m1} -side 1 -order 30 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[30]} -layers {m1} -side 1 -order 31 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[31]} -layers {m1} -side 1 -order 32 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[32]} -layers {m1} -side 1 -order 33 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[33]} -layers {m1} -side 1 -order 34 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[34]} -layers {m1} -side 1 -order 35 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[35]} -layers {m1} -side 1 -order 36 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[36]} -layers {m1} -side 1 -order 37 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[37]} -layers {m1} -side 1 -order 38 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[38]} -layers {m1} -side 1 -order 39 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[39]} -layers {m1} -side 1 -order 40 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[40]} -layers {m1} -side 1 -order 41 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[41]} -layers {m1} -side 1 -order 42 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[42]} -layers {m1} -side 1 -order 43 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[43]} -layers {m1} -side 1 -order 44 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[44]} -layers {m1} -side 1 -order 45 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[45]} -layers {m1} -side 1 -order 46 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[46]} -layers {m1} -side 1 -order 47 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[47]} -layers {m1} -side 1 -order 48 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[48]} -layers {m1} -side 1 -order 49 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[49]} -layers {m1} -side 1 -order 50 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[50]} -layers {m1} -side 1 -order 51 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[51]} -layers {m1} -side 1 -order 52 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[52]} -layers {m1} -side 1 -order 53 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[53]} -layers {m1} -side 1 -order 54 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[54]} -layers {m1} -side 1 -order 55 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[55]} -layers {m1} -side 1 -order 56 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[56]} -layers {m1} -side 1 -order 57 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[57]} -layers {m1} -side 1 -order 58 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[58]} -layers {m1} -side 1 -order 59 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[59]} -layers {m1} -side 1 -order 60 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[60]} -layers {m1} -side 1 -order 61 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[61]} -layers {m1} -side 1 -order 62 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[62]} -layers {m1} -side 1 -order 63 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[63]} -layers {m1} -side 1 -order 64 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[64]} -layers {m1} -side 1 -order 65 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[65]} -layers {m1} -side 1 -order 66 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[66]} -layers {m1} -side 1 -order 67 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[67]} -layers {m1} -side 1 -order 68 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[68]} -layers {m1} -side 1 -order 69 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[69]} -layers {m1} -side 1 -order 70 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[70]} -layers {m1} -side 1 -order 71 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[71]} -layers {m1} -side 1 -order 72 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[72]} -layers {m1} -side 1 -order 73 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[73]} -layers {m1} -side 1 -order 74 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[74]} -layers {m1} -side 1 -order 75 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[75]} -layers {m1} -side 1 -order 76 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[76]} -layers {m1} -side 1 -order 77 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[77]} -layers {m1} -side 1 -order 78 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[78]} -layers {m1} -side 1 -order 79 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_L_DATA[79]} -layers {m1} -side 1 -order 80 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[0]} -layers {m1} -side 1 -order 81 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[1]} -layers {m1} -side 1 -order 82 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[2]} -layers {m1} -side 1 -order 83 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[3]} -layers {m1} -side 1 -order 84 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[4]} -layers {m1} -side 1 -order 85 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[5]} -layers {m1} -side 1 -order 86 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[6]} -layers {m1} -side 1 -order 87 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[7]} -layers {m1} -side 1 -order 88 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[8]} -layers {m1} -side 1 -order 89 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[9]} -layers {m1} -side 1 -order 90 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[10]} -layers {m1} -side 1 -order 91 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[11]} -layers {m1} -side 1 -order 92 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[12]} -layers {m1} -side 1 -order 93 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[13]} -layers {m1} -side 1 -order 94 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[14]} -layers {m1} -side 1 -order 95 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[15]} -layers {m1} -side 1 -order 96 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[16]} -layers {m1} -side 1 -order 97 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[17]} -layers {m1} -side 1 -order 98 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[18]} -layers {m1} -side 1 -order 99 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[19]} -layers {m1} -side 1 -order 100 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[20]} -layers {m1} -side 1 -order 101 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[21]} -layers {m1} -side 1 -order 102 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[22]} -layers {m1} -side 1 -order 103 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[23]} -layers {m1} -side 1 -order 104 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[24]} -layers {m1} -side 1 -order 105 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[25]} -layers {m1} -side 1 -order 106 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[26]} -layers {m1} -side 1 -order 107 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[27]} -layers {m1} -side 1 -order 108 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[28]} -layers {m1} -side 1 -order 109 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[29]} -layers {m1} -side 1 -order 110 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[30]} -layers {m1} -side 1 -order 111 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[31]} -layers {m1} -side 1 -order 112 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[32]} -layers {m1} -side 1 -order 113 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[33]} -layers {m1} -side 1 -order 114 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[34]} -layers {m1} -side 1 -order 115 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[35]} -layers {m1} -side 1 -order 116 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[36]} -layers {m1} -side 1 -order 117 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[37]} -layers {m1} -side 1 -order 118 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[38]} -layers {m1} -side 1 -order 119 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[39]} -layers {m1} -side 1 -order 120 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[40]} -layers {m1} -side 1 -order 121 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[41]} -layers {m1} -side 1 -order 122 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[42]} -layers {m1} -side 1 -order 123 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[43]} -layers {m1} -side 1 -order 124 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[44]} -layers {m1} -side 1 -order 125 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[45]} -layers {m1} -side 1 -order 126 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[46]} -layers {m1} -side 1 -order 127 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[47]} -layers {m1} -side 1 -order 128 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[48]} -layers {m1} -side 1 -order 129 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[49]} -layers {m1} -side 1 -order 130 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[50]} -layers {m1} -side 1 -order 131 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[51]} -layers {m1} -side 1 -order 132 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[52]} -layers {m1} -side 1 -order 133 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[53]} -layers {m1} -side 1 -order 134 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[54]} -layers {m1} -side 1 -order 135 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[55]} -layers {m1} -side 1 -order 136 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[56]} -layers {m1} -side 1 -order 137 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[57]} -layers {m1} -side 1 -order 138 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[58]} -layers {m1} -side 1 -order 139 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[59]} -layers {m1} -side 1 -order 140 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[60]} -layers {m1} -side 1 -order 141 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[61]} -layers {m1} -side 1 -order 142 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[62]} -layers {m1} -side 1 -order 143 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[63]} -layers {m1} -side 1 -order 144 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[64]} -layers {m1} -side 1 -order 145 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[65]} -layers {m1} -side 1 -order 146 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[66]} -layers {m1} -side 1 -order 147 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[67]} -layers {m1} -side 1 -order 148 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[68]} -layers {m1} -side 1 -order 149 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[69]} -layers {m1} -side 1 -order 150 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[70]} -layers {m1} -side 1 -order 151 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[71]} -layers {m1} -side 1 -order 152 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[72]} -layers {m1} -side 1 -order 153 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[73]} -layers {m1} -side 1 -order 154 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[74]} -layers {m1} -side 1 -order 155 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[75]} -layers {m1} -side 1 -order 156 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[76]} -layers {m1} -side 1 -order 157 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[77]} -layers {m1} -side 1 -order 158 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[78]} -layers {m1} -side 1 -order 159 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_U_DATA[79]} -layers {m1} -side 1 -order 160 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[0]} -layers {m1} -side 1 -order 161 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[1]} -layers {m1} -side 1 -order 162 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[2]} -layers {m1} -side 1 -order 163 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[3]} -layers {m1} -side 1 -order 164 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[4]} -layers {m1} -side 1 -order 165 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[5]} -layers {m1} -side 1 -order 166 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[6]} -layers {m1} -side 1 -order 167 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[7]} -layers {m1} -side 1 -order 168 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[8]} -layers {m1} -side 1 -order 169 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[9]} -layers {m1} -side 1 -order 170 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[10]} -layers {m1} -side 1 -order 171 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[11]} -layers {m1} -side 1 -order 172 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[12]} -layers {m1} -side 1 -order 173 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[13]} -layers {m1} -side 1 -order 174 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[14]} -layers {m1} -side 1 -order 175 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[15]} -layers {m1} -side 1 -order 176 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[16]} -layers {m1} -side 1 -order 177 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[17]} -layers {m1} -side 1 -order 178 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[18]} -layers {m1} -side 1 -order 179 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[19]} -layers {m1} -side 1 -order 180 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[20]} -layers {m1} -side 1 -order 181 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[21]} -layers {m1} -side 1 -order 182 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[22]} -layers {m1} -side 1 -order 183 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[23]} -layers {m1} -side 1 -order 184 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[24]} -layers {m1} -side 1 -order 185 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[25]} -layers {m1} -side 1 -order 186 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[26]} -layers {m1} -side 1 -order 187 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[27]} -layers {m1} -side 1 -order 188 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[28]} -layers {m1} -side 1 -order 189 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[29]} -layers {m1} -side 1 -order 190 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[30]} -layers {m1} -side 1 -order 191 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[31]} -layers {m1} -side 1 -order 192 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[32]} -layers {m1} -side 1 -order 193 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[33]} -layers {m1} -side 1 -order 194 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[34]} -layers {m1} -side 1 -order 195 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[35]} -layers {m1} -side 1 -order 196 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[36]} -layers {m1} -side 1 -order 197 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[37]} -layers {m1} -side 1 -order 198 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[38]} -layers {m1} -side 1 -order 199 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[39]} -layers {m1} -side 1 -order 200 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[40]} -layers {m1} -side 1 -order 201 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[41]} -layers {m1} -side 1 -order 202 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[42]} -layers {m1} -side 1 -order 203 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[43]} -layers {m1} -side 1 -order 204 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[44]} -layers {m1} -side 1 -order 205 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[45]} -layers {m1} -side 1 -order 206 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[46]} -layers {m1} -side 1 -order 207 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[47]} -layers {m1} -side 1 -order 208 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[48]} -layers {m1} -side 1 -order 209 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[49]} -layers {m1} -side 1 -order 210 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[50]} -layers {m1} -side 1 -order 211 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[51]} -layers {m1} -side 1 -order 212 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[52]} -layers {m1} -side 1 -order 213 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[53]} -layers {m1} -side 1 -order 214 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[54]} -layers {m1} -side 1 -order 215 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[55]} -layers {m1} -side 1 -order 216 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[56]} -layers {m1} -side 1 -order 217 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[57]} -layers {m1} -side 1 -order 218 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[58]} -layers {m1} -side 1 -order 219 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[59]} -layers {m1} -side 1 -order 220 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[60]} -layers {m1} -side 1 -order 221 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[61]} -layers {m1} -side 1 -order 222 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[62]} -layers {m1} -side 1 -order 223 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[63]} -layers {m1} -side 1 -order 224 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[64]} -layers {m1} -side 1 -order 225 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[65]} -layers {m1} -side 1 -order 226 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[66]} -layers {m1} -side 1 -order 227 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[67]} -layers {m1} -side 1 -order 228 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[68]} -layers {m1} -side 1 -order 229 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[69]} -layers {m1} -side 1 -order 230 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[70]} -layers {m1} -side 1 -order 231 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[71]} -layers {m1} -side 1 -order 232 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[72]} -layers {m1} -side 1 -order 233 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[73]} -layers {m1} -side 1 -order 234 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[74]} -layers {m1} -side 1 -order 235 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[75]} -layers {m1} -side 1 -order 236 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[76]} -layers {m1} -side 1 -order 237 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[77]} -layers {m1} -side 1 -order 238 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[78]} -layers {m1} -side 1 -order 239 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_R_DATA[79]} -layers {m1} -side 1 -order 240 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[0]} -layers {m1} -side 1 -order 241 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[1]} -layers {m1} -side 1 -order 242 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[2]} -layers {m1} -side 1 -order 243 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[3]} -layers {m1} -side 1 -order 244 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[4]} -layers {m1} -side 1 -order 245 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[5]} -layers {m1} -side 1 -order 246 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[6]} -layers {m1} -side 1 -order 247 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[7]} -layers {m1} -side 1 -order 248 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[8]} -layers {m1} -side 1 -order 249 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[9]} -layers {m1} -side 1 -order 250 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[10]} -layers {m1} -side 1 -order 251 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[11]} -layers {m1} -side 1 -order 252 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[12]} -layers {m1} -side 1 -order 253 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[13]} -layers {m1} -side 1 -order 254 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[14]} -layers {m1} -side 1 -order 255 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[15]} -layers {m1} -side 1 -order 256 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[16]} -layers {m1} -side 1 -order 257 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[17]} -layers {m1} -side 1 -order 258 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[18]} -layers {m1} -side 1 -order 259 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[19]} -layers {m1} -side 1 -order 260 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[20]} -layers {m1} -side 1 -order 261 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[21]} -layers {m1} -side 1 -order 262 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[22]} -layers {m1} -side 1 -order 263 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[23]} -layers {m1} -side 1 -order 264 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[24]} -layers {m1} -side 1 -order 265 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[25]} -layers {m1} -side 1 -order 266 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[26]} -layers {m1} -side 1 -order 267 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[27]} -layers {m1} -side 1 -order 268 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[28]} -layers {m1} -side 1 -order 269 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[29]} -layers {m1} -side 1 -order 270 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[30]} -layers {m1} -side 1 -order 271 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[31]} -layers {m1} -side 1 -order 272 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[32]} -layers {m1} -side 1 -order 273 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[33]} -layers {m1} -side 1 -order 274 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[34]} -layers {m1} -side 1 -order 275 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[35]} -layers {m1} -side 1 -order 276 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[36]} -layers {m1} -side 1 -order 277 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[37]} -layers {m1} -side 1 -order 278 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[38]} -layers {m1} -side 1 -order 279 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[39]} -layers {m1} -side 1 -order 280 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[40]} -layers {m1} -side 1 -order 281 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[41]} -layers {m1} -side 1 -order 282 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[42]} -layers {m1} -side 1 -order 283 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[43]} -layers {m1} -side 1 -order 284 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[44]} -layers {m1} -side 1 -order 285 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[45]} -layers {m1} -side 1 -order 286 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[46]} -layers {m1} -side 1 -order 287 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[47]} -layers {m1} -side 1 -order 288 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[48]} -layers {m1} -side 1 -order 289 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[49]} -layers {m1} -side 1 -order 290 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[50]} -layers {m1} -side 1 -order 291 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[51]} -layers {m1} -side 1 -order 292 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[52]} -layers {m1} -side 1 -order 293 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[53]} -layers {m1} -side 1 -order 294 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[54]} -layers {m1} -side 1 -order 295 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[55]} -layers {m1} -side 1 -order 296 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[56]} -layers {m1} -side 1 -order 297 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[57]} -layers {m1} -side 1 -order 298 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[58]} -layers {m1} -side 1 -order 299 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[59]} -layers {m1} -side 1 -order 300 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[60]} -layers {m1} -side 1 -order 301 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[61]} -layers {m1} -side 1 -order 302 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[62]} -layers {m1} -side 1 -order 303 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[63]} -layers {m1} -side 1 -order 304 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[64]} -layers {m1} -side 1 -order 305 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[65]} -layers {m1} -side 1 -order 306 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[66]} -layers {m1} -side 1 -order 307 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[67]} -layers {m1} -side 1 -order 308 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[68]} -layers {m1} -side 1 -order 309 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[69]} -layers {m1} -side 1 -order 310 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[70]} -layers {m1} -side 1 -order 311 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[71]} -layers {m1} -side 1 -order 312 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[72]} -layers {m1} -side 1 -order 313 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[73]} -layers {m1} -side 1 -order 314 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[74]} -layers {m1} -side 1 -order 315 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[75]} -layers {m1} -side 1 -order 316 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[76]} -layers {m1} -side 1 -order 317 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[77]} -layers {m1} -side 1 -order 318 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[78]} -layers {m1} -side 1 -order 319 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_B_DATA[79]} -layers {m1} -side 1 -order 320 -pin_spacing 0
set_pin_physical_constraints -pin_name {CFPMAC2_ADDR[0]} -layers {m1} -side 1 -order 321 -pin_spacing 0
set_pin_physical_constraints -pin_name {CFPMAC2_ADDR[1]} -layers {m1} -side 1 -order 322 -pin_spacing 0
set_pin_physical_constraints -pin_name {CFPMAC2_ADDR[2]} -layers {m1} -side 1 -order 323 -pin_spacing 0
set_pin_physical_constraints -pin_name {CFPMAC2_ADDR[3]} -layers {m1} -side 1 -order 324 -pin_spacing 0
set_pin_physical_constraints -pin_name {CFPMAC2_ADDR[4]} -layers {m1} -side 1 -order 325 -pin_spacing 0
set_pin_physical_constraints -pin_name {CFPMAC2_ADDR[5]} -layers {m1} -side 1 -order 326 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_ADDR[0]} -layers {m1} -side 1 -order 327 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_ADDR[1]} -layers {m1} -side 1 -order 328 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_ADDR[2]} -layers {m1} -side 1 -order 329 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_ADDR[3]} -layers {m1} -side 1 -order 330 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_ADDR[4]} -layers {m1} -side 1 -order 331 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_ADDR[5]} -layers {m1} -side 1 -order 332 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_ADDR[6]} -layers {m1} -side 1 -order 333 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_ADDR[7]} -layers {m1} -side 1 -order 334 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_ADDR[8]} -layers {m1} -side 1 -order 335 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_ADDR[9]} -layers {m1} -side 1 -order 336 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_ADDR[10]} -layers {m1} -side 1 -order 337 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_ADDR[11]} -layers {m1} -side 1 -order 338 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_ADDR[12]} -layers {m1} -side 1 -order 339 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_ADDR[13]} -layers {m1} -side 1 -order 340 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_ADDR[14]} -layers {m1} -side 1 -order 341 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[0]} -layers {m1} -side 1 -order 342 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[1]} -layers {m1} -side 1 -order 343 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[2]} -layers {m1} -side 1 -order 344 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[3]} -layers {m1} -side 1 -order 345 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[4]} -layers {m1} -side 1 -order 346 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[5]} -layers {m1} -side 1 -order 347 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[6]} -layers {m1} -side 1 -order 348 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[7]} -layers {m1} -side 1 -order 349 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[8]} -layers {m1} -side 1 -order 350 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[9]} -layers {m1} -side 1 -order 351 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[10]} -layers {m1} -side 1 -order 352 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[11]} -layers {m1} -side 1 -order 353 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[12]} -layers {m1} -side 1 -order 354 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[13]} -layers {m1} -side 1 -order 355 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[14]} -layers {m1} -side 1 -order 356 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[15]} -layers {m1} -side 1 -order 357 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[16]} -layers {m1} -side 1 -order 358 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[17]} -layers {m1} -side 1 -order 359 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[18]} -layers {m1} -side 1 -order 360 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[19]} -layers {m1} -side 1 -order 361 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[20]} -layers {m1} -side 1 -order 362 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[21]} -layers {m1} -side 1 -order 363 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[22]} -layers {m1} -side 1 -order 364 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[23]} -layers {m1} -side 1 -order 365 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[24]} -layers {m1} -side 1 -order 366 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[25]} -layers {m1} -side 1 -order 367 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[26]} -layers {m1} -side 1 -order 368 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[27]} -layers {m1} -side 1 -order 369 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[28]} -layers {m1} -side 1 -order 370 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[29]} -layers {m1} -side 1 -order 371 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[30]} -layers {m1} -side 1 -order 372 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[31]} -layers {m1} -side 1 -order 373 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[32]} -layers {m1} -side 1 -order 374 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[33]} -layers {m1} -side 1 -order 375 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[34]} -layers {m1} -side 1 -order 376 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[35]} -layers {m1} -side 1 -order 377 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[36]} -layers {m1} -side 1 -order 378 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[37]} -layers {m1} -side 1 -order 379 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[38]} -layers {m1} -side 1 -order 380 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[39]} -layers {m1} -side 1 -order 381 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[40]} -layers {m1} -side 1 -order 382 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[41]} -layers {m1} -side 1 -order 383 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[42]} -layers {m1} -side 1 -order 384 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[43]} -layers {m1} -side 1 -order 385 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[44]} -layers {m1} -side 1 -order 386 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[45]} -layers {m1} -side 1 -order 387 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[46]} -layers {m1} -side 1 -order 388 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[47]} -layers {m1} -side 1 -order 389 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[48]} -layers {m1} -side 1 -order 390 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[49]} -layers {m1} -side 1 -order 391 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[50]} -layers {m1} -side 1 -order 392 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[51]} -layers {m1} -side 1 -order 393 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[52]} -layers {m1} -side 1 -order 394 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[53]} -layers {m1} -side 1 -order 395 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[54]} -layers {m1} -side 1 -order 396 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[55]} -layers {m1} -side 1 -order 397 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[56]} -layers {m1} -side 1 -order 398 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[57]} -layers {m1} -side 1 -order 399 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[58]} -layers {m1} -side 1 -order 400 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[59]} -layers {m1} -side 1 -order 401 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[60]} -layers {m1} -side 1 -order 402 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[61]} -layers {m1} -side 1 -order 403 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[62]} -layers {m1} -side 1 -order 404 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[63]} -layers {m1} -side 1 -order 405 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[64]} -layers {m1} -side 1 -order 406 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[65]} -layers {m1} -side 1 -order 407 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[66]} -layers {m1} -side 1 -order 408 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[67]} -layers {m1} -side 1 -order 409 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[68]} -layers {m1} -side 1 -order 410 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[69]} -layers {m1} -side 1 -order 411 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[70]} -layers {m1} -side 1 -order 412 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[71]} -layers {m1} -side 1 -order 413 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[72]} -layers {m1} -side 1 -order 414 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[73]} -layers {m1} -side 1 -order 415 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[74]} -layers {m1} -side 1 -order 416 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[75]} -layers {m1} -side 1 -order 417 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[76]} -layers {m1} -side 1 -order 418 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[77]} -layers {m1} -side 1 -order 419 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[78]} -layers {m1} -side 1 -order 420 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_DATA[79]} -layers {m1} -side 1 -order 421 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[0]} -layers {m1} -side 1 -order 422 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[1]} -layers {m1} -side 1 -order 423 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[2]} -layers {m1} -side 1 -order 424 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[3]} -layers {m1} -side 1 -order 425 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[4]} -layers {m1} -side 1 -order 426 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[5]} -layers {m1} -side 1 -order 427 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[6]} -layers {m1} -side 1 -order 428 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[7]} -layers {m1} -side 1 -order 429 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[8]} -layers {m1} -side 1 -order 430 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[9]} -layers {m1} -side 1 -order 431 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[10]} -layers {m1} -side 1 -order 432 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[11]} -layers {m1} -side 1 -order 433 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[12]} -layers {m1} -side 1 -order 434 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[13]} -layers {m1} -side 1 -order 435 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[14]} -layers {m1} -side 1 -order 436 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[15]} -layers {m1} -side 1 -order 437 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[16]} -layers {m1} -side 1 -order 438 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[17]} -layers {m1} -side 1 -order 439 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[18]} -layers {m1} -side 1 -order 440 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[19]} -layers {m1} -side 1 -order 441 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[20]} -layers {m1} -side 1 -order 442 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[21]} -layers {m1} -side 1 -order 443 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[22]} -layers {m1} -side 1 -order 444 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[23]} -layers {m1} -side 1 -order 445 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[24]} -layers {m1} -side 1 -order 446 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[25]} -layers {m1} -side 1 -order 447 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[26]} -layers {m1} -side 1 -order 448 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[27]} -layers {m1} -side 1 -order 449 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[28]} -layers {m1} -side 1 -order 450 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[29]} -layers {m1} -side 1 -order 451 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[30]} -layers {m1} -side 1 -order 452 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[31]} -layers {m1} -side 1 -order 453 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[32]} -layers {m1} -side 1 -order 454 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[33]} -layers {m1} -side 1 -order 455 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[34]} -layers {m1} -side 1 -order 456 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[35]} -layers {m1} -side 1 -order 457 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[36]} -layers {m1} -side 1 -order 458 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[37]} -layers {m1} -side 1 -order 459 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[38]} -layers {m1} -side 1 -order 460 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[39]} -layers {m1} -side 1 -order 461 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[40]} -layers {m1} -side 1 -order 462 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[41]} -layers {m1} -side 1 -order 463 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[42]} -layers {m1} -side 1 -order 464 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[43]} -layers {m1} -side 1 -order 465 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[44]} -layers {m1} -side 1 -order 466 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[45]} -layers {m1} -side 1 -order 467 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[46]} -layers {m1} -side 1 -order 468 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[47]} -layers {m1} -side 1 -order 469 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[48]} -layers {m1} -side 1 -order 470 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[49]} -layers {m1} -side 1 -order 471 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[50]} -layers {m1} -side 1 -order 472 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[51]} -layers {m1} -side 1 -order 473 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[52]} -layers {m1} -side 1 -order 474 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[53]} -layers {m1} -side 1 -order 475 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[54]} -layers {m1} -side 1 -order 476 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[55]} -layers {m1} -side 1 -order 477 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[56]} -layers {m1} -side 1 -order 478 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[57]} -layers {m1} -side 1 -order 479 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[58]} -layers {m1} -side 1 -order 480 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[59]} -layers {m1} -side 1 -order 481 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[60]} -layers {m1} -side 1 -order 482 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[61]} -layers {m1} -side 1 -order 483 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[62]} -layers {m1} -side 1 -order 484 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[63]} -layers {m1} -side 1 -order 485 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[64]} -layers {m1} -side 1 -order 486 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[65]} -layers {m1} -side 1 -order 487 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[66]} -layers {m1} -side 1 -order 488 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[67]} -layers {m1} -side 1 -order 489 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[68]} -layers {m1} -side 1 -order 490 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[69]} -layers {m1} -side 1 -order 491 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[70]} -layers {m1} -side 1 -order 492 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[71]} -layers {m1} -side 1 -order 493 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[72]} -layers {m1} -side 1 -order 494 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[73]} -layers {m1} -side 1 -order 495 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[74]} -layers {m1} -side 1 -order 496 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[75]} -layers {m1} -side 1 -order 497 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[76]} -layers {m1} -side 1 -order 498 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[77]} -layers {m1} -side 1 -order 499 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[78]} -layers {m1} -side 1 -order 500 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DATA[79]} -layers {m1} -side 1 -order 501 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_MARGIN[0]} -layers {m1} -side 1 -order 502 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_MARGIN[1]} -layers {m1} -side 1 -order 503 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_GPRE_MARGIN[0]} -layers {m1} -side 1 -order 504 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_GPRE_MARGIN[1]} -layers {m1} -side 1 -order 505 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_CIM_TIMING_MARGIN[0]} -layers {m1} -side 1 -order 506 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_CIM_TIMING_MARGIN[1]} -layers {m1} -side 1 -order 507 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_DEC_CDATA_N[0]} -layers {m1} -side 1 -order 508 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_DEC_CDATA_N[1]} -layers {m1} -side 1 -order 509 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_DEC_CDATA_N[2]} -layers {m1} -side 1 -order 510 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_DEC_CDATA_N[3]} -layers {m1} -side 1 -order 511 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_DEC_CDATA_N[4]} -layers {m1} -side 1 -order 512 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_DEC_CDATA_N[5]} -layers {m1} -side 1 -order 513 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_DEC_CDATA_N[6]} -layers {m1} -side 1 -order 514 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_DEC_CDATA_N[7]} -layers {m1} -side 1 -order 515 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_INIT_MARGIN[0]} -layers {m1} -side 1 -order 516 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_INIT_MARGIN[1]} -layers {m1} -side 1 -order 517 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_HOLD_MARGIN[0]} -layers {m1} -side 1 -order 518 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_HOLD_MARGIN[1]} -layers {m1} -side 1 -order 519 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[0]} -layers {m1} -side 1 -order 520 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[1]} -layers {m1} -side 1 -order 521 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[2]} -layers {m1} -side 1 -order 522 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[3]} -layers {m1} -side 1 -order 523 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[4]} -layers {m1} -side 1 -order 524 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[5]} -layers {m1} -side 1 -order 525 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[6]} -layers {m1} -side 1 -order 526 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_READ_DATA[7]} -layers {m1} -side 1 -order 527 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_7_RANGE[0]} -layers {m1} -side 1 -order 528 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_7_RANGE[1]} -layers {m1} -side 1 -order 529 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_7_RANGE[2]} -layers {m1} -side 1 -order 530 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_7_RANGE[3]} -layers {m1} -side 1 -order 531 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_5_RANGE[0]} -layers {m1} -side 1 -order 532 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_5_RANGE[1]} -layers {m1} -side 1 -order 533 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_5_RANGE[2]} -layers {m1} -side 1 -order 534 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_5_RANGE[3]} -layers {m1} -side 1 -order 535 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_6_RANGE[0]} -layers {m1} -side 1 -order 536 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_6_RANGE[1]} -layers {m1} -side 1 -order 537 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_6_RANGE[2]} -layers {m1} -side 1 -order 538 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_6_RANGE[3]} -layers {m1} -side 1 -order 539 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_3_RANGE[0]} -layers {m1} -side 1 -order 540 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_3_RANGE[1]} -layers {m1} -side 1 -order 541 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_3_RANGE[2]} -layers {m1} -side 1 -order 542 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_3_RANGE[3]} -layers {m1} -side 1 -order 543 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_4_RANGE[0]} -layers {m1} -side 1 -order 544 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_4_RANGE[1]} -layers {m1} -side 1 -order 545 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_4_RANGE[2]} -layers {m1} -side 1 -order 546 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_4_RANGE[3]} -layers {m1} -side 1 -order 547 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_1_RANGE[0]} -layers {m1} -side 1 -order 548 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_1_RANGE[1]} -layers {m1} -side 1 -order 549 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_1_RANGE[2]} -layers {m1} -side 1 -order 550 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_1_RANGE[3]} -layers {m1} -side 1 -order 551 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_2_RANGE[0]} -layers {m1} -side 1 -order 552 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_2_RANGE[1]} -layers {m1} -side 1 -order 553 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_2_RANGE[2]} -layers {m1} -side 1 -order 554 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_2_RANGE[3]} -layers {m1} -side 1 -order 555 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA7[0]} -layers {m1} -side 1 -order 556 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA7[1]} -layers {m1} -side 1 -order 557 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA7[2]} -layers {m1} -side 1 -order 558 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA7[3]} -layers {m1} -side 1 -order 559 -pin_spacing 0
###右侧端口###
set_pin_physical_constraints -pin_name {O_LEFT_ADC_0_RANGE[0]} -layers {m1} -side 3 -order 1 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_0_RANGE[1]} -layers {m1} -side 3 -order 2 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_0_RANGE[2]} -layers {m1} -side 3 -order 3 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ADC_0_RANGE[3]} -layers {m1} -side 3 -order 4 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA5[0]} -layers {m1} -side 3 -order 5 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA5[1]} -layers {m1} -side 3 -order 6 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA5[2]} -layers {m1} -side 3 -order 7 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA5[3]} -layers {m1} -side 3 -order 8 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA6[0]} -layers {m1} -side 3 -order 9 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA6[1]} -layers {m1} -side 3 -order 10 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA6[2]} -layers {m1} -side 3 -order 11 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA6[3]} -layers {m1} -side 3 -order 12 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA3[0]} -layers {m1} -side 3 -order 13 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA3[1]} -layers {m1} -side 3 -order 14 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA3[2]} -layers {m1} -side 3 -order 15 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA3[3]} -layers {m1} -side 3 -order 16 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA4[0]} -layers {m1} -side 3 -order 17 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA4[1]} -layers {m1} -side 3 -order 18 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA4[2]} -layers {m1} -side 3 -order 19 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA4[3]} -layers {m1} -side 3 -order 20 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA1[0]} -layers {m1} -side 3 -order 21 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA1[1]} -layers {m1} -side 3 -order 22 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA1[2]} -layers {m1} -side 3 -order 23 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA1[3]} -layers {m1} -side 3 -order 24 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA2[0]} -layers {m1} -side 3 -order 25 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA2[1]} -layers {m1} -side 3 -order 26 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA2[2]} -layers {m1} -side 3 -order 27 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA2[3]} -layers {m1} -side 3 -order 28 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[0]} -layers {m1} -side 3 -order 29 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[1]} -layers {m1} -side 3 -order 30 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[2]} -layers {m1} -side 3 -order 31 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[3]} -layers {m1} -side 3 -order 32 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[4]} -layers {m1} -side 3 -order 33 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[5]} -layers {m1} -side 3 -order 34 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[6]} -layers {m1} -side 3 -order 35 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_DATA[7]} -layers {m1} -side 3 -order 36 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA0[0]} -layers {m1} -side 3 -order 37 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA0[1]} -layers {m1} -side 3 -order 38 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA0[2]} -layers {m1} -side 3 -order 39 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ADC_ECC_DATA0[3]} -layers {m1} -side 3 -order 40 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_COL0_ADDR[0]} -layers {m1} -side 3 -order 41 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_COL0_ADDR[1]} -layers {m1} -side 3 -order 42 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_COL0_ADDR[2]} -layers {m1} -side 3 -order 43 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_COL3_ADDR[0]} -layers {m1} -side 3 -order 44 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_COL3_ADDR[1]} -layers {m1} -side 3 -order 45 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_COL3_ADDR[2]} -layers {m1} -side 3 -order 46 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_COL2_ADDR[0]} -layers {m1} -side 3 -order 47 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_COL2_ADDR[1]} -layers {m1} -side 3 -order 48 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_COL2_ADDR[2]} -layers {m1} -side 3 -order 49 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_COL1_ADDR[0]} -layers {m1} -side 3 -order 50 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_COL1_ADDR[1]} -layers {m1} -side 3 -order 51 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_COL1_ADDR[2]} -layers {m1} -side 3 -order 52 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_COL6_ADDR[0]} -layers {m1} -side 3 -order 53 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_COL6_ADDR[1]} -layers {m1} -side 3 -order 54 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_COL6_ADDR[2]} -layers {m1} -side 3 -order 55 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_COL5_ADDR[0]} -layers {m1} -side 3 -order 56 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_COL5_ADDR[1]} -layers {m1} -side 3 -order 57 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_COL5_ADDR[2]} -layers {m1} -side 3 -order 58 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_COL4_ADDR[0]} -layers {m1} -side 3 -order 59 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_COL4_ADDR[1]} -layers {m1} -side 3 -order 60 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_COL4_ADDR[2]} -layers {m1} -side 3 -order 61 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_SEL_SEG1[0]} -layers {m1} -side 3 -order 62 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_SEL_SEG1[1]} -layers {m1} -side 3 -order 63 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_SEL_SEG1[2]} -layers {m1} -side 3 -order 64 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_SEL_SEG1[3]} -layers {m1} -side 3 -order 65 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_SEL_SEG1[4]} -layers {m1} -side 3 -order 66 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_SEL_SEG1[5]} -layers {m1} -side 3 -order 67 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_SEL_SEG1[6]} -layers {m1} -side 3 -order 68 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_SEL_SEG1[7]} -layers {m1} -side 3 -order 69 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_COL7_ADDR[0]} -layers {m1} -side 3 -order 70 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_COL7_ADDR[1]} -layers {m1} -side 3 -order 71 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_COL7_ADDR[2]} -layers {m1} -side 3 -order 72 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_SEL_SEG2[0]} -layers {m1} -side 3 -order 73 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_SEL_SEG2[1]} -layers {m1} -side 3 -order 74 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_SEL_SEG2[2]} -layers {m1} -side 3 -order 75 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_SEL_SEG2[3]} -layers {m1} -side 3 -order 76 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_SEL_SEG2[4]} -layers {m1} -side 3 -order 77 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_SEL_SEG2[5]} -layers {m1} -side 3 -order 78 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_SEL_SEG2[6]} -layers {m1} -side 3 -order 79 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_ROW_SEL_SEG2[7]} -layers {m1} -side 3 -order 80 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_GPRE_MARGIN[0]} -layers {m1} -side 3 -order 81 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_GPRE_MARGIN[1]} -layers {m1} -side 3 -order 82 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_CIM_TIMING_MARGIN[0]} -layers {m1} -side 3 -order 83 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_CIM_TIMING_MARGIN[1]} -layers {m1} -side 3 -order 84 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_DEC_CDATA_N[0]} -layers {m1} -side 3 -order 85 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_DEC_CDATA_N[1]} -layers {m1} -side 3 -order 86 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_DEC_CDATA_N[2]} -layers {m1} -side 3 -order 87 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_DEC_CDATA_N[3]} -layers {m1} -side 3 -order 88 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_DEC_CDATA_N[4]} -layers {m1} -side 3 -order 89 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_DEC_CDATA_N[5]} -layers {m1} -side 3 -order 90 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_DEC_CDATA_N[6]} -layers {m1} -side 3 -order 91 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_DEC_CDATA_N[7]} -layers {m1} -side 3 -order 92 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_INIT_MARGIN[0]} -layers {m1} -side 3 -order 93 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_INIT_MARGIN[1]} -layers {m1} -side 3 -order 94 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_HOLD_MARGIN[0]} -layers {m1} -side 3 -order 95 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_HOLD_MARGIN[1]} -layers {m1} -side 3 -order 96 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_MARGIN[0]} -layers {m1} -side 3 -order 97 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_MARGIN[1]} -layers {m1} -side 3 -order 98 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[0]} -layers {m1} -side 3 -order 99 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[1]} -layers {m1} -side 3 -order 100 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[2]} -layers {m1} -side 3 -order 101 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[3]} -layers {m1} -side 3 -order 102 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[4]} -layers {m1} -side 3 -order 103 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[5]} -layers {m1} -side 3 -order 104 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[6]} -layers {m1} -side 3 -order 105 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_READ_DATA[7]} -layers {m1} -side 3 -order 106 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_7_RANGE[0]} -layers {m1} -side 3 -order 107 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_7_RANGE[1]} -layers {m1} -side 3 -order 108 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_7_RANGE[2]} -layers {m1} -side 3 -order 109 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_7_RANGE[3]} -layers {m1} -side 3 -order 110 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_5_RANGE[0]} -layers {m1} -side 3 -order 111 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_5_RANGE[1]} -layers {m1} -side 3 -order 112 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_5_RANGE[2]} -layers {m1} -side 3 -order 113 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_5_RANGE[3]} -layers {m1} -side 3 -order 114 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_6_RANGE[0]} -layers {m1} -side 3 -order 115 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_6_RANGE[1]} -layers {m1} -side 3 -order 116 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_6_RANGE[2]} -layers {m1} -side 3 -order 117 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_6_RANGE[3]} -layers {m1} -side 3 -order 118 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_3_RANGE[0]} -layers {m1} -side 3 -order 119 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_3_RANGE[1]} -layers {m1} -side 3 -order 120 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_3_RANGE[2]} -layers {m1} -side 3 -order 121 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_3_RANGE[3]} -layers {m1} -side 3 -order 122 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_4_RANGE[0]} -layers {m1} -side 3 -order 123 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_4_RANGE[1]} -layers {m1} -side 3 -order 124 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_4_RANGE[2]} -layers {m1} -side 3 -order 125 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_4_RANGE[3]} -layers {m1} -side 3 -order 126 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_1_RANGE[0]} -layers {m1} -side 3 -order 127 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_1_RANGE[1]} -layers {m1} -side 3 -order 128 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_1_RANGE[2]} -layers {m1} -side 3 -order 129 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_1_RANGE[3]} -layers {m1} -side 3 -order 130 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_2_RANGE[0]} -layers {m1} -side 3 -order 131 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_2_RANGE[1]} -layers {m1} -side 3 -order 132 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_2_RANGE[2]} -layers {m1} -side 3 -order 133 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_2_RANGE[3]} -layers {m1} -side 3 -order 134 -pin_spacing 0
###上侧端口###
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA7[0]} -layers {m2} -side 2 -order 1 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA7[1]} -layers {m2} -side 2 -order 2 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA7[2]} -layers {m2} -side 2 -order 3 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA7[3]} -layers {m2} -side 2 -order 4 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_0_RANGE[0]} -layers {m2} -side 2 -order 5 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_0_RANGE[1]} -layers {m2} -side 2 -order 6 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_0_RANGE[2]} -layers {m2} -side 2 -order 7 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ADC_0_RANGE[3]} -layers {m2} -side 2 -order 8 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA5[0]} -layers {m2} -side 2 -order 9 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA5[1]} -layers {m2} -side 2 -order 10 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA5[2]} -layers {m2} -side 2 -order 11 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA5[3]} -layers {m2} -side 2 -order 12 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA6[0]} -layers {m2} -side 2 -order 13 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA6[1]} -layers {m2} -side 2 -order 14 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA6[2]} -layers {m2} -side 2 -order 15 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA6[3]} -layers {m2} -side 2 -order 16 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA3[0]} -layers {m2} -side 2 -order 17 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA3[1]} -layers {m2} -side 2 -order 18 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA3[2]} -layers {m2} -side 2 -order 19 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA3[3]} -layers {m2} -side 2 -order 20 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA4[0]} -layers {m2} -side 2 -order 21 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA4[1]} -layers {m2} -side 2 -order 22 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA4[2]} -layers {m2} -side 2 -order 23 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA4[3]} -layers {m2} -side 2 -order 24 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA1[0]} -layers {m2} -side 2 -order 25 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA1[1]} -layers {m2} -side 2 -order 26 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA1[2]} -layers {m2} -side 2 -order 27 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA1[3]} -layers {m2} -side 2 -order 28 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA2[0]} -layers {m2} -side 2 -order 29 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA2[1]} -layers {m2} -side 2 -order 30 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA2[2]} -layers {m2} -side 2 -order 31 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA2[3]} -layers {m2} -side 2 -order 32 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[0]} -layers {m2} -side 2 -order 33 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[1]} -layers {m2} -side 2 -order 34 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[2]} -layers {m2} -side 2 -order 35 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[3]} -layers {m2} -side 2 -order 36 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[4]} -layers {m2} -side 2 -order 37 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[5]} -layers {m2} -side 2 -order 38 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[6]} -layers {m2} -side 2 -order 39 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_DATA[7]} -layers {m2} -side 2 -order 40 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA0[0]} -layers {m2} -side 2 -order 41 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA0[1]} -layers {m2} -side 2 -order 42 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA0[2]} -layers {m2} -side 2 -order 43 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ADC_ECC_DATA0[3]} -layers {m2} -side 2 -order 44 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_COL0_ADDR[0]} -layers {m2} -side 2 -order 45 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_COL0_ADDR[1]} -layers {m2} -side 2 -order 46 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_COL0_ADDR[2]} -layers {m2} -side 2 -order 47 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_COL2_ADDR[0]} -layers {m2} -side 2 -order 48 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_COL2_ADDR[1]} -layers {m2} -side 2 -order 49 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_COL2_ADDR[2]} -layers {m2} -side 2 -order 50 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_COL1_ADDR[0]} -layers {m2} -side 2 -order 51 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_COL1_ADDR[1]} -layers {m2} -side 2 -order 52 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_COL1_ADDR[2]} -layers {m2} -side 2 -order 53 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_COL5_ADDR[0]} -layers {m2} -side 2 -order 54 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_COL5_ADDR[1]} -layers {m2} -side 2 -order 55 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_COL5_ADDR[2]} -layers {m2} -side 2 -order 56 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_COL4_ADDR[0]} -layers {m2} -side 2 -order 57 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_COL4_ADDR[1]} -layers {m2} -side 2 -order 58 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_COL4_ADDR[2]} -layers {m2} -side 2 -order 59 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_COL3_ADDR[0]} -layers {m2} -side 2 -order 60 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_COL3_ADDR[1]} -layers {m2} -side 2 -order 61 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_COL3_ADDR[2]} -layers {m2} -side 2 -order 62 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_SEL_SEG1[0]} -layers {m2} -side 2 -order 63 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_SEL_SEG1[1]} -layers {m2} -side 2 -order 64 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_SEL_SEG1[2]} -layers {m2} -side 2 -order 65 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_SEL_SEG1[3]} -layers {m2} -side 2 -order 66 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_SEL_SEG1[4]} -layers {m2} -side 2 -order 67 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_SEL_SEG1[5]} -layers {m2} -side 2 -order 68 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_SEL_SEG1[6]} -layers {m2} -side 2 -order 69 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_SEL_SEG1[7]} -layers {m2} -side 2 -order 70 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_COL7_ADDR[0]} -layers {m2} -side 2 -order 71 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_COL7_ADDR[1]} -layers {m2} -side 2 -order 72 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_COL7_ADDR[2]} -layers {m2} -side 2 -order 73 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_COL6_ADDR[0]} -layers {m2} -side 2 -order 74 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_COL6_ADDR[1]} -layers {m2} -side 2 -order 75 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_COL6_ADDR[2]} -layers {m2} -side 2 -order 76 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_SEL_SEG2[0]} -layers {m2} -side 2 -order 77 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_SEL_SEG2[1]} -layers {m2} -side 2 -order 78 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_SEL_SEG2[2]} -layers {m2} -side 2 -order 79 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_SEL_SEG2[3]} -layers {m2} -side 2 -order 80 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_SEL_SEG2[4]} -layers {m2} -side 2 -order 81 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_SEL_SEG2[5]} -layers {m2} -side 2 -order 82 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_SEL_SEG2[6]} -layers {m2} -side 2 -order 83 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_ROW_SEL_SEG2[7]} -layers {m2} -side 2 -order 84 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CLK} -layers {m2} -side 2 -order 85 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_CFG_DONE} -layers {m2} -side 2 -order 86 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RIGHT_ROW_DEC_EN} -layers {m2} -side 2 -order 87 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_LEFT_ROW_DEC_EN} -layers {m2} -side 2 -order 88 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_WR} -layers {m2} -side 2 -order 89 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_CFG_RD} -layers {m2} -side 2 -order 90 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_SYSTOLIC_DBG_EN} -layers {m2} -side 2 -order 91 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_SYSTOLIC_EN} -layers {m2} -side 2 -order 92 -pin_spacing 0
set_pin_physical_constraints -pin_name {I_RST_N} -layers {m2} -side 2 -order 93 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_WRITE_EN} -layers {m2} -side 2 -order 94 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_MODE_MEM} -layers {m2} -side 2 -order 95 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_DUAL_TRIGGER} -layers {m2} -side 2 -order 96 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_RIGHT_CIM_ASYNC_EN} -layers {m2} -side 2 -order 97 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_WRITE_EN} -layers {m2} -side 2 -order 98 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_MODE_MEM} -layers {m2} -side 2 -order 99 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_DUAL_TRIGGER} -layers {m2} -side 2 -order 100 -pin_spacing 0
set_pin_physical_constraints -pin_name {O_LEFT_CIM_ASYNC_EN} -layers {m2} -side 2 -order 101 -pin_spacing 0
