Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: mod_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mod_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mod_top"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : mod_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "mod_I2C.v" in library work
Compiling verilog file "mod_APB.v" in library work
Module <mod_I2C> compiled
Compiling verilog file "mod_top.v" in library work
Module <mod_APB> compiled
Module <mod_top> compiled
No errors in compilation
Analysis of file <"mod_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <mod_top> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <mod_top>.
WARNING:Xst:2211 - "mod_APB.v" line 47: Instantiating black box module <mod_APB>.
WARNING:Xst:2211 - "mod_I2C.v" line 59: Instantiating black box module <mod_I2C>.
Module <mod_top> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mod_top>.
    Related source file is "mod_top.v".
    Found 32-bit updown counter for signal <cntr>.
    Summary:
	inferred   1 Counter(s).
Unit <mod_top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit updown counter                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit updown counter                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<31>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_31>
   Output port mod_APB:PRDATA<31> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<30>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_30>
   Output port mod_APB:PRDATA<30> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<29>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_29>
   Output port mod_APB:PRDATA<29> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<28>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_28>
   Output port mod_APB:PRDATA<28> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<27>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_27>
   Output port mod_APB:PRDATA<27> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<26>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_26>
   Output port mod_APB:PRDATA<26> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<25>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_25>
   Output port mod_APB:PRDATA<25> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<24>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_24>
   Output port mod_APB:PRDATA<24> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<23>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_23>
   Output port mod_APB:PRDATA<23> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<22>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_22>
   Output port mod_APB:PRDATA<22> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<21>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_21>
   Output port mod_APB:PRDATA<21> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<20>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_20>
   Output port mod_APB:PRDATA<20> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<19>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_19>
   Output port mod_APB:PRDATA<19> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<18>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_18>
   Output port mod_APB:PRDATA<18> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<17>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_17>
   Output port mod_APB:PRDATA<17> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<16>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_16>
   Output port mod_APB:PRDATA<16> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<15>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_15>
   Output port mod_APB:PRDATA<15> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<14>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_14>
   Output port mod_APB:PRDATA<14> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<13>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_13>
   Output port mod_APB:PRDATA<13> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<12>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_12>
   Output port mod_APB:PRDATA<12> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<11>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_11>
   Output port mod_APB:PRDATA<11> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<10>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_10>
   Output port mod_APB:PRDATA<10> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<9>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_9>
   Output port mod_APB:PRDATA<9> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<8>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_8>
   Output port mod_APB:PRDATA<8> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<7>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_7>
   Output port mod_APB:PRDATA<7> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<6>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_6>
   Output port mod_APB:PRDATA<6> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<5>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_5>
   Output port mod_APB:PRDATA<5> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<4>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_4>
   Output port mod_APB:PRDATA<4> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<3>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_3>
   Output port mod_APB:PRDATA<3> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<2>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_2>
   Output port mod_APB:PRDATA<2> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<1>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_1>
   Output port mod_APB:PRDATA<1> of instance <APB>

WARNING:Xst:528 - Multi-source in Unit <mod_top> on signal <PRDATA<0>>; this signal is connected to multiple drivers.
Drivers are: 
   Output signal of FDRE instance <cntr_0>
   Output port mod_APB:PRDATA<0> of instance <APB>

Optimizing unit <mod_top> ...

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <SDA> driven by black box <mod_I2C>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <SCL> driven by black box <mod_I2C>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<31>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<30>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<29>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<28>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<27>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<26>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<25>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<24>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<23>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<22>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<21>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<20>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<19>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<18>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<17>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<16>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<15>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<14>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<13>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<12>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<11>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<10>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<9>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<8>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<7>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<6>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<5>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<4>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<3>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<2>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<1>> driven by black box <mod_APB>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <PRDATA<0>> driven by black box <mod_APB>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mod_top, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 32
 Flip-Flops                                            : 32

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : mod_top.ngr
Top Level Output File Name         : mod_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 103

Cell Usage :
# BELS                             : 160
#      INV                         : 2
#      LUT2                        : 14
#      LUT2_D                      : 4
#      LUT3                        : 21
#      LUT3_D                      : 4
#      LUT4                        : 82
#      LUT4_D                      : 4
#      LUT4_L                      : 10
#      MUXF5                       : 19
# FlipFlops/Latches                : 32
#      FDRE                        : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 102
#      IBUF                        : 68
#      OBUF                        : 34
# Others                           : 2
#      mod_APB                     : 1
#      mod_I2C                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                       72  out of   1920     3%  
 Number of Slice Flip Flops:             32  out of   3840     0%  
 Number of 4 input LUTs:                141  out of   3840     3%  
 Number of IOs:                         103
 Number of bonded IOBs:                 103  out of    173    59%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
PCLK                               | BUFGP                  | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.280ns (Maximum Frequency: 120.773MHz)
   Minimum input arrival time before clock: 9.131ns
   Maximum output required time after clock: 7.552ns
   Maximum combinational path delay: 6.832ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PCLK'
  Clock period: 8.280ns (frequency: 120.773MHz)
  Total number of paths / destination ports: 1269 / 32
-------------------------------------------------------------------------
Delay:               8.280ns (Levels of Logic = 5)
  Source:            cntr_3 (FF)
  Destination:       cntr_17 (FF)
  Source Clock:      PCLK rising
  Destination Clock: PCLK rising

  Data Path: cntr_3 to cntr_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             5   0.720   1.260  cntr_3 (cntr_3)
     LUT2_D:I0->O          1   0.551   1.140  Mcount_cntr_cy<3>1_SW3_SW0 (N79)
     LUT4:I0->O            1   0.551   0.000  Mcount_cntr_cy<5>1_G (N236)
     MUXF5:I1->O           8   0.360   1.083  Mcount_cntr_cy<5>1 (Mcount_cntr_cy<5>)
     MUXF5:S->O           13   0.621   1.170  Mcount_cntr_cy<13>1 (Mcount_cntr_cy<13>)
     MUXF5:S->O            1   0.621   0.000  Mcount_cntr_xor<30>11 (Result<30>)
     FDRE:D                    0.203          cntr_30
    ----------------------------------------
    Total                      8.280ns (3.627ns logic, 4.653ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PCLK'
  Total number of paths / destination ports: 1805 / 96
-------------------------------------------------------------------------
Offset:              9.131ns (Levels of Logic = 5)
  Source:            PSELx (PAD)
  Destination:       cntr_17 (FF)
  Destination Clock: PCLK rising

  Data Path: PSELx to cntr_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            89   0.821   2.519  PSELx_IBUF (PSELx_IBUF)
     LUT3:I0->O            5   0.551   0.921  Mcount_cntr_cy<1>1 (Mcount_cntr_cy<1>)
     MUXF5:S->O            8   0.621   1.083  Mcount_cntr_cy<5>1 (Mcount_cntr_cy<5>)
     MUXF5:S->O           13   0.621   1.170  Mcount_cntr_cy<13>1 (Mcount_cntr_cy<13>)
     MUXF5:S->O            1   0.621   0.000  Mcount_cntr_xor<30>11 (Result<30>)
     FDRE:D                    0.203          cntr_30
    ----------------------------------------
    Total                      9.131ns (3.438ns logic, 5.693ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PCLK'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              7.552ns (Levels of Logic = 1)
  Source:            cntr_22 (FF)
  Destination:       PRDATA<22> (PAD)
  Source Clock:      PCLK rising

  Data Path: cntr_22 to PRDATA<22>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            15   0.720   1.188  cntr_22 (cntr_22)
     OBUF:I->O                 5.644          PRDATA_22_OBUF (PRDATA<22>)
    ----------------------------------------
    Total                      7.552ns (6.364ns logic, 1.188ns route)
                                       (84.3% logic, 15.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 103 / 103
-------------------------------------------------------------------------
Delay:               6.832ns (Levels of Logic = 1)
  Source:            APB:PRDATA<22> (PAD)
  Destination:       PRDATA<22> (PAD)

  Data Path: APB:PRDATA<22> to PRDATA<22>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    mod_APB:PRDATA<22>    15   0.000   1.188  APB (cntr_22)
     OBUF:I->O                 5.644          PRDATA_22_OBUF (PRDATA<22>)
    ----------------------------------------
    Total                      6.832ns (5.644ns logic, 1.188ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.24 secs
 
--> 

Total memory usage is 151412 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   68 (   0 filtered)
Number of infos    :    0 (   0 filtered)

