==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 248.863 MB.
INFO: [HLS 200-10] Analyzing design file 'edge_detect.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.87 seconds. CPU system time: 1.64 seconds. Elapsed time: 21.29 seconds; current allocated memory: 254.719 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 869 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 192 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 202 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 182 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 160 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 595 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 462 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 482 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 487 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ap_int<32> fabs_fixed<32>(ap_int<32>)' into 'hls::abs(int)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'hls::abs(int)' into 'edge_detect(ap_uint<8> (*) [1920], ap_uint<8> (*) [1920], int, int, int, int)' (edge_detect.cpp:11:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out_img' with compact=none mode in 8-bits
INFO: [HLS 214-241] Aggregating maxi variable 'in_img' with compact=none mode in 8-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_28_1> at edge_detect.cpp:28:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_42_4> at edge_detect.cpp:42:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_58_7> at edge_detect.cpp:58:26 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_5' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:44:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_6' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:45:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_2' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:30:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_3' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:31:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_5' (edge_detect.cpp:44:30) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_6' (edge_detect.cpp:45:34) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_2' (edge_detect.cpp:30:30) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_3' (edge_detect.cpp:31:34) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'blur' due to pipeline pragma (edge_detect.cpp:22:6)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'blur' due to pipeline pragma (edge_detect.cpp:22:6)
INFO: [HLS 214-248] Applying array_partition to 'blur': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. (edge_detect.cpp:22:6)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (edge_detect.cpp:31:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.75 seconds. CPU system time: 0.69 seconds. Elapsed time: 8.31 seconds; current allocated memory: 255.621 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.621 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 256.820 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 257.773 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'edge_detect' (edge_detect.cpp:4:26)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 281.953 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'gauss_loop'(edge_detect.cpp:27:5) and 'VITIS_LOOP_28_1'(edge_detect.cpp:28:26) in function 'edge_detect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'sobel_loop'(edge_detect.cpp:41:5) and 'VITIS_LOOP_42_4'(edge_detect.cpp:42:26) in function 'edge_detect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'thresh_loop'(edge_detect.cpp:57:5) and 'VITIS_LOOP_58_7'(edge_detect.cpp:58:26) in function 'edge_detect' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'gauss_loop' (edge_detect.cpp:27:5) in function 'edge_detect'.
INFO: [XFORM 203-541] Flattening a loop nest 'sobel_loop' (edge_detect.cpp:41:5) in function 'edge_detect'.
INFO: [XFORM 203-541] Flattening a loop nest 'thresh_loop' (edge_detect.cpp:57:5) in function 'edge_detect'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 304.055 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'edge_detect' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'gauss_loop_VITIS_LOOP_28_1'.
WARNING: [HLS 200-880] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) and bus read operation ('sum', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32).
WARNING: [HLS 200-880] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) and bus read operation ('sum', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32).
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_1_read', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_1_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_2_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_2_read_2', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 37, loop 'gauss_loop_VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 307.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 307.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sobel_loop_VITIS_LOOP_42_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'sobel_loop_VITIS_LOOP_42_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 310.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 310.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'thresh_loop_VITIS_LOOP_58_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'thresh_loop_VITIS_LOOP_58_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 310.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 310.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 310.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 310.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' pipeline 'gauss_loop_VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_33ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_31ns_3ns_2_35_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 311.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4' pipeline 'sobel_loop_VITIS_LOOP_42_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_33ns_63_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_31ns_3ns_2_35_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 316.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7' pipeline 'thresh_loop_VITIS_LOOP_58_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 323.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/in_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/out_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/low_thresh' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/high_thresh' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'edge_detect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'rows', 'cols', 'low_thresh', 'high_thresh' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'in_img' and 'out_img' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect'.
INFO: [RTMG 210-278] Implementing memory 'edge_detect_blur_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'edge_detect_grad_mag_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 325.395 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 329.254 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 336.145 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for edge_detect.
INFO: [VLOG 209-307] Generating Verilog RTL for edge_detect.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23.01 seconds. CPU system time: 2.55 seconds. Elapsed time: 32.47 seconds; current allocated memory: 87.523 MB.
INFO: [HLS 200-1510] Running: export_design -format xo -output edge_detect.xo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [HLS 200-1032] Solution configuration has changed (config_export -format xo), please rerun csynth_design.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.824 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=edge_detect.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 301.266 MB.
INFO: [HLS 200-10] Analyzing design file 'edge_detect.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.07 seconds. CPU system time: 1.33 seconds. Elapsed time: 20.04 seconds; current allocated memory: 305.820 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 869 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 192 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 202 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 182 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 160 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 595 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 462 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 482 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 487 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ap_int<32> fabs_fixed<32>(ap_int<32>)' into 'hls::abs(int)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'hls::abs(int)' into 'edge_detect(ap_uint<8> (*) [1920], ap_uint<8> (*) [1920], int, int, int, int)' (edge_detect.cpp:11:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out_img' with compact=none mode in 8-bits
INFO: [HLS 214-241] Aggregating maxi variable 'in_img' with compact=none mode in 8-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_28_1> at edge_detect.cpp:28:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_42_4> at edge_detect.cpp:42:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_58_7> at edge_detect.cpp:58:26 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_5' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:44:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_6' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:45:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_2' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:30:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_3' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:31:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_5' (edge_detect.cpp:44:30) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_6' (edge_detect.cpp:45:34) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_2' (edge_detect.cpp:30:30) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_3' (edge_detect.cpp:31:34) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'blur' due to pipeline pragma (edge_detect.cpp:22:6)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'blur' due to pipeline pragma (edge_detect.cpp:22:6)
INFO: [HLS 214-248] Applying array_partition to 'blur': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. (edge_detect.cpp:22:6)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (edge_detect.cpp:31:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.69 seconds. CPU system time: 0.57 seconds. Elapsed time: 7.53 seconds; current allocated memory: 306.766 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 306.766 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 307.836 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 308.824 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'edge_detect' (edge_detect.cpp:4:26)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 333.227 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'gauss_loop'(edge_detect.cpp:27:5) and 'VITIS_LOOP_28_1'(edge_detect.cpp:28:26) in function 'edge_detect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'sobel_loop'(edge_detect.cpp:41:5) and 'VITIS_LOOP_42_4'(edge_detect.cpp:42:26) in function 'edge_detect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'thresh_loop'(edge_detect.cpp:57:5) and 'VITIS_LOOP_58_7'(edge_detect.cpp:58:26) in function 'edge_detect' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'gauss_loop' (edge_detect.cpp:27:5) in function 'edge_detect'.
INFO: [XFORM 203-541] Flattening a loop nest 'sobel_loop' (edge_detect.cpp:41:5) in function 'edge_detect'.
INFO: [XFORM 203-541] Flattening a loop nest 'thresh_loop' (edge_detect.cpp:57:5) in function 'edge_detect'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 357.230 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'edge_detect' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'gauss_loop_VITIS_LOOP_28_1'.
WARNING: [HLS 200-880] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) and bus read operation ('sum', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32).
WARNING: [HLS 200-880] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) and bus read operation ('sum', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32).
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_1_read', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_1_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_2_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_2_read_2', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 37, loop 'gauss_loop_VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 358.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 358.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sobel_loop_VITIS_LOOP_42_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'sobel_loop_VITIS_LOOP_42_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 361.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 361.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'thresh_loop_VITIS_LOOP_58_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'thresh_loop_VITIS_LOOP_58_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 361.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 361.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 361.289 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 361.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' pipeline 'gauss_loop_VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_33ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_31ns_3ns_2_35_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 362.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4' pipeline 'sobel_loop_VITIS_LOOP_42_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_33ns_63_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_31ns_3ns_2_35_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 367.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7' pipeline 'thresh_loop_VITIS_LOOP_58_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 374.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/in_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/out_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/low_thresh' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/high_thresh' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'edge_detect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'rows', 'cols', 'low_thresh', 'high_thresh' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'in_img' and 'out_img' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect'.
INFO: [RTMG 210-278] Implementing memory 'edge_detect_blur_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'edge_detect_grad_mag_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 376.465 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 380.078 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 387.934 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for edge_detect.
INFO: [VLOG 209-307] Generating Verilog RTL for edge_detect.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23.16 seconds. CPU system time: 2.05 seconds. Elapsed time: 30.14 seconds; current allocated memory: 86.770 MB.
INFO: [HLS 200-1510] Running: export_design -format xo -output edge_detect.xo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file edge_detect.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 15.23 seconds. CPU system time: 2.86 seconds. Elapsed time: 38.34 seconds; current allocated memory: 6.176 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=edge_detect.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 278.500 MB.
INFO: [HLS 200-10] Analyzing design file 'edge_detect.cpp' ... 
WARNING: [HLS 207-5583] '#pragma HLS unroll' can only be applied inside loop body (edge_detect.cpp:54:9)
WARNING: [HLS 207-5583] '#pragma HLS unroll' can only be applied inside loop body (edge_detect.cpp:131:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.92 seconds. CPU system time: 1.61 seconds. Elapsed time: 20.17 seconds; current allocated memory: 283.352 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,373 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 695 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 261 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 243 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 227 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 215 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 215 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 215 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 231 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 219 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 212 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 212 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 212 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 223 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_132_1' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:132:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_134_2' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:134:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_1' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:55:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_57_2' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:57:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_132_1' (edge_detect.cpp:132:20) in function 'sobel_stage' completely with a factor of 3 (edge_detect.cpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_2' (edge_detect.cpp:134:20) in function 'sobel_stage' completely with a factor of 3 (edge_detect.cpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_1' (edge_detect.cpp:55:19) in function 'gauss_stage' completely with a factor of 3 (edge_detect.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_2' (edge_detect.cpp:57:19) in function 'gauss_stage' completely with a factor of 3 (edge_detect.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'ap_int<32> fabs_fixed<32>(ap_int<32>)' into 'hls::abs(int)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'hls::abs(int)' into 'sobel_stage(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, int, int, int, int)' (edge_detect.cpp:87:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZL11sobel_stageRN3hls6streamI7ap_uintILi8EELi0EEES4_iiiiE7linebuf': Complete partitioning on dimension 1. (edge_detect.cpp:90:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZL11gauss_stageRN3hls6streamI7ap_uintILi8EELi0EEES4_iiE7linebuf': Complete partitioning on dimension 1. (edge_detect.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.5 seconds. CPU system time: 0.62 seconds. Elapsed time: 7.49 seconds; current allocated memory: 284.121 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 284.121 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 284.828 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 285.953 MB.
INFO: [XFORM 203-712] Applying dataflow to function 'edge_detect' (edge_detect.cpp:163:1), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'gauss_stage'
	 'sobel_stage'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (edge_detect.cpp:101:9) to (edge_detect.cpp:100:9) in function 'sobel_stage'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (edge_detect.cpp:26:9) to (edge_detect.cpp:25:9) in function 'gauss_stage'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sobel_stage' (edge_detect.cpp:91:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'gauss_stage' (edge_detect.cpp:16:5)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 309.203 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'Row_Loop_S'(edge_detect.cpp:98:5) and 'Col_Loop_S'(edge_detect.cpp:100:9) in function 'sobel_stage' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Row_Loop_G'(edge_detect.cpp:23:5) and 'Col_Loop_G'(edge_detect.cpp:25:9) in function 'gauss_stage' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop_S' (edge_detect.cpp:98:5) in function 'sobel_stage'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop_G' (edge_detect.cpp:23:5) in function 'gauss_stage'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 349.453 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'edge_detect' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 349.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 349.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_G_Col_Loop_G'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'Row_Loop_G_Col_Loop_G'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 352.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 352.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gauss_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 352.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 352.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_S_Col_Loop_S'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'Row_Loop_S_Col_Loop_S'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 353.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 353.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 353.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 353.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 353.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 353.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 353.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_RAM_AUTO_1R1W' to 'gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_3_RAM_AUTO_1R1W' to 'gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_4_RAM_AUTO_1R1W' to 'gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strdEe' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G' pipeline 'Row_Loop_G_Col_Loop_G' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G'.
INFO: [RTMG 210-278] Implementing memory 'edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strbkb' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strdEe' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 354.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gauss_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gauss_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 356.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S_sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_RAM_AUTO_1R1W' to 'sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S_sobel_stage_stream_stream_ap_uint_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S_sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_RAM_AUTO_1R1W' to 'sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S_sobel_stage_stream_stream_ap_uint_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S_sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_RAM_AUTO_1R1W' to 'sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S_sobel_stage_stream_stream_ap_uint_g8j' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S' pipeline 'Row_Loop_S_Col_Loop_S' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 358.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 360.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/in_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/out_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/low_thresh' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/high_thresh' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'edge_detect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'rows', 'cols', 'low_thresh', 'high_thresh' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect'.
INFO: [RTMG 210-285] Implementing FIFO 'low_thresh_c_U(edge_detect_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'high_thresh_c_U(edge_detect_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(edge_detect_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(edge_detect_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gauss_stream_U(edge_detect_fifo_w8_d64_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sobel_stage_U0_U(edge_detect_start_for_sobel_stage_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 361.922 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 365.012 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 370.844 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for edge_detect.
INFO: [VLOG 209-307] Generating Verilog RTL for edge_detect.
INFO: [HLS 200-789] **** Estimated Fmax: 301.20 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.86 seconds. CPU system time: 2.42 seconds. Elapsed time: 29.33 seconds; current allocated memory: 92.781 MB.
INFO: [HLS 200-1510] Running: export_design -format xo -output edge_detect.xo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file edge_detect.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.77 seconds. CPU system time: 1.95 seconds. Elapsed time: 29.84 seconds; current allocated memory: 5.957 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=edge_detect.xo
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 278.500 MB.
INFO: [HLS 200-10] Analyzing design file 'edge_detect.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.82 seconds. CPU system time: 1.59 seconds. Elapsed time: 20.05 seconds; current allocated memory: 283.055 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 869 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 192 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 202 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 182 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 160 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 595 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 462 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 482 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 487 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ap_int<32> fabs_fixed<32>(ap_int<32>)' into 'hls::abs(int)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'hls::abs(int)' into 'edge_detect(ap_uint<8> (*) [960], ap_uint<8> (*) [960], int, int, int, int)' (edge_detect.cpp:11:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out_img' with compact=none mode in 8-bits
INFO: [HLS 214-241] Aggregating maxi variable 'in_img' with compact=none mode in 8-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_28_1> at edge_detect.cpp:28:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_42_4> at edge_detect.cpp:42:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_58_7> at edge_detect.cpp:58:26 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_5' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:44:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_6' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:45:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_2' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:30:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_3' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:31:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_5' (edge_detect.cpp:44:30) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_6' (edge_detect.cpp:45:34) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_2' (edge_detect.cpp:30:30) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_3' (edge_detect.cpp:31:34) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'blur' due to pipeline pragma (edge_detect.cpp:22:6)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'blur' due to pipeline pragma (edge_detect.cpp:22:6)
INFO: [HLS 214-248] Applying array_partition to 'blur': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. (edge_detect.cpp:22:6)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (edge_detect.cpp:31:34)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.65 seconds. CPU system time: 0.62 seconds. Elapsed time: 7.54 seconds; current allocated memory: 284.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 284.000 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 285.070 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 286.051 MB.
INFO: [XFORM 203-11] Balancing expressions in function 'edge_detect' (edge_detect.cpp:4:26)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 310.453 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'gauss_loop'(edge_detect.cpp:27:5) and 'VITIS_LOOP_28_1'(edge_detect.cpp:28:26) in function 'edge_detect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'sobel_loop'(edge_detect.cpp:41:5) and 'VITIS_LOOP_42_4'(edge_detect.cpp:42:26) in function 'edge_detect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'thresh_loop'(edge_detect.cpp:57:5) and 'VITIS_LOOP_58_7'(edge_detect.cpp:58:26) in function 'edge_detect' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'gauss_loop' (edge_detect.cpp:27:5) in function 'edge_detect'.
INFO: [XFORM 203-541] Flattening a loop nest 'sobel_loop' (edge_detect.cpp:41:5) in function 'edge_detect'.
INFO: [XFORM 203-541] Flattening a loop nest 'thresh_loop' (edge_detect.cpp:57:5) in function 'edge_detect'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 334.453 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'edge_detect' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'gauss_loop_VITIS_LOOP_28_1'.
WARNING: [HLS 200-880] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) and bus read operation ('sum', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32).
WARNING: [HLS 200-880] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) and bus read operation ('sum', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32).
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_1_read', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_1_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_2_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_2_read_2', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 37, loop 'gauss_loop_VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 335.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 335.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sobel_loop_VITIS_LOOP_42_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'sobel_loop_VITIS_LOOP_42_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 338.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 338.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'thresh_loop_VITIS_LOOP_58_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'thresh_loop_VITIS_LOOP_58_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 338.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 338.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 338.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 338.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' pipeline 'gauss_loop_VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_33ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_31ns_3ns_2_35_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 339.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4' pipeline 'sobel_loop_VITIS_LOOP_42_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_33ns_63_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_31ns_3ns_2_35_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 344.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7' pipeline 'thresh_loop_VITIS_LOOP_58_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 351.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/in_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/out_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/low_thresh' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/high_thresh' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'edge_detect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'rows', 'cols', 'low_thresh', 'high_thresh' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'in_img' and 'out_img' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect'.
INFO: [RTMG 210-278] Implementing memory 'edge_detect_blur_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'edge_detect_grad_mag_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 353.656 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.25 seconds; current allocated memory: 357.543 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 365.195 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for edge_detect.
INFO: [VLOG 209-307] Generating Verilog RTL for edge_detect.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.85 seconds. CPU system time: 2.4 seconds. Elapsed time: 30.2 seconds; current allocated memory: 86.828 MB.
INFO: [HLS 200-1510] Running: export_design -format xo -output edge_detect.xo 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file edge_detect.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 14.49 seconds. CPU system time: 1.94 seconds. Elapsed time: 30.58 seconds; current allocated memory: 6.215 MB.
