

================================================================
== Vitis HLS Report for 'ByteXor_113'
================================================================
* Date:           Wed Dec  7 16:29:34 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.077 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|       49|  0.490 us|  0.490 us|   49|   49|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ByteXor_label2  |       48|       48|         3|          -|          -|    16|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 5 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%b_offset_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %b_offset"   --->   Operation 6 'read' 'b_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %a_offset"   --->   Operation 7 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%dst_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %dst_offset"   --->   Operation 8 'read' 'dst_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln123 = store i5 0, i5 %idx" [clefia.c:123]   --->   Operation 9 'store' 'store_ln123' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln123 = br void %while.body" [clefia.c:123]   --->   Operation 10 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%idx_load = load i5 %idx" [clefia.c:124]   --->   Operation 11 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.36ns)   --->   "%icmp_ln123 = icmp_eq  i5 %idx_load, i5 16" [clefia.c:123]   --->   Operation 13 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (1.78ns)   --->   "%add_ln124 = add i5 %idx_load, i5 1" [clefia.c:124]   --->   Operation 14 'add' 'add_ln124' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %while.body.split, void %while.end.loopexit" [clefia.c:123]   --->   Operation 15 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i5 %idx_load" [clefia.c:124]   --->   Operation 16 'zext' 'zext_ln124' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln124_7 = zext i5 %idx_load" [clefia.c:124]   --->   Operation 17 'zext' 'zext_ln124_7' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.82ns)   --->   "%add_ln124_6 = add i9 %zext_ln124_7, i9 %b_offset_read" [clefia.c:124]   --->   Operation 18 'add' 'add_ln124_6' <Predicate = (!icmp_ln123)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln124_8 = zext i9 %add_ln124_6" [clefia.c:124]   --->   Operation 19 'zext' 'zext_ln124_8' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%con256_addr = getelementptr i8 %con256, i64 0, i64 %zext_ln124_8" [clefia.c:124]   --->   Operation 20 'getelementptr' 'con256_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.78ns)   --->   "%add_ln124_7 = add i5 %idx_load, i5 %a_offset_read" [clefia.c:124]   --->   Operation 21 'add' 'add_ln124_7' <Predicate = (!icmp_ln123)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln124_9 = zext i5 %add_ln124_7" [clefia.c:124]   --->   Operation 22 'zext' 'zext_ln124_9' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %zext_ln124_9" [clefia.c:124]   --->   Operation 23 'getelementptr' 'a_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.91ns)   --->   "%add_ln124_8 = add i8 %zext_ln124, i8 %dst_offset_read" [clefia.c:124]   --->   Operation 24 'add' 'add_ln124_8' <Predicate = (!icmp_ln123)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [2/2] (2.32ns)   --->   "%a_load = load i5 %a_addr" [clefia.c:124]   --->   Operation 25 'load' 'a_load' <Predicate = (!icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%con256_load = load i9 %con256_addr" [clefia.c:124]   --->   Operation 26 'load' 'con256_load' <Predicate = (!icmp_ln123)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_2 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln123 = store i5 %add_ln124, i5 %idx" [clefia.c:123]   --->   Operation 27 'store' 'store_ln123' <Predicate = (!icmp_ln123)> <Delay = 1.58>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln126 = ret" [clefia.c:126]   --->   Operation 28 'ret' 'ret_ln126' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.24>
ST_3 : Operation 29 [1/2] (2.32ns)   --->   "%a_load = load i5 %a_addr" [clefia.c:124]   --->   Operation 29 'load' 'a_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 30 [1/2] (3.25ns)   --->   "%con256_load = load i9 %con256_addr" [clefia.c:124]   --->   Operation 30 'load' 'con256_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_3 : Operation 31 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %con256_load, i8 %a_load" [clefia.c:124]   --->   Operation 31 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln124 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [clefia.c:124]   --->   Operation 32 'specloopname' 'specloopname_ln124' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln124_10 = zext i8 %add_ln124_8" [clefia.c:124]   --->   Operation 33 'zext' 'zext_ln124_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i8 %dst, i64 0, i64 %zext_ln124_10" [clefia.c:124]   --->   Operation 34 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124, i8 %dst_addr" [clefia.c:124]   --->   Operation 35 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln123 = br void %while.body" [clefia.c:123]   --->   Operation 36 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('idx') [7]  (0 ns)
	'store' operation ('store_ln123', clefia.c:123) of constant 0 on local variable 'idx' [11]  (1.59 ns)

 <State 2>: 5.08ns
The critical path consists of the following:
	'load' operation ('idx_load', clefia.c:124) on local variable 'idx' [14]  (0 ns)
	'add' operation ('add_ln124_6', clefia.c:124) [23]  (1.82 ns)
	'getelementptr' operation ('con256_addr', clefia.c:124) [25]  (0 ns)
	'load' operation ('con256_load', clefia.c:124) on array 'con256' [33]  (3.25 ns)

 <State 3>: 4.24ns
The critical path consists of the following:
	'load' operation ('con256_load', clefia.c:124) on array 'con256' [33]  (3.25 ns)
	'xor' operation ('xor_ln124', clefia.c:124) [34]  (0.99 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('dst_addr', clefia.c:124) [31]  (0 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124', clefia.c:124 on array 'dst' [35]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
