{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638443593521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638443593521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 02 12:13:13 2021 " "Processing started: Thu Dec 02 12:13:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638443593521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638443593521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LPRS1_Homework3 -c LPRS1_Homework3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LPRS1_Homework3 -c LPRS1_Homework3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638443593522 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1638443594335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lprs1_homework3_pr_055_2020_solution/lprs1_homework3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lprs1_homework3_pr_055_2020_solution/lprs1_homework3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lprs1_homework3-arch " "Found design unit 1: lprs1_homework3-arch" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638443616271 ""} { "Info" "ISGN_ENTITY_NAME" "1 lprs1_homework3 " "Found entity 1: lprs1_homework3" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638443616271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638443616271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lprs1_homework3_pr_055_2020_solution/lprs1_homework3_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lprs1_homework3_pr_055_2020_solution/lprs1_homework3_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lprs1_homework3_tb-arch " "Found design unit 1: lprs1_homework3_tb-arch" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3_tb.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638443616275 ""} { "Info" "ISGN_ENTITY_NAME" "1 lprs1_homework3_tb " "Found entity 1: lprs1_homework3_tb" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3_tb.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638443616275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638443616275 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lprs1_homework3 " "Elaborating entity \"lprs1_homework3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638443616364 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638443617244 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638443617841 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638443618080 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638443618080 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "62 " "Design contains 62 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[0\] " "No output dependent on input pin \"i_sequence\[0\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[1\] " "No output dependent on input pin \"i_sequence\[1\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[2\] " "No output dependent on input pin \"i_sequence\[2\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[3\] " "No output dependent on input pin \"i_sequence\[3\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[4\] " "No output dependent on input pin \"i_sequence\[4\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[5\] " "No output dependent on input pin \"i_sequence\[5\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[6\] " "No output dependent on input pin \"i_sequence\[6\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[7\] " "No output dependent on input pin \"i_sequence\[7\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[8\] " "No output dependent on input pin \"i_sequence\[8\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[9\] " "No output dependent on input pin \"i_sequence\[9\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[10\] " "No output dependent on input pin \"i_sequence\[10\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[11\] " "No output dependent on input pin \"i_sequence\[11\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[12\] " "No output dependent on input pin \"i_sequence\[12\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[13\] " "No output dependent on input pin \"i_sequence\[13\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[14\] " "No output dependent on input pin \"i_sequence\[14\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[15\] " "No output dependent on input pin \"i_sequence\[15\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[16\] " "No output dependent on input pin \"i_sequence\[16\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[17\] " "No output dependent on input pin \"i_sequence\[17\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[18\] " "No output dependent on input pin \"i_sequence\[18\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[19\] " "No output dependent on input pin \"i_sequence\[19\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[20\] " "No output dependent on input pin \"i_sequence\[20\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[21\] " "No output dependent on input pin \"i_sequence\[21\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[22\] " "No output dependent on input pin \"i_sequence\[22\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[23\] " "No output dependent on input pin \"i_sequence\[23\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[24\] " "No output dependent on input pin \"i_sequence\[24\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[25\] " "No output dependent on input pin \"i_sequence\[25\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[26\] " "No output dependent on input pin \"i_sequence\[26\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[27\] " "No output dependent on input pin \"i_sequence\[27\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[28\] " "No output dependent on input pin \"i_sequence\[28\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[29\] " "No output dependent on input pin \"i_sequence\[29\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[30\] " "No output dependent on input pin \"i_sequence\[30\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[31\] " "No output dependent on input pin \"i_sequence\[31\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[32\] " "No output dependent on input pin \"i_sequence\[32\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[33\] " "No output dependent on input pin \"i_sequence\[33\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[34\] " "No output dependent on input pin \"i_sequence\[34\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[35\] " "No output dependent on input pin \"i_sequence\[35\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[36\] " "No output dependent on input pin \"i_sequence\[36\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[36]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[37\] " "No output dependent on input pin \"i_sequence\[37\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[37]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[38\] " "No output dependent on input pin \"i_sequence\[38\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[38]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[39\] " "No output dependent on input pin \"i_sequence\[39\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[39]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[40\] " "No output dependent on input pin \"i_sequence\[40\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[40]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[41\] " "No output dependent on input pin \"i_sequence\[41\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[41]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[42\] " "No output dependent on input pin \"i_sequence\[42\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[42]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[43\] " "No output dependent on input pin \"i_sequence\[43\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[43]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[44\] " "No output dependent on input pin \"i_sequence\[44\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[44]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[45\] " "No output dependent on input pin \"i_sequence\[45\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[45]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[46\] " "No output dependent on input pin \"i_sequence\[46\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[46]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[47\] " "No output dependent on input pin \"i_sequence\[47\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[47]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[48\] " "No output dependent on input pin \"i_sequence\[48\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[48]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[49\] " "No output dependent on input pin \"i_sequence\[49\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[49]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[50\] " "No output dependent on input pin \"i_sequence\[50\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[50]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[51\] " "No output dependent on input pin \"i_sequence\[51\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[51]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[52\] " "No output dependent on input pin \"i_sequence\[52\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[52]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[53\] " "No output dependent on input pin \"i_sequence\[53\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[53]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[54\] " "No output dependent on input pin \"i_sequence\[54\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[54]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[55\] " "No output dependent on input pin \"i_sequence\[55\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[55]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[56\] " "No output dependent on input pin \"i_sequence\[56\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[56]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[57\] " "No output dependent on input pin \"i_sequence\[57\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[57]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[58\] " "No output dependent on input pin \"i_sequence\[58\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[58]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[59\] " "No output dependent on input pin \"i_sequence\[59\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[59]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[60\] " "No output dependent on input pin \"i_sequence\[60\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[60]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_sequence\[61\] " "No output dependent on input pin \"i_sequence\[61\]\"" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1638443618269 "|lprs1_homework3|i_sequence[61]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1638443618269 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "105 " "Implemented 105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "72 " "Implemented 72 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638443618330 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638443618330 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638443618330 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638443618330 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638443618367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 02 12:13:38 2021 " "Processing ended: Thu Dec 02 12:13:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638443618367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638443618367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638443618367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638443618367 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1638443620651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638443620652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 02 12:13:39 2021 " "Processing started: Thu Dec 02 12:13:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638443620652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1638443620652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LPRS1_Homework3 -c LPRS1_Homework3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LPRS1_Homework3 -c LPRS1_Homework3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1638443620652 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1638443621045 ""}
{ "Info" "0" "" "Project  = LPRS1_Homework3" {  } {  } 0 0 "Project  = LPRS1_Homework3" 0 0 "Fitter" 0 0 1638443621046 ""}
{ "Info" "0" "" "Revision = LPRS1_Homework3" {  } {  } 0 0 "Revision = LPRS1_Homework3" 0 0 "Fitter" 0 0 1638443621046 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1638443621215 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LPRS1_Homework3 10M16SAU169C8G " "Selected device 10M16SAU169C8G for design \"LPRS1_Homework3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1638443621232 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638443621296 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638443621297 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1638443621536 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1638443621560 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1638443621815 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8G " "Device 10M08SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638443621843 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638443621843 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638443621843 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1638443621843 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638443621848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638443621848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638443621848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638443621848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638443621848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638443621848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638443621848 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 293 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638443621848 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1638443621848 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638443621849 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638443621849 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638443621849 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638443621849 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1638443621852 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "75 76 " "No exact pin location assignment(s) for 75 pins of 76 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1638443622154 ""}
{ "Info" "ISTA_SDC_FOUND" "max1000_timing.sdc " "Reading SDC File: 'max1000_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1638443622919 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1638443622922 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1638443622928 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1638443622929 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638443622929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638443622929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000        i_clk " "   4.000        i_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638443622929 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1638443622929 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_clk~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node i_clk~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638443622961 ""}  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638443622961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_rst~input (placed in PIN H5 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed)) " "Automatically promoted node i_rst~input (placed in PIN H5 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638443622961 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_cnt_subseq0~0 " "Destination node s_cnt_subseq0~0" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638443622961 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_cnt_subseq0\[0\]~1 " "Destination node s_cnt_subseq0\[0\]~1" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 133 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638443622961 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_cnt_subseq0~2 " "Destination node s_cnt_subseq0~2" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638443622961 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_cnt_subseq0~3 " "Destination node s_cnt_subseq0~3" {  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638443622961 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638443622961 ""}  } { { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638443622961 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1638443623609 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638443623610 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638443623610 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638443623611 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638443623612 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1638443623613 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1638443623613 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1638443623614 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1638443623614 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1638443623615 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1638443623615 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "74 unused 3.3V 70 4 0 " "Number of I/O pins in group: 74 (unused VREF, 3.3V VCCIO, 70 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVCMOS. " "I/O standards used: 3.3-V LVCMOS." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1638443623620 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1638443623620 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1638443623620 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638443623622 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638443623622 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 14 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638443623622 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638443623622 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 16 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638443623622 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 22 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638443623622 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1638443623622 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1638443623622 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1638443623622 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_pb_center " "Node \"i_pb_center\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_pb_center" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_pb_down " "Node \"i_pb_down\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_pb_down" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_pb_left " "Node \"i_pb_left\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_pb_left" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_pb_right " "Node \"i_pb_right\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_pb_right" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_pb_rst " "Node \"i_pb_rst\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_pb_rst" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_pb_up " "Node \"i_pb_up\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_pb_up" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_sw\[0\] " "Node \"i_sw\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_sw\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_sw\[1\] " "Node \"i_sw\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_sw\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_sw\[2\] " "Node \"i_sw\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_sw\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_sw\[3\] " "Node \"i_sw\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_sw\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_sw\[4\] " "Node \"i_sw\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_sw\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_sw\[5\] " "Node \"i_sw\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_sw\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_sw\[6\] " "Node \"i_sw\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_sw\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "i_sw\[7\] " "Node \"i_sw\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_sw\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "in_rst " "Node \"in_rst\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "in_rst" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led\[0\] " "Node \"o_led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led\[1\] " "Node \"o_led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led\[2\] " "Node \"o_led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led\[3\] " "Node \"o_led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led\[4\] " "Node \"o_led\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led\[5\] " "Node \"o_led\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led\[6\] " "Node \"o_led\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_led\[7\] " "Node \"o_led\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_led\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_mux_row_or_digit\[0\] " "Node \"o_mux_row_or_digit\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_mux_row_or_digit\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_mux_row_or_digit\[1\] " "Node \"o_mux_row_or_digit\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_mux_row_or_digit\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_mux_row_or_digit\[2\] " "Node \"o_mux_row_or_digit\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_mux_row_or_digit\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_mux_sel_color_or_7segm\[0\] " "Node \"o_mux_sel_color_or_7segm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_mux_sel_color_or_7segm\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_mux_sel_color_or_7segm\[1\] " "Node \"o_mux_sel_color_or_7segm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_mux_sel_color_or_7segm\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_n_col_0_or_7segm_a " "Node \"o_n_col_0_or_7segm_a\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_n_col_0_or_7segm_a" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_n_col_1_or_7segm_b " "Node \"o_n_col_1_or_7segm_b\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_n_col_1_or_7segm_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_n_col_2_or_7segm_c " "Node \"o_n_col_2_or_7segm_c\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_n_col_2_or_7segm_c" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_n_col_3_or_7segm_d " "Node \"o_n_col_3_or_7segm_d\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_n_col_3_or_7segm_d" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_n_col_4_or_7segm_e " "Node \"o_n_col_4_or_7segm_e\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_n_col_4_or_7segm_e" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_n_col_5_or_7segm_f " "Node \"o_n_col_5_or_7segm_f\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_n_col_5_or_7segm_f" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_n_col_6_or_7segm_g " "Node \"o_n_col_6_or_7segm_g\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_n_col_6_or_7segm_g" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_n_col_7_or_7segm_dp " "Node \"o_n_col_7_or_7segm_dp\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_n_col_7_or_7segm_dp" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_sem_g " "Node \"o_sem_g\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_sem_g" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_sem_r " "Node \"o_sem_r\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_sem_r" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_sem_y " "Node \"o_sem_y\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_sem_y" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1638443623739 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1638443623739 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638443623743 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1638443623748 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1638443625721 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638443625774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1638443625798 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1638443626914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638443626914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1638443627706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y10 X11_Y19 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y10 to location X11_Y19" {  } { { "loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y10 to location X11_Y19"} { { 12 { 0 ""} 0 10 12 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1638443628577 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1638443628577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1638443628656 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1638443628656 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1638443628656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638443628659 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1638443628990 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638443629001 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638443629376 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638443629376 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638443630055 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638443631040 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1638443631373 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "72 MAX 10 " "72 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[0\] 3.3-V LVCMOS J1 " "Pin i_sequence\[0\] uses I/O standard 3.3-V LVCMOS at J1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[0] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[1\] 3.3-V LVCMOS G12 " "Pin i_sequence\[1\] uses I/O standard 3.3-V LVCMOS at G12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[1] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[2\] 3.3-V LVCMOS M4 " "Pin i_sequence\[2\] uses I/O standard 3.3-V LVCMOS at M4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[2] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[3\] 3.3-V LVCMOS N7 " "Pin i_sequence\[3\] uses I/O standard 3.3-V LVCMOS at N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[3] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[4\] 3.3-V LVCMOS K2 " "Pin i_sequence\[4\] uses I/O standard 3.3-V LVCMOS at K2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[4] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[5\] 3.3-V LVCMOS C1 " "Pin i_sequence\[5\] uses I/O standard 3.3-V LVCMOS at C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[5] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[6\] 3.3-V LVCMOS L4 " "Pin i_sequence\[6\] uses I/O standard 3.3-V LVCMOS at L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[6] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[7\] 3.3-V LVCMOS N10 " "Pin i_sequence\[7\] uses I/O standard 3.3-V LVCMOS at N10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[7] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[8\] 3.3-V LVCMOS K10 " "Pin i_sequence\[8\] uses I/O standard 3.3-V LVCMOS at K10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[8] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[9\] 3.3-V LVCMOS J10 " "Pin i_sequence\[9\] uses I/O standard 3.3-V LVCMOS at J10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[9] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[10\] 3.3-V LVCMOS M13 " "Pin i_sequence\[10\] uses I/O standard 3.3-V LVCMOS at M13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[10] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[11\] 3.3-V LVCMOS N3 " "Pin i_sequence\[11\] uses I/O standard 3.3-V LVCMOS at N3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[11] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[12\] 3.3-V LVCMOS J5 " "Pin i_sequence\[12\] uses I/O standard 3.3-V LVCMOS at J5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[12] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[13\] 3.3-V LVCMOS J8 " "Pin i_sequence\[13\] uses I/O standard 3.3-V LVCMOS at J8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[13] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[14\] 3.3-V LVCMOS M9 " "Pin i_sequence\[14\] uses I/O standard 3.3-V LVCMOS at M9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[14] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[15\] 3.3-V LVCMOS M8 " "Pin i_sequence\[15\] uses I/O standard 3.3-V LVCMOS at M8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[15] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[16\] 3.3-V LVCMOS B9 " "Pin i_sequence\[16\] uses I/O standard 3.3-V LVCMOS at B9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[16] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[17\] 3.3-V LVCMOS K12 " "Pin i_sequence\[17\] uses I/O standard 3.3-V LVCMOS at K12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[17] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[18\] 3.3-V LVCMOS E8 " "Pin i_sequence\[18\] uses I/O standard 3.3-V LVCMOS at E8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[18] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[19\] 3.3-V LVCMOS M2 " "Pin i_sequence\[19\] uses I/O standard 3.3-V LVCMOS at M2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[19] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[20\] 3.3-V LVCMOS D12 " "Pin i_sequence\[20\] uses I/O standard 3.3-V LVCMOS at D12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[20] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[21\] 3.3-V LVCMOS D1 " "Pin i_sequence\[21\] uses I/O standard 3.3-V LVCMOS at D1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[21] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[22\] 3.3-V LVCMOS B13 " "Pin i_sequence\[22\] uses I/O standard 3.3-V LVCMOS at B13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[22] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[23\] 3.3-V LVCMOS L11 " "Pin i_sequence\[23\] uses I/O standard 3.3-V LVCMOS at L11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[23] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[24\] 3.3-V LVCMOS K5 " "Pin i_sequence\[24\] uses I/O standard 3.3-V LVCMOS at K5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[24] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[25\] 3.3-V LVCMOS D8 " "Pin i_sequence\[25\] uses I/O standard 3.3-V LVCMOS at D8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[25] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[26\] 3.3-V LVCMOS C11 " "Pin i_sequence\[26\] uses I/O standard 3.3-V LVCMOS at C11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[26] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[27\] 3.3-V LVCMOS N11 " "Pin i_sequence\[27\] uses I/O standard 3.3-V LVCMOS at N11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[27] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[28\] 3.3-V LVCMOS J6 " "Pin i_sequence\[28\] uses I/O standard 3.3-V LVCMOS at J6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[28] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[29\] 3.3-V LVCMOS H9 " "Pin i_sequence\[29\] uses I/O standard 3.3-V LVCMOS at H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[29] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[30\] 3.3-V LVCMOS H4 " "Pin i_sequence\[30\] uses I/O standard 3.3-V LVCMOS at H4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[30] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[31\] 3.3-V LVCMOS D11 " "Pin i_sequence\[31\] uses I/O standard 3.3-V LVCMOS at D11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[31] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[32\] 3.3-V LVCMOS H8 " "Pin i_sequence\[32\] uses I/O standard 3.3-V LVCMOS at H8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[32] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[33\] 3.3-V LVCMOS C13 " "Pin i_sequence\[33\] uses I/O standard 3.3-V LVCMOS at C13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[33] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[34\] 3.3-V LVCMOS J9 " "Pin i_sequence\[34\] uses I/O standard 3.3-V LVCMOS at J9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[34] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[35\] 3.3-V LVCMOS N2 " "Pin i_sequence\[35\] uses I/O standard 3.3-V LVCMOS at N2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[35] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[36\] 3.3-V LVCMOS G9 " "Pin i_sequence\[36\] uses I/O standard 3.3-V LVCMOS at G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[36] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[37\] 3.3-V LVCMOS M11 " "Pin i_sequence\[37\] uses I/O standard 3.3-V LVCMOS at M11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[37] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[38\] 3.3-V LVCMOS N4 " "Pin i_sequence\[38\] uses I/O standard 3.3-V LVCMOS at N4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[38] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[39\] 3.3-V LVCMOS L2 " "Pin i_sequence\[39\] uses I/O standard 3.3-V LVCMOS at L2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[39] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[40\] 3.3-V LVCMOS B10 " "Pin i_sequence\[40\] uses I/O standard 3.3-V LVCMOS at B10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[40] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[41\] 3.3-V LVCMOS B12 " "Pin i_sequence\[41\] uses I/O standard 3.3-V LVCMOS at B12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[41] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[42\] 3.3-V LVCMOS G13 " "Pin i_sequence\[42\] uses I/O standard 3.3-V LVCMOS at G13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[42] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[43\] 3.3-V LVCMOS A6 " "Pin i_sequence\[43\] uses I/O standard 3.3-V LVCMOS at A6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[43] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[44\] 3.3-V LVCMOS G10 " "Pin i_sequence\[44\] uses I/O standard 3.3-V LVCMOS at G10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[44] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[45\] 3.3-V LVCMOS E10 " "Pin i_sequence\[45\] uses I/O standard 3.3-V LVCMOS at E10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[45] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[46\] 3.3-V LVCMOS L10 " "Pin i_sequence\[46\] uses I/O standard 3.3-V LVCMOS at L10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[46] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[47\] 3.3-V LVCMOS J2 " "Pin i_sequence\[47\] uses I/O standard 3.3-V LVCMOS at J2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[47] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[48\] 3.3-V LVCMOS A11 " "Pin i_sequence\[48\] uses I/O standard 3.3-V LVCMOS at A11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[48] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[49\] 3.3-V LVCMOS K6 " "Pin i_sequence\[49\] uses I/O standard 3.3-V LVCMOS at K6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[49] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[50\] 3.3-V LVCMOS B11 " "Pin i_sequence\[50\] uses I/O standard 3.3-V LVCMOS at B11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[50] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[51\] 3.3-V LVCMOS G5 " "Pin i_sequence\[51\] uses I/O standard 3.3-V LVCMOS at G5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[51] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[52\] 3.3-V LVCMOS H10 " "Pin i_sequence\[52\] uses I/O standard 3.3-V LVCMOS at H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[52] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[53\] 3.3-V LVCMOS A9 " "Pin i_sequence\[53\] uses I/O standard 3.3-V LVCMOS at A9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[53] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[54\] 3.3-V LVCMOS D13 " "Pin i_sequence\[54\] uses I/O standard 3.3-V LVCMOS at D13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[54] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[55\] 3.3-V LVCMOS H1 " "Pin i_sequence\[55\] uses I/O standard 3.3-V LVCMOS at H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[55] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[56\] 3.3-V LVCMOS K11 " "Pin i_sequence\[56\] uses I/O standard 3.3-V LVCMOS at K11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[56] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[57\] 3.3-V LVCMOS L5 " "Pin i_sequence\[57\] uses I/O standard 3.3-V LVCMOS at L5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[57] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[58\] 3.3-V LVCMOS C9 " "Pin i_sequence\[58\] uses I/O standard 3.3-V LVCMOS at C9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[58] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[59\] 3.3-V LVCMOS N9 " "Pin i_sequence\[59\] uses I/O standard 3.3-V LVCMOS at N9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[59] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[60\] 3.3-V LVCMOS M12 " "Pin i_sequence\[60\] uses I/O standard 3.3-V LVCMOS at M12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[60] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[61\] 3.3-V LVCMOS A12 " "Pin i_sequence\[61\] uses I/O standard 3.3-V LVCMOS at A12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[61] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_cnt_subseq_sel\[1\] 3.3-V LVCMOS B7 " "Pin i_cnt_subseq_sel\[1\] uses I/O standard 3.3-V LVCMOS at B7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_cnt_subseq_sel[1] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_cnt_subseq_sel\[0\] 3.3-V LVCMOS B4 " "Pin i_cnt_subseq_sel\[0\] uses I/O standard 3.3-V LVCMOS at B4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_cnt_subseq_sel[0] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_clk 3.3-V LVTTL H6 " "Pin i_clk uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_clk } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "i_clk" } } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_rst 3.3-V LVCMOS H5 " "Pin i_rst uses I/O standard 3.3-V LVCMOS at H5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_rst } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_base\[1\] 3.3-V LVCMOS B6 " "Pin i_base\[1\] uses I/O standard 3.3-V LVCMOS at B6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_base[1] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 8 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_base_src_sel 3.3-V LVCMOS A4 " "Pin i_base_src_sel uses I/O standard 3.3-V LVCMOS at A4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_base_src_sel } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 13 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_base\[0\] 3.3-V LVCMOS B5 " "Pin i_base\[0\] uses I/O standard 3.3-V LVCMOS at B5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_base[0] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 7 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[63\] 3.3-V LVCMOS E6 " "Pin i_sequence\[63\] uses I/O standard 3.3-V LVCMOS at E6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[63] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_load_sequence 3.3-V LVCMOS A3 " "Pin i_load_sequence uses I/O standard 3.3-V LVCMOS at A3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_load_sequence } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "i_sequence\[62\] 3.3-V LVCMOS A10 " "Pin i_sequence\[62\] uses I/O standard 3.3-V LVCMOS at A10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { i_sequence[62] } } } { "LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" "" { Text "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/LPRS1_Homework3_PR_055_2020_Solution/lprs1_homework3.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638443631397 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1638443631397 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/output_files/LPRS1_Homework3.fit.smsg " "Generated suppressed messages file C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/output_files/LPRS1_Homework3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1638443631498 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 46 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5304 " "Peak virtual memory: 5304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638443632156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 02 12:13:52 2021 " "Processing ended: Thu Dec 02 12:13:52 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638443632156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638443632156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638443632156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1638443632156 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1638443633784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638443633785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 02 12:13:53 2021 " "Processing started: Thu Dec 02 12:13:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638443633785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1638443633785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LPRS1_Homework3 -c LPRS1_Homework3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LPRS1_Homework3 -c LPRS1_Homework3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1638443633785 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1638443635831 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1638443635937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638443636701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 02 12:13:56 2021 " "Processing ended: Thu Dec 02 12:13:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638443636701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638443636701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638443636701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1638443636701 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1638443638311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638443638312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 02 12:13:58 2021 " "Processing started: Thu Dec 02 12:13:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638443638312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1638443638312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off LPRS1_Homework3 -c LPRS1_Homework3 " "Command: quartus_pow --read_settings_files=off --write_settings_files=off LPRS1_Homework3 -c LPRS1_Homework3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1638443638312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1638443638932 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1638443638932 ""}
{ "Info" "ISTA_SDC_FOUND" "max1000_timing.sdc " "Reading SDC File: 'max1000_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1638443639614 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Power Analyzer" 0 -1 1638443639618 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Power Analyzer" 0 -1 1638443639623 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1638443639630 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1638443639631 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1638443639633 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1638443639961 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1638443640029 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1638443640733 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "16.032 millions of transitions / sec " "Average toggle rate for this design is 16.032 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1638443641203 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "300.25 mW " "Total thermal power estimate for the design is 300.25 mW" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1638443641415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 1  Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638443641775 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 02 12:14:01 2021 " "Processing ended: Thu Dec 02 12:14:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638443641775 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638443641775 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638443641775 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1638443641775 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1638443643899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638443643900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 02 12:14:03 2021 " "Processing started: Thu Dec 02 12:14:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638443643900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1638443643900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LPRS1_Homework3 -c LPRS1_Homework3 " "Command: quartus_sta LPRS1_Homework3 -c LPRS1_Homework3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1638443643900 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1638443644121 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1638443644476 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638443644536 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638443644536 ""}
{ "Info" "ISTA_SDC_FOUND" "max1000_timing.sdc " "Reading SDC File: 'max1000_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1638443644820 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1638443644824 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638443644831 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1638443644832 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1638443644847 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1638443644853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.862 " "Worst-case setup slack is 1.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443644857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443644857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.862               0.000 i_clk  " "    1.862               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443644857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638443644857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.363 " "Worst-case hold slack is 0.363" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443644861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443644861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 i_clk  " "    0.363               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443644861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638443644861 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638443644865 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638443644870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443644873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443644873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 i_clk  " "    0.000               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443644873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638443644873 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638443644891 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1638443644941 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1638443645715 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638443645862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.020 " "Worst-case setup slack is 2.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443645873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443645873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.020               0.000 i_clk  " "    2.020               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443645873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638443645873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.324 " "Worst-case hold slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443645878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443645878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 i_clk  " "    0.324               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443645878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638443645878 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638443645882 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638443645887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443645890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443645890 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 i_clk  " "    0.000               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443645890 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638443645890 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638443645909 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638443646296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.171 " "Worst-case setup slack is 3.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443646301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443646301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.171               0.000 i_clk  " "    3.171               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443646301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638443646301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443646305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443646305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 i_clk  " "    0.151               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443646305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638443646305 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638443646308 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638443646311 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443646314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443646314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 i_clk  " "    0.000               0.000 i_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638443646314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638443646314 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638443647662 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638443647663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 0 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638443647730 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 02 12:14:07 2021 " "Processing ended: Thu Dec 02 12:14:07 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638443647730 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638443647730 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638443647730 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1638443647730 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1638443649306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638443649307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 02 12:14:09 2021 " "Processing started: Thu Dec 02 12:14:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638443649307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1638443649307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LPRS1_Homework3 -c LPRS1_Homework3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LPRS1_Homework3 -c LPRS1_Homework3" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1638443649307 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LPRS1_Homework3.vho C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/simulation/modelsim/ simulation " "Generated file LPRS1_Homework3.vho in folder \"C:/Users/Danijel/Desktop/LPRS1_Homework3_PR_055_2020/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1638443650313 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638443650386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 02 12:14:10 2021 " "Processing ended: Thu Dec 02 12:14:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638443650386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638443650386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638443650386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1638443650386 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 110 s " "Quartus Prime Full Compilation was successful. 0 errors, 110 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1638443651064 ""}
