\doxysection{I2\+C\+\_\+\+Type\+Def Struct Reference}
\label{struct_i2_c___type_def}\index{I2C\_TypeDef@{I2C\_TypeDef}}


Inter-\/integrated Circuit Interface.  




{\ttfamily \#include $<$stm32f407xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ OAR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ OAR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CCR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ TRISE}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ FLTR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Inter-\/integrated Circuit Interface. 

Definition at line 574 of file stm32f407xx.\+h.



\doxysubsection{Field Documentation}
\mbox{\label{struct_i2_c___type_def_a5e1322e27c40bf91d172f9673f205c97}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{CCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CCR}

I2C Clock control register, Address offset\+: 0x1C 

Definition at line 583 of file stm32f407xx.\+h.

\mbox{\label{struct_i2_c___type_def_ab0ec7102960640751d44e92ddac994f0}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{CR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR1}

I2C Control register 1, Address offset\+: 0x00 

Definition at line 576 of file stm32f407xx.\+h.

\mbox{\label{struct_i2_c___type_def_afdfa307571967afb1d97943e982b6586}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{CR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR2}

I2C Control register 2, Address offset\+: 0x04 

Definition at line 577 of file stm32f407xx.\+h.

\mbox{\label{struct_i2_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!DR@{DR}}
\index{DR@{DR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{DR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DR}

I2C Data register, Address offset\+: 0x10 

Definition at line 580 of file stm32f407xx.\+h.

\mbox{\label{struct_i2_c___type_def_aa23ced8246d69edb9261a8de1f1e253f}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!FLTR@{FLTR}}
\index{FLTR@{FLTR}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{FLTR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t FLTR}

I2C FLTR register, Address offset\+: 0x24 

Definition at line 585 of file stm32f407xx.\+h.

\mbox{\label{struct_i2_c___type_def_a08b4be0d626a00f26bc295b379b3bba6}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!OAR1@{OAR1}}
\index{OAR1@{OAR1}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{OAR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t OAR1}

I2C Own address register 1, Address offset\+: 0x08 

Definition at line 578 of file stm32f407xx.\+h.

\mbox{\label{struct_i2_c___type_def_ab5c57ffed0351fa064038939a6c0bbf6}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!OAR2@{OAR2}}
\index{OAR2@{OAR2}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{OAR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t OAR2}

I2C Own address register 2, Address offset\+: 0x0C 

Definition at line 579 of file stm32f407xx.\+h.

\mbox{\label{struct_i2_c___type_def_acefca4fd83c4b7846ae6d3cfe7bb8df9}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!SR1@{SR1}}
\index{SR1@{SR1}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{SR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SR1}

I2C Status register 1, Address offset\+: 0x14 

Definition at line 581 of file stm32f407xx.\+h.

\mbox{\label{struct_i2_c___type_def_a89623ee198737b29dc0a803310605a83}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!SR2@{SR2}}
\index{SR2@{SR2}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{SR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SR2}

I2C Status register 2, Address offset\+: 0x18 

Definition at line 582 of file stm32f407xx.\+h.

\mbox{\label{struct_i2_c___type_def_a5d5764c0ec44b661da957e6343f9e7b5}} 
\index{I2C\_TypeDef@{I2C\_TypeDef}!TRISE@{TRISE}}
\index{TRISE@{TRISE}!I2C\_TypeDef@{I2C\_TypeDef}}
\doxysubsubsection{TRISE}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t TRISE}

I2C TRISE register, Address offset\+: 0x20 

Definition at line 584 of file stm32f407xx.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/\textbf{ stm32f407xx.\+h}\end{DoxyCompactItemize}
