

================================================================
== Vivado HLS Report for 'main'
================================================================
* Date:           Sat Dec 30 01:55:12 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        MP1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.912|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3719907|  3719907|  3719907|  3719907|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------+------------+---------+---------+---------+---------+---------+
        |                      |            |      Latency      |      Interval     | Pipeline|
        |       Instance       |   Module   |   min   |   max   |   min   |   max   |   Type  |
        +----------------------+------------+---------+---------+---------+---------+---------+
        |grp_maxPooling_fu_20  |maxPooling  |  3719906|  3719906|  3719906|  3719906|   none  |
        +----------------------+------------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 3 [1/1] (1.23ns)   --->   "%convolutionOutput_V = alloca [290400 x i16], align 2" [MP1.cpp:72]   --->   Operation 3 'alloca' 'convolutionOutput_V' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 4 [1/1] (1.23ns)   --->   "%poolingResult_V = alloca [69984 x i16], align 2" [MP1.cpp:75]   --->   Operation 4 'alloca' 'poolingResult_V' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "call fastcc void @maxPooling([290400 x i16]* %convolutionOutput_V, [69984 x i16]* %poolingResult_V) nounwind" [MP1.cpp:76]   --->   Operation 5 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !42"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @main_str) nounwind"   --->   Operation 7 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "call fastcc void @maxPooling([290400 x i16]* %convolutionOutput_V, [69984 x i16]* %poolingResult_V) nounwind" [MP1.cpp:76]   --->   Operation 8 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "ret i32 0" [MP1.cpp:78]   --->   Operation 9 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
convolutionOutput_V (alloca       ) [ 001]
poolingResult_V     (alloca       ) [ 001]
StgValue_6          (specbitsmap  ) [ 000]
StgValue_7          (spectopmodule) [ 000]
StgValue_8          (call         ) [ 000]
StgValue_9          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1001" name="const_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="maxPooling"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1004" name="convolutionOutput_V_alloca_fu_12">
<pin_list>
<pin id="13" dir="0" index="0" bw="1" slack="0"/>
<pin id="14" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="convolutionOutput_V/1 "/>
</bind>
</comp>

<comp id="16" class="1004" name="poolingResult_V_alloca_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="1" slack="0"/>
<pin id="18" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="poolingResult_V/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="grp_maxPooling_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="0" slack="0"/>
<pin id="22" dir="0" index="1" bw="16" slack="0"/>
<pin id="23" dir="0" index="2" bw="16" slack="0"/>
<pin id="24" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_5/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="15"><net_src comp="0" pin="0"/><net_sink comp="12" pin=0"/></net>

<net id="19"><net_src comp="0" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="25"><net_src comp="2" pin="0"/><net_sink comp="20" pin=0"/></net>

<net id="26"><net_src comp="12" pin="1"/><net_sink comp="20" pin=1"/></net>

<net id="27"><net_src comp="16" pin="1"/><net_sink comp="20" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
		StgValue_5 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|---------|
| Operation|    Functional Unit   |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|---------|
|   call   | grp_maxPooling_fu_20 |    0    |  5.2855 |   504   |   672   |
|----------|----------------------|---------|---------|---------|---------|
|   Total  |                      |    0    |  5.2855 |   504   |   672   |
|----------|----------------------|---------|---------|---------|---------|

Memories:
+-------------------+--------+--------+--------+
|                   |  BRAM  |   FF   |   LUT  |
+-------------------+--------+--------+--------+
|convolutionOutput_V|   267  |    0   |    0   |
|  poolingResult_V  |   67   |    0   |    0   |
+-------------------+--------+--------+--------+
|       Total       |   334  |    0   |    0   |
+-------------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    5   |   504  |   672  |
|   Memory  |   334  |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   334  |    5   |   504  |   672  |
+-----------+--------+--------+--------+--------+
