Summary
======
Overall execution cycle = 17316112
Total execution cycles per core:
- Processor 0 = 16181244
- Processor 1 = 15937641
- Processor 2 = 17316112
- Processor 3 = 16025018
======
Number of compute cycles per core:
- Processor 0 = 10430314
- Processor 1 = 10383276
- Processor 2 = 10430338
- Processor 3 = 10394904
======
Number of load/store instructions per core:
- Processor 0: Load = 1489888, Store = 1007461
- Processor 1: Load = 1485857, Store = 1004611
- Processor 2: Load = 1492629, Store = 1016428
- Processor 3: Load = 1493736, Store = 1009391
======
Number of idle cycles
- Processor 0 = 5750930
- Processor 1 = 5554365
- Processor 2 = 6885774
- Processor 3 = 5630114
======
Data cache miss rate for each core
- Processor 0 = 0.40497303340462226 (1011359/2497349)
- Processor 1 = 0.40472192375087734 (1007947/2490468)
- Processor 2 = 0.4068337227890797 (1020769/2509057)
- Processor 3 = 0.4046642459611518 (1012926/2503127)
======
Amount of Data traffic in bytes on the bus
= 370944
======
Number of invalidations or updates on the bus
= 8287
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 2001456, numSharedAccess = 495893
- Cache 1: numPrivateAccess = 1996454, numSharedAccess = 494014
- Cache 2: numPrivateAccess = 2035241, numSharedAccess = 473816
- Cache 3: numPrivateAccess = 2005382, numSharedAccess = 497745
======
Number of times each state is entered
- Cache 0: numO = 61
- Cache 1: numO = 23
- Cache 2: numO = 11
- Cache 3: numO = 50
