
*** Running vivado
    with args -log design_1_AXI4Stream_IperDecod_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_AXI4Stream_IperDecod_0_1.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_AXI4Stream_IperDecod_0_1.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mconsonni/Utility_Ip_Core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_AXI4Stream_IperDecod_0_1 -part xc7a100tftg256-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tftg256-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 96257
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2417.648 ; gain = 0.000 ; free physical = 6780 ; free virtual = 11856
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_AXI4Stream_IperDecod_0_1' [/home/mconsonni/Desktop/Tesi/Projects/Setup-DSP/DSP-TDC Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_IperDecod_0_1/synth/design_1_AXI4Stream_IperDecod_0_1.vhd:68]
	Parameter FREE_RUNNING bound to: 1 - type: bool 
	Parameter EDGE_CHECK bound to: 0 - type: bool 
	Parameter MD_VS_TD bound to: MD - type: string 
	Parameter TYPE_DECODER bound to: T2B - type: string 
	Parameter TYPE_EDGE_0 bound to: UP - type: string 
	Parameter TYPE_EDGE_1 bound to: UP - type: string 
	Parameter TYPE_EDGE_2 bound to: DN - type: string 
	Parameter TYPE_EDGE_3 bound to: DN - type: string 
	Parameter TYPE_EDGE_5 bound to: DN - type: string 
	Parameter TYPE_EDGE_4 bound to: DN - type: string 
	Parameter TYPE_EDGE_6 bound to: DN - type: string 
	Parameter TYPE_EDGE_7 bound to: DN - type: string 
	Parameter TYPE_EDGE_8 bound to: DN - type: string 
	Parameter TYPE_EDGE_9 bound to: DN - type: string 
	Parameter TYPE_EDGE_10 bound to: DN - type: string 
	Parameter TYPE_EDGE_12 bound to: DN - type: string 
	Parameter TYPE_EDGE_11 bound to: DN - type: string 
	Parameter TYPE_EDGE_13 bound to: DN - type: string 
	Parameter TYPE_EDGE_14 bound to: DN - type: string 
	Parameter TYPE_EDGE_15 bound to: DN - type: string 
	Parameter NUMBER_OF_TDL bound to: 2 - type: integer 
	Parameter BIT_TDL bound to: 480 - type: integer 
	Parameter BIT_BUBBLE bound to: 4 - type: integer 
	Parameter BIT_SUB_INT bound to: 10 - type: integer 
	Parameter DECO_LOG_MAX_INPUT_ENGINE_PIPELINE_0 bound to: 2 - type: integer 
	Parameter DECO_LOG_MAX_INPUT_ENGINE_PIPELINE_1 bound to: 2 - type: integer 
	Parameter DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_0 bound to: 2 - type: integer 
	Parameter DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_1 bound to: 2 - type: integer 
	Parameter DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_2 bound to: 2 - type: integer 
	Parameter DECO_T2B_MAX_INPUT_ENGINE_PIPELINE_3 bound to: 2 - type: integer 
	Parameter SUB_INT_MAX_INPUT_ENGINE_PIPELINE_0 bound to: 2 - type: integer 
	Parameter SUB_INT_MAX_INPUT_ENGINE_PIPELINE_1 bound to: 2 - type: integer 
	Parameter PRINT_FULL_REPORT bound to: 0 - type: bool 
	Parameter OPTIMIZATION_MODE bound to: TIME - type: string 
	Parameter WEIGHT_AREA_VS_TIME_PERCENT bound to: 100 - type: integer 
	Parameter DEBUG_MODE bound to: 1 - type: bool 
	Parameter BIT_PIPE_COARSE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'AXI4Stream_IperDecoder' declared at '/home/mconsonni/Desktop/Tesi/Projects/Setup-DSP/DSP-TDC Setup.gen/sources_1/bd/design_1/ipshared/edb7/hdl/IperDecoder/AXI4Stream_IperDecoder.vhd:83' bound to instance 'U0' of component 'AXI4Stream_IperDecoder' [/home/mconsonni/Desktop/Tesi/Projects/Setup-DSP/DSP-TDC Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_IperDecod_0_1/synth/design_1_AXI4Stream_IperDecod_0_1.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'design_1_AXI4Stream_IperDecod_0_1' (12#1) [/home/mconsonni/Desktop/Tesi/Projects/Setup-DSP/DSP-TDC Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_IperDecod_0_1/synth/design_1_AXI4Stream_IperDecod_0_1.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2417.648 ; gain = 0.000 ; free physical = 6754 ; free virtual = 11831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2423.508 ; gain = 5.859 ; free physical = 6748 ; free virtual = 11825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2423.508 ; gain = 5.859 ; free physical = 6747 ; free virtual = 11825
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2423.508 ; gain = 0.000 ; free physical = 6732 ; free virtual = 11809
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/Setup-DSP/DSP-TDC Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_IperDecod_0_1/src/timing_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/Setup-DSP/DSP-TDC Setup.gen/sources_1/bd/design_1/ip/design_1_AXI4Stream_IperDecod_0_1/src/timing_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/Setup-DSP/DSP-TDC Setup.runs/design_1_AXI4Stream_IperDecod_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/mconsonni/Desktop/Tesi/Projects/Setup-DSP/DSP-TDC Setup.runs/design_1_AXI4Stream_IperDecod_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2588.289 ; gain = 0.000 ; free physical = 6617 ; free virtual = 11694
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2591.258 ; gain = 2.969 ; free physical = 6614 ; free virtual = 11691
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2591.258 ; gain = 173.609 ; free physical = 6665 ; free virtual = 11742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tftg256-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2591.258 ; gain = 173.609 ; free physical = 6665 ; free virtual = 11742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  {/home/mconsonni/Desktop/Tesi/Projects/Setup-DSP/DSP-TDC Setup.runs/design_1_AXI4Stream_IperDecod_0_1_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2591.258 ; gain = 173.609 ; free physical = 6665 ; free virtual = 11742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2591.258 ; gain = 173.609 ; free physical = 6635 ; free virtual = 11714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 8     
	   2 Input    7 Bit       Adders := 14    
	   2 Input    6 Bit       Adders := 30    
	   2 Input    5 Bit       Adders := 60    
	   2 Input    4 Bit       Adders := 120   
	   2 Input    3 Bit       Adders := 240   
	   2 Input    2 Bit       Adders := 480   
+---Registers : 
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 14    
	                6 Bit    Registers := 32    
	                5 Bit    Registers := 60    
	                4 Bit    Registers := 120   
	                3 Bit    Registers := 240   
	                2 Bit    Registers := 480   
	                1 Bit    Registers := 989   
+---Muxes : 
	   2 Input    9 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2591.258 ; gain = 173.609 ; free physical = 6717 ; free virtual = 11802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 2591.258 ; gain = 173.609 ; free physical = 6602 ; free virtual = 11699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2591.258 ; gain = 173.609 ; free physical = 6607 ; free virtual = 11695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 2591.258 ; gain = 173.609 ; free physical = 6601 ; free virtual = 11689
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2591.258 ; gain = 173.609 ; free physical = 6585 ; free virtual = 11673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2591.258 ; gain = 173.609 ; free physical = 6578 ; free virtual = 11666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2591.258 ; gain = 173.609 ; free physical = 6565 ; free virtual = 11666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2591.258 ; gain = 173.609 ; free physical = 6565 ; free virtual = 11666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2591.258 ; gain = 173.609 ; free physical = 6565 ; free virtual = 11666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2591.258 ; gain = 173.609 ; free physical = 6565 ; free virtual = 11666
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                                                                                                                                                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|AXI4Stream_IperDecoder | Inst_AXI4Stream_IperDecoderWrapper/GenMD.Inst_AXI4Stream_MacroDecoderWrapper/Inst_MacroDecoderWrapper_MD/CoarsePipeline.Inst_ShiftRegister_SR/mem_data_reg[9][0]            | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|AXI4Stream_IperDecoder | Inst_AXI4Stream_IperDecoderWrapper/GenMD.Inst_AXI4Stream_MacroDecoderWrapper/Inst_MacroDecoderWrapper_MD/Inst_TreeAdderWrapper_TA/Gen_Step_TA[0].Inst_Step_TA/Valid_out_reg | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    65|
|2     |LUT1   |     2|
|3     |LUT2   |  1605|
|4     |LUT3   |   154|
|5     |LUT4   |   695|
|6     |LUT5   |    60|
|7     |LUT6   |   420|
|8     |SRL16E |     2|
|9     |FDCE   |  2887|
|10    |FDRE   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2591.258 ; gain = 173.609 ; free physical = 6565 ; free virtual = 11666
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2591.258 ; gain = 5.859 ; free physical = 6619 ; free virtual = 11719
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2591.258 ; gain = 173.609 ; free physical = 6619 ; free virtual = 11719
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2591.258 ; gain = 0.000 ; free physical = 6703 ; free virtual = 11803
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2591.258 ; gain = 0.000 ; free physical = 6643 ; free virtual = 11743
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2591.258 ; gain = 173.688 ; free physical = 6791 ; free virtual = 11891
INFO: [Common 17-1381] The checkpoint '/home/mconsonni/Desktop/Tesi/Projects/Setup-DSP/DSP-TDC Setup.runs/design_1_AXI4Stream_IperDecod_0_1_synth_1/design_1_AXI4Stream_IperDecod_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_AXI4Stream_IperDecod_0_1, cache-ID = 4d2a44fe8b035e95
config_ip_cache: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2623.273 ; gain = 0.000 ; free physical = 6712 ; free virtual = 11820
INFO: [Coretcl 2-1174] Renamed 988 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/mconsonni/Desktop/Tesi/Projects/Setup-DSP/DSP-TDC Setup.runs/design_1_AXI4Stream_IperDecod_0_1_synth_1/design_1_AXI4Stream_IperDecod_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_AXI4Stream_IperDecod_0_1_utilization_synth.rpt -pb design_1_AXI4Stream_IperDecod_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 28 11:17:40 2022...
