;redcode
;assert 1
	SPL 0, <402
	CMP -205, <-128
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SLT 721, 700
	ADD @127, @106
	JMP <124, 106
	SUB -17, <-20
	SUB <12, @-10
	SUB <12, @-10
	SUB #172, @70
	JMP <124, 106
	JMP <124, 106
	SLT -17, <-7
	JMZ 271, 10
	SUB <12, @-10
	SUB 5, <100
	JMP 5, @100
	SLT 721, 700
	ADD #172, @70
	MOV 721, 700
	JMP 3, 20
	ADD #172, @70
	JMP 0, #2
	SUB -172, @70
	ADD @3, 0
	JMP -1, @-1
	JMP -1, @-1
	SUB <127, 106
	SLT 721, 700
	CMP -210, 6
	JMP -1, @-1
	JMP -1, @-1
	SUB -1, <-1
	SPL @111, -365
	SLT 721, 700
	SPL 0, <402
	MOV <12, @-10
	JMP 0, #2
	MOV <12, @-10
	CMP -205, <-128
	SPL 0, <402
	SPL 0, <402
	JMP -625
	ADD 240, 60
	JMP @250, @1
	SUB -25, 0
	JMP @250, @1
	MOV <12, @-10
	ADD @127, @106
	SPL 0, <922
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SPL -50
	MOV @-327, @118
	SLT 121, 0
	SUB 211, 60
	SUB 211, 60
	SUB 0, @0
	ADD 10, -30
	CMP 210, 0
	CMP 210, 0
	SUB @-127, 100
	SUB @-127, 100
	SUB @121, 103
	SPL 500, #2
	SPL 500, #2
	SUB 121, 0
	ADD 211, 60
	ADD 10, -30
	ADD #200, 11
	MOV -7, <-20
	MOV -7, <-20
	SUB @121, @-106
	CMP 210, 0
	CMP @121, 106
	ADD 10, -30
	ADD #270, 10
	ADD 10, -30
	MOV -711, <-20
	ADD #270, 10
	ADD #270, 10
	SUB 1, <-1
	SUB 100, <300
	ADD 211, @60
	ADD 211, @60
	ADD 10, -30
	ADD 10, -30
	SUB <500, @2
	SUB <500, @2
	SUB 0, @0
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	SUB 211, 60
	SUB 211, 60
	SUB 211, 60
