INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO_PROJECT/project_HW4/project_HW4.srcs/sources_1/new/clk_Ndiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_Ndiv
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VIVADO_PROJECT/project_HW4/project_HW4.srcs/sim_1/new/tb_clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_clk_div
