######## IP Build Summary Report #######
########################################
#Info only 
########################################
ip_top_module_name = hqm_aqed_pipe
KitVendor          = Intel
KitLibrary         = Intel
ip_version         = 1.0

########################################
# RTL Parameters (info only)
########################################
#RTL Parameter	Value

########################################
# Ports with PortWidth and PortDirection (info only)
########################################
#Port_name	PortWidth	Port_Direction
ap_aqed_data	[(@work.hqm_core_pkg.BITS_AP_AQED_T-1):0]		in
ap_aqed_ready	1		out
ap_aqed_v	1		in
aqed_alarm_down_data	[(@work.hqm_AW_pkg.BITS_AW_ALARM_T-1):0]		out
aqed_alarm_down_ready	1		in
aqed_alarm_down_v	1		out
aqed_alarm_up_data	[(@work.hqm_AW_pkg.BITS_AW_ALARM_T-1):0]		in
aqed_alarm_up_ready	1		out
aqed_alarm_up_v	1		in
aqed_ap_enq_data	[(@work.hqm_core_pkg.BITS_AQED_AP_ENQ_T-1):0]		out
aqed_ap_enq_ready	1		in
aqed_ap_enq_v	1		out
aqed_cfg_req_down	[(@work.hqm_AW_pkg.BITS_CFG_REQ_T-1):0]		out
aqed_cfg_req_down_read	1		out
aqed_cfg_req_down_write	1		out
aqed_cfg_req_up	[(@work.hqm_AW_pkg.BITS_CFG_REQ_T-1):0]		in
aqed_cfg_req_up_read	1		in
aqed_cfg_req_up_write	1		in
aqed_cfg_rsp_down	[(@work.hqm_AW_pkg.BITS_CFG_RSP_T-1):0]		out
aqed_cfg_rsp_down_ack	1		out
aqed_cfg_rsp_up	[(@work.hqm_AW_pkg.BITS_CFG_RSP_T-1):0]		in
aqed_cfg_rsp_up_ack	1		in
aqed_chp_sch_data	[(@work.hqm_core_pkg.BITS_AQED_CHP_SCH_T-1):0]		out
aqed_chp_sch_ready	1		in
aqed_chp_sch_v	1		out
aqed_clk_enable	1		in
aqed_clk_idle	1		out
aqed_lsp_dec_fid_cnt_v	1		out
aqed_lsp_deq_data	[(@work.hqm_core_pkg.BITS_AQED_LSP_DEQ_T-1):0]		out
aqed_lsp_deq_v	1		out
aqed_lsp_fid_cnt_upd_qid	[6:0]		out
aqed_lsp_fid_cnt_upd_v	1		out
aqed_lsp_fid_cnt_upd_val	1		out
aqed_lsp_sch_data	[(@work.hqm_core_pkg.BITS_AQED_LSP_SCH_T-1):0]		out
aqed_lsp_sch_ready	1		in
aqed_lsp_sch_v	1		out
aqed_lsp_stop_atqatm	1		out
aqed_reset_done	1		out
aqed_unit_idle	1		out
aqed_unit_pipeidle	1		out
bcam_AW_bcam_2048x26_cclk	1		out
bcam_AW_bcam_2048x26_cdata	[207:0]		out
bcam_AW_bcam_2048x26_ce	[7:0]		out
bcam_AW_bcam_2048x26_cmatch	[2047:0]		in
bcam_AW_bcam_2048x26_dfx_clk	1		out
bcam_AW_bcam_2048x26_raddr	[7:0]		out
bcam_AW_bcam_2048x26_rclk	1		out
bcam_AW_bcam_2048x26_rdata	[207:0]		in
bcam_AW_bcam_2048x26_re	1		out
bcam_AW_bcam_2048x26_waddr	[63:0]		out
bcam_AW_bcam_2048x26_wclk	1		out
bcam_AW_bcam_2048x26_wdata	[207:0]		out
bcam_AW_bcam_2048x26_we	[7:0]		out
hqm_clk_rptr_rst_sync_b	1		in
hqm_clk_ungate	1		in
hqm_fullrate_clk	1		in
hqm_gated_clk	1		in
hqm_gated_rst_b_active_aqed	1		in
hqm_gated_rst_b_aqed	1		in
hqm_gated_rst_b_done_aqed	1		out
hqm_gated_rst_b_start_aqed	1		in
hqm_gatedclk_enable_and	1		in
hqm_inp_gated_clk	1		in
hqm_inp_gated_rst_b_aqed	1		in
hqm_rst_prep_aqed	1		in
hqm_ungated_clk	1		in
lsp_aqed_cmp_data	[(@work.hqm_core_pkg.BITS_LSP_AQED_CMP_T-1):0]		in
lsp_aqed_cmp_ready	1		out
lsp_aqed_cmp_v	1		in
qed_aqed_enq_data	[(@work.hqm_core_pkg.BITS_QED_AQED_ENQ_T-1):0]		in
qed_aqed_enq_ready	1		out
qed_aqed_enq_v	1		in
rf_aqed_fid_cnt_raddr	[10:0]		out
rf_aqed_fid_cnt_rclk	1		out
rf_aqed_fid_cnt_rclk_rst_n	1		out
rf_aqed_fid_cnt_rdata	[16:0]		in
rf_aqed_fid_cnt_re	1		out
rf_aqed_fid_cnt_waddr	[10:0]		out
rf_aqed_fid_cnt_wclk	1		out
rf_aqed_fid_cnt_wclk_rst_n	1		out
rf_aqed_fid_cnt_wdata	[16:0]		out
rf_aqed_fid_cnt_we	1		out
rf_aqed_fifo_ap_aqed_raddr	[3:0]		out
rf_aqed_fifo_ap_aqed_rclk	1		out
rf_aqed_fifo_ap_aqed_rclk_rst_n	1		out
rf_aqed_fifo_ap_aqed_rdata	[44:0]		in
rf_aqed_fifo_ap_aqed_re	1		out
rf_aqed_fifo_ap_aqed_waddr	[3:0]		out
rf_aqed_fifo_ap_aqed_wclk	1		out
rf_aqed_fifo_ap_aqed_wclk_rst_n	1		out
rf_aqed_fifo_ap_aqed_wdata	[44:0]		out
rf_aqed_fifo_ap_aqed_we	1		out
rf_aqed_fifo_aqed_ap_enq_raddr	[3:0]		out
rf_aqed_fifo_aqed_ap_enq_rclk	1		out
rf_aqed_fifo_aqed_ap_enq_rclk_rst_n	1		out
rf_aqed_fifo_aqed_ap_enq_rdata	[23:0]		in
rf_aqed_fifo_aqed_ap_enq_re	1		out
rf_aqed_fifo_aqed_ap_enq_waddr	[3:0]		out
rf_aqed_fifo_aqed_ap_enq_wclk	1		out
rf_aqed_fifo_aqed_ap_enq_wclk_rst_n	1		out
rf_aqed_fifo_aqed_ap_enq_wdata	[23:0]		out
rf_aqed_fifo_aqed_ap_enq_we	1		out
rf_aqed_fifo_aqed_chp_sch_raddr	[3:0]		out
rf_aqed_fifo_aqed_chp_sch_rclk	1		out
rf_aqed_fifo_aqed_chp_sch_rclk_rst_n	1		out
rf_aqed_fifo_aqed_chp_sch_rdata	[179:0]		in
rf_aqed_fifo_aqed_chp_sch_re	1		out
rf_aqed_fifo_aqed_chp_sch_waddr	[3:0]		out
rf_aqed_fifo_aqed_chp_sch_wclk	1		out
rf_aqed_fifo_aqed_chp_sch_wclk_rst_n	1		out
rf_aqed_fifo_aqed_chp_sch_wdata	[179:0]		out
rf_aqed_fifo_aqed_chp_sch_we	1		out
rf_aqed_fifo_freelist_return_raddr	[3:0]		out
rf_aqed_fifo_freelist_return_rclk	1		out
rf_aqed_fifo_freelist_return_rclk_rst_n	1		out
rf_aqed_fifo_freelist_return_rdata	[31:0]		in
rf_aqed_fifo_freelist_return_re	1		out
rf_aqed_fifo_freelist_return_waddr	[3:0]		out
rf_aqed_fifo_freelist_return_wclk	1		out
rf_aqed_fifo_freelist_return_wclk_rst_n	1		out
rf_aqed_fifo_freelist_return_wdata	[31:0]		out
rf_aqed_fifo_freelist_return_we	1		out
rf_aqed_fifo_lsp_aqed_cmp_raddr	[3:0]		out
rf_aqed_fifo_lsp_aqed_cmp_rclk	1		out
rf_aqed_fifo_lsp_aqed_cmp_rclk_rst_n	1		out
rf_aqed_fifo_lsp_aqed_cmp_rdata	[34:0]		in
rf_aqed_fifo_lsp_aqed_cmp_re	1		out
rf_aqed_fifo_lsp_aqed_cmp_waddr	[3:0]		out
rf_aqed_fifo_lsp_aqed_cmp_wclk	1		out
rf_aqed_fifo_lsp_aqed_cmp_wclk_rst_n	1		out
rf_aqed_fifo_lsp_aqed_cmp_wdata	[34:0]		out
rf_aqed_fifo_lsp_aqed_cmp_we	1		out
rf_aqed_fifo_qed_aqed_enq_fid_raddr	[2:0]		out
rf_aqed_fifo_qed_aqed_enq_fid_rclk	1		out
rf_aqed_fifo_qed_aqed_enq_fid_rclk_rst_n	1		out
rf_aqed_fifo_qed_aqed_enq_fid_rdata	[152:0]		in
rf_aqed_fifo_qed_aqed_enq_fid_re	1		out
rf_aqed_fifo_qed_aqed_enq_fid_waddr	[2:0]		out
rf_aqed_fifo_qed_aqed_enq_fid_wclk	1		out
rf_aqed_fifo_qed_aqed_enq_fid_wclk_rst_n	1		out
rf_aqed_fifo_qed_aqed_enq_fid_wdata	[152:0]		out
rf_aqed_fifo_qed_aqed_enq_fid_we	1		out
rf_aqed_fifo_qed_aqed_enq_raddr	[1:0]		out
rf_aqed_fifo_qed_aqed_enq_rclk	1		out
rf_aqed_fifo_qed_aqed_enq_rclk_rst_n	1		out
rf_aqed_fifo_qed_aqed_enq_rdata	[154:0]		in
rf_aqed_fifo_qed_aqed_enq_re	1		out
rf_aqed_fifo_qed_aqed_enq_waddr	[1:0]		out
rf_aqed_fifo_qed_aqed_enq_wclk	1		out
rf_aqed_fifo_qed_aqed_enq_wclk_rst_n	1		out
rf_aqed_fifo_qed_aqed_enq_wdata	[154:0]		out
rf_aqed_fifo_qed_aqed_enq_we	1		out
rf_aqed_ll_cnt_pri0_raddr	[10:0]		out
rf_aqed_ll_cnt_pri0_rclk	1		out
rf_aqed_ll_cnt_pri0_rclk_rst_n	1		out
rf_aqed_ll_cnt_pri0_rdata	[15:0]		in
rf_aqed_ll_cnt_pri0_re	1		out
rf_aqed_ll_cnt_pri0_waddr	[10:0]		out
rf_aqed_ll_cnt_pri0_wclk	1		out
rf_aqed_ll_cnt_pri0_wclk_rst_n	1		out
rf_aqed_ll_cnt_pri0_wdata	[15:0]		out
rf_aqed_ll_cnt_pri0_we	1		out
rf_aqed_ll_cnt_pri1_raddr	[10:0]		out
rf_aqed_ll_cnt_pri1_rclk	1		out
rf_aqed_ll_cnt_pri1_rclk_rst_n	1		out
rf_aqed_ll_cnt_pri1_rdata	[15:0]		in
rf_aqed_ll_cnt_pri1_re	1		out
rf_aqed_ll_cnt_pri1_waddr	[10:0]		out
rf_aqed_ll_cnt_pri1_wclk	1		out
rf_aqed_ll_cnt_pri1_wclk_rst_n	1		out
rf_aqed_ll_cnt_pri1_wdata	[15:0]		out
rf_aqed_ll_cnt_pri1_we	1		out
rf_aqed_ll_cnt_pri2_raddr	[10:0]		out
rf_aqed_ll_cnt_pri2_rclk	1		out
rf_aqed_ll_cnt_pri2_rclk_rst_n	1		out
rf_aqed_ll_cnt_pri2_rdata	[15:0]		in
rf_aqed_ll_cnt_pri2_re	1		out
rf_aqed_ll_cnt_pri2_waddr	[10:0]		out
rf_aqed_ll_cnt_pri2_wclk	1		out
rf_aqed_ll_cnt_pri2_wclk_rst_n	1		out
rf_aqed_ll_cnt_pri2_wdata	[15:0]		out
rf_aqed_ll_cnt_pri2_we	1		out
rf_aqed_ll_cnt_pri3_raddr	[10:0]		out
rf_aqed_ll_cnt_pri3_rclk	1		out
rf_aqed_ll_cnt_pri3_rclk_rst_n	1		out
rf_aqed_ll_cnt_pri3_rdata	[15:0]		in
rf_aqed_ll_cnt_pri3_re	1		out
rf_aqed_ll_cnt_pri3_waddr	[10:0]		out
rf_aqed_ll_cnt_pri3_wclk	1		out
rf_aqed_ll_cnt_pri3_wclk_rst_n	1		out
rf_aqed_ll_cnt_pri3_wdata	[15:0]		out
rf_aqed_ll_cnt_pri3_we	1		out
rf_aqed_ll_qe_hp_pri0_raddr	[10:0]		out
rf_aqed_ll_qe_hp_pri0_rclk	1		out
rf_aqed_ll_qe_hp_pri0_rclk_rst_n	1		out
rf_aqed_ll_qe_hp_pri0_rdata	[13:0]		in
rf_aqed_ll_qe_hp_pri0_re	1		out
rf_aqed_ll_qe_hp_pri0_waddr	[10:0]		out
rf_aqed_ll_qe_hp_pri0_wclk	1		out
rf_aqed_ll_qe_hp_pri0_wclk_rst_n	1		out
rf_aqed_ll_qe_hp_pri0_wdata	[13:0]		out
rf_aqed_ll_qe_hp_pri0_we	1		out
rf_aqed_ll_qe_hp_pri1_raddr	[10:0]		out
rf_aqed_ll_qe_hp_pri1_rclk	1		out
rf_aqed_ll_qe_hp_pri1_rclk_rst_n	1		out
rf_aqed_ll_qe_hp_pri1_rdata	[13:0]		in
rf_aqed_ll_qe_hp_pri1_re	1		out
rf_aqed_ll_qe_hp_pri1_waddr	[10:0]		out
rf_aqed_ll_qe_hp_pri1_wclk	1		out
rf_aqed_ll_qe_hp_pri1_wclk_rst_n	1		out
rf_aqed_ll_qe_hp_pri1_wdata	[13:0]		out
rf_aqed_ll_qe_hp_pri1_we	1		out
rf_aqed_ll_qe_hp_pri2_raddr	[10:0]		out
rf_aqed_ll_qe_hp_pri2_rclk	1		out
rf_aqed_ll_qe_hp_pri2_rclk_rst_n	1		out
rf_aqed_ll_qe_hp_pri2_rdata	[13:0]		in
rf_aqed_ll_qe_hp_pri2_re	1		out
rf_aqed_ll_qe_hp_pri2_waddr	[10:0]		out
rf_aqed_ll_qe_hp_pri2_wclk	1		out
rf_aqed_ll_qe_hp_pri2_wclk_rst_n	1		out
rf_aqed_ll_qe_hp_pri2_wdata	[13:0]		out
rf_aqed_ll_qe_hp_pri2_we	1		out
rf_aqed_ll_qe_hp_pri3_raddr	[10:0]		out
rf_aqed_ll_qe_hp_pri3_rclk	1		out
rf_aqed_ll_qe_hp_pri3_rclk_rst_n	1		out
rf_aqed_ll_qe_hp_pri3_rdata	[13:0]		in
rf_aqed_ll_qe_hp_pri3_re	1		out
rf_aqed_ll_qe_hp_pri3_waddr	[10:0]		out
rf_aqed_ll_qe_hp_pri3_wclk	1		out
rf_aqed_ll_qe_hp_pri3_wclk_rst_n	1		out
rf_aqed_ll_qe_hp_pri3_wdata	[13:0]		out
rf_aqed_ll_qe_hp_pri3_we	1		out
rf_aqed_ll_qe_tp_pri0_raddr	[10:0]		out
rf_aqed_ll_qe_tp_pri0_rclk	1		out
rf_aqed_ll_qe_tp_pri0_rclk_rst_n	1		out
rf_aqed_ll_qe_tp_pri0_rdata	[13:0]		in
rf_aqed_ll_qe_tp_pri0_re	1		out
rf_aqed_ll_qe_tp_pri0_waddr	[10:0]		out
rf_aqed_ll_qe_tp_pri0_wclk	1		out
rf_aqed_ll_qe_tp_pri0_wclk_rst_n	1		out
rf_aqed_ll_qe_tp_pri0_wdata	[13:0]		out
rf_aqed_ll_qe_tp_pri0_we	1		out
rf_aqed_ll_qe_tp_pri1_raddr	[10:0]		out
rf_aqed_ll_qe_tp_pri1_rclk	1		out
rf_aqed_ll_qe_tp_pri1_rclk_rst_n	1		out
rf_aqed_ll_qe_tp_pri1_rdata	[13:0]		in
rf_aqed_ll_qe_tp_pri1_re	1		out
rf_aqed_ll_qe_tp_pri1_waddr	[10:0]		out
rf_aqed_ll_qe_tp_pri1_wclk	1		out
rf_aqed_ll_qe_tp_pri1_wclk_rst_n	1		out
rf_aqed_ll_qe_tp_pri1_wdata	[13:0]		out
rf_aqed_ll_qe_tp_pri1_we	1		out
rf_aqed_ll_qe_tp_pri2_raddr	[10:0]		out
rf_aqed_ll_qe_tp_pri2_rclk	1		out
rf_aqed_ll_qe_tp_pri2_rclk_rst_n	1		out
rf_aqed_ll_qe_tp_pri2_rdata	[13:0]		in
rf_aqed_ll_qe_tp_pri2_re	1		out
rf_aqed_ll_qe_tp_pri2_waddr	[10:0]		out
rf_aqed_ll_qe_tp_pri2_wclk	1		out
rf_aqed_ll_qe_tp_pri2_wclk_rst_n	1		out
rf_aqed_ll_qe_tp_pri2_wdata	[13:0]		out
rf_aqed_ll_qe_tp_pri2_we	1		out
rf_aqed_ll_qe_tp_pri3_raddr	[10:0]		out
rf_aqed_ll_qe_tp_pri3_rclk	1		out
rf_aqed_ll_qe_tp_pri3_rclk_rst_n	1		out
rf_aqed_ll_qe_tp_pri3_rdata	[13:0]		in
rf_aqed_ll_qe_tp_pri3_re	1		out
rf_aqed_ll_qe_tp_pri3_waddr	[10:0]		out
rf_aqed_ll_qe_tp_pri3_wclk	1		out
rf_aqed_ll_qe_tp_pri3_wclk_rst_n	1		out
rf_aqed_ll_qe_tp_pri3_wdata	[13:0]		out
rf_aqed_ll_qe_tp_pri3_we	1		out
rf_aqed_qid_cnt_raddr	[4:0]		out
rf_aqed_qid_cnt_rclk	1		out
rf_aqed_qid_cnt_rclk_rst_n	1		out
rf_aqed_qid_cnt_rdata	[14:0]		in
rf_aqed_qid_cnt_re	1		out
rf_aqed_qid_cnt_waddr	[4:0]		out
rf_aqed_qid_cnt_wclk	1		out
rf_aqed_qid_cnt_wclk_rst_n	1		out
rf_aqed_qid_cnt_wdata	[14:0]		out
rf_aqed_qid_cnt_we	1		out
rf_aqed_qid_fid_limit_raddr	[4:0]		out
rf_aqed_qid_fid_limit_rclk	1		out
rf_aqed_qid_fid_limit_rclk_rst_n	1		out
rf_aqed_qid_fid_limit_rdata	[13:0]		in
rf_aqed_qid_fid_limit_re	1		out
rf_aqed_qid_fid_limit_waddr	[4:0]		out
rf_aqed_qid_fid_limit_wclk	1		out
rf_aqed_qid_fid_limit_wclk_rst_n	1		out
rf_aqed_qid_fid_limit_wdata	[13:0]		out
rf_aqed_qid_fid_limit_we	1		out
rf_rx_sync_qed_aqed_enq_raddr	[1:0]		out
rf_rx_sync_qed_aqed_enq_rclk	1		out
rf_rx_sync_qed_aqed_enq_rclk_rst_n	1		out
rf_rx_sync_qed_aqed_enq_rdata	[138:0]		in
rf_rx_sync_qed_aqed_enq_re	1		out
rf_rx_sync_qed_aqed_enq_waddr	[1:0]		out
rf_rx_sync_qed_aqed_enq_wclk	1		out
rf_rx_sync_qed_aqed_enq_wclk_rst_n	1		out
rf_rx_sync_qed_aqed_enq_wdata	[138:0]		out
rf_rx_sync_qed_aqed_enq_we	1		out
sr_aqed_addr	[10:0]		out
sr_aqed_clk	1		out
sr_aqed_clk_rst_n	1		out
sr_aqed_freelist_addr	[10:0]		out
sr_aqed_freelist_clk	1		out
sr_aqed_freelist_clk_rst_n	1		out
sr_aqed_freelist_rdata	[15:0]		in
sr_aqed_freelist_re	1		out
sr_aqed_freelist_wdata	[15:0]		out
sr_aqed_freelist_we	1		out
sr_aqed_ll_qe_hpnxt_addr	[10:0]		out
sr_aqed_ll_qe_hpnxt_clk	1		out
sr_aqed_ll_qe_hpnxt_clk_rst_n	1		out
sr_aqed_ll_qe_hpnxt_rdata	[15:0]		in
sr_aqed_ll_qe_hpnxt_re	1		out
sr_aqed_ll_qe_hpnxt_wdata	[15:0]		out
sr_aqed_ll_qe_hpnxt_we	1		out
sr_aqed_rdata	[138:0]		in
sr_aqed_re	1		out
sr_aqed_wdata	[138:0]		out
sr_aqed_we	1		out

########################################
# Non-standard Interfaces Ports (info only)
########################################
ap_aqed_data
ap_aqed_ready
ap_aqed_v
aqed_alarm_down_data
aqed_alarm_down_ready
aqed_alarm_down_v
aqed_alarm_up_data
aqed_alarm_up_ready
aqed_alarm_up_v
aqed_ap_enq_data
aqed_ap_enq_ready
aqed_ap_enq_v
aqed_cfg_req_down
aqed_cfg_req_down_read
aqed_cfg_req_down_write
aqed_cfg_req_up
aqed_cfg_req_up_read
aqed_cfg_req_up_write
aqed_cfg_rsp_down
aqed_cfg_rsp_down_ack
aqed_cfg_rsp_up
aqed_cfg_rsp_up_ack
aqed_chp_sch_data
aqed_chp_sch_ready
aqed_chp_sch_v
aqed_clk_enable
aqed_clk_idle
aqed_lsp_dec_fid_cnt_v
aqed_lsp_deq_data
aqed_lsp_deq_v
aqed_lsp_fid_cnt_upd_qid
aqed_lsp_fid_cnt_upd_v
aqed_lsp_fid_cnt_upd_val
aqed_lsp_sch_data
aqed_lsp_sch_ready
aqed_lsp_sch_v
aqed_lsp_stop_atqatm
aqed_reset_done
aqed_unit_idle
aqed_unit_pipeidle
bcam_AW_bcam_2048x26_cclk
bcam_AW_bcam_2048x26_cdata
bcam_AW_bcam_2048x26_ce
bcam_AW_bcam_2048x26_cmatch
bcam_AW_bcam_2048x26_dfx_clk
bcam_AW_bcam_2048x26_raddr
bcam_AW_bcam_2048x26_rclk
bcam_AW_bcam_2048x26_rdata
bcam_AW_bcam_2048x26_re
bcam_AW_bcam_2048x26_waddr
bcam_AW_bcam_2048x26_wclk
bcam_AW_bcam_2048x26_wdata
bcam_AW_bcam_2048x26_we
hqm_clk_rptr_rst_sync_b
hqm_clk_ungate
hqm_fullrate_clk
hqm_gated_clk
hqm_gated_rst_b_active_aqed
hqm_gated_rst_b_aqed
hqm_gated_rst_b_done_aqed
hqm_gated_rst_b_start_aqed
hqm_gatedclk_enable_and
hqm_inp_gated_clk
hqm_inp_gated_rst_b_aqed
hqm_rst_prep_aqed
hqm_ungated_clk
lsp_aqed_cmp_data
lsp_aqed_cmp_ready
lsp_aqed_cmp_v
qed_aqed_enq_data
qed_aqed_enq_ready
qed_aqed_enq_v
rf_aqed_fid_cnt_raddr
rf_aqed_fid_cnt_rclk
rf_aqed_fid_cnt_rclk_rst_n
rf_aqed_fid_cnt_rdata
rf_aqed_fid_cnt_re
rf_aqed_fid_cnt_waddr
rf_aqed_fid_cnt_wclk
rf_aqed_fid_cnt_wclk_rst_n
rf_aqed_fid_cnt_wdata
rf_aqed_fid_cnt_we
rf_aqed_fifo_ap_aqed_raddr
rf_aqed_fifo_ap_aqed_rclk
rf_aqed_fifo_ap_aqed_rclk_rst_n
rf_aqed_fifo_ap_aqed_rdata
rf_aqed_fifo_ap_aqed_re
rf_aqed_fifo_ap_aqed_waddr
rf_aqed_fifo_ap_aqed_wclk
rf_aqed_fifo_ap_aqed_wclk_rst_n
rf_aqed_fifo_ap_aqed_wdata
rf_aqed_fifo_ap_aqed_we
rf_aqed_fifo_aqed_ap_enq_raddr
rf_aqed_fifo_aqed_ap_enq_rclk
rf_aqed_fifo_aqed_ap_enq_rclk_rst_n
rf_aqed_fifo_aqed_ap_enq_rdata
rf_aqed_fifo_aqed_ap_enq_re
rf_aqed_fifo_aqed_ap_enq_waddr
rf_aqed_fifo_aqed_ap_enq_wclk
rf_aqed_fifo_aqed_ap_enq_wclk_rst_n
rf_aqed_fifo_aqed_ap_enq_wdata
rf_aqed_fifo_aqed_ap_enq_we
rf_aqed_fifo_aqed_chp_sch_raddr
rf_aqed_fifo_aqed_chp_sch_rclk
rf_aqed_fifo_aqed_chp_sch_rclk_rst_n
rf_aqed_fifo_aqed_chp_sch_rdata
rf_aqed_fifo_aqed_chp_sch_re
rf_aqed_fifo_aqed_chp_sch_waddr
rf_aqed_fifo_aqed_chp_sch_wclk
rf_aqed_fifo_aqed_chp_sch_wclk_rst_n
rf_aqed_fifo_aqed_chp_sch_wdata
rf_aqed_fifo_aqed_chp_sch_we
rf_aqed_fifo_freelist_return_raddr
rf_aqed_fifo_freelist_return_rclk
rf_aqed_fifo_freelist_return_rclk_rst_n
rf_aqed_fifo_freelist_return_rdata
rf_aqed_fifo_freelist_return_re
rf_aqed_fifo_freelist_return_waddr
rf_aqed_fifo_freelist_return_wclk
rf_aqed_fifo_freelist_return_wclk_rst_n
rf_aqed_fifo_freelist_return_wdata
rf_aqed_fifo_freelist_return_we
rf_aqed_fifo_lsp_aqed_cmp_raddr
rf_aqed_fifo_lsp_aqed_cmp_rclk
rf_aqed_fifo_lsp_aqed_cmp_rclk_rst_n
rf_aqed_fifo_lsp_aqed_cmp_rdata
rf_aqed_fifo_lsp_aqed_cmp_re
rf_aqed_fifo_lsp_aqed_cmp_waddr
rf_aqed_fifo_lsp_aqed_cmp_wclk
rf_aqed_fifo_lsp_aqed_cmp_wclk_rst_n
rf_aqed_fifo_lsp_aqed_cmp_wdata
rf_aqed_fifo_lsp_aqed_cmp_we
rf_aqed_fifo_qed_aqed_enq_fid_raddr
rf_aqed_fifo_qed_aqed_enq_fid_rclk
rf_aqed_fifo_qed_aqed_enq_fid_rclk_rst_n
rf_aqed_fifo_qed_aqed_enq_fid_rdata
rf_aqed_fifo_qed_aqed_enq_fid_re
rf_aqed_fifo_qed_aqed_enq_fid_waddr
rf_aqed_fifo_qed_aqed_enq_fid_wclk
rf_aqed_fifo_qed_aqed_enq_fid_wclk_rst_n
rf_aqed_fifo_qed_aqed_enq_fid_wdata
rf_aqed_fifo_qed_aqed_enq_fid_we
rf_aqed_fifo_qed_aqed_enq_raddr
rf_aqed_fifo_qed_aqed_enq_rclk
rf_aqed_fifo_qed_aqed_enq_rclk_rst_n
rf_aqed_fifo_qed_aqed_enq_rdata
rf_aqed_fifo_qed_aqed_enq_re
rf_aqed_fifo_qed_aqed_enq_waddr
rf_aqed_fifo_qed_aqed_enq_wclk
rf_aqed_fifo_qed_aqed_enq_wclk_rst_n
rf_aqed_fifo_qed_aqed_enq_wdata
rf_aqed_fifo_qed_aqed_enq_we
rf_aqed_ll_cnt_pri0_raddr
rf_aqed_ll_cnt_pri0_rclk
rf_aqed_ll_cnt_pri0_rclk_rst_n
rf_aqed_ll_cnt_pri0_rdata
rf_aqed_ll_cnt_pri0_re
rf_aqed_ll_cnt_pri0_waddr
rf_aqed_ll_cnt_pri0_wclk
rf_aqed_ll_cnt_pri0_wclk_rst_n
rf_aqed_ll_cnt_pri0_wdata
rf_aqed_ll_cnt_pri0_we
rf_aqed_ll_cnt_pri1_raddr
rf_aqed_ll_cnt_pri1_rclk
rf_aqed_ll_cnt_pri1_rclk_rst_n
rf_aqed_ll_cnt_pri1_rdata
rf_aqed_ll_cnt_pri1_re
rf_aqed_ll_cnt_pri1_waddr
rf_aqed_ll_cnt_pri1_wclk
rf_aqed_ll_cnt_pri1_wclk_rst_n
rf_aqed_ll_cnt_pri1_wdata
rf_aqed_ll_cnt_pri1_we
rf_aqed_ll_cnt_pri2_raddr
rf_aqed_ll_cnt_pri2_rclk
rf_aqed_ll_cnt_pri2_rclk_rst_n
rf_aqed_ll_cnt_pri2_rdata
rf_aqed_ll_cnt_pri2_re
rf_aqed_ll_cnt_pri2_waddr
rf_aqed_ll_cnt_pri2_wclk
rf_aqed_ll_cnt_pri2_wclk_rst_n
rf_aqed_ll_cnt_pri2_wdata
rf_aqed_ll_cnt_pri2_we
rf_aqed_ll_cnt_pri3_raddr
rf_aqed_ll_cnt_pri3_rclk
rf_aqed_ll_cnt_pri3_rclk_rst_n
rf_aqed_ll_cnt_pri3_rdata
rf_aqed_ll_cnt_pri3_re
rf_aqed_ll_cnt_pri3_waddr
rf_aqed_ll_cnt_pri3_wclk
rf_aqed_ll_cnt_pri3_wclk_rst_n
rf_aqed_ll_cnt_pri3_wdata
rf_aqed_ll_cnt_pri3_we
rf_aqed_ll_qe_hp_pri0_raddr
rf_aqed_ll_qe_hp_pri0_rclk
rf_aqed_ll_qe_hp_pri0_rclk_rst_n
rf_aqed_ll_qe_hp_pri0_rdata
rf_aqed_ll_qe_hp_pri0_re
rf_aqed_ll_qe_hp_pri0_waddr
rf_aqed_ll_qe_hp_pri0_wclk
rf_aqed_ll_qe_hp_pri0_wclk_rst_n
rf_aqed_ll_qe_hp_pri0_wdata
rf_aqed_ll_qe_hp_pri0_we
rf_aqed_ll_qe_hp_pri1_raddr
rf_aqed_ll_qe_hp_pri1_rclk
rf_aqed_ll_qe_hp_pri1_rclk_rst_n
rf_aqed_ll_qe_hp_pri1_rdata
rf_aqed_ll_qe_hp_pri1_re
rf_aqed_ll_qe_hp_pri1_waddr
rf_aqed_ll_qe_hp_pri1_wclk
rf_aqed_ll_qe_hp_pri1_wclk_rst_n
rf_aqed_ll_qe_hp_pri1_wdata
rf_aqed_ll_qe_hp_pri1_we
rf_aqed_ll_qe_hp_pri2_raddr
rf_aqed_ll_qe_hp_pri2_rclk
rf_aqed_ll_qe_hp_pri2_rclk_rst_n
rf_aqed_ll_qe_hp_pri2_rdata
rf_aqed_ll_qe_hp_pri2_re
rf_aqed_ll_qe_hp_pri2_waddr
rf_aqed_ll_qe_hp_pri2_wclk
rf_aqed_ll_qe_hp_pri2_wclk_rst_n
rf_aqed_ll_qe_hp_pri2_wdata
rf_aqed_ll_qe_hp_pri2_we
rf_aqed_ll_qe_hp_pri3_raddr
rf_aqed_ll_qe_hp_pri3_rclk
rf_aqed_ll_qe_hp_pri3_rclk_rst_n
rf_aqed_ll_qe_hp_pri3_rdata
rf_aqed_ll_qe_hp_pri3_re
rf_aqed_ll_qe_hp_pri3_waddr
rf_aqed_ll_qe_hp_pri3_wclk
rf_aqed_ll_qe_hp_pri3_wclk_rst_n
rf_aqed_ll_qe_hp_pri3_wdata
rf_aqed_ll_qe_hp_pri3_we
rf_aqed_ll_qe_tp_pri0_raddr
rf_aqed_ll_qe_tp_pri0_rclk
rf_aqed_ll_qe_tp_pri0_rclk_rst_n
rf_aqed_ll_qe_tp_pri0_rdata
rf_aqed_ll_qe_tp_pri0_re
rf_aqed_ll_qe_tp_pri0_waddr
rf_aqed_ll_qe_tp_pri0_wclk
rf_aqed_ll_qe_tp_pri0_wclk_rst_n
rf_aqed_ll_qe_tp_pri0_wdata
rf_aqed_ll_qe_tp_pri0_we
rf_aqed_ll_qe_tp_pri1_raddr
rf_aqed_ll_qe_tp_pri1_rclk
rf_aqed_ll_qe_tp_pri1_rclk_rst_n
rf_aqed_ll_qe_tp_pri1_rdata
rf_aqed_ll_qe_tp_pri1_re
rf_aqed_ll_qe_tp_pri1_waddr
rf_aqed_ll_qe_tp_pri1_wclk
rf_aqed_ll_qe_tp_pri1_wclk_rst_n
rf_aqed_ll_qe_tp_pri1_wdata
rf_aqed_ll_qe_tp_pri1_we
rf_aqed_ll_qe_tp_pri2_raddr
rf_aqed_ll_qe_tp_pri2_rclk
rf_aqed_ll_qe_tp_pri2_rclk_rst_n
rf_aqed_ll_qe_tp_pri2_rdata
rf_aqed_ll_qe_tp_pri2_re
rf_aqed_ll_qe_tp_pri2_waddr
rf_aqed_ll_qe_tp_pri2_wclk
rf_aqed_ll_qe_tp_pri2_wclk_rst_n
rf_aqed_ll_qe_tp_pri2_wdata
rf_aqed_ll_qe_tp_pri2_we
rf_aqed_ll_qe_tp_pri3_raddr
rf_aqed_ll_qe_tp_pri3_rclk
rf_aqed_ll_qe_tp_pri3_rclk_rst_n
rf_aqed_ll_qe_tp_pri3_rdata
rf_aqed_ll_qe_tp_pri3_re
rf_aqed_ll_qe_tp_pri3_waddr
rf_aqed_ll_qe_tp_pri3_wclk
rf_aqed_ll_qe_tp_pri3_wclk_rst_n
rf_aqed_ll_qe_tp_pri3_wdata
rf_aqed_ll_qe_tp_pri3_we
rf_aqed_qid_cnt_raddr
rf_aqed_qid_cnt_rclk
rf_aqed_qid_cnt_rclk_rst_n
rf_aqed_qid_cnt_rdata
rf_aqed_qid_cnt_re
rf_aqed_qid_cnt_waddr
rf_aqed_qid_cnt_wclk
rf_aqed_qid_cnt_wclk_rst_n
rf_aqed_qid_cnt_wdata
rf_aqed_qid_cnt_we
rf_aqed_qid_fid_limit_raddr
rf_aqed_qid_fid_limit_rclk
rf_aqed_qid_fid_limit_rclk_rst_n
rf_aqed_qid_fid_limit_rdata
rf_aqed_qid_fid_limit_re
rf_aqed_qid_fid_limit_waddr
rf_aqed_qid_fid_limit_wclk
rf_aqed_qid_fid_limit_wclk_rst_n
rf_aqed_qid_fid_limit_wdata
rf_aqed_qid_fid_limit_we
rf_rx_sync_qed_aqed_enq_raddr
rf_rx_sync_qed_aqed_enq_rclk
rf_rx_sync_qed_aqed_enq_rclk_rst_n
rf_rx_sync_qed_aqed_enq_rdata
rf_rx_sync_qed_aqed_enq_re
rf_rx_sync_qed_aqed_enq_waddr
rf_rx_sync_qed_aqed_enq_wclk
rf_rx_sync_qed_aqed_enq_wclk_rst_n
rf_rx_sync_qed_aqed_enq_wdata
rf_rx_sync_qed_aqed_enq_we
sr_aqed_addr
sr_aqed_clk
sr_aqed_clk_rst_n
sr_aqed_freelist_addr
sr_aqed_freelist_clk
sr_aqed_freelist_clk_rst_n
sr_aqed_freelist_rdata
sr_aqed_freelist_re
sr_aqed_freelist_wdata
sr_aqed_freelist_we
sr_aqed_ll_qe_hpnxt_addr
sr_aqed_ll_qe_hpnxt_clk
sr_aqed_ll_qe_hpnxt_clk_rst_n
sr_aqed_ll_qe_hpnxt_rdata
sr_aqed_ll_qe_hpnxt_re
sr_aqed_ll_qe_hpnxt_wdata
sr_aqed_ll_qe_hpnxt_we
sr_aqed_rdata
sr_aqed_re
sr_aqed_wdata
sr_aqed_we

#########################################################################
# Non-standard Interfaces Ports with IfUnconnected attribute 
#########################################################################

#########################################################################
# Non-standard Interfaces Ports with user defined tags 
#########################################################################

#########################################################################
# Statistics                                                            
# Num Standard               : 0                                 
# Num AdHoc                  : 323                               
# Num AdHoc (attribute)      : 0                          
# Num AdHoc (user tagged)    : 0                          
#########################################################################
