INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jimp/class/vhdl_fpgas/labs/2022/BRAM_sim/Vivado/BRAM_sim/BRAM_sim/BRAM_sim.sim/sim_1/impl/timing/xsim/PNL_BRAM_instance_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_one_port_ram_sync
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jimp/class/vhdl_fpgas/labs/2022/BRAM_sim/VHDL/BRAM_simulation_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PNL_BRAM_instance_tb
