---
content_type: page
parent_title: 2.6 Directed Acyclic Graphs (DAGs) & Scheduling
parent_uid: 30a03ec2-6577-751d-fb8c-5b6d0813ce12
title: 2.6 Directed Acyclic Graphs (DAGs) & Scheduling
uid: 73fc19ce-f8be-1c05-1665-3a1d3df499ce
---

*   [<Scheduling Prerequisites]({{< baseurl >}}/pages/structures/tp7-1/vertical-cb2dbc0f9d11)
*   [2.6.1DAGs: Video]({{< baseurl >}}/pages/structures/tp7-1)
*   [2.6.2DAGs]({{< baseurl >}}/pages/structures/tp7-1/vertical-dcde59c77eab)
*   [2.6.3Scheduling: Video]({{< baseurl >}}/pages/structures/tp7-1/vertical-0b187f2dedb6)
*   [2.6.4Scheduling Prerequisites]({{< baseurl >}}/pages/structures/tp7-1/vertical-cb2dbc0f9d11)
*   [2.6.5Time versus Processors: Video]({{< baseurl >}}/pages/structures/tp7-1/vertical-ce9e54c9d251)
*   [2.6.6Processor Time Bounds]({{< baseurl >}}/pages/structures/tp7-1/vertical-a69125071411)
*   [2.6.7The Divisibility DAG]({{< baseurl >}}/pages/structures/tp7-1/vertical-839e7a19a176)
*   [\>Processor Time Bounds]({{< baseurl >}}/pages/structures/tp7-1/vertical-a69125071411)

Time versus Processors
----------------------

{{< resource 40f030f8-5442-33fd-edf3-85a464827bc5 >}}

*   [BackScheduling Prerequisites]({{< baseurl >}}/pages/structures/tp7-1/vertical-cb2dbc0f9d11)
*   [ContinueProcessor Time Bounds]({{< baseurl >}}/pages/structures/tp7-1/vertical-a69125071411)