Fitter report for LiveDesign
Wed Jan 12 16:29:40 2005
Version 4.2 Build 156 11/29/2004 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Fitter Device Options
  5. Fitter Equations
  6. Pin-Out File
  7. Fitter Resource Usage Summary
  8. Input Pins
  9. Output Pins
 10. I/O Bank Usage
 11. All Package Pins
 12. Output Pin Default Load For Reported TCO
 13. Fitter Resource Utilization by Entity
 14. Delay Chain Summary
 15. Pad To Core Delay Chain Fanout
 16. Non-Global High Fan-Out Signals
 17. Interconnect Usage Summary
 18. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+-----------------------------------------------------------------+
; Fitter Summary                                                  ;
+-----------------------+-----------------------------------------+
; Fitter Status         ; Successful - Wed Jan 12 16:29:40 2005   ;
; Quartus II Version    ; 4.2 Build 156 11/29/2004 SJ Web Edition ;
; Revision Name         ; LiveDesign                              ;
; Top-level Entity Name ; LEDtest                                 ;
; Family                ; Cyclone                                 ;
; Device                ; EP1C12F324C8                            ;
; Timing Models         ; Final                                   ;
; Total logic elements  ; 0 / 12,060 ( 0 % )                      ;
; Total pins            ; 16 / 249 ( 6 % )                        ;
; Total virtual pins    ; 0                                       ;
; Total memory bits     ; 0 / 239,616 ( 0 % )                     ;
; Total PLLs            ; 0 / 2 ( 0 % )                           ;
+-----------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                      ;
+----------------------------------------------------+--------------------------------+--------------------------------+
; Option                                             ; Setting                        ; Default Value                  ;
+----------------------------------------------------+--------------------------------+--------------------------------+
; Device                                             ; EP1C12F324C8                   ;                                ;
; Use smart compilation                              ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                           ; 1.0                            ; 1.0                            ;
; Optimize Hold Timing                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Fast-Corner Timing                        ; Off                            ; Off                            ;
; Optimize Timing                                    ; Normal compilation             ; Normal compilation             ;
; Optimize IOC Register Placement for Timing         ; On                             ; On                             ;
; Limit to One Fitting Attempt                       ; Off                            ; Off                            ;
; Final Placement Optimizations                      ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                      ; 1                              ; 1                              ;
; Slow Slew Rate                                     ; Off                            ; Off                            ;
; PCI I/O                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                 ; Off                            ; Off                            ;
; Auto Packed Registers -- Cyclone                   ; Auto                           ; Auto                           ;
; Auto Delay Chains                                  ; On                             ; On                             ;
; Auto Merge PLLs                                    ; On                             ; On                             ;
; Perform Physical Synthesis for Combinational Logic ; Off                            ; Off                            ;
; Perform Register Duplication                       ; Off                            ; Off                            ;
; Perform Register Retiming                          ; Off                            ; Off                            ;
; Fitter Effort                                      ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                    ; Normal                         ; Normal                         ;
; Logic Cell Insertion - Logic Duplication           ; Auto                           ; Auto                           ;
; Auto Register Duplication                          ; Off                            ; Off                            ;
; Auto Global Clock                                  ; On                             ; On                             ;
; Auto Global Register Control Signals               ; On                             ; On                             ;
+----------------------------------------------------+--------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------+
; Fitter Device Options                                                                  ;
+----------------------------------------------+-----------------------------------------+
; Option                                       ; Setting                                 ;
+----------------------------------------------+-----------------------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                                     ;
; Enable device-wide reset (DEV_CLRn)          ; Off                                     ;
; Enable device-wide output enable (DEV_OE)    ; Off                                     ;
; Enable INIT_DONE output                      ; Off                                     ;
; Configuration scheme                         ; Active Serial                           ;
; Error detection CRC                          ; Off                                     ;
; Reserve ASDO pin after configuration.        ; As output driving an unspecified signal ;
; Reserve all unused pins                      ; As input tri-stated                     ;
; Base pin-out file on sameframe device        ; Off                                     ;
+----------------------------------------------+-----------------------------------------+


+------------------+
; Fitter Equations ;
+------------------+
The equations can be found in C:/quartus2we/Class127B/LabSolutions/Lab1.2/LiveDesign.fit.eqn.


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/quartus2we/Class127B/LabSolutions/Lab1.2/LiveDesign.pin.


+---------------------------------------------------------------+
; Fitter Resource Usage Summary                                 ;
+-----------------------------------------+---------------------+
; Resource                                ; Usage               ;
+-----------------------------------------+---------------------+
; Total logic elements                    ; 0 / 12,060 ( 0 % )  ;
;     -- Combinational with no register   ; 0                   ;
;     -- Register only                    ; 0                   ;
;     -- Combinational with a register    ; 0                   ;
;                                         ;                     ;
; Logic element usage by number of inputs ;                     ;
;     -- 4 input functions                ; 0                   ;
;     -- 3 input functions                ; 0                   ;
;     -- 2 input functions                ; 0                   ;
;     -- 1 input functions                ; 0                   ;
;     -- 0 input functions                ; 0                   ;
;                                         ;                     ;
; Logic elements by mode                  ;                     ;
;     -- arithmetic mode                  ; 0                   ;
;     -- qfbk mode                        ; 0                   ;
;     -- register cascade mode            ; 0                   ;
;     -- synchronous clear/load mode      ; 0                   ;
;     -- asynchronous clear/load mode     ; 0                   ;
;                                         ;                     ;
; Total LABs                              ; 0 / 1,206 ( 0 % )   ;
; Logic elements in carry chains          ; 0                   ;
; User inserted logic elements            ; 0                   ;
; Virtual pins                            ; 0                   ;
; I/O pins                                ; 16 / 249 ( 6 % )    ;
;     -- Clock pins                       ; 0 / 2 ( 0 % )       ;
; Global signals                          ; 0                   ;
; M4Ks                                    ; 0 / 52 ( 0 % )      ;
; Total memory bits                       ; 0 / 239,616 ( 0 % ) ;
; Total RAM block bits                    ; 0 / 239,616 ( 0 % ) ;
; Global clocks                           ; 0 / 8 ( 0 % )       ;
; Maximum fan-out node                    ; SW_DIP[7]           ;
; Maximum fan-out                         ; 1                   ;
; Total fan-out                           ; 8                   ;
; Average fan-out                         ; 0.44                ;
+-----------------------------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                      ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; SW_DIP[0] ; R4    ; 4        ; 8            ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; SW_DIP[1] ; T3    ; 1        ; 0            ; 1            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; SW_DIP[2] ; T4    ; 4        ; 4            ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; SW_DIP[3] ; T5    ; 4        ; 6            ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; SW_DIP[4] ; R6    ; 4        ; 12           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; SW_DIP[5] ; P7    ; 4        ; 12           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; SW_DIP[6] ; T6    ; 4        ; 12           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; SW_DIP[7] ; R7    ; 4        ; 16           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                       ;
+--------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; Slow Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ;
+--------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+
; LED[0] ; R1    ; 1        ; 0            ; 3            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; LED[1] ; R2    ; 1        ; 0            ; 2            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; LED[2] ; T2    ; 1        ; 0            ; 1            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; LED[3] ; U3    ; 4        ; 2            ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; LED[4] ; U4    ; 4        ; 6            ; 0            ; 2           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; LED[5] ; V4    ; 4        ; 2            ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; LED[6] ; U5    ; 4        ; 6            ; 0            ; 0           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
; LED[7] ; U6    ; 4        ; 10           ; 0            ; 1           ; no              ; no                     ; no            ; no             ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ;
+--------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+----------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 6 / 63 ( 9 % )   ; 3.3V          ; --           ;
; 2        ; 0 / 61 ( 0 % )   ; 3.3V          ; --           ;
; 3        ; 0 / 64 ( 0 % )   ; 3.3V          ; --           ;
; 4        ; 12 / 61 ( 19 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                   ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+
; A1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; A2       ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; A3       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; A4       ; 256        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; A5       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ;
; A6       ; 252        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; A7       ; 244        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; A8       ; 240        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; A9       ; 236        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; A10      ; 230        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; A11      ; 225        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; A12      ; 221        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; A13      ; 215        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; A14      ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ;
; A15      ; 206        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; A16      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; A17      ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; A18      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; B1       ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; B2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; B3       ; 260        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B4       ; 257        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B5       ; 253        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B6       ; 250        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B7       ; 245        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B8       ; 241        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B9       ; 237        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B10      ; 229        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B11      ; 224        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B12      ; 220        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B13      ; 214        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B14      ; 209        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B15      ; 205        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B16      ; 202        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; B17      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; B18      ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; C1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; C2       ; 1          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; C3       ; 0          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; C4       ; 261        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; C5       ; 254        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; C6       ; 251        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; C7       ; 247        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; C8       ; 239        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; C9       ; 235        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; C10      ; 227        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; C11      ; 222        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; C12      ; 219        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; C13      ; 217        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; C14      ; 210        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; C15      ; 207        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; C16      ; 201        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; C17      ; 199        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; C18      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; D1       ; 5          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; D2       ; 3          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; D3       ; 2          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; D4       ; 4          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; D5       ; 255        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; D6       ; 249        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; D7       ; 246        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; D8       ; 238        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; D9       ; 234        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; D10      ; 228        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; D11      ; 223        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; D12      ; 218        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; D13      ; 216        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; D14      ; 208        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; D15      ; 198        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; D16      ; 197        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; D17      ; 200        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; D18      ; 195        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; E1       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ;
; E2       ; 7          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; E3       ; 6          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; E4       ; 9          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; E5       ; 10         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; E6       ; 248        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; E7       ; 243        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; E8       ; 242        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; E9       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ;
; E10      ; 231        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; E11      ; 226        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; E12      ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ;
; E13      ; 211        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; E14      ; 196        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; E15      ; 194        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; E16      ; 193        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; E17      ; 192        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; E18      ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ;
; F1       ; 8          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; F2       ; 11         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; F3       ; 12         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; F4       ; 13         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; F5       ; 14         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; F6       ; 17         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; F7       ; 18         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; F8       ; 258        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; F9       ; 233        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; F10      ; 213        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; F11      ; 204        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; F12      ; 185        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; F13      ; 188        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; F14      ; 189        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; F15      ; 191        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; F16      ; 190        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; F17      ; 187        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; F18      ; 186        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; G1       ; 15         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; G2       ; 16         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; G3       ; 19         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; G4       ; 20         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; G5       ; 21         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; G6       ; 22         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; G7       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ;
; G8       ; 259        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; G9       ; 232        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; G10      ; 212        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; G11      ; 203        ; 2        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; G12      ; 184        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; G13      ; 180        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; G14      ; 181        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; G15      ; 182        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; G16      ; 183        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; G17      ; 179        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; G18      ; 178        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; H1       ; 23         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; H2       ; 24         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; H3       ; 25         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; H4       ; 26         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; H5       ; 27         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; H6       ; 28         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; H7       ; 30         ; 1        ; ^DATA0         ; input  ;              ;         ; --         ;                 ;
; H8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; H9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; H10      ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; H11      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; H12      ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ;
; H13      ; 172        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; H14      ; 173        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; H15      ; 174        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; H16      ; 175        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; H17      ; 176        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; H18      ; 177        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; J1       ; 29         ; 1        ; *~nCSO~ / GND* ; output ; LVTTL        ;         ; Row I/O    ; N               ;
; J2       ; 31         ; 1        ; ^nCONFIG       ;        ;              ;         ; --         ;                 ;
; J3       ; 32         ; 1        ; GND+           ;        ;              ;         ; Row I/O    ;                 ;
; J4       ; 33         ; 1        ; GND+           ;        ;              ;         ; Row I/O    ;                 ;
; J5       ;            ;          ; VCCA_PLL1      ; power  ;              ; 1.5V    ; --         ;                 ;
; J6       ;            ;          ; GNDG_PLL1      ; gnd    ;              ;         ; --         ;                 ;
; J7       ; 35         ; 1        ; ^nCE           ;        ;              ;         ; --         ;                 ;
; J8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; J9       ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; J10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; J11      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; J12      ;            ;          ; VCCA_PLL2      ; power  ;              ; 1.5V    ; --         ;                 ;
; J13      ; 171        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; J14      ; 170        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; J15      ; 168        ; 3        ; GND+           ;        ;              ;         ; Row I/O    ;                 ;
; J16      ; 167        ; 3        ; GND+           ;        ;              ;         ; Row I/O    ;                 ;
; J17      ; 169        ; 3        ; #TDI           ; input  ;              ;         ; --         ;                 ;
; J18      ;            ;          ; GNDG_PLL2      ; gnd    ;              ;         ; --         ;                 ;
; K1       ;            ;          ; GNDA_PLL1      ; gnd    ;              ;         ; --         ;                 ;
; K2       ; 34         ; 1        ; ^nCEO          ;        ;              ;         ; --         ;                 ;
; K3       ; 36         ; 1        ; ^MSEL0         ;        ;              ;         ; --         ;                 ;
; K4       ; 40         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; K5       ; 41         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; K6       ; 39         ; 1        ; *~ASDO~ / GND* ; output ; LVTTL        ;         ; Row I/O    ; N               ;
; K7       ; 37         ; 1        ; ^MSEL1         ;        ;              ;         ; --         ;                 ;
; K8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; K9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; K10      ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; K11      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; K12      ;            ;          ; GNDA_PLL2      ; gnd    ;              ;         ; --         ;                 ;
; K13      ; 166        ; 3        ; #TDO           ; output ;              ;         ; --         ;                 ;
; K14      ; 165        ; 3        ; #TMS           ; input  ;              ;         ; --         ;                 ;
; K15      ; 161        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; K16      ; 160        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; K17      ; 162        ; 3        ; ^CONF_DONE     ;        ;              ;         ; --         ;                 ;
; K18      ; 164        ; 3        ; #TCK           ; input  ;              ;         ; --         ;                 ;
; L1       ; 38         ; 1        ; ^DCLK          ; bidir  ;              ;         ; --         ;                 ;
; L2       ; 44         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; L3       ; 45         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; L4       ; 47         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; L5       ; 46         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; L6       ; 43         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; L7       ; 42         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; L8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; L9       ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; L10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; L11      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; L12      ; 163        ; 3        ; ^nSTATUS       ;        ;              ;         ; --         ;                 ;
; L13      ; 156        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; L14      ; 159        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; L15      ; 158        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; L16      ; 157        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; L17      ; 154        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; L18      ; 153        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M1       ; 48         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M2       ; 50         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M3       ; 49         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M4       ; 52         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M5       ; 51         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M6       ; 55         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M7       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ;
; M8       ; 72         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; M9       ; 98         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; M10      ; 119        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; M11      ; 128        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; M12      ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ;
; M13      ; 155        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M14      ; 150        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M15      ; 151        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M16      ; 152        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M17      ; 149        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; M18      ; 148        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N1       ; 53         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N2       ; 54         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N3       ; 59         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N4       ; 60         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N5       ; 57         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N6       ; 58         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N7       ; 56         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N8       ; 73         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; N9       ; 99         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; N10      ; 118        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; N11      ; 127        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; N12      ; 145        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N13      ; 144        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N14      ; 141        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N15      ; 147        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N16      ; 146        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N17      ; 143        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; N18      ; 142        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; P1       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ;
; P2       ; 62         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; P3       ; 63         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; P4       ; 65         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; P5       ; 61         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; P6       ; 82         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; P7       ; 83         ; 4        ; SW_DIP[5]      ; input  ; LVTTL        ;         ; Column I/O ; Y               ;
; P8       ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ;
; P9       ; 100        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; P10      ; 105        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; P11      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ;
; P12      ; 120        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; P13      ; 121        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; P14      ; 140        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; P15      ; 139        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; P16      ; 137        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; P17      ; 138        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; P18      ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ;
; R1       ; 64         ; 1        ; LED[0]         ; output ; LVTTL        ;         ; Row I/O    ; Y               ;
; R2       ; 66         ; 1        ; LED[1]         ; output ; LVTTL        ;         ; Row I/O    ; Y               ;
; R3       ; 67         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; R4       ; 78         ; 4        ; SW_DIP[0]      ; input  ; LVTTL        ;         ; Column I/O ; Y               ;
; R5       ; 79         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; R6       ; 85         ; 4        ; SW_DIP[4]      ; input  ; LVTTL        ;         ; Column I/O ; Y               ;
; R7       ; 89         ; 4        ; SW_DIP[7]      ; input  ; LVTTL        ;         ; Column I/O ; Y               ;
; R8       ; 93         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; R9       ; 96         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; R10      ; 104        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; R11      ; 106        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; R12      ; 113        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; R13      ; 117        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; R14      ; 124        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; R15      ; 135        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; R16      ; 136        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; R17      ; 133        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; R18      ; 134        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; T1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; T2       ; 68         ; 1        ; LED[2]         ; output ; LVTTL        ;         ; Row I/O    ; Y               ;
; T3       ; 69         ; 1        ; SW_DIP[1]      ; input  ; LVTTL        ;         ; Row I/O    ; Y               ;
; T4       ; 74         ; 4        ; SW_DIP[2]      ; input  ; LVTTL        ;         ; Column I/O ; Y               ;
; T5       ; 76         ; 4        ; SW_DIP[3]      ; input  ; LVTTL        ;         ; Column I/O ; Y               ;
; T6       ; 84         ; 4        ; SW_DIP[6]      ; input  ; LVTTL        ;         ; Column I/O ; Y               ;
; T7       ; 88         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; T8       ; 92         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; T9       ; 97         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; T10      ; 103        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; T11      ; 107        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; T12      ; 112        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; T13      ; 116        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; T14      ; 123        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; T15      ; 130        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; T16      ; 131        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; T17      ; 132        ; 3        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ;
; T18      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; U1       ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; U2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; U3       ; 70         ; 4        ; LED[3]         ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; U4       ; 75         ; 4        ; LED[4]         ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; U5       ; 77         ; 4        ; LED[6]         ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; U6       ; 81         ; 4        ; LED[7]         ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; U7       ; 86         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; U8       ; 90         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; U9       ; 94         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; U10      ; 101        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; U11      ; 108        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; U12      ; 111        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; U13      ; 115        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; U14      ; 122        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; U15      ; 126        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; U16      ; 129        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; U17      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; U18      ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; V1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; V2       ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; V3       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; V4       ; 71         ; 4        ; LED[5]         ; output ; LVTTL        ;         ; Column I/O ; Y               ;
; V5       ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ;
; V6       ; 80         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; V7       ; 87         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; V8       ; 91         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; V9       ; 95         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; V10      ; 102        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; V11      ; 109        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; V12      ; 110        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; V13      ; 114        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; V14      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ;
; V15      ; 125        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ;
; V16      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
; V17      ;            ;          ; VCCINT         ; power  ;              ; 1.5V    ; --         ;                 ;
; V18      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+


+------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                         ;
+---------------------+-------+------------------------------------+
; I/O Standard        ; Load  ; Termination Resistance             ;
+---------------------+-------+------------------------------------+
; LVTTL               ; 10 pF ; Not Available                      ;
; LVCMOS              ; 10 pF ; Not Available                      ;
; 2.5 V               ; 10 pF ; Not Available                      ;
; 1.8 V               ; 10 pF ; Not Available                      ;
; 1.5 V               ; 10 pF ; Not Available                      ;
; SSTL-3 Class I      ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-3 Class II     ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class I      ; 30 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II     ; 30 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; Differential SSTL-2 ; 30 pF ; (See SSTL-2)                       ;
; 3.3-V PCI           ; 10 pF ; 25 Ohm (Parallel)                  ;
; LVDS                ; 4 pF  ; 100 Ohm (Differential)             ;
; RSDS                ; 0 pF  ; 100 Ohm (Differential)             ;
+---------------------+-------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                     ;
+----------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+---------------------+
; Compilation Hierarchy Node ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Full Hierarchy Name ;
+----------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+---------------------+
; |LEDtest                   ; 0 (0)       ; 0            ; 0           ; 16   ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; |LEDtest            ;
+----------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+---------------------+


+------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                ;
+-----------+----------+---------------+---------------+-----------------------+-----+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+-----------+----------+---------------+---------------+-----------------------+-----+
; SW_DIP[7] ; Input    ; ON            ; ON            ; --                    ; --  ;
; SW_DIP[6] ; Input    ; OFF           ; ON            ; --                    ; --  ;
; SW_DIP[5] ; Input    ; ON            ; ON            ; --                    ; --  ;
; SW_DIP[4] ; Input    ; OFF           ; ON            ; --                    ; --  ;
; SW_DIP[3] ; Input    ; ON            ; ON            ; --                    ; --  ;
; SW_DIP[2] ; Input    ; ON            ; ON            ; --                    ; --  ;
; SW_DIP[1] ; Input    ; OFF           ; ON            ; --                    ; --  ;
; SW_DIP[0] ; Input    ; ON            ; ON            ; --                    ; --  ;
; LED[7]    ; Output   ; --            ; --            ; --                    ; --  ;
; LED[6]    ; Output   ; --            ; --            ; --                    ; --  ;
; LED[5]    ; Output   ; --            ; --            ; --                    ; --  ;
; LED[4]    ; Output   ; --            ; --            ; --                    ; --  ;
; LED[3]    ; Output   ; --            ; --            ; --                    ; --  ;
; LED[2]    ; Output   ; --            ; --            ; --                    ; --  ;
; LED[1]    ; Output   ; --            ; --            ; --                    ; --  ;
; LED[0]    ; Output   ; --            ; --            ; --                    ; --  ;
+-----------+----------+---------------+---------------+-----------------------+-----+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; SW_DIP[7]           ;                   ;         ;
;      - LED[7]       ; 0                 ; ON      ;
; SW_DIP[6]           ;                   ;         ;
;      - LED[6]       ; 1                 ; ON      ;
; SW_DIP[5]           ;                   ;         ;
;      - LED[5]       ; 0                 ; ON      ;
; SW_DIP[4]           ;                   ;         ;
;      - LED[4]       ; 1                 ; ON      ;
; SW_DIP[3]           ;                   ;         ;
;      - LED[3]       ; 0                 ; ON      ;
; SW_DIP[2]           ;                   ;         ;
;      - LED[2]       ; 0                 ; ON      ;
; SW_DIP[1]           ;                   ;         ;
;      - LED[1]       ; 1                 ; ON      ;
; SW_DIP[0]           ;                   ;         ;
;      - LED[0]       ; 0                 ; ON      ;
+---------------------+-------------------+---------+


+---------------------------------+
; Non-Global High Fan-Out Signals ;
+-----------+---------------------+
; Name      ; Fan-Out             ;
+-----------+---------------------+
; SW_DIP[0] ; 1                   ;
; SW_DIP[1] ; 1                   ;
; SW_DIP[2] ; 1                   ;
; SW_DIP[3] ; 1                   ;
; SW_DIP[4] ; 1                   ;
; SW_DIP[5] ; 1                   ;
; SW_DIP[6] ; 1                   ;
; SW_DIP[7] ; 1                   ;
+-----------+---------------------+


+----------------------------------------------------+
; Interconnect Usage Summary                         ;
+----------------------------+-----------------------+
; Interconnect Resource Type ; Usage                 ;
+----------------------------+-----------------------+
; C4s                        ; 13 / 30,600 ( < 1 % ) ;
; Direct links               ; 0 / 43,552 ( 0 % )    ;
; Global clocks              ; 0 / 8 ( 0 % )         ;
; LAB clocks                 ; 0 / 312 ( 0 % )       ;
; LUT chains                 ; 0 / 10,854 ( 0 % )    ;
; Local interconnects        ; 8 / 43,552 ( < 1 % )  ;
; M4K buffers                ; 0 / 1,872 ( 0 % )     ;
; R4s                        ; 11 / 28,560 ( < 1 % ) ;
+----------------------------+-----------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 4.2 Build 156 11/29/2004 SJ Web Edition
    Info: Processing started: Wed Jan 12 16:29:37 2005
Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off LiveDesign -c LiveDesign
Info: Selected device EP1C12F324C8 for design "LiveDesign"
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. 
    Info: Device EP1C4F324C8 is compatible
    Info: Device EP1C20F324C8 is compatible
Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info: Assuming a global fmax requirement of 1 MHz
    Info: Not setting a global tsu requirement
    Info: Not setting a global tco requirement
    Info: Not setting a global tpd requirement
Info: Performing register packing on registers with non-logic cell location assignments
Info: Completed register packing on registers with non-logic cell location assignments
Info: Completed User Assigned Global Signals Promotion Operation
Info: Completed Auto Global Promotion Operation
Info: Starting register packing
Info: Started Fast Input/Output/OE register processing
Info: Finished Fast Input/Output/OE register processing
Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option
Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density
Info: Finished moving registers into I/O cells, LUTs, and RAM blocks
Info: Finished register packing
Warning: Following nodes are assigned to locations or regions, but do not exist in design
    Warning: Node "AUDIOL" is assigned to location or region, but does not exist in design
    Warning: Node "AUDIOR" is assigned to location or region, but does not exist in design
    Warning: Node "BLUE[0]" is assigned to location or region, but does not exist in design
    Warning: Node "BLUE[1]" is assigned to location or region, but does not exist in design
    Warning: Node "BLUE[2]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG0_SEG[0]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG0_SEG[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG0_SEG[2]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG0_SEG[3]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG0_SEG[4]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG0_SEG[5]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG0_SEG[6]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG0_SEG[7]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG1_SEG[0]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG1_SEG[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG1_SEG[2]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG1_SEG[3]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG1_SEG[4]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG1_SEG[5]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG1_SEG[6]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG1_SEG[7]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG2_SEG[0]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG2_SEG[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG2_SEG[2]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG2_SEG[3]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG2_SEG[4]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG2_SEG[5]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG2_SEG[6]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG2_SEG[7]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG3_SEG[0]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG3_SEG[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG3_SEG[2]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG3_SEG[3]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG3_SEG[4]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG3_SEG[5]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG3_SEG[6]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG3_SEG[7]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG4_SEG[0]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG4_SEG[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG4_SEG[2]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG4_SEG[3]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG4_SEG[4]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG4_SEG[5]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG4_SEG[6]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG4_SEG[7]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG5_SEG[0]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG5_SEG[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG5_SEG[2]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG5_SEG[3]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG5_SEG[4]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG5_SEG[5]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG5_SEG[6]" is assigned to location or region, but does not exist in design
    Warning: Node "DIG5_SEG[7]" is assigned to location or region, but does not exist in design
    Warning: Node "FCLK" is assigned to location or region, but does not exist in design
    Warning: Node "GREEN[0]" is assigned to location or region, but does not exist in design
    Warning: Node "GREEN[1]" is assigned to location or region, but does not exist in design
    Warning: Node "GREEN[2]" is assigned to location or region, but does not exist in design
    Warning: Node "HSYNC" is assigned to location or region, but does not exist in design
    Warning: Node "IO[0]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[10]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[11]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[12]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[13]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[14]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[15]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[16]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[17]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[18]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[19]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[1]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[20]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[21]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[22]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[23]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[24]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[25]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[26]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[27]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[28]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[29]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[2]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[30]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[31]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[32]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[33]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[34]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[35]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[3]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[4]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[5]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[6]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[7]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[8]" is assigned to location or region, but does not exist in design
    Warning: Node "IO[9]" is assigned to location or region, but does not exist in design
    Warning: Node "KBCLOCK" is assigned to location or region, but does not exist in design
    Warning: Node "KBDATA" is assigned to location or region, but does not exist in design
    Warning: Node "MOUSECLCOK" is assigned to location or region, but does not exist in design
    Warning: Node "MOUSEDATA" is assigned to location or region, but does not exist in design
    Warning: Node "RED[0]" is assigned to location or region, but does not exist in design
    Warning: Node "RED[1]" is assigned to location or region, but does not exist in design
    Warning: Node "RED[2]" is assigned to location or region, but does not exist in design
    Warning: Node "RS232_CTS" is assigned to location or region, but does not exist in design
    Warning: Node "RS232_RTS" is assigned to location or region, but does not exist in design
    Warning: Node "RS232_RX" is assigned to location or region, but does not exist in design
    Warning: Node "RS232_TX" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_A[0]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_A[10]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_A[11]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_A[12]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_A[13]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_A[14]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_A[15]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_A[16]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_A[17]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_A[18]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_A[1]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_A[2]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_A[3]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_A[4]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_A[5]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_A[6]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_A[7]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_A[8]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_A[9]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_D[0]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_D[10]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_D[11]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_D[12]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_D[13]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_D[14]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_D[15]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_D[1]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_D[2]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_D[3]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_D[4]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_D[5]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_D[6]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_D[7]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_D[8]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_D[9]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_E" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_LB" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_OE" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_UB" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM0_WE" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_A[0]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_A[10]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_A[11]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_A[12]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_A[13]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_A[14]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_A[15]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_A[16]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_A[17]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_A[18]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_A[1]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_A[2]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_A[3]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_A[4]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_A[5]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_A[6]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_A[7]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_A[8]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_A[9]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_D[0]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_D[10]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_D[11]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_D[12]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_D[13]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_D[14]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_D[15]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_D[1]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_D[2]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_D[3]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_D[4]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_D[5]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_D[6]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_D[7]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_D[8]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_D[9]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_E" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_LB" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_OE" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_UB" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM1_WE" is assigned to location or region, but does not exist in design
    Warning: Node "SW_TEST" is assigned to location or region, but does not exist in design
    Warning: Node "SW_USER[0]" is assigned to location or region, but does not exist in design
    Warning: Node "SW_USER[1]" is assigned to location or region, but does not exist in design
    Warning: Node "SW_USER[2]" is assigned to location or region, but does not exist in design
    Warning: Node "SW_USER[3]" is assigned to location or region, but does not exist in design
    Warning: Node "SW_USER[4]" is assigned to location or region, but does not exist in design
    Warning: Node "SW_USER[5]" is assigned to location or region, but does not exist in design
    Warning: Node "VSYNC" is assigned to location or region, but does not exist in design
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time = 0 seconds
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Estimated interconnect usage is 1% of the available device resources
Info: Fitter placement operations ending: elapsed time = 0 seconds
Info: Fitter routing operations beginning
Info: Fitter routing operations ending: elapsed time = 0 seconds
Info: Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time.
Info: Completed Fixed Delay Chain Operation
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Completed Auto Delay Chain Operation
Info: Quartus II Fitter was successful. 0 errors, 194 warnings
    Info: Processing ended: Wed Jan 12 16:29:40 2005
    Info: Elapsed time: 00:00:04


