# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MSGR.srcs/sources_1/ip/FP_ADDER/sim/FP_ADDER.vhd" \
"../../../../MSGR.srcs/sources_1/ip/FP_DIVIDE/sim/FP_DIVIDE.vhd" \
"../../../../MSGR.srcs/sources_1/ip/FP_MULT/sim/FP_MULT.vhd" \
"../../../../MSGR.srcs/sources_1/new/bs_internal_cell.vhd" \
"../../../../MSGR.srcs/sources_1/new/reg.vhd" \
"../../../../MSGR.srcs/sim_1/new/bs_internal_cell_TB.vhd" \

# Do not sort compile order
nosort
