<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="bitmap_test2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="bitmap_gen.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="bitmap_gen.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="bitmap_gen.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dot_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="dot_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="dot_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="dot_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="dot_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="dot_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dot_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="dot_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="dot_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="dot_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="dot_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="dot_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="dot_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dot_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="dot_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="dot_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="dot_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="dot_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="dot_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="dot_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="dot_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="dot_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="dot_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dot_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="dot_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dot_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="dot_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="dot_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="dot_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dot_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dot_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="dot_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="dot_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dot_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="dot_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="dot_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="dot_top_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dot_top_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="dot_top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testtop_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testtop_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testtop_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testtop_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="x7seg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="x7seg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="x7seg.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1580573756" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1580573756">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580637580" xil_pn:in_ck="-6032727069169965256" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1580637580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="list_ch06_01_02_debounce.vhd"/>
      <outfile xil_pn:name="list_ch11_04_x_ram_2p_sync.vhd"/>
      <outfile xil_pn:name="list_ch12_01_vga_sync.vhd"/>
      <outfile xil_pn:name="list_ch12_07_dot_gra.vhd"/>
      <outfile xil_pn:name="list_ch12_08_dot_top.vhd"/>
      <outfile xil_pn:name="testtop.vhd"/>
      <outfile xil_pn:name="x7seg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1580573981" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4387683608393055479" xil_pn:start_ts="1580573981">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580573981" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="6905456219838286155" xil_pn:start_ts="1580573981">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580637582" xil_pn:in_ck="1540972389494227541" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2446527126633914284" xil_pn:start_ts="1580637582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/blk_mem_gen_v7_3.ngc"/>
      <outfile xil_pn:name="ipcore_dir/blk_mem_gen_v7_3.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1580637582" xil_pn:in_ck="5534869401551556357" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1580637582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/blk_mem_gen_v7_3.vhd"/>
      <outfile xil_pn:name="list_ch06_01_02_debounce.vhd"/>
      <outfile xil_pn:name="list_ch11_04_x_ram_2p_sync.vhd"/>
      <outfile xil_pn:name="list_ch12_01_vga_sync.vhd"/>
      <outfile xil_pn:name="list_ch12_07_dot_gra.vhd"/>
      <outfile xil_pn:name="list_ch12_08_dot_top.vhd"/>
      <outfile xil_pn:name="testtop.vhd"/>
      <outfile xil_pn:name="x7seg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1580637584" xil_pn:in_ck="5534869401551556357" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3801810076079401740" xil_pn:start_ts="1580637582">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testtop_beh.prj"/>
      <outfile xil_pn:name="testtop_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1580637584" xil_pn:in_ck="7193468946049280002" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6439647819129648001" xil_pn:start_ts="1580637584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testtop_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1580571345" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1580571345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580571345" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3957199082561891777" xil_pn:start_ts="1580571345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580600046" xil_pn:in_ck="1540972389494227541" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2446527126633914284" xil_pn:start_ts="1580600046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/blk_mem_gen_v7_3.ngc"/>
      <outfile xil_pn:name="ipcore_dir/blk_mem_gen_v7_3.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1580571345" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1580571345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580571345" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4342300643545073347" xil_pn:start_ts="1580571345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580571345" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5485052969259075108" xil_pn:start_ts="1580571345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580571345" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6804274720029828958" xil_pn:start_ts="1580571345">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580637751" xil_pn:in_ck="-4679319599974080926" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="8140316246082179141" xil_pn:start_ts="1580637745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="dot_top.lso"/>
      <outfile xil_pn:name="dot_top.ngc"/>
      <outfile xil_pn:name="dot_top.ngr"/>
      <outfile xil_pn:name="dot_top.prj"/>
      <outfile xil_pn:name="dot_top.stx"/>
      <outfile xil_pn:name="dot_top.syr"/>
      <outfile xil_pn:name="dot_top.xst"/>
      <outfile xil_pn:name="dot_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1580596694" xil_pn:in_ck="922028960292588885" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-3902246010890793262" xil_pn:start_ts="1580596694">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580637757" xil_pn:in_ck="7629379717583428439" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="515760760532453558" xil_pn:start_ts="1580637754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="dot_top.bld"/>
      <outfile xil_pn:name="dot_top.ngd"/>
      <outfile xil_pn:name="dot_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1580637760" xil_pn:in_ck="1090490511315408277" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="7728334167582700538" xil_pn:start_ts="1580637757">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="dot_top.pcf"/>
      <outfile xil_pn:name="dot_top_map.map"/>
      <outfile xil_pn:name="dot_top_map.mrp"/>
      <outfile xil_pn:name="dot_top_map.ncd"/>
      <outfile xil_pn:name="dot_top_map.ngm"/>
      <outfile xil_pn:name="dot_top_map.xrpt"/>
      <outfile xil_pn:name="dot_top_summary.xml"/>
      <outfile xil_pn:name="dot_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1580637773" xil_pn:in_ck="8157640285267109678" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="6268780068511726196" xil_pn:start_ts="1580637760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="dot_top.ncd"/>
      <outfile xil_pn:name="dot_top.pad"/>
      <outfile xil_pn:name="dot_top.par"/>
      <outfile xil_pn:name="dot_top.ptwx"/>
      <outfile xil_pn:name="dot_top.unroutes"/>
      <outfile xil_pn:name="dot_top.xpi"/>
      <outfile xil_pn:name="dot_top_pad.csv"/>
      <outfile xil_pn:name="dot_top_pad.txt"/>
      <outfile xil_pn:name="dot_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1580637784" xil_pn:in_ck="158476919735772892" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="5775731546441462550" xil_pn:start_ts="1580637778">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="dot_top.bgn"/>
      <outfile xil_pn:name="dot_top.bit"/>
      <outfile xil_pn:name="dot_top.drc"/>
      <outfile xil_pn:name="dot_top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1580637772" xil_pn:in_ck="1090490511315408145" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1580637771">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="dot_top.twr"/>
      <outfile xil_pn:name="dot_top.twx"/>
    </transform>
  </transforms>

</generated_project>
