# ğŸš€ RISC_V_PIPELINE_CORE_BRANCH_PREDICTOR

An optimized **RISC-V RV32I** Pipeline CPU featuring **branch prediction**, built using **Verilog** and simulated in **Vivado 2023.1**.

![pipelined_branch_predictor](https://github.com/user-attachments/assets/20e39047-01be-47e0-92ae-46db6581dc51)

<sup>Final Architecture</sup>  

---

## ğŸ“œ Table of Contents
- [ğŸ“œ Table of Contents](#-table-of-contents)
- [ğŸ“Œ About the Project](#-about-the-project)
- [ğŸ› ï¸ Features](#ï¸-features)
- [ğŸ§  Instruction Set Architecture (ISA)](#-instruction-set-architecture-isa)
- [ğŸ“‚ Project Structure](#-project-structure)
- [âš¡ Getting Started](#-getting-started)
- [ğŸš€ Simulation & Testing](#-simulation--testing)
- [ğŸ“Œ Roadmap](#-roadmap)
- [ğŸ‘¨â€ğŸ’» Contributing](#-contributing)
- [ğŸ“œ License](#-license)
- [ğŸ“ Contact](#-contact)

---

## ğŸ“Œ About the Project
This project implements a **5-stage pipelined RISC-V CPU** based on the **RV32I instruction set**, featuring a **branch predictor** to enhance performance. The pipeline consists of the following stages:

1ï¸âƒ£ **Instruction Fetch (IF):** Fetches the instruction from memory.  
2ï¸âƒ£ **Instruction Decode (ID):** Decodes the instruction and reads registers.  
3ï¸âƒ£ **Execute (EX):** Performs arithmetic or logic operations.  
4ï¸âƒ£ **Memory Access (MEM):** Reads from or writes to memory (if needed).  
5ï¸âƒ£ **Write Back (WB):** Writes the result back to the register file.  

ğŸš€ **Key Features:**  
âœ… **5-stage pipelining** for improved instruction throughput.  
âœ… **Branch prediction** to reduce stalls and improve performance.  
âœ… **Hazard handling** for data and control dependencies.  
âœ… **Optimized forwarding logic** to minimize stalls.  
âœ… **Vivado testbench & waveform simulation** for verification.  

This CPU efficiently executes **RISC-V RV32I instructions**, making it a **high-performance single-cycle processor with enhanced pipelining and prediction mechanisms**.


## ğŸ§  Instruction Set Architecture (ISA)
The CPU supports **all major RV32I instruction formats**:

| Type  | Format          | Description |
|-------|---------------|-------------|
| **R-Type** | `rd, rs1, rs2` | Register-to-register operations |
| **I-Type** | `rd, rs1, imm` | Immediate operations & loads |
| **S-Type** | `rs1, rs2, imm` | Store instructions |
| **B-Type** | `rs1, rs2, label` | Branch instructions |
| **U-Type** | `rd, imm` | Upper immediate instructions |
| **J-Type** | `rd, label` | Jump instructions |

âœ” **Full instruction list can be found [here](docs/instructions.md)**  

---

## ğŸ“‚ Project Structure

ğŸ“¦ RV32I_CPU
â”‚â”€â”€ ğŸ“‚ src               # Verilog source files
â”‚   â”‚â”€â”€ alu.v            # Arithmetic Logic Unit
â”‚   â”‚â”€â”€ control.v        # Control unit
â”‚   â”‚â”€â”€ datapath.v       # CPU data path
â”‚   â”‚â”€â”€ instr_mem.v      # Instruction memory
â”‚   â”‚â”€â”€ reg_file.v       # Register file
â”‚   â””â”€â”€ top.v            # Top-level CPU module
â”‚
â”‚â”€â”€ ğŸ“‚ testbench         # Testbench for verification
â”‚   â”‚â”€â”€ cpu_tb.v         # CPU testbench
â”‚   â””â”€â”€ alu_tb.v         # ALU testbench
â”‚
â”‚â”€â”€ ğŸ“‚ docs              # Documentation files
â”‚   â”œâ”€â”€ architecture.md  # Detailed architecture explanation
â”‚   â”œâ”€â”€ instructions.md  # Complete ISA documentation
â”‚   â””â”€â”€ waveforms.md     # Testbench waveforms
â”‚
â”‚â”€â”€ ğŸ“‚ scripts           # Simulation and synthesis scripts
â”‚â”€â”€ ğŸ“œ README.md         # This beautiful README
â””â”€â”€ ğŸ“œ LICENSE           # License file

