// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module cu_interface(	// ventus/src/cta/cu_interface.scala:14:7
  input         clock,	// ventus/src/cta/cu_interface.scala:14:7
                reset,	// ventus/src/cta/cu_interface.scala:14:7
  output        io_init_ok,	// ventus/src/cta/cu_interface.scala:16:14
                io_wgbuffer_wg_new_ready,	// ventus/src/cta/cu_interface.scala:16:14
  input         io_wgbuffer_wg_new_valid,	// ventus/src/cta/cu_interface.scala:16:14
  input  [4:0]  io_wgbuffer_wg_new_bits_num_thread_per_wf,	// ventus/src/cta/cu_interface.scala:16:14
  input  [31:0] io_wgbuffer_wg_new_bits_gds_base,	// ventus/src/cta/cu_interface.scala:16:14
                io_wgbuffer_wg_new_bits_pds_base,	// ventus/src/cta/cu_interface.scala:16:14
                io_wgbuffer_wg_new_bits_start_pc,	// ventus/src/cta/cu_interface.scala:16:14
                io_wgbuffer_wg_new_bits_csr_kernel,	// ventus/src/cta/cu_interface.scala:16:14
  input  [10:0] io_wgbuffer_wg_new_bits_num_wg_x,	// ventus/src/cta/cu_interface.scala:16:14
                io_wgbuffer_wg_new_bits_num_wg_y,	// ventus/src/cta/cu_interface.scala:16:14
                io_wgbuffer_wg_new_bits_num_wg_z,	// ventus/src/cta/cu_interface.scala:16:14
  input  [11:0] io_wgbuffer_wg_new_bits_num_sgpr_per_wf,	// ventus/src/cta/cu_interface.scala:16:14
  input  [10:0] io_wgbuffer_wg_new_bits_num_vgpr_per_wf,	// ventus/src/cta/cu_interface.scala:16:14
  input  [16:0] io_wgbuffer_wg_new_bits_num_pds_per_wf,	// ventus/src/cta/cu_interface.scala:16:14
  input  [31:0] io_wgbuffer_wg_new_bits_wg_id,	// ventus/src/cta/cu_interface.scala:16:14
  output        io_alloc_wg_new_ready,	// ventus/src/cta/cu_interface.scala:16:14
  input         io_alloc_wg_new_valid,	// ventus/src/cta/cu_interface.scala:16:14
  input  [2:0]  io_alloc_wg_new_bits_wg_slot_id,	// ventus/src/cta/cu_interface.scala:16:14
  input  [3:0]  io_alloc_wg_new_bits_num_wf,	// ventus/src/cta/cu_interface.scala:16:14
  input         io_alloc_wg_new_bits_lds_dealloc_en,	// ventus/src/cta/cu_interface.scala:16:14
                io_alloc_wg_new_bits_sgpr_dealloc_en,	// ventus/src/cta/cu_interface.scala:16:14
                io_alloc_wg_new_bits_vgpr_dealloc_en,	// ventus/src/cta/cu_interface.scala:16:14
  input  [31:0] io_alloc_wg_new_bits_wg_id,	// ventus/src/cta/cu_interface.scala:16:14
  output        io_rt_wg_new_ready,	// ventus/src/cta/cu_interface.scala:16:14
  input         io_rt_wg_new_valid,	// ventus/src/cta/cu_interface.scala:16:14
  input  [10:0] io_rt_wg_new_bits_sgpr_base,	// ventus/src/cta/cu_interface.scala:16:14
  input  [9:0]  io_rt_wg_new_bits_vgpr_base,	// ventus/src/cta/cu_interface.scala:16:14
  input  [16:0] io_rt_wg_new_bits_lds_base,	// ventus/src/cta/cu_interface.scala:16:14
  input  [31:0] io_rt_wg_new_bits_wg_id,	// ventus/src/cta/cu_interface.scala:16:14
  input         io_cu_wf_new_0_ready,	// ventus/src/cta/cu_interface.scala:16:14
  output        io_cu_wf_new_0_valid,	// ventus/src/cta/cu_interface.scala:16:14
  output [4:0]  io_cu_wf_new_0_bits_num_thread_per_wf,	// ventus/src/cta/cu_interface.scala:16:14
  output [31:0] io_cu_wf_new_0_bits_pds_base,	// ventus/src/cta/cu_interface.scala:16:14
                io_cu_wf_new_0_bits_start_pc,	// ventus/src/cta/cu_interface.scala:16:14
                io_cu_wf_new_0_bits_csr_kernel,	// ventus/src/cta/cu_interface.scala:16:14
  output [10:0] io_cu_wf_new_0_bits_num_wg_x,	// ventus/src/cta/cu_interface.scala:16:14
                io_cu_wf_new_0_bits_num_wg_y,	// ventus/src/cta/cu_interface.scala:16:14
                io_cu_wf_new_0_bits_num_wg_z,	// ventus/src/cta/cu_interface.scala:16:14
                io_cu_wf_new_0_bits_sgpr_base,	// ventus/src/cta/cu_interface.scala:16:14
  output [9:0]  io_cu_wf_new_0_bits_vgpr_base,	// ventus/src/cta/cu_interface.scala:16:14
  output [16:0] io_cu_wf_new_0_bits_lds_base,	// ventus/src/cta/cu_interface.scala:16:14
  output [31:0] io_cu_wf_new_0_bits_wg_id,	// ventus/src/cta/cu_interface.scala:16:14
  output [5:0]  io_cu_wf_new_0_bits_wf_tag,	// ventus/src/cta/cu_interface.scala:16:14
  output [3:0]  io_cu_wf_new_0_bits_num_wf,	// ventus/src/cta/cu_interface.scala:16:14
  output        io_cu_wf_done_0_ready,	// ventus/src/cta/cu_interface.scala:16:14
  input         io_cu_wf_done_0_valid,	// ventus/src/cta/cu_interface.scala:16:14
  input  [5:0]  io_cu_wf_done_0_bits_wf_tag,	// ventus/src/cta/cu_interface.scala:16:14
  input         io_rt_dealloc_ready,	// ventus/src/cta/cu_interface.scala:16:14
  output        io_rt_dealloc_valid,	// ventus/src/cta/cu_interface.scala:16:14
  output [2:0]  io_rt_dealloc_bits_wg_slot_id,	// ventus/src/cta/cu_interface.scala:16:14
  output [3:0]  io_rt_dealloc_bits_num_wf,	// ventus/src/cta/cu_interface.scala:16:14
  output        io_rt_dealloc_bits_lds_dealloc_en,	// ventus/src/cta/cu_interface.scala:16:14
                io_rt_dealloc_bits_sgpr_dealloc_en,	// ventus/src/cta/cu_interface.scala:16:14
                io_rt_dealloc_bits_vgpr_dealloc_en,	// ventus/src/cta/cu_interface.scala:16:14
  output [31:0] io_rt_dealloc_bits_wg_id,	// ventus/src/cta/cu_interface.scala:16:14
  input         io_host_wg_done_ready,	// ventus/src/cta/cu_interface.scala:16:14
  output        io_host_wg_done_valid,	// ventus/src/cta/cu_interface.scala:16:14
  output [31:0] io_host_wg_done_bits_wg_id	// ventus/src/cta/cu_interface.scala:16:14
);

  wire [3:0]  _wf_gather_cnt_R0_data;	// ventus/src/cta/cu_interface.scala:165:34
  wire        _arb_inst_io_out_valid;	// ventus/src/cta/cu_interface.scala:154:24
  wire [5:0]  _arb_inst_io_out_bits_wf_tag;	// ventus/src/cta/cu_interface.scala:154:24
  wire [38:0] _wf_gather_ram_R0_data;	// ventus/src/cta/cu_interface.scala:127:34
  wire        _fifo_io_enq_ready;	// ventus/src/cta/cu_interface.scala:46:20
  wire        _fifo_io_deq_valid;	// ventus/src/cta/cu_interface.scala:46:20
  wire [2:0]  _fifo_io_deq_bits_wg_slot_id;	// ventus/src/cta/cu_interface.scala:46:20
  wire [3:0]  _fifo_io_deq_bits_num_wf;	// ventus/src/cta/cu_interface.scala:46:20
  wire        _fifo_io_deq_bits_lds_dealloc_en;	// ventus/src/cta/cu_interface.scala:46:20
  wire        _fifo_io_deq_bits_sgpr_dealloc_en;	// ventus/src/cta/cu_interface.scala:46:20
  wire        _fifo_io_deq_bits_vgpr_dealloc_en;	// ventus/src/cta/cu_interface.scala:46:20
  wire [10:0] _fifo_io_deq_bits_sgpr_base;	// ventus/src/cta/cu_interface.scala:46:20
  wire [9:0]  _fifo_io_deq_bits_vgpr_base;	// ventus/src/cta/cu_interface.scala:46:20
  wire [11:0] _fifo_io_deq_bits_num_sgpr_per_wf;	// ventus/src/cta/cu_interface.scala:46:20
  wire [10:0] _fifo_io_deq_bits_num_vgpr_per_wf;	// ventus/src/cta/cu_interface.scala:46:20
  wire [16:0] _fifo_io_deq_bits_num_pds_per_wf;	// ventus/src/cta/cu_interface.scala:46:20
  wire [31:0] _fifo_io_deq_bits_pds_base;	// ventus/src/cta/cu_interface.scala:46:20
  wire [31:0] _fifo_io_deq_bits_wg_id;	// ventus/src/cta/cu_interface.scala:46:20
  wire        _fifo_io_enq_valid_T = io_wgbuffer_wg_new_valid & io_alloc_wg_new_valid;	// ventus/src/cta/cu_interface.scala:57:50
  wire        _fifo_io_enq_valid_T_1 = _fifo_io_enq_valid_T & io_rt_wg_new_valid;	// ventus/src/cta/cu_interface.scala:57:50, :58:74
  reg  [3:0]  splitter_cnt;	// ventus/src/cta/cu_interface.scala:71:29
  reg  [10:0] splitter_sgpr_addr;	// ventus/src/cta/cu_interface.scala:73:31
  reg  [9:0]  splitter_vgpr_addr;	// ventus/src/cta/cu_interface.scala:74:31
  reg  [31:0] splitter_pds_addr;	// ventus/src/cta/cu_interface.scala:75:30
  wire        _splitter_load_new_T = splitter_cnt == 4'h0;	// ventus/src/cta/cu_interface.scala:71:29, :76:41
  wire        splitter_load_new = _splitter_load_new_T & _fifo_io_deq_valid;	// ventus/src/cta/cu_interface.scala:46:20, :76:{41,50}
  reg         wf_gather_ram_valid_0_0;	// ventus/src/cta/cu_interface.scala:128:51
  reg         wf_gather_ram_valid_0_1;	// ventus/src/cta/cu_interface.scala:128:51
  reg         wf_gather_ram_valid_0_2;	// ventus/src/cta/cu_interface.scala:128:51
  reg         wf_gather_ram_valid_0_3;	// ventus/src/cta/cu_interface.scala:128:51
  reg         wf_gather_ram_valid_0_4;	// ventus/src/cta/cu_interface.scala:128:51
  reg         wf_gather_ram_valid_0_5;	// ventus/src/cta/cu_interface.scala:128:51
  reg         wf_gather_ram_valid_0_6;	// ventus/src/cta/cu_interface.scala:128:51
  reg         wf_gather_ram_valid_0_7;	// ventus/src/cta/cu_interface.scala:128:51
  reg  [1:0]  fsm;	// ventus/src/cta/cu_interface.scala:147:20
  wire        wf_gather_ram_wf_gather_ram_read_data_data_en =
    ~(|fsm) & _arb_inst_io_out_valid;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/cta/cu_interface.scala:147:20, :154:24, :156:33
  reg  [2:0]  wf_wgslot_reg;	// ventus/src/cta/cu_interface.scala:162:32
  reg  [3:0]  init_wf_gather_cnt_idx;	// ventus/src/cta/cu_interface.scala:166:39
  wire        io_init_ok_0 = init_wf_gather_cnt_idx == 4'h8;	// ventus/src/cta/cu_interface.scala:129:62, :166:39, :167:56
  reg         wf_gather_ram_read_data_tmp;	// ventus/src/cta/cu_interface.scala:173:22
  reg  [3:0]  wf_gather_ram_read_data_r_num_wf;	// ventus/src/cta/cu_interface.scala:175:29
  reg  [31:0] wf_gather_ram_read_data_r_wg_id;	// ventus/src/cta/cu_interface.scala:175:29
  reg         wf_gather_ram_read_data_r_lds_dealloc_en;	// ventus/src/cta/cu_interface.scala:175:29
  reg         wf_gather_ram_read_data_r_sgpr_dealloc_en;	// ventus/src/cta/cu_interface.scala:175:29
  reg         wf_gather_ram_read_data_r_vgpr_dealloc_en;	// ventus/src/cta/cu_interface.scala:175:29
  wire [3:0]  io_rt_dealloc_bits_num_wf_0 =
    wf_gather_ram_read_data_tmp
      ? _wf_gather_ram_R0_data[3:0]
      : wf_gather_ram_read_data_r_num_wf;	// ventus/src/cta/cu_interface.scala:127:34, :173:22, :175:{8,29}
  wire [31:0] io_rt_dealloc_bits_wg_id_0 =
    wf_gather_ram_read_data_tmp
      ? _wf_gather_ram_R0_data[35:4]
      : wf_gather_ram_read_data_r_wg_id;	// ventus/src/cta/cu_interface.scala:127:34, :173:22, :175:{8,29}
  wire [3:0]  _wf_gather_cnt_write_data_T_1 = _wf_gather_cnt_R0_data + 4'h1;	// ventus/src/cta/cu_interface.scala:77:38, :165:34, :179:51
  wire        wf_gather_finish =
    _wf_gather_cnt_write_data_T_1 == io_rt_dealloc_bits_num_wf_0;	// ventus/src/cta/cu_interface.scala:175:8, :179:{51,57}
  wire        _wf_gather_cnt_write_en_T = init_wf_gather_cnt_idx != 4'h8;	// ventus/src/cta/cu_interface.scala:129:62, :166:39, :180:61
  wire        _GEN = init_wf_gather_cnt_idx == 4'h8;	// ventus/src/cta/cu_interface.scala:129:62, :166:39, :180:{37,61}
  wire        _io_host_wg_done_valid_T = fsm == 2'h1;	// ventus/src/cta/cu_interface.scala:14:7, :147:20, :183:94
  wire        _GEN_0 = ~_wf_gather_cnt_write_en_T & _io_host_wg_done_valid_T & ~reset;	// ventus/src/cta/cu_interface.scala:50:13, :180:61, :183:94, :187:61, :191:13
  wire [7:0]  _GEN_1 =
    {{wf_gather_ram_valid_0_7},
     {wf_gather_ram_valid_0_6},
     {wf_gather_ram_valid_0_5},
     {wf_gather_ram_valid_0_4},
     {wf_gather_ram_valid_0_3},
     {wf_gather_ram_valid_0_2},
     {wf_gather_ram_valid_0_1},
     {wf_gather_ram_valid_0_0}};	// ventus/src/cta/cu_interface.scala:128:51, :191:13
  wire        _GEN_2 = _GEN_1[wf_wgslot_reg];	// ventus/src/cta/cu_interface.scala:162:32, :191:13
  `ifndef SYNTHESIS	// ventus/src/cta/cu_interface.scala:50:13
    always @(posedge clock) begin	// ventus/src/cta/cu_interface.scala:50:13
      automatic logic _GEN_3 = _fifo_io_enq_ready & _fifo_io_enq_valid_T_1 & ~reset;	// ventus/src/cta/cu_interface.scala:46:20, :50:13, :58:74
      automatic logic _GEN_4;	// ventus/src/cta/cu_interface.scala:95:23
      _GEN_4 = splitter_cnt < 4'h2;	// ventus/src/cta/cu_interface.scala:71:29, :95:23
      if (_GEN_3 & io_wgbuffer_wg_new_bits_wg_id != io_alloc_wg_new_bits_wg_id) begin	// ventus/src/cta/cu_interface.scala:50:{13,44}
        if (`ASSERT_VERBOSE_COND_)	// ventus/src/cta/cu_interface.scala:50:13
          $error("Assertion failed\n    at cu_interface.scala:50 assert(io.wgbuffer_wg_new.bits.wg_id === io.alloc_wg_new.bits.wg_id.get)\n");	// ventus/src/cta/cu_interface.scala:50:13
        if (`STOP_COND_)	// ventus/src/cta/cu_interface.scala:50:13
          $fatal;	// ventus/src/cta/cu_interface.scala:50:13
      end
      if (_GEN_3 & io_rt_wg_new_bits_wg_id != io_alloc_wg_new_bits_wg_id) begin	// ventus/src/cta/cu_interface.scala:50:13, :51:{13,42}
        if (`ASSERT_VERBOSE_COND_)	// ventus/src/cta/cu_interface.scala:51:13
          $error("Assertion failed\n    at cu_interface.scala:51 assert(io.rt_wg_new.bits.wg_id.get === io.alloc_wg_new.bits.wg_id.get)\n");	// ventus/src/cta/cu_interface.scala:51:13
        if (`STOP_COND_)	// ventus/src/cta/cu_interface.scala:51:13
          $fatal;	// ventus/src/cta/cu_interface.scala:51:13
      end
      if (~reset
          & ~(_GEN_4 | 12'h800
              - {1'h0, splitter_sgpr_addr} > _fifo_io_deq_bits_num_sgpr_per_wf)) begin	// ventus/src/cta/cu_interface.scala:14:7, :46:20, :50:13, :73:31, :85:70, :95:{9,23,30,44,65}
        if (`ASSERT_VERBOSE_COND_)	// ventus/src/cta/cu_interface.scala:95:9
          $error("Assertion failed\n    at cu_interface.scala:95 assert(splitter_cnt <= 1.U || NUM_SGPR.U - splitter_sgpr_addr > fifo.io.deq.bits.num_sgpr_per_wf)\n");	// ventus/src/cta/cu_interface.scala:95:9
        if (`STOP_COND_)	// ventus/src/cta/cu_interface.scala:95:9
          $fatal;	// ventus/src/cta/cu_interface.scala:95:9
      end
      if (~reset
          & ~(_GEN_4 | 11'h400
              - {1'h0, splitter_vgpr_addr} > _fifo_io_deq_bits_num_vgpr_per_wf)) begin	// ventus/src/cta/cu_interface.scala:14:7, :46:20, :50:13, :74:31, :89:70, :95:23, :96:{9,30,44,65}
        if (`ASSERT_VERBOSE_COND_)	// ventus/src/cta/cu_interface.scala:96:9
          $error("Assertion failed\n    at cu_interface.scala:96 assert(splitter_cnt <= 1.U || NUM_VGPR.U - splitter_vgpr_addr > fifo.io.deq.bits.num_vgpr_per_wf)\n");	// ventus/src/cta/cu_interface.scala:96:9
        if (`STOP_COND_)	// ventus/src/cta/cu_interface.scala:96:9
          $fatal;	// ventus/src/cta/cu_interface.scala:96:9
      end
      if (~reset & ~(_splitter_load_new_T | _fifo_io_deq_valid)) begin	// ventus/src/cta/cu_interface.scala:46:20, :50:13, :76:41, :97:{9,31}
        if (`ASSERT_VERBOSE_COND_)	// ventus/src/cta/cu_interface.scala:97:9
          $error("Assertion failed\n    at cu_interface.scala:97 assert(splitter_cnt === 0.U || fifo.io.deq.valid)\n");	// ventus/src/cta/cu_interface.scala:97:9
        if (`STOP_COND_)	// ventus/src/cta/cu_interface.scala:97:9
          $fatal;	// ventus/src/cta/cu_interface.scala:97:9
      end
      if (_GEN_0 & ~_GEN_2) begin	// ventus/src/cta/cu_interface.scala:191:13
        if (`ASSERT_VERBOSE_COND_)	// ventus/src/cta/cu_interface.scala:191:13
          $error("Assertion failed\n    at cu_interface.scala:191 assert((wf_gather_ram_valid.get)(wf_cu_reg)(wf_wgslot_reg))\n");	// ventus/src/cta/cu_interface.scala:191:13
        if (`STOP_COND_)	// ventus/src/cta/cu_interface.scala:191:13
          $fatal;	// ventus/src/cta/cu_interface.scala:191:13
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  reg         rt_dealloc_ok;	// ventus/src/cta/cu_interface.scala:200:42
  wire        _io_host_wg_done_valid_T_2 = fsm == 2'h2;	// ventus/src/cta/cu_interface.scala:14:7, :147:20, :204:75
  wire        io_rt_dealloc_valid_0 =
    _io_host_wg_done_valid_T & wf_gather_finish | _io_host_wg_done_valid_T_2
    & ~rt_dealloc_ok;	// ventus/src/cta/cu_interface.scala:179:57, :183:94, :200:42, :204:{46,67,75,91,94}
  reg         host_wg_done_ok;	// ventus/src/cta/cu_interface.scala:217:44
  wire        io_host_wg_done_valid_0 =
    _io_host_wg_done_valid_T & wf_gather_finish | _io_host_wg_done_valid_T_2
    & ~host_wg_done_ok;	// ventus/src/cta/cu_interface.scala:179:57, :183:94, :204:75, :217:44, :221:{48,69,93,96}
  always @(posedge clock) begin	// ventus/src/cta/cu_interface.scala:14:7
    automatic logic _splitter_pds_addr_T;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    _splitter_pds_addr_T = io_cu_wf_new_0_ready & (|splitter_cnt);	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/cta/cu_interface.scala:71:29, :80:19
    if (_GEN_0)	// ventus/src/cta/cu_interface.scala:191:13
      assert__assert_5: assert(_GEN_2);	// ventus/src/cta/cu_interface.scala:191:13
    if (reset) begin	// ventus/src/cta/cu_interface.scala:14:7
      splitter_cnt <= 4'h0;	// ventus/src/cta/cu_interface.scala:71:29
      wf_gather_ram_valid_0_0 <= 1'h0;	// ventus/src/cta/cu_interface.scala:14:7, :128:51
      wf_gather_ram_valid_0_1 <= 1'h0;	// ventus/src/cta/cu_interface.scala:14:7, :128:51
      wf_gather_ram_valid_0_2 <= 1'h0;	// ventus/src/cta/cu_interface.scala:14:7, :128:51
      wf_gather_ram_valid_0_3 <= 1'h0;	// ventus/src/cta/cu_interface.scala:14:7, :128:51
      wf_gather_ram_valid_0_4 <= 1'h0;	// ventus/src/cta/cu_interface.scala:14:7, :128:51
      wf_gather_ram_valid_0_5 <= 1'h0;	// ventus/src/cta/cu_interface.scala:14:7, :128:51
      wf_gather_ram_valid_0_6 <= 1'h0;	// ventus/src/cta/cu_interface.scala:14:7, :128:51
      wf_gather_ram_valid_0_7 <= 1'h0;	// ventus/src/cta/cu_interface.scala:14:7, :128:51
      fsm <= 2'h0;	// ventus/src/cta/cu_interface.scala:14:7, :147:20
      init_wf_gather_cnt_idx <= 4'h0;	// ventus/src/cta/cu_interface.scala:71:29, :166:39
      wf_gather_ram_read_data_tmp <= 1'h0;	// ventus/src/cta/cu_interface.scala:14:7, :173:22
      rt_dealloc_ok <= 1'h0;	// ventus/src/cta/cu_interface.scala:14:7, :200:42
      host_wg_done_ok <= 1'h0;	// ventus/src/cta/cu_interface.scala:14:7, :217:44
    end
    else begin	// ventus/src/cta/cu_interface.scala:14:7
      automatic logic _fsm_T_6;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      automatic logic _fsm_T_7;	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      _fsm_T_6 = io_rt_dealloc_ready & io_rt_dealloc_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/cta/cu_interface.scala:204:67
      _fsm_T_7 = io_host_wg_done_ready & io_host_wg_done_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/cta/cu_interface.scala:221:69
      if (|splitter_cnt) begin	// ventus/src/cta/cu_interface.scala:71:29, :80:19
        if (_splitter_pds_addr_T)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
          splitter_cnt <= splitter_cnt - 4'h1;	// ventus/src/cta/cu_interface.scala:71:29, :80:91
      end
      else if (splitter_load_new)	// ventus/src/cta/cu_interface.scala:76:50
        splitter_cnt <= _fifo_io_deq_bits_num_wf;	// ventus/src/cta/cu_interface.scala:46:20, :71:29
      else	// ventus/src/cta/cu_interface.scala:76:50
        splitter_cnt <= 4'h0;	// ventus/src/cta/cu_interface.scala:71:29
      if (_GEN & _io_host_wg_done_valid_T & wf_wgslot_reg == 3'h0)	// ventus/src/cta/cu_interface.scala:14:7, :131:27, :162:32, :180:{37,61}, :183:94, :187:61, :189:35, :192:59
        wf_gather_ram_valid_0_0 <= ~wf_gather_finish;	// ventus/src/cta/cu_interface.scala:128:51, :179:57, :192:62
      else	// ventus/src/cta/cu_interface.scala:131:27, :180:61, :187:61, :189:35, :192:59
        wf_gather_ram_valid_0_0 <=
          splitter_load_new & _fifo_io_deq_bits_wg_slot_id == 3'h0
          | wf_gather_ram_valid_0_0;	// ventus/src/cta/cu_interface.scala:14:7, :46:20, :76:50, :128:51, :131:27, :132:96
      if (_GEN & _io_host_wg_done_valid_T & wf_wgslot_reg == 3'h1)	// ventus/src/cta/cu_interface.scala:14:7, :131:27, :162:32, :180:{37,61}, :183:94, :187:61, :189:35, :192:59
        wf_gather_ram_valid_0_1 <= ~wf_gather_finish;	// ventus/src/cta/cu_interface.scala:128:51, :179:57, :192:62
      else	// ventus/src/cta/cu_interface.scala:131:27, :180:61, :187:61, :189:35, :192:59
        wf_gather_ram_valid_0_1 <=
          splitter_load_new & _fifo_io_deq_bits_wg_slot_id == 3'h1
          | wf_gather_ram_valid_0_1;	// ventus/src/cta/cu_interface.scala:14:7, :46:20, :76:50, :128:51, :131:27, :132:96
      if (_GEN & _io_host_wg_done_valid_T & wf_wgslot_reg == 3'h2)	// ventus/src/cta/cu_interface.scala:131:27, :132:96, :162:32, :180:{37,61}, :183:94, :187:61, :189:35, :192:59
        wf_gather_ram_valid_0_2 <= ~wf_gather_finish;	// ventus/src/cta/cu_interface.scala:128:51, :179:57, :192:62
      else	// ventus/src/cta/cu_interface.scala:131:27, :180:61, :187:61, :189:35, :192:59
        wf_gather_ram_valid_0_2 <=
          splitter_load_new & _fifo_io_deq_bits_wg_slot_id == 3'h2
          | wf_gather_ram_valid_0_2;	// ventus/src/cta/cu_interface.scala:46:20, :76:50, :128:51, :131:27, :132:96
      if (_GEN & _io_host_wg_done_valid_T & wf_wgslot_reg == 3'h3)	// ventus/src/cta/cu_interface.scala:131:27, :132:96, :162:32, :180:{37,61}, :183:94, :187:61, :189:35, :192:59
        wf_gather_ram_valid_0_3 <= ~wf_gather_finish;	// ventus/src/cta/cu_interface.scala:128:51, :179:57, :192:62
      else	// ventus/src/cta/cu_interface.scala:131:27, :180:61, :187:61, :189:35, :192:59
        wf_gather_ram_valid_0_3 <=
          splitter_load_new & _fifo_io_deq_bits_wg_slot_id == 3'h3
          | wf_gather_ram_valid_0_3;	// ventus/src/cta/cu_interface.scala:46:20, :76:50, :128:51, :131:27, :132:96
      if (_GEN & _io_host_wg_done_valid_T & wf_wgslot_reg == 3'h4)	// ventus/src/cta/cu_interface.scala:14:7, :131:27, :162:32, :180:{37,61}, :183:94, :187:61, :189:35, :192:59
        wf_gather_ram_valid_0_4 <= ~wf_gather_finish;	// ventus/src/cta/cu_interface.scala:128:51, :179:57, :192:62
      else	// ventus/src/cta/cu_interface.scala:131:27, :180:61, :187:61, :189:35, :192:59
        wf_gather_ram_valid_0_4 <=
          splitter_load_new & _fifo_io_deq_bits_wg_slot_id == 3'h4
          | wf_gather_ram_valid_0_4;	// ventus/src/cta/cu_interface.scala:14:7, :46:20, :76:50, :128:51, :131:27, :132:96
      if (_GEN & _io_host_wg_done_valid_T & wf_wgslot_reg == 3'h5)	// ventus/src/cta/cu_interface.scala:131:27, :132:96, :162:32, :180:{37,61}, :183:94, :187:61, :189:35, :192:59
        wf_gather_ram_valid_0_5 <= ~wf_gather_finish;	// ventus/src/cta/cu_interface.scala:128:51, :179:57, :192:62
      else	// ventus/src/cta/cu_interface.scala:131:27, :180:61, :187:61, :189:35, :192:59
        wf_gather_ram_valid_0_5 <=
          splitter_load_new & _fifo_io_deq_bits_wg_slot_id == 3'h5
          | wf_gather_ram_valid_0_5;	// ventus/src/cta/cu_interface.scala:46:20, :76:50, :128:51, :131:27, :132:96
      if (_GEN & _io_host_wg_done_valid_T & wf_wgslot_reg == 3'h6)	// ventus/src/cta/cu_interface.scala:131:27, :132:96, :162:32, :180:{37,61}, :183:94, :187:61, :189:35, :192:59
        wf_gather_ram_valid_0_6 <= ~wf_gather_finish;	// ventus/src/cta/cu_interface.scala:128:51, :179:57, :192:62
      else	// ventus/src/cta/cu_interface.scala:131:27, :180:61, :187:61, :189:35, :192:59
        wf_gather_ram_valid_0_6 <=
          splitter_load_new & _fifo_io_deq_bits_wg_slot_id == 3'h6
          | wf_gather_ram_valid_0_6;	// ventus/src/cta/cu_interface.scala:46:20, :76:50, :128:51, :131:27, :132:96
      if (_GEN & _io_host_wg_done_valid_T & (&wf_wgslot_reg))	// ventus/src/cta/cu_interface.scala:131:27, :162:32, :180:{37,61}, :183:94, :187:61, :189:35, :192:59
        wf_gather_ram_valid_0_7 <= ~wf_gather_finish;	// ventus/src/cta/cu_interface.scala:128:51, :179:57, :192:62
      else	// ventus/src/cta/cu_interface.scala:131:27, :180:61, :187:61, :189:35, :192:59
        wf_gather_ram_valid_0_7 <=
          splitter_load_new & (&_fifo_io_deq_bits_wg_slot_id) | wf_gather_ram_valid_0_7;	// ventus/src/cta/cu_interface.scala:46:20, :76:50, :128:51, :131:27, :132:96
      if (fsm == 2'h2) begin	// ventus/src/cta/cu_interface.scala:14:7, :147:20, :229:43
        if (rt_dealloc_ok & host_wg_done_ok)	// ventus/src/cta/cu_interface.scala:200:42, :217:44, :235:45
          fsm <= 2'h0;	// ventus/src/cta/cu_interface.scala:14:7, :147:20
      end
      else if (fsm == 2'h1)	// ventus/src/cta/cu_interface.scala:14:7, :147:20, :229:43
        fsm <= {~(~wf_gather_finish | _fsm_T_6 & _fsm_T_7), 1'h0};	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:126:16, ventus/src/cta/cu_interface.scala:14:7, :147:20, :179:57, :232:7, :233:27
      else if (|fsm)	// ventus/src/cta/cu_interface.scala:147:20, :156:33
        fsm <= 2'h0;	// ventus/src/cta/cu_interface.scala:14:7, :147:20
      else if (wf_gather_ram_wf_gather_ram_read_data_data_en)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
        fsm <= 2'h1;	// ventus/src/cta/cu_interface.scala:14:7, :147:20
      if (~io_init_ok_0)	// ventus/src/cta/cu_interface.scala:167:56
        init_wf_gather_cnt_idx <= init_wf_gather_cnt_idx + 4'h1;	// ventus/src/cta/cu_interface.scala:77:38, :166:39, :167:133
      wf_gather_ram_read_data_tmp <= wf_gather_ram_wf_gather_ram_read_data_data_en;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/cta/cu_interface.scala:173:22
      rt_dealloc_ok <= ~_io_host_wg_done_valid_T & rt_dealloc_ok | _fsm_T_6;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/cta/cu_interface.scala:183:94, :200:42, :201:15
      host_wg_done_ok <= ~_io_host_wg_done_valid_T & host_wg_done_ok | _fsm_T_7;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, ventus/src/cta/cu_interface.scala:183:94, :201:15, :217:44, :218:15
    end
    splitter_sgpr_addr <=
      splitter_load_new
        ? _fifo_io_deq_bits_sgpr_base
        : _splitter_pds_addr_T
            ? splitter_sgpr_addr + _fifo_io_deq_bits_num_sgpr_per_wf[10:0]
            : splitter_sgpr_addr;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:126:16, ventus/src/cta/cu_interface.scala:46:20, :73:31, :76:50, :85:70
    splitter_vgpr_addr <=
      splitter_load_new
        ? _fifo_io_deq_bits_vgpr_base
        : _splitter_pds_addr_T
            ? splitter_vgpr_addr + _fifo_io_deq_bits_num_vgpr_per_wf[9:0]
            : splitter_vgpr_addr;	// src/main/scala/chisel3/util/Decoupled.scala:51:35, src/main/scala/chisel3/util/Mux.scala:126:16, ventus/src/cta/cu_interface.scala:46:20, :74:31, :76:50, :89:70
    if (splitter_load_new)	// ventus/src/cta/cu_interface.scala:76:50
      splitter_pds_addr <= _fifo_io_deq_bits_pds_base;	// ventus/src/cta/cu_interface.scala:46:20, :75:30
    else if (_splitter_pds_addr_T)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      splitter_pds_addr <= splitter_pds_addr + {15'h0, _fifo_io_deq_bits_num_pds_per_wf};	// ventus/src/cta/cu_interface.scala:46:20, :75:30, :93:69
    if (wf_gather_ram_wf_gather_ram_read_data_data_en)	// src/main/scala/chisel3/util/Decoupled.scala:51:35
      wf_wgslot_reg <= _arb_inst_io_out_bits_wf_tag[5:3];	// ventus/src/cta/cu_interface.scala:154:24, :161:60, :162:32
    if (wf_gather_ram_read_data_tmp) begin	// ventus/src/cta/cu_interface.scala:173:22
      wf_gather_ram_read_data_r_num_wf <= _wf_gather_ram_R0_data[3:0];	// ventus/src/cta/cu_interface.scala:127:34, :175:29
      wf_gather_ram_read_data_r_wg_id <= _wf_gather_ram_R0_data[35:4];	// ventus/src/cta/cu_interface.scala:127:34, :175:29
      wf_gather_ram_read_data_r_lds_dealloc_en <= _wf_gather_ram_R0_data[36];	// ventus/src/cta/cu_interface.scala:127:34, :175:29
      wf_gather_ram_read_data_r_sgpr_dealloc_en <= _wf_gather_ram_R0_data[37];	// ventus/src/cta/cu_interface.scala:127:34, :175:29
      wf_gather_ram_read_data_r_vgpr_dealloc_en <= _wf_gather_ram_R0_data[38];	// ventus/src/cta/cu_interface.scala:127:34, :175:29
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// ventus/src/cta/cu_interface.scala:14:7
    `ifdef FIRRTL_BEFORE_INITIAL	// ventus/src/cta/cu_interface.scala:14:7
      `FIRRTL_BEFORE_INITIAL	// ventus/src/cta/cu_interface.scala:14:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// ventus/src/cta/cu_interface.scala:14:7
      automatic logic [31:0] _RANDOM[0:3];	// ventus/src/cta/cu_interface.scala:14:7
      `ifdef INIT_RANDOM_PROLOG_	// ventus/src/cta/cu_interface.scala:14:7
        `INIT_RANDOM_PROLOG_	// ventus/src/cta/cu_interface.scala:14:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// ventus/src/cta/cu_interface.scala:14:7
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// ventus/src/cta/cu_interface.scala:14:7
        end	// ventus/src/cta/cu_interface.scala:14:7
        splitter_cnt = _RANDOM[2'h0][3:0];	// ventus/src/cta/cu_interface.scala:14:7, :71:29
        splitter_sgpr_addr = _RANDOM[2'h0][14:4];	// ventus/src/cta/cu_interface.scala:14:7, :71:29, :73:31
        splitter_vgpr_addr = _RANDOM[2'h0][24:15];	// ventus/src/cta/cu_interface.scala:14:7, :71:29, :74:31
        splitter_pds_addr = {_RANDOM[2'h0][31:25], _RANDOM[2'h1][24:0]};	// ventus/src/cta/cu_interface.scala:14:7, :71:29, :75:30
        wf_gather_ram_valid_0_0 = _RANDOM[2'h1][25];	// ventus/src/cta/cu_interface.scala:14:7, :75:30, :128:51
        wf_gather_ram_valid_0_1 = _RANDOM[2'h1][26];	// ventus/src/cta/cu_interface.scala:14:7, :75:30, :128:51
        wf_gather_ram_valid_0_2 = _RANDOM[2'h1][27];	// ventus/src/cta/cu_interface.scala:14:7, :75:30, :128:51
        wf_gather_ram_valid_0_3 = _RANDOM[2'h1][28];	// ventus/src/cta/cu_interface.scala:14:7, :75:30, :128:51
        wf_gather_ram_valid_0_4 = _RANDOM[2'h1][29];	// ventus/src/cta/cu_interface.scala:14:7, :75:30, :128:51
        wf_gather_ram_valid_0_5 = _RANDOM[2'h1][30];	// ventus/src/cta/cu_interface.scala:14:7, :75:30, :128:51
        wf_gather_ram_valid_0_6 = _RANDOM[2'h1][31];	// ventus/src/cta/cu_interface.scala:14:7, :75:30, :128:51
        wf_gather_ram_valid_0_7 = _RANDOM[2'h2][0];	// ventus/src/cta/cu_interface.scala:14:7, :128:51
        fsm = _RANDOM[2'h2][2:1];	// ventus/src/cta/cu_interface.scala:14:7, :128:51, :147:20
        wf_wgslot_reg = _RANDOM[2'h2][5:3];	// ventus/src/cta/cu_interface.scala:14:7, :128:51, :162:32
        init_wf_gather_cnt_idx = _RANDOM[2'h2][9:6];	// ventus/src/cta/cu_interface.scala:14:7, :128:51, :166:39
        wf_gather_ram_read_data_tmp = _RANDOM[2'h2][10];	// ventus/src/cta/cu_interface.scala:14:7, :128:51, :173:22
        wf_gather_ram_read_data_r_num_wf = _RANDOM[2'h2][14:11];	// ventus/src/cta/cu_interface.scala:14:7, :128:51, :175:29
        wf_gather_ram_read_data_r_wg_id = {_RANDOM[2'h2][31:15], _RANDOM[2'h3][14:0]};	// ventus/src/cta/cu_interface.scala:14:7, :128:51, :175:29
        wf_gather_ram_read_data_r_lds_dealloc_en = _RANDOM[2'h3][15];	// ventus/src/cta/cu_interface.scala:14:7, :175:29
        wf_gather_ram_read_data_r_sgpr_dealloc_en = _RANDOM[2'h3][16];	// ventus/src/cta/cu_interface.scala:14:7, :175:29
        wf_gather_ram_read_data_r_vgpr_dealloc_en = _RANDOM[2'h3][17];	// ventus/src/cta/cu_interface.scala:14:7, :175:29
        rt_dealloc_ok = _RANDOM[2'h3][18];	// ventus/src/cta/cu_interface.scala:14:7, :175:29, :200:42
        host_wg_done_ok = _RANDOM[2'h3][19];	// ventus/src/cta/cu_interface.scala:14:7, :175:29, :217:44
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// ventus/src/cta/cu_interface.scala:14:7
      `FIRRTL_AFTER_INITIAL	// ventus/src/cta/cu_interface.scala:14:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue2_cta_data fifo (	// ventus/src/cta/cu_interface.scala:46:20
    .clock                         (clock),
    .reset                         (reset),
    .io_enq_ready                  (_fifo_io_enq_ready),
    .io_enq_valid                  (_fifo_io_enq_valid_T_1),	// ventus/src/cta/cu_interface.scala:58:74
    .io_enq_bits_wg_slot_id        (io_alloc_wg_new_bits_wg_slot_id),
    .io_enq_bits_num_wf            (io_alloc_wg_new_bits_num_wf),
    .io_enq_bits_lds_dealloc_en    (io_alloc_wg_new_bits_lds_dealloc_en),
    .io_enq_bits_sgpr_dealloc_en   (io_alloc_wg_new_bits_sgpr_dealloc_en),
    .io_enq_bits_vgpr_dealloc_en   (io_alloc_wg_new_bits_vgpr_dealloc_en),
    .io_enq_bits_sgpr_base         (io_rt_wg_new_bits_sgpr_base),
    .io_enq_bits_vgpr_base         (io_rt_wg_new_bits_vgpr_base),
    .io_enq_bits_lds_base          (io_rt_wg_new_bits_lds_base),
    .io_enq_bits_num_sgpr_per_wf   (io_wgbuffer_wg_new_bits_num_sgpr_per_wf),
    .io_enq_bits_num_vgpr_per_wf   (io_wgbuffer_wg_new_bits_num_vgpr_per_wf),
    .io_enq_bits_num_pds_per_wf    (io_wgbuffer_wg_new_bits_num_pds_per_wf),
    .io_enq_bits_num_thread_per_wf (io_wgbuffer_wg_new_bits_num_thread_per_wf),
    .io_enq_bits_gds_base          (io_wgbuffer_wg_new_bits_gds_base),
    .io_enq_bits_pds_base          (io_wgbuffer_wg_new_bits_pds_base),
    .io_enq_bits_start_pc          (io_wgbuffer_wg_new_bits_start_pc),
    .io_enq_bits_csr_kernel        (io_wgbuffer_wg_new_bits_csr_kernel),
    .io_enq_bits_num_wg_x          (io_wgbuffer_wg_new_bits_num_wg_x),
    .io_enq_bits_num_wg_y          (io_wgbuffer_wg_new_bits_num_wg_y),
    .io_enq_bits_num_wg_z          (io_wgbuffer_wg_new_bits_num_wg_z),
    .io_enq_bits_wg_id             (io_wgbuffer_wg_new_bits_wg_id),
    .io_deq_ready                  (splitter_cnt == 4'h1 & io_cu_wf_new_0_ready),	// ventus/src/cta/cu_interface.scala:71:29, :77:{38,47}
    .io_deq_valid                  (_fifo_io_deq_valid),
    .io_deq_bits_wg_slot_id        (_fifo_io_deq_bits_wg_slot_id),
    .io_deq_bits_num_wf            (_fifo_io_deq_bits_num_wf),
    .io_deq_bits_lds_dealloc_en    (_fifo_io_deq_bits_lds_dealloc_en),
    .io_deq_bits_sgpr_dealloc_en   (_fifo_io_deq_bits_sgpr_dealloc_en),
    .io_deq_bits_vgpr_dealloc_en   (_fifo_io_deq_bits_vgpr_dealloc_en),
    .io_deq_bits_sgpr_base         (_fifo_io_deq_bits_sgpr_base),
    .io_deq_bits_vgpr_base         (_fifo_io_deq_bits_vgpr_base),
    .io_deq_bits_lds_base          (io_cu_wf_new_0_bits_lds_base),
    .io_deq_bits_num_sgpr_per_wf   (_fifo_io_deq_bits_num_sgpr_per_wf),
    .io_deq_bits_num_vgpr_per_wf   (_fifo_io_deq_bits_num_vgpr_per_wf),
    .io_deq_bits_num_pds_per_wf    (_fifo_io_deq_bits_num_pds_per_wf),
    .io_deq_bits_num_thread_per_wf (io_cu_wf_new_0_bits_num_thread_per_wf),
    .io_deq_bits_pds_base          (_fifo_io_deq_bits_pds_base),
    .io_deq_bits_start_pc          (io_cu_wf_new_0_bits_start_pc),
    .io_deq_bits_csr_kernel        (io_cu_wf_new_0_bits_csr_kernel),
    .io_deq_bits_num_wg_x          (io_cu_wf_new_0_bits_num_wg_x),
    .io_deq_bits_num_wg_y          (io_cu_wf_new_0_bits_num_wg_y),
    .io_deq_bits_num_wg_z          (io_cu_wf_new_0_bits_num_wg_z),
    .io_deq_bits_wg_id             (_fifo_io_deq_bits_wg_id)
  );
  wf_gather_ram wf_gather_ram (	// ventus/src/cta/cu_interface.scala:127:34
    .R0_addr (_arb_inst_io_out_bits_wf_tag[5:3]),	// ventus/src/cta/cu_interface.scala:154:24, :161:60
    .R0_en   (wf_gather_ram_wf_gather_ram_read_data_data_en),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .R0_clk  (clock),
    .R0_data (_wf_gather_ram_R0_data),
    .W0_addr (_fifo_io_deq_bits_wg_slot_id),	// ventus/src/cta/cu_interface.scala:46:20
    .W0_en   (splitter_load_new),	// ventus/src/cta/cu_interface.scala:76:50
    .W0_clk  (clock),
    .W0_data
      ({_fifo_io_deq_bits_vgpr_dealloc_en,
        _fifo_io_deq_bits_sgpr_dealloc_en,
        _fifo_io_deq_bits_lds_dealloc_en,
        _fifo_io_deq_bits_wg_id,
        _fifo_io_deq_bits_num_wf})	// ventus/src/cta/cu_interface.scala:46:20, :127:34
  );
  RRArbiter arb_inst (	// ventus/src/cta/cu_interface.scala:154:24
    .io_in_0_ready       (io_cu_wf_done_0_ready),
    .io_in_0_valid       (io_cu_wf_done_0_valid),
    .io_in_0_bits_wf_tag (io_cu_wf_done_0_bits_wf_tag),
    .io_out_ready        (~(|fsm)),	// ventus/src/cta/cu_interface.scala:147:20, :156:33
    .io_out_valid        (_arb_inst_io_out_valid),
    .io_out_bits_wf_tag  (_arb_inst_io_out_bits_wf_tag)
  );
  wf_gather_cnt wf_gather_cnt (	// ventus/src/cta/cu_interface.scala:165:34
    .R0_addr (_arb_inst_io_out_bits_wf_tag[5:3]),	// ventus/src/cta/cu_interface.scala:154:24, :161:60
    .R0_en   (wf_gather_ram_wf_gather_ram_read_data_data_en),	// src/main/scala/chisel3/util/Decoupled.scala:51:35
    .R0_clk  (clock),
    .R0_data (_wf_gather_cnt_R0_data),
    .W0_addr (_GEN ? wf_wgslot_reg : init_wf_gather_cnt_idx[2:0]),	// ventus/src/cta/cu_interface.scala:162:32, :166:39, :180:{37,61}
    .W0_en   (_wf_gather_cnt_write_en_T | _io_host_wg_done_valid_T),	// ventus/src/cta/cu_interface.scala:180:61, :183:{86,94}
    .W0_clk  (clock),
    .W0_data (~_GEN | wf_gather_finish ? 4'h0 : _wf_gather_cnt_write_data_T_1)	// ventus/src/cta/cu_interface.scala:71:29, :179:{51,57}, :180:{37,61}, :181:37
  );
  assign io_init_ok = io_init_ok_0;	// ventus/src/cta/cu_interface.scala:14:7, :167:56
  assign io_wgbuffer_wg_new_ready =
    io_alloc_wg_new_valid & io_rt_wg_new_valid & _fifo_io_enq_ready;	// ventus/src/cta/cu_interface.scala:14:7, :46:20, :55:75
  assign io_alloc_wg_new_ready =
    io_wgbuffer_wg_new_valid & io_rt_wg_new_valid & _fifo_io_enq_ready;	// ventus/src/cta/cu_interface.scala:14:7, :46:20, :56:75
  assign io_rt_wg_new_ready = _fifo_io_enq_valid_T & _fifo_io_enq_ready;	// ventus/src/cta/cu_interface.scala:14:7, :46:20, :57:{50,75}
  assign io_cu_wf_new_0_valid = |splitter_cnt;	// ventus/src/cta/cu_interface.scala:14:7, :71:29, :80:19
  assign io_cu_wf_new_0_bits_pds_base = splitter_pds_addr;	// ventus/src/cta/cu_interface.scala:14:7, :75:30
  assign io_cu_wf_new_0_bits_sgpr_base = splitter_sgpr_addr;	// ventus/src/cta/cu_interface.scala:14:7, :73:31
  assign io_cu_wf_new_0_bits_vgpr_base = splitter_vgpr_addr;	// ventus/src/cta/cu_interface.scala:14:7, :74:31
  assign io_cu_wf_new_0_bits_wg_id = _fifo_io_deq_bits_wg_id;	// ventus/src/cta/cu_interface.scala:14:7, :46:20
  assign io_cu_wf_new_0_bits_wf_tag =
    {_fifo_io_deq_bits_wg_slot_id, _fifo_io_deq_bits_num_wf[2:0] - splitter_cnt[2:0]};	// ventus/src/cta/cu_interface.scala:14:7, :46:20, :71:29, :80:91, :110:46, :111:13
  assign io_cu_wf_new_0_bits_num_wf = _fifo_io_deq_bits_num_wf;	// ventus/src/cta/cu_interface.scala:14:7, :46:20
  assign io_rt_dealloc_valid = io_rt_dealloc_valid_0;	// ventus/src/cta/cu_interface.scala:14:7, :204:67
  assign io_rt_dealloc_bits_wg_slot_id = wf_wgslot_reg;	// ventus/src/cta/cu_interface.scala:14:7, :162:32
  assign io_rt_dealloc_bits_num_wf = io_rt_dealloc_bits_num_wf_0;	// ventus/src/cta/cu_interface.scala:14:7, :175:8
  assign io_rt_dealloc_bits_lds_dealloc_en =
    wf_gather_ram_read_data_tmp
      ? _wf_gather_ram_R0_data[36]
      : wf_gather_ram_read_data_r_lds_dealloc_en;	// ventus/src/cta/cu_interface.scala:14:7, :127:34, :173:22, :175:{8,29}
  assign io_rt_dealloc_bits_sgpr_dealloc_en =
    wf_gather_ram_read_data_tmp
      ? _wf_gather_ram_R0_data[37]
      : wf_gather_ram_read_data_r_sgpr_dealloc_en;	// ventus/src/cta/cu_interface.scala:14:7, :127:34, :173:22, :175:{8,29}
  assign io_rt_dealloc_bits_vgpr_dealloc_en =
    wf_gather_ram_read_data_tmp
      ? _wf_gather_ram_R0_data[38]
      : wf_gather_ram_read_data_r_vgpr_dealloc_en;	// ventus/src/cta/cu_interface.scala:14:7, :127:34, :173:22, :175:{8,29}
  assign io_rt_dealloc_bits_wg_id = io_rt_dealloc_bits_wg_id_0;	// ventus/src/cta/cu_interface.scala:14:7, :175:8
  assign io_host_wg_done_valid = io_host_wg_done_valid_0;	// ventus/src/cta/cu_interface.scala:14:7, :221:69
  assign io_host_wg_done_bits_wg_id = io_rt_dealloc_bits_wg_id_0;	// ventus/src/cta/cu_interface.scala:14:7, :175:8
endmodule

