# SPDX-License-Identifier: Apache-2.0
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
# http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
#

PLAYBOOK_RANDOM_SEED ?= $(shell date +%s)
BUILD_CFLAGS ?= 
TEST_CFLAGS = -g -O3 -DMY_RANDOM_SEED=$(PLAYBOOK_RANDOM_SEED) $(BUILD_CFLAGS)
VERILATOR = verilator
GCC_PREFIX = riscv64-unknown-elf
BUILD_DIR = $(CURDIR)

# Ensure that RISC-V toolchain is installed
ifeq ($(shell which $(GCC_PREFIX)-gcc 2> /dev/null),)
$(error RISC-V toolchain not found, please refer to https://github.com/chipsalliance/caliptra-rtl?tab=readme-ov-file#riscv-toolchain-installation for more details)
endif

rv_gcc_version = $(strip $(shell $(GCC_PREFIX)-gcc --version | head -1 | sed "s/$(GCC_PREFIX)-gcc (.*) //"))
$(info rv_gcc_version is $(rv_gcc_version))
ifeq "12.2.0" "$(word 1, $(sort 12.2.0 $(rv_gcc_version)))"
ABI = -mabi=ilp32 -march=rv32imc_zicsr_zifencei
else
ABI = -mabi=ilp32 -march=rv32imc
endif

# Define test name
TESTNAME ?= iccm_lock
TEST_DIR = $(CALIPTRA_ROOT)/src/integration/test_suites/$(TESTNAME)
HEX_DIR = $(CALIPTRA_ROOT)/src/integration/test_suites/hex
INCLUDES_DIR = $(CALIPTRA_ROOT)/src/integration/test_suites/includes
TBDIR = $(CALIPTRA_ROOT)/src/integration/tb
RISCV_HW_IF_DIR = $(CALIPTRA_ROOT)/src/integration/test_suites/libs/riscv_hw_if
ISR_DIR    = $(CALIPTRA_ROOT)/src/integration/test_suites/libs/caliptra_isr
PRINTF_DIR = $(CALIPTRA_ROOT)/src/integration/test_suites/libs/printf

# Determine test directory
#ifneq (,$(wildcard $(TBDIR)/tests/$(TEST)))
#  TEST_DIR = $(TBDIR)/tests/$(TEST)
#endif

# Libraries providing functionality for each peripheral component in Caliptra
COMP_LIB_NAMES := aes \
		  doe \
		  ecc \
		  hmac \
		  keyvault \
		  datavault \
		  sha256 \
		  sha512 \
		  soc_ifc \
		  clk_gate \
		  wdt
COMP_LIBS := $(foreach name, $(COMP_LIB_NAMES), $(CALIPTRA_ROOT)/src/integration/test_suites/libs/$(name))
HEADER_FILES := $(INCLUDES_DIR)/caliptra_defines.h \
		$(INCLUDES_DIR)/defines.h \
		$(CALIPTRA_ROOT)/src/integration/rtl/caliptra_reg.h  \
		$(RISCV_HW_IF_DIR)/riscv_hw_if.h \
		$(wildcard $(TEST_DIR)/*.h) \
		$(PRINTF_DIR)/printf.h \
		$(ISR_DIR)/riscv-csr.h \
		$(ISR_DIR)/riscv-interrupts.h \
		$(ISR_DIR)/veer-csr.h \
		$(foreach comp_lib, $(COMP_LIBS), $(wildcard $(comp_lib)/*.h))

TEST_GEN_FILES := $(CALIPTRA_ROOT)/src/ecc/tb/ecdsa_secp384r1.exe \
	          $(CALIPTRA_ROOT)/src/doe/tb/doe_test_gen.py

# Separate OFILE variable since this is not used to build remote images
# (i.e. FMC or RunTime)
ifeq (0,$(shell test -e $(TEST_DIR)/$(TESTNAME).c && echo $$?))
    ifdef CALIPTRA_MODE_SEED
	OFILE_CRT := crt0_seed.o
    else
	OFILE_CRT := crt0.o
    endif
endif
OFILES += $(TESTNAME).o
ifeq (0,$(shell test -e $(TEST_DIR)/caliptra_isr.h && echo $$?))
	OFILES += caliptra_isr.o
endif
# Assume all tests will import our printf lib
OFILES += printf.o
# Always compile the lib files - for every target
OFILES += $(foreach comp_lib_name, $(COMP_LIB_NAMES), $(comp_lib_name).o)

# Verilator trace format
VERILATOR_TRACE=vcd

ifdef debug
 DEBUG_PLUS = +dumpon
 IRUN_DEBUG = -access +rc
 IRUN_DEBUG_RUN = -input $(RV_ROOT)/testbench/input.tcl
 VCS_DEBUG = -debug_access
 ifeq ($(VERILATOR_TRACE), vcd)
  VERILATOR_DEBUG = --trace --trace-structs
 else ifeq ($(VERILATOR_TRACE), fst)
  VERILATOR_DEBUG = --trace-fst --trace-structs --trace-threads 2
 else
  $(error Unsupported Verilator trace format '$(VERILATOR_TRACE)')
 endif
 RIVIERA_DEBUG = +access +r
endif

# RK
# provide specific link file
ifeq (,$(wildcard $(TEST_DIR)/$(TESTNAME).ld))
    ifdef CALIPTRA_MODE_SEED
	LINK = $(RISCV_HW_IF_DIR)/link_seed.ld
    else
	LINK = $(RISCV_HW_IF_DIR)/link.ld
    endif
else
	LINK = $(TEST_DIR)/$(TESTNAME).ld
endif

VPATH = $(TEST_DIR) $(BUILD_DIR) $(TBDIR) $(RISCV_HW_IF_DIR) $(ISR_DIR) $(PRINTF_DIR) $(COMP_LIBS)

# Use eval to expand env variables in the .vf file
$(eval TBFILES = $(shell cat $(TBDIR)/../config/caliptra_top_tb.vf | grep -v '+incdir+'))

#defines  = $(BUILD_DIR)/common_defines.vh
#defines += $(RV_ROOT)/design/include/el2_def.sv
#defines += $(BUILD_DIR)/el2_pdef.vh
includes = -I$(BUILD_DIR)
#
#         .--------------------------------------------------------------------------------.
#         | Verilator does not support unpacked structs/unions - waive this warning so     |
#         | that unpacked structs are treated as packed. This should only impact files     |
#         | generated from RDL register files, which use unpacked structs liberally.       |
#         '-----------------------------------------------------------------------------+--'
#                                                                                       |
#         .---------------------------------------------------------------------.       |
#         | This is flagged for every generated SystemVerilog file defining a   |       |
#         | register block. The field_storage signal is the target of the       |       |
#         | warning, indicating multiple drivers/different clocking.            |       |
#         '----------------------------------------------------------------+----'       |
#                                                                          |            |
#         .------------------------------------------------------.         |            |
#         | PeakRDL implements the default incrsaturate behavior |         |            |
#         | for counter registers by performing a > comparison   |         |            |
#         | with an all-ones value (i.e. cnt > 32'hFFFFFFFF)     |         |            |
#         | which, by definition, can never be true. Verilator   |         |            |
#         | warns that this will compile to a constant 0.        |         |            |
#         '------------------------------------------------+-----'         |            |
#                                                          |               |            |
#         .--------------------------------------------.   |               |            |
#         | Vectors that are little bit-endian are not |   |               |            |
#         | supported by Verilator, according to a     |   |               |            |
#         | warning that is thrown. This is supposedly |   |               |            |
#         | resolved as of version 3.720, according    |   |               |            |
#         | to the release notes.                      |   |               |            |
#         '-----------------------------------+--------'   |               |            |
#                                             |            |               |            |
#         .------------------------------.    |            |               |            |
#         | Inherited from ChipsAlliance |    |            |               |            |
#         | VeeR repository provided     |    |            |               |            |
#         | Makefile                     |    |            |               |            |
#         '-----+------------+-----------'    |            |               |            |
#               |            |                |            |               |            |
#               v            v                v            v               v            v
suppress = -Wno-WIDTH -Wno-UNOPTFLAT -Wno-LITENDIAN -Wno-CMPCONST -Wno-MULTIDRIVEN -Wno-UNPACKED

# CFLAGS for verilator generated Makefiles. Without -std=c++17 it
# complains for `auto` variables
CFLAGS += -std=c++17

# Optimization for better performance; alternative is nothing for
# slower runtime (faster compiles) -O2 for faster runtime (slower
# compiles), or -O for balance.
VERILATOR_MAKE_FLAGS = OPT_FAST="-Os"

# Testbench DPI sources
TB_DPI_SRCS = jtagdpi/jtagdpi.c \
              tcp_server/tcp_server.c

TB_DPI_INCS := $(addprefix -I$(CALIPTRA_ROOT)/src/integration/test_suites/libs/,$(dir $(TB_DPI_SRCS)))
TB_DPI_SRCS := $(addprefix $(CALIPTRA_ROOT)/src/integration/test_suites/libs/,$(TB_DPI_SRCS))

# Testbench sources
TB_VERILATOR_SRCS = $(TBDIR)/test_caliptra_top_tb.cpp $(TB_DPI_SRCS)

# Testbench defs
TB_DEFS = +define+CALIPTRA_INTERNAL_QSPI+CALIPTRA_INTERNAL_TRNG+CALIPTRA_INTERNAL_UART

# By default debugging (JTAG) is locked in Caliptra. Add "DEBUG_UNLOCKED=1" to
# enable it.
ifdef DEBUG_UNLOCKED
    TB_DEFS += +define+CALIPTRA_DEBUG_UNLOCKED
endif

# To enforce holding the RISC-V core in reset add "FORCE_CPU_RESET=1".
ifdef FORCE_CPU_RESET
    TB_DEFS += +define+CALIPTRA_FORCE_CPU_RESET
endif

# SEED is one of two possible configurations for Caliptra mode
ifdef CALIPTRA_MODE_SEED
    TB_DEFS += +define+CALIPTRA_MODE_SEED
else
    TB_DEFS += +define+CALIPTRA_MODE_CORE
endif

ifdef CALIPTRA_MODE_SEED
    ROM_SIZE=0x10000
    MBOX_SIZE=0x1000
    ICCM_SIZE=0x0
    DCCM_SIZE=0x4000
else
    ROM_SIZE=0xC000
    MBOX_SIZE=0x20000
    ICCM_SIZE=0x20000
    DCCM_SIZE=0x20000
endif

# Run time arguments from command line
VERILATOR_RUN_ARGS ?= ""

# Add testbench lib include paths
CFLAGS += $(TB_DPI_INCS)

# Targets
all: clean verilator

clean:
	rm -rf *.log *.s *.hex *.dis *.size *.tbl irun* vcs* simv* .map *.map snapshots \
	verilator* *.exe obj* *.o ucli.key vc_hdrs.h csrc *.csv work \
	dataset.asdb  library.cfg vsimsa.cfg  riviera-build wave.asdb sim.vcd \
	*.h

clean_fw:
	rm -rf *.o *.h

############ Model Builds ###############################

verilator-build: $(TBFILES) $(INCLUDES_DIR)/defines.h $(TB_VERILATOR_SRCS)
	$(VERILATOR) $(TB_VERILATOR_SRCS) --cc -CFLAGS "$(CFLAGS)" \
	  +libext+.v+.sv +define+RV_OPENSOURCE \
	  --timescale 1ns/1ps \
		--timing \
	  $(includes) \
	  $(suppress) \
	  -f $(TBDIR)/../config/caliptra_top_tb.vf --top-module caliptra_top_tb \
	  -f $(TBDIR)/../config/caliptra_top_tb.vlt \
	  -exe test_caliptra_top_tb.cpp --autoflush $(VERILATOR_DEBUG) \
	  $(TB_DEFS)
	$(MAKE) -j`nproc` -e -C obj_dir/ -f Vcaliptra_top_tb.mk $(VERILATOR_MAKE_FLAGS) VM_PARALLEL_BUILDS=1
	touch verilator-build

vcs-build: $(TBFILES) $(INCLUDES_DIR)/defines.h $(TB_DPI_SRCS)
	vlogan -full64 -sverilog -kdb -incr_vlogan +lint=IA_CHECKFAIL -assert svaext \
	  +define+RV_ASSERT_ON +define+CLP_ASSERT_ON $(TB_DEFS) -noinherit_timescale=1ns/1ps \
	  -f $(TBDIR)/../config/caliptra_top_tb.vf
	vcs -full64 -kdb -lca -debug_access+all -j8 +vcs+lic+wait -partcomp -fastpartcomp=j8 \
	  -assert enable_hier caliptra_top_tb -o simv.caliptra_top_tb +dpi -cflags "$(TB_DPI_INCS)" $(TB_DPI_SRCS)

############ TEST Simulation ###############################

verilator: program.hex verilator-build
	./obj_dir/Vcaliptra_top_tb $(VERILATOR_RUN_ARGS)

vcs: program.hex vcs-build
	cp $(TEST_GEN_FILES) $(BUILD_DIR)
	./simv.caliptra_top_tb

############ TEST build ###############################

ifeq ($(shell which $(GCC_PREFIX)-gcc 2> /dev/null),)
program.hex: $(BUILD_DIR)/defines.h
	@echo " !!! No $(GCC_PREFIX)-gcc in path, using canned hex files !!"
	cp $(HEX_DIR)/$(TESTNAME).hex program.hex
else ifneq (,$(wildcard $(TEST_DIR)/$(TESTNAME).makefile))
program.hex:
	@echo Building $(TESTNAME) via $(TEST_DIR)/$(TESTNAME).makefile
	$(MAKE) -f $(TEST_DIR)/$(TESTNAME).makefile
else ifneq (,$(wildcard $(TEST_DIR)/$(TESTNAME)))
# Build program.hex from RUST executable
program.hex:
	@echo "Building program.hex from $(TESTNAME) using Crypto Test rules for pre-compiled RUST executables"
	-$(GCC_PREFIX)-objcopy -O verilog -R .data -R .rodata -R .bss -R .sbss -R .iccm -R .dccm -R .eh_frame --pad-to $(ROM_SIZE) --gap-fill 0xFF --no-change-warnings $(TEST_DIR)/$(TESTNAME) program.hex
	-$(GCC_PREFIX)-objcopy -O verilog -j .data -j .rodata -j .bss -j .sbss -j .dccm \
			      --change-section-lma       .data-0x50000000 \
			      --change-section-lma     .rodata-0x50000000 \
			      --change-section-lma        .bss-0x50000000 \
			      --change-section-lma       .sbss-0x50000000 \
			      --change-section-lma       .dccm-0x50000000 \
			      --pad-to $(DCCM_SIZE) \
			      --no-change-warnings \
			      $(TEST_DIR)/$(TESTNAME) dccm.hex
	-$(GCC_PREFIX)-objcopy -O verilog -j .iccm                       --change-section-address .iccm=0 --pad-to $(ICCM_SIZE) --no-change-warnings $(TEST_DIR)/$(TESTNAME) iccm.hex
	-$(GCC_PREFIX)-objcopy -O verilog -j .mailbox --gap-fill 0x0     --change-section-address .mailbox=0 --pad-to $(MBOX_SIZE) --no-change-warnings $(TEST_DIR)/$(TESTNAME) mailbox.hex
	$(GCC_PREFIX)-objdump -S  $(TEST_DIR)/$(TESTNAME) > $(TESTNAME).dis
	$(GCC_PREFIX)-size        $(TEST_DIR)/$(TESTNAME) | tee $(TESTNAME).size

else
# Build program.hex from source (test_suites)
program.hex: $(OFILE_CRT) $(OFILES) $(LINK)
	@echo Building $(TESTNAME)
	$(GCC_PREFIX)-gcc $(ABI) -Wl,-Map=$(TESTNAME).map -lgcc -T$(LINK) -o $(TESTNAME).exe $(OFILE_CRT) $(OFILES) -nostartfiles  $(TEST_LIBS)
	-$(GCC_PREFIX)-objcopy -O verilog -R .data_iccm0 -R .data_iccm1 -R .data_iccm2 -R .iccm -R .dccm -R .eh_frame --pad-to $(ROM_SIZE) --no-change-warnings $(TESTNAME).exe program.hex
	-$(GCC_PREFIX)-objcopy -O verilog -j .data_iccm0 -j .data_iccm1 -j .data_iccm2 -j .dccm \
			      --change-section-lma .data_iccm0-0x50000000 \
			      --change-section-lma .data_iccm1-0x50000000 \
			      --change-section-lma .data_iccm2-0x50000000 \
			      --change-section-lma       .dccm-0x50000000 \
			      --pad-to $(DCCM_SIZE) \
			      --no-change-warnings \
			      $(TESTNAME).exe dccm.hex
	-$(GCC_PREFIX)-objcopy -O verilog -j .iccm                       --change-section-address .iccm=0 --pad-to $(ICCM_SIZE) --no-change-warnings $(TESTNAME).exe iccm.hex
	-$(GCC_PREFIX)-objcopy -O verilog -j .mailbox --gap-fill 0x0     --change-section-address .mailbox=0 --pad-to $(MBOX_SIZE) --no-change-warnings $(TESTNAME).exe mailbox.hex
	$(GCC_PREFIX)-objdump -S  $(TESTNAME).exe > $(TESTNAME).dis
	$(GCC_PREFIX)-size        $(TESTNAME).exe | tee $(TESTNAME).size
	@echo Completed building $(TESTNAME)

# Cannot build caliptra_{fmc,rt}.hex and program.hex in the same make invocation (TESTNAME will be invalid, and consequently other dependencies like LINK)
# Entire image will be loaded into the mailbox, so it must fit the 128KiB memory
%.hex: $(OFILES) $(LINK)
	@echo Building $(TESTNAME)
	$(GCC_PREFIX)-gcc $(ABI) -Wl,-Map=$(TESTNAME).map -lgcc -T$(LINK) -o $(TESTNAME).exe $(OFILES) -nostartfiles  $(TEST_LIBS)
	-$(GCC_PREFIX)-objcopy -O verilog -R .eh_frame --pad-to $(MBOX_SIZE) --no-change-warnings $(TESTNAME).exe $@
	$(GCC_PREFIX)-objdump -S  $(TESTNAME).exe > $(TESTNAME).dis
	$(GCC_PREFIX)-size        $(TESTNAME).exe | tee $(TESTNAME).size
	@echo Completed building $(TESTNAME)

%.o : %.s $(HEADER_FILES)
	cp $(HEADER_FILES) $(BUILD_DIR)
	$(GCC_PREFIX)-cpp $(includes) -I$(TEST_DIR)  $<  > $*.cpp.s
	$(GCC_PREFIX)-as $(ABI) $*.cpp.s -o $@

%.o : %.c $(HEADER_FILES)
	cp $(HEADER_FILES) $(BUILD_DIR)
	$(GCC_PREFIX)-gcc $(includes) $(TEST_CFLAGS) -DCOMPILER_FLAGS="\"$(TEST_CFLAGS)\"" $(ABI) -nostdlib -c $< -o $@

endif

help:
	@echo Make sure the environment variable RV_ROOT is set.
	@echo Possible targets: verilator vcs irun vlog riviera help clean all verilator-build irun-build vcs-build riviera-build program.hex

.PHONY: help clean clean_fw verilator vcs irun vlog riviera

