{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1657117498222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1657117498222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 06 22:24:58 2022 " "Processing started: Wed Jul 06 22:24:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1657117498222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1657117498222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_char -c vga_char " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_char -c vga_char" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1657117498223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1657117498528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/vga_char/sim/tb_vga_char.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/vga_char/sim/tb_vga_char.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_vga_char " "Found entity 1: tb_vga_char" {  } { { "../sim/tb_vga_char.v" "" { Text "E:/code/workspace_FPGA/vga_char/sim/tb_vga_char.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657117498577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657117498577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/vga_char/rtl/vga_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/vga_char/rtl/vga_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pic " "Found entity 1: vga_pic" {  } { { "../rtl/vga_pic.v" "" { Text "E:/code/workspace_FPGA/vga_char/rtl/vga_pic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657117498580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657117498580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/vga_char/rtl/vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/vga_char/rtl/vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "../rtl/vga_ctrl.v" "" { Text "E:/code/workspace_FPGA/vga_char/rtl/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657117498582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657117498582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/workspace_fpga/vga_char/rtl/vga_char.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/workspace_fpga/vga_char/rtl/vga_char.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_char " "Found entity 1: vga_char" {  } { { "../rtl/vga_char.v" "" { Text "E:/code/workspace_FPGA/vga_char/rtl/vga_char.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657117498585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657117498585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/clk_gen/clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/clk_gen/clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "ipcore/clk_gen/clk_gen.v" "" { Text "E:/code/workspace_FPGA/vga_char/prj/ipcore/clk_gen/clk_gen.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1657117498588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1657117498588 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "char_X vga_pic.v(112) " "Verilog HDL error at vga_pic.v(112): object \"char_X\" is not declared" {  } { { "../rtl/vga_pic.v" "" { Text "E:/code/workspace_FPGA/vga_char/rtl/vga_pic.v" 112 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1657117498590 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1657117498652 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 06 22:24:58 2022 " "Processing ended: Wed Jul 06 22:24:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1657117498652 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1657117498652 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1657117498652 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1657117498652 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1657117499241 ""}
