Classic Timing Analyzer report for Parallel_Clocks_Generator
Wed Mar 16 15:24:22 2011
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'Clk_100'
  6. Clock Setup: 'Clk_10'
  7. Clock Setup: 'Clk_10K'
  8. Clock Setup: 'Clk_50K'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Board Trace Model Assignments
 14. Input Transition Times
 15. Slow Corner Signal Integrity Metrics
 16. Fast Corner Signal Integrity Metrics
 17. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                               ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                               ; To                                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.186 ns                                       ; Addr[3]                                                                                            ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[11]                                                  ; --         ; Wr_n     ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.011 ns                                      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3]           ; P_Cycle_Start                                                                                     ; Clk_100    ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 11.282 ns                                      ; Exposure_Start                                                                                     ; P_Cycle_Start                                                                                     ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.631 ns                                       ; DC_Hold                                                                                            ; inst50                                                                                            ; --         ; Clk_10K  ; 0            ;
; Clock Setup: 'Clk_100'       ; N/A   ; None          ; 235.18 MHz ( period = 4.252 ns )               ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3]           ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12] ; Clk_100    ; Clk_100  ; 0            ;
; Clock Setup: 'Clk_50K'       ; N/A   ; None          ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst148                                                                                            ; inst149                                                                                           ; Clk_50K    ; Clk_50K  ; 0            ;
; Clock Setup: 'Clk_10K'       ; N/A   ; None          ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] ; inst123                                                                                           ; Clk_10K    ; Clk_10K  ; 0            ;
; Clock Setup: 'Clk_10'        ; N/A   ; None          ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst116                                                                                            ; inst30                                                                                            ; Clk_10     ; Clk_10   ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                    ;                                                                                                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP3C25F324C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Nominal Core Supply Voltage                                                                          ; 1.2V               ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; On                 ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
; Enables Advanced I/O Timing                                                                          ; On                 ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk_100         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Clk_10          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Clk_10K         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Wr_n            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; Clk_50K         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk_100'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                        ; To                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 235.18 MHz ( period = 4.252 ns )                    ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.627 ns                ;
; N/A                                     ; 235.18 MHz ( period = 4.252 ns )                    ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.627 ns                ;
; N/A                                     ; 235.18 MHz ( period = 4.252 ns )                    ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.627 ns                ;
; N/A                                     ; 235.18 MHz ( period = 4.252 ns )                    ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.627 ns                ;
; N/A                                     ; 235.18 MHz ( period = 4.252 ns )                    ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.627 ns                ;
; N/A                                     ; 235.18 MHz ( period = 4.252 ns )                    ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.627 ns                ;
; N/A                                     ; 235.18 MHz ( period = 4.252 ns )                    ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.627 ns                ;
; N/A                                     ; 235.18 MHz ( period = 4.252 ns )                    ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.627 ns                ;
; N/A                                     ; 235.18 MHz ( period = 4.252 ns )                    ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.627 ns                ;
; N/A                                     ; 235.18 MHz ( period = 4.252 ns )                    ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.627 ns                ;
; N/A                                     ; 235.18 MHz ( period = 4.252 ns )                    ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.627 ns                ;
; N/A                                     ; 235.18 MHz ( period = 4.252 ns )                    ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.627 ns                ;
; N/A                                     ; 235.18 MHz ( period = 4.252 ns )                    ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.627 ns                ;
; N/A                                     ; 249.69 MHz ( period = 4.005 ns )                    ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[2]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 249.69 MHz ( period = 4.005 ns )                    ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[2]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 249.69 MHz ( period = 4.005 ns )                    ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[2]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 249.69 MHz ( period = 4.005 ns )                    ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[2]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 249.69 MHz ( period = 4.005 ns )                    ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[2]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 249.69 MHz ( period = 4.005 ns )                    ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[2]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 249.69 MHz ( period = 4.005 ns )                    ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[2]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 249.69 MHz ( period = 4.005 ns )                    ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[2]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 249.69 MHz ( period = 4.005 ns )                    ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[2]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 249.69 MHz ( period = 4.005 ns )                    ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[2]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 249.69 MHz ( period = 4.005 ns )                    ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[2]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 249.69 MHz ( period = 4.005 ns )                    ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[2]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; 249.69 MHz ( period = 4.005 ns )                    ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[2]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.379 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[0]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[0]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[0]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[0]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[0]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[0]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[0]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[0]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[0]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[0]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[0]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[0]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[0]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.266 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[1]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[1]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[1]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[1]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[1]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[1]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[1]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[1]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[1]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[1]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[1]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[1]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[1]                    ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 3.268 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a3~porta_re_reg ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3]                          ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a0~porta_re_reg ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[0]                          ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a2~porta_re_reg ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[2]                          ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a1~porta_re_reg ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[1]                          ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.786 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.265 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.199 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.197 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.134 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.133 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.131 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.068 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.067 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.066 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.065 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.002 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.001 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.999 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.937 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.936 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.935 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.934 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.934 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.933 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst153                                                                                                     ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst153                                                                                                     ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst153                                                                                                     ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst153                                                                                                     ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst153                                                                                                     ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst153                                                                                                     ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst153                                                                                                     ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst153                                                                                                     ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst153                                                                                                     ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst153                                                                                                     ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst153                                                                                                     ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst153                                                                                                     ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst153                                                                                                     ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.871 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.871 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.870 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.869 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.868 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.868 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.867 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.806 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.805 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.805 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.804 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.803 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.802 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.802 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.801 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.740 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.740 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.739 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.739 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.738 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.737 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.736 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.736 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.735 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.674 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.674 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.673 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.673 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.672 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.671 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.670 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.670 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.670 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.669 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst48                                                                                                      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a3~porta_we_reg       ; Clk_100    ; Clk_100  ; None                        ; None                      ; 2.067 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.608 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.608 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.607 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.607 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]           ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.607 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.606 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.605 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.604 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.604 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.604 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.603 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.541 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.541 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]           ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.541 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.540 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.539 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.538 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.538 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.538 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]           ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.538 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.537 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst46                                                                                                      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a3~porta_we_reg       ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.942 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]            ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a0~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.736 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst48                                                                                                      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a2~porta_we_reg       ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.735 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst48                                                                                                      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a1~porta_we_reg       ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.717 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst46                                                                                                      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a2~porta_we_reg       ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.610 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst74                                                                                                      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a2~porta_re_reg       ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.607 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst74                                                                                                      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a3~porta_re_reg       ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.599 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst46                                                                                                      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a1~porta_we_reg       ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.592 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst74                                                                                                      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a1~porta_re_reg       ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.588 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]            ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a1~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.578 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]           ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a2~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.576 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]            ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a1~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.563 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]            ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a3~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.563 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]           ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a0~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.562 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]            ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a1~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.555 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]            ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a3~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.552 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]           ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a0~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.551 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]            ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a0~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.549 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]            ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a0~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.545 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]            ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a3~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.543 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst59                                                                                                      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a2~porta_re_reg       ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.543 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]            ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a3~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.538 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst59                                                                                                      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a3~porta_re_reg       ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.535 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst59                                                                                                      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a1~porta_re_reg       ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.524 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]            ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a2~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.515 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a2~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.513 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12]           ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a0~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.510 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]            ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a1~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.506 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]            ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a0~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.507 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]            ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a3~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.477 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a0~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.471 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a3~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.453 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst59                                                                                                      ; inst51                                                                                                            ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.010 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a1~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.434 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a0~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.426 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst48                                                                                                      ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a0~porta_we_reg       ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.400 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.932 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.932 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]           ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.932 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.931 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.931 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.930 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.928 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.922 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.921 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]           ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]                 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.921 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.920 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]            ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]                  ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.919 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst46                                                                                                      ; inst51                                                                                                            ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.902 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst51                                                                                                      ; inst153                                                                                                           ; Clk_100    ; Clk_100  ; None                        ; None                      ; 0.900 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]            ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a2~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.299 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10]           ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a1~porta_address_reg0 ; Clk_100    ; Clk_100  ; None                        ; None                      ; 1.279 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                             ;                                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk_10'                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                             ; To                                                                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst116                                                                                          ; inst30                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 3.017 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst127                                                                                          ; inst30                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.934 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[3]  ; lpm_compare3:inst23|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.918 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst116                                                                                          ; inst151                                                                                            ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.896 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst116                                                                                          ; inst49                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.896 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst116                                                                                          ; inst70                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.895 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[5]  ; lpm_compare3:inst6|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.876 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[8]  ; lpm_compare3:inst10|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.867 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[0]  ; lpm_compare3:inst43|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.842 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst127                                                                                          ; inst151                                                                                            ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.813 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst127                                                                                          ; inst49                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.813 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst127                                                                                          ; inst70                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.812 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[0]  ; lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.686 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst40                                                                                           ; inst30                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.681 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[0]  ; lpm_compare3:inst10|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.666 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[0]  ; lpm_compare3:inst18|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.664 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[3]  ; lpm_compare3:inst10|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.655 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[0]  ; lpm_compare3:inst8|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.652 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst115                                                                                          ; inst30                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.641 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2]  ; lpm_compare3:inst6|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.625 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[11] ; lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.612 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[6]  ; lpm_compare3:inst18|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.614 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[0]  ; lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[3]  ; lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.599 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[4]  ; lpm_compare3:inst23|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.601 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst61                                                                                           ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[4]    ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.591 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst61                                                                                           ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[7]    ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.591 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst61                                                                                           ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[9]    ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.591 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst61                                                                                           ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[6]    ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.591 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst61                                                                                           ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[1]    ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.591 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst61                                                                                           ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[10]   ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.591 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst61                                                                                           ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[5]    ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.591 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst61                                                                                           ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2]    ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.591 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst61                                                                                           ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[0]    ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.591 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst61                                                                                           ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[3]    ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.591 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst61                                                                                           ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[12]   ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.591 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst61                                                                                           ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[8]    ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.591 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst61                                                                                           ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[11]   ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.591 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[11] ; lpm_compare3:inst10|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.574 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[12] ; lpm_compare3:inst10|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.570 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[3]  ; lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.570 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[5]  ; lpm_compare3:inst21|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.561 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst40                                                                                           ; inst151                                                                                            ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst40                                                                                           ; inst49                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[5]  ; lpm_compare3:inst43|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.555 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst40                                                                                           ; inst70                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.559 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[3]  ; lpm_compare3:inst18|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.549 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[12] ; lpm_compare3:inst18|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.549 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[3]  ; lpm_compare3:inst8|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.545 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[8]  ; lpm_compare3:inst45|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.544 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[11] ; lpm_compare3:inst23|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[11] ; lpm_compare3:inst8|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.540 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[0]  ; lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.531 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[3]  ; lpm_compare3:inst43|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.526 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst30                                                                                           ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[4]    ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst30                                                                                           ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[7]    ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst30                                                                                           ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[9]    ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst30                                                                                           ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[6]    ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst30                                                                                           ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[1]    ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst30                                                                                           ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[10]   ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst30                                                                                           ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[5]    ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst30                                                                                           ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2]    ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst30                                                                                           ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[0]    ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst30                                                                                           ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[3]    ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst30                                                                                           ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[12]   ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst30                                                                                           ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[8]    ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst30                                                                                           ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[11]   ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst115                                                                                          ; inst151                                                                                            ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.520 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst115                                                                                          ; inst49                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.520 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst115                                                                                          ; inst70                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.519 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[5]  ; lpm_compare3:inst45|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.507 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[0]  ; lpm_compare3:inst6|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.505 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[11] ; lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.505 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst39                                                                                           ; inst30                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.501 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst116                                                                                          ; inst25                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.508 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2]  ; lpm_compare3:inst21|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.496 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst32                                                                                           ; inst30                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.491 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst124                                                                                          ; inst30                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.485 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst145                                                                                          ; inst30                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.421 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst87                                                                                           ; inst30                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.423 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[12] ; lpm_compare3:inst45|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.410 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[8]  ; lpm_compare3:inst6|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.406 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[9]  ; lpm_compare3:inst6|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.403 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[1]  ; lpm_compare3:inst43|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.403 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[9]  ; lpm_compare3:inst43|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.401 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2]  ; lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.396 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[10] ; lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.391 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2]  ; lpm_compare3:inst23|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.389 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst39                                                                                           ; inst151                                                                                            ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.380 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst39                                                                                           ; inst49                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.380 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst39                                                                                           ; inst70                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.379 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[9]  ; lpm_compare3:inst8|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.377 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[5]  ; lpm_compare3:inst10|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.371 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst32                                                                                           ; inst151                                                                                            ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.370 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst32                                                                                           ; inst49                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.370 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[4]  ; lpm_compare3:inst43|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst32                                                                                           ; inst70                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[0]  ; lpm_compare3:inst23|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.368 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[8]  ; lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.367 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst124                                                                                          ; inst151                                                                                            ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.364 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst124                                                                                          ; inst49                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.364 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst124                                                                                          ; inst70                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.363 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[11] ; lpm_compare3:inst43|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.356 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[5]  ; lpm_compare3:inst8|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[3]  ; lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[5]  ; lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.331 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[1]  ; lpm_compare3:inst10|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.324 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[4]  ; lpm_compare3:inst6|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.327 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[5]  ; lpm_compare3:inst18|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[6]  ; lpm_compare3:inst43|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.317 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2]  ; lpm_compare3:inst43|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.311 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[7]  ; lpm_compare3:inst23|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.308 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[4]  ; lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.305 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst145                                                                                          ; inst151                                                                                            ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2]  ; lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst145                                                                                          ; inst49                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.300 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst145                                                                                          ; inst70                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.299 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[1]  ; lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.293 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[1]  ; lpm_compare3:inst6|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.290 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[1]  ; lpm_compare3:inst18|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.285 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst146                                                                                          ; inst30                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.267 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[0]  ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[12]   ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[12] ; lpm_compare3:inst6|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.261 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[5]  ; lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.258 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[12] ; lpm_compare3:inst8|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[8]  ; lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.251 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[3]  ; lpm_compare3:inst6|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.250 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[8]  ; lpm_compare3:inst23|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.248 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[8]  ; lpm_compare3:inst18|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.235 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[12] ; lpm_compare3:inst43|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.227 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[0]  ; lpm_compare3:inst45|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.226 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2]  ; lpm_compare3:inst45|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[0]  ; lpm_compare3:inst21|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.212 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[8]  ; lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.209 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[4]  ; lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[4]  ; lpm_compare3:inst21|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.204 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[9]  ; lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.197 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[1]  ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[12]   ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[0]  ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[11]   ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.197 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[8]  ; lpm_compare3:inst8|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.196 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[4]  ; lpm_compare3:inst10|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.191 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[9]  ; lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.195 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[9]  ; lpm_compare3:inst23|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.190 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[4]  ; lpm_compare3:inst18|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.189 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[9]  ; lpm_compare3:inst18|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.188 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[1]  ; lpm_compare3:inst23|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.184 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[12] ; lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.177 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst112                                                                                          ; inst30                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.179 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[1]  ; lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.175 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[12] ; lpm_compare3:inst21|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.178 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst37                                                                                           ; inst30                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.177 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[1]  ; lpm_compare3:inst8|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.173 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[6]  ; lpm_compare3:inst21|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.171 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[10] ; lpm_compare3:inst10|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.165 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[7]  ; lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.164 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst87                                                                                           ; inst61                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.168 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[12] ; lpm_compare3:inst15|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.165 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst142                                                                                          ; inst30                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.158 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst93                                                                                           ; inst30                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.156 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[7]  ; lpm_compare3:inst45|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.148 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[4]  ; lpm_compare3:inst8|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.139 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[1]  ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[11]   ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.134 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[12] ; lpm_compare3:inst23|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.133 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2]  ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[12]   ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.132 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[0]  ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[10]   ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.131 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[11] ; lpm_compare3:inst6|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.126 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[11] ; lpm_compare3:inst21|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.119 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[6]  ; lpm_compare3:inst4|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.118 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst128                                                                                          ; inst30                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.109 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst52                                                                                           ; inst30                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.101 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst31                                                                                           ; inst30                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.094 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[3]  ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[12]   ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.089 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[11] ; lpm_compare3:inst45|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.089 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2]  ; lpm_compare3:inst18|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.077 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[6]  ; lpm_compare3:inst23|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.072 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[10] ; lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.067 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[1]  ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[10]   ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.068 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[6]  ; lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.064 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[8]  ; lpm_compare3:inst43|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.067 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2]  ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[11]   ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.066 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[5]  ; lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.062 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[0]  ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[9]    ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.065 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[7]  ; lpm_compare3:inst6|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.062 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst129                                                                                          ; inst61                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.060 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2]  ; lpm_compare3:inst10|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.055 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst112                                                                                          ; inst151                                                                                            ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.058 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst112                                                                                          ; inst49                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.058 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst112                                                                                          ; inst70                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.057 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[5]  ; lpm_compare3:inst23|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.056 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst37                                                                                           ; inst151                                                                                            ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.056 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst37                                                                                           ; inst49                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.056 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst37                                                                                           ; inst70                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.055 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[10] ; lpm_compare3:inst43|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.051 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[10] ; lpm_compare3:inst6|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.045 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[3]  ; lpm_compare3:inst21|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0] ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.045 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst142                                                                                          ; inst151                                                                                            ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.037 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[10] ; lpm_compare3:inst8|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.037 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst142                                                                                          ; inst49                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.037 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; inst142                                                                                          ; inst70                                                                                             ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.036 ns                ;
; N/A                                     ; Restricted to 250.00 MHz ( period = 4.000 ns )      ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2]  ; lpm_compare3:inst8|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|aeb_output_dffe0a[0]  ; Clk_10     ; Clk_10   ; None                        ; None                      ; 2.035 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                  ;                                                                                                    ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk_10K'                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                ; To                                                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0]  ; inst123                                                                                             ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 2.308 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[12] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 2.242 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[1]  ; inst123                                                                                             ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 2.239 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[2]  ; inst123                                                                                             ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 2.177 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[11] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 2.176 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[1]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[12] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 2.173 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[2]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[12] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 2.111 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[10] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[3]  ; inst123                                                                                             ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 2.109 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[1]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[11] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 2.107 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[2]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[11] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 2.045 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[9]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 2.044 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[4]  ; inst123                                                                                             ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[3]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[12] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[1]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[10] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 2.041 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[5]  ; inst123                                                                                             ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.980 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[2]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[10] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.979 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[8]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.978 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[4]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[12] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.977 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[3]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[11] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.977 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[1]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[9]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[6]  ; inst123                                                                                             ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.914 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[5]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[12] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.914 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[2]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[9]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.913 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[7]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.912 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[4]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[11] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.911 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[3]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[10] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.911 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[1]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[8]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.909 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[7]  ; inst123                                                                                             ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.848 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[6]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[12] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.848 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[5]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[11] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.848 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[2]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[8]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.847 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[6]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.846 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[4]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[10] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.845 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[3]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[9]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.845 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[1]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[7]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.843 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[8]  ; inst123                                                                                             ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.783 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[7]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[12] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.782 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[6]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[11] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.782 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[5]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[10] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.782 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[2]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[7]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.781 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[5]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.780 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[4]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[9]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.779 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[3]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[8]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.779 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[1]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[6]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.777 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[8]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[12] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.717 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[7]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[11] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.716 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[6]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[10] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.716 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[5]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[9]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.716 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[2]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[6]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.715 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[4]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.714 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[9]  ; inst123                                                                                             ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.713 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[4]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[8]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.713 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[3]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[7]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.713 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[1]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[5]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.711 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[8]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[11] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.651 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[7]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[10] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.650 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[6]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[9]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.650 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[5]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[8]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.650 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[10] ; inst123                                                                                             ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.649 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[2]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[5]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.649 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[3]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.648 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[9]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[12] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.647 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[4]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[7]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.647 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[3]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[6]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.647 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[1]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[4]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.645 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst50                                                                                              ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[12] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst50                                                                                              ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[11] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst50                                                                                              ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[10] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst50                                                                                              ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[9]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst50                                                                                              ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[8]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst50                                                                                              ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[7]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst50                                                                                              ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[6]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst50                                                                                              ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[5]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst50                                                                                              ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[4]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst50                                                                                              ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[3]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst50                                                                                              ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[2]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst50                                                                                              ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[1]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst50                                                                                              ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.639 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst123                                                                                             ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[12] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.634 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst123                                                                                             ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[11] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.634 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst123                                                                                             ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[10] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.634 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst123                                                                                             ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[9]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.634 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst123                                                                                             ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[8]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.634 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst123                                                                                             ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[7]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.634 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst123                                                                                             ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[6]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.634 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst123                                                                                             ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[5]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.634 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst123                                                                                             ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[4]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.634 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst123                                                                                             ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[3]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.634 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst123                                                                                             ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[2]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.634 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst123                                                                                             ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[1]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.634 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst123                                                                                             ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.634 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[8]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[10] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.585 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[7]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[9]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.584 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[6]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[8]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.584 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[5]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[7]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.584 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[10] ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[12] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.583 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[2]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[4]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.583 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[2]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.582 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[11] ; inst123                                                                                             ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.581 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[9]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[11] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.581 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[4]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[6]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.581 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[3]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[5]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.581 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[1]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[3]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.579 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[8]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[9]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.519 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[12] ; inst123                                                                                             ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.518 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[7]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[8]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.518 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[6]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[7]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.518 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[5]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[6]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.518 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[10] ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[11] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.517 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[2]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[3]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.517 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[1]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.516 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[11] ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[12] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.515 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[9]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[10] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.515 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[4]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[5]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.515 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[3]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[4]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.515 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[1]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[2]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.513 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst170                                                                                             ; inst50                                                                                              ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 1.248 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst167                                                                                             ; inst50                                                                                              ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[4]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[4]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 0.918 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[8]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[8]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 0.917 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[12] ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[12] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 0.916 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[6]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[6]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 0.916 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[10] ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[10] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 0.915 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[2]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[2]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 0.915 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 0.914 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[11] ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[11] ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 0.881 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[9]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[9]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 0.881 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[3]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[3]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 0.881 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[1]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[1]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 0.879 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[7]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[7]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 0.875 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[5]  ; lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[5]  ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 0.875 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst167                                                                                             ; inst170                                                                                             ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 0.598 ns                ;
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst50                                                                                              ; inst50                                                                                              ; Clk_10K    ; Clk_10K  ; None                        ; None                      ; 0.533 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk_50K'                                                                                                                                                                 ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 250.00 MHz ( period = 4.000 ns ) ; inst148 ; inst149 ; Clk_50K    ; Clk_50K  ; None                        ; None                      ; 0.741 ns                ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+---------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From         ; To                                                ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+---------------------------------------------------+----------+
; N/A                                     ; None                                                ; 5.186 ns   ; Addr[3]      ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[4]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.186 ns   ; Addr[3]      ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[7]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.186 ns   ; Addr[3]      ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[9]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.186 ns   ; Addr[3]      ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[6]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.186 ns   ; Addr[3]      ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[1]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.186 ns   ; Addr[3]      ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[10]  ; Wr_n     ;
; N/A                                     ; None                                                ; 5.186 ns   ; Addr[3]      ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[3]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.186 ns   ; Addr[3]      ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[0]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.186 ns   ; Addr[3]      ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[2]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.186 ns   ; Addr[3]      ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[5]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.186 ns   ; Addr[3]      ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[12]  ; Wr_n     ;
; N/A                                     ; None                                                ; 5.186 ns   ; Addr[3]      ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[8]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.186 ns   ; Addr[3]      ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[11]  ; Wr_n     ;
; N/A                                     ; None                                                ; 5.176 ns   ; Addr[3]      ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[6]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.176 ns   ; Addr[3]      ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[9]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.176 ns   ; Addr[3]      ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[4]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.176 ns   ; Addr[3]      ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[7]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.176 ns   ; Addr[3]      ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[1]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.176 ns   ; Addr[3]      ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[10]  ; Wr_n     ;
; N/A                                     ; None                                                ; 5.176 ns   ; Addr[3]      ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[3]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.176 ns   ; Addr[3]      ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[0]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.176 ns   ; Addr[3]      ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[2]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.176 ns   ; Addr[3]      ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[5]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.176 ns   ; Addr[3]      ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[8]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.176 ns   ; Addr[3]      ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[11]  ; Wr_n     ;
; N/A                                     ; None                                                ; 5.176 ns   ; Addr[3]      ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[12]  ; Wr_n     ;
; N/A                                     ; None                                                ; 5.081 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[4]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.081 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[7]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.081 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[9]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.081 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[6]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.081 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[1]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.081 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[10]  ; Wr_n     ;
; N/A                                     ; None                                                ; 5.081 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[3]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.081 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[0]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.081 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[2]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.081 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[5]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.081 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[12]  ; Wr_n     ;
; N/A                                     ; None                                                ; 5.081 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[8]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.081 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[11]  ; Wr_n     ;
; N/A                                     ; None                                                ; 5.073 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[6]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.073 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[9]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.073 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[4]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.073 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[7]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.073 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[1]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.073 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[10]  ; Wr_n     ;
; N/A                                     ; None                                                ; 5.073 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[3]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.073 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[0]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.073 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[2]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.073 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[5]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.073 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[8]   ; Wr_n     ;
; N/A                                     ; None                                                ; 5.073 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[11]  ; Wr_n     ;
; N/A                                     ; None                                                ; 5.073 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[12]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.996 ns   ; Addr[3]      ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[7]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.996 ns   ; Addr[3]      ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[4]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.996 ns   ; Addr[3]      ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[10]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.996 ns   ; Addr[3]      ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[1]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.996 ns   ; Addr[3]      ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[6]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.996 ns   ; Addr[3]      ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[9]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.996 ns   ; Addr[3]      ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[12]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.996 ns   ; Addr[3]      ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[8]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.996 ns   ; Addr[3]      ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[11]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.996 ns   ; Addr[3]      ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[0]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.996 ns   ; Addr[3]      ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[3]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.996 ns   ; Addr[3]      ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[5]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.996 ns   ; Addr[3]      ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[2]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.968 ns   ; Addr[3]      ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[6]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.968 ns   ; Addr[3]      ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[9]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.968 ns   ; Addr[3]      ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[4]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.968 ns   ; Addr[3]      ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[7]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.968 ns   ; Addr[3]      ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[1]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.968 ns   ; Addr[3]      ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[10]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.968 ns   ; Addr[3]      ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[5]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.968 ns   ; Addr[3]      ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[2]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.968 ns   ; Addr[3]      ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[3]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.968 ns   ; Addr[3]      ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[0]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.968 ns   ; Addr[3]      ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[12]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.968 ns   ; Addr[3]      ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[8]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.968 ns   ; Addr[3]      ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[11]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.926 ns   ; Addr[3]      ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[0]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.911 ns   ; Addr[3]      ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[4]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.911 ns   ; Addr[3]      ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[7]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.911 ns   ; Addr[3]      ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[6]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.911 ns   ; Addr[3]      ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[9]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.911 ns   ; Addr[3]      ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[1]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.911 ns   ; Addr[3]      ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[10]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.911 ns   ; Addr[3]      ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[3]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.911 ns   ; Addr[3]      ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[0]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.911 ns   ; Addr[3]      ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[2]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.911 ns   ; Addr[3]      ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[5]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.911 ns   ; Addr[3]      ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[8]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.911 ns   ; Addr[3]      ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[11]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.911 ns   ; Addr[3]      ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[12]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.896 ns   ; Addr[3]      ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[7]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.896 ns   ; Addr[3]      ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[4]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.896 ns   ; Addr[3]      ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[10]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.896 ns   ; Addr[3]      ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[1]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.896 ns   ; Addr[3]      ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[9]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.896 ns   ; Addr[3]      ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[6]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.896 ns   ; Addr[3]      ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[12]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.896 ns   ; Addr[3]      ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[8]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.896 ns   ; Addr[3]      ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[11]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.896 ns   ; Addr[3]      ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[2]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.896 ns   ; Addr[3]      ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[5]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.896 ns   ; Addr[3]      ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[0]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.896 ns   ; Addr[3]      ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[3]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.893 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[7]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.893 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[4]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.893 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[10]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.893 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[1]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.893 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[6]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.893 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[9]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.893 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[12]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.893 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[8]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.893 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[11]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.893 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[0]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.893 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[3]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.893 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[5]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.893 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[2]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.892 ns   ; Addr[1]      ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[4]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.892 ns   ; Addr[1]      ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[7]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.892 ns   ; Addr[1]      ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[9]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.892 ns   ; Addr[1]      ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[6]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.892 ns   ; Addr[1]      ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[1]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.892 ns   ; Addr[1]      ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[10]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.892 ns   ; Addr[1]      ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[3]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.892 ns   ; Addr[1]      ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[0]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.892 ns   ; Addr[1]      ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[2]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.892 ns   ; Addr[1]      ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[5]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.892 ns   ; Addr[1]      ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[12]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.892 ns   ; Addr[1]      ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[8]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.892 ns   ; Addr[1]      ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[11]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.867 ns   ; Addr[3]      ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[12] ; Wr_n     ;
; N/A                                     ; None                                                ; 4.867 ns   ; Addr[3]      ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[11] ; Wr_n     ;
; N/A                                     ; None                                                ; 4.867 ns   ; Addr[3]      ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[10] ; Wr_n     ;
; N/A                                     ; None                                                ; 4.867 ns   ; Addr[3]      ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[9]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.867 ns   ; Addr[3]      ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[8]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.867 ns   ; Addr[3]      ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[7]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.867 ns   ; Addr[3]      ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[6]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.867 ns   ; Addr[3]      ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[5]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.867 ns   ; Addr[3]      ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[4]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.867 ns   ; Addr[3]      ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[3]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.867 ns   ; Addr[3]      ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[2]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.867 ns   ; Addr[3]      ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[1]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.865 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[6]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.865 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[9]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.865 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[4]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.865 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[7]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.865 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[1]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.865 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[10]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.865 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[5]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.865 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[2]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.865 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[3]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.865 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[0]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.865 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[12]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.865 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[8]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.865 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[11]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.863 ns   ; Addr[3]      ; lpm_dff4:inst7|lpm_ff:lpm_ff_component|dffs[4]    ; Wr_n     ;
; N/A                                     ; None                                                ; 4.863 ns   ; Addr[3]      ; lpm_dff4:inst7|lpm_ff:lpm_ff_component|dffs[7]    ; Wr_n     ;
; N/A                                     ; None                                                ; 4.863 ns   ; Addr[3]      ; lpm_dff4:inst7|lpm_ff:lpm_ff_component|dffs[6]    ; Wr_n     ;
; N/A                                     ; None                                                ; 4.863 ns   ; Addr[3]      ; lpm_dff4:inst7|lpm_ff:lpm_ff_component|dffs[9]    ; Wr_n     ;
; N/A                                     ; None                                                ; 4.863 ns   ; Addr[3]      ; lpm_dff4:inst7|lpm_ff:lpm_ff_component|dffs[1]    ; Wr_n     ;
; N/A                                     ; None                                                ; 4.863 ns   ; Addr[3]      ; lpm_dff4:inst7|lpm_ff:lpm_ff_component|dffs[10]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.863 ns   ; Addr[3]      ; lpm_dff4:inst7|lpm_ff:lpm_ff_component|dffs[2]    ; Wr_n     ;
; N/A                                     ; None                                                ; 4.863 ns   ; Addr[3]      ; lpm_dff4:inst7|lpm_ff:lpm_ff_component|dffs[5]    ; Wr_n     ;
; N/A                                     ; None                                                ; 4.863 ns   ; Addr[3]      ; lpm_dff4:inst7|lpm_ff:lpm_ff_component|dffs[3]    ; Wr_n     ;
; N/A                                     ; None                                                ; 4.863 ns   ; Addr[3]      ; lpm_dff4:inst7|lpm_ff:lpm_ff_component|dffs[0]    ; Wr_n     ;
; N/A                                     ; None                                                ; 4.863 ns   ; Addr[3]      ; lpm_dff4:inst7|lpm_ff:lpm_ff_component|dffs[12]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.863 ns   ; Addr[3]      ; lpm_dff4:inst7|lpm_ff:lpm_ff_component|dffs[8]    ; Wr_n     ;
; N/A                                     ; None                                                ; 4.863 ns   ; Addr[3]      ; lpm_dff4:inst7|lpm_ff:lpm_ff_component|dffs[11]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.843 ns   ; Addr[3]      ; lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[6]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.843 ns   ; Addr[3]      ; lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[9]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.843 ns   ; Addr[3]      ; lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[4]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.843 ns   ; Addr[3]      ; lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[7]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.843 ns   ; Addr[3]      ; lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[1]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.843 ns   ; Addr[3]      ; lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[10]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.843 ns   ; Addr[3]      ; lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[3]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.843 ns   ; Addr[3]      ; lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[0]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.843 ns   ; Addr[3]      ; lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[2]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.843 ns   ; Addr[3]      ; lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[5]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.843 ns   ; Addr[3]      ; lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[8]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.843 ns   ; Addr[3]      ; lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[11]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.843 ns   ; Addr[3]      ; lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[12]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.821 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[0]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.808 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[4]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.808 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[7]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.808 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[6]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.808 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[9]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.808 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[1]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.808 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[10]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.808 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[3]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.808 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[0]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.808 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[2]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.808 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[5]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.808 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[8]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.808 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[11]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.808 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[12]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.791 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[7]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.791 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[4]   ; Wr_n     ;
; N/A                                     ; None                                                ; 4.791 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[10]  ; Wr_n     ;
; N/A                                     ; None                                                ; 4.791 ns   ; Par_Gen_Cs_n ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[1]   ; Wr_n     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;              ;                                                   ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------+---------------------------------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                       ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------+----------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                              ; To                   ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------+----------------------+------------+
; N/A   ; None         ; 13.011 ns  ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3]          ; P_Cycle_Start        ; Clk_100    ;
; N/A   ; None         ; 12.764 ns  ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[2]          ; P_Cycle_Start        ; Clk_100    ;
; N/A   ; None         ; 12.760 ns  ; inst50                                                                                            ; P_Cycle_Start        ; Clk_10K    ;
; N/A   ; None         ; 12.649 ns  ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[0]          ; P_Cycle_Start        ; Clk_100    ;
; N/A   ; None         ; 12.647 ns  ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[1]          ; P_Cycle_Start        ; Clk_100    ;
; N/A   ; None         ; 11.477 ns  ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3]          ; Next_L_Start         ; Clk_100    ;
; N/A   ; None         ; 11.230 ns  ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[2]          ; Next_L_Start         ; Clk_100    ;
; N/A   ; None         ; 11.226 ns  ; inst50                                                                                            ; Next_L_Start         ; Clk_10K    ;
; N/A   ; None         ; 11.115 ns  ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[0]          ; Next_L_Start         ; Clk_100    ;
; N/A   ; None         ; 11.113 ns  ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[1]          ; Next_L_Start         ; Clk_100    ;
; N/A   ; None         ; 11.087 ns  ; inst50                                                                                            ; P_Cnt_Reset          ; Clk_10K    ;
; N/A   ; None         ; 10.669 ns  ; inst87                                                                                            ; P_Cycle_Start        ; Clk_10     ;
; N/A   ; None         ; 10.516 ns  ; inst146                                                                                           ; P_Cycle_Start        ; Clk_10     ;
; N/A   ; None         ; 10.404 ns  ; inst93                                                                                            ; P_Cycle_Start        ; Clk_10     ;
; N/A   ; None         ; 10.358 ns  ; inst128                                                                                           ; P_Cycle_Start        ; Clk_10     ;
; N/A   ; None         ; 10.349 ns  ; inst52                                                                                            ; P_Cycle_Start        ; Clk_10     ;
; N/A   ; None         ; 10.304 ns  ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[1]          ; P_Cnt_Reset          ; Clk_100    ;
; N/A   ; None         ; 10.143 ns  ; inst78                                                                                            ; P_Cycle_Start        ; Clk_10     ;
; N/A   ; None         ; 10.108 ns  ; inst138                                                                                           ; P_Cycle_Start        ; Clk_10     ;
; N/A   ; None         ; 10.048 ns  ; inst159                                                                                           ; P_Cycle_Start        ; Clk_10     ;
; N/A   ; None         ; 9.902 ns   ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[2]          ; P_Cnt_Reset          ; Clk_100    ;
; N/A   ; None         ; 9.646 ns   ; inst129                                                                                           ; P_Cycle_Start        ; Clk_10     ;
; N/A   ; None         ; 9.450 ns   ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[0]          ; P_Cnt_Reset          ; Clk_100    ;
; N/A   ; None         ; 9.257 ns   ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[1]          ; Skip                 ; Clk_100    ;
; N/A   ; None         ; 9.184 ns   ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[12] ; P_RAM_Addr[12]       ; Clk_100    ;
; N/A   ; None         ; 9.135 ns   ; inst87                                                                                            ; Next_L_Start         ; Clk_10     ;
; N/A   ; None         ; 9.027 ns   ; inst116                                                                                           ; P_Cnt_Reset          ; Clk_10     ;
; N/A   ; None         ; 8.997 ns   ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3]          ; End_Of_Frame         ; Clk_100    ;
; N/A   ; None         ; 8.982 ns   ; inst146                                                                                           ; Next_L_Start         ; Clk_10     ;
; N/A   ; None         ; 8.947 ns   ; inst127                                                                                           ; P_Cnt_Reset          ; Clk_10     ;
; N/A   ; None         ; 8.935 ns   ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[0]          ; Bin                  ; Clk_100    ;
; N/A   ; None         ; 8.870 ns   ; inst93                                                                                            ; Next_L_Start         ; Clk_10     ;
; N/A   ; None         ; 8.815 ns   ; inst52                                                                                            ; Next_L_Start         ; Clk_10     ;
; N/A   ; None         ; 8.775 ns   ; inst70                                                                                            ; Next_Line            ; Clk_10     ;
; N/A   ; None         ; 8.750 ns   ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[2]          ; End_Of_Frame         ; Clk_100    ;
; N/A   ; None         ; 8.690 ns   ; inst40                                                                                            ; P_Cnt_Reset          ; Clk_10     ;
; N/A   ; None         ; 8.650 ns   ; inst115                                                                                           ; P_Cnt_Reset          ; Clk_10     ;
; N/A   ; None         ; 8.635 ns   ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[0]          ; End_Of_Frame         ; Clk_100    ;
; N/A   ; None         ; 8.633 ns   ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[1]          ; End_Of_Frame         ; Clk_100    ;
; N/A   ; None         ; 8.609 ns   ; inst78                                                                                            ; Next_L_Start         ; Clk_10     ;
; N/A   ; None         ; 8.514 ns   ; inst39                                                                                            ; P_Cnt_Reset          ; Clk_10     ;
; N/A   ; None         ; 8.504 ns   ; inst32                                                                                            ; P_Cnt_Reset          ; Clk_10     ;
; N/A   ; None         ; 8.498 ns   ; inst124                                                                                           ; P_Cnt_Reset          ; Clk_10     ;
; N/A   ; None         ; 8.434 ns   ; inst145                                                                                           ; P_Cnt_Reset          ; Clk_10     ;
; N/A   ; None         ; 8.342 ns   ; inst40                                                                                            ; EOF_Act_L            ; Clk_10     ;
; N/A   ; None         ; 8.281 ns   ; inst153                                                                                           ; P_Addr_Cnt_Enbl      ; Clk_100    ;
; N/A   ; None         ; 8.192 ns   ; inst112                                                                                           ; P_Cnt_Reset          ; Clk_10     ;
; N/A   ; None         ; 8.190 ns   ; inst37                                                                                            ; P_Cnt_Reset          ; Clk_10     ;
; N/A   ; None         ; 8.171 ns   ; inst142                                                                                           ; P_Cnt_Reset          ; Clk_10     ;
; N/A   ; None         ; 8.166 ns   ; inst39                                                                                            ; EOF_Act_L            ; Clk_10     ;
; N/A   ; None         ; 8.135 ns   ; inst116                                                                                           ; Bin                  ; Clk_10     ;
; N/A   ; None         ; 8.135 ns   ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3]          ; P_RAM_Out[3]         ; Clk_100    ;
; N/A   ; None         ; 8.107 ns   ; inst146                                                                                           ; End_Of_Frame         ; Clk_10     ;
; N/A   ; None         ; 8.107 ns   ; inst31                                                                                            ; P_Cnt_Reset          ; Clk_10     ;
; N/A   ; None         ; 8.027 ns   ; inst92                                                                                            ; SRG_Flash_Auto_Start ; Clk_10     ;
; N/A   ; None         ; 7.985 ns   ; inst123                                                                                           ; tTDI_End             ; Clk_10K    ;
; N/A   ; None         ; 7.980 ns   ; inst116                                                                                           ; Skip                 ; Clk_10     ;
; N/A   ; None         ; 7.979 ns   ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[2]          ; Active               ; Clk_100    ;
; N/A   ; None         ; 7.913 ns   ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[0]          ; P_RAM_Out[0]         ; Clk_100    ;
; N/A   ; None         ; 7.812 ns   ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[7]  ; P_RAM_Addr[7]        ; Clk_100    ;
; N/A   ; None         ; 7.785 ns   ; inst89                                                                                            ; SRG_Flash_Auto_Start ; Clk_10     ;
; N/A   ; None         ; 7.688 ns   ; inst74                                                                                            ; P_RAM_Rd             ; Clk_100    ;
; N/A   ; None         ; 7.624 ns   ; inst59                                                                                            ; P_RAM_Rd             ; Clk_100    ;
; N/A   ; None         ; 7.603 ns   ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[2]          ; P_RAM_Out[2]         ; Clk_100    ;
; N/A   ; None         ; 7.558 ns   ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[3]  ; P_RAM_Addr[3]        ; Clk_100    ;
; N/A   ; None         ; 7.474 ns   ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[6]  ; P_RAM_Addr[6]        ; Clk_100    ;
; N/A   ; None         ; 7.420 ns   ; inst48                                                                                            ; P_RAM_Wr             ; Clk_100    ;
; N/A   ; None         ; 7.337 ns   ; inst25                                                                                            ; TG                   ; Clk_10     ;
; N/A   ; None         ; 7.295 ns   ; inst46                                                                                            ; P_RAM_Wr             ; Clk_100    ;
; N/A   ; None         ; 7.283 ns   ; inst87                                                                                            ; Next_L_Disable_n     ; Clk_10     ;
; N/A   ; None         ; 7.263 ns   ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[2]  ; P_RAM_Addr[2]        ; Clk_100    ;
; N/A   ; None         ; 7.231 ns   ; inst71                                                                                            ; MPP                  ; Clk_10     ;
; N/A   ; None         ; 7.179 ns   ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[10] ; P_RAM_Addr[10]       ; Clk_100    ;
; N/A   ; None         ; 7.102 ns   ; lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[0]   ; P_Count[0]           ; Clk_10     ;
; N/A   ; None         ; 7.098 ns   ; inst149                                                                                           ; Enbl_Extra_FIFO_Wr   ; Clk_50K    ;
; N/A   ; None         ; 7.093 ns   ; inst2                                                                                             ; P1                   ; Clk_10     ;
; N/A   ; None         ; 7.054 ns   ; inst116                                                                                           ; Active               ; Clk_10     ;
; N/A   ; None         ; 6.999 ns   ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[8]  ; P_RAM_Addr[8]        ; Clk_100    ;
; N/A   ; None         ; 6.983 ns   ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[9]  ; P_RAM_Addr[9]        ; Clk_100    ;
; N/A   ; None         ; 6.938 ns   ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[1]          ; P_RAM_Out[1]         ; Clk_100    ;
; N/A   ; None         ; 6.840 ns   ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[1]  ; P_RAM_Addr[1]        ; Clk_100    ;
; N/A   ; None         ; 6.798 ns   ; inst37                                                                                            ; L_Shift_End          ; Clk_10     ;
; N/A   ; None         ; 6.713 ns   ; inst14                                                                                            ; P2                   ; Clk_10     ;
; N/A   ; None         ; 6.703 ns   ; inst49                                                                                            ; Start_Act_Line       ; Clk_10     ;
; N/A   ; None         ; 6.678 ns   ; inst20                                                                                            ; P3                   ; Clk_10     ;
; N/A   ; None         ; 6.654 ns   ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[11] ; P_RAM_Addr[11]       ; Clk_100    ;
; N/A   ; None         ; 6.639 ns   ; inst116                                                                                           ; CCD_Fllashing        ; Clk_10     ;
; N/A   ; None         ; 6.600 ns   ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[5]  ; P_RAM_Addr[5]        ; Clk_100    ;
; N/A   ; None         ; 6.576 ns   ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]  ; P_RAM_Addr[0]        ; Clk_100    ;
; N/A   ; None         ; 6.568 ns   ; lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[4]  ; P_RAM_Addr[4]        ; Clk_100    ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------+----------------------+------------+


+------------------------------------------------------------------------------+
; tpd                                                                          ;
+-------+-------------------+-----------------+----------------+---------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From           ; To            ;
+-------+-------------------+-----------------+----------------+---------------+
; N/A   ; None              ; 11.282 ns       ; Exposure_Start ; P_Cycle_Start ;
; N/A   ; None              ; 8.682 ns        ; Fast_Flush_Bin ; TG            ;
+-------+-------------------+-----------------+----------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From           ; To                                                                                                               ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 0.631 ns  ; DC_Hold        ; inst50                                                                                                           ; Clk_10K  ;
; N/A                                     ; None                                                ; 0.324 ns  ; Wr_n           ; inst46                                                                                                           ; Clk_100  ;
; N/A                                     ; None                                                ; -1.649 ns ; Dat[3]         ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a3~porta_datain_reg0 ; Clk_100  ;
; N/A                                     ; None                                                ; -1.759 ns ; Dat[0]         ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a0~porta_datain_reg0 ; Clk_100  ;
; N/A                                     ; None                                                ; -1.784 ns ; Dat[8]         ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[8]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -1.814 ns ; Dat[3]         ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -1.827 ns ; Dat[6]         ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[6]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -1.840 ns ; Dat[4]         ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -1.845 ns ; TDI_Mode_In    ; inst167                                                                                                          ; Clk_10K  ;
; N/A                                     ; None                                                ; -1.854 ns ; Dat[2]         ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a2~porta_datain_reg0 ; Clk_100  ;
; N/A                                     ; None                                                ; -1.870 ns ; Dat[8]         ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[8]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -1.895 ns ; Dat[8]         ; lpm_dff4:inst7|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; Wr_n     ;
; N/A                                     ; None                                                ; -1.919 ns ; Dat[8]         ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[8]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -1.938 ns ; Dat[8]         ; lpm_dff4:inst9|lpm_ff:lpm_ff_component|dffs[8]                                                                   ; Wr_n     ;
; N/A                                     ; None                                                ; -1.940 ns ; Dat[6]         ; lpm_dff4:inst9|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; Wr_n     ;
; N/A                                     ; None                                                ; -1.944 ns ; Dat[11]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[11]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -1.947 ns ; Dat[3]         ; lpm_dff4:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; Wr_n     ;
; N/A                                     ; None                                                ; -1.955 ns ; Dat[8]         ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[8]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -1.973 ns ; Dat[8]         ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[8]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -1.992 ns ; Dat[8]         ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[8]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -1.994 ns ; Dat[6]         ; lpm_dff4:inst7|lpm_ff:lpm_ff_component|dffs[6]                                                                   ; Wr_n     ;
; N/A                                     ; None                                                ; -1.998 ns ; Dat[8]         ; lpm_dff4:inst44|lpm_ff:lpm_ff_component|dffs[8]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.005 ns ; CCD_Fllash     ; inst151                                                                                                          ; Clk_10   ;
; N/A                                     ; None                                                ; -2.006 ns ; CCD_Fllash     ; inst161                                                                                                          ; Clk_10   ;
; N/A                                     ; None                                                ; -2.008 ns ; Dat[1]         ; lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|ram_block1a1~porta_datain_reg0 ; Clk_100  ;
; N/A                                     ; None                                                ; -2.009 ns ; EOF_Act_Line   ; inst39                                                                                                           ; Clk_10   ;
; N/A                                     ; None                                                ; -2.022 ns ; CCD_Fllash     ; inst112                                                                                                          ; Clk_10   ;
; N/A                                     ; None                                                ; -2.064 ns ; Dat[6]         ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[6]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.079 ns ; Dat[6]         ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[6]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.080 ns ; SRg_Flashing   ; inst153                                                                                                          ; Clk_100  ;
; N/A                                     ; None                                                ; -2.085 ns ; Dat[4]         ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[4]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.102 ns ; Dat[6]         ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[6]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.108 ns ; Dat[11]        ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[11]                                                                ; Wr_n     ;
; N/A                                     ; None                                                ; -2.119 ns ; Dat[9]         ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[9]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.124 ns ; Dat[0]         ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.127 ns ; Dat[6]         ; lpm_dff4:inst44|lpm_ff:lpm_ff_component|dffs[6]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.129 ns ; Dat[4]         ; lpm_dff4:inst9|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; Wr_n     ;
; N/A                                     ; None                                                ; -2.134 ns ; Dat[8]         ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[8]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.151 ns ; Dat[6]         ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[6]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.156 ns ; Dat[2]         ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.168 ns ; TDI_Mode_In    ; inst50                                                                                                           ; Clk_10K  ;
; N/A                                     ; None                                                ; -2.192 ns ; Dat[10]        ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[10]                                                                ; Wr_n     ;
; N/A                                     ; None                                                ; -2.209 ns ; Dat[1]         ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.223 ns ; Dat[10]        ; lpm_dff4:inst7|lpm_ff:lpm_ff_component|dffs[10]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.224 ns ; Dat[10]        ; lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[10]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.235 ns ; Dat[10]        ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[10]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.240 ns ; Dat[11]        ; lpm_dff4:inst9|lpm_ff:lpm_ff_component|dffs[11]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.241 ns ; Dat[11]        ; lpm_dff4:inst7|lpm_ff:lpm_ff_component|dffs[11]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.243 ns ; CCD_Read_Start ; inst31                                                                                                           ; Clk_10   ;
; N/A                                     ; None                                                ; -2.245 ns ; Dat[10]        ; lpm_dff4:inst44|lpm_ff:lpm_ff_component|dffs[10]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.249 ns ; Dat[11]        ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[11]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.253 ns ; Dat[8]         ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[8]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.253 ns ; Dat[1]         ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.259 ns ; Dat[8]         ; lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[8]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.265 ns ; Dat[1]         ; lpm_dff4:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; Wr_n     ;
; N/A                                     ; None                                                ; -2.267 ns ; Dat[6]         ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[6]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.274 ns ; Dat[1]         ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.286 ns ; Dat[2]         ; lpm_dff4:inst44|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.287 ns ; Dat[9]         ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[9]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.290 ns ; Dat[10]        ; lpm_dff4:inst9|lpm_ff:lpm_ff_component|dffs[10]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.309 ns ; Dat[11]        ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[11]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.316 ns ; Dat[3]         ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.322 ns ; Dat[11]        ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[11]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.322 ns ; Dat[6]         ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[6]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.325 ns ; Dat[2]         ; lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.327 ns ; Dat[11]        ; lpm_dff4:inst44|lpm_ff:lpm_ff_component|dffs[11]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.347 ns ; Dat[9]         ; lpm_dff4:inst9|lpm_ff:lpm_ff_component|dffs[9]                                                                   ; Wr_n     ;
; N/A                                     ; None                                                ; -2.351 ns ; Dat[6]         ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[6]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.352 ns ; Dat[6]         ; lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[6]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.386 ns ; Dat[0]         ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.414 ns ; Dat[0]         ; lpm_dff4:inst7|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; Wr_n     ;
; N/A                                     ; None                                                ; -2.415 ns ; Dat[0]         ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.420 ns ; Dat[0]         ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.430 ns ; Dat[7]         ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[7]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.444 ns ; Dat[2]         ; lpm_dff4:inst9|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; Wr_n     ;
; N/A                                     ; None                                                ; -2.445 ns ; Dat[12]        ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[12]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.453 ns ; Dat[4]         ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.462 ns ; Dat[10]        ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[10]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.464 ns ; Dat[7]         ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[7]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.470 ns ; Dat[10]        ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[10]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.491 ns ; Dat[4]         ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.491 ns ; Read_Continue  ; inst142                                                                                                          ; Clk_10   ;
; N/A                                     ; None                                                ; -2.497 ns ; Dat[7]         ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[7]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.510 ns ; Dat[11]        ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[11]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.510 ns ; Dat[10]        ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[10]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.511 ns ; Dat[12]        ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[12]                                                                ; Wr_n     ;
; N/A                                     ; None                                                ; -2.511 ns ; Dat[2]         ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[2]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.523 ns ; Dat[5]         ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[5]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.523 ns ; Dat[10]        ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[10]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.527 ns ; Fl_Cycle_End   ; inst99                                                                                                           ; Clk_10   ;
; N/A                                     ; None                                                ; -2.531 ns ; Dat[3]         ; lpm_dff4:inst7|lpm_ff:lpm_ff_component|dffs[3]                                                                   ; Wr_n     ;
; N/A                                     ; None                                                ; -2.548 ns ; Dat[1]         ; lpm_dff4:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                                   ; Wr_n     ;
; N/A                                     ; None                                                ; -2.552 ns ; P_RAM_Cs_n     ; inst46                                                                                                           ; Clk_100  ;
; N/A                                     ; None                                                ; -2.557 ns ; Dat[3]         ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.559 ns ; Dat[2]         ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.564 ns ; Dat[5]         ; lpm_dff4:inst9|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; Wr_n     ;
; N/A                                     ; None                                                ; -2.564 ns ; Dat[1]         ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[1]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.565 ns ; Dat[3]         ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.566 ns ; Dat[0]         ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.581 ns ; Dat[1]         ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.589 ns ; Dat[7]         ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[7]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.594 ns ; Dat[1]         ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.595 ns ; Dat[3]         ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.598 ns ; Dat[1]         ; lpm_dff4:inst44|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.610 ns ; Dat[12]        ; lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[12]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.617 ns ; Dat[0]         ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.636 ns ; Dat[4]         ; lpm_dff4:inst44|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.655 ns ; Dat[3]         ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.661 ns ; Dat[12]        ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[12]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.662 ns ; Exposure_Start ; inst152                                                                                                          ; Clk_10   ;
; N/A                                     ; None                                                ; -2.664 ns ; Dat[2]         ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.671 ns ; Dat[12]        ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[12]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.677 ns ; Dat[12]        ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[12]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.681 ns ; Dat[9]         ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[9]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.683 ns ; Dat[12]        ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[12]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.691 ns ; Dat[7]         ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.693 ns ; Dat[9]         ; lpm_dff4:inst44|lpm_ff:lpm_ff_component|dffs[9]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.693 ns ; Dat[4]         ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.693 ns ; Dat[4]         ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.703 ns ; Dat[3]         ; lpm_dff4:inst44|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.704 ns ; Dat[2]         ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.708 ns ; Dat[7]         ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[7]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.713 ns ; Dat[0]         ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[0]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.720 ns ; Dat[0]         ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.725 ns ; Dat[12]        ; lpm_dff4:inst7|lpm_ff:lpm_ff_component|dffs[12]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.728 ns ; Dat[7]         ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[7]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.733 ns ; Dat[5]         ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.735 ns ; Dat[1]         ; lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.750 ns ; Dat[11]        ; lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[11]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.750 ns ; Dat[10]        ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[10]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.753 ns ; Dat[7]         ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[7]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.761 ns ; Dat[3]         ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.767 ns ; Dat[7]         ; lpm_dff4:inst7|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; Wr_n     ;
; N/A                                     ; None                                                ; -2.797 ns ; Dat[2]         ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.815 ns ; Dat[11]        ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[11]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.817 ns ; Dat[9]         ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[9]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.828 ns ; Dat[2]         ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.856 ns ; Dat[0]         ; lpm_dff4:inst9|lpm_ff:lpm_ff_component|dffs[0]                                                                   ; Wr_n     ;
; N/A                                     ; None                                                ; -2.868 ns ; Dat[5]         ; lpm_dff4:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                                   ; Wr_n     ;
; N/A                                     ; None                                                ; -2.875 ns ; Dat[5]         ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.890 ns ; Dat[3]         ; lpm_dff4:inst119|lpm_ff:lpm_ff_component|dffs[3]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.891 ns ; Dat[2]         ; lpm_dff4:inst7|lpm_ff:lpm_ff_component|dffs[2]                                                                   ; Wr_n     ;
; N/A                                     ; None                                                ; -2.893 ns ; Dat[0]         ; lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.908 ns ; Dat[5]         ; lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.923 ns ; Dat[9]         ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[9]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.927 ns ; Dat[0]         ; lpm_dff4:inst44|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.936 ns ; Dat[3]         ; lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.940 ns ; Dat[9]         ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[9]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.948 ns ; Dat[9]         ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[9]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.950 ns ; Dat[12]        ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[12]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -2.952 ns ; Dat[9]         ; lpm_dff4:inst7|lpm_ff:lpm_ff_component|dffs[9]                                                                   ; Wr_n     ;
; N/A                                     ; None                                                ; -2.960 ns ; Dat[12]        ; lpm_dff4:inst9|lpm_ff:lpm_ff_component|dffs[12]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.968 ns ; Dat[7]         ; lpm_dff4:inst44|lpm_ff:lpm_ff_component|dffs[7]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.972 ns ; Dat[4]         ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -2.973 ns ; Dat[7]         ; lpm_dff4:inst9|lpm_ff:lpm_ff_component|dffs[7]                                                                   ; Wr_n     ;
; N/A                                     ; None                                                ; -2.979 ns ; Dat[7]         ; lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[7]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.008 ns ; Dat[2]         ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.026 ns ; Dat[11]        ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[11]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -3.044 ns ; Dat[5]         ; lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.065 ns ; Dat[5]         ; lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.079 ns ; Exposure_Start ; inst30                                                                                                           ; Clk_10   ;
; N/A                                     ; None                                                ; -3.091 ns ; Dat[5]         ; lpm_dff4:inst67|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.093 ns ; Dat[4]         ; lpm_dff4:inst7|lpm_ff:lpm_ff_component|dffs[4]                                                                   ; Wr_n     ;
; N/A                                     ; None                                                ; -3.102 ns ; Dat[12]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[12]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -3.109 ns ; Dat[5]         ; lpm_dff4:inst44|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.149 ns ; Dat[9]         ; lpm_dff4:inst13|lpm_ff:lpm_ff_component|dffs[9]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.196 ns ; Dat[5]         ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.249 ns ; Dat[10]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[10]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -3.254 ns ; Dat[12]        ; lpm_dff4:inst44|lpm_ff:lpm_ff_component|dffs[12]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -3.260 ns ; Dat[4]         ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.276 ns ; Dat[4]         ; lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.323 ns ; Dat[1]         ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.343 ns ; Exposure_Start ; inst61                                                                                                           ; Clk_10   ;
; N/A                                     ; None                                                ; -3.428 ns ; Dat[5]         ; lpm_dff4:inst19|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.491 ns ; Addr[0]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[6]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.491 ns ; Addr[0]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[9]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.491 ns ; Addr[0]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.491 ns ; Addr[0]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.491 ns ; Addr[0]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.491 ns ; Addr[0]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[10]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -3.491 ns ; Addr[0]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.491 ns ; Addr[0]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.491 ns ; Addr[0]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.491 ns ; Addr[0]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.491 ns ; Addr[0]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[8]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.491 ns ; Addr[0]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[11]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -3.491 ns ; Addr[0]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[12]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -3.492 ns ; Dat[9]         ; lpm_dff4:inst17|lpm_ff:lpm_ff_component|dffs[9]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.608 ns ; Dat[1]         ; lpm_dff4:inst22|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.682 ns ; Addr[1]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[6]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.682 ns ; Addr[1]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[9]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.682 ns ; Addr[1]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[7]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.682 ns ; Addr[1]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[4]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.682 ns ; Addr[1]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[1]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.682 ns ; Addr[1]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[10]                                                                 ; Wr_n     ;
; N/A                                     ; None                                                ; -3.682 ns ; Addr[1]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[3]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.682 ns ; Addr[1]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[0]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.682 ns ; Addr[1]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.682 ns ; Addr[1]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[5]                                                                  ; Wr_n     ;
; N/A                                     ; None                                                ; -3.682 ns ; Addr[1]        ; lpm_dff4:inst11|lpm_ff:lpm_ff_component|dffs[8]                                                                  ; Wr_n     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                ;                                                                                                                  ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                           ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin                  ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; P1                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P_Cnt_Reset          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; L_Shift_End          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Skip                 ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; CCD_Fllashing        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P_RAM_Out[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P_RAM_Out[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P_RAM_Out[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P_RAM_Out[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P_RAM_Wr             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P_RAM_Rd             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Next_Line            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P_RAM_Addr[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P_RAM_Addr[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P_RAM_Addr[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P_RAM_Addr[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P_RAM_Addr[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P_RAM_Addr[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P_RAM_Addr[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P_RAM_Addr[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P_RAM_Addr[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P_RAM_Addr[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P_RAM_Addr[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P_RAM_Addr[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P_RAM_Addr[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; End_Of_Frame         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P_Addr_Cnt_Enbl      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Next_L_Disable_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Active               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; EOF_Act_L            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Bin                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; tTDI_End             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P_Cycle_Start        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Next_L_Start         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P_Count[0]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P2                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; P3                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; TG                   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Start_Act_Line       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; MPP                  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; SRG_Flash_Auto_Start ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; Enbl_Extra_FIFO_Wr   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+----------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Dat[15]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[14]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[13]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Rd_n                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Exposure_Start          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Fast_Flush_Bin          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk_10                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clock_Enable            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CCD_Read_Start          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Read_Continue           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TDI_Mode_In             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DC_Hold                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk_10K                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CCD_Fllash              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EOF_Act_Line            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk_100                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Wr_n                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; P_RAM_Cs_n              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Addr_Cnt_Reset          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRg_Flashing            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Clk_50K                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Fl_Cycle_End            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[12]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Addr[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Addr[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Addr[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Par_Gen_Cs_n            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Addr[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[11]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[8]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[10]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[9]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Dat[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; P1                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; P_Cnt_Reset          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; L_Shift_End          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; Skip                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; CCD_Fllashing        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Out[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Out[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Out[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Out[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Wr             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Rd             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; Next_Line            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Addr[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.33 V              ; -0.00261 V          ; 0.108 V                              ; 0.056 V                              ; 3.55e-009 s                 ; 3.31e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.33 V             ; -0.00261 V         ; 0.108 V                             ; 0.056 V                             ; 3.55e-009 s                ; 3.31e-009 s                ; Yes                       ; Yes                       ;
; P_RAM_Addr[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Addr[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Addr[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Addr[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Addr[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Addr[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Addr[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Addr[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Addr[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Addr[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Addr[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Addr[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; End_Of_Frame         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; P_Addr_Cnt_Enbl      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.33 V              ; -0.00261 V          ; 0.108 V                              ; 0.056 V                              ; 3.55e-009 s                 ; 3.31e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.33 V             ; -0.00261 V         ; 0.108 V                             ; 0.056 V                             ; 3.55e-009 s                ; 3.31e-009 s                ; Yes                       ; Yes                       ;
; Next_L_Disable_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; Active               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; EOF_Act_L            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; Bin                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.36 V              ; -0.00365 V          ; 0.11 V                               ; 0.005 V                              ; 4.55e-010 s                 ; 4.35e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.36 V             ; -0.00365 V         ; 0.11 V                              ; 0.005 V                             ; 4.55e-010 s                ; 4.35e-010 s                ; Yes                       ; Yes                       ;
; tTDI_End             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; P_Cycle_Start        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.33 V              ; -0.0027 V           ; 0.131 V                              ; 0.055 V                              ; 3.54e-009 s                 ; 3.29e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.33 V             ; -0.0027 V          ; 0.131 V                             ; 0.055 V                             ; 3.54e-009 s                ; 3.29e-009 s                ; Yes                       ; Yes                       ;
; Next_L_Start         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; P_Count[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; P2                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; P3                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; TG                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; Start_Act_Line       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; MPP                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; SRG_Flash_Auto_Start ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; Enbl_Extra_FIFO_Wr   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.36 V              ; -0.00365 V          ; 0.11 V                               ; 0.005 V                              ; 4.55e-010 s                 ; 4.35e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.36 V             ; -0.00365 V         ; 0.11 V                              ; 0.005 V                             ; 4.55e-010 s                ; 4.35e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-007 V                  ; 2.35 V              ; -0.0133 V           ; 0.084 V                              ; 0.028 V                              ; 4.31e-010 s                 ; 3.59e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-007 V                 ; 2.35 V             ; -0.0133 V          ; 0.084 V                             ; 0.028 V                             ; 4.31e-010 s                ; 3.59e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.8e-007 V                   ; 2.35 V              ; -0.00679 V          ; 0.09 V                               ; 0.045 V                              ; 6.2e-010 s                  ; 7.91e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 4.8e-007 V                  ; 2.35 V             ; -0.00679 V         ; 0.09 V                              ; 0.045 V                             ; 6.2e-010 s                 ; 7.91e-010 s                ; Yes                       ; Yes                       ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                  ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; P1                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; P_Cnt_Reset          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; L_Shift_End          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Skip                 ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; CCD_Fllashing        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Out[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Out[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; P_RAM_Out[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; P_RAM_Out[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Wr             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Rd             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Next_Line            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Addr[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-009 s                 ; 2.24e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-009 s                ; 2.24e-009 s                ; No                        ; Yes                       ;
; P_RAM_Addr[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Addr[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Addr[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Addr[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Addr[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Addr[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Addr[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Addr[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Addr[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Addr[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; P_RAM_Addr[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; P_RAM_Addr[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; End_Of_Frame         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; P_Addr_Cnt_Enbl      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.64 V              ; -0.0115 V           ; 0.204 V                              ; 0.12 V                               ; 2.38e-009 s                 ; 2.24e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.64 V             ; -0.0115 V          ; 0.204 V                             ; 0.12 V                              ; 2.38e-009 s                ; 2.24e-009 s                ; No                        ; Yes                       ;
; Next_L_Disable_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; Active               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; EOF_Act_L            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; Bin                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; tTDI_End             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; P_Cycle_Start        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.173 V                              ; 2.38e-009 s                 ; 2.19e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.173 V                             ; 2.38e-009 s                ; 2.19e-009 s                ; No                        ; Yes                       ;
; Next_L_Start         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; P_Count[0]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; P2                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; P3                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; TG                   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; Start_Act_Line       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; MPP                  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; SRG_Flash_Auto_Start ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; Enbl_Extra_FIFO_Wr   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-008 V                  ; 2.7 V               ; -0.012 V            ; 0.274 V                              ; 0.034 V                              ; 3.18e-010 s                 ; 4.96e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-008 V                 ; 2.7 V              ; -0.012 V           ; 0.274 V                             ; 0.034 V                             ; 3.18e-010 s                ; 4.96e-010 s                ; No                        ; Yes                       ;
+----------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Wed Mar 16 15:24:20 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Parallel_Clocks_Generator -c Parallel_Clocks_Generator --timing_analysis_only
Info: Only one processor detected - disabling parallel compilation
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk_100" is an undefined clock
    Info: Assuming node "Clk_10" is an undefined clock
    Info: Assuming node "Clk_10K" is an undefined clock
    Info: Assuming node "Wr_n" is an undefined clock
    Info: Assuming node "Clk_50K" is an undefined clock
Info: Clock "Clk_100" has Internal fmax of 235.18 MHz between source memory "lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3]" and destination register "lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]" (period= 4.252 ns)
    Info: + Longest memory to register delay is 3.627 ns
        Info: 1: + IC(0.000 ns) + CELL(0.052 ns) = 0.052 ns; Loc. = M9K_X22_Y21_N0; Fanout = 5; MEM Node = 'lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3]'
        Info: 2: + IC(0.838 ns) + CELL(0.432 ns) = 1.322 ns; Loc. = LCCOMB_X21_Y22_N28; Fanout = 4; COMB Node = 'inst147~0'
        Info: 3: + IC(0.405 ns) + CELL(0.155 ns) = 1.882 ns; Loc. = LCCOMB_X20_Y22_N0; Fanout = 2; COMB Node = 'inst131'
        Info: 4: + IC(0.249 ns) + CELL(0.155 ns) = 2.286 ns; Loc. = LCCOMB_X20_Y22_N2; Fanout = 14; COMB Node = 'inst3'
        Info: 5: + IC(0.243 ns) + CELL(0.155 ns) = 2.684 ns; Loc. = LCCOMB_X20_Y22_N30; Fanout = 13; COMB Node = 'lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|_~0'
        Info: 6: + IC(0.235 ns) + CELL(0.708 ns) = 3.627 ns; Loc. = FF_X20_Y22_N5; Fanout = 7; REG Node = 'lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]'
        Info: Total cell delay = 1.657 ns ( 45.69 % )
        Info: Total interconnect delay = 1.970 ns ( 54.31 % )
    Info: - Smallest clock skew is -0.347 ns
        Info: + Shortest clock path from clock "Clk_100" to destination register is 2.824 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'Clk_100'
            Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N15; Fanout = 1; COMB Node = 'Clk_100~input'
            Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'Clk_100~inputclkctrl'
            Info: 4: + IC(1.133 ns) + CELL(0.613 ns) = 2.824 ns; Loc. = FF_X20_Y22_N5; Fanout = 7; REG Node = 'lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0]'
            Info: Total cell delay = 1.517 ns ( 53.72 % )
            Info: Total interconnect delay = 1.307 ns ( 46.28 % )
        Info: - Longest clock path from clock "Clk_100" to source memory is 3.171 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'Clk_100'
            Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N15; Fanout = 1; COMB Node = 'Clk_100~input'
            Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'Clk_100~inputclkctrl'
            Info: 4: + IC(1.137 ns) + CELL(0.956 ns) = 3.171 ns; Loc. = M9K_X22_Y21_N0; Fanout = 5; MEM Node = 'lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3]'
            Info: Total cell delay = 1.860 ns ( 58.66 % )
            Info: Total interconnect delay = 1.311 ns ( 41.34 % )
    Info: + Micro clock to output delay of source is 0.296 ns
    Info: + Micro setup delay of destination is -0.018 ns
Info: Clock "Clk_10" Internal fmax is restricted to 250.0 MHz between source register "inst116" and destination register "inst30"
    Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 3.017 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X21_Y22_N17; Fanout = 7; REG Node = 'inst116'
            Info: 2: + IC(0.821 ns) + CELL(0.155 ns) = 0.976 ns; Loc. = LCCOMB_X26_Y22_N12; Fanout = 2; COMB Node = 'inst81'
            Info: 3: + IC(0.300 ns) + CELL(0.396 ns) = 1.672 ns; Loc. = LCCOMB_X26_Y22_N4; Fanout = 1; COMB Node = 'inst139~1'
            Info: 4: + IC(0.236 ns) + CELL(0.287 ns) = 2.195 ns; Loc. = LCCOMB_X26_Y22_N28; Fanout = 5; COMB Node = 'inst139~2'
            Info: 5: + IC(0.316 ns) + CELL(0.402 ns) = 2.913 ns; Loc. = LCCOMB_X26_Y22_N30; Fanout = 1; COMB Node = 'inst30~0'
            Info: 6: + IC(0.000 ns) + CELL(0.104 ns) = 3.017 ns; Loc. = FF_X26_Y22_N31; Fanout = 16; REG Node = 'inst30'
            Info: Total cell delay = 1.344 ns ( 44.55 % )
            Info: Total interconnect delay = 1.673 ns ( 55.45 % )
        Info: - Smallest clock skew is 0.003 ns
            Info: + Shortest clock path from clock "Clk_10" to destination register is 2.828 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F1; Fanout = 1; CLK Node = 'Clk_10'
                Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N8; Fanout = 1; COMB Node = 'Clk_10~input'
                Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G2; Fanout = 69; COMB Node = 'Clk_10~inputclkctrl'
                Info: 4: + IC(1.137 ns) + CELL(0.613 ns) = 2.828 ns; Loc. = FF_X26_Y22_N31; Fanout = 16; REG Node = 'inst30'
                Info: Total cell delay = 1.517 ns ( 53.64 % )
                Info: Total interconnect delay = 1.311 ns ( 46.36 % )
            Info: - Longest clock path from clock "Clk_10" to source register is 2.825 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F1; Fanout = 1; CLK Node = 'Clk_10'
                Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N8; Fanout = 1; COMB Node = 'Clk_10~input'
                Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G2; Fanout = 69; COMB Node = 'Clk_10~inputclkctrl'
                Info: 4: + IC(1.134 ns) + CELL(0.613 ns) = 2.825 ns; Loc. = FF_X21_Y22_N17; Fanout = 7; REG Node = 'inst116'
                Info: Total cell delay = 1.517 ns ( 53.70 % )
                Info: Total interconnect delay = 1.308 ns ( 46.30 % )
        Info: + Micro clock to output delay of source is 0.232 ns
        Info: + Micro setup delay of destination is -0.018 ns
Info: Clock "Clk_10K" Internal fmax is restricted to 250.0 MHz between source register "lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0]" and destination register "inst123"
    Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.308 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X28_Y9_N5; Fanout = 2; REG Node = 'lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0]'
            Info: 2: + IC(0.367 ns) + CELL(0.509 ns) = 0.876 ns; Loc. = LCCOMB_X28_Y9_N4; Fanout = 2; COMB Node = 'lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.066 ns) = 0.942 ns; Loc. = LCCOMB_X28_Y9_N6; Fanout = 2; COMB Node = 'lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita1~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.066 ns) = 1.008 ns; Loc. = LCCOMB_X28_Y9_N8; Fanout = 2; COMB Node = 'lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita2~COUT'
            Info: 5: + IC(0.000 ns) + CELL(0.066 ns) = 1.074 ns; Loc. = LCCOMB_X28_Y9_N10; Fanout = 2; COMB Node = 'lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita3~COUT'
            Info: 6: + IC(0.000 ns) + CELL(0.066 ns) = 1.140 ns; Loc. = LCCOMB_X28_Y9_N12; Fanout = 2; COMB Node = 'lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita4~COUT'
            Info: 7: + IC(0.000 ns) + CELL(0.066 ns) = 1.206 ns; Loc. = LCCOMB_X28_Y9_N14; Fanout = 2; COMB Node = 'lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita5~COUT'
            Info: 8: + IC(0.000 ns) + CELL(0.066 ns) = 1.272 ns; Loc. = LCCOMB_X28_Y9_N16; Fanout = 2; COMB Node = 'lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita6~COUT'
            Info: 9: + IC(0.000 ns) + CELL(0.066 ns) = 1.338 ns; Loc. = LCCOMB_X28_Y9_N18; Fanout = 2; COMB Node = 'lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita7~COUT'
            Info: 10: + IC(0.000 ns) + CELL(0.066 ns) = 1.404 ns; Loc. = LCCOMB_X28_Y9_N20; Fanout = 2; COMB Node = 'lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita8~COUT'
            Info: 11: + IC(0.000 ns) + CELL(0.066 ns) = 1.470 ns; Loc. = LCCOMB_X28_Y9_N22; Fanout = 2; COMB Node = 'lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita9~COUT'
            Info: 12: + IC(0.000 ns) + CELL(0.066 ns) = 1.536 ns; Loc. = LCCOMB_X28_Y9_N24; Fanout = 2; COMB Node = 'lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita10~COUT'
            Info: 13: + IC(0.000 ns) + CELL(0.066 ns) = 1.602 ns; Loc. = LCCOMB_X28_Y9_N26; Fanout = 2; COMB Node = 'lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita11~COUT'
            Info: 14: + IC(0.000 ns) + CELL(0.066 ns) = 1.668 ns; Loc. = LCCOMB_X28_Y9_N28; Fanout = 1; COMB Node = 'lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita12~COUT'
            Info: 15: + IC(0.000 ns) + CELL(0.536 ns) = 2.204 ns; Loc. = LCCOMB_X28_Y9_N30; Fanout = 1; COMB Node = 'lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita12~0'
            Info: 16: + IC(0.000 ns) + CELL(0.104 ns) = 2.308 ns; Loc. = FF_X28_Y9_N31; Fanout = 3; REG Node = 'inst123'
            Info: Total cell delay = 1.941 ns ( 84.10 % )
            Info: Total interconnect delay = 0.367 ns ( 15.90 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clk_10K" to destination register is 2.824 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N1; Fanout = 1; CLK Node = 'Clk_10K'
                Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N22; Fanout = 1; COMB Node = 'Clk_10K~input'
                Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G0; Fanout = 17; COMB Node = 'Clk_10K~inputclkctrl'
                Info: 4: + IC(1.133 ns) + CELL(0.613 ns) = 2.824 ns; Loc. = FF_X28_Y9_N31; Fanout = 3; REG Node = 'inst123'
                Info: Total cell delay = 1.517 ns ( 53.72 % )
                Info: Total interconnect delay = 1.307 ns ( 46.28 % )
            Info: - Longest clock path from clock "Clk_10K" to source register is 2.824 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N1; Fanout = 1; CLK Node = 'Clk_10K'
                Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N22; Fanout = 1; COMB Node = 'Clk_10K~input'
                Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G0; Fanout = 17; COMB Node = 'Clk_10K~inputclkctrl'
                Info: 4: + IC(1.133 ns) + CELL(0.613 ns) = 2.824 ns; Loc. = FF_X28_Y9_N5; Fanout = 2; REG Node = 'lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0]'
                Info: Total cell delay = 1.517 ns ( 53.72 % )
                Info: Total interconnect delay = 1.307 ns ( 46.28 % )
        Info: + Micro clock to output delay of source is 0.232 ns
        Info: + Micro setup delay of destination is -0.018 ns
Info: No valid register-to-register data paths exist for clock "Wr_n"
Info: Clock "Clk_50K" Internal fmax is restricted to 250.0 MHz between source register "inst148" and destination register "inst149"
    Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.741 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X26_Y22_N15; Fanout = 1; REG Node = 'inst148'
            Info: 2: + IC(0.335 ns) + CELL(0.406 ns) = 0.741 ns; Loc. = FF_X26_Y22_N9; Fanout = 1; REG Node = 'inst149'
            Info: Total cell delay = 0.406 ns ( 54.79 % )
            Info: Total interconnect delay = 0.335 ns ( 45.21 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clk_50K" to destination register is 2.773 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_V9; Fanout = 1; CLK Node = 'Clk_50K'
                Info: 2: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = IOIBUF_X27_Y0_N15; Fanout = 1; COMB Node = 'Clk_50K~input'
                Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.047 ns; Loc. = CLKCTRL_G19; Fanout = 2; COMB Node = 'Clk_50K~inputclkctrl'
                Info: 4: + IC(1.113 ns) + CELL(0.613 ns) = 2.773 ns; Loc. = FF_X26_Y22_N9; Fanout = 1; REG Node = 'inst149'
                Info: Total cell delay = 1.486 ns ( 53.59 % )
                Info: Total interconnect delay = 1.287 ns ( 46.41 % )
            Info: - Longest clock path from clock "Clk_50K" to source register is 2.773 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_V9; Fanout = 1; CLK Node = 'Clk_50K'
                Info: 2: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = IOIBUF_X27_Y0_N15; Fanout = 1; COMB Node = 'Clk_50K~input'
                Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.047 ns; Loc. = CLKCTRL_G19; Fanout = 2; COMB Node = 'Clk_50K~inputclkctrl'
                Info: 4: + IC(1.113 ns) + CELL(0.613 ns) = 2.773 ns; Loc. = FF_X26_Y22_N15; Fanout = 1; REG Node = 'inst148'
                Info: Total cell delay = 1.486 ns ( 53.59 % )
                Info: Total interconnect delay = 1.287 ns ( 46.41 % )
        Info: + Micro clock to output delay of source is 0.232 ns
        Info: + Micro setup delay of destination is -0.018 ns
Info: tsu for register "lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[4]" (data pin = "Addr[3]", clock pin = "Wr_n") is 5.186 ns
    Info: + Longest pin to register delay is 8.035 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_V15; Fanout = 1; PIN Node = 'Addr[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = IOIBUF_X38_Y0_N22; Fanout = 2; COMB Node = 'Addr[3]~input'
        Info: 3: + IC(4.112 ns) + CELL(0.287 ns) = 5.292 ns; Loc. = LCCOMB_X26_Y11_N6; Fanout = 4; COMB Node = 'lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode179w[3]~0'
        Info: 4: + IC(0.328 ns) + CELL(0.417 ns) = 6.037 ns; Loc. = LCCOMB_X26_Y11_N30; Fanout = 13; COMB Node = 'lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode108w[3]~0'
        Info: 5: + IC(1.290 ns) + CELL(0.708 ns) = 8.035 ns; Loc. = FF_X30_Y13_N17; Fanout = 1; REG Node = 'lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[4]'
        Info: Total cell delay = 2.305 ns ( 28.69 % )
        Info: Total interconnect delay = 5.730 ns ( 71.31 % )
    Info: + Micro setup delay of destination is -0.018 ns
    Info: - Shortest clock path from clock "Wr_n" to destination register is 2.831 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'Wr_n'
        Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 2; COMB Node = 'Wr_n~input'
        Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G4; Fanout = 156; COMB Node = 'Wr_n~inputclkctrl'
        Info: 4: + IC(1.140 ns) + CELL(0.613 ns) = 2.831 ns; Loc. = FF_X30_Y13_N17; Fanout = 1; REG Node = 'lpm_dff4:inst64|lpm_ff:lpm_ff_component|dffs[4]'
        Info: Total cell delay = 1.517 ns ( 53.59 % )
        Info: Total interconnect delay = 1.314 ns ( 46.41 % )
Info: tco from clock "Clk_100" to destination pin "P_Cycle_Start" through memory "lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3]" is 13.011 ns
    Info: + Longest clock path from clock "Clk_100" to source memory is 3.171 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'Clk_100'
        Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N15; Fanout = 1; COMB Node = 'Clk_100~input'
        Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G3; Fanout = 39; COMB Node = 'Clk_100~inputclkctrl'
        Info: 4: + IC(1.137 ns) + CELL(0.956 ns) = 3.171 ns; Loc. = M9K_X22_Y21_N0; Fanout = 5; MEM Node = 'lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3]'
        Info: Total cell delay = 1.860 ns ( 58.66 % )
        Info: Total interconnect delay = 1.311 ns ( 41.34 % )
    Info: + Micro clock to output delay of source is 0.296 ns
    Info: + Longest memory to pin delay is 9.544 ns
        Info: 1: + IC(0.000 ns) + CELL(0.052 ns) = 0.052 ns; Loc. = M9K_X22_Y21_N0; Fanout = 5; MEM Node = 'lpm_ram_dq1:inst56|altsyncram:altsyncram_component|altsyncram_ggi1:auto_generated|q_a[3]'
        Info: 2: + IC(0.838 ns) + CELL(0.432 ns) = 1.322 ns; Loc. = LCCOMB_X21_Y22_N28; Fanout = 4; COMB Node = 'inst147~0'
        Info: 3: + IC(1.068 ns) + CELL(0.360 ns) = 2.750 ns; Loc. = LCCOMB_X26_Y22_N10; Fanout = 1; COMB Node = 'inst98~0'
        Info: 4: + IC(0.379 ns) + CELL(0.285 ns) = 3.414 ns; Loc. = LCCOMB_X26_Y22_N2; Fanout = 3; COMB Node = 'inst98'
        Info: 5: + IC(0.273 ns) + CELL(0.155 ns) = 3.842 ns; Loc. = LCCOMB_X26_Y22_N0; Fanout = 2; COMB Node = 'inst150'
        Info: 6: + IC(2.141 ns) + CELL(3.561 ns) = 9.544 ns; Loc. = IOOBUF_X0_Y26_N16; Fanout = 1; COMB Node = 'P_Cycle_Start~output'
        Info: 7: + IC(0.000 ns) + CELL(0.000 ns) = 9.544 ns; Loc. = PIN_F3; Fanout = 0; PIN Node = 'P_Cycle_Start'
        Info: Total cell delay = 4.845 ns ( 50.76 % )
        Info: Total interconnect delay = 4.699 ns ( 49.24 % )
Info: Longest tpd from source pin "Exposure_Start" to destination pin "P_Cycle_Start" is 11.282 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N11; Fanout = 1; PIN Node = 'Exposure_Start'
    Info: 2: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = IOIBUF_X40_Y0_N1; Fanout = 3; COMB Node = 'Exposure_Start~input'
    Info: 3: + IC(4.422 ns) + CELL(0.285 ns) = 5.580 ns; Loc. = LCCOMB_X26_Y22_N0; Fanout = 2; COMB Node = 'inst150'
    Info: 4: + IC(2.141 ns) + CELL(3.561 ns) = 11.282 ns; Loc. = IOOBUF_X0_Y26_N16; Fanout = 1; COMB Node = 'P_Cycle_Start~output'
    Info: 5: + IC(0.000 ns) + CELL(0.000 ns) = 11.282 ns; Loc. = PIN_F3; Fanout = 0; PIN Node = 'P_Cycle_Start'
    Info: Total cell delay = 4.719 ns ( 41.83 % )
    Info: Total interconnect delay = 6.563 ns ( 58.17 % )
Info: th for register "inst50" (data pin = "DC_Hold", clock pin = "Clk_10K") is 0.631 ns
    Info: + Longest clock path from clock "Clk_10K" to destination register is 2.824 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N1; Fanout = 1; CLK Node = 'Clk_10K'
        Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N22; Fanout = 1; COMB Node = 'Clk_10K~input'
        Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G0; Fanout = 17; COMB Node = 'Clk_10K~inputclkctrl'
        Info: 4: + IC(1.133 ns) + CELL(0.613 ns) = 2.824 ns; Loc. = FF_X27_Y9_N9; Fanout = 9; REG Node = 'inst50'
        Info: Total cell delay = 1.517 ns ( 53.72 % )
        Info: Total interconnect delay = 1.307 ns ( 46.28 % )
    Info: + Micro hold delay of destination is 0.186 ns
    Info: - Shortest pin to register delay is 2.379 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_U10; Fanout = 1; PIN Node = 'DC_Hold'
        Info: 2: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = IOIBUF_X27_Y0_N8; Fanout = 1; COMB Node = 'DC_Hold~input'
        Info: 3: + IC(0.977 ns) + CELL(0.425 ns) = 2.275 ns; Loc. = LCCOMB_X27_Y9_N8; Fanout = 1; COMB Node = 'inst50~1'
        Info: 4: + IC(0.000 ns) + CELL(0.104 ns) = 2.379 ns; Loc. = FF_X27_Y9_N9; Fanout = 9; REG Node = 'inst50'
        Info: Total cell delay = 1.402 ns ( 58.93 % )
        Info: Total interconnect delay = 0.977 ns ( 41.07 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 133 megabytes
    Info: Processing ended: Wed Mar 16 15:24:23 2011
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


