# W65C02S Pythonã‚¨ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢è©³ç´°è¨­è¨ˆæ›¸

## æ–‡æ›¸ç®¡ç†

| é …ç›® | å†…å®¹ |
| :--- | :--- |
| **ãƒãƒ¼ã‚¸ãƒ§ãƒ³** | 1.0 |
| **é–¢é€£æ–‡æ›¸** | W65C02Sã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢ãƒ»ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£è¨­è¨ˆæ›¸ã€ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢è¦æ±‚ä»•æ§˜æ›¸ã€ãƒ‡ãƒã‚¤ã‚¹IF APIè¦ä»¶å®šç¾©æ›¸ |

## ç›®æ¬¡

1. [SW301 ãƒ—ãƒ­ã‚°ãƒ©ãƒ ãƒ¦ãƒ‹ãƒƒãƒˆæ©Ÿèƒ½/æ§‹æˆè¨­è¨ˆæ›¸](#sw301-ãƒ—ãƒ­ã‚°ãƒ©ãƒ ãƒ¦ãƒ‹ãƒƒãƒˆæ©Ÿèƒ½æ§‹æˆè¨­è¨ˆæ›¸)
2. [SW302 ãƒ—ãƒ­ã‚°ãƒ©ãƒ ãƒ¦ãƒ‹ãƒƒãƒˆè¨­è¨ˆæ›¸](#sw302-ãƒ—ãƒ­ã‚°ãƒ©ãƒ ãƒ¦ãƒ‹ãƒƒãƒˆè¨­è¨ˆæ›¸)
3. [SW303 ãƒ—ãƒ­ã‚°ãƒ©ãƒ ãƒ¦ãƒ‹ãƒƒãƒˆãƒ»ã‚¤ãƒ³ã‚¿ãƒ•ã‚§ãƒ¼ã‚¹è¨­è¨ˆæ›¸](#sw303-ãƒ—ãƒ­ã‚°ãƒ©ãƒ ãƒ¦ãƒ‹ãƒƒãƒˆã‚¤ãƒ³ã‚¿ãƒ•ã‚§ãƒ¼ã‚¹è¨­è¨ˆæ›¸)
4. [SW304 ãƒ¡ãƒ¢ãƒªä½¿ç”¨é‡ï¼ˆãƒ¡ãƒ¢ï¼‰](#sw304-ãƒ¡ãƒ¢ãƒªä½¿ç”¨é‡ãƒ¡ãƒ¢)

---

## SW301 ãƒ—ãƒ­ã‚°ãƒ©ãƒ ãƒ¦ãƒ‹ãƒƒãƒˆæ©Ÿèƒ½/æ§‹æˆè¨­è¨ˆæ›¸

### 1.1 æ©Ÿèƒ½ãƒ¦ãƒ‹ãƒƒãƒˆã‹ã‚‰ãƒ—ãƒ­ã‚°ãƒ©ãƒ ãƒ¦ãƒ‹ãƒƒãƒˆã¸ã®åˆ†å‰²

ã‚¢ãƒ¼ã‚­ãƒ†ã‚¯ãƒãƒ£è¨­è¨ˆæ›¸ã§å®šç¾©ã•ã‚ŒãŸ8ã¤ã®æ©Ÿèƒ½ãƒ¦ãƒ‹ãƒƒãƒˆã‚’ã€å®Ÿè£…å¯èƒ½ãªãƒ—ãƒ­ã‚°ãƒ©ãƒ ãƒ¦ãƒ‹ãƒƒãƒˆã«åˆ†å‰²ã™ã‚‹ã€‚

#### 1.1.1 ãƒ—ãƒ­ã‚°ãƒ©ãƒ ãƒ¦ãƒ‹ãƒƒãƒˆåˆ†å‰²æ–¹é‡

| åˆ†å‰²æ–¹é‡ | å†…å®¹ |
| :--- | :--- |
| **å˜ä¸€è²¬ä»»åŸå‰‡** | å„ãƒ—ãƒ­ã‚°ãƒ©ãƒ ãƒ¦ãƒ‹ãƒƒãƒˆã¯å˜ä¸€ã®æ˜ç¢ºãªè²¬ä»»ã‚’æŒã¤ |
| **ç–çµåˆ** | ãƒ—ãƒ­ã‚°ãƒ©ãƒ ãƒ¦ãƒ‹ãƒƒãƒˆé–“ã®ä¾å­˜é–¢ä¿‚ã‚’æœ€å°åŒ– |
| **é«˜å‡é›†** | é–¢é€£ã™ã‚‹æ©Ÿèƒ½ã‚’åŒä¸€ãƒ¦ãƒ‹ãƒƒãƒˆå†…ã«é›†ç´„ |
| **ãƒ†ã‚¹ãƒˆå®¹æ˜“æ€§** | ç‹¬ç«‹ã—ã¦ãƒ†ã‚¹ãƒˆå¯èƒ½ãªå˜ä½ã«åˆ†å‰² |

#### 1.1.2 ãƒ—ãƒ­ã‚°ãƒ©ãƒ ãƒ¦ãƒ‹ãƒƒãƒˆä¸€è¦§

| PU ID | ãƒ—ãƒ­ã‚°ãƒ©ãƒ ãƒ¦ãƒ‹ãƒƒãƒˆå | å¯¾å¿œæ©Ÿèƒ½ãƒ¦ãƒ‹ãƒƒãƒˆ | ä¸»è¦è²¬å‹™ |
| :--- | :--- | :--- | :--- |
| **PU001** | CPURegisters | FU001 | ãƒ¬ã‚¸ã‚¹ã‚¿çŠ¶æ…‹ç®¡ç† |
| **PU002** | ProcessorFlags | FU001 | ãƒ—ãƒ­ã‚»ãƒƒã‚µãƒ•ãƒ©ã‚°ç®¡ç† |
| **PU003** | InstructionDecoder | FU001 | å‘½ä»¤ãƒ‡ã‚³ãƒ¼ãƒ‰å‡¦ç† |
| **PU004** | InstructionExecutor | FU001 | å‘½ä»¤å®Ÿè¡Œå‡¦ç† |
| **PU005** | AddressingModes | FU001 | ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°ãƒ¢ãƒ¼ãƒ‰è¨ˆç®— |
| **PU006** | InterruptHandler | FU001, FU007 | å‰²ã‚Šè¾¼ã¿å‡¦ç† |
| **PU007** | AddressSpace | FU002 | ã‚¢ãƒ‰ãƒ¬ã‚¹ç©ºé–“ç®¡ç† |
| **PU008** | DeviceMapper | FU002 | ãƒ‡ãƒã‚¤ã‚¹ãƒãƒƒãƒ”ãƒ³ã‚°ç®¡ç† |
| **PU009** | MemoryController | FU002 | ãƒ¡ãƒ¢ãƒªã‚¢ã‚¯ã‚»ã‚¹åˆ¶å¾¡ |
| **PU010** | SystemClock | FU003 | ã‚·ã‚¹ãƒ†ãƒ ã‚¯ãƒ­ãƒƒã‚¯ç®¡ç† |
| **PU011** | DeviceScheduler | FU003 | ãƒ‡ãƒã‚¤ã‚¹ã‚¹ã‚±ã‚¸ãƒ¥ãƒ¼ãƒªãƒ³ã‚° |
| **PU012** | SystemOrchestrator | FU003 | ã‚·ã‚¹ãƒ†ãƒ å…¨ä½“åˆ¶å¾¡ |
| **PU013** | BreakpointManager | FU004 | ãƒ–ãƒ¬ãƒ¼ã‚¯ãƒã‚¤ãƒ³ãƒˆç®¡ç† |
| **PU014** | StepController | FU004 | ã‚¹ãƒ†ãƒƒãƒ—å®Ÿè¡Œåˆ¶å¾¡ |
| **PU015** | StateInspector | FU004 | çŠ¶æ…‹æ¤œæŸ»æ©Ÿèƒ½ |
| **PU016** | Disassembler | FU004 | é€†ã‚¢ã‚»ãƒ³ãƒ–ãƒ«æ©Ÿèƒ½ |
| **PU017** | StateSerializer | FU005 | çŠ¶æ…‹ã‚·ãƒªã‚¢ãƒ©ã‚¤ã‚º |
| **PU018** | StateValidator | FU005 | çŠ¶æ…‹æ¤œè¨¼ |
| **PU019** | DeviceProtocol | FU006 | ãƒ‡ãƒã‚¤ã‚¹ãƒ—ãƒ­ãƒˆã‚³ãƒ«å®Ÿè£… |
| **PU020** | SystemBus | FU006 | ã‚·ã‚¹ãƒ†ãƒ ãƒã‚¹å®Ÿè£… |
| **PU021** | InterruptController | FU007 | å‰²ã‚Šè¾¼ã¿ã‚³ãƒ³ãƒˆãƒ­ãƒ¼ãƒ© |
| **PU022** | ConfigurationManager | FU008 | è¨­å®šç®¡ç† |

### 1.2 ãƒ—ãƒ­ã‚°ãƒ©ãƒ ãƒ¦ãƒ‹ãƒƒãƒˆæ§‹æˆå›³

```mermaid
graph TB
    subgraph "Application Layer"
        APP[Application Interface]
        DBG[Debug Interface]
    end
    
    subgraph "CPU Core Layer"
        PU001["ğŸ”§ PU001<br/>CPURegisters<br/><small>A,X,Y,PC,S,Pç®¡ç†</small>"]
        PU002["ğŸš© PU002<br/>ProcessorFlags<br/><small>N,V,B,D,I,Z,Cç®¡ç†</small>"]
        PU003["ğŸ” PU003<br/>InstructionDecoder<br/><small>212å‘½ä»¤ãƒ‡ã‚³ãƒ¼ãƒ‰</small>"]
        PU004["âš¡ PU004<br/>InstructionExecutor<br/><small>å‘½ä»¤å®Ÿè¡Œã‚¨ãƒ³ã‚¸ãƒ³</small>"]
        PU005["ğŸ“ PU005<br/>AddressingModes<br/><small>16ç¨®ã‚¢ãƒ‰ãƒ¬ã‚¹è¨ˆç®—</small>"]
        PU006["âš ï¸ PU006<br/>InterruptHandler<br/><small>å‰²ã‚Šè¾¼ã¿å‡¦ç†</small>"]
    end
    
    subgraph "Memory Management Layer"
        PU007["ğŸ’¾ PU007<br/>AddressSpace<br/><small>64KBç©ºé–“ç®¡ç†</small>"]
        PU008["ğŸ—ºï¸ PU008<br/>DeviceMapper<br/><small>ãƒ‡ãƒã‚¤ã‚¹ãƒãƒƒãƒ”ãƒ³ã‚°</small>"]
        PU009["ğŸ›ï¸ PU009<br/>MemoryController<br/><small>ã‚¢ã‚¯ã‚»ã‚¹åˆ¶å¾¡</small>"]
    end
    
    subgraph "System Control Layer"
        PU010["â° PU010<br/>SystemClock<br/><small>ãƒã‚¹ã‚¿ãƒ¼ã‚¯ãƒ­ãƒƒã‚¯</small>"]
        PU011["ğŸ“‹ PU011<br/>DeviceScheduler<br/><small>ãƒ‡ãƒã‚¤ã‚¹èª¿æ•´</small>"]
        PU012["ğŸ­ PU012<br/>SystemOrchestrator<br/><small>ã‚·ã‚¹ãƒ†ãƒ åˆ¶å¾¡</small>"]
    end
    
    subgraph "Debug Layer"
        PU013["ğŸ”´ PU013<br/>BreakpointManager<br/><small>BPç®¡ç†</small>"]
        PU014["ğŸ‘£ PU014<br/>StepController<br/><small>ã‚¹ãƒ†ãƒƒãƒ—å®Ÿè¡Œ</small>"]
        PU015["ğŸ”¬ PU015<br/>StateInspector<br/><small>çŠ¶æ…‹æ¤œæŸ»</small>"]
        PU016["ğŸ“œ PU016<br/>Disassembler<br/><small>é€†ã‚¢ã‚»ãƒ³ãƒ–ãƒ«</small>"]
    end
    
    subgraph "State Management Layer"
        PU017["ğŸ’¿ PU017<br/>StateSerializer<br/><small>çŠ¶æ…‹ä¿å­˜</small>"]
        PU018["âœ… PU018<br/>StateValidator<br/><small>çŠ¶æ…‹æ¤œè¨¼</small>"]
    end
    
    subgraph "Infrastructure Layer"
        PU019["ğŸ”Œ PU019<br/>DeviceProtocol<br/><small>çµ±ä¸€API</small>"]
        PU020["ğŸšŒ PU020<br/>SystemBus<br/><small>ãƒ‡ãƒ¼ã‚¿ãƒã‚¹</small>"]
        PU021["ğŸ“¡ PU021<br/>InterruptController<br/><small>å‰²ã‚Šè¾¼ã¿åˆ¶å¾¡</small>"]
        PU022["âš™ï¸ PU022<br/>ConfigurationManager<br/><small>è¨­å®šç®¡ç†</small>"]
    end
    
    %% Main Flow Dependencies
    APP --> PU012
    DBG --> PU014
    PU012 --> PU011
    PU011 --> PU010
    
    %% CPU Core Dependencies
    PU004 --> PU001
    PU004 --> PU002
    PU004 --> PU005
    PU003 --> PU004
    PU006 --> PU021
    
    %% Memory Dependencies
    PU009 --> PU007
    PU009 --> PU008
    PU020 --> PU009
    
    %% Debug Dependencies
    PU014 --> PU013
    PU015 --> PU001
    PU015 --> PU002
    PU016 --> PU003
    
    %% State Dependencies
    PU017 --> PU018
    
    %% Infrastructure Dependencies
    PU020 --> PU019
    PU012 --> PU022
    
    %% Cross-layer Dependencies
    PU004 --> PU020
    PU006 --> PU020
    PU015 --> PU020
    
    %% Styling
    classDef cpu fill:#e3f2fd,stroke:#1976d2,stroke-width:2px
    classDef memory fill:#e8f5e8,stroke:#388e3c,stroke-width:2px
    classDef system fill:#fff3e0,stroke:#f57c00,stroke-width:2px
    classDef debug fill:#f3e5f5,stroke:#7b1fa2,stroke-width:2px
    classDef state fill:#fce4ec,stroke:#c2185b,stroke-width:2px
    classDef infra fill:#e0f2f1,stroke:#00796b,stroke-width:2px
    classDef app fill:#fff8e1,stroke:#ffa000,stroke-width:3px
    
    class PU001,PU002,PU003,PU004,PU005,PU006 cpu
    class PU007,PU008,PU009 memory
    class PU010,PU011,PU012 system
    class PU013,PU014,PU015,PU016 debug
    class PU017,PU018 state
    class PU019,PU020,PU021,PU022 infra
    class APP,DBG app
```

### 1.3 ãƒ—ãƒ­ã‚°ãƒ©ãƒ ãƒ¦ãƒ‹ãƒƒãƒˆæ©Ÿèƒ½è©³ç´°

#### 1.3.1 CPU Core Layer

| PU ID | æ©Ÿèƒ½æ¦‚è¦ | å…¥åŠ› | å‡ºåŠ› | ä¸»è¦å‡¦ç† |
| :--- | :--- | :--- | :--- | :--- |
| PU001 | A,X,Y,PC,S,Pãƒ¬ã‚¸ã‚¹ã‚¿ã®ç®¡ç† | ãƒ¬ã‚¸ã‚¹ã‚¿æ“ä½œè¦æ±‚ | ãƒ¬ã‚¸ã‚¹ã‚¿å€¤ | èª­ã¿æ›¸ãã€çŠ¶æ…‹ä¿å­˜ãƒ»å¾©å…ƒ |
| PU002 | N,V,B,D,I,Z,Cãƒ•ãƒ©ã‚°ã®ç®¡ç† | ãƒ•ãƒ©ã‚°æ“ä½œè¦æ±‚ | ãƒ•ãƒ©ã‚°çŠ¶æ…‹ | ãƒ•ãƒ©ã‚°è¨­å®šãƒ»ã‚¯ãƒªã‚¢ã€æ¡ä»¶åˆ¤å®š |
| PU003 | ã‚ªãƒšã‚³ãƒ¼ãƒ‰ã®è§£æ | ã‚ªãƒšã‚³ãƒ¼ãƒ‰ | å‘½ä»¤æƒ…å ± | å‘½ä»¤ãƒ†ãƒ¼ãƒ–ãƒ«å‚ç…§ã€ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿æŠ½å‡º |
| PU004 | å‘½ä»¤ã®å®Ÿè¡Œ | å‘½ä»¤æƒ…å ± | å®Ÿè¡Œçµæœ | ALUæ¼”ç®—ã€ãƒ¡ãƒ¢ãƒªã‚¢ã‚¯ã‚»ã‚¹ã€åˆ¶å¾¡è»¢é€ |
| PU005 | å®ŸåŠ¹ã‚¢ãƒ‰ãƒ¬ã‚¹è¨ˆç®— | ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°æƒ…å ± | å®ŸåŠ¹ã‚¢ãƒ‰ãƒ¬ã‚¹ | å„ç¨®ãƒ¢ãƒ¼ãƒ‰ã®è¨ˆç®—ã€ã‚µã‚¤ã‚¯ãƒ«æ•°ç®—å‡º |
| PU006 | å‰²ã‚Šè¾¼ã¿å‡¦ç† | å‰²ã‚Šè¾¼ã¿è¦æ±‚ | å‰²ã‚Šè¾¼ã¿å¿œç­” | å‰²ã‚Šè¾¼ã¿æ¤œå‡ºã€ãƒ™ã‚¯ã‚¿å‡¦ç†ã€çŠ¶æ…‹ä¿å­˜ |

#### 1.3.2 Memory Management Layer

| PU ID | æ©Ÿèƒ½æ¦‚è¦ | å…¥åŠ› | å‡ºåŠ› | ä¸»è¦å‡¦ç† |
| :--- | :--- | :--- | :--- | :--- |
| PU007 | 64KBã‚¢ãƒ‰ãƒ¬ã‚¹ç©ºé–“ç®¡ç† | ã‚¢ãƒ‰ãƒ¬ã‚¹ | ãƒ¡ãƒ¢ãƒªå†…å®¹ | ã‚¢ãƒ‰ãƒ¬ã‚¹ç¯„å›²ãƒã‚§ãƒƒã‚¯ã€ã‚¨ãƒ³ãƒ‡ã‚£ã‚¢ãƒ³å‡¦ç† |
| PU008 | ãƒ‡ãƒã‚¤ã‚¹ãƒãƒƒãƒ”ãƒ³ã‚°ç®¡ç† | ãƒãƒƒãƒ”ãƒ³ã‚°è¦æ±‚ | ãƒãƒƒãƒ”ãƒ³ã‚°æƒ…å ± | ãƒ‡ãƒã‚¤ã‚¹ç™»éŒ²ãƒ»è§£é™¤ã€ã‚¢ãƒ‰ãƒ¬ã‚¹å¤‰æ› |
| PU009 | ãƒ¡ãƒ¢ãƒªã‚¢ã‚¯ã‚»ã‚¹åˆ¶å¾¡ | ã‚¢ã‚¯ã‚»ã‚¹è¦æ±‚ | ã‚¢ã‚¯ã‚»ã‚¹çµæœ | ãƒ«ãƒ¼ãƒ†ã‚£ãƒ³ã‚°ã€ã‚¢ã‚¯ã‚»ã‚¹æ¨©é™ãƒã‚§ãƒƒã‚¯ |

#### 1.3.3 System Control Layer

| PU ID | æ©Ÿèƒ½æ¦‚è¦ | å…¥åŠ› | å‡ºåŠ› | ä¸»è¦å‡¦ç† |
| :--- | :--- | :--- | :--- | :--- |
| PU010 | ãƒã‚¹ã‚¿ãƒ¼ã‚¯ãƒ­ãƒƒã‚¯ç®¡ç† | ã‚¯ãƒ­ãƒƒã‚¯è¦æ±‚ | ã‚¯ãƒ­ãƒƒã‚¯ä¿¡å· | æ™‚é–“é€²è¡Œã€åŒæœŸåˆ¶å¾¡ |
| PU011 | ãƒ‡ãƒã‚¤ã‚¹ã‚¹ã‚±ã‚¸ãƒ¥ãƒ¼ãƒªãƒ³ã‚° | ã‚¹ã‚±ã‚¸ãƒ¥ãƒ¼ãƒ«è¦æ±‚ | å®Ÿè¡Œé †åº | å„ªå…ˆåº¦ç®¡ç†ã€ã‚¿ã‚¤ãƒ ã‚¹ãƒ©ã‚¤ã‚¹åˆ†é… |
| PU012 | ã‚·ã‚¹ãƒ†ãƒ å…¨ä½“åˆ¶å¾¡ | åˆ¶å¾¡è¦æ±‚ | ã‚·ã‚¹ãƒ†ãƒ çŠ¶æ…‹ | åˆæœŸåŒ–ã€ãƒªã‚»ãƒƒãƒˆã€çµ‚äº†å‡¦ç† |

---

## SW302 ãƒ—ãƒ­ã‚°ãƒ©ãƒ ãƒ¦ãƒ‹ãƒƒãƒˆè¨­è¨ˆæ›¸

### 2.1 PU001: CPURegisters

#### 2.1.1 æ©Ÿèƒ½è©³ç´°

```python
class CPURegisters:
    """W65C02S CPUãƒ¬ã‚¸ã‚¹ã‚¿ç®¡ç†ã‚¯ãƒ©ã‚¹"""
    
    def __init__(self):
        self._a: int = 0x00      # ã‚¢ã‚­ãƒ¥ãƒ ãƒ¬ãƒ¼ã‚¿ (8bit)
        self._x: int = 0x00      # Xã‚¤ãƒ³ãƒ‡ãƒƒã‚¯ã‚¹ãƒ¬ã‚¸ã‚¹ã‚¿ (8bit)
        self._y: int = 0x00      # Yã‚¤ãƒ³ãƒ‡ãƒƒã‚¯ã‚¹ãƒ¬ã‚¸ã‚¹ã‚¿ (8bit)
        self._pc: int = 0x0000   # ãƒ—ãƒ­ã‚°ãƒ©ãƒ ã‚«ã‚¦ãƒ³ã‚¿ (16bit)
        self._s: int = 0xFD      # ã‚¹ã‚¿ãƒƒã‚¯ãƒã‚¤ãƒ³ã‚¿ (8bit)
        self._p: int = 0x34      # ãƒ—ãƒ­ã‚»ãƒƒã‚µã‚¹ãƒ†ãƒ¼ã‚¿ã‚¹ (8bit)
    
    def get_a(self) -> int:
        """ã‚¢ã‚­ãƒ¥ãƒ ãƒ¬ãƒ¼ã‚¿å–å¾—"""
        return self._a
    
    def set_a(self, value: int) -> None:
        """ã‚¢ã‚­ãƒ¥ãƒ ãƒ¬ãƒ¼ã‚¿è¨­å®š"""
        self._validate_8bit(value)
        self._a = value
    
    def get_x(self) -> int:
        """Xãƒ¬ã‚¸ã‚¹ã‚¿å–å¾—"""
        return self._x
    
    def set_x(self, value: int) -> None:
        """Xãƒ¬ã‚¸ã‚¹ã‚¿è¨­å®š"""
        self._validate_8bit(value)
        self._x = value
    
    def get_y(self) -> int:
        """Yãƒ¬ã‚¸ã‚¹ã‚¿å–å¾—"""
        return self._y
    
    def set_y(self, value: int) -> None:
        """Yãƒ¬ã‚¸ã‚¹ã‚¿è¨­å®š"""
        self._validate_8bit(value)
        self._y = value
    
    def get_pc(self) -> int:
        """ãƒ—ãƒ­ã‚°ãƒ©ãƒ ã‚«ã‚¦ãƒ³ã‚¿å–å¾—"""
        return self._pc
    
    def set_pc(self, value: int) -> None:
        """ãƒ—ãƒ­ã‚°ãƒ©ãƒ ã‚«ã‚¦ãƒ³ã‚¿è¨­å®š"""
        self._validate_16bit(value)
        self._pc = value
    
    def increment_pc(self, offset: int = 1) -> None:
        """ãƒ—ãƒ­ã‚°ãƒ©ãƒ ã‚«ã‚¦ãƒ³ã‚¿ã‚¤ãƒ³ã‚¯ãƒªãƒ¡ãƒ³ãƒˆ"""
        self._pc = (self._pc + offset) & 0xFFFF
    
    def get_s(self) -> int:
        """ã‚¹ã‚¿ãƒƒã‚¯ãƒã‚¤ãƒ³ã‚¿å–å¾—"""
        return self._s
    
    def set_s(self, value: int) -> None:
        """ã‚¹ã‚¿ãƒƒã‚¯ãƒã‚¤ãƒ³ã‚¿è¨­å®š"""
        self._validate_8bit(value)
        self._s = value
    
    def push_stack(self) -> int:
        """ã‚¹ã‚¿ãƒƒã‚¯ãƒ—ãƒƒã‚·ãƒ¥ç”¨ã‚¢ãƒ‰ãƒ¬ã‚¹å–å¾—"""
        addr = 0x0100 + self._s
        self._s = (self._s - 1) & 0xFF
        return addr
    
    def pop_stack(self) -> int:
        """ã‚¹ã‚¿ãƒƒã‚¯ãƒãƒƒãƒ—ç”¨ã‚¢ãƒ‰ãƒ¬ã‚¹å–å¾—"""
        self._s = (self._s + 1) & 0xFF
        return 0x0100 + self._s
    
    def get_p(self) -> int:
        """ãƒ—ãƒ­ã‚»ãƒƒã‚µã‚¹ãƒ†ãƒ¼ã‚¿ã‚¹å–å¾—"""
        return self._p
    
    def set_p(self, value: int) -> None:
        """ãƒ—ãƒ­ã‚»ãƒƒã‚µã‚¹ãƒ†ãƒ¼ã‚¿ã‚¹è¨­å®š"""
        self._validate_8bit(value)
        self._p = value
    
    def reset(self) -> None:
        """ãƒ¬ã‚¸ã‚¹ã‚¿ãƒªã‚»ãƒƒãƒˆ"""
        self._a = 0x00
        self._x = 0x00
        self._y = 0x00
        self._pc = 0x0000
        self._s = 0xFD
        self._p = 0x34
    
    def get_state(self) -> Dict[str, int]:
        """çŠ¶æ…‹å–å¾—"""
        return {
            'a': self._a,
            'x': self._x,
            'y': self._y,
            'pc': self._pc,
            's': self._s,
            'p': self._p
        }
    
    def set_state(self, state: Dict[str, int]) -> None:
        """çŠ¶æ…‹è¨­å®š"""
        self._a = state['a']
        self._x = state['x']
        self._y = state['y']
        self._pc = state['pc']
        self._s = state['s']
        self._p = state['p']
    
    def _validate_8bit(self, value: int) -> None:
        """8ãƒ“ãƒƒãƒˆå€¤æ¤œè¨¼"""
        if not (0 <= value <= 0xFF):
            raise ValueError(f"8-bit value out of range: {value}")
    
    def _validate_16bit(self, value: int) -> None:
        """16ãƒ“ãƒƒãƒˆå€¤æ¤œè¨¼"""
        if not (0 <= value <= 0xFFFF):
            raise ValueError(f"16-bit value out of range: {value}")
```

#### 2.1.2 ã‚¨ãƒ©ãƒ¼å‡¦ç†ãƒ»ãƒ‡ãƒãƒƒã‚°æ©Ÿèƒ½

```python
    def validate_consistency(self) -> List[str]:
        """ãƒ¬ã‚¸ã‚¹ã‚¿æ•´åˆæ€§ãƒã‚§ãƒƒã‚¯"""
        errors = []
        
        # ã‚¹ã‚¿ãƒƒã‚¯ãƒã‚¤ãƒ³ã‚¿ç¯„å›²ãƒã‚§ãƒƒã‚¯
        if not (0x00 <= self._s <= 0xFF):
            errors.append(f"Stack pointer out of range: {self._s:02X}")
        
        # ãƒ—ãƒ­ã‚»ãƒƒã‚µã‚¹ãƒ†ãƒ¼ã‚¿ã‚¹äºˆç´„ãƒ“ãƒƒãƒˆãƒã‚§ãƒƒã‚¯
        if (self._p & 0x20) == 0:  # bit 5 ã¯å¸¸ã«1
            errors.append(f"Processor status bit 5 should be 1: {self._p:02X}")
        
        return errors
    
    def get_debug_info(self) -> Dict[str, str]:
        """ãƒ‡ãƒãƒƒã‚°æƒ…å ±å–å¾—"""
        return {
            'A': f"${self._a:02X}",
            'X': f"${self._x:02X}",
            'Y': f"${self._y:02X}",
            'PC': f"${self._pc:04X}",
            'S': f"${self._s:02X}",
            'P': f"${self._p:02X} ({self._format_flags()})"
        }
    
    def _format_flags(self) -> str:
        """ãƒ•ãƒ©ã‚°è¡¨ç¤ºç”¨ãƒ•ã‚©ãƒ¼ãƒãƒƒãƒˆ"""
        flags = []
        if self._p & 0x80: flags.append('N')
        if self._p & 0x40: flags.append('V')
        if self._p & 0x10: flags.append('B')
        if self._p & 0x08: flags.append('D')
        if self._p & 0x04: flags.append('I')
        if self._p & 0x02: flags.append('Z')
        if self._p & 0x01: flags.append('C')
        return ''.join(flags) if flags else 'none'
```

#### 2.1.3 CPUå‘½ä»¤å®Ÿè¡Œãƒ•ãƒ­ãƒ¼

```mermaid
flowchart TD
    A["ğŸ¯ å‘½ä»¤ãƒ•ã‚§ãƒƒãƒé–‹å§‹"] --> B["ğŸ“ PC â†’ ã‚¢ãƒ‰ãƒ¬ã‚¹"]
    B --> C["ğŸšŒ SystemBus.read(PC)"]
    C --> D["ğŸ“‹ ã‚ªãƒšã‚³ãƒ¼ãƒ‰å–å¾—"]
    D --> E["ğŸ” InstructionDecoder.decode()"]
    
    E --> F{"âœ… æœ‰åŠ¹ã‚ªãƒšã‚³ãƒ¼ãƒ‰?"}
    F -->|No| G["âŒ InvalidOpcodeError"]
    F -->|Yes| H["ğŸ“Š å‘½ä»¤æƒ…å ±å–å¾—"]
    
    H --> I["ğŸ“ AddressingModes.calculate()"]
    I --> J["ğŸ’¾ ã‚ªãƒšãƒ©ãƒ³ãƒ‰èª­ã¿å–ã‚Š"]
    J --> K["âš¡ InstructionExecutor.execute()"]
    
    K --> L["ğŸš© ProcessorFlags.update()"]
    L --> M["ğŸ”§ CPURegisters.update()"]
    M --> N["â±ï¸ ã‚µã‚¤ã‚¯ãƒ«è¨ˆç®—"]
    
    N --> O{"âš ï¸ å‰²ã‚Šè¾¼ã¿è¨±å¯?"}
    O -->|No| P["ğŸ“ PCæ›´æ–°"]
    O -->|Yes| Q["ğŸ“¡ InterruptController.is_pending()"]
    
    Q --> R{"ğŸ”” å‰²ã‚Šè¾¼ã¿ä¿ç•™?"}
    R -->|No| P
    R -->|Yes| S["ğŸ­ å‰²ã‚Šè¾¼ã¿å‡¦ç†é–‹å§‹"]
    
    S --> T["ğŸ’¾ PC/P ã‚¹ã‚¿ãƒƒã‚¯ãƒ—ãƒƒã‚·ãƒ¥"]
    T --> U["ğŸ“¡ InterruptController.acknowledge()"]
    U --> V["ğŸ“ å‰²ã‚Šè¾¼ã¿ãƒ™ã‚¯ã‚¿ â†’ PC"]
    V --> W["ğŸš© I ãƒ•ãƒ©ã‚°ã‚»ãƒƒãƒˆ"]
    
    P --> X["âœ… å‘½ä»¤å®Ÿè¡Œå®Œäº†"]
    W --> X
    G --> X
    
    %% Styling
    classDef startNode fill:#e8f5e8,stroke:#4caf50,stroke-width:2px
    classDef processNode fill:#e3f2fd,stroke:#2196f3,stroke-width:2px
    classDef decisionNode fill:#fff3e0,stroke:#ff9800,stroke-width:2px
    classDef errorNode fill:#ffebee,stroke:#f44336,stroke-width:2px
    classDef interruptNode fill:#f3e5f5,stroke:#9c27b0,stroke-width:2px
    classDef endNode fill:#e0f2f1,stroke:#009688,stroke-width:2px
    
    class A startNode
    class B,C,D,E,H,I,J,K,L,M,N,P,T,U,V,W processNode
    class F,O,Q,R decisionNode
    class G errorNode
    class S interruptNode
    class X endNode
```

### 2.2 PU002: ProcessorFlags

#### 2.2.1 æ©Ÿèƒ½è©³ç´°

```python
from enum import IntEnum

class ProcessorFlag(IntEnum):
    """ãƒ—ãƒ­ã‚»ãƒƒã‚µãƒ•ãƒ©ã‚°å®šç¾©"""
    CARRY = 0
    ZERO = 1
    INTERRUPT_DISABLE = 2
    DECIMAL = 3
    BREAK = 4
    UNUSED = 5
    OVERFLOW = 6
    NEGATIVE = 7

class ProcessorFlags:
    """ãƒ—ãƒ­ã‚»ãƒƒã‚µãƒ•ãƒ©ã‚°ç®¡ç†ã‚¯ãƒ©ã‚¹"""
    
    def __init__(self, registers: CPURegisters):
        self._registers = registers
    
    def get_flag(self, flag: ProcessorFlag) -> bool:
        """ãƒ•ãƒ©ã‚°å–å¾—"""
        return bool(self._registers.get_p() & (1 << flag))
    
    def set_flag(self, flag: ProcessorFlag, value: bool) -> None:
        """ãƒ•ãƒ©ã‚°è¨­å®š"""
        p = self._registers.get_p()
        if value:
            p |= (1 << flag)
        else:
            p &= ~(1 << flag)
        self._registers.set_p(p)
    
    def update_nz_flags(self, value: int) -> None:
        """N,Zãƒ•ãƒ©ã‚°æ›´æ–°"""
        self.set_flag(ProcessorFlag.NEGATIVE, (value & 0x80) != 0)
        self.set_flag(ProcessorFlag.ZERO, value == 0)
    
    def update_carry_flag(self, result: int) -> None:
        """ã‚­ãƒ£ãƒªãƒ¼ãƒ•ãƒ©ã‚°æ›´æ–°"""
        self.set_flag(ProcessorFlag.CARRY, result > 0xFF)
    
    def update_overflow_flag(self, operand1: int, operand2: int, result: int) -> None:
        """ã‚ªãƒ¼ãƒãƒ¼ãƒ•ãƒ­ãƒ¼ãƒ•ãƒ©ã‚°æ›´æ–°ï¼ˆåŠ ç®—ç”¨ï¼‰"""
        # åŒç¬¦å·ã®åŠ ç®—ã§ç•°ç¬¦å·ã«ãªã£ãŸå ´åˆ
        overflow = ((operand1 ^ result) & (operand2 ^ result) & 0x80) != 0
        self.set_flag(ProcessorFlag.OVERFLOW, overflow)
    
    def update_overflow_flag_sub(self, operand1: int, operand2: int, result: int) -> None:
        """ã‚ªãƒ¼ãƒãƒ¼ãƒ•ãƒ­ãƒ¼ãƒ•ãƒ©ã‚°æ›´æ–°ï¼ˆæ¸›ç®—ç”¨ï¼‰"""
        # ç•°ç¬¦å·ã®æ¸›ç®—ã§ç¬¦å·ãŒå¤‰ã‚ã£ãŸå ´åˆ
        overflow = ((operand1 ^ operand2) & (operand1 ^ result) & 0x80) != 0
        self.set_flag(ProcessorFlag.OVERFLOW, overflow)
    
    def get_byte(self) -> int:
        """ãƒ•ãƒ©ã‚°ãƒã‚¤ãƒˆå–å¾—"""
        return self._registers.get_p()
    
    def set_byte(self, value: int) -> None:
        """ãƒ•ãƒ©ã‚°ãƒã‚¤ãƒˆè¨­å®š"""
        # bit 5ã¯å¸¸ã«1ã€bit 4ã¯ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢å‰²ã‚Šè¾¼ã¿æ™‚ã®ã¿è¨­å®š
        value |= 0x20  # bit 5ã‚’å¼·åˆ¶çš„ã«1ã«è¨­å®š
        self._registers.set_p(value)
    
    def push_to_stack(self, is_brk: bool = False) -> int:
        """ã‚¹ã‚¿ãƒƒã‚¯ãƒ—ãƒƒã‚·ãƒ¥ç”¨ãƒ•ãƒ©ã‚°å€¤å–å¾—"""
        flags = self.get_byte()
        if is_brk:
            flags |= 0x10  # BRKå‘½ä»¤ã®å ´åˆã¯Bãƒ•ãƒ©ã‚°ã‚’è¨­å®š
        return flags
    
    def pop_from_stack(self, value: int) -> None:
        """ã‚¹ã‚¿ãƒƒã‚¯ã‹ã‚‰ã®ãƒ•ãƒ©ã‚°å¾©å¸°"""
        # RTIå‘½ä»¤ã§ã¯ bit 4,5 ã¯ç„¡è¦–ã•ã‚Œã‚‹
        current = self.get_byte()
        value = (value & 0xCF) | (current & 0x30)
        self.set_byte(value)
```

#### 2.2.2 æ¡ä»¶åˆ†å²åˆ¤å®šæ©Ÿèƒ½

```python
    def check_branch_condition(self, opcode: int) -> bool:
        """åˆ†å²æ¡ä»¶ãƒã‚§ãƒƒã‚¯"""
        branch_conditions = {
            0x10: not self.get_flag(ProcessorFlag.NEGATIVE),      # BPL
            0x30: self.get_flag(ProcessorFlag.NEGATIVE),          # BMI
            0x50: not self.get_flag(ProcessorFlag.OVERFLOW),     # BVC
            0x70: self.get_flag(ProcessorFlag.OVERFLOW),          # BVS
            0x90: not self.get_flag(ProcessorFlag.CARRY),        # BCC
            0xB0: self.get_flag(ProcessorFlag.CARRY),             # BCS
            0xD0: not self.get_flag(ProcessorFlag.ZERO),         # BNE
            0xF0: self.get_flag(ProcessorFlag.ZERO),              # BEQ
        }
        return branch_conditions.get(opcode, False)
    
    def get_debug_info(self) -> Dict[str, Any]:
        """ãƒ‡ãƒãƒƒã‚°æƒ…å ±å–å¾—"""
        return {
            'flags_byte': f"${self.get_byte():02X}",
            'N': self.get_flag(ProcessorFlag.NEGATIVE),
            'V': self.get_flag(ProcessorFlag.OVERFLOW),
            'B': self.get_flag(ProcessorFlag.BREAK),
            'D': self.get_flag(ProcessorFlag.DECIMAL),
            'I': self.get_flag(ProcessorFlag.INTERRUPT_DISABLE),
            'Z': self.get_flag(ProcessorFlag.ZERO),
            'C': self.get_flag(ProcessorFlag.CARRY),
        }
```

### 2.3 PU003: InstructionDecoder

#### 2.3.1 æ©Ÿèƒ½è©³ç´°

```python
from dataclasses import dataclass
from typing import Optional, Callable

@dataclass
class InstructionInfo:
    """å‘½ä»¤æƒ…å ±"""
    opcode: int
    mnemonic: str
    addressing_mode: str
    bytes: int
    cycles: int
    page_cross_penalty: bool
    execute_func: Callable

class InstructionDecoder:
    """å‘½ä»¤ãƒ‡ã‚³ãƒ¼ãƒ€ã‚¯ãƒ©ã‚¹"""
    
    def __init__(self):
        self._instruction_table = self._build_instruction_table()
    
    def decode(self, opcode: int) -> Optional[InstructionInfo]:
        """å‘½ä»¤ãƒ‡ã‚³ãƒ¼ãƒ‰"""
        if opcode in self._instruction_table:
            return self._instruction_table[opcode]
        return None
    
    def is_valid_opcode(self, opcode: int) -> bool:
        """æœ‰åŠ¹ã‚ªãƒšã‚³ãƒ¼ãƒ‰åˆ¤å®š"""
        return opcode in self._instruction_table
    
    def get_instruction_bytes(self, opcode: int) -> int:
        """å‘½ä»¤ãƒã‚¤ãƒˆæ•°å–å¾—"""
        info = self.decode(opcode)
        return info.bytes if info else 1
    
    def get_base_cycles(self, opcode: int) -> int:
        """åŸºæœ¬ã‚µã‚¤ã‚¯ãƒ«æ•°å–å¾—"""
        info = self.decode(opcode)
        return info.cycles if info else 2
    
    def has_page_cross_penalty(self, opcode: int) -> bool:
        """ãƒšãƒ¼ã‚¸ã‚¯ãƒ­ã‚¹ãƒšãƒŠãƒ«ãƒ†ã‚£æœ‰ç„¡"""
        info = self.decode(opcode)
        return info.page_cross_penalty if info else False
    
    def _build_instruction_table(self) -> Dict[int, InstructionInfo]:
        """å‘½ä»¤ãƒ†ãƒ¼ãƒ–ãƒ«æ§‹ç¯‰"""
        table = {}
        
        # ADCå‘½ä»¤ç¾¤
        table[0x69] = InstructionInfo(0x69, "ADC", "imm", 2, 2, False, self._adc_imm)
        table[0x65] = InstructionInfo(0x65, "ADC", "zp", 2, 3, False, self._adc_zp)
        table[0x75] = InstructionInfo(0x75, "ADC", "zp,x", 2, 4, False, self._adc_zpx)
        table[0x6D] = InstructionInfo(0x6D, "ADC", "abs", 3, 4, False, self._adc_abs)
        table[0x7D] = InstructionInfo(0x7D, "ADC", "abs,x", 3, 4, True, self._adc_absx)
        table[0x79] = InstructionInfo(0x79, "ADC", "abs,y", 3, 4, True, self._adc_absy)
        table[0x61] = InstructionInfo(0x61, "ADC", "(zp,x)", 2, 6, False, self._adc_indx)
        table[0x71] = InstructionInfo(0x71, "ADC", "(zp),y", 2, 5, True, self._adc_indy)
        table[0x72] = InstructionInfo(0x72, "ADC", "(zp)", 2, 5, False, self._adc_ind)
        
        # LDAå‘½ä»¤ç¾¤
        table[0xA9] = InstructionInfo(0xA9, "LDA", "imm", 2, 2, False, self._lda_imm)
        table[0xA5] = InstructionInfo(0xA5, "LDA", "zp", 2, 3, False, self._lda_zp)
        table[0xB5] = InstructionInfo(0xB5, "LDA", "zp,x", 2, 4, False, self._lda_zpx)
        table[0xAD] = InstructionInfo(0xAD, "LDA", "abs", 3, 4, False, self._lda_abs)
        table[0xBD] = InstructionInfo(0xBD, "LDA", "abs,x", 3, 4, True, self._lda_absx)
        table[0xB9] = InstructionInfo(0xB9, "LDA", "abs,y", 3, 4, True, self._lda_absy)
        table[0xA1] = InstructionInfo(0xA1, "LDA", "(zp,x)", 2, 6, False, self._lda_indx)
        table[0xB1] = InstructionInfo(0xB1, "LDA", "(zp),y", 2, 5, True, self._lda_indy)
        table[0xB2] = InstructionInfo(0xB2, "LDA", "(zp)", 2, 5, False, self._lda_ind)
        
        # åˆ¶å¾¡è»¢é€å‘½ä»¤
        table[0x4C] = InstructionInfo(0x4C, "JMP", "abs", 3, 3, False, self._jmp_abs)
        table[0x6C] = InstructionInfo(0x6C, "JMP", "(abs)", 3, 5, False, self._jmp_ind)
        table[0x7C] = InstructionInfo(0x7C, "JMP", "(abs,x)", 3, 6, False, self._jmp_indx)
        table[0x20] = InstructionInfo(0x20, "JSR", "abs", 3, 6, False, self._jsr_abs)
        table[0x60] = InstructionInfo(0x60, "RTS", "imp", 1, 6, False, self._rts_imp)
        table[0x40] = InstructionInfo(0x40, "RTI", "imp", 1, 6, False, self._rti_imp)
        
        # åˆ†å²å‘½ä»¤
        table[0x10] = InstructionInfo(0x10, "BPL", "rel", 2, 2, False, self._bpl_rel)
        table[0x30] = InstructionInfo(0x30, "BMI", "rel", 2, 2, False, self._bmi_rel)
        table[0x50] = InstructionInfo(0x50, "BVC", "rel", 2, 2, False, self._bvc_rel)
        table[0x70] = InstructionInfo(0x70, "BVS", "rel", 2, 2, False, self._bvs_rel)
        table[0x90] = InstructionInfo(0x90, "BCC", "rel", 2, 2, False, self._bcc_rel)
        table[0xB0] = InstructionInfo(0xB0, "BCS", "rel", 2, 2, False, self._bcs_rel)
        table[0xD0] = InstructionInfo(0xD0, "BNE", "rel", 2, 2, False, self._bne_rel)
        table[0xF0] = InstructionInfo(0xF0, "BEQ", "rel", 2, 2, False, self._beq_rel)
        table[0x80] = InstructionInfo(0x80, "BRA", "rel", 2, 3, False, self._bra_rel)
        
        # ã‚·ã‚¹ãƒ†ãƒ å‘½ä»¤
        table[0x00] = InstructionInfo(0x00, "BRK", "imp", 1, 7, False, self._brk_imp)
        table[0xEA] = InstructionInfo(0xEA, "NOP", "imp", 1, 2, False, self._nop_imp)
        table[0xCB] = InstructionInfo(0xCB, "WAI", "imp", 1, 3, False, self._wai_imp)
        table[0xDB] = InstructionInfo(0xDB, "STP", "imp", 1, 3, False, self._stp_imp)
        
        # æ®‹ã‚Šã®å‘½ä»¤ã‚‚åŒæ§˜ã«å®šç¾©...
        
        return table
    
    def get_mnemonic(self, opcode: int) -> str:
        """ãƒ‹ãƒ¼ãƒ¢ãƒ‹ãƒƒã‚¯å–å¾—"""
        info = self.decode(opcode)
        return info.mnemonic if info else "???"
    
    def get_addressing_mode(self, opcode: int) -> str:
        """ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°ãƒ¢ãƒ¼ãƒ‰å–å¾—"""
        info = self.decode(opcode)
        return info.addressing_mode if info else "???"
    
    def get_debug_info(self, opcode: int) -> Dict[str, Any]:
        """ãƒ‡ãƒãƒƒã‚°æƒ…å ±å–å¾—"""
        info = self.decode(opcode)
        if info:
            return {
                'opcode': f"${opcode:02X}",
                'mnemonic': info.mnemonic,
                'addressing': info.addressing_mode,
                'bytes': info.bytes,
                'cycles': info.cycles,
                'page_cross': info.page_cross_penalty
            }
        else:
            return {
                'opcode': f"${opcode:02X}",
                'mnemonic': "INVALID",
                'addressing': "unknown",
                'bytes': 1,
                'cycles': 2,
                'page_cross': False
            }
```

### 2.4 PU020: SystemBus

#### 2.4.1 æ©Ÿèƒ½è©³ç´°

```python
from typing import List, Optional, Dict, Any
from dataclasses import dataclass

@dataclass
class DeviceMapping:
    """ãƒ‡ãƒã‚¤ã‚¹ãƒãƒƒãƒ”ãƒ³ã‚°æƒ…å ±"""
    device: 'Device'
    start_address: int
    end_address: int
    name: str
    
    def contains(self, address: int) -> bool:
        """ã‚¢ãƒ‰ãƒ¬ã‚¹ç¯„å›²ãƒã‚§ãƒƒã‚¯"""
        return self.start_address <= address <= self.end_address
    
    def translate_address(self, address: int) -> int:
        """ç›¸å¯¾ã‚¢ãƒ‰ãƒ¬ã‚¹å¤‰æ›"""
        return address - self.start_address

class SystemBus:
    """ã‚·ã‚¹ãƒ†ãƒ ãƒã‚¹å®Ÿè£…"""
    
    def __init__(self):
        self._mappings: List[DeviceMapping] = []
        self._bus_masters: List['Device'] = []
        self._current_master: Optional['Device'] = None
        self._access_log: List[Dict[str, Any]] = []
        self._debug_enabled = False
    
    def map_device(self, device: 'Device', start: int, end: int, name: str = "") -> None:
        """ãƒ‡ãƒã‚¤ã‚¹ãƒãƒƒãƒ”ãƒ³ã‚°"""
        if not (0 <= start <= end <= 0xFFFF):
            raise ValueError(f"Invalid address range: ${start:04X}-${end:04X}")
        
        # é‡è¤‡ãƒã‚§ãƒƒã‚¯
        for mapping in self._mappings:
            if not (end < mapping.start_address or start > mapping.end_address):
                raise ValueError(f"Address range overlap: ${start:04X}-${end:04X}")
        
        mapping = DeviceMapping(device, start, end, name or device.name)
        self._mappings.append(mapping)
        self._mappings.sort(key=lambda m: m.start_address)
    
    def unmap_device(self, start: int, end: int) -> None:
        """ãƒ‡ãƒã‚¤ã‚¹ãƒãƒƒãƒ”ãƒ³ã‚°è§£é™¤"""
        self._mappings = [m for m in self._mappings 
                         if not (m.start_address == start and m.end_address == end)]
    
    def read(self, address: int) -> int:
        """ãƒã‚¹èª­ã¿å–ã‚Š"""
        if not self._validate_address(address):
            raise ValueError(f"Invalid address: ${address:04X}")
        
        # ãƒ‡ãƒã‚¤ã‚¹æ¤œç´¢
        device_mapping = self._find_device_mapping(address)
        if device_mapping:
            relative_addr = device_mapping.translate_address(address)
            value = device_mapping.device.read(relative_addr)
            
            if self._debug_enabled:
                self._log_access('READ', address, value, device_mapping.name)
            
            return value
        else:
            # ãƒãƒƒãƒ—ã•ã‚Œã¦ã„ãªã„ã‚¢ãƒ‰ãƒ¬ã‚¹ï¼ˆã‚ªãƒ¼ãƒ—ãƒ³ãƒã‚¹ï¼‰
            if self._debug_enabled:
                self._log_access('READ', address, 0xFF, 'OPEN_BUS')
            return 0xFF
    
    def write(self, address: int, value: int) -> None:
        """ãƒã‚¹æ›¸ãè¾¼ã¿"""
        if not self._validate_address(address):
            raise ValueError(f"Invalid address: ${address:04X}")
        
        if not self._validate_value(value):
            raise ValueError(f"Invalid value: {value}")
        
        # ãƒ‡ãƒã‚¤ã‚¹æ¤œç´¢
        device_mapping = self._find_device_mapping(address)
        if device_mapping:
            relative_addr = device_mapping.translate_address(address)
            device_mapping.device.write(relative_addr, value)
            
            if self._debug_enabled:
                self._log_access('WRITE', address, value, device_mapping.name)
        else:
            # ãƒãƒƒãƒ—ã•ã‚Œã¦ã„ãªã„ã‚¢ãƒ‰ãƒ¬ã‚¹ï¼ˆæ›¸ãè¾¼ã¿ç„¡è¦–ï¼‰
            if self._debug_enabled:
                self._log_access('WRITE', address, value, 'IGNORED')
    
    def request_mastership(self, device: 'Device') -> bool:
        """ãƒã‚¹ãƒã‚¹ã‚¿æ¨©è¦æ±‚"""
        if self._current_master is None:
            self._current_master = device
            if device not in self._bus_masters:
                self._bus_masters.append(device)
            return True
        return False
    
    def release_mastership(self, device: 'Device') -> None:
        """ãƒã‚¹ãƒã‚¹ã‚¿æ¨©è§£æ”¾"""
        if self._current_master == device:
            self._current_master = None
    
    def get_current_master(self) -> Optional['Device']:
        """ç¾åœ¨ã®ãƒã‚¹ãƒã‚¹ã‚¿å–å¾—"""
        return self._current_master
    
    def _find_device_mapping(self, address: int) -> Optional[DeviceMapping]:
        """ãƒ‡ãƒã‚¤ã‚¹ãƒãƒƒãƒ”ãƒ³ã‚°æ¤œç´¢"""
        for mapping in self._mappings:
            if mapping.contains(address):
                return mapping
        return None
    
    def _validate_address(self, address: int) -> bool:
        """ã‚¢ãƒ‰ãƒ¬ã‚¹æ¤œè¨¼"""
        return 0 <= address <= 0xFFFF
    
    def _validate_value(self, value: int) -> bool:
        """å€¤æ¤œè¨¼"""
        return 0 <= value <= 0xFF
    
    def _log_access(self, operation: str, address: int, value: int, device: str) -> None:
        """ã‚¢ã‚¯ã‚»ã‚¹ãƒ­ã‚°è¨˜éŒ²"""
        log_entry = {
            'operation': operation,
            'address': address,
            'value': value,
            'device': device,
            'master': self._current_master.name if self._current_master else 'CPU'
        }
        self._access_log.append(log_entry)
        
        # ãƒ­ã‚°ã‚µã‚¤ã‚ºåˆ¶é™
        if len(self._access_log) > 1000:
            self._access_log = self._access_log[-500:]
    
    def enable_debug(self, enabled: bool = True) -> None:
        """ãƒ‡ãƒãƒƒã‚°ãƒ¢ãƒ¼ãƒ‰è¨­å®š"""
        self._debug_enabled = enabled
    
    def get_access_log(self) -> List[Dict[str, Any]]:
        """ã‚¢ã‚¯ã‚»ã‚¹ãƒ­ã‚°å–å¾—"""
        return self._access_log.copy()
    
    def clear_access_log(self) -> None:
        """ã‚¢ã‚¯ã‚»ã‚¹ãƒ­ã‚°ã‚¯ãƒªã‚¢"""
        self._access_log.clear()
    
    def get_memory_map(self) -> List[Dict[str, Any]]:
        """ãƒ¡ãƒ¢ãƒªãƒãƒƒãƒ—å–å¾—"""
        return [
            {
                'start': f"${m.start_address:04X}",
                'end': f"${m.end_address:04X}",
                'size': m.end_address - m.start_address + 1,
                'device': m.name
            }
            for m in self._mappings
        ]
    
    def get_debug_info(self) -> Dict[str, Any]:
        """ãƒ‡ãƒãƒƒã‚°æƒ…å ±å–å¾—"""
        return {
            'mappings_count': len(self._mappings),
            'bus_masters': [m.name for m in self._bus_masters],
            'current_master': self._current_master.name if self._current_master else None,
            'debug_enabled': self._debug_enabled,
            'access_log_size': len(self._access_log)
        }
```

---

## SW303 ãƒ—ãƒ­ã‚°ãƒ©ãƒ ãƒ¦ãƒ‹ãƒƒãƒˆãƒ»ã‚¤ãƒ³ã‚¿ãƒ•ã‚§ãƒ¼ã‚¹è¨­è¨ˆæ›¸

### 3.1 ã‚¤ãƒ³ã‚¿ãƒ•ã‚§ãƒ¼ã‚¹è¨­è¨ˆåŸå‰‡

| åŸå‰‡ | å†…å®¹ |
| :--- | :--- |
| **å‹å®‰å…¨æ€§** | Pythonã®å‹ãƒ’ãƒ³ãƒˆã‚’æ´»ç”¨ã—ãŸé™çš„å‹ãƒã‚§ãƒƒã‚¯ |
| **å¥‘ç´„ãƒ—ãƒ­ã‚°ãƒ©ãƒŸãƒ³ã‚°** | äº‹å‰æ¡ä»¶ãƒ»äº‹å¾Œæ¡ä»¶ãƒ»ä¸å¤‰æ¡ä»¶ã®æ˜ç¢ºåŒ– |
| **ä¾‹å¤–å®‰å…¨æ€§** | é©åˆ‡ãªä¾‹å¤–å‡¦ç†ã¨ãƒªã‚½ãƒ¼ã‚¹ç®¡ç† |
| **ãƒ†ã‚¹ãƒˆå®¹æ˜“æ€§** | ãƒ¢ãƒƒã‚¯ã‚„ã‚¹ã‚¿ãƒ–ã«ã‚ˆã‚‹å˜ä½“ãƒ†ã‚¹ãƒˆæ”¯æ´ |

### 3.2 ä¸»è¦ã‚¤ãƒ³ã‚¿ãƒ•ã‚§ãƒ¼ã‚¹å®šç¾©

#### 3.2.1 ãƒ—ãƒ­ãƒˆã‚³ãƒ«éšå±¤å›³

```mermaid
classDiagram
    class Device {
        <<Protocol>>
        +name: str
        +reset() None
        +tick(master_cycles: int) int
        +read(address: int) int
        +write(address: int, value: int) None
        +get_state() dict
        +set_state(state: dict) None
    }
    
    class CPUDevice {
        <<Protocol>>
        +step() int
        +get_registers() dict
        +set_pc(address: int) None
        +is_interrupt_enabled() bool
    }
    
    class VideoDevice {
        <<Protocol>>
        +get_framebuffer() bytes
        +set_palette(colors: List[int]) None
    }
    
    class AudioDevice {
        <<Protocol>>
        +get_audio_buffer(samples: int) bytes
        +set_sample_rate(rate: int) None
    }
    
    class SystemBusInterface {
        <<Protocol>>
        +map_device(device: Device, start: int, end: int) None
        +read(address: int) int
        +write(address: int, value: int) None
        +request_mastership(device: Device) bool
    }
    
    class InterruptControllerInterface {
        <<Protocol>>
        +request(line: InterruptLine) None
        +clear(line: InterruptLine) None
        +is_pending() bool
        +acknowledge() Optional[InterruptVector]
    }
    
    class W65C02S_CPU {
        <<Implementation>>
        -registers: CPURegisters
        -flags: ProcessorFlags
        -decoder: InstructionDecoder
        -executor: InstructionExecutor
    }
    
    class RAM_Device {
        <<Implementation>>
        -memory: bytearray
        -size: int
    }
    
    Device <|-- CPUDevice : extends
    Device <|-- VideoDevice : extends
    Device <|-- AudioDevice : extends
    
    CPUDevice <|.. W65C02S_CPU : implements
    Device <|.. RAM_Device : implements
    
    W65C02S_CPU --> SystemBusInterface : uses
    W65C02S_CPU --> InterruptControllerInterface : uses
    
    note for Device "å…¨ãƒ‡ãƒã‚¤ã‚¹ã®åŸºåº•ãƒ—ãƒ­ãƒˆã‚³ãƒ«\nçµ±ä¸€ã•ã‚ŒãŸãƒ©ã‚¤ãƒ•ã‚µã‚¤ã‚¯ãƒ«ç®¡ç†"
    note for CPUDevice "CPUå°‚ç”¨ã®æ‹¡å¼µæ©Ÿèƒ½\nãƒ‡ãƒãƒƒã‚°ãƒ»åˆ¶å¾¡æ©Ÿèƒ½"
    note for SystemBusInterface "ãƒ¡ãƒ¢ãƒªãƒãƒƒãƒ—I/O\nDMAåˆ¶å¾¡"
    note for InterruptControllerInterface "å‰²ã‚Šè¾¼ã¿ç®¡ç†\nå„ªå…ˆåº¦åˆ¶å¾¡"
```

#### 3.2.2 Device Protocol

```python
from typing import Protocol, Dict, Any, runtime_checkable

@runtime_checkable
class Device(Protocol):
    """çµ±ä¸€ãƒ‡ãƒã‚¤ã‚¹ãƒ—ãƒ­ãƒˆã‚³ãƒ«"""
    
    @property
    def name(self) -> str:
        """ãƒ‡ãƒã‚¤ã‚¹å"""
        ...
    
    def reset(self) -> None:
        """ãƒ‡ãƒã‚¤ã‚¹ãƒªã‚»ãƒƒãƒˆ"""
        ...
    
    def tick(self, master_cycles: int) -> int:
        """æ™‚é–“é€²è¡Œå‡¦ç†
        
        Args:
            master_cycles: ãƒã‚¹ã‚¿ãƒ¼ã‚¯ãƒ­ãƒƒã‚¯ã‚µã‚¤ã‚¯ãƒ«æ•°
            
        Returns:
            å®Ÿéš›ã«æ¶ˆè²»ã—ãŸã‚µã‚¤ã‚¯ãƒ«æ•°
            
        Raises:
            ValueError: ç„¡åŠ¹ãªã‚µã‚¤ã‚¯ãƒ«æ•°
        """
        ...
    
    def read(self, address: int) -> int:
        """ãƒ¡ãƒ¢ãƒªèª­ã¿å–ã‚Š
        
        Args:
            address: ç›¸å¯¾ã‚¢ãƒ‰ãƒ¬ã‚¹ (0-0xFFFF)
            
        Returns:
            èª­ã¿å–ã‚Šå€¤ (0-0xFF)
            
        Raises:
            ValueError: ç„¡åŠ¹ãªã‚¢ãƒ‰ãƒ¬ã‚¹
        """
        ...
    
    def write(self, address: int, value: int) -> None:
        """ãƒ¡ãƒ¢ãƒªæ›¸ãè¾¼ã¿
        
        Args:
            address: ç›¸å¯¾ã‚¢ãƒ‰ãƒ¬ã‚¹ (0-0xFFFF)
            value: æ›¸ãè¾¼ã¿å€¤ (0-0xFF)
            
        Raises:
            ValueError: ç„¡åŠ¹ãªã‚¢ãƒ‰ãƒ¬ã‚¹ã¾ãŸã¯å€¤
        """
        ...
    
    def get_state(self) -> Dict[str, Any]:
        """çŠ¶æ…‹å–å¾—
        
        Returns:
            ã‚·ãƒªã‚¢ãƒ©ã‚¤ã‚ºå¯èƒ½ãªçŠ¶æ…‹è¾æ›¸
        """
        ...
    
    def set_state(self, state: Dict[str, Any]) -> None:
        """çŠ¶æ…‹è¨­å®š
        
        Args:
            state: get_stateã§å–å¾—ã—ãŸçŠ¶æ…‹è¾æ›¸
            
        Raises:
            ValueError: ç„¡åŠ¹ãªçŠ¶æ…‹ãƒ‡ãƒ¼ã‚¿
        """
        ...
```

#### 3.2.2 CPUDevice Protocol

```python
@runtime_checkable
class CPUDevice(Device, Protocol):
    """CPUå°‚ç”¨ãƒ—ãƒ­ãƒˆã‚³ãƒ«"""
    
    def step(self) -> int:
        """å˜ä¸€å‘½ä»¤å®Ÿè¡Œ
        
        Returns:
            æ¶ˆè²»ã‚µã‚¤ã‚¯ãƒ«æ•°
            
        Raises:
            InvalidOpcodeError: ç„¡åŠ¹ãªã‚ªãƒšã‚³ãƒ¼ãƒ‰
            MemoryError: ãƒ¡ãƒ¢ãƒªã‚¢ã‚¯ã‚»ã‚¹ã‚¨ãƒ©ãƒ¼
        """
        ...
    
    def get_registers(self) -> Dict[str, int]:
        """ãƒ¬ã‚¸ã‚¹ã‚¿çŠ¶æ…‹å–å¾—
        
        Returns:
            ãƒ¬ã‚¸ã‚¹ã‚¿è¾æ›¸ {'a': int, 'x': int, 'y': int, 'pc': int, 's': int, 'p': int}
        """
        ...
    
    def set_pc(self, address: int) -> None:
        """ãƒ—ãƒ­ã‚°ãƒ©ãƒ ã‚«ã‚¦ãƒ³ã‚¿è¨­å®š
        
        Args:
            address: è¨­å®šã‚¢ãƒ‰ãƒ¬ã‚¹ (0-0xFFFF)
            
        Raises:
            ValueError: ç„¡åŠ¹ãªã‚¢ãƒ‰ãƒ¬ã‚¹
        """
        ...
    
    def is_interrupt_enabled(self) -> bool:
        """å‰²ã‚Šè¾¼ã¿è¨±å¯çŠ¶æ…‹å–å¾—
        
        Returns:
            å‰²ã‚Šè¾¼ã¿è¨±å¯ãƒ•ãƒ©ã‚°
        """
        ...
```

#### 3.2.3 SystemBus Interface

```python
class SystemBusInterface(Protocol):
    """ã‚·ã‚¹ãƒ†ãƒ ãƒã‚¹ã‚¤ãƒ³ã‚¿ãƒ•ã‚§ãƒ¼ã‚¹"""
    
    def map_device(self, device: Device, start: int, end: int, name: str = "") -> None:
        """ãƒ‡ãƒã‚¤ã‚¹ãƒãƒƒãƒ”ãƒ³ã‚°
        
        Args:
            device: ãƒãƒƒãƒ—ã™ã‚‹ãƒ‡ãƒã‚¤ã‚¹
            start: é–‹å§‹ã‚¢ãƒ‰ãƒ¬ã‚¹
            end: çµ‚äº†ã‚¢ãƒ‰ãƒ¬ã‚¹
            name: ãƒ‡ãƒã‚¤ã‚¹åï¼ˆã‚ªãƒ—ã‚·ãƒ§ãƒ³ï¼‰
            
        Raises:
            ValueError: ç„¡åŠ¹ãªã‚¢ãƒ‰ãƒ¬ã‚¹ç¯„å›²
            OverlapError: ã‚¢ãƒ‰ãƒ¬ã‚¹é‡è¤‡
        """
        ...
    
    def read(self, address: int) -> int:
        """ãƒã‚¹èª­ã¿å–ã‚Š
        
        Args:
            address: ã‚·ã‚¹ãƒ†ãƒ ã‚¢ãƒ‰ãƒ¬ã‚¹
            
        Returns:
            èª­ã¿å–ã‚Šå€¤
            
        Raises:
            ValueError: ç„¡åŠ¹ãªã‚¢ãƒ‰ãƒ¬ã‚¹
        """
        ...
    
    def write(self, address: int, value: int) -> None:
        """ãƒã‚¹æ›¸ãè¾¼ã¿
        
        Args:
            address: ã‚·ã‚¹ãƒ†ãƒ ã‚¢ãƒ‰ãƒ¬ã‚¹
            value: æ›¸ãè¾¼ã¿å€¤
            
        Raises:
            ValueError: ç„¡åŠ¹ãªã‚¢ãƒ‰ãƒ¬ã‚¹ã¾ãŸã¯å€¤
        """
        ...
    
    def request_mastership(self, device: Device) -> bool:
        """ãƒã‚¹ãƒã‚¹ã‚¿æ¨©è¦æ±‚
        
        Args:
            device: è¦æ±‚ãƒ‡ãƒã‚¤ã‚¹
            
        Returns:
            å–å¾—æˆåŠŸãƒ•ãƒ©ã‚°
        """
        ...
```

### 3.3 ä¾‹å¤–ã‚¯ãƒ©ã‚¹å®šç¾©

```python
class EmulatorError(Exception):
    """ã‚¨ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿åŸºåº•ä¾‹å¤–"""
    pass

class InvalidOpcodeError(EmulatorError):
    """ç„¡åŠ¹ã‚ªãƒšã‚³ãƒ¼ãƒ‰ä¾‹å¤–"""
    def __init__(self, opcode: int, pc: int):
        self.opcode = opcode
        self.pc = pc
        super().__init__(f"Invalid opcode ${opcode:02X} at ${pc:04X}")

class MemoryError(EmulatorError):
    """ãƒ¡ãƒ¢ãƒªã‚¢ã‚¯ã‚»ã‚¹ä¾‹å¤–"""
    def __init__(self, address: int, operation: str):
        self.address = address
        self.operation = operation
        super().__init__(f"Memory {operation} error at ${address:04X}")

class AddressOverlapError(EmulatorError):
    """ã‚¢ãƒ‰ãƒ¬ã‚¹é‡è¤‡ä¾‹å¤–"""
    def __init__(self, start: int, end: int):
        self.start = start
        self.end = end
        super().__init__(f"Address overlap: ${start:04X}-${end:04X}")

class StateError(EmulatorError):
    """çŠ¶æ…‹ã‚¨ãƒ©ãƒ¼ä¾‹å¤–"""
    pass
```

### 3.4 ãƒ‡ãƒ¼ã‚¿äº¤æ›ãƒ•ã‚©ãƒ¼ãƒãƒƒãƒˆ

#### 3.4.1 çŠ¶æ…‹ãƒ‡ãƒ¼ã‚¿ãƒ•ã‚©ãƒ¼ãƒãƒƒãƒˆ

```python
from typing import TypedDict

class CPUState(TypedDict):
    """CPUçŠ¶æ…‹ãƒ‡ãƒ¼ã‚¿"""
    registers: Dict[str, int]  # ãƒ¬ã‚¸ã‚¹ã‚¿å€¤
    flags: int                 # ãƒ—ãƒ­ã‚»ãƒƒã‚µãƒ•ãƒ©ã‚°
    cycle_count: int          # ã‚µã‚¤ã‚¯ãƒ«ã‚«ã‚¦ãƒ³ã‚¿
    interrupt_pending: bool   # å‰²ã‚Šè¾¼ã¿ä¿ç•™ãƒ•ãƒ©ã‚°

class MemoryState(TypedDict):
    """ãƒ¡ãƒ¢ãƒªçŠ¶æ…‹ãƒ‡ãƒ¼ã‚¿"""
    ram: bytes                # RAMãƒ‡ãƒ¼ã‚¿
    mappings: List[Dict[str, Any]]  # ãƒ‡ãƒã‚¤ã‚¹ãƒãƒƒãƒ”ãƒ³ã‚°æƒ…å ±

class SystemState(TypedDict):
    """ã‚·ã‚¹ãƒ†ãƒ çŠ¶æ…‹ãƒ‡ãƒ¼ã‚¿"""
    cpu: CPUState
    memory: MemoryState
    devices: Dict[str, Dict[str, Any]]  # ãƒ‡ãƒã‚¤ã‚¹åˆ¥çŠ¶æ…‹
    system_time: int          # ã‚·ã‚¹ãƒ†ãƒ æ™‚é–“
```

### 3.5 ãƒ‡ãƒ¼ã‚¿ãƒ•ãƒ­ãƒ¼å›³

```mermaid
sequenceDiagram
    participant APP as Application
    participant PU012 as SystemOrchestrator
    participant PU011 as DeviceScheduler
    participant PU004 as InstructionExecutor
    participant PU001 as CPURegisters
    participant PU002 as ProcessorFlags
    participant PU020 as SystemBus
    participant PU021 as InterruptController
    
    Note over APP,PU021: ã‚·ã‚¹ãƒ†ãƒ åˆæœŸåŒ–ãƒ•ã‚§ãƒ¼ã‚º
    APP->>PU012: initialize_system()
    PU012->>PU011: setup_devices()
    PU012->>PU020: map_devices()
    PU012->>PU021: configure_interrupts()
    
    Note over APP,PU021: å‘½ä»¤å®Ÿè¡Œã‚µã‚¤ã‚¯ãƒ«
    loop ã‚¨ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ãƒ«ãƒ¼ãƒ—
        PU012->>PU011: tick(cycles)
        PU011->>PU004: execute_instruction()
        
        PU004->>PU020: read(PC)
        PU020-->>PU004: opcode
        
        PU004->>PU001: get_registers()
        PU001-->>PU004: register_values
        
        PU004->>PU020: read/write(address, data)
        PU020-->>PU004: result
        
        PU004->>PU002: update_flags(result)
        PU004->>PU001: update_registers(values)
        
        alt å‰²ã‚Šè¾¼ã¿å‡¦ç†
            PU004->>PU021: is_pending()
            PU021-->>PU004: interrupt_info
            PU004->>PU021: acknowledge()
            PU004->>PU001: push_stack(PC, P)
            PU004->>PU002: set_interrupt_flag()
        end
        
        PU004-->>PU011: consumed_cycles
        PU011-->>PU012: execution_result
    end
    
    Note over APP,PU021: ãƒ‡ãƒãƒƒã‚°ãƒ»çŠ¶æ…‹ç®¡ç†
    APP->>PU012: get_system_state()
    PU012->>PU001: get_state()
    PU012->>PU002: get_state()
    PU012->>PU020: get_state()
    PU012-->>APP: complete_state
```

### 3.6 ã‚³ãƒ¼ãƒ«ãƒãƒƒã‚¯ã‚¤ãƒ³ã‚¿ãƒ•ã‚§ãƒ¼ã‚¹

```python
from typing import Callable, Optional

class DebugCallback(Protocol):
    """ãƒ‡ãƒãƒƒã‚°ã‚³ãƒ¼ãƒ«ãƒãƒƒã‚¯"""
    
    def on_breakpoint(self, pc: int, opcode: int) -> None:
        """ãƒ–ãƒ¬ãƒ¼ã‚¯ãƒã‚¤ãƒ³ãƒˆãƒ’ãƒƒãƒˆ"""
        ...
    
    def on_memory_access(self, address: int, value: int, is_write: bool) -> None:
        """ãƒ¡ãƒ¢ãƒªã‚¢ã‚¯ã‚»ã‚¹"""
        ...
    
    def on_instruction_execute(self, pc: int, opcode: int, cycles: int) -> None:
        """å‘½ä»¤å®Ÿè¡Œ"""
        ...

class InterruptCallback(Protocol):
    """å‰²ã‚Šè¾¼ã¿ã‚³ãƒ¼ãƒ«ãƒãƒƒã‚¯"""
    
    def on_interrupt_request(self, line: 'InterruptLine') -> None:
        """å‰²ã‚Šè¾¼ã¿è¦æ±‚"""
        ...
    
    def on_interrupt_acknowledge(self, vector: int) -> None:
        """å‰²ã‚Šè¾¼ã¿æ‰¿èª"""
        ...
```

---

## SW304 ãƒ¡ãƒ¢ãƒªä½¿ç”¨é‡ï¼ˆãƒ¡ãƒ¢ï¼‰

### 4.1 ãƒ¡ãƒ¢ãƒªä½¿ç”¨é‡è¦‹ç©ã‚‚ã‚Š

#### 4.1.1 ãƒ—ãƒ­ã‚°ãƒ©ãƒ ãƒ¦ãƒ‹ãƒƒãƒˆåˆ¥ãƒ¡ãƒ¢ãƒªä½¿ç”¨é‡

| PU ID | ãƒ—ãƒ­ã‚°ãƒ©ãƒ ãƒ¦ãƒ‹ãƒƒãƒˆ | åŸºæœ¬ã‚µã‚¤ã‚º (bytes) | å‹•çš„ã‚µã‚¤ã‚º (bytes) | åˆè¨ˆè¦‹ç©ã‚‚ã‚Š (KB) |
| :--- | :--- | :--- | :--- | :--- |
| PU001 | CPURegisters | 64 | 0 | 0.1 |
| PU002 | ProcessorFlags | 32 | 0 | 0.1 |
| PU003 | InstructionDecoder | 2,048 | 16,384 | 18.0 |
| PU004 | InstructionExecutor | 1,024 | 4,096 | 5.0 |
| PU005 | AddressingModes | 512 | 1,024 | 1.5 |
| PU006 | InterruptHandler | 256 | 512 | 0.8 |
| PU007 | AddressSpace | 128 | 65,536 | 64.1 |
| PU008 | DeviceMapper | 512 | 8,192 | 8.5 |
| PU009 | MemoryController | 256 | 2,048 | 2.2 |
| PU010 | SystemClock | 128 | 256 | 0.4 |
| PU011 | DeviceScheduler | 512 | 4,096 | 4.5 |
| PU012 | SystemOrchestrator | 1,024 | 8,192 | 9.0 |
| PU013 | BreakpointManager | 256 | 16,384 | 16.3 |
| PU014 | StepController | 128 | 512 | 0.6 |
| PU015 | StateInspector | 512 | 2,048 | 2.5 |
| PU016 | Disassembler | 1,024 | 32,768 | 33.0 |
| PU017 | StateSerializer | 256 | 131,072 | 128.3 |
| PU018 | StateValidator | 128 | 1,024 | 1.1 |
| PU019 | DeviceProtocol | 64 | 0 | 0.1 |
| PU020 | SystemBus | 512 | 16,384 | 16.5 |
| PU021 | InterruptController | 256 | 1,024 | 1.2 |
| PU022 | ConfigurationManager | 512 | 8,192 | 8.5 |

#### 4.1.2 ç·ãƒ¡ãƒ¢ãƒªä½¿ç”¨é‡

```mermaid
pie title ãƒ¡ãƒ¢ãƒªä½¿ç”¨é‡åˆ†å¸ƒ (ç·è¨ˆ: 660KB)
    "ãƒ—ãƒ­ã‚°ãƒ©ãƒ ãƒ¦ãƒ‹ãƒƒãƒˆ" : 321.7
    "Pythonãƒ©ãƒ³ã‚¿ã‚¤ãƒ " : 200.0
    "ãƒ©ã‚¤ãƒ–ãƒ©ãƒªãƒ»ãƒ•ãƒ¬ãƒ¼ãƒ ãƒ¯ãƒ¼ã‚¯" : 80.0
    "ãƒ­ã‚°ãƒ»ãƒ‡ãƒãƒƒã‚°æƒ…å ±" : 40.0
    "ãã®ä»–ãƒ»ãƒãƒƒãƒ•ã‚¡" : 18.3
```

| ã‚«ãƒ†ã‚´ãƒª | ä½¿ç”¨é‡ (KB) | å‰²åˆ (%) | è©³ç´° |
| :--- | :--- | :--- | :--- |
| **ğŸ”§ ãƒ—ãƒ­ã‚°ãƒ©ãƒ ãƒ¦ãƒ‹ãƒƒãƒˆåˆè¨ˆ** | 321.7 | 48.7% | 22å€‹ã®PUã®åˆè¨ˆ |
| **ğŸ Pythonãƒ©ãƒ³ã‚¿ã‚¤ãƒ ** | 200.0 | 30.3% | ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ—ãƒªã‚¿ãƒ»GC |
| **ğŸ“š ãƒ©ã‚¤ãƒ–ãƒ©ãƒªãƒ»ãƒ•ãƒ¬ãƒ¼ãƒ ãƒ¯ãƒ¼ã‚¯** | 80.0 | 12.1% | æ¨™æº–ãƒ©ã‚¤ãƒ–ãƒ©ãƒªç­‰ |
| **ğŸ“ ãƒ­ã‚°ãƒ»ãƒ‡ãƒãƒƒã‚°æƒ…å ±** | 40.0 | 6.1% | å®Ÿè¡Œãƒ­ã‚°ãƒ»BPæƒ…å ± |
| **ğŸ”„ ãã®ä»–ãƒ»ãƒãƒƒãƒ•ã‚¡** | 18.3 | 2.8% | ä¸€æ™‚ãƒãƒƒãƒ•ã‚¡ç­‰ |
| **ğŸ“Š ç·è¨ˆ** | 660.0 | 100.0% | |

### 4.2 ãƒ¡ãƒ¢ãƒªé ˜åŸŸåˆ¥è©³ç´°

#### 4.2.1 ROMé ˜åŸŸï¼ˆãƒ—ãƒ­ã‚°ãƒ©ãƒ é ˜åŸŸï¼‰

| é …ç›® | ã‚µã‚¤ã‚º (KB) | å†…å®¹ |
| :--- | :--- | :--- |
| **å‘½ä»¤ãƒ†ãƒ¼ãƒ–ãƒ«** | 16.0 | 212å€‹ã®ã‚ªãƒšã‚³ãƒ¼ãƒ‰æƒ…å ± |
| **å®Ÿè¡Œé–¢æ•°** | 32.0 | å‘½ä»¤å®Ÿè¡Œé–¢æ•°ç¾¤ |
| **ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°é–¢æ•°** | 8.0 | ã‚¢ãƒ‰ãƒ¬ã‚¹è¨ˆç®—é–¢æ•°ç¾¤ |
| **ã‚·ã‚¹ãƒ†ãƒ é–¢æ•°** | 12.0 | ã‚·ã‚¹ãƒ†ãƒ åˆ¶å¾¡é–¢æ•°ç¾¤ |
| **ãƒ‡ãƒãƒƒã‚°é–¢æ•°** | 20.0 | ãƒ‡ãƒãƒƒã‚°æ”¯æ´é–¢æ•°ç¾¤ |
| **è¨­å®šãƒ‡ãƒ¼ã‚¿** | 4.0 | åˆæœŸè¨­å®šãƒ»å®šæ•°ãƒ‡ãƒ¼ã‚¿ |
| **å°è¨ˆ** | 92.0 | |

#### 4.2.2 RAMé ˜åŸŸï¼ˆãƒ‡ãƒ¼ã‚¿é ˜åŸŸï¼‰

| é …ç›® | ã‚µã‚¤ã‚º (KB) | å†…å®¹ |
| :--- | :--- | :--- |
| **ã‚¨ãƒŸãƒ¥ãƒ¬ãƒ¼ãƒˆãƒ¡ãƒ¢ãƒª** | 64.0 | W65C02Sã®64KBã‚¢ãƒ‰ãƒ¬ã‚¹ç©ºé–“ |
| **ãƒ¬ã‚¸ã‚¹ã‚¿ãƒ»çŠ¶æ…‹** | 1.0 | CPUãƒ»ãƒ‡ãƒã‚¤ã‚¹çŠ¶æ…‹ |
| **ãƒ‡ãƒã‚¤ã‚¹ãƒãƒƒãƒ”ãƒ³ã‚°** | 8.0 | ãƒ¡ãƒ¢ãƒªãƒãƒƒãƒ—æƒ…å ± |
| **å‰²ã‚Šè¾¼ã¿ç®¡ç†** | 2.0 | å‰²ã‚Šè¾¼ã¿çŠ¶æ…‹ãƒ»ã‚­ãƒ¥ãƒ¼ |
| **ãƒ‡ãƒãƒƒã‚°æƒ…å ±** | 40.0 | ãƒ–ãƒ¬ãƒ¼ã‚¯ãƒã‚¤ãƒ³ãƒˆãƒ»ãƒ­ã‚° |
| **çŠ¶æ…‹ãƒãƒƒã‚¯ã‚¢ãƒƒãƒ—** | 128.0 | ã‚»ãƒ¼ãƒ–ã‚¹ãƒ†ãƒ¼ãƒˆç”¨ãƒãƒƒãƒ•ã‚¡ |
| **å°è¨ˆ** | 243.0 | |

#### 4.2.3 ã‚¹ã‚¿ãƒƒã‚¯é ˜åŸŸ

| é …ç›® | ã‚µã‚¤ã‚º (KB) | å†…å®¹ |
| :--- | :--- | :--- |
| **Pythonã‚³ãƒ¼ãƒ«ã‚¹ã‚¿ãƒƒã‚¯** | 64.0 | é–¢æ•°å‘¼ã³å‡ºã—ã‚¹ã‚¿ãƒƒã‚¯ |
| **ã‚¨ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã‚¹ã‚¿ãƒƒã‚¯** | 8.0 | ã‚¨ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿å†…éƒ¨ã‚¹ã‚¿ãƒƒã‚¯ |
| **ãƒ‡ãƒãƒƒã‚°ã‚¹ã‚¿ãƒƒã‚¯** | 16.0 | ãƒ‡ãƒãƒƒã‚°æƒ…å ±ã‚¹ã‚¿ãƒƒã‚¯ |
| **å°è¨ˆ** | 88.0 | |

### 4.3 å‹•çš„ãƒ¡ãƒ¢ãƒªä½¿ç”¨ãƒ‘ã‚¿ãƒ¼ãƒ³

#### 4.3.1 å®Ÿè¡Œæ™‚ãƒ¡ãƒ¢ãƒªå¤‰å‹•

```mermaid
graph LR
    A["ğŸš€ èµ·å‹•æ™‚<br/>200KB<br/><small>åŸºæœ¬ãƒ©ãƒ³ã‚¿ã‚¤ãƒ </small>"] --> B["âš™ï¸ åˆæœŸåŒ–å®Œäº†<br/>320KB<br/><small>+ãƒ‡ãƒã‚¤ã‚¹åˆæœŸåŒ–</small>"]
    B --> C["â–¶ï¸ é€šå¸¸å®Ÿè¡Œ<br/>400KB<br/><small>+å®Ÿè¡Œãƒãƒƒãƒ•ã‚¡</small>"]
    C --> D["ğŸ› ãƒ‡ãƒãƒƒã‚°æ™‚<br/>580KB<br/><small>+ãƒ‡ãƒãƒƒã‚°æƒ…å ±</small>"]
    D --> E["ğŸ’¾ çŠ¶æ…‹ä¿å­˜æ™‚<br/>660KB<br/><small>+çŠ¶æ…‹ãƒãƒƒã‚¯ã‚¢ãƒƒãƒ—</small>"]
    E --> C
    C --> F["ğŸ”š çµ‚äº†å‡¦ç†<br/>250KB<br/><small>ãƒªã‚½ãƒ¼ã‚¹è§£æ”¾</small>"]
    
    %% Memory threshold lines
    G["âš ï¸ è­¦å‘Šãƒ¬ãƒ™ãƒ«<br/>700KB"] -.-> E
    H["ğŸš¨ åˆ¶é™ãƒ¬ãƒ™ãƒ«<br/>1MB"] -.-> G
    
    %% Styling
    classDef normal fill:#e8f5e8,stroke:#4caf50,stroke-width:2px
    classDef warning fill:#fff3e0,stroke:#ff9800,stroke-width:2px
    classDef critical fill:#ffebee,stroke:#f44336,stroke-width:2px
    classDef threshold fill:#f3e5f5,stroke:#9c27b0,stroke-width:2px,stroke-dasharray: 5 5
    
    class A,B,C,F normal
    class D warning
    class E critical
    class G,H threshold
```

#### 4.3.2 ãƒ¡ãƒ¢ãƒªæœ€é©åŒ–æˆ¦ç•¥

| æˆ¦ç•¥ | åŠ¹æœ (KB) | å®Ÿè£…å„ªå…ˆåº¦ |
| :--- | :--- | :--- |
| **å‘½ä»¤ãƒ†ãƒ¼ãƒ–ãƒ«åœ§ç¸®** | -8.0 | ä¸­ |
| **çŠ¶æ…‹ãƒ‡ãƒ¼ã‚¿åœ§ç¸®** | -64.0 | é«˜ |
| **ãƒ­ã‚°ã‚µã‚¤ã‚ºåˆ¶é™** | -20.0 | é«˜ |
| **é…å»¶åˆæœŸåŒ–** | -40.0 | ä¸­ |
| **ã‚ªãƒ–ã‚¸ã‚§ã‚¯ãƒˆãƒ—ãƒ¼ãƒ«** | -32.0 | ä½ |
| **åˆè¨ˆå‰Šæ¸›åŠ¹æœ** | -164.0 | |

### 4.4 ãƒ¡ãƒ¢ãƒªä½¿ç”¨é‡ç›£è¦–

#### 4.4.1 ç›£è¦–é …ç›®

```python
class MemoryMonitor:
    """ãƒ¡ãƒ¢ãƒªä½¿ç”¨é‡ç›£è¦–ã‚¯ãƒ©ã‚¹"""
    
    def get_memory_usage(self) -> Dict[str, int]:
        """ãƒ¡ãƒ¢ãƒªä½¿ç”¨é‡å–å¾—"""
        return {
            'total_allocated': self._get_total_allocated(),
            'cpu_registers': self._get_cpu_memory(),
            'instruction_table': self._get_instruction_memory(),
            'device_mappings': self._get_mapping_memory(),
            'debug_info': self._get_debug_memory(),
            'state_backup': self._get_state_memory(),
            'python_overhead': self._get_python_overhead()
        }
    
    def check_memory_limits(self) -> List[str]:
        """ãƒ¡ãƒ¢ãƒªåˆ¶é™ãƒã‚§ãƒƒã‚¯"""
        warnings = []
        usage = self.get_memory_usage()
        
        if usage['total_allocated'] > 700 * 1024:  # 700KBåˆ¶é™
            warnings.append("Total memory usage exceeds 700KB")
        
        if usage['debug_info'] > 50 * 1024:  # 50KBåˆ¶é™
            warnings.append("Debug info memory exceeds 50KB")
        
        if usage['state_backup'] > 150 * 1024:  # 150KBåˆ¶é™
            warnings.append("State backup memory exceeds 150KB")
        
        return warnings
```

### 4.5 ãƒ¡ãƒ¢ãƒªåŠ¹ç‡åŒ–å®Ÿè£…

#### 4.5.1 __slots__ã®æ´»ç”¨

```python
class CPURegisters:
    """ãƒ¡ãƒ¢ãƒªåŠ¹ç‡åŒ–ã•ã‚ŒãŸCPUãƒ¬ã‚¸ã‚¹ã‚¿ã‚¯ãƒ©ã‚¹"""
    __slots__ = ['_a', '_x', '_y', '_pc', '_s', '_p']
    
    def __init__(self):
        self._a: int = 0x00
        self._x: int = 0x00
        self._y: int = 0x00
        self._pc: int = 0x0000
        self._s: int = 0xFD
        self._p: int = 0x34
```

#### 4.5.2 ãƒ‡ãƒ¼ã‚¿åœ§ç¸®

```python
class CompressedState:
    """åœ§ç¸®çŠ¶æ…‹ç®¡ç†"""
    
    def compress_state(self, state: Dict[str, Any]) -> bytes:
        """çŠ¶æ…‹ãƒ‡ãƒ¼ã‚¿åœ§ç¸®"""
        import zlib
        import pickle
        
        # pickleã§ã‚·ãƒªã‚¢ãƒ©ã‚¤ã‚ºå¾Œã€zlibã§åœ§ç¸®
        pickled = pickle.dumps(state)
        compressed = zlib.compress(pickled, level=6)
        return compressed
    
    def decompress_state(self, compressed: bytes) -> Dict[str, Any]:
        """çŠ¶æ…‹ãƒ‡ãƒ¼ã‚¿å±•é–‹"""
        import zlib
        import pickle
        
        # zlibå±•é–‹å¾Œã€pickleã§ãƒ‡ã‚·ãƒªã‚¢ãƒ©ã‚¤ã‚º
        decompressed = zlib.decompress(compressed)
        state = pickle.loads(decompressed)
        return state
```

---

## ã¾ã¨ã‚

æœ¬ã‚½ãƒ•ãƒˆã‚¦ã‚§ã‚¢è©³ç´°è¨­è¨ˆæ›¸ã¯ã€W65C02S Pythonã‚¨ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã®å®Ÿè£…ã«ãŠã„ã¦ã€ä»¥ä¸‹ã®æˆæœã‚’æä¾›ã—ã¦ã„ã‚‹ï¼š

1. **SW301**: 8ã¤ã®æ©Ÿèƒ½ãƒ¦ãƒ‹ãƒƒãƒˆã‚’22ã®ãƒ—ãƒ­ã‚°ãƒ©ãƒ ãƒ¦ãƒ‹ãƒƒãƒˆã«åˆ†å‰²ã—ã€å®Ÿè£…å¯èƒ½ãªå˜ä½ã«ç´°åˆ†åŒ–
2. **SW302**: å„ãƒ—ãƒ­ã‚°ãƒ©ãƒ ãƒ¦ãƒ‹ãƒƒãƒˆã®è©³ç´°ãªå‡¦ç†å†…å®¹ã¨å®Ÿè£…ãƒ¬ãƒ™ãƒ«ã®ä»•æ§˜ã‚’å®šç¾©
3. **SW303**: å‹å®‰å…¨ã§æ‹¡å¼µæ€§ã®é«˜ã„ã‚¤ãƒ³ã‚¿ãƒ•ã‚§ãƒ¼ã‚¹è¨­è¨ˆã¨ãƒ—ãƒ­ãƒˆã‚³ãƒ«å®šç¾©
4. **SW304**: ç·ãƒ¡ãƒ¢ãƒªä½¿ç”¨é‡660KBã®è©³ç´°ãªè¦‹ç©ã‚‚ã‚Šã¨æœ€é©åŒ–æˆ¦ç•¥

ã“ã®è¨­è¨ˆã«ã‚ˆã‚Šã€é«˜å“è³ªã§ä¿å®ˆæ€§ã®é«˜ã„W65C02Sã‚¨ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚¿ã®å®Ÿè£…ãŒå¯èƒ½ã¨ãªã‚‹ã€‚

