{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 TLS
#  -string -flagsOSRD
preplace port clk_vdma -pg 1 -y 390 -defaultsOSRD
preplace port s_axi_AXILite_raw_CHROMA -pg 1 -y 50 -defaultsOSRD
preplace port clk_in -pg 1 -y 370 -defaultsOSRD
preplace port AXIM_WRITER -pg 1 -y 710 -defaultsOSRD
preplace port s_axi_AXILiteS1 -pg 1 -y 900 -defaultsOSRD
preplace port s_axi_AXILiteS -pg 1 -y 20 -defaultsOSRD
preplace port AXIS_IN_RAW_LUMA -pg 1 -y 310 -defaultsOSRD
preplace port AXIS_IN_RAW_CHROMA -pg 1 -y 110 -defaultsOSRD
preplace port AXIM_READER -pg 1 -y 990 -defaultsOSRD
preplace port s_axi_AXILite_raw_LUMA -pg 1 -y 630 -defaultsOSRD
preplace port S03_ARESETN -pg 1 -y 470 -defaultsOSRD
preplace port AXIS_IN -pg 1 -y 540 -defaultsOSRD
preplace portBus aresetn_in -pg 1 -y 330 -defaultsOSRD
preplace portBus interconnect_aresetn -pg 1 -y 750 -defaultsOSRD
preplace portBus aresetn_vdma -pg 1 -y 350 -defaultsOSRD
preplace portBus frame_index_V -pg 1 -y 1110 -defaultsOSRD
preplace inst axi_write_prova_0 -pg 1 -lvl 2 -y 340 -defaultsOSRD
preplace inst axis_data_fifo_raw_CHROMA -pg 1 -lvl 1 -y 30 -defaultsOSRD
preplace inst axi_mem_intercon_writer -pg 1 -lvl 3 -y 710 -defaultsOSRD
preplace inst axis_data_fifo_pipeline_to_writer -pg 1 -lvl 1 -y 580 -defaultsOSRD
preplace inst axis_data_fifo_raw_LUMA -pg 1 -lvl 1 -y 370 -defaultsOSRD
preplace inst axis_to_ddr_writer_LUMA -pg 1 -lvl 2 -y 660 -defaultsOSRD
preplace inst ddr_to_axis_reader_0 -pg 1 -lvl 2 -y 930 -defaultsOSRD
preplace inst axi_mem_intercon_reader -pg 1 -lvl 3 -y 1020 -defaultsOSRD
preplace inst axis_to_ddr_writer_CHROMA -pg 1 -lvl 2 -y 80 -defaultsOSRD
preplace netloc ddr_to_axis_reader_0_m_axi_base_ddr_addr 1 2 1 910
preplace netloc PCLK_1 1 0 1 -10
preplace netloc AXIS_IN_RAW_LUMA_1 1 0 1 20J
preplace netloc S03_ARESETN_1 1 0 3 NJ 470 440 490 910
preplace netloc s_axi_AXILiteS_1 1 0 2 -40J -80 430
preplace netloc s_axi_AXILite_raw_CHROMA_1 1 0 2 -30J -70 440J
preplace netloc Filter_Convolution_0_out_img_V 1 0 1 NJ
preplace netloc S02_AXI_1 1 2 1 900
preplace netloc axi_write_prova_0_m_axi_base_ddr_addr 1 2 1 920
preplace netloc axi_mem_intercon_M00_AXI 1 3 1 NJ
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 0 3 0 140 420 760 880
preplace netloc axis_to_ddr_writer_0_frame_index_V 1 1 3 440 500 890J 500 1240J
preplace netloc aresetn_in_1 1 0 1 10
preplace netloc axis_data_fifo_pipeline_to_writer_M_AXIS 1 1 1 400
preplace netloc S00_AXI_1 1 2 1 930
preplace netloc AXIS_IN_RAW_CHROMA_1 1 0 1 -20J
preplace netloc s_axi_AXILite_raw_LUMA_1 1 0 2 -20J 680 430J
preplace netloc s_axi_AXILiteS1_1 1 0 2 NJ 900 NJ
preplace netloc axi_mem_intercon_reader_M00_AXI 1 3 1 1250J
preplace netloc S01_AXI_1 1 2 1 940
preplace netloc axis_data_fifo_1_M_AXIS 1 1 1 410
preplace netloc axis_data_fifo_0_M_AXIS 1 1 1 390
preplace netloc rst_processing_system7_0_100M_interconnect_aresetn 1 0 3 NJ 750 NJ 750 930
preplace netloc CLOCK_100M_1 1 0 3 -40 130 410 570 890
levelinfo -pg 1 -60 220 670 1090 1270 -top -90 -bot 1140
",
}

