{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1453711383583 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1453711383588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 25 00:43:03 2016 " "Processing started: Mon Jan 25 00:43:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1453711383588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1453711383588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rgb2vga -c rgb2vga " "Command: quartus_sta rgb2vga -c rgb2vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1453711383588 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1453711383679 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1453711383818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1453711383877 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1453711383877 ""}
{ "Info" "ISTA_SDC_FOUND" "rgb2vga.out.sdc " "Reading SDC File: 'rgb2vga.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1453711384204 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384208 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -phase 45.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -phase 45.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384208 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384208 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384208 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1453711384209 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384318 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1453711384320 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1453711384331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.858 " "Worst-case setup slack is 1.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.858               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.858               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.911               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.911               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.023               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.023               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711384369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.321 " "Worst-case hold slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.321               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.358               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.358               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711384379 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.475 " "Worst-case recovery slack is 6.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.475               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.475               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711384384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.795 " "Worst-case removal slack is 1.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.795               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.795               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711384390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.098 " "Worst-case minimum pulse width slack is 4.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.098               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.098               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.115               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.115               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.747               0.000 CLOCK_50  " "    9.747               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.246               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.246               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711384395 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.858 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.858" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384578 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384578 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.858  " "Path #1: Setup slack is 1.858 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|SdrRoutineSeq\[7\] " "From Node    : sdram:inst1\|SdrRoutineSeq\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sdram:inst1\|SdrRoutine.SdrRoutine_Init " "To Node      : sdram:inst1\|SdrRoutine.SdrRoutine_Init" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.791      0.700  R        clock network delay " "     1.791      0.700  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.990      0.199     uTco  sdram:inst1\|SdrRoutineSeq\[7\] " "     1.990      0.199     uTco  sdram:inst1\|SdrRoutineSeq\[7\]" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.990      0.000 FF  CELL  inst1\|SdrRoutineSeq\[7\]\|q " "     1.990      0.000 FF  CELL  inst1\|SdrRoutineSeq\[7\]\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.734      0.744 FF    IC  inst1\|process_0~2\|dataa " "     2.734      0.744 FF    IC  inst1\|process_0~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.084      0.350 FR  CELL  inst1\|process_0~2\|combout " "     3.084      0.350 FR  CELL  inst1\|process_0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.301      0.217 RR    IC  inst1\|Equal6~0\|dataa " "     3.301      0.217 RR    IC  inst1\|Equal6~0\|dataa" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 192 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.589      0.288 RR  CELL  inst1\|Equal6~0\|combout " "     3.589      0.288 RR  CELL  inst1\|Equal6~0\|combout" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 192 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.818      0.229 RR    IC  inst1\|Equal14~0\|datab " "     3.818      0.229 RR    IC  inst1\|Equal14~0\|datab" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 264 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.173      0.355 RR  CELL  inst1\|Equal14~0\|combout " "     4.173      0.355 RR  CELL  inst1\|Equal14~0\|combout" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 264 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.076      0.903 RR    IC  inst1\|pixelOut\[7\]~1\|datac " "     5.076      0.903 RR    IC  inst1\|pixelOut\[7\]~1\|datac" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.307      0.231 RF  CELL  inst1\|pixelOut\[7\]~1\|combout " "     5.307      0.231 RF  CELL  inst1\|pixelOut\[7\]~1\|combout" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.858      0.551 FF    IC  inst1\|Selector3~14\|datad " "     5.858      0.551 FF    IC  inst1\|Selector3~14\|datad" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.968      0.110 FF  CELL  inst1\|Selector3~14\|combout " "     5.968      0.110 FF  CELL  inst1\|Selector3~14\|combout" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.214      0.246 FF    IC  inst1\|Selector3~16\|dataa " "     6.214      0.246 FF    IC  inst1\|Selector3~16\|dataa" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.522      0.308 FF  CELL  inst1\|Selector3~16\|combout " "     6.522      0.308 FF  CELL  inst1\|Selector3~16\|combout" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.049      0.527 FF    IC  inst1\|Selector3~19\|datac " "     7.049      0.527 FF    IC  inst1\|Selector3~19\|datac" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.290      0.241 FF  CELL  inst1\|Selector3~19\|combout " "     7.290      0.241 FF  CELL  inst1\|Selector3~19\|combout" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.184      0.894 FF    IC  inst1\|Selector4~0\|dataa " "     8.184      0.894 FF    IC  inst1\|Selector4~0\|dataa" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.521      0.337 FR  CELL  inst1\|Selector4~0\|combout " "     8.521      0.337 FR  CELL  inst1\|Selector4~0\|combout" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.521      0.000 RR    IC  inst1\|SdrRoutine.SdrRoutine_Init\|d " "     8.521      0.000 RR    IC  inst1\|SdrRoutine.SdrRoutine_Init\|d" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 75 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.595      0.074 RR  CELL  sdram:inst1\|SdrRoutine.SdrRoutine_Init " "     8.595      0.074 RR  CELL  sdram:inst1\|SdrRoutine.SdrRoutine_Init" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 75 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.097      0.276  R        clock network delay " "    10.097      0.276  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.458      0.361           clock pessimism removed " "    10.458      0.361           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.438     -0.020           clock uncertainty " "    10.438     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.453      0.015     uTsu  sdram:inst1\|SdrRoutine.SdrRoutine_Init " "    10.453      0.015     uTsu  sdram:inst1\|SdrRoutine.SdrRoutine_Init" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 75 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.595 " "Data Arrival Time  :     8.595" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.453 " "Data Required Time :    10.453" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.858  " "Slack              :     1.858 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384581 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.911 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.911" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384583 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384583 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.911  " "Path #1: Setup slack is 1.911 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FP1 " "From Node    : FP1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\horizontal:count\[21\] " "To Node      : input_detect:input_detect\|\\horizontal:count\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -2.723     -2.723  R        clock network delay " "    -2.723     -2.723  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.723      2.000  F  iExt  FP1 " "    -0.723      2.000  F  iExt  FP1" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.723      0.000 FF    IC  FP1~input\|i " "    -0.723      0.000 FF    IC  FP1~input\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.009      0.732 FF  CELL  FP1~input\|o " "     0.009      0.732 FF  CELL  FP1~input\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.147      3.138 FF    IC  input_detect\|horizontal~2\|datac " "     3.147      3.138 FF    IC  input_detect\|horizontal~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.389      0.242 FF  CELL  input_detect\|horizontal~2\|combout " "     3.389      0.242 FF  CELL  input_detect\|horizontal~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.724      0.335 FF    IC  input_detect\|count~0\|datad " "     3.724      0.335 FF    IC  input_detect\|count~0\|datad" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.834      0.110 FF  CELL  input_detect\|count~0\|combout " "     3.834      0.110 FF  CELL  input_detect\|count~0\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.664      0.830 FF    IC  input_detect\|Add1~2\|dataa " "     4.664      0.830 FF    IC  input_detect\|Add1~2\|dataa" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.100      0.436 FR  CELL  input_detect\|Add1~2\|cout " "     5.100      0.436 FR  CELL  input_detect\|Add1~2\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.100      0.000 RR    IC  input_detect\|Add1~4\|cin " "     5.100      0.000 RR    IC  input_detect\|Add1~4\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.158      0.058 RF  CELL  input_detect\|Add1~4\|cout " "     5.158      0.058 RF  CELL  input_detect\|Add1~4\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.158      0.000 FF    IC  input_detect\|Add1~6\|cin " "     5.158      0.000 FF    IC  input_detect\|Add1~6\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.216      0.058 FR  CELL  input_detect\|Add1~6\|cout " "     5.216      0.058 FR  CELL  input_detect\|Add1~6\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.216      0.000 RR    IC  input_detect\|Add1~8\|cin " "     5.216      0.000 RR    IC  input_detect\|Add1~8\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.274      0.058 RF  CELL  input_detect\|Add1~8\|cout " "     5.274      0.058 RF  CELL  input_detect\|Add1~8\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.274      0.000 FF    IC  input_detect\|Add1~10\|cin " "     5.274      0.000 FF    IC  input_detect\|Add1~10\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.332      0.058 FR  CELL  input_detect\|Add1~10\|cout " "     5.332      0.058 FR  CELL  input_detect\|Add1~10\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.332      0.000 RR    IC  input_detect\|Add1~12\|cin " "     5.332      0.000 RR    IC  input_detect\|Add1~12\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.390      0.058 RF  CELL  input_detect\|Add1~12\|cout " "     5.390      0.058 RF  CELL  input_detect\|Add1~12\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.390      0.000 FF    IC  input_detect\|Add1~14\|cin " "     5.390      0.000 FF    IC  input_detect\|Add1~14\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.448      0.058 FR  CELL  input_detect\|Add1~14\|cout " "     5.448      0.058 FR  CELL  input_detect\|Add1~14\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.448      0.000 RR    IC  input_detect\|Add1~16\|cin " "     5.448      0.000 RR    IC  input_detect\|Add1~16\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.506      0.058 RF  CELL  input_detect\|Add1~16\|cout " "     5.506      0.058 RF  CELL  input_detect\|Add1~16\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.506      0.000 FF    IC  input_detect\|Add1~18\|cin " "     5.506      0.000 FF    IC  input_detect\|Add1~18\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.564      0.058 FR  CELL  input_detect\|Add1~18\|cout " "     5.564      0.058 FR  CELL  input_detect\|Add1~18\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.564      0.000 RR    IC  input_detect\|Add1~20\|cin " "     5.564      0.000 RR    IC  input_detect\|Add1~20\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.622      0.058 RF  CELL  input_detect\|Add1~20\|cout " "     5.622      0.058 RF  CELL  input_detect\|Add1~20\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.622      0.000 FF    IC  input_detect\|Add1~22\|cin " "     5.622      0.000 FF    IC  input_detect\|Add1~22\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.680      0.058 FR  CELL  input_detect\|Add1~22\|cout " "     5.680      0.058 FR  CELL  input_detect\|Add1~22\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.680      0.000 RR    IC  input_detect\|Add1~24\|cin " "     5.680      0.000 RR    IC  input_detect\|Add1~24\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.738      0.058 RF  CELL  input_detect\|Add1~24\|cout " "     5.738      0.058 RF  CELL  input_detect\|Add1~24\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.738      0.000 FF    IC  input_detect\|Add1~26\|cin " "     5.738      0.000 FF    IC  input_detect\|Add1~26\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.796      0.058 FR  CELL  input_detect\|Add1~26\|cout " "     5.796      0.058 FR  CELL  input_detect\|Add1~26\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.796      0.000 RR    IC  input_detect\|Add1~28\|cin " "     5.796      0.000 RR    IC  input_detect\|Add1~28\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.854      0.058 RF  CELL  input_detect\|Add1~28\|cout " "     5.854      0.058 RF  CELL  input_detect\|Add1~28\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.854      0.000 FF    IC  input_detect\|Add1~30\|cin " "     5.854      0.000 FF    IC  input_detect\|Add1~30\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.912      0.058 FR  CELL  input_detect\|Add1~30\|cout " "     5.912      0.058 FR  CELL  input_detect\|Add1~30\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.912      0.000 RR    IC  input_detect\|Add1~32\|cin " "     5.912      0.000 RR    IC  input_detect\|Add1~32\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.970      0.058 RF  CELL  input_detect\|Add1~32\|cout " "     5.970      0.058 RF  CELL  input_detect\|Add1~32\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.970      0.000 FF    IC  input_detect\|Add1~34\|cin " "     5.970      0.000 FF    IC  input_detect\|Add1~34\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.028      0.058 FR  CELL  input_detect\|Add1~34\|cout " "     6.028      0.058 FR  CELL  input_detect\|Add1~34\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.028      0.000 RR    IC  input_detect\|Add1~36\|cin " "     6.028      0.000 RR    IC  input_detect\|Add1~36\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.086      0.058 RF  CELL  input_detect\|Add1~36\|cout " "     6.086      0.058 RF  CELL  input_detect\|Add1~36\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.086      0.000 FF    IC  input_detect\|Add1~38\|cin " "     6.086      0.000 FF    IC  input_detect\|Add1~38\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.144      0.058 FR  CELL  input_detect\|Add1~38\|cout " "     6.144      0.058 FR  CELL  input_detect\|Add1~38\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.144      0.000 RR    IC  input_detect\|Add1~40\|cin " "     6.144      0.000 RR    IC  input_detect\|Add1~40\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.202      0.058 RF  CELL  input_detect\|Add1~40\|cout " "     6.202      0.058 RF  CELL  input_detect\|Add1~40\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.202      0.000 FF    IC  input_detect\|Add1~42\|cin " "     6.202      0.000 FF    IC  input_detect\|Add1~42\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.576      0.374 FF  CELL  input_detect\|Add1~42\|combout " "     6.576      0.374 FF  CELL  input_detect\|Add1~42\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.162      0.586 FF    IC  input_detect\|count~2\|datad " "     7.162      0.586 FF    IC  input_detect\|count~2\|datad" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.272      0.110 FF  CELL  input_detect\|count~2\|combout " "     7.272      0.110 FF  CELL  input_detect\|count~2\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.272      0.000 FF    IC  input_detect\|\\horizontal:count\[21\]\|d " "     7.272      0.000 FF    IC  input_detect\|\\horizontal:count\[21\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.363      0.091 FF  CELL  input_detect:input_detect\|\\horizontal:count\[21\] " "     7.363      0.091 FF  CELL  input_detect:input_detect\|\\horizontal:count\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.730      8.730           latch edge time " "     8.730      8.730           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.011      0.281  R        clock network delay " "     9.011      0.281  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.279      0.268           clock pessimism removed " "     9.279      0.268           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.259     -0.020           clock uncertainty " "     9.259     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.274      0.015     uTsu  input_detect:input_detect\|\\horizontal:count\[21\] " "     9.274      0.015     uTsu  input_detect:input_detect\|\\horizontal:count\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.363 " "Data Arrival Time  :     7.363" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.274 " "Data Required Time :     9.274" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.911  " "Slack              :     1.911 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384588 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.023 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 13.023" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384592 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384592 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384592 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 13.023  " "Path #1: Setup slack is 13.023 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|barcolor\[2\] " "From Node    : vgaout:inst\|barcolor\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : VGAB0 " "To Node      : VGAB0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.237      0.237  R        clock network delay " "     0.237      0.237  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.436      0.199     uTco  vgaout:inst\|barcolor\[2\] " "     0.436      0.199     uTco  vgaout:inst\|barcolor\[2\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.436      0.000 RR  CELL  inst\|barcolor\[2\]\|q " "     0.436      0.000 RR  CELL  inst\|barcolor\[2\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.649      0.213 RR    IC  inst\|vga_out\[2\]~4\|datac " "     0.649      0.213 RR    IC  inst\|vga_out\[2\]~4\|datac" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.892      0.243 RR  CELL  inst\|vga_out\[2\]~4\|combout " "     0.892      0.243 RR  CELL  inst\|vga_out\[2\]~4\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.221      1.329 RR    IC  VGAB0~output\|i " "     2.221      1.329 RR    IC  VGAB0~output\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.778      4.557 RR  CELL  VGAB0~output\|o " "     6.778      4.557 RR  CELL  VGAB0~output\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.778      0.000 RR  CELL  VGAB0 " "     6.778      0.000 RR  CELL  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.571     -3.429  R        clock network delay " "    21.571     -3.429  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.821      0.250           clock pessimism removed " "    21.821      0.250           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.801     -0.020           clock uncertainty " "    21.801     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.801     -2.000  R  oExt  VGAB0 " "    19.801     -2.000  R  oExt  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.778 " "Data Arrival Time  :     6.778" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    19.801 " "Data Required Time :    19.801" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.023  " "Slack              :    13.023 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384594 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.321 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.321" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384600 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384600 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.321  " "Path #1: Hold slack is 0.321 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:inst4\|col_number\[1\] " "From Node    : genlock:inst4\|col_number\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "To Node      : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.369      0.278  R        clock network delay " "     1.369      0.278  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.568      0.199     uTco  genlock:inst4\|col_number\[1\] " "     1.568      0.199     uTco  genlock:inst4\|col_number\[1\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.568      0.000 RR  CELL  inst4\|col_number\[1\]\|q " "     1.568      0.000 RR  CELL  inst4\|col_number\[1\]\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.217      0.649 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|portaaddr\[1\] " "     2.217      0.649 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|portaaddr\[1\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 270 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.275      0.058 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "     2.275      0.058 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 270 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.112      1.021  R        clock network delay " "     2.112      1.021  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.767     -0.345           clock pessimism removed " "     1.767     -0.345           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.767      0.000           clock uncertainty " "     1.767      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.954      0.187      uTh  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "     1.954      0.187      uTh  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 270 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.275 " "Data Arrival Time  :     2.275" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.954 " "Data Required Time :     1.954" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.321  " "Slack              :     0.321 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384602 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384604 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384604 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.358  " "Path #1: Hold slack is 0.358 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|\\vertical:peak\[3\] " "From Node    : input_detect:input_detect\|\\vertical:peak\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\vertical:peak\[3\] " "To Node      : input_detect:input_detect\|\\vertical:peak\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.285      0.285  R        clock network delay " "     0.285      0.285  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.484      0.199     uTco  input_detect:input_detect\|\\vertical:peak\[3\] " "     0.484      0.199     uTco  input_detect:input_detect\|\\vertical:peak\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.484      0.000 RR  CELL  input_detect\|\\vertical:peak\[3\]\|q " "     0.484      0.000 RR  CELL  input_detect\|\\vertical:peak\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.484      0.000 RR    IC  input_detect\|peak~5\|datac " "     0.484      0.000 RR    IC  input_detect\|peak~5\|datac" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 40 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.803      0.319 RR  CELL  input_detect\|peak~5\|combout " "     0.803      0.319 RR  CELL  input_detect\|peak~5\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 40 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.803      0.000 RR    IC  input_detect\|\\vertical:peak\[3\]\|d " "     0.803      0.000 RR    IC  input_detect\|\\vertical:peak\[3\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.862      0.059 RR  CELL  input_detect:input_detect\|\\vertical:peak\[3\] " "     0.862      0.059 RR  CELL  input_detect:input_detect\|\\vertical:peak\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.708      0.708  R        clock network delay " "     0.708      0.708  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.347     -0.361           clock pessimism removed " "     0.347     -0.361           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.347      0.000           clock uncertainty " "     0.347      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.504      0.157      uTh  input_detect:input_detect\|\\vertical:peak\[3\] " "     0.504      0.157      uTh  input_detect:input_detect\|\\vertical:peak\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.862 " "Data Arrival Time  :     0.862" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.504 " "Data Required Time :     0.504" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.358  " "Slack              :     0.358 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384606 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384608 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384608 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384608 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.358  " "Path #1: Hold slack is 0.358 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|\\bar:posy\[2\] " "From Node    : vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|\\bar:posy\[2\] " "To Node      : vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.170     -0.170  R        clock network delay " "    -0.170     -0.170  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.029      0.199     uTco  vgaout:inst\|\\bar:posy\[2\] " "     0.029      0.199     uTco  vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.029      0.000 RR  CELL  inst\|\\bar:posy\[2\]\|q " "     0.029      0.000 RR  CELL  inst\|\\bar:posy\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.029      0.000 RR    IC  inst\|posy~5\|datac " "     0.029      0.000 RR    IC  inst\|posy~5\|datac" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 167 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.348      0.319 RR  CELL  inst\|posy~5\|combout " "     0.348      0.319 RR  CELL  inst\|posy~5\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 167 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.348      0.000 RR    IC  inst\|\\bar:posy\[2\]\|d " "     0.348      0.000 RR    IC  inst\|\\bar:posy\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.407      0.059 RR  CELL  vgaout:inst\|\\bar:posy\[2\] " "     0.407      0.059 RR  CELL  vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.234      0.234  R        clock network delay " "     0.234      0.234  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.108     -0.342           clock pessimism removed " "    -0.108     -0.342           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.108      0.000           clock uncertainty " "    -0.108      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.049      0.157      uTh  vgaout:inst\|\\bar:posy\[2\] " "     0.049      0.157      uTh  vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.407 " "Data Arrival Time  :     0.407" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.049 " "Data Required Time :     0.049" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.358  " "Slack              :     0.358 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384610 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.475 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.475" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384612 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384612 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384612 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.475  " "Path #1: Recovery slack is 6.475 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|rowLoadAck " "From Node    : sdram:inst1\|rowLoadAck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|load_req " "To Node      : vgaout:inst\|load_req" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.791      0.700  R        clock network delay " "     1.791      0.700  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.990      0.199     uTco  sdram:inst1\|rowLoadAck " "     1.990      0.199     uTco  sdram:inst1\|rowLoadAck" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.990      0.000 FF  CELL  inst1\|rowLoadAck\|q " "     1.990      0.000 FF  CELL  inst1\|rowLoadAck\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.275      1.285 FF    IC  inst\|load_req\|clrn " "     3.275      1.285 FF    IC  inst\|load_req\|clrn" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.959      0.684 FR  CELL  vgaout:inst\|load_req " "     3.959      0.684 FR  CELL  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.094      0.273  R        clock network delay " "    10.094      0.273  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.439      0.345           clock pessimism removed " "    10.439      0.345           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.419     -0.020           clock uncertainty " "    10.419     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.434      0.015     uTsu  vgaout:inst\|load_req " "    10.434      0.015     uTsu  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.959 " "Data Arrival Time  :     3.959" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.434 " "Data Required Time :    10.434" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.475  " "Slack              :     6.475 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384614 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.795 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.795" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384615 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384615 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.795  " "Path #1: Removal slack is 1.795 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|rowLoadAck " "From Node    : sdram:inst1\|rowLoadAck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|load_req " "To Node      : vgaout:inst\|load_req" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.368      0.277  R        clock network delay " "     1.368      0.277  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.567      0.199     uTco  sdram:inst1\|rowLoadAck " "     1.567      0.199     uTco  sdram:inst1\|rowLoadAck" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.567      0.000 RR  CELL  inst1\|rowLoadAck\|q " "     1.567      0.000 RR  CELL  inst1\|rowLoadAck\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.754      1.187 RR    IC  inst\|load_req\|clrn " "     2.754      1.187 RR    IC  inst\|load_req\|clrn" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.394      0.640 RF  CELL  vgaout:inst\|load_req " "     3.394      0.640 RF  CELL  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.787      0.696  R        clock network delay " "     1.787      0.696  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.442     -0.345           clock pessimism removed " "     1.442     -0.345           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.442      0.000           clock uncertainty " "     1.442      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.599      0.157      uTh  vgaout:inst\|load_req " "     1.599      0.157      uTh  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.394 " "Data Arrival Time  :     3.394" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.599 " "Data Required Time :     1.599" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.795  " "Slack              :     1.795 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384617 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.098 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.098" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384619 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384619 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.098  " "Path #1: slack is 4.098 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "Node             : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      5.456           launch edge time " "     5.456      5.456           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           source latency " "     5.456      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           CLOCK_50 " "     5.456      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000 RR    IC  CLOCK_50~input\|i " "     5.456      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.935      0.479 RR  CELL  CLOCK_50~input\|o " "     5.935      0.479 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.269      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     8.269      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.733     -5.536 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     2.733     -5.536 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.733      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     2.733      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.607      1.874 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     4.607      1.874 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.607      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     4.607      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.640      1.033 FF    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0 " "     5.640      1.033 FF    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.514      0.874 FF  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "     6.514      0.874 FF  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      9.821           launch edge time " "     9.821      9.821           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           source latency " "     9.821      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           CLOCK_50 " "     9.821      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000 RR    IC  CLOCK_50~input\|i " "     9.821      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.300      0.479 RR  CELL  CLOCK_50~input\|o " "    10.300      0.479 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.541      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    12.541      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.830     -5.711 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     6.830     -5.711 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.830      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     6.830      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.644      1.814 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     8.644      1.814 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.644      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     8.644      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.622      0.978 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0 " "     9.622      0.978 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.420      0.798 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "    10.420      0.798 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.842      0.422           clock pessimism removed " "    10.842      0.422           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.328 " "Actual Width     :     4.328" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.098 " "Slack            :     4.098" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384621 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.115 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.115" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384623 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384623 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384623 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384623 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.115  " "Path #1: slack is 4.115 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : input_detect:input_detect\|\\vertical:peak\[0\] " "Node             : input_detect:input_detect\|\\vertical:peak\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.479      0.479 RR  CELL  CLOCK_50~input\|o " "     0.479      0.479 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.813      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     2.813      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.723     -5.536 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -2.723     -5.536 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.723      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -2.723      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.833      1.890 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    -0.833      1.890 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.833      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    -0.833      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.189      1.022 RR    IC  input_detect\|\\vertical:peak\[0\]\|clk " "     0.189      1.022 RR    IC  input_detect\|\\vertical:peak\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.708      0.519 RR  CELL  input_detect:input_detect\|\\vertical:peak\[0\] " "     0.708      0.519 RR  CELL  input_detect:input_detect\|\\vertical:peak\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      4.365           launch edge time " "     4.365      4.365           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           source latency " "     4.365      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           CLOCK_50 " "     4.365      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000 RR    IC  CLOCK_50~input\|i " "     4.365      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.844      0.479 RR  CELL  CLOCK_50~input\|o " "     4.844      0.479 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.085      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     7.085      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.374     -5.711 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     1.374     -5.711 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.374      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     1.374      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.173      1.799 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "     3.173      1.799 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.173      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "     3.173      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.159      0.986 FF    IC  input_detect\|\\vertical:peak\[0\]\|clk " "     4.159      0.986 FF    IC  input_detect\|\\vertical:peak\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.616      0.457 FF  CELL  input_detect:input_detect\|\\vertical:peak\[0\] " "     4.616      0.457 FF  CELL  input_detect:input_detect\|\\vertical:peak\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.039      0.423           clock pessimism removed " "     5.039      0.423           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.331 " "Actual Width     :     4.331" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.115 " "Slack            :     4.115" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384625 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.747 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.747" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384627 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384627 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384627 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.747  " "Path #1: slack is 9.747 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50~input\|o " "Node             : CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.732      0.732 FF  CELL  CLOCK_50~input\|o " "    10.732      0.732 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.479      0.479 RR  CELL  CLOCK_50~input\|o " "    20.479      0.479 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.747 " "Actual Width     :     9.747" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.747 " "Slack            :     9.747" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384628 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.246 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.246" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384629 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384629 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384629 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384629 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.246  " "Path #1: slack is 12.246 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : vgaout:inst\|col_number\[0\] " "Node             : vgaout:inst\|col_number\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.479      0.479 RR  CELL  CLOCK_50~input\|o " "     0.479      0.479 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.357      1.878 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     2.357      1.878 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -3.179     -5.536 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -3.179     -5.536 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -3.179      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -3.179      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.283      1.896 RR    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    -1.283      1.896 RR    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.283      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    -1.283      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.279      1.004 RR    IC  inst\|col_number\[0\]\|clk " "    -0.279      1.004 RR    IC  inst\|col_number\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.240      0.519 RR  CELL  vgaout:inst\|col_number\[0\] " "     0.240      0.519 RR  CELL  vgaout:inst\|col_number\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLOCK_50 " "    12.500      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 RR    IC  CLOCK_50~input\|i " "    12.500      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.979      0.479 RR  CELL  CLOCK_50~input\|o " "    12.979      0.479 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.782      1.803 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    14.782      1.803 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.071     -5.711 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     9.071     -5.711 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.071      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     9.071      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.874      1.803 FF    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    10.874      1.803 FF    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.874      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    10.874      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.841      0.967 FF    IC  inst\|col_number\[0\]\|clk " "    11.841      0.967 FF    IC  inst\|col_number\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.298      0.457 FF  CELL  vgaout:inst\|col_number\[0\] " "    12.298      0.457 FF  CELL  vgaout:inst\|col_number\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.702      0.404           clock pessimism removed " "    12.702      0.404           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.462 " "Actual Width     :    12.462" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.246 " "Slack            :    12.246" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711384632 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1453711384633 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1453711384665 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1453711385192 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.459 " "Worst-case setup slack is 2.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.459               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.459               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.498               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.498               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.088               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   14.088               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711385306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.312               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.312               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.312               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711385318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.698 " "Worst-case recovery slack is 6.698" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.698               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.698               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711385325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.636 " "Worst-case removal slack is 1.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.636               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.636               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711385333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.106 " "Worst-case minimum pulse width slack is 4.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.106               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.106               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.112               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.112               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.708               0.000 CLOCK_50  " "    9.708               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385340 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.243               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.243               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385340 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711385340 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.459 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.459" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385566 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385566 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385566 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.459  " "Path #1: Setup slack is 2.459 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FP1 " "From Node    : FP1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\horizontal:count\[21\] " "To Node      : input_detect:input_detect\|\\horizontal:count\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -2.375     -2.375  R        clock network delay " "    -2.375     -2.375  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.375      2.000  F  iExt  FP1 " "    -0.375      2.000  F  iExt  FP1" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.375      0.000 FF    IC  FP1~input\|i " "    -0.375      0.000 FF    IC  FP1~input\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.333      0.708 FF  CELL  FP1~input\|o " "     0.333      0.708 FF  CELL  FP1~input\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.026      2.693 FF    IC  input_detect\|horizontal~2\|datac " "     3.026      2.693 FF    IC  input_detect\|horizontal~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.228      0.202 FR  CELL  input_detect\|horizontal~2\|combout " "     3.228      0.202 FR  CELL  input_detect\|horizontal~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.521      0.293 RR    IC  input_detect\|count~0\|datad " "     3.521      0.293 RR    IC  input_detect\|count~0\|datad" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.640      0.119 RR  CELL  input_detect\|count~0\|combout " "     3.640      0.119 RR  CELL  input_detect\|count~0\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.322      0.682 RR    IC  input_detect\|Add1~0\|dataa " "     4.322      0.682 RR    IC  input_detect\|Add1~0\|dataa" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.671      0.349 RR  CELL  input_detect\|Add1~0\|cout " "     4.671      0.349 RR  CELL  input_detect\|Add1~0\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.671      0.000 RR    IC  input_detect\|Add1~2\|cin " "     4.671      0.000 RR    IC  input_detect\|Add1~2\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.721      0.050 RF  CELL  input_detect\|Add1~2\|cout " "     4.721      0.050 RF  CELL  input_detect\|Add1~2\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.721      0.000 FF    IC  input_detect\|Add1~4\|cin " "     4.721      0.000 FF    IC  input_detect\|Add1~4\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.771      0.050 FR  CELL  input_detect\|Add1~4\|cout " "     4.771      0.050 FR  CELL  input_detect\|Add1~4\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.771      0.000 RR    IC  input_detect\|Add1~6\|cin " "     4.771      0.000 RR    IC  input_detect\|Add1~6\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.821      0.050 RF  CELL  input_detect\|Add1~6\|cout " "     4.821      0.050 RF  CELL  input_detect\|Add1~6\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.821      0.000 FF    IC  input_detect\|Add1~8\|cin " "     4.821      0.000 FF    IC  input_detect\|Add1~8\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.871      0.050 FR  CELL  input_detect\|Add1~8\|cout " "     4.871      0.050 FR  CELL  input_detect\|Add1~8\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.871      0.000 RR    IC  input_detect\|Add1~10\|cin " "     4.871      0.000 RR    IC  input_detect\|Add1~10\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.921      0.050 RF  CELL  input_detect\|Add1~10\|cout " "     4.921      0.050 RF  CELL  input_detect\|Add1~10\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.921      0.000 FF    IC  input_detect\|Add1~12\|cin " "     4.921      0.000 FF    IC  input_detect\|Add1~12\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.971      0.050 FR  CELL  input_detect\|Add1~12\|cout " "     4.971      0.050 FR  CELL  input_detect\|Add1~12\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.971      0.000 RR    IC  input_detect\|Add1~14\|cin " "     4.971      0.000 RR    IC  input_detect\|Add1~14\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.021      0.050 RF  CELL  input_detect\|Add1~14\|cout " "     5.021      0.050 RF  CELL  input_detect\|Add1~14\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.021      0.000 FF    IC  input_detect\|Add1~16\|cin " "     5.021      0.000 FF    IC  input_detect\|Add1~16\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.071      0.050 FR  CELL  input_detect\|Add1~16\|cout " "     5.071      0.050 FR  CELL  input_detect\|Add1~16\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.071      0.000 RR    IC  input_detect\|Add1~18\|cin " "     5.071      0.000 RR    IC  input_detect\|Add1~18\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.121      0.050 RF  CELL  input_detect\|Add1~18\|cout " "     5.121      0.050 RF  CELL  input_detect\|Add1~18\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.121      0.000 FF    IC  input_detect\|Add1~20\|cin " "     5.121      0.000 FF    IC  input_detect\|Add1~20\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.171      0.050 FR  CELL  input_detect\|Add1~20\|cout " "     5.171      0.050 FR  CELL  input_detect\|Add1~20\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.171      0.000 RR    IC  input_detect\|Add1~22\|cin " "     5.171      0.000 RR    IC  input_detect\|Add1~22\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.221      0.050 RF  CELL  input_detect\|Add1~22\|cout " "     5.221      0.050 RF  CELL  input_detect\|Add1~22\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.221      0.000 FF    IC  input_detect\|Add1~24\|cin " "     5.221      0.000 FF    IC  input_detect\|Add1~24\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.271      0.050 FR  CELL  input_detect\|Add1~24\|cout " "     5.271      0.050 FR  CELL  input_detect\|Add1~24\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.271      0.000 RR    IC  input_detect\|Add1~26\|cin " "     5.271      0.000 RR    IC  input_detect\|Add1~26\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.321      0.050 RF  CELL  input_detect\|Add1~26\|cout " "     5.321      0.050 RF  CELL  input_detect\|Add1~26\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.321      0.000 FF    IC  input_detect\|Add1~28\|cin " "     5.321      0.000 FF    IC  input_detect\|Add1~28\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.371      0.050 FR  CELL  input_detect\|Add1~28\|cout " "     5.371      0.050 FR  CELL  input_detect\|Add1~28\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.371      0.000 RR    IC  input_detect\|Add1~30\|cin " "     5.371      0.000 RR    IC  input_detect\|Add1~30\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.421      0.050 RF  CELL  input_detect\|Add1~30\|cout " "     5.421      0.050 RF  CELL  input_detect\|Add1~30\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.421      0.000 FF    IC  input_detect\|Add1~32\|cin " "     5.421      0.000 FF    IC  input_detect\|Add1~32\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.471      0.050 FR  CELL  input_detect\|Add1~32\|cout " "     5.471      0.050 FR  CELL  input_detect\|Add1~32\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.471      0.000 RR    IC  input_detect\|Add1~34\|cin " "     5.471      0.000 RR    IC  input_detect\|Add1~34\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.521      0.050 RF  CELL  input_detect\|Add1~34\|cout " "     5.521      0.050 RF  CELL  input_detect\|Add1~34\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.521      0.000 FF    IC  input_detect\|Add1~36\|cin " "     5.521      0.000 FF    IC  input_detect\|Add1~36\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.571      0.050 FR  CELL  input_detect\|Add1~36\|cout " "     5.571      0.050 FR  CELL  input_detect\|Add1~36\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.571      0.000 RR    IC  input_detect\|Add1~38\|cin " "     5.571      0.000 RR    IC  input_detect\|Add1~38\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.621      0.050 RF  CELL  input_detect\|Add1~38\|cout " "     5.621      0.050 RF  CELL  input_detect\|Add1~38\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.621      0.000 FF    IC  input_detect\|Add1~40\|cin " "     5.621      0.000 FF    IC  input_detect\|Add1~40\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.671      0.050 FR  CELL  input_detect\|Add1~40\|cout " "     5.671      0.050 FR  CELL  input_detect\|Add1~40\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.671      0.000 RR    IC  input_detect\|Add1~42\|cin " "     5.671      0.000 RR    IC  input_detect\|Add1~42\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.079      0.408 RR  CELL  input_detect\|Add1~42\|combout " "     6.079      0.408 RR  CELL  input_detect\|Add1~42\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.614      0.535 RR    IC  input_detect\|count~2\|datad " "     6.614      0.535 RR    IC  input_detect\|count~2\|datad" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.733      0.119 RR  CELL  input_detect\|count~2\|combout " "     6.733      0.119 RR  CELL  input_detect\|count~2\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.733      0.000 RR    IC  input_detect\|\\horizontal:count\[21\]\|d " "     6.733      0.000 RR    IC  input_detect\|\\horizontal:count\[21\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.800      0.067 RR  CELL  input_detect:input_detect\|\\horizontal:count\[21\] " "     6.800      0.067 RR  CELL  input_detect:input_detect\|\\horizontal:count\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.730      8.730           latch edge time " "     8.730      8.730           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.027      0.297  R        clock network delay " "     9.027      0.297  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.264      0.237           clock pessimism removed " "     9.264      0.237           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.244     -0.020           clock uncertainty " "     9.244     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.259      0.015     uTsu  input_detect:input_detect\|\\horizontal:count\[21\] " "     9.259      0.015     uTsu  input_detect:input_detect\|\\horizontal:count\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.800 " "Data Arrival Time  :     6.800" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.259 " "Data Required Time :     9.259" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.459  " "Slack              :     2.459 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385570 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.498 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.498" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385577 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385577 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385577 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.498  " "Path #1: Setup slack is 2.498 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|SdrRoutineSeq\[7\] " "From Node    : sdram:inst1\|SdrRoutineSeq\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sdram:inst1\|SdrRoutine.SdrRoutine_Init " "To Node      : sdram:inst1\|SdrRoutine.SdrRoutine_Init" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.759      0.668  R        clock network delay " "     1.759      0.668  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.939      0.180     uTco  sdram:inst1\|SdrRoutineSeq\[7\] " "     1.939      0.180     uTco  sdram:inst1\|SdrRoutineSeq\[7\]" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.939      0.000 RR  CELL  inst1\|SdrRoutineSeq\[7\]\|q " "     1.939      0.000 RR  CELL  inst1\|SdrRoutineSeq\[7\]\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.568      0.629 RR    IC  inst1\|process_0~2\|dataa " "     2.568      0.629 RR    IC  inst1\|process_0~2\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.894      0.326 RF  CELL  inst1\|process_0~2\|combout " "     2.894      0.326 RF  CELL  inst1\|process_0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.136      0.242 FF    IC  inst1\|Equal6~0\|dataa " "     3.136      0.242 FF    IC  inst1\|Equal6~0\|dataa" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 192 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.405      0.269 FF  CELL  inst1\|Equal6~0\|combout " "     3.405      0.269 FF  CELL  inst1\|Equal6~0\|combout" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 192 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.650      0.245 FF    IC  inst1\|Equal14~0\|datab " "     3.650      0.245 FF    IC  inst1\|Equal14~0\|datab" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 264 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.957      0.307 FF  CELL  inst1\|Equal14~0\|combout " "     3.957      0.307 FF  CELL  inst1\|Equal14~0\|combout" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 264 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.774      0.817 FF    IC  inst1\|pixelOut\[7\]~1\|datac " "     4.774      0.817 FF    IC  inst1\|pixelOut\[7\]~1\|datac" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.976      0.202 FR  CELL  inst1\|pixelOut\[7\]~1\|combout " "     4.976      0.202 FR  CELL  inst1\|pixelOut\[7\]~1\|combout" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 85 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.475      0.499 RR    IC  inst1\|Selector3~14\|datad " "     5.475      0.499 RR    IC  inst1\|Selector3~14\|datad" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.594      0.119 RR  CELL  inst1\|Selector3~14\|combout " "     5.594      0.119 RR  CELL  inst1\|Selector3~14\|combout" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.779      0.185 RR    IC  inst1\|Selector3~16\|dataa " "     5.779      0.185 RR    IC  inst1\|Selector3~16\|dataa" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.035      0.256 RR  CELL  inst1\|Selector3~16\|combout " "     6.035      0.256 RR  CELL  inst1\|Selector3~16\|combout" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.523      0.488 RR    IC  inst1\|Selector3~19\|datac " "     6.523      0.488 RR    IC  inst1\|Selector3~19\|datac" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.743      0.220 RR  CELL  inst1\|Selector3~19\|combout " "     6.743      0.220 RR  CELL  inst1\|Selector3~19\|combout" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.548      0.805 RR    IC  inst1\|Selector4~0\|dataa " "     7.548      0.805 RR    IC  inst1\|Selector4~0\|dataa" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.852      0.304 RF  CELL  inst1\|Selector4~0\|combout " "     7.852      0.304 RF  CELL  inst1\|Selector4~0\|combout" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 98 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.852      0.000 FF    IC  inst1\|SdrRoutine.SdrRoutine_Init\|d " "     7.852      0.000 FF    IC  inst1\|SdrRoutine.SdrRoutine_Init\|d" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 75 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.930      0.078 FF  CELL  sdram:inst1\|SdrRoutine.SdrRoutine_Init " "     7.930      0.078 FF  CELL  sdram:inst1\|SdrRoutine.SdrRoutine_Init" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 75 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.114      0.293  R        clock network delay " "    10.114      0.293  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.433      0.319           clock pessimism removed " "    10.433      0.319           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.413     -0.020           clock uncertainty " "    10.413     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.428      0.015     uTsu  sdram:inst1\|SdrRoutine.SdrRoutine_Init " "    10.428      0.015     uTsu  sdram:inst1\|SdrRoutine.SdrRoutine_Init" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 75 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.930 " "Data Arrival Time  :     7.930" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.428 " "Data Required Time :    10.428" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.498  " "Slack              :     2.498 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385579 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.088 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.088" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385582 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385582 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385582 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.088  " "Path #1: Setup slack is 14.088 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|barcolor\[2\] " "From Node    : vgaout:inst\|barcolor\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : VGAB0 " "To Node      : VGAB0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.268      0.268  R        clock network delay " "     0.268      0.268  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.448      0.180     uTco  vgaout:inst\|barcolor\[2\] " "     0.448      0.180     uTco  vgaout:inst\|barcolor\[2\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.448      0.000 RR  CELL  inst\|barcolor\[2\]\|q " "     0.448      0.000 RR  CELL  inst\|barcolor\[2\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.641      0.193 RR    IC  inst\|vga_out\[2\]~4\|datac " "     0.641      0.193 RR    IC  inst\|vga_out\[2\]~4\|datac" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.861      0.220 RR  CELL  inst\|vga_out\[2\]~4\|combout " "     0.861      0.220 RR  CELL  inst\|vga_out\[2\]~4\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.089      1.228 RR    IC  VGAB0~output\|i " "     2.089      1.228 RR    IC  VGAB0~output\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.122      4.033 RR  CELL  VGAB0~output\|o " "     6.122      4.033 RR  CELL  VGAB0~output\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.122      0.000 RR  CELL  VGAB0 " "     6.122      0.000 RR  CELL  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.009     -2.991  R        clock network delay " "    22.009     -2.991  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.230      0.221           clock pessimism removed " "    22.230      0.221           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.210     -0.020           clock uncertainty " "    22.210     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.210     -2.000  R  oExt  VGAB0 " "    20.210     -2.000  R  oExt  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.122 " "Data Arrival Time  :     6.122" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.210 " "Data Required Time :    20.210" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.088  " "Slack              :    14.088 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385584 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385586 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385586 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385586 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.312  " "Path #1: Hold slack is 0.312 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|\\horizontal:count\[19\] " "From Node    : input_detect:input_detect\|\\horizontal:count\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\horizontal:count\[19\] " "To Node      : input_detect:input_detect\|\\horizontal:count\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.297      0.297  R        clock network delay " "     0.297      0.297  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.477      0.180     uTco  input_detect:input_detect\|\\horizontal:count\[19\] " "     0.477      0.180     uTco  input_detect:input_detect\|\\horizontal:count\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.477      0.000 FF  CELL  input_detect\|\\horizontal:count\[19\]\|q " "     0.477      0.000 FF  CELL  input_detect\|\\horizontal:count\[19\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.477      0.000 FF    IC  input_detect\|count~8\|datac " "     0.477      0.000 FF    IC  input_detect\|count~8\|datac" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.751      0.274 FF  CELL  input_detect\|count~8\|combout " "     0.751      0.274 FF  CELL  input_detect\|count~8\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.751      0.000 FF    IC  input_detect\|\\horizontal:count\[19\]\|d " "     0.751      0.000 FF    IC  input_detect\|\\horizontal:count\[19\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.808      0.057 FF  CELL  input_detect:input_detect\|\\horizontal:count\[19\] " "     0.808      0.057 FF  CELL  input_detect:input_detect\|\\horizontal:count\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.671      0.671  R        clock network delay " "     0.671      0.671  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.352     -0.319           clock pessimism removed " "     0.352     -0.319           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.352      0.000           clock uncertainty " "     0.352      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.496      0.144      uTh  input_detect:input_detect\|\\horizontal:count\[19\] " "     0.496      0.144      uTh  input_detect:input_detect\|\\horizontal:count\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.808 " "Data Arrival Time  :     0.808" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.496 " "Data Required Time :     0.496" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.312  " "Slack              :     0.312 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385587 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385593 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385593 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.312  " "Path #1: Hold slack is 0.312 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : counter:inst3\|\\count:bitcount\[2\] " "From Node    : counter:inst3\|\\count:bitcount\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : counter:inst3\|\\count:bitcount\[2\] " "To Node      : counter:inst3\|\\count:bitcount\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.384      0.293  R        clock network delay " "     1.384      0.293  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.564      0.180     uTco  counter:inst3\|\\count:bitcount\[2\] " "     1.564      0.180     uTco  counter:inst3\|\\count:bitcount\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.564      0.000 FF  CELL  inst3\|\\count:bitcount\[2\]\|q " "     1.564      0.000 FF  CELL  inst3\|\\count:bitcount\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.564      0.000 FF    IC  inst3\|Add0~1\|datac " "     1.564      0.000 FF    IC  inst3\|Add0~1\|datac" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/altera/15.0/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.838      0.274 FF  CELL  inst3\|Add0~1\|combout " "     1.838      0.274 FF  CELL  inst3\|Add0~1\|combout" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "c:/altera/15.0/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1244 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.838      0.000 FF    IC  inst3\|\\count:bitcount\[2\]\|d " "     1.838      0.000 FF    IC  inst3\|\\count:bitcount\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.895      0.057 FF  CELL  counter:inst3\|\\count:bitcount\[2\] " "     1.895      0.057 FF  CELL  counter:inst3\|\\count:bitcount\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.758      0.667  R        clock network delay " "     1.758      0.667  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.439     -0.319           clock pessimism removed " "     1.439     -0.319           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.439      0.000           clock uncertainty " "     1.439      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.583      0.144      uTh  counter:inst3\|\\count:bitcount\[2\] " "     1.583      0.144      uTh  counter:inst3\|\\count:bitcount\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.895 " "Data Arrival Time  :     1.895" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.583 " "Data Required Time :     1.583" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.312  " "Slack              :     0.312 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385594 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385597 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385597 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385597 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.312  " "Path #1: Hold slack is 0.312 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|\\bar:posy\[2\] " "From Node    : vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|\\bar:posy\[2\] " "To Node      : vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.094     -0.094  R        clock network delay " "    -0.094     -0.094  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.086      0.180     uTco  vgaout:inst\|\\bar:posy\[2\] " "     0.086      0.180     uTco  vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.086      0.000 FF  CELL  inst\|\\bar:posy\[2\]\|q " "     0.086      0.000 FF  CELL  inst\|\\bar:posy\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.086      0.000 FF    IC  inst\|posy~5\|datac " "     0.086      0.000 FF    IC  inst\|posy~5\|datac" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 167 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.360      0.274 FF  CELL  inst\|posy~5\|combout " "     0.360      0.274 FF  CELL  inst\|posy~5\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 167 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.360      0.000 FF    IC  inst\|\\bar:posy\[2\]\|d " "     0.360      0.000 FF    IC  inst\|\\bar:posy\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.417      0.057 FF  CELL  vgaout:inst\|\\bar:posy\[2\] " "     0.417      0.057 FF  CELL  vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.264      0.264  R        clock network delay " "     0.264      0.264  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.039     -0.303           clock pessimism removed " "    -0.039     -0.303           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.039      0.000           clock uncertainty " "    -0.039      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.105      0.144      uTh  vgaout:inst\|\\bar:posy\[2\] " "     0.105      0.144      uTh  vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.417 " "Data Arrival Time  :     0.417" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.105 " "Data Required Time :     0.105" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.312  " "Slack              :     0.312 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385599 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.698 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.698" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385600 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385600 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.698  " "Path #1: Recovery slack is 6.698 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|rowLoadAck " "From Node    : sdram:inst1\|rowLoadAck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|load_req " "To Node      : vgaout:inst\|load_req" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.759      0.668  R        clock network delay " "     1.759      0.668  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.939      0.180     uTco  sdram:inst1\|rowLoadAck " "     1.939      0.180     uTco  sdram:inst1\|rowLoadAck" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.939      0.000 FF  CELL  inst1\|rowLoadAck\|q " "     1.939      0.000 FF  CELL  inst1\|rowLoadAck\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.099      1.160 FF    IC  inst\|load_req\|clrn " "     3.099      1.160 FF    IC  inst\|load_req\|clrn" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.713      0.614 FR  CELL  vgaout:inst\|load_req " "     3.713      0.614 FR  CELL  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.111      0.290  R        clock network delay " "    10.111      0.290  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.416      0.305           clock pessimism removed " "    10.416      0.305           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.396     -0.020           clock uncertainty " "    10.396     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.411      0.015     uTsu  vgaout:inst\|load_req " "    10.411      0.015     uTsu  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.713 " "Data Arrival Time  :     3.713" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.411 " "Data Required Time :    10.411" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.698  " "Slack              :     6.698 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385602 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.636 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.636" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385604 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385604 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385604 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.636  " "Path #1: Removal slack is 1.636 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|rowLoadAck " "From Node    : sdram:inst1\|rowLoadAck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|load_req " "To Node      : vgaout:inst\|load_req" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.386      0.295  R        clock network delay " "     1.386      0.295  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.566      0.180     uTco  sdram:inst1\|rowLoadAck " "     1.566      0.180     uTco  sdram:inst1\|rowLoadAck" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.566      0.000 RR  CELL  inst1\|rowLoadAck\|q " "     1.566      0.000 RR  CELL  inst1\|rowLoadAck\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.660      1.094 RR    IC  inst\|load_req\|clrn " "     2.660      1.094 RR    IC  inst\|load_req\|clrn" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.229      0.569 RF  CELL  vgaout:inst\|load_req " "     3.229      0.569 RF  CELL  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.754      0.663  R        clock network delay " "     1.754      0.663  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.449     -0.305           clock pessimism removed " "     1.449     -0.305           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.449      0.000           clock uncertainty " "     1.449      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.593      0.144      uTh  vgaout:inst\|load_req " "     1.593      0.144      uTh  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.229 " "Data Arrival Time  :     3.229" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.593 " "Data Required Time :     1.593" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.636  " "Slack              :     1.636 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385605 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.106 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.106" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385607 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385607 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385607 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385607 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.106  " "Path #1: slack is 4.106 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "Node             : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      5.456           launch edge time " "     5.456      5.456           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           source latency " "     5.456      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           CLOCK_50 " "     5.456      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000 RR    IC  CLOCK_50~input\|i " "     5.456      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.915      0.459 RR  CELL  CLOCK_50~input\|o " "     5.915      0.459 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.993      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     7.993      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.081     -4.912 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     3.081     -4.912 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.081      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     3.081      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.749      1.668 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     4.749      1.668 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.749      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     4.749      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.650      0.901 FF    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0 " "     5.650      0.901 FF    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.437      0.787 FF  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "     6.437      0.787 FF  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      9.821           launch edge time " "     9.821      9.821           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           source latency " "     9.821      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           CLOCK_50 " "     9.821      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000 RR    IC  CLOCK_50~input\|i " "     9.821      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.280      0.459 RR  CELL  CLOCK_50~input\|o " "    10.280      0.459 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.275      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    12.275      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.209     -5.066 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     7.209     -5.066 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.209      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     7.209      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.827      1.618 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     8.827      1.618 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.827      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     8.827      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.683      0.856 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0 " "     9.683      0.856 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.396      0.713 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "    10.396      0.713 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.773      0.377           clock pessimism removed " "    10.773      0.377           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.336 " "Actual Width     :     4.336" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.106 " "Slack            :     4.106" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385609 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.112 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.112" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385610 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385610 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385610 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385610 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.112  " "Path #1: slack is 4.112 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : input_detect:input_detect\|\\vertical:peak\[0\] " "Node             : input_detect:input_detect\|\\vertical:peak\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.459      0.459 RR  CELL  CLOCK_50~input\|o " "     0.459      0.459 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.537      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     2.537      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.375     -4.912 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -2.375     -4.912 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.375      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -2.375      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.690      1.685 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    -0.690      1.685 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.690      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    -0.690      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.204      0.894 RR    IC  input_detect\|\\vertical:peak\[0\]\|clk " "     0.204      0.894 RR    IC  input_detect\|\\vertical:peak\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.674      0.470 RR  CELL  input_detect:input_detect\|\\vertical:peak\[0\] " "     0.674      0.470 RR  CELL  input_detect:input_detect\|\\vertical:peak\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      4.365           launch edge time " "     4.365      4.365           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           source latency " "     4.365      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           CLOCK_50 " "     4.365      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000 RR    IC  CLOCK_50~input\|i " "     4.365      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.824      0.459 RR  CELL  CLOCK_50~input\|o " "     4.824      0.459 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.819      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     6.819      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.753     -5.066 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     1.753     -5.066 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.753      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     1.753      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.354      1.601 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "     3.354      1.601 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.354      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "     3.354      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.217      0.863 FF    IC  input_detect\|\\vertical:peak\[0\]\|clk " "     4.217      0.863 FF    IC  input_detect\|\\vertical:peak\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.629      0.412 FF  CELL  input_detect:input_detect\|\\vertical:peak\[0\] " "     4.629      0.412 FF  CELL  input_detect:input_detect\|\\vertical:peak\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.002      0.373           clock pessimism removed " "     5.002      0.373           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.328 " "Actual Width     :     4.328" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.112 " "Slack            :     4.112" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385613 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.708 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.708" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385614 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385614 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385614 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385614 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.708  " "Path #1: slack is 9.708 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Node             : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.708      0.708 FF  CELL  CLOCK_50~input\|o " "    10.708      0.708 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.763      2.055 FF    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    12.763      2.055 FF    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.914     -4.849 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     7.914     -4.849 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.914      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     7.914      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.459      0.459 RR  CELL  CLOCK_50~input\|o " "    20.459      0.459 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.454      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    22.454      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.388     -5.066 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    17.388     -5.066 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.388      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    17.388      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.622      0.234           clock pessimism removed " "    17.622      0.234           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.708 " "Actual Width     :     9.708" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.708 " "Slack            :     9.708" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385616 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.243 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.243" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385617 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385617 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385617 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385617 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.243  " "Path #1: slack is 12.243 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : vgaout:inst\|barcolor\[10\] " "Node             : vgaout:inst\|barcolor\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.459      0.459 RR  CELL  CLOCK_50~input\|o " "     0.459      0.459 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.142      1.683 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     2.142      1.683 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.770     -4.912 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -2.770     -4.912 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.770      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -2.770      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.080      1.690 RR    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    -1.080      1.690 RR    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.080      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    -1.080      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.201      0.879 RR    IC  inst\|barcolor\[10\]\|clk " "    -0.201      0.879 RR    IC  inst\|barcolor\[10\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.269      0.470 RR  CELL  vgaout:inst\|barcolor\[10\] " "     0.269      0.470 RR  CELL  vgaout:inst\|barcolor\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLOCK_50 " "    12.500      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 RR    IC  CLOCK_50~input\|i " "    12.500      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.959      0.459 RR  CELL  CLOCK_50~input\|o " "    12.959      0.459 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.575      1.616 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    14.575      1.616 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.509     -5.066 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     9.509     -5.066 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.509      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     9.509      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.113      1.604 FF    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    11.113      1.604 FF    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.113      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    11.113      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.959      0.846 FF    IC  inst\|barcolor\[10\]\|clk " "    11.959      0.846 FF    IC  inst\|barcolor\[10\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.371      0.412 FF  CELL  vgaout:inst\|barcolor\[10\] " "    12.371      0.412 FF  CELL  vgaout:inst\|barcolor\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.728      0.357           clock pessimism removed " "    12.728      0.357           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.459 " "Actual Width     :    12.459" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.243 " "Slack            :    12.243" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385619 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1453711385621 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.655 " "Worst-case setup slack is 3.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.655               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.655               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.266               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.266               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.667               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.667               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711385824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.171 " "Worst-case hold slack is 0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.171               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.186               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711385838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.387 " "Worst-case recovery slack is 7.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.387               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.387               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711385848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.987 " "Worst-case removal slack is 0.987" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.987               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.987               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711385858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.112 " "Worst-case minimum pulse width slack is 4.112" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.112               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.112               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.149               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.149               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.416               0.000 CLOCK_50  " "    9.416               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.256               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.256               0.000 pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1453711385867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1453711385867 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.655 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.655" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386115 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386115 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.655  " "Path #1: Setup slack is 3.655 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FP1 " "From Node    : FP1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\horizontal:count\[21\] " "To Node      : input_detect:input_detect\|\\horizontal:count\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -1.747     -1.747  R        clock network delay " "    -1.747     -1.747  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.253      2.000  F  iExt  FP1 " "     0.253      2.000  F  iExt  FP1" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.253      0.000 FF    IC  FP1~input\|i " "     0.253      0.000 FF    IC  FP1~input\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.957      0.704 FF  CELL  FP1~input\|o " "     0.957      0.704 FF  CELL  FP1~input\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 144 -56 120 160 "FP1" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.831      1.874 FF    IC  input_detect\|horizontal~2\|datac " "     2.831      1.874 FF    IC  input_detect\|horizontal~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.964      0.133 FF  CELL  input_detect\|horizontal~2\|combout " "     2.964      0.133 FF  CELL  input_detect\|horizontal~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.153      0.189 FF    IC  input_detect\|count~0\|datad " "     3.153      0.189 FF    IC  input_detect\|count~0\|datad" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.216      0.063 FF  CELL  input_detect\|count~0\|combout " "     3.216      0.063 FF  CELL  input_detect\|count~0\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.715      0.499 FF    IC  input_detect\|Add1~2\|dataa " "     3.715      0.499 FF    IC  input_detect\|Add1~2\|dataa" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.965      0.250 FR  CELL  input_detect\|Add1~2\|cout " "     3.965      0.250 FR  CELL  input_detect\|Add1~2\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.965      0.000 RR    IC  input_detect\|Add1~4\|cin " "     3.965      0.000 RR    IC  input_detect\|Add1~4\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.999      0.034 RF  CELL  input_detect\|Add1~4\|cout " "     3.999      0.034 RF  CELL  input_detect\|Add1~4\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.999      0.000 FF    IC  input_detect\|Add1~6\|cin " "     3.999      0.000 FF    IC  input_detect\|Add1~6\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.033      0.034 FR  CELL  input_detect\|Add1~6\|cout " "     4.033      0.034 FR  CELL  input_detect\|Add1~6\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.033      0.000 RR    IC  input_detect\|Add1~8\|cin " "     4.033      0.000 RR    IC  input_detect\|Add1~8\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.067      0.034 RF  CELL  input_detect\|Add1~8\|cout " "     4.067      0.034 RF  CELL  input_detect\|Add1~8\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.067      0.000 FF    IC  input_detect\|Add1~10\|cin " "     4.067      0.000 FF    IC  input_detect\|Add1~10\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.101      0.034 FR  CELL  input_detect\|Add1~10\|cout " "     4.101      0.034 FR  CELL  input_detect\|Add1~10\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.101      0.000 RR    IC  input_detect\|Add1~12\|cin " "     4.101      0.000 RR    IC  input_detect\|Add1~12\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.135      0.034 RF  CELL  input_detect\|Add1~12\|cout " "     4.135      0.034 RF  CELL  input_detect\|Add1~12\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.135      0.000 FF    IC  input_detect\|Add1~14\|cin " "     4.135      0.000 FF    IC  input_detect\|Add1~14\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.169      0.034 FR  CELL  input_detect\|Add1~14\|cout " "     4.169      0.034 FR  CELL  input_detect\|Add1~14\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.169      0.000 RR    IC  input_detect\|Add1~16\|cin " "     4.169      0.000 RR    IC  input_detect\|Add1~16\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.203      0.034 RF  CELL  input_detect\|Add1~16\|cout " "     4.203      0.034 RF  CELL  input_detect\|Add1~16\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.203      0.000 FF    IC  input_detect\|Add1~18\|cin " "     4.203      0.000 FF    IC  input_detect\|Add1~18\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.237      0.034 FR  CELL  input_detect\|Add1~18\|cout " "     4.237      0.034 FR  CELL  input_detect\|Add1~18\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.237      0.000 RR    IC  input_detect\|Add1~20\|cin " "     4.237      0.000 RR    IC  input_detect\|Add1~20\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.271      0.034 RF  CELL  input_detect\|Add1~20\|cout " "     4.271      0.034 RF  CELL  input_detect\|Add1~20\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.271      0.000 FF    IC  input_detect\|Add1~22\|cin " "     4.271      0.000 FF    IC  input_detect\|Add1~22\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.305      0.034 FR  CELL  input_detect\|Add1~22\|cout " "     4.305      0.034 FR  CELL  input_detect\|Add1~22\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.305      0.000 RR    IC  input_detect\|Add1~24\|cin " "     4.305      0.000 RR    IC  input_detect\|Add1~24\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.339      0.034 RF  CELL  input_detect\|Add1~24\|cout " "     4.339      0.034 RF  CELL  input_detect\|Add1~24\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.339      0.000 FF    IC  input_detect\|Add1~26\|cin " "     4.339      0.000 FF    IC  input_detect\|Add1~26\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.373      0.034 FR  CELL  input_detect\|Add1~26\|cout " "     4.373      0.034 FR  CELL  input_detect\|Add1~26\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.373      0.000 RR    IC  input_detect\|Add1~28\|cin " "     4.373      0.000 RR    IC  input_detect\|Add1~28\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.407      0.034 RF  CELL  input_detect\|Add1~28\|cout " "     4.407      0.034 RF  CELL  input_detect\|Add1~28\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.407      0.000 FF    IC  input_detect\|Add1~30\|cin " "     4.407      0.000 FF    IC  input_detect\|Add1~30\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.441      0.034 FR  CELL  input_detect\|Add1~30\|cout " "     4.441      0.034 FR  CELL  input_detect\|Add1~30\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.441      0.000 RR    IC  input_detect\|Add1~32\|cin " "     4.441      0.000 RR    IC  input_detect\|Add1~32\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.475      0.034 RF  CELL  input_detect\|Add1~32\|cout " "     4.475      0.034 RF  CELL  input_detect\|Add1~32\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.475      0.000 FF    IC  input_detect\|Add1~34\|cin " "     4.475      0.000 FF    IC  input_detect\|Add1~34\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.509      0.034 FR  CELL  input_detect\|Add1~34\|cout " "     4.509      0.034 FR  CELL  input_detect\|Add1~34\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.509      0.000 RR    IC  input_detect\|Add1~36\|cin " "     4.509      0.000 RR    IC  input_detect\|Add1~36\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.543      0.034 RF  CELL  input_detect\|Add1~36\|cout " "     4.543      0.034 RF  CELL  input_detect\|Add1~36\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.543      0.000 FF    IC  input_detect\|Add1~38\|cin " "     4.543      0.000 FF    IC  input_detect\|Add1~38\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.577      0.034 FR  CELL  input_detect\|Add1~38\|cout " "     4.577      0.034 FR  CELL  input_detect\|Add1~38\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.577      0.000 RR    IC  input_detect\|Add1~40\|cin " "     4.577      0.000 RR    IC  input_detect\|Add1~40\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.611      0.034 RF  CELL  input_detect\|Add1~40\|cout " "     4.611      0.034 RF  CELL  input_detect\|Add1~40\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.611      0.000 FF    IC  input_detect\|Add1~42\|cin " "     4.611      0.000 FF    IC  input_detect\|Add1~42\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.815      0.204 FF  CELL  input_detect\|Add1~42\|combout " "     4.815      0.204 FF  CELL  input_detect\|Add1~42\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.169      0.354 FF    IC  input_detect\|count~2\|datad " "     5.169      0.354 FF    IC  input_detect\|count~2\|datad" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.232      0.063 FF  CELL  input_detect\|count~2\|combout " "     5.232      0.063 FF  CELL  input_detect\|count~2\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 39 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.232      0.000 FF    IC  input_detect\|\\horizontal:count\[21\]\|d " "     5.232      0.000 FF    IC  input_detect\|\\horizontal:count\[21\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.282      0.050 FF  CELL  input_detect:input_detect\|\\horizontal:count\[21\] " "     5.282      0.050 FF  CELL  input_detect:input_detect\|\\horizontal:count\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.730      8.730           latch edge time " "     8.730      8.730           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.787      0.057  R        clock network delay " "     8.787      0.057  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.950      0.163           clock pessimism removed " "     8.950      0.163           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.930     -0.020           clock uncertainty " "     8.930     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.937      0.007     uTsu  input_detect:input_detect\|\\horizontal:count\[21\] " "     8.937      0.007     uTsu  input_detect:input_detect\|\\horizontal:count\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.282 " "Data Arrival Time  :     5.282" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     8.937 " "Data Required Time :     8.937" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.655  " "Slack              :     3.655 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386119 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.266 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.266" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386125 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386125 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386125 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386125 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.266  " "Path #1: Setup slack is 4.266 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FP5 " "From Node    : FP5" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_datain_reg0 " "To Node      : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.656     -1.747  R        clock network delay " "    -0.656     -1.747  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.344      2.000  F  iExt  FP5 " "     1.344      2.000  F  iExt  FP5" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 208 -56 120 224 "FP5" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.344      0.000 FF    IC  FP5~input\|i " "     1.344      0.000 FF    IC  FP5~input\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 208 -56 120 224 "FP5" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.048      0.704 FF  CELL  FP5~input\|o " "     2.048      0.704 FF  CELL  FP5~input\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 208 -56 120 224 "FP5" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.381      2.333 FF    IC  inst4\|Mux45~0\|datab " "     4.381      2.333 FF    IC  inst4\|Mux45~0\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 926 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.558      0.177 FF  CELL  inst4\|Mux45~0\|combout " "     4.558      0.177 FF  CELL  inst4\|Mux45~0\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 926 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.955      0.397 FF    IC  inst4\|Mux45~1\|dataa " "     4.955      0.397 FF    IC  inst4\|Mux45~1\|dataa" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 926 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.159      0.204 FF  CELL  inst4\|Mux45~1\|combout " "     5.159      0.204 FF  CELL  inst4\|Mux45~1\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 926 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.912      0.753 FF    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|portadatain\[1\] " "     5.912      0.753 FF    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|portadatain\[1\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 270 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.962      0.050 FF  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_datain_reg0 " "     5.962      0.050 FF  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 270 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.056      0.235  R        clock network delay " "    10.056      0.235  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.219      0.163           clock pessimism removed " "    10.219      0.163           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.199     -0.020           clock uncertainty " "    10.199     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.228      0.029     uTsu  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_datain_reg0 " "    10.228      0.029     uTsu  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_datain_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 270 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.962 " "Data Arrival Time  :     5.962" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.228 " "Data Required Time :    10.228" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.266  " "Slack              :     4.266 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386127 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.667 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 16.667" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386129 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386129 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 16.667  " "Path #1: Setup slack is 16.667 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|barcolor\[2\] " "From Node    : vgaout:inst\|barcolor\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : VGAB0 " "To Node      : VGAB0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.016      0.016  R        clock network delay " "     0.016      0.016  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.121      0.105     uTco  vgaout:inst\|barcolor\[2\] " "     0.121      0.105     uTco  vgaout:inst\|barcolor\[2\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.121      0.000 RR  CELL  inst\|barcolor\[2\]\|q " "     0.121      0.000 RR  CELL  inst\|barcolor\[2\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 169 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.236      0.115 RR    IC  inst\|vga_out\[2\]~4\|datac " "     0.236      0.115 RR    IC  inst\|vga_out\[2\]~4\|datac" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.366      0.130 RR  CELL  inst\|vga_out\[2\]~4\|combout " "     0.366      0.130 RR  CELL  inst\|vga_out\[2\]~4\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.102      0.736 RR    IC  VGAB0~output\|i " "     1.102      0.736 RR    IC  VGAB0~output\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.279      3.177 RR  CELL  VGAB0~output\|o " "     4.279      3.177 RR  CELL  VGAB0~output\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.279      0.000 RR  CELL  VGAB0 " "     4.279      0.000 RR  CELL  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.814     -2.186  R        clock network delay " "    22.814     -2.186  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.966      0.152           clock pessimism removed " "    22.966      0.152           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.946     -0.020           clock uncertainty " "    22.946     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.946     -2.000  R  oExt  VGAB0 " "    20.946     -2.000  R  oExt  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.279 " "Data Arrival Time  :     4.279" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.946 " "Data Required Time :    20.946" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.667  " "Slack              :    16.667 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386131 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.171 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.171" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386136 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386136 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.171  " "Path #1: Hold slack is 0.171 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:inst4\|col_number\[1\] " "From Node    : genlock:inst4\|col_number\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "To Node      : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.145      0.054  R        clock network delay " "     1.145      0.054  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.250      0.105     uTco  genlock:inst4\|col_number\[1\] " "     1.250      0.105     uTco  genlock:inst4\|col_number\[1\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.250      0.000 RR  CELL  inst4\|col_number\[1\]\|q " "     1.250      0.000 RR  CELL  inst4\|col_number\[1\]\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 836 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.615      0.365 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|portaaddr\[1\] " "     1.615      0.365 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|portaaddr\[1\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 270 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.652      0.037 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "     1.652      0.037 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 270 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.586      0.495  R        clock network delay " "     1.586      0.495  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.377     -0.209           clock pessimism removed " "     1.377     -0.209           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.377      0.000           clock uncertainty " "     1.377      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.481      0.104      uTh  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "     1.481      0.104      uTh  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 270 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.652 " "Data Arrival Time  :     1.652" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.481 " "Data Required Time :     1.481" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.171  " "Slack              :     0.171 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386138 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.186 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.186" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386140 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386140 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386140 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.186  " "Path #1: Hold slack is 0.186 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|\\vertical:peak\[3\] " "From Node    : input_detect:input_detect\|\\vertical:peak\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\vertical:peak\[3\] " "To Node      : input_detect:input_detect\|\\vertical:peak\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.060      0.060  R        clock network delay " "     0.060      0.060  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.165      0.105     uTco  input_detect:input_detect\|\\vertical:peak\[3\] " "     0.165      0.105     uTco  input_detect:input_detect\|\\vertical:peak\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.165      0.000 RR  CELL  input_detect\|\\vertical:peak\[3\]\|q " "     0.165      0.000 RR  CELL  input_detect\|\\vertical:peak\[3\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.165      0.000 RR    IC  input_detect\|peak~5\|datac " "     0.165      0.000 RR    IC  input_detect\|peak~5\|datac" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 40 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.336      0.171 RR  CELL  input_detect\|peak~5\|combout " "     0.336      0.171 RR  CELL  input_detect\|peak~5\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 40 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.336      0.000 RR    IC  input_detect\|\\vertical:peak\[3\]\|d " "     0.336      0.000 RR    IC  input_detect\|\\vertical:peak\[3\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.367      0.031 RR  CELL  input_detect:input_detect\|\\vertical:peak\[3\] " "     0.367      0.031 RR  CELL  input_detect:input_detect\|\\vertical:peak\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.315      0.315  R        clock network delay " "     0.315      0.315  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.097     -0.218           clock pessimism removed " "     0.097     -0.218           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.097      0.000           clock uncertainty " "     0.097      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.181      0.084      uTh  input_detect:input_detect\|\\vertical:peak\[3\] " "     0.181      0.084      uTh  input_detect:input_detect\|\\vertical:peak\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.367 " "Data Arrival Time  :     0.367" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.181 " "Data Required Time :     0.181" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.186  " "Slack              :     0.186 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386141 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.186 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.186" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386144 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386144 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.186  " "Path #1: Hold slack is 0.186 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:inst\|\\bar:posy\[2\] " "From Node    : vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|\\bar:posy\[2\] " "To Node      : vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.232     -0.232  R        clock network delay " "    -0.232     -0.232  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.127      0.105     uTco  vgaout:inst\|\\bar:posy\[2\] " "    -0.127      0.105     uTco  vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.127      0.000 RR  CELL  inst\|\\bar:posy\[2\]\|q " "    -0.127      0.000 RR  CELL  inst\|\\bar:posy\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.127      0.000 RR    IC  inst\|posy~5\|datac " "    -0.127      0.000 RR    IC  inst\|posy~5\|datac" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 167 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.044      0.171 RR  CELL  inst\|posy~5\|combout " "     0.044      0.171 RR  CELL  inst\|posy~5\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 167 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.044      0.000 RR    IC  inst\|\\bar:posy\[2\]\|d " "     0.044      0.000 RR    IC  inst\|\\bar:posy\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.075      0.031 RR  CELL  vgaout:inst\|\\bar:posy\[2\] " "     0.075      0.031 RR  CELL  vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.013      0.013  R        clock network delay " "     0.013      0.013  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.195     -0.208           clock pessimism removed " "    -0.195     -0.208           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.195      0.000           clock uncertainty " "    -0.195      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.111      0.084      uTh  vgaout:inst\|\\bar:posy\[2\] " "    -0.111      0.084      uTh  vgaout:inst\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.075 " "Data Arrival Time  :     0.075" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    -0.111 " "Data Required Time :    -0.111" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.186  " "Slack              :     0.186 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386145 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.387 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.387" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386147 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386147 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386147 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.387  " "Path #1: Recovery slack is 7.387 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|rowLoadAck " "From Node    : sdram:inst1\|rowLoadAck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|load_req " "To Node      : vgaout:inst\|load_req" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.400      0.309  R        clock network delay " "     1.400      0.309  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.505      0.105     uTco  sdram:inst1\|rowLoadAck " "     1.505      0.105     uTco  sdram:inst1\|rowLoadAck" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.505      0.000 FF  CELL  inst1\|rowLoadAck\|q " "     1.505      0.000 FF  CELL  inst1\|rowLoadAck\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.291      0.786 FF    IC  inst\|load_req\|clrn " "     2.291      0.786 FF    IC  inst\|load_req\|clrn" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.682      0.391 FR  CELL  vgaout:inst\|load_req " "     2.682      0.391 FR  CELL  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.873      0.052  R        clock network delay " "     9.873      0.052  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.082      0.209           clock pessimism removed " "    10.082      0.209           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.062     -0.020           clock uncertainty " "    10.062     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.069      0.007     uTsu  vgaout:inst\|load_req " "    10.069      0.007     uTsu  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.682 " "Data Arrival Time  :     2.682" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.069 " "Data Required Time :    10.069" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.387  " "Slack              :     7.387 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386149 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.987 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.987" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386150 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386150 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386150 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.987  " "Path #1: Removal slack is 0.987 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sdram:inst1\|rowLoadAck " "From Node    : sdram:inst1\|rowLoadAck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:inst\|load_req " "To Node      : vgaout:inst\|load_req" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.145      0.054  R        clock network delay " "     1.145      0.054  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.250      0.105     uTco  sdram:inst1\|rowLoadAck " "     1.250      0.105     uTco  sdram:inst1\|rowLoadAck" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.250      0.000 RR  CELL  inst1\|rowLoadAck\|q " "     1.250      0.000 RR  CELL  inst1\|rowLoadAck\|q" {  } { { "sdram.vhd" "" { Text "C:/src/rgb2vga/vhdl/sdram.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.894      0.644 RR    IC  inst\|load_req\|clrn " "     1.894      0.644 RR    IC  inst\|load_req\|clrn" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.260      0.366 RF  CELL  vgaout:inst\|load_req " "     2.260      0.366 RF  CELL  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.398      0.307  R        clock network delay " "     1.398      0.307  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.189     -0.209           clock pessimism removed " "     1.189     -0.209           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.189      0.000           clock uncertainty " "     1.189      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.273      0.084      uTh  vgaout:inst\|load_req " "     1.273      0.084      uTh  vgaout:inst\|load_req" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.260 " "Data Arrival Time  :     2.260" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.273 " "Data Required Time :     1.273" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.987  " "Slack              :     0.987 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386152 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.112 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.112" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386154 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386154 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386154 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386154 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.112  " "Path #1: slack is 4.112 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "Node             : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      5.456           launch edge time " "     5.456      5.456           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           source latency " "     5.456      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           CLOCK_50 " "     5.456      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000 RR    IC  CLOCK_50~input\|i " "     5.456      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.609      0.153 RR  CELL  CLOCK_50~input\|o " "     5.609      0.153 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.020      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     7.020      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.709     -3.311 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     3.709     -3.311 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.709      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     3.709      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.842      1.133 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     4.842      1.133 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.842      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     4.842      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.482      0.640 FF    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0 " "     5.482      0.640 FF    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.970      0.488 FF  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "     5.970      0.488 FF  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      9.821           launch edge time " "     9.821      9.821           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           source latency " "     9.821      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           CLOCK_50 " "     9.821      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000 RR    IC  CLOCK_50~input\|i " "     9.821      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.974      0.153 RR  CELL  CLOCK_50~input\|o " "     9.974      0.153 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.329      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    11.329      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.911     -3.418 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     7.911     -3.418 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.911      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "     7.911      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.003      1.092 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "     9.003      1.092 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.003      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "     9.003      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.605      0.602 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0 " "     9.605      0.602 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.053      0.448 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "    10.053      0.448 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.312      0.259           clock pessimism removed " "    10.312      0.259           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.342 " "Actual Width     :     4.342" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.112 " "Slack            :     4.112" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386156 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.149 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.149" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386158 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386158 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386158 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.149  " "Path #1: slack is 4.149 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : input_detect:input_detect\|\\horizontal:count\[0\] " "Node             : input_detect:input_detect\|\\horizontal:count\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.153      0.153 RR  CELL  CLOCK_50~input\|o " "     0.153      0.153 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.564      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     1.564      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.747     -3.311 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -1.747     -3.311 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.747      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -1.747      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.610      1.137 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    -0.610      1.137 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.610      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    -0.610      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.017      0.627 RR    IC  input_detect\|\\horizontal:count\[0\]\|clk " "     0.017      0.627 RR    IC  input_detect\|\\horizontal:count\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.312      0.295 RR  CELL  input_detect:input_detect\|\\horizontal:count\[0\] " "     0.312      0.295 RR  CELL  input_detect:input_detect\|\\horizontal:count\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      4.365           launch edge time " "     4.365      4.365           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           source latency " "     4.365      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           CLOCK_50 " "     4.365      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000 RR    IC  CLOCK_50~input\|i " "     4.365      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.518      0.153 RR  CELL  CLOCK_50~input\|o " "     4.518      0.153 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.873      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     5.873      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.455     -3.418 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     2.455     -3.418 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.455      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     2.455      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.543      1.088 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "     3.543      1.088 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.543      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "     3.543      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.155      0.612 FF    IC  input_detect\|\\horizontal:count\[0\]\|clk " "     4.155      0.612 FF    IC  input_detect\|\\horizontal:count\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.422      0.267 FF  CELL  input_detect:input_detect\|\\horizontal:count\[0\] " "     4.422      0.267 FF  CELL  input_detect:input_detect\|\\horizontal:count\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.677      0.255           clock pessimism removed " "     4.677      0.255           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.365 " "Actual Width     :     4.365" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.149 " "Slack            :     4.149" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386160 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.416 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.416" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386161 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386161 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386161 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386161 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.416  " "Path #1: slack is 9.416 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Node             : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.704      0.704 FF  CELL  CLOCK_50~input\|o " "    10.704      0.704 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.818      1.114 FF    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    11.818      1.114 FF    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.548     -3.270 FF  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     8.548     -3.270 FF  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.548      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     8.548      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.153      0.153 RR  CELL  CLOCK_50~input\|o " "    20.153      0.153 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.232      1.079 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    21.232      1.079 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.814     -3.418 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    17.814     -3.418 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.814      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    17.814      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.964      0.150           clock pessimism removed " "    17.964      0.150           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.416 " "Actual Width     :     9.416" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.416 " "Slack            :     9.416" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386163 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.256 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 12.256" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_svga\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386165 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386165 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386165 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386165 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 12.256  " "Path #1: slack is 12.256 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           source latency " "    12.500      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000           CLOCK_50 " "    12.500      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.500      0.000 RR    IC  CLOCK_50~input\|i " "    12.500      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.653      0.153 RR  CELL  CLOCK_50~input\|o " "    12.653      0.153 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.777      1.124 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    13.777      1.124 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.466     -3.311 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    10.466     -3.311 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.466      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    10.466      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.602      1.136 FF    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    11.602      1.136 FF    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.602      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    11.602      0.000 FF  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.228      0.626 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1 " "    12.228      0.626 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.675      0.447 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "    12.675      0.447 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000     25.000           launch edge time " "    25.000     25.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           source latency " "    25.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000           CLOCK_50 " "    25.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.000      0.000 RR    IC  CLOCK_50~input\|i " "    25.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.153      0.153 RR  CELL  CLOCK_50~input\|o " "    25.153      0.153 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    26.232      1.079 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    26.232      1.079 RR    IC  pll_svga\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.814     -3.418 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    22.814     -3.418 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.814      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    22.814      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.909      1.095 RR    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    23.909      1.095 RR    IC  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.909      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    23.909      0.000 RR  CELL  pll_svga\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.502      0.593 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1 " "    24.502      0.593 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.918      0.416 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "    24.918      0.416 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.161      0.243           clock pessimism removed " "    25.161      0.243           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    12.486 " "Actual Width     :    12.486" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    12.256 " "Slack            :    12.256" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1453711386166 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1453711386555 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1453711386555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1453711386826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 25 00:43:06 2016 " "Processing ended: Mon Jan 25 00:43:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1453711386826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1453711386826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1453711386826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1453711386826 ""}
