Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Jun 21 09:53:24 2021
| Host         : DESKTOP-J3N7B01 running 64-bit major release  (build 9200)
| Command      : report_methodology -file dac_toplevel_methodology_drc_routed.rpt -pb dac_toplevel_methodology_drc_routed.pb -rpx dac_toplevel_methodology_drc_routed.rpx
| Design       : dac_toplevel
| Device       : xc7z045ffg900-2
| Speed File   : -2
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 126
+-----------+------------------+----------------------------------+------------+
| Rule      | Severity         | Description                      | Violations |
+-----------+------------------+----------------------------------+------------+
| TIMING-2  | Critical Warning | Invalid primary clock source pin | 1          |
| TIMING-17 | Critical Warning | Non-clocked sequential cell      | 54         |
| LUTAR-1   | Warning          | LUT drives async reset alert     | 1          |
| TIMING-16 | Warning          | Large setup violation            | 70         |
+-----------+------------------+----------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Critical Warning
Invalid primary clock source pin  
A primary clock CLOCK_GEN/inst/clk_in1 is created on an inappropriate pin CLOCK_GEN/inst/clk_in1. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[0].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[10].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[11].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[12].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[13].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[14].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[15].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[1].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[2].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[3].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[4].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[5].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[6].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[7].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[8].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/ODDR_GEN[9].ODDR_inst/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/RISING_EDGE_BUFFER_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/RISING_EDGE_BUFFER_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/RISING_EDGE_BUFFER_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/RISING_EDGE_BUFFER_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/RISING_EDGE_BUFFER_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/RISING_EDGE_BUFFER_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/RISING_EDGE_BUFFER_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/RISING_EDGE_BUFFER_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/RISING_EDGE_BUFFER_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/RISING_EDGE_BUFFER_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/RISING_EDGE_BUFFER_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/RISING_EDGE_BUFFER_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/RISING_EDGE_BUFFER_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/RISING_EDGE_BUFFER_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/RISING_EDGE_BUFFER_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/RISING_EDGE_BUFFER_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Critical Warning
Non-clocked sequential cell  
The clock pin DAC_INTERFACE/rising_edge_switch_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Critical Warning
Non-clocked sequential cell  
The clock pin STATE_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Critical Warning
Non-clocked sequential cell  
The clock pin STATE_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Critical Warning
Non-clocked sequential cell  
The clock pin builtin/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RDCLK is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Critical Warning
Non-clocked sequential cell  
The clock pin dac_buffer_1_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Critical Warning
Non-clocked sequential cell  
The clock pin dac_buffer_1_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Critical Warning
Non-clocked sequential cell  
The clock pin dac_buffer_1_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Critical Warning
Non-clocked sequential cell  
The clock pin dac_buffer_1_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Critical Warning
Non-clocked sequential cell  
The clock pin dac_buffer_1_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Critical Warning
Non-clocked sequential cell  
The clock pin dac_buffer_1_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Critical Warning
Non-clocked sequential cell  
The clock pin dac_buffer_1_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Critical Warning
Non-clocked sequential cell  
The clock pin dac_buffer_1_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Critical Warning
Non-clocked sequential cell  
The clock pin dac_buffer_1_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Critical Warning
Non-clocked sequential cell  
The clock pin dac_buffer_1_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Critical Warning
Non-clocked sequential cell  
The clock pin dac_buffer_1_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Critical Warning
Non-clocked sequential cell  
The clock pin dac_buffer_1_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Critical Warning
Non-clocked sequential cell  
The clock pin dac_buffer_1_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Critical Warning
Non-clocked sequential cell  
The clock pin dac_buffer_1_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Critical Warning
Non-clocked sequential cell  
The clock pin dac_buffer_1_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Critical Warning
Non-clocked sequential cell  
The clock pin dac_buffer_1_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Critical Warning
Non-clocked sequential cell  
The clock pin dac_buffer_1_we_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Critical Warning
Non-clocked sequential cell  
The clock pin rd_en_reg/C is not reached by a timing clock
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell builtin/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) builtin/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[42]/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[21] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[42]/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[22] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[42]/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[23] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.003 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[6] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.003 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[4] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[8] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.006 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[13] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.007 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[7] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.008 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[14] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.009 ns between FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[7] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.010 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult6/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[3] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[17] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[18] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[19] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.011 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[10] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.012 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[18].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[1] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.012 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[14] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.012 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[22].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[5] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.013 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[14] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.014 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[32].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[15] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.016 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[2] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.020 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[12] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.023 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[23] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.023 ns between FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[5] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.023 ns between FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[39]/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[14] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.025 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[19].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[2] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.026 ns between FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[5] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[4] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[15] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.027 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[14] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.029 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[12] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.029 ns between FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[2] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[32].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[15] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.031 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[3] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.033 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[12] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.034 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[14] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.034 ns between FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[33]/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[8] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.035 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[15] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.035 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[3] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.036 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[17].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[0] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.037 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[13] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.038 ns between FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[3] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[9] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register3/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult5/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[22] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/register4/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dpunit1/subsystem1/mult9/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[4] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.040 ns between FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[7] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.041 ns between FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[1] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.042 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[31].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[14] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.043 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/subsystem1/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[1] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.044 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[20].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[3] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.045 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[32].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[15] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.047 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/subsystem1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[12] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.048 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/linksolver/rom_wlink/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_7/ADDRARDADDR[1] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.050 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[5] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.050 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[6] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.051 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/linksolver/rom_wlink/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_7/ADDRARDADDR[5] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/linksolver/rom_wlink/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_7/ADDRARDADDR[4] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[13] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.055 ns between FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[1] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.057 ns between FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[5] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.059 ns between FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[39]/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[14] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.064 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/p_mtxrom/pmtx_row4/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay/d1.dout_i_reg[16]_psdsp_15/D (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.067 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register2/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult4/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[12] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.068 ns between FPGA_DMM/U0/fpga_dmm_struct/linksolver/w_link/subsystem/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/subsystem/mult1/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[13] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.072 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[21] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.072 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[22] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.072 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[23] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.072 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[34].bit_is_0.fdre_comp/C (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/subsystem/mult3/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[24] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.083 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/linksolver/rom_wlink/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_7/ADDRARDADDR[3] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.113 ns between FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/romllc/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK (clocked by clk_out1_clk_wiz_0) and FPGA_DMM/U0/fpga_dmm_struct/linksolver/rom_wlink/rom1/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg_7/ADDRARDADDR[6] (clocked by clk_out1_clk_wiz_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


