INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lasit/DSD_ALU/DSD_ALU.srcs/sources_1/new/FP_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lasit/DSD_ALU/DSD_ALU.srcs/sources_1/new/fp_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lasit/DSD_ALU/DSD_ALU.srcs/sources_1/new/fp_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lasit/DSD_ALU/DSD_ALU.srcs/sources_1/new/fp_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_mul
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lasit/DSD_ALU/DSD_ALU.srcs/sources_1/new/fp_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lasit/DSD_ALU/DSD_ALU.srcs/sim_1/new/test_FP_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_FP_ALU
