# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Nov 12 2023 01:58:07

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX8K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for bum2_inst_pll/PLLOUTGLOBAL
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (bum2_inst_pll/PLLOUTGLOBAL:R vs. bum2_inst_pll/PLLOUTGLOBAL:R)
		5.2::Critical Path Report for (bum2_inst_pll/PLLOUTGLOBAL:R vs. bum2_inst_pll/PLLOUTGLOBAL:F)
		5.3::Critical Path Report for (bum2_inst_pll/PLLOUTGLOBAL:F vs. bum2_inst_pll/PLLOUTGLOBAL:F)
		5.4::Critical Path Report for (bum2_inst_pll/PLLOUTGLOBAL:F vs. bum2_inst_pll/PLLOUTGLOBAL:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: reset
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: apuclk
			6.2.2::Path details for port: apureset
			6.2.3::Path details for port: cpuclk
			6.2.4::Path details for port: cpureset
		6.3::PI to PO Path Details
			6.3.1::Path details for port: led7
		6.4::Hold Times Path Details
			6.4.1::Path details for port: reset
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: apuclk
			6.5.2::Path details for port: apureset
			6.5.3::Path details for port: cpuclk
			6.5.4::Path details for port: cpureset
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: led7
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 4
Clock: PACKAGEPIN                  | N/A                    | Target: 166.67 MHz   | 
Clock: bum2_inst_pll/PLLOUTCORE    | N/A                    | Target: 2375.00 MHz  | 
Clock: bum2_inst_pll/PLLOUTGLOBAL  | Frequency: 149.42 MHz  | Target: 2375.00 MHz  | 
Clock: top|PACKAGEPIN              | N/A                    | Target: 196.85 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                Capture Clock               Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------------  --------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
bum2_inst_pll/PLLOUTGLOBAL  bum2_inst_pll/PLLOUTGLOBAL  421.053          -2581       210.526          -3136       421.053          -2146       210.526          -1156       

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase         
---------  ----------  -----------  ----------------------------  
reset      PACKAGEPIN  3866         bum2_inst_pll/PLLOUTGLOBAL:F  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase         
---------  ----------  ------------  ----------------------------  
apuclk     PACKAGEPIN  5807          bum2_inst_pll/PLLOUTGLOBAL:R  
apuclk     PACKAGEPIN  5469          bum2_inst_pll/PLLOUTGLOBAL:F  
apureset   PACKAGEPIN  5807          bum2_inst_pll/PLLOUTGLOBAL:R  
cpuclk     PACKAGEPIN  5807          bum2_inst_pll/PLLOUTGLOBAL:R  
cpuclk     PACKAGEPIN  5469          bum2_inst_pll/PLLOUTGLOBAL:F  
cpureset   PACKAGEPIN  5807          bum2_inst_pll/PLLOUTGLOBAL:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
reset              led7                7330        


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase         
---------  ----------  ----------  ----------------------------  
reset      PACKAGEPIN  -968        bum2_inst_pll/PLLOUTGLOBAL:F  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase         
---------  ----------  --------------------  ----------------------------  
apuclk     PACKAGEPIN  5267                  bum2_inst_pll/PLLOUTGLOBAL:F  
apuclk     PACKAGEPIN  5605                  bum2_inst_pll/PLLOUTGLOBAL:R  
apureset   PACKAGEPIN  5605                  bum2_inst_pll/PLLOUTGLOBAL:R  
cpuclk     PACKAGEPIN  5267                  bum2_inst_pll/PLLOUTGLOBAL:F  
cpuclk     PACKAGEPIN  5605                  bum2_inst_pll/PLLOUTGLOBAL:R  
cpureset   PACKAGEPIN  5605                  bum2_inst_pll/PLLOUTGLOBAL:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
reset              led7                6463                

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for bum2_inst_pll/PLLOUTGLOBAL
********************************************************
Clock: bum2_inst_pll/PLLOUTGLOBAL
Frequency: 149.42 MHz | Target: 2375.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : arse.divseven.counter_2_LC_31_27_4/lcout
Path End         : arse.divseven.dout_0_LC_32_28_7/ce
Capture Clock    : arse.divseven.dout_0_LC_32_28_7/clk
Setup Constraint : 211p
Path slack       : -3136p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2852

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            2469
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5988
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_31_27_4/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_31_27_4/lcout          LogicCell40_SEQ_MODE_1000    540              3519  -3136  RISE       7
I__216/I                                          LocalMux                       0              3519  -3136  RISE       1
I__216/O                                          LocalMux                     330              3848  -3136  RISE       1
I__219/I                                          InMux                          0              3848  -3136  RISE       1
I__219/O                                          InMux                        259              4108  -3136  RISE       1
arse.divseven.counter_RNI8ECT_0_LC_31_27_0/in0    LogicCell40_SEQ_MODE_0000      0              4108  -3136  RISE       1
arse.divseven.counter_RNI8ECT_0_LC_31_27_0/lcout  LogicCell40_SEQ_MODE_0000    449              4557  -3136  RISE       2
I__207/I                                          Odrv4                          0              4557  -3136  RISE       1
I__207/O                                          Odrv4                        351              4907  -3136  RISE       1
I__209/I                                          Span4Mux_s0_h                  0              4907  -3136  RISE       1
I__209/O                                          Span4Mux_s0_h                147              5055  -3136  RISE       1
I__211/I                                          LocalMux                       0              5055  -3136  RISE       1
I__211/O                                          LocalMux                     330              5384  -3136  RISE       1
I__213/I                                          CEMux                          0              5384  -3136  RISE       1
I__213/O                                          CEMux                        603              5988  -3136  RISE       1
arse.divseven.dout_0_LC_32_28_7/ce                LogicCell40_SEQ_MODE_1000      0              5988  -3136  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__238/I                                                        ClkMux                          0              2410  FALL       1
I__238/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.divseven.dout_0C/O                                      INV                             0              2641  RISE       1
arse.divseven.dout_0_LC_32_28_7/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (bum2_inst_pll/PLLOUTGLOBAL:R vs. bum2_inst_pll/PLLOUTGLOBAL:R)
*********************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_31_27_4/lcout
Path End         : arse.divseven.dout_1_LC_32_27_5/ce
Capture Clock    : arse.divseven.dout_1_LC_32_27_5/clk
Setup Constraint : 421p
Path slack       : -2580p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3400

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            2461
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5980
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_31_27_4/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_31_27_4/lcout          LogicCell40_SEQ_MODE_1000    540              3519  -2581  RISE       7
I__216/I                                          LocalMux                       0              3519  -2581  RISE       1
I__216/O                                          LocalMux                     330              3848  -2581  RISE       1
I__219/I                                          InMux                          0              3848  -2581  RISE       1
I__219/O                                          InMux                        259              4108  -2581  RISE       1
arse.divseven.counter_RNI8ECT_0_LC_31_27_0/in0    LogicCell40_SEQ_MODE_0000      0              4108  -2581  RISE       1
arse.divseven.counter_RNI8ECT_0_LC_31_27_0/lcout  LogicCell40_SEQ_MODE_0000    449              4557  -2581  RISE       2
I__208/I                                          Odrv12                         0              4557  -2581  RISE       1
I__208/O                                          Odrv12                       491              5048  -2581  RISE       1
I__210/I                                          LocalMux                       0              5048  -2581  RISE       1
I__210/O                                          LocalMux                     330              5377  -2581  RISE       1
I__212/I                                          CEMux                          0              5377  -2581  RISE       1
I__212/O                                          CEMux                        603              5980  -2581  RISE       1
arse.divseven.dout_1_LC_32_27_5/ce                LogicCell40_SEQ_MODE_1000      0              5980  -2581  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__237/I                                                        ClkMux                          0              2670  RISE       1
I__237/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_32_27_5/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1


5.2::Critical Path Report for (bum2_inst_pll/PLLOUTGLOBAL:R vs. bum2_inst_pll/PLLOUTGLOBAL:F)
*********************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_31_27_4/lcout
Path End         : arse.divseven.dout_0_LC_32_28_7/ce
Capture Clock    : arse.divseven.dout_0_LC_32_28_7/clk
Setup Constraint : 211p
Path slack       : -3136p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2852

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            2469
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5988
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_31_27_4/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_31_27_4/lcout          LogicCell40_SEQ_MODE_1000    540              3519  -3136  RISE       7
I__216/I                                          LocalMux                       0              3519  -3136  RISE       1
I__216/O                                          LocalMux                     330              3848  -3136  RISE       1
I__219/I                                          InMux                          0              3848  -3136  RISE       1
I__219/O                                          InMux                        259              4108  -3136  RISE       1
arse.divseven.counter_RNI8ECT_0_LC_31_27_0/in0    LogicCell40_SEQ_MODE_0000      0              4108  -3136  RISE       1
arse.divseven.counter_RNI8ECT_0_LC_31_27_0/lcout  LogicCell40_SEQ_MODE_0000    449              4557  -3136  RISE       2
I__207/I                                          Odrv4                          0              4557  -3136  RISE       1
I__207/O                                          Odrv4                        351              4907  -3136  RISE       1
I__209/I                                          Span4Mux_s0_h                  0              4907  -3136  RISE       1
I__209/O                                          Span4Mux_s0_h                147              5055  -3136  RISE       1
I__211/I                                          LocalMux                       0              5055  -3136  RISE       1
I__211/O                                          LocalMux                     330              5384  -3136  RISE       1
I__213/I                                          CEMux                          0              5384  -3136  RISE       1
I__213/O                                          CEMux                        603              5988  -3136  RISE       1
arse.divseven.dout_0_LC_32_28_7/ce                LogicCell40_SEQ_MODE_1000      0              5988  -3136  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__238/I                                                        ClkMux                          0              2410  FALL       1
I__238/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.divseven.dout_0C/O                                      INV                             0              2641  RISE       1
arse.divseven.dout_0_LC_32_28_7/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1


5.3::Critical Path Report for (bum2_inst_pll/PLLOUTGLOBAL:F vs. bum2_inst_pll/PLLOUTGLOBAL:F)
*********************************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuresetcount_2_LC_30_26_2/lcout
Path End         : arse.cpuclkreset_LC_31_25_7/in1
Capture Clock    : arse.cpuclkreset_LC_31_25_7/clk
Setup Constraint : 421p
Path slack       : -2146p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2662

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                            1627
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4808
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__230/I                                                        ClkMux                          0              2410  FALL       1
I__230/O                                                        ClkMux                        231              2641  FALL       1
INVarse.doingsevenC/I                                           INV                             0              2641  FALL       1
INVarse.doingsevenC/O                                           INV                             0              2641  RISE       2
arse.cpuresetcount_2_LC_30_26_2/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuresetcount_2_LC_30_26_2/lcout    LogicCell40_SEQ_MODE_1000    540              3181  -2146  RISE       4
I__112/I                                 LocalMux                       0              3181  -2146  RISE       1
I__112/O                                 LocalMux                     330              3511  -2146  RISE       1
I__115/I                                 InMux                          0              3511  -2146  RISE       1
I__115/O                                 InMux                        259              3770  -2146  RISE       1
arse.cpuclkreset_RNO_0_LC_30_25_0/in0    LogicCell40_SEQ_MODE_0000      0              3770  -2146  RISE       1
arse.cpuclkreset_RNO_0_LC_30_25_0/lcout  LogicCell40_SEQ_MODE_0000    449              4219  -2146  RISE       1
I__187/I                                 LocalMux                       0              4219  -2146  RISE       1
I__187/O                                 LocalMux                     330              4549  -2146  RISE       1
I__188/I                                 InMux                          0              4549  -2146  RISE       1
I__188/O                                 InMux                        259              4808  -2146  RISE       1
arse.cpuclkreset_LC_31_25_7/in1          LogicCell40_SEQ_MODE_1000      0              4808  -2146  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__231/I                                                        ClkMux                          0              2410  FALL       1
I__231/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuclkresetC/I                                          INV                             0              2641  FALL       1
INVarse.cpuclkresetC/O                                          INV                             0              2641  RISE       1
arse.cpuclkreset_LC_31_25_7/clk                                 LogicCell40_SEQ_MODE_1000       0              2641  RISE       1


5.4::Critical Path Report for (bum2_inst_pll/PLLOUTGLOBAL:F vs. bum2_inst_pll/PLLOUTGLOBAL:R)
*********************************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuclkreset_LC_31_25_7/lcout
Path End         : arse.io_1_preio/DOUT0(~outreg0)
Capture Clock    : arse.io_1_preio/OUTPUTCLK
Setup Constraint : 211p
Path slack       : -1156p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                   -77
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3112

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                            1087
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4268
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__231/I                                                        ClkMux                          0              2410  FALL       1
I__231/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuclkresetC/I                                          INV                             0              2641  FALL       1
INVarse.cpuclkresetC/O                                          INV                             0              2641  RISE       1
arse.cpuclkreset_LC_31_25_7/clk                                 LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuclkreset_LC_31_25_7/lcout  LogicCell40_SEQ_MODE_1000    540              3181  -1156  RISE       7
I__287/I                           Odrv4                          0              3181  -1156  RISE       1
I__287/O                           Odrv4                        351              3532  -1156  RISE       1
I__294/I                           Span4Mux_s0_h                  0              3532  -1156  RISE       1
I__294/O                           Span4Mux_s0_h                147              3679  -1156  RISE       1
I__297/I                           LocalMux                       0              3679  -1156  RISE       1
I__297/O                           LocalMux                     330              4009  -1156  RISE       1
I__298/I                           IoInMux                        0              4009  -1156  RISE       1
I__298/O                           IoInMux                      259              4268  -1156  RISE       1
arse.io_1_preio/DOUT0(~outreg0)    PRE_IO_PIN_TYPE_010101         0              4268  -1156  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__239/I                                                        ClkMux                          0              2670  RISE       1
I__239/O                                                        ClkMux                        309              2979  RISE       1
arse.io_1_preio/OUTPUTCLK                                       PRE_IO_PIN_TYPE_010101          0              2979  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: reset     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : reset
Clock Port        : PACKAGEPIN
Clock Reference   : bum2_inst_pll/PLLOUTGLOBAL:F
Setup Time        : 3866


Data Path Delay                6507
+ Setup Time                      0
- Capture Clock Path Delay    -2641
---------------------------- ------
Setup to Clock                 3866

Data Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
reset                                             top                        0      0                  RISE  1       
reset_ibuf_iopad/PACKAGEPIN:in                    IO_PAD                     0      0                  RISE  1       
reset_ibuf_iopad/DOUT                             IO_PAD                     510    510                RISE  1       
reset_ibuf_preio/PADIN                            PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
reset_ibuf_preio/DIN0                             PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__162/I                                          Odrv12                     0      1127               RISE  1       
I__162/O                                          Odrv12                     491    1618               RISE  1       
I__165/I                                          Span12Mux_h                0      1618               RISE  1       
I__165/O                                          Span12Mux_h                491    2109               RISE  1       
I__168/I                                          Span12Mux_s9_h             0      2109               RISE  1       
I__168/O                                          Span12Mux_s9_h             393    2502               RISE  1       
I__172/I                                          Sp12to4                    0      2502               RISE  1       
I__172/O                                          Sp12to4                    428    2930               RISE  1       
I__176/I                                          Span4Mux_v                 0      2930               RISE  1       
I__176/O                                          Span4Mux_v                 351    3280               RISE  1       
I__180/I                                          Span4Mux_v                 0      3280               RISE  1       
I__180/O                                          Span4Mux_v                 351    3631               RISE  1       
I__183/I                                          LocalMux                   0      3631               RISE  1       
I__183/O                                          LocalMux                   330    3961               RISE  1       
I__186/I                                          InMux                      0      3961               RISE  1       
I__186/O                                          InMux                      259    4220               RISE  1       
reset_ibuf_RNI8255_LC_31_26_4/in0                 LogicCell40_SEQ_MODE_0000  0      4220               RISE  1       
reset_ibuf_RNI8255_LC_31_26_4/lcout               LogicCell40_SEQ_MODE_0000  449    4669               RISE  5       
I__153/I                                          LocalMux                   0      4669               RISE  1       
I__153/O                                          LocalMux                   330    4999               RISE  1       
I__157/I                                          InMux                      0      4999               RISE  1       
I__157/O                                          InMux                      259    5258               RISE  1       
arse.cpuresetcount_nesr_RNO_0_3_LC_30_25_3/in3    LogicCell40_SEQ_MODE_0000  0      5258               RISE  1       
arse.cpuresetcount_nesr_RNO_0_3_LC_30_25_3/lcout  LogicCell40_SEQ_MODE_0000  316    5574               RISE  1       
I__140/I                                          LocalMux                   0      5574               RISE  1       
I__140/O                                          LocalMux                   330    5903               RISE  1       
I__141/I                                          CEMux                      0      5903               RISE  1       
I__141/O                                          CEMux                      603    6507               RISE  1       
arse.cpuresetcount_nesr_3_LC_30_24_4/ce           LogicCell40_SEQ_MODE_1000  0      6507               RISE  1       

Capture Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  FALL  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  FALL  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      460    460                FALL  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      460                FALL  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  1873   2333                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2333               FALL  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__226/I                                                            GlobalMux                   0      2333               FALL  1       
I__226/O                                                            GlobalMux                   77     2410               FALL  1       
I__227/I                                                            ClkMux                      0      2410               FALL  1       
I__227/O                                                            ClkMux                      231    2641               FALL  1       
INVarse.cpuresetcount_nesr_3C/I                                     INV                         0      2641               FALL  1       
INVarse.cpuresetcount_nesr_3C/O                                     INV                         0      2641               RISE  1       
arse.cpuresetcount_nesr_3_LC_30_24_4/clk                            LogicCell40_SEQ_MODE_1000   0      2641               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: apuclk    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : apuclk
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:R
Clock to Out Delay : 5807


Launch Clock Path Delay        2979
+ Clock To Q Delay              140
+ Data Path Delay              2688
---------------------------- ------
Clock To Out Delay             5807

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__226/I                                                            GlobalMux                   0      2516               RISE  1       
I__226/O                                                            GlobalMux                   154    2670               RISE  1       
I__241/I                                                            ClkMux                      0      2670               RISE  1       
I__241/O                                                            ClkMux                      309    2979               RISE  1       
arse.divseven.io_0_preio/OUTPUTCLK                                  PRE_IO_PIN_TYPE_100001      0      2979               RISE  1       

Data Path
pin name                                     model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------  ----------------------  -----  -----------------  ----  ------  
arse.divseven.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001  140    3119               FALL  1       
arse.divseven.io_0_iopad/DIN                 IO_PAD                  0      3119               FALL  1       
arse.divseven.io_0_iopad/PACKAGEPIN:out      IO_PAD                  2688   5807               FALL  1       
apuclk                                       top                     0      5807               FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : apuclk
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:F
Clock to Out Delay : 5469


Launch Clock Path Delay        2641
+ Clock To Q Delay              140
+ Data Path Delay              2688
---------------------------- ------
Clock To Out Delay             5469

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  FALL  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  FALL  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      460    460                FALL  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      460                FALL  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  1873   2333                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2333               FALL  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__226/I                                                            GlobalMux                   0      2333               FALL  1       
I__226/O                                                            GlobalMux                   77     2410               FALL  1       
I__241/I                                                            ClkMux                      0      2410               FALL  1       
I__241/O                                                            ClkMux                      231    2641               FALL  1       
arse.divseven.io_0_preio/OUTPUTCLK                                  PRE_IO_PIN_TYPE_100001      0      2641               FALL  1       

Data Path
pin name                                     model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------  ----------------------  -----  -----------------  ----  ------  
arse.divseven.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001  140    2781               FALL  1       
arse.divseven.io_0_iopad/DIN                 IO_PAD                  0      2781               FALL  1       
arse.divseven.io_0_iopad/PACKAGEPIN:out      IO_PAD                  2688   5469               FALL  1       
apuclk                                       top                     0      5469               FALL  1       

6.2.2::Path details for port: apureset  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : apureset
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:R
Clock to Out Delay : 5807


Launch Clock Path Delay        2979
+ Clock To Q Delay              140
+ Data Path Delay              2688
---------------------------- ------
Clock To Out Delay             5807

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__226/I                                                            GlobalMux                   0      2516               RISE  1       
I__226/O                                                            GlobalMux                   154    2670               RISE  1       
I__242/I                                                            ClkMux                      0      2670               RISE  1       
I__242/O                                                            ClkMux                      309    2979               RISE  1       
arse.io_0_preio/OUTPUTCLK                                           PRE_IO_PIN_TYPE_010101      0      2979               RISE  1       

Data Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
arse.io_0_preio/PADOUT(~outreg0)  PRE_IO_PIN_TYPE_010101  140    3119               FALL  1       
arse.io_0_iopad/DIN               IO_PAD                  0      3119               FALL  1       
arse.io_0_iopad/PACKAGEPIN:out    IO_PAD                  2688   5807               FALL  1       
apureset                          top                     0      5807               FALL  1       

6.2.3::Path details for port: cpuclk    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : cpuclk
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:R
Clock to Out Delay : 5807


Launch Clock Path Delay        2979
+ Clock To Q Delay              140
+ Data Path Delay              2688
---------------------------- ------
Clock To Out Delay             5807

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__226/I                                                            GlobalMux                   0      2516               RISE  1       
I__226/O                                                            GlobalMux                   154    2670               RISE  1       
I__235/I                                                            ClkMux                      0      2670               RISE  1       
I__235/O                                                            ClkMux                      309    2979               RISE  1       
arse.diveight.io_0_preio/OUTPUTCLK                                  PRE_IO_PIN_TYPE_100001      0      2979               RISE  1       

Data Path
pin name                                     model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------  ----------------------  -----  -----------------  ----  ------  
arse.diveight.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001  140    3119               FALL  1       
arse.diveight.io_0_iopad/DIN                 IO_PAD                  0      3119               FALL  1       
arse.diveight.io_0_iopad/PACKAGEPIN:out      IO_PAD                  2688   5807               FALL  1       
cpuclk                                       top                     0      5807               FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : cpuclk
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:F
Clock to Out Delay : 5469


Launch Clock Path Delay        2641
+ Clock To Q Delay              140
+ Data Path Delay              2688
---------------------------- ------
Clock To Out Delay             5469

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  FALL  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  FALL  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      460    460                FALL  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      460                FALL  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  1873   2333                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2333               FALL  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__226/I                                                            GlobalMux                   0      2333               FALL  1       
I__226/O                                                            GlobalMux                   77     2410               FALL  1       
I__235/I                                                            ClkMux                      0      2410               FALL  1       
I__235/O                                                            ClkMux                      231    2641               FALL  1       
arse.diveight.io_0_preio/OUTPUTCLK                                  PRE_IO_PIN_TYPE_100001      0      2641               FALL  1       

Data Path
pin name                                     model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------  ----------------------  -----  -----------------  ----  ------  
arse.diveight.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001  140    2781               FALL  1       
arse.diveight.io_0_iopad/DIN                 IO_PAD                  0      2781               FALL  1       
arse.diveight.io_0_iopad/PACKAGEPIN:out      IO_PAD                  2688   5469               FALL  1       
cpuclk                                       top                     0      5469               FALL  1       

6.2.4::Path details for port: cpureset  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : cpureset
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:R
Clock to Out Delay : 5807


Launch Clock Path Delay        2979
+ Clock To Q Delay              140
+ Data Path Delay              2688
---------------------------- ------
Clock To Out Delay             5807

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__226/I                                                            GlobalMux                   0      2516               RISE  1       
I__226/O                                                            GlobalMux                   154    2670               RISE  1       
I__239/I                                                            ClkMux                      0      2670               RISE  1       
I__239/O                                                            ClkMux                      309    2979               RISE  1       
arse.io_1_preio/OUTPUTCLK                                           PRE_IO_PIN_TYPE_010101      0      2979               RISE  1       

Data Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
arse.io_1_preio/PADOUT(~outreg0)  PRE_IO_PIN_TYPE_010101  140    3119               FALL  1       
arse.io_1_iopad/DIN               IO_PAD                  0      3119               FALL  1       
arse.io_1_iopad/PACKAGEPIN:out    IO_PAD                  2688   5807               FALL  1       
cpureset                          top                     0      5807               FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: led7      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : led7
Input Port       : reset
Pad to Pad Delay : 7330

Pad to Pad Path
pin name                        model name              delay  cummulative delay  edge  Fanout  
------------------------------  ----------------------  -----  -----------------  ----  ------  
reset                           top                     0      0                  RISE  1       
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  RISE  1       
reset_ibuf_iopad/DOUT           IO_PAD                  760    760                RISE  1       
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      760                RISE  1       
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001  617    1377               RISE  1       
I__161/I                        Odrv4                   0      1377               RISE  1       
I__161/O                        Odrv4                   351    1728               RISE  1       
I__164/I                        IoSpan4Mux              0      1728               RISE  1       
I__164/O                        IoSpan4Mux              288    2015               RISE  1       
I__167/I                        LocalMux                0      2015               RISE  1       
I__167/O                        LocalMux                330    2345               RISE  1       
I__170/I                        IoInMux                 0      2345               RISE  1       
I__170/O                        IoInMux                 259    2605               RISE  1       
led7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      2605               RISE  1       
led7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  2237   4842               FALL  1       
led7_obuf_iopad/DIN             IO_PAD                  0      4842               FALL  1       
led7_obuf_iopad/PACKAGEPIN:out  IO_PAD                  2488   7330               FALL  1       
led7                            top                     0      7330               FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: reset     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : reset
Clock Port        : PACKAGEPIN
Clock Reference   : bum2_inst_pll/PLLOUTGLOBAL:F
Hold Time         : -968


Capture Clock Path Delay       2641
+ Hold  Time                      0
- Data Path Delay             -3609
---------------------------- ------
Hold Time                      -968

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
reset                               top                        0      0                  FALL  1       
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  FALL  1       
reset_ibuf_iopad/DOUT               IO_PAD                     460    460                FALL  1       
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__162/I                            Odrv12                     0      923                FALL  1       
I__162/O                            Odrv12                     540    1463               FALL  1       
I__165/I                            Span12Mux_h                0      1463               FALL  1       
I__165/O                            Span12Mux_h                540    2003               FALL  1       
I__168/I                            Span12Mux_s9_h             0      2003               FALL  1       
I__168/O                            Span12Mux_s9_h             435    2438               FALL  1       
I__171/I                            Sp12to4                    0      2438               FALL  1       
I__171/O                            Sp12to4                    449    2887               FALL  1       
I__174/I                            Span4Mux_s1_v              0      2887               FALL  1       
I__174/O                            Span4Mux_s1_v              196    3083               FALL  1       
I__178/I                            LocalMux                   0      3083               FALL  1       
I__178/O                            LocalMux                   309    3392               FALL  1       
I__181/I                            InMux                      0      3392               FALL  1       
I__181/O                            InMux                      217    3609               FALL  1       
arse.apuresetoutreg_LC_29_32_6/in3  LogicCell40_SEQ_MODE_1000  0      3609               FALL  1       

Capture Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  FALL  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  FALL  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      460    460                FALL  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      460                FALL  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  1873   2333                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2333               FALL  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__226/I                                                            GlobalMux                   0      2333               FALL  1       
I__226/O                                                            GlobalMux                   77     2410               FALL  1       
I__240/I                                                            ClkMux                      0      2410               FALL  1       
I__240/O                                                            ClkMux                      231    2641               FALL  1       
INVarse.apuresetoutregC/I                                           INV                         0      2641               FALL  1       
INVarse.apuresetoutregC/O                                           INV                         0      2641               RISE  1       
arse.apuresetoutreg_LC_29_32_6/clk                                  LogicCell40_SEQ_MODE_1000   0      2641               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: apuclk    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : apuclk
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:F
Clock to Out Delay : 5267


Launch Clock Path Delay        2641
+ Clock To Q Delay              112
+ Data Path Delay              2514
---------------------------- ------
Clock To Out Delay             5267

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  FALL  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  FALL  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      460    460                FALL  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      460                FALL  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  1873   2333                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2333               FALL  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__226/I                                                            GlobalMux                   0      2333               FALL  1       
I__226/O                                                            GlobalMux                   77     2410               FALL  1       
I__241/I                                                            ClkMux                      0      2410               FALL  1       
I__241/O                                                            ClkMux                      231    2641               FALL  1       
arse.divseven.io_0_preio/OUTPUTCLK                                  PRE_IO_PIN_TYPE_100001      0      2641               FALL  1       

Data Path
pin name                                     model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------  ----------------------  -----  -----------------  ----  ------  
arse.divseven.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001  112    2753               RISE  1       
arse.divseven.io_0_iopad/DIN                 IO_PAD                  0      2753               RISE  1       
arse.divseven.io_0_iopad/PACKAGEPIN:out      IO_PAD                  2514   5267               RISE  1       
apuclk                                       top                     0      5267               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : apuclk
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:R
Clock to Out Delay : 5605


Launch Clock Path Delay        2979
+ Clock To Q Delay              112
+ Data Path Delay              2514
---------------------------- ------
Clock To Out Delay             5605

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__226/I                                                            GlobalMux                   0      2516               RISE  1       
I__226/O                                                            GlobalMux                   154    2670               RISE  1       
I__241/I                                                            ClkMux                      0      2670               RISE  1       
I__241/O                                                            ClkMux                      309    2979               RISE  1       
arse.divseven.io_0_preio/OUTPUTCLK                                  PRE_IO_PIN_TYPE_100001      0      2979               RISE  1       

Data Path
pin name                                     model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------  ----------------------  -----  -----------------  ----  ------  
arse.divseven.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001  112    3091               RISE  1       
arse.divseven.io_0_iopad/DIN                 IO_PAD                  0      3091               RISE  1       
arse.divseven.io_0_iopad/PACKAGEPIN:out      IO_PAD                  2514   5605               RISE  1       
apuclk                                       top                     0      5605               RISE  1       

6.5.2::Path details for port: apureset  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : apureset
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:R
Clock to Out Delay : 5605


Launch Clock Path Delay        2979
+ Clock To Q Delay              112
+ Data Path Delay              2514
---------------------------- ------
Clock To Out Delay             5605

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__226/I                                                            GlobalMux                   0      2516               RISE  1       
I__226/O                                                            GlobalMux                   154    2670               RISE  1       
I__242/I                                                            ClkMux                      0      2670               RISE  1       
I__242/O                                                            ClkMux                      309    2979               RISE  1       
arse.io_0_preio/OUTPUTCLK                                           PRE_IO_PIN_TYPE_010101      0      2979               RISE  1       

Data Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
arse.io_0_preio/PADOUT(~outreg0)  PRE_IO_PIN_TYPE_010101  112    3091               RISE  1       
arse.io_0_iopad/DIN               IO_PAD                  0      3091               RISE  1       
arse.io_0_iopad/PACKAGEPIN:out    IO_PAD                  2514   5605               RISE  1       
apureset                          top                     0      5605               RISE  1       

6.5.3::Path details for port: cpuclk    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : cpuclk
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:F
Clock to Out Delay : 5267


Launch Clock Path Delay        2641
+ Clock To Q Delay              112
+ Data Path Delay              2514
---------------------------- ------
Clock To Out Delay             5267

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  FALL  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  FALL  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      460    460                FALL  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      460                FALL  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  1873   2333                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2333               FALL  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__226/I                                                            GlobalMux                   0      2333               FALL  1       
I__226/O                                                            GlobalMux                   77     2410               FALL  1       
I__235/I                                                            ClkMux                      0      2410               FALL  1       
I__235/O                                                            ClkMux                      231    2641               FALL  1       
arse.diveight.io_0_preio/OUTPUTCLK                                  PRE_IO_PIN_TYPE_100001      0      2641               FALL  1       

Data Path
pin name                                     model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------  ----------------------  -----  -----------------  ----  ------  
arse.diveight.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001  112    2753               RISE  1       
arse.diveight.io_0_iopad/DIN                 IO_PAD                  0      2753               RISE  1       
arse.diveight.io_0_iopad/PACKAGEPIN:out      IO_PAD                  2514   5267               RISE  1       
cpuclk                                       top                     0      5267               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : cpuclk
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:R
Clock to Out Delay : 5605


Launch Clock Path Delay        2979
+ Clock To Q Delay              112
+ Data Path Delay              2514
---------------------------- ------
Clock To Out Delay             5605

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__226/I                                                            GlobalMux                   0      2516               RISE  1       
I__226/O                                                            GlobalMux                   154    2670               RISE  1       
I__235/I                                                            ClkMux                      0      2670               RISE  1       
I__235/O                                                            ClkMux                      309    2979               RISE  1       
arse.diveight.io_0_preio/OUTPUTCLK                                  PRE_IO_PIN_TYPE_100001      0      2979               RISE  1       

Data Path
pin name                                     model name              delay  cummulative delay  edge  Fanout  
-------------------------------------------  ----------------------  -----  -----------------  ----  ------  
arse.diveight.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001  112    3091               RISE  1       
arse.diveight.io_0_iopad/DIN                 IO_PAD                  0      3091               RISE  1       
arse.diveight.io_0_iopad/PACKAGEPIN:out      IO_PAD                  2514   5605               RISE  1       
cpuclk                                       top                     0      5605               RISE  1       

6.5.4::Path details for port: cpureset  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : cpureset
Clock Port         : PACKAGEPIN
Clock Reference    : bum2_inst_pll/PLLOUTGLOBAL:R
Clock to Out Delay : 5605


Launch Clock Path Delay        2979
+ Clock To Q Delay              112
+ Data Path Delay              2514
---------------------------- ------
Clock To Out Delay             5605

Launch Clock Path
pin name                                                            model name                  delay  cummulative delay  edge  Fanout  
------------------------------------------------------------------  --------------------------  -----  -----------------  ----  ------  
PACKAGEPIN                                                          top                         0      0                  RISE  1       
bum2_inst_iopad/PACKAGEPIN:in                                       IO_PAD                      0      0                  RISE  1       
bum2_inst_iopad/DOUT                                                IO_PAD                      510    510                RISE  1       
bum2_inst_pll/PLLIN                                                 PLL40_FEEDBACK_PATH_SIMPLE  0      510                RISE  1       
bum2_inst_pll/PLLOUTGLOBAL                                          PLL40_FEEDBACK_PATH_SIMPLE  2006   2516                             
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                      PLL40_FEEDBACK_PATH_SIMPLE  0      2516               RISE  1       
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__226/I                                                            GlobalMux                   0      2516               RISE  1       
I__226/O                                                            GlobalMux                   154    2670               RISE  1       
I__239/I                                                            ClkMux                      0      2670               RISE  1       
I__239/O                                                            ClkMux                      309    2979               RISE  1       
arse.io_1_preio/OUTPUTCLK                                           PRE_IO_PIN_TYPE_010101      0      2979               RISE  1       

Data Path
pin name                          model name              delay  cummulative delay  edge  Fanout  
--------------------------------  ----------------------  -----  -----------------  ----  ------  
arse.io_1_preio/PADOUT(~outreg0)  PRE_IO_PIN_TYPE_010101  112    3091               RISE  1       
arse.io_1_iopad/DIN               IO_PAD                  0      3091               RISE  1       
arse.io_1_iopad/PACKAGEPIN:out    IO_PAD                  2514   5605               RISE  1       
cpureset                          top                     0      5605               RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: led7      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : led7
Input Port       : reset
Pad to Pad Delay : 6463

Pad to Pad Path
pin name                        model name              delay  cummulative delay  edge  Fanout  
------------------------------  ----------------------  -----  -----------------  ----  ------  
reset                           top                     0      0                  FALL  1       
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  FALL  1       
reset_ibuf_iopad/DOUT           IO_PAD                  460    460                FALL  1       
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      460                FALL  1       
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001  463    923                FALL  1       
I__161/I                        Odrv4                   0      923                FALL  1       
I__161/O                        Odrv4                   372    1295               FALL  1       
I__164/I                        IoSpan4Mux              0      1295               FALL  1       
I__164/O                        IoSpan4Mux              323    1617               FALL  1       
I__167/I                        LocalMux                0      1617               FALL  1       
I__167/O                        LocalMux                309    1926               FALL  1       
I__170/I                        IoInMux                 0      1926               FALL  1       
I__170/O                        IoInMux                 217    2143               FALL  1       
led7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001  0      2143               FALL  1       
led7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001  2006   4149               RISE  1       
led7_obuf_iopad/DIN             IO_PAD                  0      4149               RISE  1       
led7_obuf_iopad/PACKAGEPIN:out  IO_PAD                  2314   6463               RISE  1       
led7                            top                     0      6463               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_31_27_4/lcout
Path End         : arse.divseven.dout_0_LC_32_28_7/ce
Capture Clock    : arse.divseven.dout_0_LC_32_28_7/clk
Setup Constraint : 211p
Path slack       : -3136p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2852

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            2469
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5988
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_31_27_4/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_31_27_4/lcout          LogicCell40_SEQ_MODE_1000    540              3519  -3136  RISE       7
I__216/I                                          LocalMux                       0              3519  -3136  RISE       1
I__216/O                                          LocalMux                     330              3848  -3136  RISE       1
I__219/I                                          InMux                          0              3848  -3136  RISE       1
I__219/O                                          InMux                        259              4108  -3136  RISE       1
arse.divseven.counter_RNI8ECT_0_LC_31_27_0/in0    LogicCell40_SEQ_MODE_0000      0              4108  -3136  RISE       1
arse.divseven.counter_RNI8ECT_0_LC_31_27_0/lcout  LogicCell40_SEQ_MODE_0000    449              4557  -3136  RISE       2
I__207/I                                          Odrv4                          0              4557  -3136  RISE       1
I__207/O                                          Odrv4                        351              4907  -3136  RISE       1
I__209/I                                          Span4Mux_s0_h                  0              4907  -3136  RISE       1
I__209/O                                          Span4Mux_s0_h                147              5055  -3136  RISE       1
I__211/I                                          LocalMux                       0              5055  -3136  RISE       1
I__211/O                                          LocalMux                     330              5384  -3136  RISE       1
I__213/I                                          CEMux                          0              5384  -3136  RISE       1
I__213/O                                          CEMux                        603              5988  -3136  RISE       1
arse.divseven.dout_0_LC_32_28_7/ce                LogicCell40_SEQ_MODE_1000      0              5988  -3136  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__238/I                                                        ClkMux                          0              2410  FALL       1
I__238/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.divseven.dout_0C/O                                      INV                             0              2641  RISE       1
arse.divseven.dout_0_LC_32_28_7/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_31_27_4/lcout
Path End         : arse.divseven.dout_1_LC_32_27_5/ce
Capture Clock    : arse.divseven.dout_1_LC_32_27_5/clk
Setup Constraint : 421p
Path slack       : -2580p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3400

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            2461
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5980
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_31_27_4/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_31_27_4/lcout          LogicCell40_SEQ_MODE_1000    540              3519  -2581  RISE       7
I__216/I                                          LocalMux                       0              3519  -2581  RISE       1
I__216/O                                          LocalMux                     330              3848  -2581  RISE       1
I__219/I                                          InMux                          0              3848  -2581  RISE       1
I__219/O                                          InMux                        259              4108  -2581  RISE       1
arse.divseven.counter_RNI8ECT_0_LC_31_27_0/in0    LogicCell40_SEQ_MODE_0000      0              4108  -2581  RISE       1
arse.divseven.counter_RNI8ECT_0_LC_31_27_0/lcout  LogicCell40_SEQ_MODE_0000    449              4557  -2581  RISE       2
I__208/I                                          Odrv12                         0              4557  -2581  RISE       1
I__208/O                                          Odrv12                       491              5048  -2581  RISE       1
I__210/I                                          LocalMux                       0              5048  -2581  RISE       1
I__210/O                                          LocalMux                     330              5377  -2581  RISE       1
I__212/I                                          CEMux                          0              5377  -2581  RISE       1
I__212/O                                          CEMux                        603              5980  -2581  RISE       1
arse.divseven.dout_1_LC_32_27_5/ce                LogicCell40_SEQ_MODE_1000      0              5980  -2581  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__237/I                                                        ClkMux                          0              2670  RISE       1
I__237/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_32_27_5/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuresetcount_2_LC_30_26_2/lcout
Path End         : arse.cpuclkreset_LC_31_25_7/in1
Capture Clock    : arse.cpuclkreset_LC_31_25_7/clk
Setup Constraint : 421p
Path slack       : -2146p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2662

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                            1627
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4808
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__230/I                                                        ClkMux                          0              2410  FALL       1
I__230/O                                                        ClkMux                        231              2641  FALL       1
INVarse.doingsevenC/I                                           INV                             0              2641  FALL       1
INVarse.doingsevenC/O                                           INV                             0              2641  RISE       2
arse.cpuresetcount_2_LC_30_26_2/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuresetcount_2_LC_30_26_2/lcout    LogicCell40_SEQ_MODE_1000    540              3181  -2146  RISE       4
I__112/I                                 LocalMux                       0              3181  -2146  RISE       1
I__112/O                                 LocalMux                     330              3511  -2146  RISE       1
I__115/I                                 InMux                          0              3511  -2146  RISE       1
I__115/O                                 InMux                        259              3770  -2146  RISE       1
arse.cpuclkreset_RNO_0_LC_30_25_0/in0    LogicCell40_SEQ_MODE_0000      0              3770  -2146  RISE       1
arse.cpuclkreset_RNO_0_LC_30_25_0/lcout  LogicCell40_SEQ_MODE_0000    449              4219  -2146  RISE       1
I__187/I                                 LocalMux                       0              4219  -2146  RISE       1
I__187/O                                 LocalMux                     330              4549  -2146  RISE       1
I__188/I                                 InMux                          0              4549  -2146  RISE       1
I__188/O                                 InMux                        259              4808  -2146  RISE       1
arse.cpuclkreset_LC_31_25_7/in1          LogicCell40_SEQ_MODE_1000      0              4808  -2146  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__231/I                                                        ClkMux                          0              2410  FALL       1
I__231/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuclkresetC/I                                          INV                             0              2641  FALL       1
INVarse.cpuclkresetC/O                                          INV                             0              2641  RISE       1
arse.cpuclkreset_LC_31_25_7/clk                                 LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_31_27_4/lcout
Path End         : arse.divseven.seven_LC_30_27_2/ce
Capture Clock    : arse.divseven.seven_LC_30_27_2/clk
Setup Constraint : 421p
Path slack       : -2090p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3400

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1971
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5490
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_31_27_4/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_31_27_4/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -2581  RISE       7
I__216/I                                  LocalMux                       0              3519  -2581  RISE       1
I__216/O                                  LocalMux                     330              3848  -2581  RISE       1
I__220/I                                  InMux                          0              3848  -2090  RISE       1
I__220/O                                  InMux                        259              4108  -2090  RISE       1
arse.divseven.seven_RNO_LC_31_27_2/in0    LogicCell40_SEQ_MODE_0000      0              4108  -2090  RISE       1
arse.divseven.seven_RNO_LC_31_27_2/lcout  LogicCell40_SEQ_MODE_0000    449              4557  -2090  RISE       1
I__149/I                                  LocalMux                       0              4557  -2090  RISE       1
I__149/O                                  LocalMux                     330              4886  -2090  RISE       1
I__150/I                                  CEMux                          0              4886  -2090  RISE       1
I__150/O                                  CEMux                        603              5490  -2090  RISE       1
arse.divseven.seven_LC_30_27_2/ce         LogicCell40_SEQ_MODE_1000      0              5490  -2090  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__233/I                                                        ClkMux                          0              2670  RISE       1
I__233/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_30_27_2/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuresetcount_0_LC_30_25_5/lcout
Path End         : arse.cpuresetcount_nesr_3_LC_30_24_4/ce
Capture Clock    : arse.cpuresetcount_nesr_3_LC_30_24_4/clk
Setup Constraint : 421p
Path slack       : -2090p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3062

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                            1971
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5152
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__228/I                                                        ClkMux                          0              2410  FALL       1
I__228/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_0C/I                                      INV                             0              2641  FALL       1
INVarse.cpuresetcount_0C/O                                      INV                             0              2641  RISE       2
arse.cpuresetcount_0_LC_30_25_5/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuresetcount_0_LC_30_25_5/lcout             LogicCell40_SEQ_MODE_1000    540              3181  -2090  RISE       6
I__121/I                                          LocalMux                       0              3181  -2090  RISE       1
I__121/O                                          LocalMux                     330              3511  -2090  RISE       1
I__125/I                                          InMux                          0              3511  -2090  RISE       1
I__125/O                                          InMux                        259              3770  -2090  RISE       1
arse.cpuresetcount_nesr_RNO_0_3_LC_30_25_3/in0    LogicCell40_SEQ_MODE_0000      0              3770  -2090  RISE       1
arse.cpuresetcount_nesr_RNO_0_3_LC_30_25_3/lcout  LogicCell40_SEQ_MODE_0000    449              4219  -2090  RISE       1
I__140/I                                          LocalMux                       0              4219  -2090  RISE       1
I__140/O                                          LocalMux                     330              4549  -2090  RISE       1
I__141/I                                          CEMux                          0              4549  -2090  RISE       1
I__141/O                                          CEMux                        603              5152  -2090  RISE       1
arse.cpuresetcount_nesr_3_LC_30_24_4/ce           LogicCell40_SEQ_MODE_1000      0              5152  -2090  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__227/I                                                        ClkMux                          0              2410  FALL       1
I__227/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_nesr_3C/I                                 INV                             0              2641  FALL       1
INVarse.cpuresetcount_nesr_3C/O                                 INV                             0              2641  RISE       1
arse.cpuresetcount_nesr_3_LC_30_24_4/clk                        LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuresetcount_2_LC_30_26_2/lcout
Path End         : arse.doingseven_LC_30_26_0/in3
Capture Clock    : arse.doingseven_LC_30_26_0/clk
Setup Constraint : 421p
Path slack       : -2019p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2789

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                            1627
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4808
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__230/I                                                        ClkMux                          0              2410  FALL       1
I__230/O                                                        ClkMux                        231              2641  FALL       1
INVarse.doingsevenC/I                                           INV                             0              2641  FALL       1
INVarse.doingsevenC/O                                           INV                             0              2641  RISE       2
arse.cpuresetcount_2_LC_30_26_2/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuresetcount_2_LC_30_26_2/lcout   LogicCell40_SEQ_MODE_1000    540              3181  -2146  RISE       4
I__112/I                                LocalMux                       0              3181  -2146  RISE       1
I__112/O                                LocalMux                     330              3511  -2146  RISE       1
I__116/I                                InMux                          0              3511  -2020  RISE       1
I__116/O                                InMux                        259              3770  -2020  RISE       1
arse.doingseven_RNO_0_LC_30_25_2/in0    LogicCell40_SEQ_MODE_0000      0              3770  -2020  RISE       1
arse.doingseven_RNO_0_LC_30_25_2/lcout  LogicCell40_SEQ_MODE_0000    449              4219  -2020  RISE       1
I__138/I                                LocalMux                       0              4219  -2020  RISE       1
I__138/O                                LocalMux                     330              4549  -2020  RISE       1
I__139/I                                InMux                          0              4549  -2020  RISE       1
I__139/O                                InMux                        259              4808  -2020  RISE       1
arse.doingseven_LC_30_26_0/in3          LogicCell40_SEQ_MODE_1000      0              4808  -2020  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__230/I                                                        ClkMux                          0              2410  FALL       1
I__230/O                                                        ClkMux                        231              2641  FALL       1
INVarse.doingsevenC/I                                           INV                             0              2641  FALL       1
INVarse.doingsevenC/O                                           INV                             0              2641  RISE       2
arse.doingseven_LC_30_26_0/clk                                  LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_2_LC_32_24_5/lcout
Path End         : arse.diveight.dout_0_LC_32_25_4/in3
Capture Clock    : arse.diveight.dout_0_LC_32_25_4/clk
Setup Constraint : 211p
Path slack       : -1530p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2578

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__232/I                                                        ClkMux                          0              2670  RISE       1
I__232/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_32_24_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_2_LC_32_24_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1530  RISE       3
I__280/I                                  LocalMux                       0              3519  -1530  RISE       1
I__280/O                                  LocalMux                     330              3848  -1530  RISE       1
I__282/I                                  InMux                          0              3848  -1530  RISE       1
I__282/O                                  InMux                        259              4108  -1530  RISE       1
arse.diveight.dout_0_LC_32_25_4/in3       LogicCell40_SEQ_MODE_1000      0              4108  -1530  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__234/I                                                        ClkMux                          0              2410  FALL       1
I__234/O                                                        ClkMux                        231              2641  FALL       1
INVarse.diveight.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.diveight.dout_0C/O                                      INV                             0              2641  RISE       1
arse.diveight.dout_0_LC_32_25_4/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_31_27_4/lcout
Path End         : arse.divseven.dout_0_LC_32_28_7/in3
Capture Clock    : arse.divseven.dout_0_LC_32_28_7/clk
Setup Constraint : 211p
Path slack       : -1530p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2578

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_31_27_4/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_31_27_4/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -3136  RISE       7
I__217/I                                  LocalMux                       0              3519  -1530  RISE       1
I__217/O                                  LocalMux                     330              3848  -1530  RISE       1
I__224/I                                  InMux                          0              3848  -1530  RISE       1
I__224/O                                  InMux                        259              4108  -1530  RISE       1
arse.divseven.dout_0_LC_32_28_7/in3       LogicCell40_SEQ_MODE_1000      0              4108  -1530  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__238/I                                                        ClkMux                          0              2410  FALL       1
I__238/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.divseven.dout_0C/O                                      INV                             0              2641  RISE       1
arse.divseven.dout_0_LC_32_28_7/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.seven_LC_30_27_2/lcout
Path End         : arse.divseven.dout_1_LC_32_27_5/in2
Capture Clock    : arse.divseven.dout_1_LC_32_27_5/clk
Setup Constraint : 421p
Path slack       : -1431p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -372
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3028

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             940
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4459
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__233/I                                                        ClkMux                          0              2670  RISE       1
I__233/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_30_27_2/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.seven_LC_30_27_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -2447  RISE       6
I__255/I                              Odrv4                          0              3519  -1431  RISE       1
I__255/O                              Odrv4                        351              3869  -1431  RISE       1
I__261/I                              LocalMux                       0              3869  -1431  RISE       1
I__261/O                              LocalMux                     330              4199  -1431  RISE       1
I__265/I                              InMux                          0              4199  -1431  RISE       1
I__265/O                              InMux                        259              4459  -1431  RISE       1
I__266/I                              CascadeMux                     0              4459  -1431  RISE       1
I__266/O                              CascadeMux                     0              4459  -1431  RISE       1
arse.divseven.dout_1_LC_32_27_5/in2   LogicCell40_SEQ_MODE_1000      0              4459  -1431  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__237/I                                                        ClkMux                          0              2670  RISE       1
I__237/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_32_27_5/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuresetcount_2_LC_30_26_2/lcout
Path End         : arse.cpuresetcount_nesr_3_LC_30_24_4/in2
Capture Clock    : arse.cpuresetcount_nesr_3_LC_30_24_4/clk
Setup Constraint : 421p
Path slack       : -1430p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                  -372
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2691

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             940
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4121
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__230/I                                                        ClkMux                          0              2410  FALL       1
I__230/O                                                        ClkMux                        231              2641  FALL       1
INVarse.doingsevenC/I                                           INV                             0              2641  FALL       1
INVarse.doingsevenC/O                                           INV                             0              2641  RISE       2
arse.cpuresetcount_2_LC_30_26_2/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuresetcount_2_LC_30_26_2/lcout     LogicCell40_SEQ_MODE_1000    540              3181  -2146  RISE       4
I__113/I                                  Odrv4                          0              3181  -1431  RISE       1
I__113/O                                  Odrv4                        351              3532  -1431  RISE       1
I__117/I                                  LocalMux                       0              3532  -1431  RISE       1
I__117/O                                  LocalMux                     330              3862  -1431  RISE       1
I__119/I                                  InMux                          0              3862  -1431  RISE       1
I__119/O                                  InMux                        259              4121  -1431  RISE       1
I__120/I                                  CascadeMux                     0              4121  -1431  RISE       1
I__120/O                                  CascadeMux                     0              4121  -1431  RISE       1
arse.cpuresetcount_nesr_3_LC_30_24_4/in2  LogicCell40_SEQ_MODE_1000      0              4121  -1431  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__227/I                                                        ClkMux                          0              2410  FALL       1
I__227/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_nesr_3C/I                                 INV                             0              2641  FALL       1
INVarse.cpuresetcount_nesr_3C/O                                 INV                             0              2641  RISE       1
arse.cpuresetcount_nesr_3_LC_30_24_4/clk                        LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.dout_1_LC_32_27_5/lcout
Path End         : arse.divseven.io_0_preio/DOUT1(~outddrreg)
Capture Clock    : arse.divseven.io_0_preio/OUTPUTCLK
Setup Constraint : 211p
Path slack       : -1333p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                   -77
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2775

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__237/I                                                        ClkMux                          0              2670  RISE       1
I__237/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_32_27_5/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.dout_1_LC_32_27_5/lcout       LogicCell40_SEQ_MODE_1000    540              3519  -1333  RISE       1
I__243/I                                    LocalMux                       0              3519  -1333  RISE       1
I__243/O                                    LocalMux                     330              3848  -1333  RISE       1
I__244/I                                    IoInMux                        0              3848  -1333  RISE       1
I__244/O                                    IoInMux                      259              4108  -1333  RISE       1
arse.divseven.io_0_preio/DOUT1(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              4108  -1333  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__241/I                                                        ClkMux                          0              2410  FALL       1
I__241/O                                                        ClkMux                        231              2641  FALL       1
arse.divseven.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2641  FALL       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.dout_1_LC_32_24_1/lcout
Path End         : arse.diveight.io_0_preio/DOUT1(~outddrreg)
Capture Clock    : arse.diveight.io_0_preio/OUTPUTCLK
Setup Constraint : 211p
Path slack       : -1333p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                   -77
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2775

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__232/I                                                        ClkMux                          0              2670  RISE       1
I__232/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.dout_1_LC_32_24_1/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.dout_1_LC_32_24_1/lcout       LogicCell40_SEQ_MODE_1000    540              3519  -1333  RISE       1
I__312/I                                    LocalMux                       0              3519  -1333  RISE       1
I__312/O                                    LocalMux                     330              3848  -1333  RISE       1
I__313/I                                    IoInMux                        0              3848  -1333  RISE       1
I__313/O                                    IoInMux                      259              4108  -1333  RISE       1
arse.diveight.io_0_preio/DOUT1(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              4108  -1333  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__235/I                                                        ClkMux                          0              2410  FALL       1
I__235/O                                                        ClkMux                        231              2641  FALL       1
arse.diveight.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2641  FALL       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuresetcount_0_LC_30_25_5/lcout
Path End         : arse.cpuresetcount_0_LC_30_25_5/in0
Capture Clock    : arse.cpuresetcount_0_LC_30_25_5/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2592

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3770
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__228/I                                                        ClkMux                          0              2410  FALL       1
I__228/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_0C/I                                      INV                             0              2641  FALL       1
INVarse.cpuresetcount_0C/O                                      INV                             0              2641  RISE       2
arse.cpuresetcount_0_LC_30_25_5/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuresetcount_0_LC_30_25_5/lcout  LogicCell40_SEQ_MODE_1000    540              3181  -2090  RISE       6
I__121/I                               LocalMux                       0              3181  -2090  RISE       1
I__121/O                               LocalMux                     330              3511  -2090  RISE       1
I__126/I                               InMux                          0              3511  -1178  RISE       1
I__126/O                               InMux                        259              3770  -1178  RISE       1
arse.cpuresetcount_0_LC_30_25_5/in0    LogicCell40_SEQ_MODE_1000      0              3770  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__228/I                                                        ClkMux                          0              2410  FALL       1
I__228/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_0C/I                                      INV                             0              2641  FALL       1
INVarse.cpuresetcount_0C/O                                      INV                             0              2641  RISE       2
arse.cpuresetcount_0_LC_30_25_5/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuresetcount_0_LC_30_25_5/lcout
Path End         : arse.cpuresetcount_1_LC_30_25_7/in0
Capture Clock    : arse.cpuresetcount_1_LC_30_25_7/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2592

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3770
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__228/I                                                        ClkMux                          0              2410  FALL       1
I__228/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_0C/I                                      INV                             0              2641  FALL       1
INVarse.cpuresetcount_0C/O                                      INV                             0              2641  RISE       2
arse.cpuresetcount_0_LC_30_25_5/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuresetcount_0_LC_30_25_5/lcout  LogicCell40_SEQ_MODE_1000    540              3181  -2090  RISE       6
I__121/I                               LocalMux                       0              3181  -2090  RISE       1
I__121/O                               LocalMux                     330              3511  -2090  RISE       1
I__127/I                               InMux                          0              3511  -1178  RISE       1
I__127/O                               InMux                        259              3770  -1178  RISE       1
arse.cpuresetcount_1_LC_30_25_7/in0    LogicCell40_SEQ_MODE_1000      0              3770  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__228/I                                                        ClkMux                          0              2410  FALL       1
I__228/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_0C/I                                      INV                             0              2641  FALL       1
INVarse.cpuresetcount_0C/O                                      INV                             0              2641  RISE       2
arse.cpuresetcount_1_LC_30_25_7/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_0_LC_31_27_6/lcout
Path End         : arse.divseven.counter_1_LC_31_27_3/in0
Capture Clock    : arse.divseven.counter_1_LC_31_27_3/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_31_27_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_0_LC_31_27_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -2532  RISE       6
I__245/I                                  LocalMux                       0              3519  -2532  RISE       1
I__245/O                                  LocalMux                     330              3848  -2532  RISE       1
I__249/I                                  InMux                          0              3848  -1178  RISE       1
I__249/O                                  InMux                        259              4108  -1178  RISE       1
arse.divseven.counter_1_LC_31_27_3/in0    LogicCell40_SEQ_MODE_1000      0              4108  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_31_27_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_1_LC_31_27_3/lcout
Path End         : arse.divseven.dout_1_LC_32_27_5/in0
Capture Clock    : arse.divseven.dout_1_LC_32_27_5/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_31_27_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_1_LC_31_27_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -2511  RISE       6
I__269/I                                  LocalMux                       0              3519  -1178  RISE       1
I__269/O                                  LocalMux                     330              3848  -1178  RISE       1
I__275/I                                  InMux                          0              3848  -1178  RISE       1
I__275/O                                  InMux                        259              4108  -1178  RISE       1
arse.divseven.dout_1_LC_32_27_5/in0       LogicCell40_SEQ_MODE_1000      0              4108  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__237/I                                                        ClkMux                          0              2670  RISE       1
I__237/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_32_27_5/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_0_LC_31_24_6/lcout
Path End         : arse.diveight.counter_2_LC_32_24_5/in0
Capture Clock    : arse.diveight.counter_2_LC_32_24_5/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__229/I                                                        ClkMux                          0              2670  RISE       1
I__229/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_24_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_0_LC_31_24_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1178  RISE       4
I__307/I                                  LocalMux                       0              3519  -1178  RISE       1
I__307/O                                  LocalMux                     330              3848  -1178  RISE       1
I__310/I                                  InMux                          0              3848  -1178  RISE       1
I__310/O                                  InMux                        259              4108  -1178  RISE       1
arse.diveight.counter_2_LC_32_24_5/in0    LogicCell40_SEQ_MODE_1000      0              4108  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__232/I                                                        ClkMux                          0              2670  RISE       1
I__232/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_32_24_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_1_LC_31_24_2/lcout
Path End         : arse.diveight.counter_1_LC_31_24_2/in0
Capture Clock    : arse.diveight.counter_1_LC_31_24_2/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__229/I                                                        ClkMux                          0              2670  RISE       1
I__229/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_24_2/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_1_LC_31_24_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1178  RISE       3
I__299/I                                  LocalMux                       0              3519  -1178  RISE       1
I__299/O                                  LocalMux                     330              3848  -1178  RISE       1
I__301/I                                  InMux                          0              3848  -1178  RISE       1
I__301/O                                  InMux                        259              4108  -1178  RISE       1
arse.diveight.counter_1_LC_31_24_2/in0    LogicCell40_SEQ_MODE_1000      0              4108  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__229/I                                                        ClkMux                          0              2670  RISE       1
I__229/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_24_2/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuresetcount_nesr_3_LC_30_24_4/lcout
Path End         : arse.cpuresetcount_nesr_3_LC_30_24_4/in0
Capture Clock    : arse.cpuresetcount_nesr_3_LC_30_24_4/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2592

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3770
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__227/I                                                        ClkMux                          0              2410  FALL       1
I__227/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_nesr_3C/I                                 INV                             0              2641  FALL       1
INVarse.cpuresetcount_nesr_3C/O                                 INV                             0              2641  RISE       1
arse.cpuresetcount_nesr_3_LC_30_24_4/clk                        LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuresetcount_nesr_3_LC_30_24_4/lcout  LogicCell40_SEQ_MODE_1000    540              3181  -2076  RISE       3
I__143/I                                    LocalMux                       0              3181  -1178  RISE       1
I__143/O                                    LocalMux                     330              3511  -1178  RISE       1
I__146/I                                    InMux                          0              3511  -1178  RISE       1
I__146/O                                    InMux                        259              3770  -1178  RISE       1
arse.cpuresetcount_nesr_3_LC_30_24_4/in0    LogicCell40_SEQ_MODE_1000      0              3770  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__227/I                                                        ClkMux                          0              2410  FALL       1
I__227/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_nesr_3C/I                                 INV                             0              2641  FALL       1
INVarse.cpuresetcount_nesr_3C/O                                 INV                             0              2641  RISE       1
arse.cpuresetcount_nesr_3_LC_30_24_4/clk                        LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuresetcount_2_LC_30_26_2/lcout
Path End         : arse.cpuresetcount_2_LC_30_26_2/in0
Capture Clock    : arse.cpuresetcount_2_LC_30_26_2/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2592

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3770
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__230/I                                                        ClkMux                          0              2410  FALL       1
I__230/O                                                        ClkMux                        231              2641  FALL       1
INVarse.doingsevenC/I                                           INV                             0              2641  FALL       1
INVarse.doingsevenC/O                                           INV                             0              2641  RISE       2
arse.cpuresetcount_2_LC_30_26_2/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuresetcount_2_LC_30_26_2/lcout  LogicCell40_SEQ_MODE_1000    540              3181  -2146  RISE       4
I__114/I                               LocalMux                       0              3181  -1178  RISE       1
I__114/O                               LocalMux                     330              3511  -1178  RISE       1
I__118/I                               InMux                          0              3511  -1178  RISE       1
I__118/O                               InMux                        259              3770  -1178  RISE       1
arse.cpuresetcount_2_LC_30_26_2/in0    LogicCell40_SEQ_MODE_1000      0              3770  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__230/I                                                        ClkMux                          0              2410  FALL       1
I__230/O                                                        ClkMux                        231              2641  FALL       1
INVarse.doingsevenC/I                                           INV                             0              2641  FALL       1
INVarse.doingsevenC/O                                           INV                             0              2641  RISE       2
arse.cpuresetcount_2_LC_30_26_2/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_31_27_4/lcout
Path End         : arse.divseven.counter_0_LC_31_27_6/in0
Capture Clock    : arse.divseven.counter_0_LC_31_27_6/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_31_27_4/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_31_27_4/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -2581  RISE       7
I__216/I                                  LocalMux                       0              3519  -2581  RISE       1
I__216/O                                  LocalMux                     330              3848  -2581  RISE       1
I__221/I                                  InMux                          0              3848  -1178  RISE       1
I__221/O                                  InMux                        259              4108  -1178  RISE       1
arse.divseven.counter_0_LC_31_27_6/in0    LogicCell40_SEQ_MODE_1000      0              4108  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_31_27_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_31_27_4/lcout
Path End         : arse.divseven.counter_2_LC_31_27_4/in0
Capture Clock    : arse.divseven.counter_2_LC_31_27_4/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_31_27_4/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_31_27_4/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -2581  RISE       7
I__216/I                                  LocalMux                       0              3519  -2581  RISE       1
I__216/O                                  LocalMux                     330              3848  -2581  RISE       1
I__222/I                                  InMux                          0              3848  -1178  RISE       1
I__222/O                                  InMux                        259              4108  -1178  RISE       1
arse.divseven.counter_2_LC_31_27_4/in0    LogicCell40_SEQ_MODE_1000      0              4108  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_31_27_4/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_0_LC_31_24_6/lcout
Path End         : arse.diveight.dout_1_LC_32_24_1/in0
Capture Clock    : arse.diveight.dout_1_LC_32_24_1/clk
Setup Constraint : 421p
Path slack       : -1178p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -470
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2930

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__229/I                                                        ClkMux                          0              2670  RISE       1
I__229/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_24_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_0_LC_31_24_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1178  RISE       4
I__307/I                                  LocalMux                       0              3519  -1178  RISE       1
I__307/O                                  LocalMux                     330              3848  -1178  RISE       1
I__311/I                                  InMux                          0              3848  -1178  RISE       1
I__311/O                                  InMux                        259              4108  -1178  RISE       1
arse.diveight.dout_1_LC_32_24_1/in0       LogicCell40_SEQ_MODE_1000      0              4108  -1178  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__232/I                                                        ClkMux                          0              2670  RISE       1
I__232/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.dout_1_LC_32_24_1/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuclkreset_LC_31_25_7/lcout
Path End         : arse.io_1_preio/DOUT0(~outreg0)
Capture Clock    : arse.io_1_preio/OUTPUTCLK
Setup Constraint : 211p
Path slack       : -1156p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                   -77
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3112

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                            1087
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4268
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__231/I                                                        ClkMux                          0              2410  FALL       1
I__231/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuclkresetC/I                                          INV                             0              2641  FALL       1
INVarse.cpuclkresetC/O                                          INV                             0              2641  RISE       1
arse.cpuclkreset_LC_31_25_7/clk                                 LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuclkreset_LC_31_25_7/lcout  LogicCell40_SEQ_MODE_1000    540              3181  -1156  RISE       7
I__287/I                           Odrv4                          0              3181  -1156  RISE       1
I__287/O                           Odrv4                        351              3532  -1156  RISE       1
I__294/I                           Span4Mux_s0_h                  0              3532  -1156  RISE       1
I__294/O                           Span4Mux_s0_h                147              3679  -1156  RISE       1
I__297/I                           LocalMux                       0              3679  -1156  RISE       1
I__297/O                           LocalMux                     330              4009  -1156  RISE       1
I__298/I                           IoInMux                        0              4009  -1156  RISE       1
I__298/O                           IoInMux                      259              4268  -1156  RISE       1
arse.io_1_preio/DOUT0(~outreg0)    PRE_IO_PIN_TYPE_010101         0              4268  -1156  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__239/I                                                        ClkMux                          0              2670  RISE       1
I__239/O                                                        ClkMux                        309              2979  RISE       1
arse.io_1_preio/OUTPUTCLK                                       PRE_IO_PIN_TYPE_010101          0              2979  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuclkreset_LC_31_25_7/lcout
Path End         : arse.diveight.dout_0_LC_32_25_4/in1
Capture Clock    : arse.diveight.dout_0_LC_32_25_4/clk
Setup Constraint : 421p
Path slack       : -1108p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2662

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3770
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__231/I                                                        ClkMux                          0              2410  FALL       1
I__231/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuclkresetC/I                                          INV                             0              2641  FALL       1
INVarse.cpuclkresetC/O                                          INV                             0              2641  RISE       1
arse.cpuclkreset_LC_31_25_7/clk                                 LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuclkreset_LC_31_25_7/lcout    LogicCell40_SEQ_MODE_1000    540              3181  -1108  RISE       7
I__288/I                             LocalMux                       0              3181  -1108  RISE       1
I__288/O                             LocalMux                     330              3511  -1108  RISE       1
I__295/I                             InMux                          0              3511  -1108  RISE       1
I__295/O                             InMux                        259              3770  -1108  RISE       1
arse.diveight.dout_0_LC_32_25_4/in1  LogicCell40_SEQ_MODE_1000      0              3770  -1108  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__234/I                                                        ClkMux                          0              2410  FALL       1
I__234/O                                                        ClkMux                        231              2641  FALL       1
INVarse.diveight.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.diveight.dout_0C/O                                      INV                             0              2641  RISE       1
arse.diveight.dout_0_LC_32_25_4/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.doingseven_LC_30_26_0/lcout
Path End         : arse.doingseven_LC_30_26_0/in1
Capture Clock    : arse.doingseven_LC_30_26_0/clk
Setup Constraint : 421p
Path slack       : -1108p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2662

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3770
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__230/I                                                        ClkMux                          0              2410  FALL       1
I__230/O                                                        ClkMux                        231              2641  FALL       1
INVarse.doingsevenC/I                                           INV                             0              2641  FALL       1
INVarse.doingsevenC/O                                           INV                             0              2641  RISE       2
arse.doingseven_LC_30_26_0/clk                                  LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.doingseven_LC_30_26_0/lcout  LogicCell40_SEQ_MODE_1000    540              3181  -1108  RISE       2
I__109/I                          LocalMux                       0              3181  -1108  RISE       1
I__109/O                          LocalMux                     330              3511  -1108  RISE       1
I__111/I                          InMux                          0              3511  -1108  RISE       1
I__111/O                          InMux                        259              3770  -1108  RISE       1
arse.doingseven_LC_30_26_0/in1    LogicCell40_SEQ_MODE_1000      0              3770  -1108  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__230/I                                                        ClkMux                          0              2410  FALL       1
I__230/O                                                        ClkMux                        231              2641  FALL       1
INVarse.doingsevenC/I                                           INV                             0              2641  FALL       1
INVarse.doingsevenC/O                                           INV                             0              2641  RISE       2
arse.doingseven_LC_30_26_0/clk                                  LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuresetcount_1_LC_30_25_7/lcout
Path End         : arse.cpuresetcount_2_LC_30_26_2/in1
Capture Clock    : arse.cpuresetcount_2_LC_30_26_2/clk
Setup Constraint : 421p
Path slack       : -1108p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2662

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3770
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__228/I                                                        ClkMux                          0              2410  FALL       1
I__228/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_0C/I                                      INV                             0              2641  FALL       1
INVarse.cpuresetcount_0C/O                                      INV                             0              2641  RISE       2
arse.cpuresetcount_1_LC_30_25_7/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuresetcount_1_LC_30_25_7/lcout  LogicCell40_SEQ_MODE_1000    540              3181  -2097  RISE       5
I__131/I                               LocalMux                       0              3181  -1108  RISE       1
I__131/O                               LocalMux                     330              3511  -1108  RISE       1
I__136/I                               InMux                          0              3511  -1108  RISE       1
I__136/O                               InMux                        259              3770  -1108  RISE       1
arse.cpuresetcount_2_LC_30_26_2/in1    LogicCell40_SEQ_MODE_1000      0              3770  -1108  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__230/I                                                        ClkMux                          0              2410  FALL       1
I__230/O                                                        ClkMux                        231              2641  FALL       1
INVarse.doingsevenC/I                                           INV                             0              2641  FALL       1
INVarse.doingsevenC/O                                           INV                             0              2641  RISE       2
arse.cpuresetcount_2_LC_30_26_2/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_31_27_4/lcout
Path End         : arse.divseven.dout_1_LC_32_27_5/in1
Capture Clock    : arse.divseven.dout_1_LC_32_27_5/clk
Setup Constraint : 421p
Path slack       : -1108p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3000

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_31_27_4/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_31_27_4/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -2581  RISE       7
I__218/I                                  LocalMux                       0              3519  -1108  RISE       1
I__218/O                                  LocalMux                     330              3848  -1108  RISE       1
I__225/I                                  InMux                          0              3848  -1108  RISE       1
I__225/O                                  InMux                        259              4108  -1108  RISE       1
arse.divseven.dout_1_LC_32_27_5/in1       LogicCell40_SEQ_MODE_1000      0              4108  -1108  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__237/I                                                        ClkMux                          0              2670  RISE       1
I__237/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_32_27_5/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.seven_LC_30_27_2/lcout
Path End         : arse.divseven.counter_1_LC_31_27_3/in1
Capture Clock    : arse.divseven.counter_1_LC_31_27_3/clk
Setup Constraint : 421p
Path slack       : -1108p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3000

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__233/I                                                        ClkMux                          0              2670  RISE       1
I__233/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_30_27_2/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.seven_LC_30_27_2/lcout    LogicCell40_SEQ_MODE_1000    540              3519  -2447  RISE       6
I__254/I                                LocalMux                       0              3519  -2020  RISE       1
I__254/O                                LocalMux                     330              3848  -2020  RISE       1
I__258/I                                InMux                          0              3848  -1108  RISE       1
I__258/O                                InMux                        259              4108  -1108  RISE       1
arse.divseven.counter_1_LC_31_27_3/in1  LogicCell40_SEQ_MODE_1000      0              4108  -1108  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_31_27_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_1_LC_31_27_3/lcout
Path End         : arse.divseven.counter_0_LC_31_27_6/in1
Capture Clock    : arse.divseven.counter_0_LC_31_27_6/clk
Setup Constraint : 421p
Path slack       : -1108p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3000

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_31_27_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_1_LC_31_27_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -2511  RISE       6
I__268/I                                  LocalMux                       0              3519  -2041  RISE       1
I__268/O                                  LocalMux                     330              3848  -2041  RISE       1
I__272/I                                  InMux                          0              3848  -1108  RISE       1
I__272/O                                  InMux                        259              4108  -1108  RISE       1
arse.divseven.counter_0_LC_31_27_6/in1    LogicCell40_SEQ_MODE_1000      0              4108  -1108  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_31_27_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_1_LC_31_27_3/lcout
Path End         : arse.divseven.counter_2_LC_31_27_4/in1
Capture Clock    : arse.divseven.counter_2_LC_31_27_4/clk
Setup Constraint : 421p
Path slack       : -1108p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3000

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_31_27_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_1_LC_31_27_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -2511  RISE       6
I__268/I                                  LocalMux                       0              3519  -2041  RISE       1
I__268/O                                  LocalMux                     330              3848  -2041  RISE       1
I__273/I                                  InMux                          0              3848  -1108  RISE       1
I__273/O                                  InMux                        259              4108  -1108  RISE       1
arse.divseven.counter_2_LC_31_27_4/in1    LogicCell40_SEQ_MODE_1000      0              4108  -1108  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_31_27_4/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_0_LC_31_24_6/lcout
Path End         : arse.diveight.counter_0_LC_31_24_6/in1
Capture Clock    : arse.diveight.counter_0_LC_31_24_6/clk
Setup Constraint : 421p
Path slack       : -1108p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3000

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__229/I                                                        ClkMux                          0              2670  RISE       1
I__229/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_24_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_0_LC_31_24_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1178  RISE       4
I__306/I                                  LocalMux                       0              3519  -1108  RISE       1
I__306/O                                  LocalMux                     330              3848  -1108  RISE       1
I__308/I                                  InMux                          0              3848  -1108  RISE       1
I__308/O                                  InMux                        259              4108  -1108  RISE       1
arse.diveight.counter_0_LC_31_24_6/in1    LogicCell40_SEQ_MODE_1000      0              4108  -1108  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__229/I                                                        ClkMux                          0              2670  RISE       1
I__229/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_24_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_0_LC_31_24_6/lcout
Path End         : arse.diveight.counter_1_LC_31_24_2/in1
Capture Clock    : arse.diveight.counter_1_LC_31_24_2/clk
Setup Constraint : 421p
Path slack       : -1108p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3000

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__229/I                                                        ClkMux                          0              2670  RISE       1
I__229/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_24_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_0_LC_31_24_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1178  RISE       4
I__306/I                                  LocalMux                       0              3519  -1108  RISE       1
I__306/O                                  LocalMux                     330              3848  -1108  RISE       1
I__309/I                                  InMux                          0              3848  -1108  RISE       1
I__309/O                                  InMux                        259              4108  -1108  RISE       1
arse.diveight.counter_1_LC_31_24_2/in1    LogicCell40_SEQ_MODE_1000      0              4108  -1108  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__229/I                                                        ClkMux                          0              2670  RISE       1
I__229/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_24_2/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuresetcount_1_LC_30_25_7/lcout
Path End         : arse.cpuresetcount_1_LC_30_25_7/in2
Capture Clock    : arse.cpuresetcount_1_LC_30_25_7/clk
Setup Constraint : 421p
Path slack       : -1079p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                  -372
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2691

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3770
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__228/I                                                        ClkMux                          0              2410  FALL       1
I__228/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_0C/I                                      INV                             0              2641  FALL       1
INVarse.cpuresetcount_0C/O                                      INV                             0              2641  RISE       2
arse.cpuresetcount_1_LC_30_25_7/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuresetcount_1_LC_30_25_7/lcout  LogicCell40_SEQ_MODE_1000    540              3181  -2097  RISE       5
I__129/I                               LocalMux                       0              3181  -2097  RISE       1
I__129/O                               LocalMux                     330              3511  -2097  RISE       1
I__134/I                               InMux                          0              3511  -1080  RISE       1
I__134/O                               InMux                        259              3770  -1080  RISE       1
I__137/I                               CascadeMux                     0              3770  -1080  RISE       1
I__137/O                               CascadeMux                     0              3770  -1080  RISE       1
arse.cpuresetcount_1_LC_30_25_7/in2    LogicCell40_SEQ_MODE_1000      0              3770  -1080  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__228/I                                                        ClkMux                          0              2410  FALL       1
I__228/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_0C/I                                      INV                             0              2641  FALL       1
INVarse.cpuresetcount_0C/O                                      INV                             0              2641  RISE       2
arse.cpuresetcount_1_LC_30_25_7/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.seven_LC_30_27_2/lcout
Path End         : arse.divseven.counter_0_LC_31_27_6/in2
Capture Clock    : arse.divseven.counter_0_LC_31_27_6/clk
Setup Constraint : 421p
Path slack       : -1080p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -372
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3028

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__233/I                                                        ClkMux                          0              2670  RISE       1
I__233/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_30_27_2/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.seven_LC_30_27_2/lcout    LogicCell40_SEQ_MODE_1000    540              3519  -2447  RISE       6
I__254/I                                LocalMux                       0              3519  -2020  RISE       1
I__254/O                                LocalMux                     330              3848  -2020  RISE       1
I__259/I                                InMux                          0              3848  -1080  RISE       1
I__259/O                                InMux                        259              4108  -1080  RISE       1
I__263/I                                CascadeMux                     0              4108  -1080  RISE       1
I__263/O                                CascadeMux                     0              4108  -1080  RISE       1
arse.divseven.counter_0_LC_31_27_6/in2  LogicCell40_SEQ_MODE_1000      0              4108  -1080  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_31_27_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.seven_LC_30_27_2/lcout
Path End         : arse.divseven.counter_2_LC_31_27_4/in2
Capture Clock    : arse.divseven.counter_2_LC_31_27_4/clk
Setup Constraint : 421p
Path slack       : -1080p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -372
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3028

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__233/I                                                        ClkMux                          0              2670  RISE       1
I__233/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_30_27_2/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.seven_LC_30_27_2/lcout    LogicCell40_SEQ_MODE_1000    540              3519  -2447  RISE       6
I__254/I                                LocalMux                       0              3519  -2020  RISE       1
I__254/O                                LocalMux                     330              3848  -2020  RISE       1
I__260/I                                InMux                          0              3848  -1080  RISE       1
I__260/O                                InMux                        259              4108  -1080  RISE       1
I__264/I                                CascadeMux                     0              4108  -1080  RISE       1
I__264/O                                CascadeMux                     0              4108  -1080  RISE       1
arse.divseven.counter_2_LC_31_27_4/in2  LogicCell40_SEQ_MODE_1000      0              4108  -1080  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_31_27_4/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_1_LC_31_27_3/lcout
Path End         : arse.divseven.counter_1_LC_31_27_3/in2
Capture Clock    : arse.divseven.counter_1_LC_31_27_3/clk
Setup Constraint : 421p
Path slack       : -1080p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -372
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3028

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_31_27_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_1_LC_31_27_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -2511  RISE       6
I__268/I                                  LocalMux                       0              3519  -2041  RISE       1
I__268/O                                  LocalMux                     330              3848  -2041  RISE       1
I__274/I                                  InMux                          0              3848  -1080  RISE       1
I__274/O                                  InMux                        259              4108  -1080  RISE       1
I__277/I                                  CascadeMux                     0              4108  -1080  RISE       1
I__277/O                                  CascadeMux                     0              4108  -1080  RISE       1
arse.divseven.counter_1_LC_31_27_3/in2    LogicCell40_SEQ_MODE_1000      0              4108  -1080  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_31_27_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_1_LC_31_24_2/lcout
Path End         : arse.diveight.counter_2_LC_32_24_5/in2
Capture Clock    : arse.diveight.counter_2_LC_32_24_5/clk
Setup Constraint : 421p
Path slack       : -1080p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -372
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3028

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__229/I                                                        ClkMux                          0              2670  RISE       1
I__229/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_24_2/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_1_LC_31_24_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1178  RISE       3
I__300/I                                  LocalMux                       0              3519  -1080  RISE       1
I__300/O                                  LocalMux                     330              3848  -1080  RISE       1
I__302/I                                  InMux                          0              3848  -1080  RISE       1
I__302/O                                  InMux                        259              4108  -1080  RISE       1
I__304/I                                  CascadeMux                     0              4108  -1080  RISE       1
I__304/O                                  CascadeMux                     0              4108  -1080  RISE       1
arse.diveight.counter_2_LC_32_24_5/in2    LogicCell40_SEQ_MODE_1000      0              4108  -1080  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__232/I                                                        ClkMux                          0              2670  RISE       1
I__232/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_32_24_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_1_LC_31_24_2/lcout
Path End         : arse.diveight.dout_1_LC_32_24_1/in2
Capture Clock    : arse.diveight.dout_1_LC_32_24_1/clk
Setup Constraint : 421p
Path slack       : -1080p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -372
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3028

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__229/I                                                        ClkMux                          0              2670  RISE       1
I__229/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_24_2/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_1_LC_31_24_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -1178  RISE       3
I__300/I                                  LocalMux                       0              3519  -1080  RISE       1
I__300/O                                  LocalMux                     330              3848  -1080  RISE       1
I__303/I                                  InMux                          0              3848  -1080  RISE       1
I__303/O                                  InMux                        259              4108  -1080  RISE       1
I__305/I                                  CascadeMux                     0              4108  -1080  RISE       1
I__305/O                                  CascadeMux                     0              4108  -1080  RISE       1
arse.diveight.dout_1_LC_32_24_1/in2       LogicCell40_SEQ_MODE_1000      0              4108  -1080  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__232/I                                                        ClkMux                          0              2670  RISE       1
I__232/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.dout_1_LC_32_24_1/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_2_LC_32_24_5/lcout
Path End         : arse.diveight.counter_2_LC_32_24_5/in3
Capture Clock    : arse.diveight.counter_2_LC_32_24_5/clk
Setup Constraint : 421p
Path slack       : -982p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__232/I                                                        ClkMux                          0              2670  RISE       1
I__232/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_32_24_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_2_LC_32_24_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   -982  RISE       3
I__281/I                                  LocalMux                       0              3519   -982  RISE       1
I__281/O                                  LocalMux                     330              3848   -982  RISE       1
I__283/I                                  InMux                          0              3848   -982  RISE       1
I__283/O                                  InMux                        259              4108   -982  RISE       1
arse.diveight.counter_2_LC_32_24_5/in3    LogicCell40_SEQ_MODE_1000      0              4108   -982  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__232/I                                                        ClkMux                          0              2670  RISE       1
I__232/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_32_24_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuresetcount_0_LC_30_25_5/lcout
Path End         : arse.cpuresetcount_2_LC_30_26_2/in3
Capture Clock    : arse.cpuresetcount_2_LC_30_26_2/clk
Setup Constraint : 421p
Path slack       : -981p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2789

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3770
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__228/I                                                        ClkMux                          0              2410  FALL       1
I__228/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_0C/I                                      INV                             0              2641  FALL       1
INVarse.cpuresetcount_0C/O                                      INV                             0              2641  RISE       2
arse.cpuresetcount_0_LC_30_25_5/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuresetcount_0_LC_30_25_5/lcout  LogicCell40_SEQ_MODE_1000    540              3181  -2090  RISE       6
I__122/I                               LocalMux                       0              3181   -982  RISE       1
I__122/O                               LocalMux                     330              3511   -982  RISE       1
I__128/I                               InMux                          0              3511   -982  RISE       1
I__128/O                               InMux                        259              3770   -982  RISE       1
arse.cpuresetcount_2_LC_30_26_2/in3    LogicCell40_SEQ_MODE_1000      0              3770   -982  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__230/I                                                        ClkMux                          0              2410  FALL       1
I__230/O                                                        ClkMux                        231              2641  FALL       1
INVarse.doingsevenC/I                                           INV                             0              2641  FALL       1
INVarse.doingsevenC/O                                           INV                             0              2641  RISE       2
arse.cpuresetcount_2_LC_30_26_2/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuresetcount_1_LC_30_25_7/lcout
Path End         : arse.cpuresetcount_nesr_3_LC_30_24_4/in3
Capture Clock    : arse.cpuresetcount_nesr_3_LC_30_24_4/clk
Setup Constraint : 421p
Path slack       : -981p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2789

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3770
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__228/I                                                        ClkMux                          0              2410  FALL       1
I__228/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_0C/I                                      INV                             0              2641  FALL       1
INVarse.cpuresetcount_0C/O                                      INV                             0              2641  RISE       2
arse.cpuresetcount_1_LC_30_25_7/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuresetcount_1_LC_30_25_7/lcout     LogicCell40_SEQ_MODE_1000    540              3181  -2097  RISE       5
I__130/I                                  LocalMux                       0              3181   -982  RISE       1
I__130/O                                  LocalMux                     330              3511   -982  RISE       1
I__135/I                                  InMux                          0              3511   -982  RISE       1
I__135/O                                  InMux                        259              3770   -982  RISE       1
arse.cpuresetcount_nesr_3_LC_30_24_4/in3  LogicCell40_SEQ_MODE_1000      0              3770   -982  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__227/I                                                        ClkMux                          0              2410  FALL       1
I__227/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_nesr_3C/I                                 INV                             0              2641  FALL       1
INVarse.cpuresetcount_nesr_3C/O                                 INV                             0              2641  RISE       1
arse.cpuresetcount_nesr_3_LC_30_24_4/clk                        LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_31_27_4/lcout
Path End         : arse.divseven.counter_1_LC_31_27_3/in3
Capture Clock    : arse.divseven.counter_1_LC_31_27_3/clk
Setup Constraint : 421p
Path slack       : -982p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_31_27_4/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_31_27_4/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -2581  RISE       7
I__216/I                                  LocalMux                       0              3519  -2581  RISE       1
I__216/O                                  LocalMux                     330              3848  -2581  RISE       1
I__223/I                                  InMux                          0              3848   -982  RISE       1
I__223/O                                  InMux                        259              4108   -982  RISE       1
arse.divseven.counter_1_LC_31_27_3/in3    LogicCell40_SEQ_MODE_1000      0              4108   -982  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_31_27_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_0_LC_31_27_6/lcout
Path End         : arse.divseven.dout_1_LC_32_27_5/in3
Capture Clock    : arse.divseven.dout_1_LC_32_27_5/clk
Setup Constraint : 421p
Path slack       : -982p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_31_27_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_0_LC_31_27_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -2532  RISE       6
I__246/I                                  LocalMux                       0              3519   -982  RISE       1
I__246/O                                  LocalMux                     330              3848   -982  RISE       1
I__252/I                                  InMux                          0              3848   -982  RISE       1
I__252/O                                  InMux                        259              4108   -982  RISE       1
arse.divseven.dout_1_LC_32_27_5/in3       LogicCell40_SEQ_MODE_1000      0              4108   -982  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__237/I                                                        ClkMux                          0              2670  RISE       1
I__237/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_32_27_5/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_0_LC_31_27_6/lcout
Path End         : arse.divseven.counter_0_LC_31_27_6/in3
Capture Clock    : arse.divseven.counter_0_LC_31_27_6/clk
Setup Constraint : 421p
Path slack       : -982p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_31_27_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_0_LC_31_27_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -2532  RISE       6
I__245/I                                  LocalMux                       0              3519  -2532  RISE       1
I__245/O                                  LocalMux                     330              3848  -2532  RISE       1
I__250/I                                  InMux                          0              3848   -982  RISE       1
I__250/O                                  InMux                        259              4108   -982  RISE       1
arse.divseven.counter_0_LC_31_27_6/in3    LogicCell40_SEQ_MODE_1000      0              4108   -982  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_31_27_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_0_LC_31_27_6/lcout
Path End         : arse.divseven.counter_2_LC_31_27_4/in3
Capture Clock    : arse.divseven.counter_2_LC_31_27_4/clk
Setup Constraint : 421p
Path slack       : -982p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_31_27_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_0_LC_31_27_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519  -2532  RISE       6
I__245/I                                  LocalMux                       0              3519  -2532  RISE       1
I__245/O                                  LocalMux                     330              3848  -2532  RISE       1
I__251/I                                  InMux                          0              3848   -982  RISE       1
I__251/O                                  InMux                        259              4108   -982  RISE       1
arse.divseven.counter_2_LC_31_27_4/in3    LogicCell40_SEQ_MODE_1000      0              4108   -982  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_31_27_4/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_2_LC_32_24_5/lcout
Path End         : arse.diveight.dout_1_LC_32_24_1/in3
Capture Clock    : arse.diveight.dout_1_LC_32_24_1/clk
Setup Constraint : 421p
Path slack       : -982p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3126

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4108
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__232/I                                                        ClkMux                          0              2670  RISE       1
I__232/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_32_24_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_2_LC_32_24_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   -982  RISE       3
I__281/I                                  LocalMux                       0              3519   -982  RISE       1
I__281/O                                  LocalMux                     330              3848   -982  RISE       1
I__284/I                                  InMux                          0              3848   -982  RISE       1
I__284/O                                  InMux                        259              4108   -982  RISE       1
arse.diveight.dout_1_LC_32_24_1/in3       LogicCell40_SEQ_MODE_1000      0              4108   -982  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__232/I                                                        ClkMux                          0              2670  RISE       1
I__232/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.dout_1_LC_32_24_1/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuclkreset_LC_31_25_7/lcout
Path End         : arse.cpuclkreset_LC_31_25_7/in3
Capture Clock    : arse.cpuclkreset_LC_31_25_7/clk
Setup Constraint : 421p
Path slack       : -981p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#2)    421
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2789

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3770
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__231/I                                                        ClkMux                          0              2410  FALL       1
I__231/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuclkresetC/I                                          INV                             0              2641  FALL       1
INVarse.cpuclkresetC/O                                          INV                             0              2641  RISE       1
arse.cpuclkreset_LC_31_25_7/clk                                 LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuclkreset_LC_31_25_7/lcout  LogicCell40_SEQ_MODE_1000    540              3181  -1108  RISE       7
I__289/I                           LocalMux                       0              3181   -982  RISE       1
I__289/O                           LocalMux                     330              3511   -982  RISE       1
I__296/I                           InMux                          0              3511   -982  RISE       1
I__296/O                           InMux                        259              3770   -982  RISE       1
arse.cpuclkreset_LC_31_25_7/in3    LogicCell40_SEQ_MODE_1000      0              3770   -982  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__231/I                                                        ClkMux                          0              2410  FALL       1
I__231/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuclkresetC/I                                          INV                             0              2641  FALL       1
INVarse.cpuclkresetC/O                                          INV                             0              2641  RISE       1
arse.cpuclkreset_LC_31_25_7/clk                                 LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuclkreset_LC_31_25_7/lcout
Path End         : arse.diveight.counter_2_LC_32_24_5/in1
Capture Clock    : arse.diveight.counter_2_LC_32_24_5/clk
Setup Constraint : 211p
Path slack       : -981p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2789

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3770
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__231/I                                                        ClkMux                          0              2410  FALL       1
I__231/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuclkresetC/I                                          INV                             0              2641  FALL       1
INVarse.cpuclkresetC/O                                          INV                             0              2641  RISE       1
arse.cpuclkreset_LC_31_25_7/clk                                 LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuclkreset_LC_31_25_7/lcout       LogicCell40_SEQ_MODE_1000    540              3181  -1156  RISE       7
I__286/I                                LocalMux                       0              3181   -981  RISE       1
I__286/O                                LocalMux                     330              3511   -981  RISE       1
I__292/I                                InMux                          0              3511   -981  RISE       1
I__292/O                                InMux                        259              3770   -981  RISE       1
arse.diveight.counter_2_LC_32_24_5/in1  LogicCell40_SEQ_MODE_1000      0              3770   -981  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__232/I                                                        ClkMux                          0              2670  RISE       1
I__232/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_32_24_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuclkreset_LC_31_25_7/lcout
Path End         : arse.diveight.dout_1_LC_32_24_1/in1
Capture Clock    : arse.diveight.dout_1_LC_32_24_1/clk
Setup Constraint : 211p
Path slack       : -981p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -400
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2789

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3770
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__231/I                                                        ClkMux                          0              2410  FALL       1
I__231/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuclkresetC/I                                          INV                             0              2641  FALL       1
INVarse.cpuclkresetC/O                                          INV                             0              2641  RISE       1
arse.cpuclkreset_LC_31_25_7/clk                                 LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuclkreset_LC_31_25_7/lcout    LogicCell40_SEQ_MODE_1000    540              3181  -1156  RISE       7
I__286/I                             LocalMux                       0              3181   -981  RISE       1
I__286/O                             LocalMux                     330              3511   -981  RISE       1
I__293/I                             InMux                          0              3511   -981  RISE       1
I__293/O                             InMux                        259              3770   -981  RISE       1
arse.diveight.dout_1_LC_32_24_1/in1  LogicCell40_SEQ_MODE_1000      0              3770   -981  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__232/I                                                        ClkMux                          0              2670  RISE       1
I__232/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.dout_1_LC_32_24_1/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.doingseven_LC_30_26_0/lcout
Path End         : arse.divseven.seven_LC_30_27_2/in3
Capture Clock    : arse.divseven.seven_LC_30_27_2/clk
Setup Constraint : 211p
Path slack       : -854p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2916

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3770
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__230/I                                                        ClkMux                          0              2410  FALL       1
I__230/O                                                        ClkMux                        231              2641  FALL       1
INVarse.doingsevenC/I                                           INV                             0              2641  FALL       1
INVarse.doingsevenC/O                                           INV                             0              2641  RISE       2
arse.doingseven_LC_30_26_0/clk                                  LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.doingseven_LC_30_26_0/lcout    LogicCell40_SEQ_MODE_1000    540              3181   -855  RISE       2
I__108/I                            LocalMux                       0              3181   -855  RISE       1
I__108/O                            LocalMux                     330              3511   -855  RISE       1
I__110/I                            InMux                          0              3511   -855  RISE       1
I__110/O                            InMux                        259              3770   -855  RISE       1
arse.divseven.seven_LC_30_27_2/in3  LogicCell40_SEQ_MODE_1000      0              3770   -855  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__233/I                                                        ClkMux                          0              2670  RISE       1
I__233/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_30_27_2/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuclkreset_LC_31_25_7/lcout
Path End         : arse.diveight.counter_0_LC_31_24_6/in3
Capture Clock    : arse.diveight.counter_0_LC_31_24_6/clk
Setup Constraint : 211p
Path slack       : -854p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2916

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3770
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__231/I                                                        ClkMux                          0              2410  FALL       1
I__231/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuclkresetC/I                                          INV                             0              2641  FALL       1
INVarse.cpuclkresetC/O                                          INV                             0              2641  RISE       1
arse.cpuclkreset_LC_31_25_7/clk                                 LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuclkreset_LC_31_25_7/lcout       LogicCell40_SEQ_MODE_1000    540              3181  -1156  RISE       7
I__285/I                                LocalMux                       0              3181   -855  RISE       1
I__285/O                                LocalMux                     330              3511   -855  RISE       1
I__290/I                                InMux                          0              3511   -855  RISE       1
I__290/O                                InMux                        259              3770   -855  RISE       1
arse.diveight.counter_0_LC_31_24_6/in3  LogicCell40_SEQ_MODE_1000      0              3770   -855  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__229/I                                                        ClkMux                          0              2670  RISE       1
I__229/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_24_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuclkreset_LC_31_25_7/lcout
Path End         : arse.diveight.counter_1_LC_31_24_2/in3
Capture Clock    : arse.diveight.counter_1_LC_31_24_2/clk
Setup Constraint : 211p
Path slack       : -854p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                  -274
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2916

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3770
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__231/I                                                        ClkMux                          0              2410  FALL       1
I__231/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuclkresetC/I                                          INV                             0              2641  FALL       1
INVarse.cpuclkresetC/O                                          INV                             0              2641  RISE       1
arse.cpuclkreset_LC_31_25_7/clk                                 LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuclkreset_LC_31_25_7/lcout       LogicCell40_SEQ_MODE_1000    540              3181  -1156  RISE       7
I__285/I                                LocalMux                       0              3181   -855  RISE       1
I__285/O                                LocalMux                     330              3511   -855  RISE       1
I__291/I                                InMux                          0              3511   -855  RISE       1
I__291/O                                InMux                        259              3770   -855  RISE       1
arse.diveight.counter_1_LC_31_24_2/in3  LogicCell40_SEQ_MODE_1000      0              3770   -855  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__229/I                                                        ClkMux                          0              2670  RISE       1
I__229/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_24_2/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.dout_0_LC_32_28_7/lcout
Path End         : arse.divseven.io_0_preio/DOUT0(~outddrreg)
Capture Clock    : arse.divseven.io_0_preio/OUTPUTCLK
Setup Constraint : 211p
Path slack       : -658p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                   -77
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3112

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3770
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__238/I                                                        ClkMux                          0              2410  FALL       1
I__238/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.divseven.dout_0C/O                                      INV                             0              2641  RISE       1
arse.divseven.dout_0_LC_32_28_7/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.dout_0_LC_32_28_7/lcout       LogicCell40_SEQ_MODE_1000    540              3181   -658  RISE       1
I__214/I                                    LocalMux                       0              3181   -658  RISE       1
I__214/O                                    LocalMux                     330              3511   -658  RISE       1
I__215/I                                    IoInMux                        0              3511   -658  RISE       1
I__215/O                                    IoInMux                      259              3770   -658  RISE       1
arse.divseven.io_0_preio/DOUT0(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              3770   -658  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__241/I                                                        ClkMux                          0              2670  RISE       1
I__241/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2979  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.dout_0_LC_32_25_4/lcout
Path End         : arse.diveight.io_0_preio/DOUT0(~outddrreg)
Capture Clock    : arse.diveight.io_0_preio/OUTPUTCLK
Setup Constraint : 211p
Path slack       : -658p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                   -77
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3112

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3770
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__234/I                                                        ClkMux                          0              2410  FALL       1
I__234/O                                                        ClkMux                        231              2641  FALL       1
INVarse.diveight.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.diveight.dout_0C/O                                      INV                             0              2641  RISE       1
arse.diveight.dout_0_LC_32_25_4/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.dout_0_LC_32_25_4/lcout       LogicCell40_SEQ_MODE_1000    540              3181   -658  RISE       1
I__278/I                                    LocalMux                       0              3181   -658  RISE       1
I__278/O                                    LocalMux                     330              3511   -658  RISE       1
I__279/I                                    IoInMux                        0              3511   -658  RISE       1
I__279/O                                    IoInMux                      259              3770   -658  RISE       1
arse.diveight.io_0_preio/DOUT0(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              3770   -658  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__235/I                                                        ClkMux                          0              2670  RISE       1
I__235/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2979  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.apuresetoutreg_LC_29_32_6/lcout
Path End         : arse.io_0_preio/DOUT0(~outreg0)
Capture Clock    : arse.io_0_preio/OUTPUTCLK
Setup Constraint : 211p
Path slack       : -658p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#2)    211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                   -77
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                3112

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             589
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3770
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__240/I                                                        ClkMux                          0              2410  FALL       1
I__240/O                                                        ClkMux                        231              2641  FALL       1
INVarse.apuresetoutregC/I                                       INV                             0              2641  FALL       1
INVarse.apuresetoutregC/O                                       INV                             0              2641  RISE       1
arse.apuresetoutreg_LC_29_32_6/clk                              LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.apuresetoutreg_LC_29_32_6/lcout  LogicCell40_SEQ_MODE_1000    540              3181   -658  RISE       1
I__58/I                               LocalMux                       0              3181   -658  RISE       1
I__58/O                               LocalMux                     330              3511   -658  RISE       1
I__59/I                               IoInMux                        0              3511   -658  RISE       1
I__59/O                               IoInMux                      259              3770   -658  RISE       1
arse.io_0_preio/DOUT0(~outreg0)       PRE_IO_PIN_TYPE_010101         0              3770   -658  RISE       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__242/I                                                        ClkMux                          0              2670  RISE       1
I__242/O                                                        ClkMux                        309              2979  RISE       1
arse.io_0_preio/OUTPUTCLK                                       PRE_IO_PIN_TYPE_010101          0              2979  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : led7
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         7169
---------------------------------------   ---- 
End-of-path arrival time (ps)             7169
 
Data path
pin name                        model name              delay  cumulative delay  slack  edge  Fanout
------------------------------  ----------------------  -----  ----------------  -----  ----  ------
reset                           top                         0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                    760               760   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               760   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001    463              1223   +INF  FALL       1
I__161/I                        Odrv4                       0              1223   +INF  FALL       1
I__161/O                        Odrv4                     372              1595   +INF  FALL       1
I__164/I                        IoSpan4Mux                  0              1595   +INF  FALL       1
I__164/O                        IoSpan4Mux                323              1917   +INF  FALL       1
I__167/I                        LocalMux                    0              1917   +INF  FALL       1
I__167/O                        LocalMux                  309              2226   +INF  FALL       1
I__170/I                        IoInMux                     0              2226   +INF  FALL       1
I__170/O                        IoInMux                   217              2443   +INF  FALL       1
led7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              2443   +INF  FALL       1
led7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001   2237              4681   +INF  FALL       1
led7_obuf_iopad/DIN             IO_PAD                      0              4681   +INF  FALL       1
led7_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2488              7169   +INF  FALL       1
led7                            top                         0              7169   +INF  FALL       1


++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : arse.apuresetoutreg_LC_29_32_6/in3
Capture Clock    : arse.apuresetoutreg_LC_29_32_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2641
- Setup Time                                                   -217
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3909
---------------------------------------   ---- 
End-of-path arrival time (ps)             3909
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               top                            0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT               IO_PAD                       760               760   +INF  RISE       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__162/I                            Odrv12                         0              1223   +INF  FALL       1
I__162/O                            Odrv12                       540              1763   +INF  FALL       1
I__165/I                            Span12Mux_h                    0              1763   +INF  FALL       1
I__165/O                            Span12Mux_h                  540              2303   +INF  FALL       1
I__168/I                            Span12Mux_s9_h                 0              2303   +INF  FALL       1
I__168/O                            Span12Mux_s9_h               435              2738   +INF  FALL       1
I__171/I                            Sp12to4                        0              2738   +INF  FALL       1
I__171/O                            Sp12to4                      449              3187   +INF  FALL       1
I__174/I                            Span4Mux_s1_v                  0              3187   +INF  FALL       1
I__174/O                            Span4Mux_s1_v                196              3383   +INF  FALL       1
I__178/I                            LocalMux                       0              3383   +INF  FALL       1
I__178/O                            LocalMux                     309              3692   +INF  FALL       1
I__181/I                            InMux                          0              3692   +INF  FALL       1
I__181/O                            InMux                        217              3909   +INF  FALL       1
arse.apuresetoutreg_LC_29_32_6/in3  LogicCell40_SEQ_MODE_1000      0              3909   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__240/I                                                        ClkMux                          0              2410  FALL       1
I__240/O                                                        ClkMux                        231              2641  FALL       1
INVarse.apuresetoutregC/I                                       INV                             0              2641  FALL       1
INVarse.apuresetoutregC/O                                       INV                             0              2641  RISE       1
arse.apuresetoutreg_LC_29_32_6/clk                              LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : arse.cpuresetcount_0_LC_30_25_5/in1
Capture Clock    : arse.cpuresetcount_0_LC_30_25_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2641
- Setup Time                                                   -379
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4406
---------------------------------------   ---- 
End-of-path arrival time (ps)             4406
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                top                            0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT                IO_PAD                       710               710   +INF  FALL       1
reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463              1173   +INF  FALL       1
I__162/I                             Odrv12                         0              1173   +INF  FALL       1
I__162/O                             Odrv12                       540              1713   +INF  FALL       1
I__165/I                             Span12Mux_h                    0              1713   +INF  FALL       1
I__165/O                             Span12Mux_h                  540              2253   +INF  FALL       1
I__168/I                             Span12Mux_s9_h                 0              2253   +INF  FALL       1
I__168/O                             Span12Mux_s9_h               435              2688   +INF  FALL       1
I__171/I                             Sp12to4                        0              2688   +INF  FALL       1
I__171/O                             Sp12to4                      449              3137   +INF  FALL       1
I__175/I                             Span4Mux_v                     0              3137   +INF  FALL       1
I__175/O                             Span4Mux_v                   372              3508   +INF  FALL       1
I__179/I                             Span4Mux_v                     0              3508   +INF  FALL       1
I__179/O                             Span4Mux_v                   372              3880   +INF  FALL       1
I__182/I                             LocalMux                       0              3880   +INF  FALL       1
I__182/O                             LocalMux                     309              4189   +INF  FALL       1
I__184/I                             InMux                          0              4189   +INF  FALL       1
I__184/O                             InMux                        217              4406   +INF  FALL       1
arse.cpuresetcount_0_LC_30_25_5/in1  LogicCell40_SEQ_MODE_1000      0              4406   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__228/I                                                        ClkMux                          0              2410  FALL       1
I__228/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_0C/I                                      INV                             0              2641  FALL       1
INVarse.cpuresetcount_0C/O                                      INV                             0              2641  RISE       2
arse.cpuresetcount_0_LC_30_25_5/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : arse.cpuresetcount_2_LC_30_26_2/sr
Capture Clock    : arse.cpuresetcount_2_LC_30_26_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2641
- Setup Time                                                   -140
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5508
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                top                            0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                IO_PAD                       760               760   +INF  RISE       1
reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__162/I                             Odrv12                         0              1223   +INF  FALL       1
I__162/O                             Odrv12                       540              1763   +INF  FALL       1
I__165/I                             Span12Mux_h                    0              1763   +INF  FALL       1
I__165/O                             Span12Mux_h                  540              2303   +INF  FALL       1
I__168/I                             Span12Mux_s9_h                 0              2303   +INF  FALL       1
I__168/O                             Span12Mux_s9_h               435              2738   +INF  FALL       1
I__172/I                             Sp12to4                        0              2738   +INF  FALL       1
I__172/O                             Sp12to4                      449              3187   +INF  FALL       1
I__176/I                             Span4Mux_v                     0              3187   +INF  FALL       1
I__176/O                             Span4Mux_v                   372              3558   +INF  FALL       1
I__180/I                             Span4Mux_v                     0              3558   +INF  FALL       1
I__180/O                             Span4Mux_v                   372              3930   +INF  FALL       1
I__183/I                             LocalMux                       0              3930   +INF  FALL       1
I__183/O                             LocalMux                     309              4239   +INF  FALL       1
I__186/I                             InMux                          0              4239   +INF  FALL       1
I__186/O                             InMux                        217              4456   +INF  FALL       1
reset_ibuf_RNI8255_LC_31_26_4/in0    LogicCell40_SEQ_MODE_0000      0              4456   +INF  FALL       1
reset_ibuf_RNI8255_LC_31_26_4/lcout  LogicCell40_SEQ_MODE_0000    386              4842   +INF  FALL       5
I__151/I                             LocalMux                       0              4842   +INF  FALL       1
I__151/O                             LocalMux                     309              5150   +INF  FALL       1
I__155/I                             SRMux                          0              5150   +INF  FALL       1
I__155/O                             SRMux                        358              5508   +INF  FALL       1
arse.cpuresetcount_2_LC_30_26_2/sr   LogicCell40_SEQ_MODE_1000      0              5508   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__230/I                                                        ClkMux                          0              2410  FALL       1
I__230/O                                                        ClkMux                        231              2641  FALL       1
INVarse.doingsevenC/I                                           INV                             0              2641  FALL       1
INVarse.doingsevenC/O                                           INV                             0              2641  RISE       2
arse.cpuresetcount_2_LC_30_26_2/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : arse.doingseven_LC_30_26_0/sr
Capture Clock    : arse.doingseven_LC_30_26_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2641
- Setup Time                                                   -140
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5508
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                top                            0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                IO_PAD                       760               760   +INF  RISE       1
reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__162/I                             Odrv12                         0              1223   +INF  FALL       1
I__162/O                             Odrv12                       540              1763   +INF  FALL       1
I__165/I                             Span12Mux_h                    0              1763   +INF  FALL       1
I__165/O                             Span12Mux_h                  540              2303   +INF  FALL       1
I__168/I                             Span12Mux_s9_h                 0              2303   +INF  FALL       1
I__168/O                             Span12Mux_s9_h               435              2738   +INF  FALL       1
I__172/I                             Sp12to4                        0              2738   +INF  FALL       1
I__172/O                             Sp12to4                      449              3187   +INF  FALL       1
I__176/I                             Span4Mux_v                     0              3187   +INF  FALL       1
I__176/O                             Span4Mux_v                   372              3558   +INF  FALL       1
I__180/I                             Span4Mux_v                     0              3558   +INF  FALL       1
I__180/O                             Span4Mux_v                   372              3930   +INF  FALL       1
I__183/I                             LocalMux                       0              3930   +INF  FALL       1
I__183/O                             LocalMux                     309              4239   +INF  FALL       1
I__186/I                             InMux                          0              4239   +INF  FALL       1
I__186/O                             InMux                        217              4456   +INF  FALL       1
reset_ibuf_RNI8255_LC_31_26_4/in0    LogicCell40_SEQ_MODE_0000      0              4456   +INF  FALL       1
reset_ibuf_RNI8255_LC_31_26_4/lcout  LogicCell40_SEQ_MODE_0000    386              4842   +INF  FALL       5
I__151/I                             LocalMux                       0              4842   +INF  FALL       1
I__151/O                             LocalMux                     309              5150   +INF  FALL       1
I__155/I                             SRMux                          0              5150   +INF  FALL       1
I__155/O                             SRMux                        358              5508   +INF  FALL       1
arse.doingseven_LC_30_26_0/sr        LogicCell40_SEQ_MODE_1000      0              5508   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__230/I                                                        ClkMux                          0              2410  FALL       1
I__230/O                                                        ClkMux                        231              2641  FALL       1
INVarse.doingsevenC/I                                           INV                             0              2641  FALL       1
INVarse.doingsevenC/O                                           INV                             0              2641  RISE       2
arse.doingseven_LC_30_26_0/clk                                  LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : arse.cpuclkreset_LC_31_25_7/sr
Capture Clock    : arse.cpuclkreset_LC_31_25_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2641
- Setup Time                                                   -140
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5508
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                top                            0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                IO_PAD                       760               760   +INF  RISE       1
reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__162/I                             Odrv12                         0              1223   +INF  FALL       1
I__162/O                             Odrv12                       540              1763   +INF  FALL       1
I__165/I                             Span12Mux_h                    0              1763   +INF  FALL       1
I__165/O                             Span12Mux_h                  540              2303   +INF  FALL       1
I__168/I                             Span12Mux_s9_h                 0              2303   +INF  FALL       1
I__168/O                             Span12Mux_s9_h               435              2738   +INF  FALL       1
I__172/I                             Sp12to4                        0              2738   +INF  FALL       1
I__172/O                             Sp12to4                      449              3187   +INF  FALL       1
I__176/I                             Span4Mux_v                     0              3187   +INF  FALL       1
I__176/O                             Span4Mux_v                   372              3558   +INF  FALL       1
I__180/I                             Span4Mux_v                     0              3558   +INF  FALL       1
I__180/O                             Span4Mux_v                   372              3930   +INF  FALL       1
I__183/I                             LocalMux                       0              3930   +INF  FALL       1
I__183/O                             LocalMux                     309              4239   +INF  FALL       1
I__186/I                             InMux                          0              4239   +INF  FALL       1
I__186/O                             InMux                        217              4456   +INF  FALL       1
reset_ibuf_RNI8255_LC_31_26_4/in0    LogicCell40_SEQ_MODE_0000      0              4456   +INF  FALL       1
reset_ibuf_RNI8255_LC_31_26_4/lcout  LogicCell40_SEQ_MODE_0000    386              4842   +INF  FALL       5
I__152/I                             LocalMux                       0              4842   +INF  FALL       1
I__152/O                             LocalMux                     309              5150   +INF  FALL       1
I__156/I                             SRMux                          0              5150   +INF  FALL       1
I__156/O                             SRMux                        358              5508   +INF  FALL       1
arse.cpuclkreset_LC_31_25_7/sr       LogicCell40_SEQ_MODE_1000      0              5508   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__231/I                                                        ClkMux                          0              2410  FALL       1
I__231/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuclkresetC/I                                          INV                             0              2641  FALL       1
INVarse.cpuclkresetC/O                                          INV                             0              2641  RISE       1
arse.cpuclkreset_LC_31_25_7/clk                                 LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : arse.cpuresetcount_nesr_3_LC_30_24_4/sr
Capture Clock    : arse.cpuresetcount_nesr_3_LC_30_24_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2641
- Setup Time                                                   -140
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6252
---------------------------------------   ---- 
End-of-path arrival time (ps)             6252
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                    top                            0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                    IO_PAD                       760               760   +INF  RISE       1
reset_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
reset_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__162/I                                 Odrv12                         0              1223   +INF  FALL       1
I__162/O                                 Odrv12                       540              1763   +INF  FALL       1
I__165/I                                 Span12Mux_h                    0              1763   +INF  FALL       1
I__165/O                                 Span12Mux_h                  540              2303   +INF  FALL       1
I__168/I                                 Span12Mux_s9_h                 0              2303   +INF  FALL       1
I__168/O                                 Span12Mux_s9_h               435              2738   +INF  FALL       1
I__172/I                                 Sp12to4                        0              2738   +INF  FALL       1
I__172/O                                 Sp12to4                      449              3187   +INF  FALL       1
I__176/I                                 Span4Mux_v                     0              3187   +INF  FALL       1
I__176/O                                 Span4Mux_v                   372              3558   +INF  FALL       1
I__180/I                                 Span4Mux_v                     0              3558   +INF  FALL       1
I__180/O                                 Span4Mux_v                   372              3930   +INF  FALL       1
I__183/I                                 LocalMux                       0              3930   +INF  FALL       1
I__183/O                                 LocalMux                     309              4239   +INF  FALL       1
I__186/I                                 InMux                          0              4239   +INF  FALL       1
I__186/O                                 InMux                        217              4456   +INF  FALL       1
reset_ibuf_RNI8255_LC_31_26_4/in0        LogicCell40_SEQ_MODE_0000      0              4456   +INF  FALL       1
reset_ibuf_RNI8255_LC_31_26_4/lcout      LogicCell40_SEQ_MODE_0000    386              4842   +INF  FALL       5
I__154/I                                 Odrv4                          0              4842   +INF  FALL       1
I__154/O                                 Odrv4                        372              5214   +INF  FALL       1
I__158/I                                 Span4Mux_v                     0              5214   +INF  FALL       1
I__158/O                                 Span4Mux_v                   372              5585   +INF  FALL       1
I__159/I                                 LocalMux                       0              5585   +INF  FALL       1
I__159/O                                 LocalMux                     309              5894   +INF  FALL       1
I__160/I                                 SRMux                          0              5894   +INF  FALL       1
I__160/O                                 SRMux                        358              6252   +INF  FALL       1
arse.cpuresetcount_nesr_3_LC_30_24_4/sr  LogicCell40_SEQ_MODE_1000      0              6252   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__227/I                                                        ClkMux                          0              2410  FALL       1
I__227/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_nesr_3C/I                                 INV                             0              2641  FALL       1
INVarse.cpuresetcount_nesr_3C/O                                 INV                             0              2641  RISE       1
arse.cpuresetcount_nesr_3_LC_30_24_4/clk                        LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : arse.cpuresetcount_1_LC_30_25_7/in1
Capture Clock    : arse.cpuresetcount_1_LC_30_25_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    +INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2641
- Setup Time                                                   -379
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4456
---------------------------------------   ---- 
End-of-path arrival time (ps)             4456
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                top                            0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                IO_PAD                       760               760   +INF  RISE       1
reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__162/I                             Odrv12                         0              1223   +INF  FALL       1
I__162/O                             Odrv12                       540              1763   +INF  FALL       1
I__165/I                             Span12Mux_h                    0              1763   +INF  FALL       1
I__165/O                             Span12Mux_h                  540              2303   +INF  FALL       1
I__168/I                             Span12Mux_s9_h                 0              2303   +INF  FALL       1
I__168/O                             Span12Mux_s9_h               435              2738   +INF  FALL       1
I__171/I                             Sp12to4                        0              2738   +INF  FALL       1
I__171/O                             Sp12to4                      449              3187   +INF  FALL       1
I__175/I                             Span4Mux_v                     0              3187   +INF  FALL       1
I__175/O                             Span4Mux_v                   372              3558   +INF  FALL       1
I__179/I                             Span4Mux_v                     0              3558   +INF  FALL       1
I__179/O                             Span4Mux_v                   372              3930   +INF  FALL       1
I__182/I                             LocalMux                       0              3930   +INF  FALL       1
I__182/O                             LocalMux                     309              4239   +INF  FALL       1
I__185/I                             InMux                          0              4239   +INF  FALL       1
I__185/O                             InMux                        217              4456   +INF  FALL       1
arse.cpuresetcount_1_LC_30_25_7/in1  LogicCell40_SEQ_MODE_1000      0              4456   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__228/I                                                        ClkMux                          0              2410  FALL       1
I__228/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_0C/I                                      INV                             0              2641  FALL       1
INVarse.cpuresetcount_0C/O                                      INV                             0              2641  RISE       2
arse.cpuresetcount_1_LC_30_25_7/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.io_0_preio/PADOUT(~outreg0)
Path End         : apureset
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  112
+ Data Path Delay                                            2514
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5605
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__242/I                                                        ClkMux                          0              2670  RISE       1
I__242/O                                                        ClkMux                        309              2979  RISE       1
arse.io_0_preio/OUTPUTCLK                                       PRE_IO_PIN_TYPE_010101          0              2979  RISE       1

Data path
pin name                          model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------  ----------------------  -----  ----------------  -----  ----  ------
arse.io_0_preio/PADOUT(~outreg0)  PRE_IO_PIN_TYPE_010101    112              3091   +INF  RISE       1
arse.io_0_iopad/DIN               IO_PAD                      0              3091   +INF  RISE       1
arse.io_0_iopad/PACKAGEPIN:out    IO_PAD                   2514              5605   +INF  RISE       1
apureset                          top                         0              5605   +INF  RISE       1


++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.io_1_preio/PADOUT(~outreg0)
Path End         : cpureset
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  112
+ Data Path Delay                                            2514
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5605
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__239/I                                                        ClkMux                          0              2670  RISE       1
I__239/O                                                        ClkMux                        309              2979  RISE       1
arse.io_1_preio/OUTPUTCLK                                       PRE_IO_PIN_TYPE_010101          0              2979  RISE       1

Data path
pin name                          model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------  ----------------------  -----  ----------------  -----  ----  ------
arse.io_1_preio/PADOUT(~outreg0)  PRE_IO_PIN_TYPE_010101    112              3091   +INF  RISE       1
arse.io_1_iopad/DIN               IO_PAD                      0              3091   +INF  RISE       1
arse.io_1_iopad/PACKAGEPIN:out    IO_PAD                   2514              5605   +INF  RISE       1
cpureset                          top                         0              5605   +INF  RISE       1


++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.io_0_preio/PADOUT(~outddrreg)
Path End         : apuclk
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  112
+ Data Path Delay                                            2514
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5605
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__241/I                                                        ClkMux                          0              2670  RISE       1
I__241/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2979  RISE       1

Data path
pin name                                     model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
arse.divseven.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001    112              3091   +INF  RISE       1
arse.divseven.io_0_iopad/DIN                 IO_PAD                      0              3091   +INF  RISE       1
arse.divseven.io_0_iopad/PACKAGEPIN:out      IO_PAD                   2514              5605   +INF  RISE       1
apuclk                                       top                         0              5605   +INF  RISE       1


++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.io_0_preio/PADOUT(~outddrreg)
Path End         : cpuclk
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  112
+ Data Path Delay                                            2514
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5605
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__235/I                                                        ClkMux                          0              2670  RISE       1
I__235/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2979  RISE       1

Data path
pin name                                     model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
arse.diveight.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001    112              3091   +INF  RISE       1
arse.diveight.io_0_iopad/DIN                 IO_PAD                      0              3091   +INF  RISE       1
arse.diveight.io_0_iopad/PACKAGEPIN:out      IO_PAD                   2514              5605   +INF  RISE       1
cpuclk                                       top                         0              5605   +INF  RISE       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.dout_0_LC_32_28_7/lcout
Path End         : arse.divseven.io_0_preio/DOUT0(~outddrreg)
Capture Clock    : arse.divseven.io_0_preio/OUTPUTCLK
Hold Constraint  : -211p
Path slack       : 939p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2768

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3707
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__238/I                                                        ClkMux                          0              2410  FALL       1
I__238/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.divseven.dout_0C/O                                      INV                             0              2641  RISE       1
arse.divseven.dout_0_LC_32_28_7/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.dout_0_LC_32_28_7/lcout       LogicCell40_SEQ_MODE_1000    540              3181    939  FALL       1
I__214/I                                    LocalMux                       0              3181    939  FALL       1
I__214/O                                    LocalMux                     309              3490    939  FALL       1
I__215/I                                    IoInMux                        0              3490    939  FALL       1
I__215/O                                    IoInMux                      217              3707    939  FALL       1
arse.divseven.io_0_preio/DOUT0(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              3707    939  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__241/I                                                        ClkMux                          0              2670  RISE       1
I__241/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2979  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.dout_0_LC_32_25_4/lcout
Path End         : arse.diveight.io_0_preio/DOUT0(~outddrreg)
Capture Clock    : arse.diveight.io_0_preio/OUTPUTCLK
Hold Constraint  : -211p
Path slack       : 939p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2768

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3707
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__234/I                                                        ClkMux                          0              2410  FALL       1
I__234/O                                                        ClkMux                        231              2641  FALL       1
INVarse.diveight.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.diveight.dout_0C/O                                      INV                             0              2641  RISE       1
arse.diveight.dout_0_LC_32_25_4/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.dout_0_LC_32_25_4/lcout       LogicCell40_SEQ_MODE_1000    540              3181    939  FALL       1
I__278/I                                    LocalMux                       0              3181    939  FALL       1
I__278/O                                    LocalMux                     309              3490    939  FALL       1
I__279/I                                    IoInMux                        0              3490    939  FALL       1
I__279/O                                    IoInMux                      217              3707    939  FALL       1
arse.diveight.io_0_preio/DOUT0(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              3707    939  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__235/I                                                        ClkMux                          0              2670  RISE       1
I__235/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2979  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuclkreset_LC_31_25_7/lcout
Path End         : arse.diveight.counter_0_LC_31_24_6/in3
Capture Clock    : arse.diveight.counter_0_LC_31_24_6/clk
Hold Constraint  : -211p
Path slack       : 939p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2768

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3707
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__231/I                                                        ClkMux                          0              2410  FALL       1
I__231/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuclkresetC/I                                          INV                             0              2641  FALL       1
INVarse.cpuclkresetC/O                                          INV                             0              2641  RISE       1
arse.cpuclkreset_LC_31_25_7/clk                                 LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuclkreset_LC_31_25_7/lcout       LogicCell40_SEQ_MODE_1000    540              3181    939  FALL       7
I__285/I                                LocalMux                       0              3181    939  FALL       1
I__285/O                                LocalMux                     309              3490    939  FALL       1
I__290/I                                InMux                          0              3490    939  FALL       1
I__290/O                                InMux                        217              3707    939  FALL       1
arse.diveight.counter_0_LC_31_24_6/in3  LogicCell40_SEQ_MODE_1000      0              3707    939  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__229/I                                                        ClkMux                          0              2670  RISE       1
I__229/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_24_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.doingseven_LC_30_26_0/lcout
Path End         : arse.divseven.seven_LC_30_27_2/in3
Capture Clock    : arse.divseven.seven_LC_30_27_2/clk
Hold Constraint  : -211p
Path slack       : 939p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2768

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3707
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__230/I                                                        ClkMux                          0              2410  FALL       1
I__230/O                                                        ClkMux                        231              2641  FALL       1
INVarse.doingsevenC/I                                           INV                             0              2641  FALL       1
INVarse.doingsevenC/O                                           INV                             0              2641  RISE       2
arse.doingseven_LC_30_26_0/clk                                  LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.doingseven_LC_30_26_0/lcout    LogicCell40_SEQ_MODE_1000    540              3181    939  FALL       2
I__108/I                            LocalMux                       0              3181    939  FALL       1
I__108/O                            LocalMux                     309              3490    939  FALL       1
I__110/I                            InMux                          0              3490    939  FALL       1
I__110/O                            InMux                        217              3707    939  FALL       1
arse.divseven.seven_LC_30_27_2/in3  LogicCell40_SEQ_MODE_1000      0              3707    939  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__233/I                                                        ClkMux                          0              2670  RISE       1
I__233/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_30_27_2/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.apuresetoutreg_LC_29_32_6/lcout
Path End         : arse.io_0_preio/DOUT0(~outreg0)
Capture Clock    : arse.io_0_preio/OUTPUTCLK
Hold Constraint  : -211p
Path slack       : 939p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2768

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3707
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__240/I                                                        ClkMux                          0              2410  FALL       1
I__240/O                                                        ClkMux                        231              2641  FALL       1
INVarse.apuresetoutregC/I                                       INV                             0              2641  FALL       1
INVarse.apuresetoutregC/O                                       INV                             0              2641  RISE       1
arse.apuresetoutreg_LC_29_32_6/clk                              LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.apuresetoutreg_LC_29_32_6/lcout  LogicCell40_SEQ_MODE_1000    540              3181    939  FALL       1
I__58/I                               LocalMux                       0              3181    939  FALL       1
I__58/O                               LocalMux                     309              3490    939  FALL       1
I__59/I                               IoInMux                        0              3490    939  FALL       1
I__59/O                               IoInMux                      217              3707    939  FALL       1
arse.io_0_preio/DOUT0(~outreg0)       PRE_IO_PIN_TYPE_010101         0              3707    939  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__242/I                                                        ClkMux                          0              2670  RISE       1
I__242/O                                                        ClkMux                        309              2979  RISE       1
arse.io_0_preio/OUTPUTCLK                                       PRE_IO_PIN_TYPE_010101          0              2979  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuclkreset_LC_31_25_7/lcout
Path End         : arse.diveight.counter_2_LC_32_24_5/in1
Capture Clock    : arse.diveight.counter_2_LC_32_24_5/clk
Hold Constraint  : -211p
Path slack       : 939p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2768

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3707
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__231/I                                                        ClkMux                          0              2410  FALL       1
I__231/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuclkresetC/I                                          INV                             0              2641  FALL       1
INVarse.cpuclkresetC/O                                          INV                             0              2641  RISE       1
arse.cpuclkreset_LC_31_25_7/clk                                 LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuclkreset_LC_31_25_7/lcout       LogicCell40_SEQ_MODE_1000    540              3181    939  FALL       7
I__286/I                                LocalMux                       0              3181    939  FALL       1
I__286/O                                LocalMux                     309              3490    939  FALL       1
I__292/I                                InMux                          0              3490    939  FALL       1
I__292/O                                InMux                        217              3707    939  FALL       1
arse.diveight.counter_2_LC_32_24_5/in1  LogicCell40_SEQ_MODE_1000      0              3707    939  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__232/I                                                        ClkMux                          0              2670  RISE       1
I__232/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_32_24_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuclkreset_LC_31_25_7/lcout
Path End         : arse.diveight.counter_1_LC_31_24_2/in3
Capture Clock    : arse.diveight.counter_1_LC_31_24_2/clk
Hold Constraint  : -211p
Path slack       : 939p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2768

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3707
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__231/I                                                        ClkMux                          0              2410  FALL       1
I__231/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuclkresetC/I                                          INV                             0              2641  FALL       1
INVarse.cpuclkresetC/O                                          INV                             0              2641  RISE       1
arse.cpuclkreset_LC_31_25_7/clk                                 LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuclkreset_LC_31_25_7/lcout       LogicCell40_SEQ_MODE_1000    540              3181    939  FALL       7
I__285/I                                LocalMux                       0              3181    939  FALL       1
I__285/O                                LocalMux                     309              3490    939  FALL       1
I__291/I                                InMux                          0              3490    939  FALL       1
I__291/O                                InMux                        217              3707    939  FALL       1
arse.diveight.counter_1_LC_31_24_2/in3  LogicCell40_SEQ_MODE_1000      0              3707    939  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__229/I                                                        ClkMux                          0              2670  RISE       1
I__229/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_24_2/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuclkreset_LC_31_25_7/lcout
Path End         : arse.diveight.dout_1_LC_32_24_1/in1
Capture Clock    : arse.diveight.dout_1_LC_32_24_1/clk
Hold Constraint  : -211p
Path slack       : 939p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2768

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3707
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__231/I                                                        ClkMux                          0              2410  FALL       1
I__231/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuclkresetC/I                                          INV                             0              2641  FALL       1
INVarse.cpuclkresetC/O                                          INV                             0              2641  RISE       1
arse.cpuclkreset_LC_31_25_7/clk                                 LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuclkreset_LC_31_25_7/lcout    LogicCell40_SEQ_MODE_1000    540              3181    939  FALL       7
I__286/I                             LocalMux                       0              3181    939  FALL       1
I__286/O                             LocalMux                     309              3490    939  FALL       1
I__293/I                             InMux                          0              3490    939  FALL       1
I__293/O                             InMux                        217              3707    939  FALL       1
arse.diveight.dout_1_LC_32_24_1/in1  LogicCell40_SEQ_MODE_1000      0              3707    939  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__232/I                                                        ClkMux                          0              2670  RISE       1
I__232/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.dout_1_LC_32_24_1/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_2_LC_32_24_5/lcout
Path End         : arse.diveight.counter_2_LC_32_24_5/in3
Capture Clock    : arse.diveight.counter_2_LC_32_24_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__232/I                                                        ClkMux                          0              2670  RISE       1
I__232/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_32_24_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_2_LC_32_24_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__281/I                                  LocalMux                       0              3519   1066  FALL       1
I__281/O                                  LocalMux                     309              3827   1066  FALL       1
I__283/I                                  InMux                          0              3827   1066  FALL       1
I__283/O                                  InMux                        217              4045   1066  FALL       1
arse.diveight.counter_2_LC_32_24_5/in3    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__232/I                                                        ClkMux                          0              2670  RISE       1
I__232/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_32_24_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_0_LC_31_27_6/lcout
Path End         : arse.divseven.counter_1_LC_31_27_3/in0
Capture Clock    : arse.divseven.counter_1_LC_31_27_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_31_27_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_0_LC_31_27_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__245/I                                  LocalMux                       0              3519   1066  FALL       1
I__245/O                                  LocalMux                     309              3827   1066  FALL       1
I__249/I                                  InMux                          0              3827   1066  FALL       1
I__249/O                                  InMux                        217              4045   1066  FALL       1
arse.divseven.counter_1_LC_31_27_3/in0    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_31_27_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_31_27_4/lcout
Path End         : arse.divseven.counter_0_LC_31_27_6/in0
Capture Clock    : arse.divseven.counter_0_LC_31_27_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_31_27_4/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_31_27_4/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       7
I__216/I                                  LocalMux                       0              3519   1066  FALL       1
I__216/O                                  LocalMux                     309              3827   1066  FALL       1
I__221/I                                  InMux                          0              3827   1066  FALL       1
I__221/O                                  InMux                        217              4045   1066  FALL       1
arse.divseven.counter_0_LC_31_27_6/in0    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_31_27_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_1_LC_31_27_3/lcout
Path End         : arse.divseven.counter_0_LC_31_27_6/in1
Capture Clock    : arse.divseven.counter_0_LC_31_27_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_31_27_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_1_LC_31_27_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__268/I                                  LocalMux                       0              3519   1066  FALL       1
I__268/O                                  LocalMux                     309              3827   1066  FALL       1
I__272/I                                  InMux                          0              3827   1066  FALL       1
I__272/O                                  InMux                        217              4045   1066  FALL       1
arse.divseven.counter_0_LC_31_27_6/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_31_27_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuclkreset_LC_31_25_7/lcout
Path End         : arse.diveight.dout_0_LC_32_25_4/in1
Capture Clock    : arse.diveight.dout_0_LC_32_25_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2641

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3707
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__231/I                                                        ClkMux                          0              2410  FALL       1
I__231/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuclkresetC/I                                          INV                             0              2641  FALL       1
INVarse.cpuclkresetC/O                                          INV                             0              2641  RISE       1
arse.cpuclkreset_LC_31_25_7/clk                                 LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuclkreset_LC_31_25_7/lcout    LogicCell40_SEQ_MODE_1000    540              3181   1066  FALL       7
I__288/I                             LocalMux                       0              3181   1066  FALL       1
I__288/O                             LocalMux                     309              3490   1066  FALL       1
I__295/I                             InMux                          0              3490   1066  FALL       1
I__295/O                             InMux                        217              3707   1066  FALL       1
arse.diveight.dout_0_LC_32_25_4/in1  LogicCell40_SEQ_MODE_1000      0              3707   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__234/I                                                        ClkMux                          0              2410  FALL       1
I__234/O                                                        ClkMux                        231              2641  FALL       1
INVarse.diveight.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.diveight.dout_0C/O                                      INV                             0              2641  RISE       1
arse.diveight.dout_0_LC_32_25_4/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_0_LC_31_24_6/lcout
Path End         : arse.diveight.counter_0_LC_31_24_6/in1
Capture Clock    : arse.diveight.counter_0_LC_31_24_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__229/I                                                        ClkMux                          0              2670  RISE       1
I__229/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_24_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_0_LC_31_24_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__306/I                                  LocalMux                       0              3519   1066  FALL       1
I__306/O                                  LocalMux                     309              3827   1066  FALL       1
I__308/I                                  InMux                          0              3827   1066  FALL       1
I__308/O                                  InMux                        217              4045   1066  FALL       1
arse.diveight.counter_0_LC_31_24_6/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__229/I                                                        ClkMux                          0              2670  RISE       1
I__229/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_24_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_1_LC_31_24_2/lcout
Path End         : arse.diveight.counter_1_LC_31_24_2/in0
Capture Clock    : arse.diveight.counter_1_LC_31_24_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__229/I                                                        ClkMux                          0              2670  RISE       1
I__229/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_24_2/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_1_LC_31_24_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__299/I                                  LocalMux                       0              3519   1066  FALL       1
I__299/O                                  LocalMux                     309              3827   1066  FALL       1
I__301/I                                  InMux                          0              3827   1066  FALL       1
I__301/O                                  InMux                        217              4045   1066  FALL       1
arse.diveight.counter_1_LC_31_24_2/in0    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__229/I                                                        ClkMux                          0              2670  RISE       1
I__229/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_24_2/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.seven_LC_30_27_2/lcout
Path End         : arse.divseven.counter_1_LC_31_27_3/in1
Capture Clock    : arse.divseven.counter_1_LC_31_27_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__233/I                                                        ClkMux                          0              2670  RISE       1
I__233/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_30_27_2/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.seven_LC_30_27_2/lcout    LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__254/I                                LocalMux                       0              3519   1066  FALL       1
I__254/O                                LocalMux                     309              3827   1066  FALL       1
I__258/I                                InMux                          0              3827   1066  FALL       1
I__258/O                                InMux                        217              4045   1066  FALL       1
arse.divseven.counter_1_LC_31_27_3/in1  LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_31_27_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuresetcount_2_LC_30_26_2/lcout
Path End         : arse.cpuresetcount_2_LC_30_26_2/in0
Capture Clock    : arse.cpuresetcount_2_LC_30_26_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2641

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3707
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__230/I                                                        ClkMux                          0              2410  FALL       1
I__230/O                                                        ClkMux                        231              2641  FALL       1
INVarse.doingsevenC/I                                           INV                             0              2641  FALL       1
INVarse.doingsevenC/O                                           INV                             0              2641  RISE       2
arse.cpuresetcount_2_LC_30_26_2/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuresetcount_2_LC_30_26_2/lcout  LogicCell40_SEQ_MODE_1000    540              3181   1066  FALL       4
I__114/I                               LocalMux                       0              3181   1066  FALL       1
I__114/O                               LocalMux                     309              3490   1066  FALL       1
I__118/I                               InMux                          0              3490   1066  FALL       1
I__118/O                               InMux                        217              3707   1066  FALL       1
arse.cpuresetcount_2_LC_30_26_2/in0    LogicCell40_SEQ_MODE_1000      0              3707   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__230/I                                                        ClkMux                          0              2410  FALL       1
I__230/O                                                        ClkMux                        231              2641  FALL       1
INVarse.doingsevenC/I                                           INV                             0              2641  FALL       1
INVarse.doingsevenC/O                                           INV                             0              2641  RISE       2
arse.cpuresetcount_2_LC_30_26_2/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.doingseven_LC_30_26_0/lcout
Path End         : arse.doingseven_LC_30_26_0/in1
Capture Clock    : arse.doingseven_LC_30_26_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2641

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3707
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__230/I                                                        ClkMux                          0              2410  FALL       1
I__230/O                                                        ClkMux                        231              2641  FALL       1
INVarse.doingsevenC/I                                           INV                             0              2641  FALL       1
INVarse.doingsevenC/O                                           INV                             0              2641  RISE       2
arse.doingseven_LC_30_26_0/clk                                  LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.doingseven_LC_30_26_0/lcout  LogicCell40_SEQ_MODE_1000    540              3181   1066  FALL       2
I__109/I                          LocalMux                       0              3181   1066  FALL       1
I__109/O                          LocalMux                     309              3490   1066  FALL       1
I__111/I                          InMux                          0              3490   1066  FALL       1
I__111/O                          InMux                        217              3707   1066  FALL       1
arse.doingseven_LC_30_26_0/in1    LogicCell40_SEQ_MODE_1000      0              3707   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__230/I                                                        ClkMux                          0              2410  FALL       1
I__230/O                                                        ClkMux                        231              2641  FALL       1
INVarse.doingsevenC/I                                           INV                             0              2641  FALL       1
INVarse.doingsevenC/O                                           INV                             0              2641  RISE       2
arse.doingseven_LC_30_26_0/clk                                  LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuresetcount_1_LC_30_25_7/lcout
Path End         : arse.cpuresetcount_1_LC_30_25_7/in2
Capture Clock    : arse.cpuresetcount_1_LC_30_25_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2641

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3707
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__228/I                                                        ClkMux                          0              2410  FALL       1
I__228/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_0C/I                                      INV                             0              2641  FALL       1
INVarse.cpuresetcount_0C/O                                      INV                             0              2641  RISE       2
arse.cpuresetcount_1_LC_30_25_7/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuresetcount_1_LC_30_25_7/lcout  LogicCell40_SEQ_MODE_1000    540              3181   1066  FALL       5
I__129/I                               LocalMux                       0              3181   1066  FALL       1
I__129/O                               LocalMux                     309              3490   1066  FALL       1
I__134/I                               InMux                          0              3490   1066  FALL       1
I__134/O                               InMux                        217              3707   1066  FALL       1
I__137/I                               CascadeMux                     0              3707   1066  FALL       1
I__137/O                               CascadeMux                     0              3707   1066  FALL       1
arse.cpuresetcount_1_LC_30_25_7/in2    LogicCell40_SEQ_MODE_1000      0              3707   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__228/I                                                        ClkMux                          0              2410  FALL       1
I__228/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_0C/I                                      INV                             0              2641  FALL       1
INVarse.cpuresetcount_0C/O                                      INV                             0              2641  RISE       2
arse.cpuresetcount_1_LC_30_25_7/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuresetcount_0_LC_30_25_5/lcout
Path End         : arse.cpuresetcount_0_LC_30_25_5/in0
Capture Clock    : arse.cpuresetcount_0_LC_30_25_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2641

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3707
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__228/I                                                        ClkMux                          0              2410  FALL       1
I__228/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_0C/I                                      INV                             0              2641  FALL       1
INVarse.cpuresetcount_0C/O                                      INV                             0              2641  RISE       2
arse.cpuresetcount_0_LC_30_25_5/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuresetcount_0_LC_30_25_5/lcout  LogicCell40_SEQ_MODE_1000    540              3181   1066  FALL       6
I__121/I                               LocalMux                       0              3181   1066  FALL       1
I__121/O                               LocalMux                     309              3490   1066  FALL       1
I__126/I                               InMux                          0              3490   1066  FALL       1
I__126/O                               InMux                        217              3707   1066  FALL       1
arse.cpuresetcount_0_LC_30_25_5/in0    LogicCell40_SEQ_MODE_1000      0              3707   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__228/I                                                        ClkMux                          0              2410  FALL       1
I__228/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_0C/I                                      INV                             0              2641  FALL       1
INVarse.cpuresetcount_0C/O                                      INV                             0              2641  RISE       2
arse.cpuresetcount_0_LC_30_25_5/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuresetcount_nesr_3_LC_30_24_4/lcout
Path End         : arse.cpuresetcount_nesr_3_LC_30_24_4/in0
Capture Clock    : arse.cpuresetcount_nesr_3_LC_30_24_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2641

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3707
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__227/I                                                        ClkMux                          0              2410  FALL       1
I__227/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_nesr_3C/I                                 INV                             0              2641  FALL       1
INVarse.cpuresetcount_nesr_3C/O                                 INV                             0              2641  RISE       1
arse.cpuresetcount_nesr_3_LC_30_24_4/clk                        LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuresetcount_nesr_3_LC_30_24_4/lcout  LogicCell40_SEQ_MODE_1000    540              3181   1066  FALL       3
I__143/I                                    LocalMux                       0              3181   1066  FALL       1
I__143/O                                    LocalMux                     309              3490   1066  FALL       1
I__146/I                                    InMux                          0              3490   1066  FALL       1
I__146/O                                    InMux                        217              3707   1066  FALL       1
arse.cpuresetcount_nesr_3_LC_30_24_4/in0    LogicCell40_SEQ_MODE_1000      0              3707   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__227/I                                                        ClkMux                          0              2410  FALL       1
I__227/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_nesr_3C/I                                 INV                             0              2641  FALL       1
INVarse.cpuresetcount_nesr_3C/O                                 INV                             0              2641  RISE       1
arse.cpuresetcount_nesr_3_LC_30_24_4/clk                        LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuresetcount_0_LC_30_25_5/lcout
Path End         : arse.cpuresetcount_2_LC_30_26_2/in3
Capture Clock    : arse.cpuresetcount_2_LC_30_26_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2641

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3707
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__228/I                                                        ClkMux                          0              2410  FALL       1
I__228/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_0C/I                                      INV                             0              2641  FALL       1
INVarse.cpuresetcount_0C/O                                      INV                             0              2641  RISE       2
arse.cpuresetcount_0_LC_30_25_5/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuresetcount_0_LC_30_25_5/lcout  LogicCell40_SEQ_MODE_1000    540              3181   1066  FALL       6
I__122/I                               LocalMux                       0              3181   1066  FALL       1
I__122/O                               LocalMux                     309              3490   1066  FALL       1
I__128/I                               InMux                          0              3490   1066  FALL       1
I__128/O                               InMux                        217              3707   1066  FALL       1
arse.cpuresetcount_2_LC_30_26_2/in3    LogicCell40_SEQ_MODE_1000      0              3707   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__230/I                                                        ClkMux                          0              2410  FALL       1
I__230/O                                                        ClkMux                        231              2641  FALL       1
INVarse.doingsevenC/I                                           INV                             0              2641  FALL       1
INVarse.doingsevenC/O                                           INV                             0              2641  RISE       2
arse.cpuresetcount_2_LC_30_26_2/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuresetcount_0_LC_30_25_5/lcout
Path End         : arse.cpuresetcount_1_LC_30_25_7/in0
Capture Clock    : arse.cpuresetcount_1_LC_30_25_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2641

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3707
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__228/I                                                        ClkMux                          0              2410  FALL       1
I__228/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_0C/I                                      INV                             0              2641  FALL       1
INVarse.cpuresetcount_0C/O                                      INV                             0              2641  RISE       2
arse.cpuresetcount_0_LC_30_25_5/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuresetcount_0_LC_30_25_5/lcout  LogicCell40_SEQ_MODE_1000    540              3181   1066  FALL       6
I__121/I                               LocalMux                       0              3181   1066  FALL       1
I__121/O                               LocalMux                     309              3490   1066  FALL       1
I__127/I                               InMux                          0              3490   1066  FALL       1
I__127/O                               InMux                        217              3707   1066  FALL       1
arse.cpuresetcount_1_LC_30_25_7/in0    LogicCell40_SEQ_MODE_1000      0              3707   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__228/I                                                        ClkMux                          0              2410  FALL       1
I__228/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_0C/I                                      INV                             0              2641  FALL       1
INVarse.cpuresetcount_0C/O                                      INV                             0              2641  RISE       2
arse.cpuresetcount_1_LC_30_25_7/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuresetcount_1_LC_30_25_7/lcout
Path End         : arse.cpuresetcount_nesr_3_LC_30_24_4/in3
Capture Clock    : arse.cpuresetcount_nesr_3_LC_30_24_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2641

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3707
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__228/I                                                        ClkMux                          0              2410  FALL       1
I__228/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_0C/I                                      INV                             0              2641  FALL       1
INVarse.cpuresetcount_0C/O                                      INV                             0              2641  RISE       2
arse.cpuresetcount_1_LC_30_25_7/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuresetcount_1_LC_30_25_7/lcout     LogicCell40_SEQ_MODE_1000    540              3181   1066  FALL       5
I__130/I                                  LocalMux                       0              3181   1066  FALL       1
I__130/O                                  LocalMux                     309              3490   1066  FALL       1
I__135/I                                  InMux                          0              3490   1066  FALL       1
I__135/O                                  InMux                        217              3707   1066  FALL       1
arse.cpuresetcount_nesr_3_LC_30_24_4/in3  LogicCell40_SEQ_MODE_1000      0              3707   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__227/I                                                        ClkMux                          0              2410  FALL       1
I__227/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_nesr_3C/I                                 INV                             0              2641  FALL       1
INVarse.cpuresetcount_nesr_3C/O                                 INV                             0              2641  RISE       1
arse.cpuresetcount_nesr_3_LC_30_24_4/clk                        LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuresetcount_1_LC_30_25_7/lcout
Path End         : arse.cpuresetcount_2_LC_30_26_2/in1
Capture Clock    : arse.cpuresetcount_2_LC_30_26_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2641

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3707
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__228/I                                                        ClkMux                          0              2410  FALL       1
I__228/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_0C/I                                      INV                             0              2641  FALL       1
INVarse.cpuresetcount_0C/O                                      INV                             0              2641  RISE       2
arse.cpuresetcount_1_LC_30_25_7/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuresetcount_1_LC_30_25_7/lcout  LogicCell40_SEQ_MODE_1000    540              3181   1066  FALL       5
I__131/I                               LocalMux                       0              3181   1066  FALL       1
I__131/O                               LocalMux                     309              3490   1066  FALL       1
I__136/I                               InMux                          0              3490   1066  FALL       1
I__136/O                               InMux                        217              3707   1066  FALL       1
arse.cpuresetcount_2_LC_30_26_2/in1    LogicCell40_SEQ_MODE_1000      0              3707   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__230/I                                                        ClkMux                          0              2410  FALL       1
I__230/O                                                        ClkMux                        231              2641  FALL       1
INVarse.doingsevenC/I                                           INV                             0              2641  FALL       1
INVarse.doingsevenC/O                                           INV                             0              2641  RISE       2
arse.cpuresetcount_2_LC_30_26_2/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_31_27_4/lcout
Path End         : arse.divseven.dout_1_LC_32_27_5/in1
Capture Clock    : arse.divseven.dout_1_LC_32_27_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_31_27_4/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_31_27_4/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       7
I__218/I                                  LocalMux                       0              3519   1066  FALL       1
I__218/O                                  LocalMux                     309              3827   1066  FALL       1
I__225/I                                  InMux                          0              3827   1066  FALL       1
I__225/O                                  InMux                        217              4045   1066  FALL       1
arse.divseven.dout_1_LC_32_27_5/in1       LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__237/I                                                        ClkMux                          0              2670  RISE       1
I__237/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_32_27_5/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_31_27_4/lcout
Path End         : arse.divseven.counter_2_LC_31_27_4/in0
Capture Clock    : arse.divseven.counter_2_LC_31_27_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_31_27_4/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_31_27_4/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       7
I__216/I                                  LocalMux                       0              3519   1066  FALL       1
I__216/O                                  LocalMux                     309              3827   1066  FALL       1
I__222/I                                  InMux                          0              3827   1066  FALL       1
I__222/O                                  InMux                        217              4045   1066  FALL       1
arse.divseven.counter_2_LC_31_27_4/in0    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_31_27_4/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_31_27_4/lcout
Path End         : arse.divseven.counter_1_LC_31_27_3/in3
Capture Clock    : arse.divseven.counter_1_LC_31_27_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_31_27_4/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_31_27_4/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       7
I__216/I                                  LocalMux                       0              3519   1066  FALL       1
I__216/O                                  LocalMux                     309              3827   1066  FALL       1
I__223/I                                  InMux                          0              3827   1066  FALL       1
I__223/O                                  InMux                        217              4045   1066  FALL       1
arse.divseven.counter_1_LC_31_27_3/in3    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_31_27_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_0_LC_31_27_6/lcout
Path End         : arse.divseven.dout_1_LC_32_27_5/in3
Capture Clock    : arse.divseven.dout_1_LC_32_27_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_31_27_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_0_LC_31_27_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__246/I                                  LocalMux                       0              3519   1066  FALL       1
I__246/O                                  LocalMux                     309              3827   1066  FALL       1
I__252/I                                  InMux                          0              3827   1066  FALL       1
I__252/O                                  InMux                        217              4045   1066  FALL       1
arse.divseven.dout_1_LC_32_27_5/in3       LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__237/I                                                        ClkMux                          0              2670  RISE       1
I__237/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_32_27_5/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_0_LC_31_27_6/lcout
Path End         : arse.divseven.counter_0_LC_31_27_6/in3
Capture Clock    : arse.divseven.counter_0_LC_31_27_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_31_27_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_0_LC_31_27_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__245/I                                  LocalMux                       0              3519   1066  FALL       1
I__245/O                                  LocalMux                     309              3827   1066  FALL       1
I__250/I                                  InMux                          0              3827   1066  FALL       1
I__250/O                                  InMux                        217              4045   1066  FALL       1
arse.divseven.counter_0_LC_31_27_6/in3    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_31_27_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_0_LC_31_27_6/lcout
Path End         : arse.divseven.counter_2_LC_31_27_4/in3
Capture Clock    : arse.divseven.counter_2_LC_31_27_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_31_27_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_0_LC_31_27_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__245/I                                  LocalMux                       0              3519   1066  FALL       1
I__245/O                                  LocalMux                     309              3827   1066  FALL       1
I__251/I                                  InMux                          0              3827   1066  FALL       1
I__251/O                                  InMux                        217              4045   1066  FALL       1
arse.divseven.counter_2_LC_31_27_4/in3    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_31_27_4/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.seven_LC_30_27_2/lcout
Path End         : arse.divseven.counter_0_LC_31_27_6/in2
Capture Clock    : arse.divseven.counter_0_LC_31_27_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__233/I                                                        ClkMux                          0              2670  RISE       1
I__233/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_30_27_2/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.seven_LC_30_27_2/lcout    LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__254/I                                LocalMux                       0              3519   1066  FALL       1
I__254/O                                LocalMux                     309              3827   1066  FALL       1
I__259/I                                InMux                          0              3827   1066  FALL       1
I__259/O                                InMux                        217              4045   1066  FALL       1
I__263/I                                CascadeMux                     0              4045   1066  FALL       1
I__263/O                                CascadeMux                     0              4045   1066  FALL       1
arse.divseven.counter_0_LC_31_27_6/in2  LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_31_27_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.seven_LC_30_27_2/lcout
Path End         : arse.divseven.counter_2_LC_31_27_4/in2
Capture Clock    : arse.divseven.counter_2_LC_31_27_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__233/I                                                        ClkMux                          0              2670  RISE       1
I__233/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_30_27_2/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.seven_LC_30_27_2/lcout    LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__254/I                                LocalMux                       0              3519   1066  FALL       1
I__254/O                                LocalMux                     309              3827   1066  FALL       1
I__260/I                                InMux                          0              3827   1066  FALL       1
I__260/O                                InMux                        217              4045   1066  FALL       1
I__264/I                                CascadeMux                     0              4045   1066  FALL       1
I__264/O                                CascadeMux                     0              4045   1066  FALL       1
arse.divseven.counter_2_LC_31_27_4/in2  LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_31_27_4/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_1_LC_31_27_3/lcout
Path End         : arse.divseven.dout_1_LC_32_27_5/in0
Capture Clock    : arse.divseven.dout_1_LC_32_27_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_31_27_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_1_LC_31_27_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__269/I                                  LocalMux                       0              3519   1066  FALL       1
I__269/O                                  LocalMux                     309              3827   1066  FALL       1
I__275/I                                  InMux                          0              3827   1066  FALL       1
I__275/O                                  InMux                        217              4045   1066  FALL       1
arse.divseven.dout_1_LC_32_27_5/in0       LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__237/I                                                        ClkMux                          0              2670  RISE       1
I__237/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_32_27_5/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_1_LC_31_27_3/lcout
Path End         : arse.divseven.counter_2_LC_31_27_4/in1
Capture Clock    : arse.divseven.counter_2_LC_31_27_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_31_27_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_1_LC_31_27_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__268/I                                  LocalMux                       0              3519   1066  FALL       1
I__268/O                                  LocalMux                     309              3827   1066  FALL       1
I__273/I                                  InMux                          0              3827   1066  FALL       1
I__273/O                                  InMux                        217              4045   1066  FALL       1
arse.divseven.counter_2_LC_31_27_4/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_31_27_4/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_1_LC_31_27_3/lcout
Path End         : arse.divseven.counter_1_LC_31_27_3/in2
Capture Clock    : arse.divseven.counter_1_LC_31_27_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_31_27_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_1_LC_31_27_3/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__268/I                                  LocalMux                       0              3519   1066  FALL       1
I__268/O                                  LocalMux                     309              3827   1066  FALL       1
I__274/I                                  InMux                          0              3827   1066  FALL       1
I__274/O                                  InMux                        217              4045   1066  FALL       1
I__277/I                                  CascadeMux                     0              4045   1066  FALL       1
I__277/O                                  CascadeMux                     0              4045   1066  FALL       1
arse.divseven.counter_1_LC_31_27_3/in2    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_1_LC_31_27_3/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_2_LC_32_24_5/lcout
Path End         : arse.diveight.dout_1_LC_32_24_1/in3
Capture Clock    : arse.diveight.dout_1_LC_32_24_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__232/I                                                        ClkMux                          0              2670  RISE       1
I__232/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_32_24_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_2_LC_32_24_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__281/I                                  LocalMux                       0              3519   1066  FALL       1
I__281/O                                  LocalMux                     309              3827   1066  FALL       1
I__284/I                                  InMux                          0              3827   1066  FALL       1
I__284/O                                  InMux                        217              4045   1066  FALL       1
arse.diveight.dout_1_LC_32_24_1/in3       LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__232/I                                                        ClkMux                          0              2670  RISE       1
I__232/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.dout_1_LC_32_24_1/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuclkreset_LC_31_25_7/lcout
Path End         : arse.cpuclkreset_LC_31_25_7/in3
Capture Clock    : arse.cpuclkreset_LC_31_25_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2641

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                3707
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__231/I                                                        ClkMux                          0              2410  FALL       1
I__231/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuclkresetC/I                                          INV                             0              2641  FALL       1
INVarse.cpuclkresetC/O                                          INV                             0              2641  RISE       1
arse.cpuclkreset_LC_31_25_7/clk                                 LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuclkreset_LC_31_25_7/lcout  LogicCell40_SEQ_MODE_1000    540              3181   1066  FALL       7
I__289/I                           LocalMux                       0              3181   1066  FALL       1
I__289/O                           LocalMux                     309              3490   1066  FALL       1
I__296/I                           InMux                          0              3490   1066  FALL       1
I__296/O                           InMux                        217              3707   1066  FALL       1
arse.cpuclkreset_LC_31_25_7/in3    LogicCell40_SEQ_MODE_1000      0              3707   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__231/I                                                        ClkMux                          0              2410  FALL       1
I__231/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuclkresetC/I                                          INV                             0              2641  FALL       1
INVarse.cpuclkresetC/O                                          INV                             0              2641  RISE       1
arse.cpuclkreset_LC_31_25_7/clk                                 LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_1_LC_31_24_2/lcout
Path End         : arse.diveight.counter_2_LC_32_24_5/in2
Capture Clock    : arse.diveight.counter_2_LC_32_24_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__229/I                                                        ClkMux                          0              2670  RISE       1
I__229/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_24_2/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_1_LC_31_24_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__300/I                                  LocalMux                       0              3519   1066  FALL       1
I__300/O                                  LocalMux                     309              3827   1066  FALL       1
I__302/I                                  InMux                          0              3827   1066  FALL       1
I__302/O                                  InMux                        217              4045   1066  FALL       1
I__304/I                                  CascadeMux                     0              4045   1066  FALL       1
I__304/O                                  CascadeMux                     0              4045   1066  FALL       1
arse.diveight.counter_2_LC_32_24_5/in2    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__232/I                                                        ClkMux                          0              2670  RISE       1
I__232/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_32_24_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_1_LC_31_24_2/lcout
Path End         : arse.diveight.dout_1_LC_32_24_1/in2
Capture Clock    : arse.diveight.dout_1_LC_32_24_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__229/I                                                        ClkMux                          0              2670  RISE       1
I__229/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_24_2/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_1_LC_31_24_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       3
I__300/I                                  LocalMux                       0              3519   1066  FALL       1
I__300/O                                  LocalMux                     309              3827   1066  FALL       1
I__303/I                                  InMux                          0              3827   1066  FALL       1
I__303/O                                  InMux                        217              4045   1066  FALL       1
I__305/I                                  CascadeMux                     0              4045   1066  FALL       1
I__305/O                                  CascadeMux                     0              4045   1066  FALL       1
arse.diveight.dout_1_LC_32_24_1/in2       LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__232/I                                                        ClkMux                          0              2670  RISE       1
I__232/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.dout_1_LC_32_24_1/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_0_LC_31_24_6/lcout
Path End         : arse.diveight.counter_2_LC_32_24_5/in0
Capture Clock    : arse.diveight.counter_2_LC_32_24_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__229/I                                                        ClkMux                          0              2670  RISE       1
I__229/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_24_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_0_LC_31_24_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__307/I                                  LocalMux                       0              3519   1066  FALL       1
I__307/O                                  LocalMux                     309              3827   1066  FALL       1
I__310/I                                  InMux                          0              3827   1066  FALL       1
I__310/O                                  InMux                        217              4045   1066  FALL       1
arse.diveight.counter_2_LC_32_24_5/in0    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__232/I                                                        ClkMux                          0              2670  RISE       1
I__232/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_32_24_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_0_LC_31_24_6/lcout
Path End         : arse.diveight.counter_1_LC_31_24_2/in1
Capture Clock    : arse.diveight.counter_1_LC_31_24_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__229/I                                                        ClkMux                          0              2670  RISE       1
I__229/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_24_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_0_LC_31_24_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__306/I                                  LocalMux                       0              3519   1066  FALL       1
I__306/O                                  LocalMux                     309              3827   1066  FALL       1
I__309/I                                  InMux                          0              3827   1066  FALL       1
I__309/O                                  InMux                        217              4045   1066  FALL       1
arse.diveight.counter_1_LC_31_24_2/in1    LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__229/I                                                        ClkMux                          0              2670  RISE       1
I__229/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_1_LC_31_24_2/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_0_LC_31_24_6/lcout
Path End         : arse.diveight.dout_1_LC_32_24_1/in0
Capture Clock    : arse.diveight.dout_1_LC_32_24_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__229/I                                                        ClkMux                          0              2670  RISE       1
I__229/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_0_LC_31_24_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_0_LC_31_24_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       4
I__307/I                                  LocalMux                       0              3519   1066  FALL       1
I__307/O                                  LocalMux                     309              3827   1066  FALL       1
I__311/I                                  InMux                          0              3827   1066  FALL       1
I__311/O                                  InMux                        217              4045   1066  FALL       1
arse.diveight.dout_1_LC_32_24_1/in0       LogicCell40_SEQ_MODE_1000      0              4045   1066  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__232/I                                                        ClkMux                          0              2670  RISE       1
I__232/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.dout_1_LC_32_24_1/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuresetcount_2_LC_30_26_2/lcout
Path End         : arse.cpuresetcount_nesr_3_LC_30_24_4/in2
Capture Clock    : arse.cpuresetcount_nesr_3_LC_30_24_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2641

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                             898
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4079
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__230/I                                                        ClkMux                          0              2410  FALL       1
I__230/O                                                        ClkMux                        231              2641  FALL       1
INVarse.doingsevenC/I                                           INV                             0              2641  FALL       1
INVarse.doingsevenC/O                                           INV                             0              2641  RISE       2
arse.cpuresetcount_2_LC_30_26_2/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuresetcount_2_LC_30_26_2/lcout     LogicCell40_SEQ_MODE_1000    540              3181   1066  FALL       4
I__113/I                                  Odrv4                          0              3181   1438  FALL       1
I__113/O                                  Odrv4                        372              3553   1438  FALL       1
I__117/I                                  LocalMux                       0              3553   1438  FALL       1
I__117/O                                  LocalMux                     309              3862   1438  FALL       1
I__119/I                                  InMux                          0              3862   1438  FALL       1
I__119/O                                  InMux                        217              4079   1438  FALL       1
I__120/I                                  CascadeMux                     0              4079   1438  FALL       1
I__120/O                                  CascadeMux                     0              4079   1438  FALL       1
arse.cpuresetcount_nesr_3_LC_30_24_4/in2  LogicCell40_SEQ_MODE_1000      0              4079   1438  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__227/I                                                        ClkMux                          0              2410  FALL       1
I__227/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_nesr_3C/I                                 INV                             0              2641  FALL       1
INVarse.cpuresetcount_nesr_3C/O                                 INV                             0              2641  RISE       1
arse.cpuresetcount_nesr_3_LC_30_24_4/clk                        LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.seven_LC_30_27_2/lcout
Path End         : arse.divseven.dout_1_LC_32_27_5/in2
Capture Clock    : arse.divseven.dout_1_LC_32_27_5/clk
Hold Constraint  : 0p
Path slack       : 1437p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             897
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4416
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__233/I                                                        ClkMux                          0              2670  RISE       1
I__233/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_30_27_2/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.seven_LC_30_27_2/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__255/I                              Odrv4                          0              3519   1438  FALL       1
I__255/O                              Odrv4                        372              3890   1438  FALL       1
I__261/I                              LocalMux                       0              3890   1438  FALL       1
I__261/O                              LocalMux                     309              4199   1438  FALL       1
I__265/I                              InMux                          0              4199   1438  FALL       1
I__265/O                              InMux                        217              4416   1438  FALL       1
I__266/I                              CascadeMux                     0              4416   1438  FALL       1
I__266/O                              CascadeMux                     0              4416   1438  FALL       1
arse.divseven.dout_1_LC_32_27_5/in2   LogicCell40_SEQ_MODE_1000      0              4416   1438  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__237/I                                                        ClkMux                          0              2670  RISE       1
I__237/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_32_27_5/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuclkreset_LC_31_25_7/lcout
Path End         : arse.io_1_preio/DOUT0(~outreg0)
Capture Clock    : arse.io_1_preio/OUTPUTCLK
Hold Constraint  : -211p
Path slack       : 1451p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2768

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                            1038
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4219
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__231/I                                                        ClkMux                          0              2410  FALL       1
I__231/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuclkresetC/I                                          INV                             0              2641  FALL       1
INVarse.cpuclkresetC/O                                          INV                             0              2641  RISE       1
arse.cpuclkreset_LC_31_25_7/clk                                 LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuclkreset_LC_31_25_7/lcout  LogicCell40_SEQ_MODE_1000    540              3181    939  FALL       7
I__287/I                           Odrv4                          0              3181   1451  FALL       1
I__287/O                           Odrv4                        372              3553   1451  FALL       1
I__294/I                           Span4Mux_s0_h                  0              3553   1451  FALL       1
I__294/O                           Span4Mux_s0_h                140              3693   1451  FALL       1
I__297/I                           LocalMux                       0              3693   1451  FALL       1
I__297/O                           LocalMux                     309              4002   1451  FALL       1
I__298/I                           IoInMux                        0              4002   1451  FALL       1
I__298/O                           IoInMux                      217              4219   1451  FALL       1
arse.io_1_preio/DOUT0(~outreg0)    PRE_IO_PIN_TYPE_010101         0              4219   1451  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__239/I                                                        ClkMux                          0              2670  RISE       1
I__239/O                                                        ClkMux                        309              2979  RISE       1
arse.io_1_preio/OUTPUTCLK                                       PRE_IO_PIN_TYPE_010101          0              2979  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.dout_1_LC_32_27_5/lcout
Path End         : arse.divseven.io_0_preio/DOUT1(~outddrreg)
Capture Clock    : arse.divseven.io_0_preio/OUTPUTCLK
Hold Constraint  : -211p
Path slack       : 1614p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2431

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__237/I                                                        ClkMux                          0              2670  RISE       1
I__237/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_32_27_5/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.dout_1_LC_32_27_5/lcout       LogicCell40_SEQ_MODE_1000    540              3519   1614  FALL       1
I__243/I                                    LocalMux                       0              3519   1614  FALL       1
I__243/O                                    LocalMux                     309              3827   1614  FALL       1
I__244/I                                    IoInMux                        0              3827   1614  FALL       1
I__244/O                                    IoInMux                      217              4045   1614  FALL       1
arse.divseven.io_0_preio/DOUT1(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              4045   1614  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__241/I                                                        ClkMux                          0              2410  FALL       1
I__241/O                                                        ClkMux                        231              2641  FALL       1
arse.divseven.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2641  FALL       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.counter_2_LC_32_24_5/lcout
Path End         : arse.diveight.dout_0_LC_32_25_4/in3
Capture Clock    : arse.diveight.dout_0_LC_32_25_4/clk
Hold Constraint  : -211p
Path slack       : 1614p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2431

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__232/I                                                        ClkMux                          0              2670  RISE       1
I__232/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.counter_2_LC_32_24_5/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.counter_2_LC_32_24_5/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1614  FALL       3
I__280/I                                  LocalMux                       0              3519   1614  FALL       1
I__280/O                                  LocalMux                     309              3827   1614  FALL       1
I__282/I                                  InMux                          0              3827   1614  FALL       1
I__282/O                                  InMux                        217              4045   1614  FALL       1
arse.diveight.dout_0_LC_32_25_4/in3       LogicCell40_SEQ_MODE_1000      0              4045   1614  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__234/I                                                        ClkMux                          0              2410  FALL       1
I__234/O                                                        ClkMux                        231              2641  FALL       1
INVarse.diveight.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.diveight.dout_0C/O                                      INV                             0              2641  RISE       1
arse.diveight.dout_0_LC_32_25_4/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.dout_1_LC_32_24_1/lcout
Path End         : arse.diveight.io_0_preio/DOUT1(~outddrreg)
Capture Clock    : arse.diveight.io_0_preio/OUTPUTCLK
Hold Constraint  : -211p
Path slack       : 1614p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2431

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__232/I                                                        ClkMux                          0              2670  RISE       1
I__232/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.dout_1_LC_32_24_1/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                    model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.diveight.dout_1_LC_32_24_1/lcout       LogicCell40_SEQ_MODE_1000    540              3519   1614  FALL       1
I__312/I                                    LocalMux                       0              3519   1614  FALL       1
I__312/O                                    LocalMux                     309              3827   1614  FALL       1
I__313/I                                    IoInMux                        0              3827   1614  FALL       1
I__313/O                                    IoInMux                      217              4045   1614  FALL       1
arse.diveight.io_0_preio/DOUT1(~outddrreg)  PRE_IO_PIN_TYPE_100001         0              4045   1614  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__235/I                                                        ClkMux                          0              2410  FALL       1
I__235/O                                                        ClkMux                        231              2641  FALL       1
arse.diveight.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2641  FALL       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_2_LC_31_27_4/lcout
Path End         : arse.divseven.dout_0_LC_32_28_7/in3
Capture Clock    : arse.divseven.dout_0_LC_32_28_7/clk
Hold Constraint  : -211p
Path slack       : 1614p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2431

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                             526
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4045
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_2_LC_31_27_4/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_2_LC_31_27_4/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1614  FALL       7
I__217/I                                  LocalMux                       0              3519   1614  FALL       1
I__217/O                                  LocalMux                     309              3827   1614  FALL       1
I__224/I                                  InMux                          0              3827   1614  FALL       1
I__224/O                                  InMux                        217              4045   1614  FALL       1
arse.divseven.dout_0_LC_32_28_7/in3       LogicCell40_SEQ_MODE_1000      0              4045   1614  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__238/I                                                        ClkMux                          0              2410  FALL       1
I__238/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.divseven.dout_0C/O                                      INV                             0              2641  RISE       1
arse.divseven.dout_0_LC_32_28_7/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuresetcount_0_LC_30_25_5/lcout
Path End         : arse.cpuclkreset_LC_31_25_7/in1
Capture Clock    : arse.cpuclkreset_LC_31_25_7/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2641

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                            1340
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4521
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__228/I                                                        ClkMux                          0              2410  FALL       1
I__228/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_0C/I                                      INV                             0              2641  FALL       1
INVarse.cpuresetcount_0C/O                                      INV                             0              2641  RISE       2
arse.cpuresetcount_0_LC_30_25_5/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuresetcount_0_LC_30_25_5/lcout    LogicCell40_SEQ_MODE_1000    540              3181   1066  FALL       6
I__121/I                                 LocalMux                       0              3181   1066  FALL       1
I__121/O                                 LocalMux                     309              3490   1066  FALL       1
I__123/I                                 InMux                          0              3490   1880  FALL       1
I__123/O                                 InMux                        217              3707   1880  FALL       1
arse.cpuclkreset_RNO_0_LC_30_25_0/in3    LogicCell40_SEQ_MODE_0000      0              3707   1880  FALL       1
arse.cpuclkreset_RNO_0_LC_30_25_0/lcout  LogicCell40_SEQ_MODE_0000    288              3995   1880  FALL       1
I__187/I                                 LocalMux                       0              3995   1880  FALL       1
I__187/O                                 LocalMux                     309              4303   1880  FALL       1
I__188/I                                 InMux                          0              4303   1880  FALL       1
I__188/O                                 InMux                        217              4521   1880  FALL       1
arse.cpuclkreset_LC_31_25_7/in1          LogicCell40_SEQ_MODE_1000      0              4521   1880  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__231/I                                                        ClkMux                          0              2410  FALL       1
I__231/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuclkresetC/I                                          INV                             0              2641  FALL       1
INVarse.cpuclkresetC/O                                          INV                             0              2641  RISE       1
arse.cpuclkreset_LC_31_25_7/clk                                 LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuresetcount_0_LC_30_25_5/lcout
Path End         : arse.doingseven_LC_30_26_0/in3
Capture Clock    : arse.doingseven_LC_30_26_0/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2641

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                            1340
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4521
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__228/I                                                        ClkMux                          0              2410  FALL       1
I__228/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_0C/I                                      INV                             0              2641  FALL       1
INVarse.cpuresetcount_0C/O                                      INV                             0              2641  RISE       2
arse.cpuresetcount_0_LC_30_25_5/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuresetcount_0_LC_30_25_5/lcout   LogicCell40_SEQ_MODE_1000    540              3181   1066  FALL       6
I__121/I                                LocalMux                       0              3181   1066  FALL       1
I__121/O                                LocalMux                     309              3490   1066  FALL       1
I__124/I                                InMux                          0              3490   1880  FALL       1
I__124/O                                InMux                        217              3707   1880  FALL       1
arse.doingseven_RNO_0_LC_30_25_2/in3    LogicCell40_SEQ_MODE_0000      0              3707   1880  FALL       1
arse.doingseven_RNO_0_LC_30_25_2/lcout  LogicCell40_SEQ_MODE_0000    288              3995   1880  FALL       1
I__138/I                                LocalMux                       0              3995   1880  FALL       1
I__138/O                                LocalMux                     309              4303   1880  FALL       1
I__139/I                                InMux                          0              4303   1880  FALL       1
I__139/O                                InMux                        217              4521   1880  FALL       1
arse.doingseven_LC_30_26_0/in3          LogicCell40_SEQ_MODE_1000      0              4521   1880  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__230/I                                                        ClkMux                          0              2410  FALL       1
I__230/O                                                        ClkMux                        231              2641  FALL       1
INVarse.doingsevenC/I                                           INV                             0              2641  FALL       1
INVarse.doingsevenC/O                                           INV                             0              2641  RISE       2
arse.doingseven_LC_30_26_0/clk                                  LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.counter_0_LC_31_27_6/lcout
Path End         : arse.divseven.seven_LC_30_27_2/ce
Capture Clock    : arse.divseven.seven_LC_30_27_2/clk
Hold Constraint  : 0p
Path slack       : 2216p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            1676
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5195
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__236/I                                                        ClkMux                          0              2670  RISE       1
I__236/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.counter_0_LC_31_27_6/clk                          LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.counter_0_LC_31_27_6/lcout  LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__245/I                                  LocalMux                       0              3519   1066  FALL       1
I__245/O                                  LocalMux                     309              3827   1066  FALL       1
I__248/I                                  InMux                          0              3827   2216  FALL       1
I__248/O                                  InMux                        217              4045   2216  FALL       1
arse.divseven.seven_RNO_LC_31_27_2/in3    LogicCell40_SEQ_MODE_0000      0              4045   2216  FALL       1
arse.divseven.seven_RNO_LC_31_27_2/lcout  LogicCell40_SEQ_MODE_0000    288              4332   2216  FALL       1
I__149/I                                  LocalMux                       0              4332   2216  FALL       1
I__149/O                                  LocalMux                     309              4641   2216  FALL       1
I__150/I                                  CEMux                          0              4641   2216  FALL       1
I__150/O                                  CEMux                        554              5195   2216  FALL       1
arse.divseven.seven_LC_30_27_2/ce         LogicCell40_SEQ_MODE_1000      0              5195   2216  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__233/I                                                        ClkMux                          0              2670  RISE       1
I__233/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_30_27_2/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.cpuresetcount_0_LC_30_25_5/lcout
Path End         : arse.cpuresetcount_nesr_3_LC_30_24_4/ce
Capture Clock    : arse.cpuresetcount_nesr_3_LC_30_24_4/clk
Hold Constraint  : 0p
Path slack       : 2315p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2641

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2641
+ Clock To Q                                                  540
+ Data Path Delay                                            1775
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                4956
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__228/I                                                        ClkMux                          0              2410  FALL       1
I__228/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_0C/I                                      INV                             0              2641  FALL       1
INVarse.cpuresetcount_0C/O                                      INV                             0              2641  RISE       2
arse.cpuresetcount_0_LC_30_25_5/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.cpuresetcount_0_LC_30_25_5/lcout             LogicCell40_SEQ_MODE_1000    540              3181   1066  FALL       6
I__121/I                                          LocalMux                       0              3181   1066  FALL       1
I__121/O                                          LocalMux                     309              3490   1066  FALL       1
I__125/I                                          InMux                          0              3490   2314  FALL       1
I__125/O                                          InMux                        217              3707   2314  FALL       1
arse.cpuresetcount_nesr_RNO_0_3_LC_30_25_3/in0    LogicCell40_SEQ_MODE_0000      0              3707   2314  FALL       1
arse.cpuresetcount_nesr_RNO_0_3_LC_30_25_3/lcout  LogicCell40_SEQ_MODE_0000    386              4093   2314  FALL       1
I__140/I                                          LocalMux                       0              4093   2314  FALL       1
I__140/O                                          LocalMux                     309              4402   2314  FALL       1
I__141/I                                          CEMux                          0              4402   2314  FALL       1
I__141/O                                          CEMux                        554              4956   2314  FALL       1
arse.cpuresetcount_nesr_3_LC_30_24_4/ce           LogicCell40_SEQ_MODE_1000      0              4956   2314  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__227/I                                                        ClkMux                          0              2410  FALL       1
I__227/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_nesr_3C/I                                 INV                             0              2641  FALL       1
INVarse.cpuresetcount_nesr_3C/O                                 INV                             0              2641  RISE       1
arse.cpuresetcount_nesr_3_LC_30_24_4/clk                        LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.seven_LC_30_27_2/lcout
Path End         : arse.divseven.dout_1_LC_32_27_5/ce
Capture Clock    : arse.divseven.dout_1_LC_32_27_5/clk
Hold Constraint  : 0p
Path slack       : 2756p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2979
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2979

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            2216
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5735
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__233/I                                                        ClkMux                          0              2670  RISE       1
I__233/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_30_27_2/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.seven_LC_30_27_2/lcout              LogicCell40_SEQ_MODE_1000    540              3519   1066  FALL       6
I__253/I                                          LocalMux                       0              3519   2756  FALL       1
I__253/O                                          LocalMux                     309              3827   2756  FALL       1
I__256/I                                          InMux                          0              3827   2756  FALL       1
I__256/O                                          InMux                        217              4045   2756  FALL       1
arse.divseven.counter_RNI8ECT_0_LC_31_27_0/in3    LogicCell40_SEQ_MODE_0000      0              4045   2756  FALL       1
arse.divseven.counter_RNI8ECT_0_LC_31_27_0/lcout  LogicCell40_SEQ_MODE_0000    288              4332   2756  FALL       2
I__208/I                                          Odrv12                         0              4332   2756  FALL       1
I__208/O                                          Odrv12                       540              4872   2756  FALL       1
I__210/I                                          LocalMux                       0              4872   2756  FALL       1
I__210/O                                          LocalMux                     309              5181   2756  FALL       1
I__212/I                                          CEMux                          0              5181   2756  FALL       1
I__212/O                                          CEMux                        554              5735   2756  FALL       1
arse.divseven.dout_1_LC_32_27_5/ce                LogicCell40_SEQ_MODE_1000      0              5735   2756  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__237/I                                                        ClkMux                          0              2670  RISE       1
I__237/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.dout_1_LC_32_27_5/clk                             LogicCell40_SEQ_MODE_1000       0              2979  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.seven_LC_30_27_2/lcout
Path End         : arse.divseven.dout_0_LC_32_28_7/ce
Capture Clock    : arse.divseven.dout_0_LC_32_28_7/clk
Hold Constraint  : -211p
Path slack       : 3276p

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)   -211
+ Master Clock Source Latency                                    0
+ Capture Clock Path Delay                                    2641
- Setup Time                                                     0
-----------------------------------------------------------   ---- 
End-of-path required time (ps)                                2431

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  540
+ Data Path Delay                                            2188
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5707
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__233/I                                                        ClkMux                          0              2670  RISE       1
I__233/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.seven_LC_30_27_2/clk                              LogicCell40_SEQ_MODE_1000       0              2979  RISE       1

Data path
pin name                                          model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
arse.divseven.seven_LC_30_27_2/lcout              LogicCell40_SEQ_MODE_1000    540              3519   3276  FALL       6
I__253/I                                          LocalMux                       0              3519   3276  FALL       1
I__253/O                                          LocalMux                     309              3827   3276  FALL       1
I__256/I                                          InMux                          0              3827   3276  FALL       1
I__256/O                                          InMux                        217              4045   3276  FALL       1
arse.divseven.counter_RNI8ECT_0_LC_31_27_0/in3    LogicCell40_SEQ_MODE_0000      0              4045   3276  FALL       1
arse.divseven.counter_RNI8ECT_0_LC_31_27_0/lcout  LogicCell40_SEQ_MODE_0000    288              4332   3276  FALL       2
I__207/I                                          Odrv4                          0              4332   3276  FALL       1
I__207/O                                          Odrv4                        372              4704   3276  FALL       1
I__209/I                                          Span4Mux_s0_h                  0              4704   3276  FALL       1
I__209/O                                          Span4Mux_s0_h                140              4844   3276  FALL       1
I__211/I                                          LocalMux                       0              4844   3276  FALL       1
I__211/O                                          LocalMux                     309              5153   3276  FALL       1
I__213/I                                          CEMux                          0              5153   3276  FALL       1
I__213/O                                          CEMux                        554              5707   3276  FALL       1
arse.divseven.dout_0_LC_32_28_7/ce                LogicCell40_SEQ_MODE_1000      0              5707   3276  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__238/I                                                        ClkMux                          0              2410  FALL       1
I__238/O                                                        ClkMux                        231              2641  FALL       1
INVarse.divseven.dout_0C/I                                      INV                             0              2641  FALL       1
INVarse.divseven.dout_0C/O                                      INV                             0              2641  RISE       1
arse.divseven.dout_0_LC_32_28_7/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : led7
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6919
---------------------------------------   ---- 
End-of-path arrival time (ps)             6919
 
Data path
pin name                        model name              delay  cumulative delay  slack  edge  Fanout
------------------------------  ----------------------  -----  ----------------  -----  ----  ------
reset                           top                         0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT           IO_PAD                    510               510   +INF  RISE       1
reset_ibuf_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               510   +INF  RISE       1
reset_ibuf_preio/DIN0           PRE_IO_PIN_TYPE_000001    463               973   +INF  FALL       1
I__161/I                        Odrv4                       0               973   +INF  FALL       1
I__161/O                        Odrv4                     372              1345   +INF  FALL       1
I__164/I                        IoSpan4Mux                  0              1345   +INF  FALL       1
I__164/O                        IoSpan4Mux                323              1667   +INF  FALL       1
I__167/I                        LocalMux                    0              1667   +INF  FALL       1
I__167/O                        LocalMux                  309              1976   +INF  FALL       1
I__170/I                        IoInMux                     0              1976   +INF  FALL       1
I__170/O                        IoInMux                   217              2193   +INF  FALL       1
led7_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001      0              2193   +INF  FALL       1
led7_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001   2237              4431   +INF  FALL       1
led7_obuf_iopad/DIN             IO_PAD                      0              4431   +INF  FALL       1
led7_obuf_iopad/PACKAGEPIN:out  IO_PAD                   2488              6919   +INF  FALL       1
led7                            top                         0              6919   +INF  FALL       1


++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : arse.apuresetoutreg_LC_29_32_6/in3
Capture Clock    : arse.apuresetoutreg_LC_29_32_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2641
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3659
---------------------------------------   ---- 
End-of-path arrival time (ps)             3659
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                               top                            0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__162/I                            Odrv12                         0               973   +INF  FALL       1
I__162/O                            Odrv12                       540              1513   +INF  FALL       1
I__165/I                            Span12Mux_h                    0              1513   +INF  FALL       1
I__165/O                            Span12Mux_h                  540              2053   +INF  FALL       1
I__168/I                            Span12Mux_s9_h                 0              2053   +INF  FALL       1
I__168/O                            Span12Mux_s9_h               435              2488   +INF  FALL       1
I__171/I                            Sp12to4                        0              2488   +INF  FALL       1
I__171/O                            Sp12to4                      449              2937   +INF  FALL       1
I__174/I                            Span4Mux_s1_v                  0              2937   +INF  FALL       1
I__174/O                            Span4Mux_s1_v                196              3133   +INF  FALL       1
I__178/I                            LocalMux                       0              3133   +INF  FALL       1
I__178/O                            LocalMux                     309              3442   +INF  FALL       1
I__181/I                            InMux                          0              3442   +INF  FALL       1
I__181/O                            InMux                        217              3659   +INF  FALL       1
arse.apuresetoutreg_LC_29_32_6/in3  LogicCell40_SEQ_MODE_1000      0              3659   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__240/I                                                        ClkMux                          0              2410  FALL       1
I__240/O                                                        ClkMux                        231              2641  FALL       1
INVarse.apuresetoutregC/I                                       INV                             0              2641  FALL       1
INVarse.apuresetoutregC/O                                       INV                             0              2641  RISE       1
arse.apuresetoutreg_LC_29_32_6/clk                              LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : arse.cpuresetcount_0_LC_30_25_5/in1
Capture Clock    : arse.cpuresetcount_0_LC_30_25_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2641
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4156
---------------------------------------   ---- 
End-of-path arrival time (ps)             4156
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                top                            0                 0   +INF  FALL       1
reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  FALL       1
reset_ibuf_iopad/DOUT                IO_PAD                       460               460   +INF  FALL       1
reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               923   +INF  FALL       1
I__162/I                             Odrv12                         0               923   +INF  FALL       1
I__162/O                             Odrv12                       540              1463   +INF  FALL       1
I__165/I                             Span12Mux_h                    0              1463   +INF  FALL       1
I__165/O                             Span12Mux_h                  540              2003   +INF  FALL       1
I__168/I                             Span12Mux_s9_h                 0              2003   +INF  FALL       1
I__168/O                             Span12Mux_s9_h               435              2438   +INF  FALL       1
I__171/I                             Sp12to4                        0              2438   +INF  FALL       1
I__171/O                             Sp12to4                      449              2887   +INF  FALL       1
I__175/I                             Span4Mux_v                     0              2887   +INF  FALL       1
I__175/O                             Span4Mux_v                   372              3258   +INF  FALL       1
I__179/I                             Span4Mux_v                     0              3258   +INF  FALL       1
I__179/O                             Span4Mux_v                   372              3630   +INF  FALL       1
I__182/I                             LocalMux                       0              3630   +INF  FALL       1
I__182/O                             LocalMux                     309              3939   +INF  FALL       1
I__184/I                             InMux                          0              3939   +INF  FALL       1
I__184/O                             InMux                        217              4156   +INF  FALL       1
arse.cpuresetcount_0_LC_30_25_5/in1  LogicCell40_SEQ_MODE_1000      0              4156   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__228/I                                                        ClkMux                          0              2410  FALL       1
I__228/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_0C/I                                      INV                             0              2641  FALL       1
INVarse.cpuresetcount_0C/O                                      INV                             0              2641  RISE       2
arse.cpuresetcount_0_LC_30_25_5/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : arse.cpuresetcount_2_LC_30_26_2/sr
Capture Clock    : arse.cpuresetcount_2_LC_30_26_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2641
- Setup Time                                                   -197
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5258
---------------------------------------   ---- 
End-of-path arrival time (ps)             5258
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                top                            0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__162/I                             Odrv12                         0               973   +INF  FALL       1
I__162/O                             Odrv12                       540              1513   +INF  FALL       1
I__165/I                             Span12Mux_h                    0              1513   +INF  FALL       1
I__165/O                             Span12Mux_h                  540              2053   +INF  FALL       1
I__168/I                             Span12Mux_s9_h                 0              2053   +INF  FALL       1
I__168/O                             Span12Mux_s9_h               435              2488   +INF  FALL       1
I__172/I                             Sp12to4                        0              2488   +INF  FALL       1
I__172/O                             Sp12to4                      449              2937   +INF  FALL       1
I__176/I                             Span4Mux_v                     0              2937   +INF  FALL       1
I__176/O                             Span4Mux_v                   372              3308   +INF  FALL       1
I__180/I                             Span4Mux_v                     0              3308   +INF  FALL       1
I__180/O                             Span4Mux_v                   372              3680   +INF  FALL       1
I__183/I                             LocalMux                       0              3680   +INF  FALL       1
I__183/O                             LocalMux                     309              3989   +INF  FALL       1
I__186/I                             InMux                          0              3989   +INF  FALL       1
I__186/O                             InMux                        217              4206   +INF  FALL       1
reset_ibuf_RNI8255_LC_31_26_4/in0    LogicCell40_SEQ_MODE_0000      0              4206   +INF  FALL       1
reset_ibuf_RNI8255_LC_31_26_4/lcout  LogicCell40_SEQ_MODE_0000    386              4592   +INF  FALL       5
I__151/I                             LocalMux                       0              4592   +INF  FALL       1
I__151/O                             LocalMux                     309              4900   +INF  FALL       1
I__155/I                             SRMux                          0              4900   +INF  FALL       1
I__155/O                             SRMux                        358              5258   +INF  FALL       1
arse.cpuresetcount_2_LC_30_26_2/sr   LogicCell40_SEQ_MODE_1000      0              5258   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__230/I                                                        ClkMux                          0              2410  FALL       1
I__230/O                                                        ClkMux                        231              2641  FALL       1
INVarse.doingsevenC/I                                           INV                             0              2641  FALL       1
INVarse.doingsevenC/O                                           INV                             0              2641  RISE       2
arse.cpuresetcount_2_LC_30_26_2/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : arse.doingseven_LC_30_26_0/sr
Capture Clock    : arse.doingseven_LC_30_26_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2641
- Setup Time                                                   -197
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5258
---------------------------------------   ---- 
End-of-path arrival time (ps)             5258
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                top                            0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__162/I                             Odrv12                         0               973   +INF  FALL       1
I__162/O                             Odrv12                       540              1513   +INF  FALL       1
I__165/I                             Span12Mux_h                    0              1513   +INF  FALL       1
I__165/O                             Span12Mux_h                  540              2053   +INF  FALL       1
I__168/I                             Span12Mux_s9_h                 0              2053   +INF  FALL       1
I__168/O                             Span12Mux_s9_h               435              2488   +INF  FALL       1
I__172/I                             Sp12to4                        0              2488   +INF  FALL       1
I__172/O                             Sp12to4                      449              2937   +INF  FALL       1
I__176/I                             Span4Mux_v                     0              2937   +INF  FALL       1
I__176/O                             Span4Mux_v                   372              3308   +INF  FALL       1
I__180/I                             Span4Mux_v                     0              3308   +INF  FALL       1
I__180/O                             Span4Mux_v                   372              3680   +INF  FALL       1
I__183/I                             LocalMux                       0              3680   +INF  FALL       1
I__183/O                             LocalMux                     309              3989   +INF  FALL       1
I__186/I                             InMux                          0              3989   +INF  FALL       1
I__186/O                             InMux                        217              4206   +INF  FALL       1
reset_ibuf_RNI8255_LC_31_26_4/in0    LogicCell40_SEQ_MODE_0000      0              4206   +INF  FALL       1
reset_ibuf_RNI8255_LC_31_26_4/lcout  LogicCell40_SEQ_MODE_0000    386              4592   +INF  FALL       5
I__151/I                             LocalMux                       0              4592   +INF  FALL       1
I__151/O                             LocalMux                     309              4900   +INF  FALL       1
I__155/I                             SRMux                          0              4900   +INF  FALL       1
I__155/O                             SRMux                        358              5258   +INF  FALL       1
arse.doingseven_LC_30_26_0/sr        LogicCell40_SEQ_MODE_1000      0              5258   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__230/I                                                        ClkMux                          0              2410  FALL       1
I__230/O                                                        ClkMux                        231              2641  FALL       1
INVarse.doingsevenC/I                                           INV                             0              2641  FALL       1
INVarse.doingsevenC/O                                           INV                             0              2641  RISE       2
arse.doingseven_LC_30_26_0/clk                                  LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : arse.cpuclkreset_LC_31_25_7/sr
Capture Clock    : arse.cpuclkreset_LC_31_25_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2641
- Setup Time                                                   -197
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5258
---------------------------------------   ---- 
End-of-path arrival time (ps)             5258
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                top                            0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__162/I                             Odrv12                         0               973   +INF  FALL       1
I__162/O                             Odrv12                       540              1513   +INF  FALL       1
I__165/I                             Span12Mux_h                    0              1513   +INF  FALL       1
I__165/O                             Span12Mux_h                  540              2053   +INF  FALL       1
I__168/I                             Span12Mux_s9_h                 0              2053   +INF  FALL       1
I__168/O                             Span12Mux_s9_h               435              2488   +INF  FALL       1
I__172/I                             Sp12to4                        0              2488   +INF  FALL       1
I__172/O                             Sp12to4                      449              2937   +INF  FALL       1
I__176/I                             Span4Mux_v                     0              2937   +INF  FALL       1
I__176/O                             Span4Mux_v                   372              3308   +INF  FALL       1
I__180/I                             Span4Mux_v                     0              3308   +INF  FALL       1
I__180/O                             Span4Mux_v                   372              3680   +INF  FALL       1
I__183/I                             LocalMux                       0              3680   +INF  FALL       1
I__183/O                             LocalMux                     309              3989   +INF  FALL       1
I__186/I                             InMux                          0              3989   +INF  FALL       1
I__186/O                             InMux                        217              4206   +INF  FALL       1
reset_ibuf_RNI8255_LC_31_26_4/in0    LogicCell40_SEQ_MODE_0000      0              4206   +INF  FALL       1
reset_ibuf_RNI8255_LC_31_26_4/lcout  LogicCell40_SEQ_MODE_0000    386              4592   +INF  FALL       5
I__152/I                             LocalMux                       0              4592   +INF  FALL       1
I__152/O                             LocalMux                     309              4900   +INF  FALL       1
I__156/I                             SRMux                          0              4900   +INF  FALL       1
I__156/O                             SRMux                        358              5258   +INF  FALL       1
arse.cpuclkreset_LC_31_25_7/sr       LogicCell40_SEQ_MODE_1000      0              5258   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__231/I                                                        ClkMux                          0              2410  FALL       1
I__231/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuclkresetC/I                                          INV                             0              2641  FALL       1
INVarse.cpuclkresetC/O                                          INV                             0              2641  RISE       1
arse.cpuclkreset_LC_31_25_7/clk                                 LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : arse.cpuresetcount_nesr_3_LC_30_24_4/sr
Capture Clock    : arse.cpuresetcount_nesr_3_LC_30_24_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2641
- Setup Time                                                   -197
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6002
---------------------------------------   ---- 
End-of-path arrival time (ps)             6002
 
Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                    top                            0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in           IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                    IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN                   PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                    PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__162/I                                 Odrv12                         0               973   +INF  FALL       1
I__162/O                                 Odrv12                       540              1513   +INF  FALL       1
I__165/I                                 Span12Mux_h                    0              1513   +INF  FALL       1
I__165/O                                 Span12Mux_h                  540              2053   +INF  FALL       1
I__168/I                                 Span12Mux_s9_h                 0              2053   +INF  FALL       1
I__168/O                                 Span12Mux_s9_h               435              2488   +INF  FALL       1
I__172/I                                 Sp12to4                        0              2488   +INF  FALL       1
I__172/O                                 Sp12to4                      449              2937   +INF  FALL       1
I__176/I                                 Span4Mux_v                     0              2937   +INF  FALL       1
I__176/O                                 Span4Mux_v                   372              3308   +INF  FALL       1
I__180/I                                 Span4Mux_v                     0              3308   +INF  FALL       1
I__180/O                                 Span4Mux_v                   372              3680   +INF  FALL       1
I__183/I                                 LocalMux                       0              3680   +INF  FALL       1
I__183/O                                 LocalMux                     309              3989   +INF  FALL       1
I__186/I                                 InMux                          0              3989   +INF  FALL       1
I__186/O                                 InMux                        217              4206   +INF  FALL       1
reset_ibuf_RNI8255_LC_31_26_4/in0        LogicCell40_SEQ_MODE_0000      0              4206   +INF  FALL       1
reset_ibuf_RNI8255_LC_31_26_4/lcout      LogicCell40_SEQ_MODE_0000    386              4592   +INF  FALL       5
I__154/I                                 Odrv4                          0              4592   +INF  FALL       1
I__154/O                                 Odrv4                        372              4964   +INF  FALL       1
I__158/I                                 Span4Mux_v                     0              4964   +INF  FALL       1
I__158/O                                 Span4Mux_v                   372              5335   +INF  FALL       1
I__159/I                                 LocalMux                       0              5335   +INF  FALL       1
I__159/O                                 LocalMux                     309              5644   +INF  FALL       1
I__160/I                                 SRMux                          0              5644   +INF  FALL       1
I__160/O                                 SRMux                        358              6002   +INF  FALL       1
arse.cpuresetcount_nesr_3_LC_30_24_4/sr  LogicCell40_SEQ_MODE_1000      0              6002   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__227/I                                                        ClkMux                          0              2410  FALL       1
I__227/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_nesr_3C/I                                 INV                             0              2641  FALL       1
INVarse.cpuresetcount_nesr_3C/O                                 INV                             0              2641  RISE       1
arse.cpuresetcount_nesr_3_LC_30_24_4/clk                        LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : reset
Path End         : arse.cpuresetcount_1_LC_30_25_7/in1
Capture Clock    : arse.cpuresetcount_1_LC_30_25_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:F#1)    -INF
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     2641
- Setup Time                                                      0
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                 -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         4206
---------------------------------------   ---- 
End-of-path arrival time (ps)             4206
 
Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
reset                                top                            0                 0   +INF  RISE       1
reset_ibuf_iopad/PACKAGEPIN:in       IO_PAD                         0                 0   +INF  RISE       1
reset_ibuf_iopad/DOUT                IO_PAD                       510               510   +INF  RISE       1
reset_ibuf_preio/PADIN               PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
reset_ibuf_preio/DIN0                PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__162/I                             Odrv12                         0               973   +INF  FALL       1
I__162/O                             Odrv12                       540              1513   +INF  FALL       1
I__165/I                             Span12Mux_h                    0              1513   +INF  FALL       1
I__165/O                             Span12Mux_h                  540              2053   +INF  FALL       1
I__168/I                             Span12Mux_s9_h                 0              2053   +INF  FALL       1
I__168/O                             Span12Mux_s9_h               435              2488   +INF  FALL       1
I__171/I                             Sp12to4                        0              2488   +INF  FALL       1
I__171/O                             Sp12to4                      449              2937   +INF  FALL       1
I__175/I                             Span4Mux_v                     0              2937   +INF  FALL       1
I__175/O                             Span4Mux_v                   372              3308   +INF  FALL       1
I__179/I                             Span4Mux_v                     0              3308   +INF  FALL       1
I__179/O                             Span4Mux_v                   372              3680   +INF  FALL       1
I__182/I                             LocalMux                       0              3680   +INF  FALL       1
I__182/O                             LocalMux                     309              3989   +INF  FALL       1
I__185/I                             InMux                          0              3989   +INF  FALL       1
I__185/O                             InMux                        217              4206   +INF  FALL       1
arse.cpuresetcount_1_LC_30_25_7/in1  LogicCell40_SEQ_MODE_1000      0              4206   +INF  FALL       1

Capture Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  FALL       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  FALL       1
bum2_inst_iopad/DOUT                                            IO_PAD                        460               460  FALL       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               460  FALL       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   1873              2333  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2333  FALL       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2333  FALL       1
I__226/O                                                        GlobalMux                      77              2410  FALL       1
I__228/I                                                        ClkMux                          0              2410  FALL       1
I__228/O                                                        ClkMux                        231              2641  FALL       1
INVarse.cpuresetcount_0C/I                                      INV                             0              2641  FALL       1
INVarse.cpuresetcount_0C/O                                      INV                             0              2641  RISE       2
arse.cpuresetcount_1_LC_30_25_7/clk                             LogicCell40_SEQ_MODE_1000       0              2641  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.io_0_preio/PADOUT(~outreg0)
Path End         : apureset
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  112
+ Data Path Delay                                            2514
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5605
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__242/I                                                        ClkMux                          0              2670  RISE       1
I__242/O                                                        ClkMux                        309              2979  RISE       1
arse.io_0_preio/OUTPUTCLK                                       PRE_IO_PIN_TYPE_010101          0              2979  RISE       1

Data path
pin name                          model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------  ----------------------  -----  ----------------  -----  ----  ------
arse.io_0_preio/PADOUT(~outreg0)  PRE_IO_PIN_TYPE_010101    112              3091   +INF  RISE       1
arse.io_0_iopad/DIN               IO_PAD                      0              3091   +INF  RISE       1
arse.io_0_iopad/PACKAGEPIN:out    IO_PAD                   2514              5605   +INF  RISE       1
apureset                          top                         0              5605   +INF  RISE       1


++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.io_1_preio/PADOUT(~outreg0)
Path End         : cpureset
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  112
+ Data Path Delay                                            2514
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5605
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__239/I                                                        ClkMux                          0              2670  RISE       1
I__239/O                                                        ClkMux                        309              2979  RISE       1
arse.io_1_preio/OUTPUTCLK                                       PRE_IO_PIN_TYPE_010101          0              2979  RISE       1

Data path
pin name                          model name              delay  cumulative delay  slack  edge  Fanout
--------------------------------  ----------------------  -----  ----------------  -----  ----  ------
arse.io_1_preio/PADOUT(~outreg0)  PRE_IO_PIN_TYPE_010101    112              3091   +INF  RISE       1
arse.io_1_iopad/DIN               IO_PAD                      0              3091   +INF  RISE       1
arse.io_1_iopad/PACKAGEPIN:out    IO_PAD                   2514              5605   +INF  RISE       1
cpureset                          top                         0              5605   +INF  RISE       1


++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.divseven.io_0_preio/PADOUT(~outddrreg)
Path End         : apuclk
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  112
+ Data Path Delay                                            2514
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5605
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__241/I                                                        ClkMux                          0              2670  RISE       1
I__241/O                                                        ClkMux                        309              2979  RISE       1
arse.divseven.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2979  RISE       1

Data path
pin name                                     model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
arse.divseven.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001    112              3091   +INF  RISE       1
arse.divseven.io_0_iopad/DIN                 IO_PAD                      0              3091   +INF  RISE       1
arse.divseven.io_0_iopad/PACKAGEPIN:out      IO_PAD                   2514              5605   +INF  RISE       1
apuclk                                       top                         0              5605   +INF  RISE       1


++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : arse.diveight.io_0_preio/PADOUT(~outddrreg)
Path End         : cpuclk
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (bum2_inst_pll/PLLOUTGLOBAL:R#1)      0
+ Master Clock Source Latency                                   0
+ Launch Clock Path Delay                                    2979
+ Clock To Q                                                  112
+ Data Path Delay                                            2514
----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                5605
 
Launch Clock Path
pin name                                                        model name                  delay  cumulative delay  edge  Fanout
--------------------------------------------------------------  --------------------------  -----  ----------------  ----  ------
PACKAGEPIN                                                      top                             0                 0  RISE       1
bum2_inst_iopad/PACKAGEPIN:in                                   IO_PAD                          0                 0  RISE       1
bum2_inst_iopad/DOUT                                            IO_PAD                        510               510  RISE       1
bum2_inst_pll/PLLIN                                             PLL40_FEEDBACK_PATH_SIMPLE      0               510  RISE       1
bum2_inst_pll/PLLOUTGLOBAL                                      PLL40_FEEDBACK_PATH_SIMPLE   2006              2516  
bum2_inst_pll/PLLOUTGLOBAL (TOTAL_ADJUSTMENTS)                  PLL40_FEEDBACK_PATH_SIMPLE      0              2516  RISE       1
--bum2_inst_pll/PLLOUTGLOBAL (PLL Relative Delay Adjustment Delay)  PLL40_FEEDBACK_PATH_SIMPLE      0               N/A  
I__226/I                                                        GlobalMux                       0              2516  RISE       1
I__226/O                                                        GlobalMux                     154              2670  RISE       1
I__235/I                                                        ClkMux                          0              2670  RISE       1
I__235/O                                                        ClkMux                        309              2979  RISE       1
arse.diveight.io_0_preio/OUTPUTCLK                              PRE_IO_PIN_TYPE_100001          0              2979  RISE       1

Data path
pin name                                     model name              delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  ----------------------  -----  ----------------  -----  ----  ------
arse.diveight.io_0_preio/PADOUT(~outddrreg)  PRE_IO_PIN_TYPE_100001    112              3091   +INF  RISE       1
arse.diveight.io_0_iopad/DIN                 IO_PAD                      0              3091   +INF  RISE       1
arse.diveight.io_0_iopad/PACKAGEPIN:out      IO_PAD                   2514              5605   +INF  RISE       1
cpuclk                                       top                         0              5605   +INF  RISE       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

