<stg><name>Arbiter_Y_Pipeline_aby</name>


<trans_list>

<trans id="79" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %o_idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="o_idx"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %c_idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="c_idx"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:3 %sext_ln151_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %sext_ln151

]]></Node>
<StgValue><ssdm name="sext_ln151_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
newFuncRoot:4 %sext_ln150_1_read = read i29 @_ssdm_op_Read.ap_auto.i29, i29 %sext_ln150_1

]]></Node>
<StgValue><ssdm name="sext_ln150_1_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %num_ite_Y_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_ite_Y

]]></Node>
<StgValue><ssdm name="num_ite_Y_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="28">
<![CDATA[
newFuncRoot:6 %sext_ln151_cast = sext i28 %sext_ln151_read

]]></Node>
<StgValue><ssdm name="sext_ln151_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="29">
<![CDATA[
newFuncRoot:7 %sext_ln150_1_cast = sext i29 %sext_ln150_1_read

]]></Node>
<StgValue><ssdm name="sext_ln150_1_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %fifo_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %fifo_in_2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %fifo_in_1, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="65" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i65 %fifo_in_0, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i32 0, i32 %c_idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i32 0, i32 %o_idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln0 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond:0 %o_idx_2 = load i32 %o_idx

]]></Node>
<StgValue><ssdm name="o_idx_2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond:1 %c_idx_2 = load i32 %c_idx

]]></Node>
<StgValue><ssdm name="c_idx_2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond:2 %i_1 = load i32 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.cond:3 %icmp_ln154 = icmp_slt  i32 %i_1, i32 %num_ite_Y_read

]]></Node>
<StgValue><ssdm name="icmp_ln154"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond:4 %br_ln154 = br i1 %icmp_ln154, void %for.end.exitStub, void %for.body

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body:0 %specpipeline_ln156 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln156"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:1 %speclooptripcount_ln155 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1800, i64 900

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln155"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body:2 %specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln21"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="32">
<![CDATA[
for.body:3 %trunc_ln21 = trunc i32 %c_idx_2

]]></Node>
<StgValue><ssdm name="trunc_ln21"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.body:4 %switch_ln21 = switch i2 %trunc_ln21, void %V.i.i1436.case.2, i2 0, void %V.i.i1436.case.0, i2 1, void %V.i.i1436.case.1

]]></Node>
<StgValue><ssdm name="switch_ln21"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="trunc_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
V.i.i1436.case.1:0 %tmp_2 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i65P0A, i65 %fifo_in_1, i32 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="trunc_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
V.i.i1436.case.1:1 %br_ln21 = br void %V.i.i1436.exit

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="trunc_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
V.i.i1436.case.0:0 %tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i65P0A, i65 %fifo_in_0, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="trunc_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
V.i.i1436.case.0:1 %br_ln21 = br void %V.i.i1436.exit

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="trunc_ln21" val="!0"/>
<literal name="trunc_ln21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
V.i.i1436.case.2:0 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i65P0A, i65 %fifo_in_2, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="trunc_ln21" val="!0"/>
<literal name="trunc_ln21" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
V.i.i1436.case.2:1 %br_ln21 = br void %V.i.i1436.exit

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
V.i.i1436.exit:0 %empty = phi i1 %tmp_1, void %V.i.i1436.case.0, i1 %tmp_2, void %V.i.i1436.case.1, i1 %tmp, void %V.i.i1436.case.2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
V.i.i1436.exit:1 %tmp_3 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i65P0A, i65 %fifo_out, i32 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
V.i.i1436.exit:2 %and_ln157 = and i1 %empty, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="and_ln157"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V.i.i1436.exit:3 %br_ln157 = br i1 %and_ln157, void %if.end39, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
if.then:0 %switch_ln78 = switch i2 %trunc_ln21, void %V.i.i1436.case.24, i2 0, void %V.i.i1436.case.02, i2 1, void %V.i.i1436.case.13

]]></Node>
<StgValue><ssdm name="switch_ln78"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="trunc_ln21" val="1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="66" op_0_bw="66" op_1_bw="65" op_2_bw="0">
<![CDATA[
V.i.i1436.case.13:0 %fifo_in_1_read = nbread i66 @_ssdm_op_NbRead.ap_fifo.volatile.i65P0A, i65 %fifo_in_1

]]></Node>
<StgValue><ssdm name="fifo_in_1_read"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="trunc_ln21" val="1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="66">
<![CDATA[
V.i.i1436.case.13:1 %p_vld2 = extractvalue i66 %fifo_in_1_read

]]></Node>
<StgValue><ssdm name="p_vld2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="trunc_ln21" val="1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="65" op_0_bw="66">
<![CDATA[
V.i.i1436.case.13:2 %p_2 = extractvalue i66 %fifo_in_1_read

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="trunc_ln21" val="1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="65">
<![CDATA[
V.i.i1436.case.13:3 %trunc_ln78_2 = trunc i65 %p_2

]]></Node>
<StgValue><ssdm name="trunc_ln78_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="trunc_ln21" val="1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="96" op_0_bw="96" op_1_bw="64" op_2_bw="31" op_3_bw="1">
<![CDATA[
V.i.i1436.case.13:4 %tmp_6 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i64.i31.i1, i64 %trunc_ln78_2, i31 0, i1 %p_vld2

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="trunc_ln21" val="1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
V.i.i1436.case.13:5 %br_ln78 = br void %V.i.i1436.exit1

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="trunc_ln21" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="66" op_0_bw="66" op_1_bw="65" op_2_bw="0">
<![CDATA[
V.i.i1436.case.02:0 %fifo_in_0_read = nbread i66 @_ssdm_op_NbRead.ap_fifo.volatile.i65P0A, i65 %fifo_in_0

]]></Node>
<StgValue><ssdm name="fifo_in_0_read"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="trunc_ln21" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="66">
<![CDATA[
V.i.i1436.case.02:1 %p_vld = extractvalue i66 %fifo_in_0_read

]]></Node>
<StgValue><ssdm name="p_vld"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="trunc_ln21" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="65" op_0_bw="66">
<![CDATA[
V.i.i1436.case.02:2 %p_1 = extractvalue i66 %fifo_in_0_read

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="trunc_ln21" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="65">
<![CDATA[
V.i.i1436.case.02:3 %trunc_ln78_1 = trunc i65 %p_1

]]></Node>
<StgValue><ssdm name="trunc_ln78_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="trunc_ln21" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="96" op_0_bw="96" op_1_bw="64" op_2_bw="31" op_3_bw="1">
<![CDATA[
V.i.i1436.case.02:4 %tmp_5 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i64.i31.i1, i64 %trunc_ln78_1, i31 0, i1 %p_vld

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="trunc_ln21" val="0"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
V.i.i1436.case.02:5 %br_ln78 = br void %V.i.i1436.exit1

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="trunc_ln21" val="!0"/>
<literal name="trunc_ln21" val="!1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="66" op_0_bw="66" op_1_bw="65" op_2_bw="0">
<![CDATA[
V.i.i1436.case.24:0 %fifo_in_2_read = nbread i66 @_ssdm_op_NbRead.ap_fifo.volatile.i65P0A, i65 %fifo_in_2

]]></Node>
<StgValue><ssdm name="fifo_in_2_read"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="trunc_ln21" val="!0"/>
<literal name="trunc_ln21" val="!1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="66">
<![CDATA[
V.i.i1436.case.24:1 %p_vld1 = extractvalue i66 %fifo_in_2_read

]]></Node>
<StgValue><ssdm name="p_vld1"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="trunc_ln21" val="!0"/>
<literal name="trunc_ln21" val="!1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="65" op_0_bw="66">
<![CDATA[
V.i.i1436.case.24:2 %p_s = extractvalue i66 %fifo_in_2_read

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="trunc_ln21" val="!0"/>
<literal name="trunc_ln21" val="!1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="65">
<![CDATA[
V.i.i1436.case.24:3 %trunc_ln78 = trunc i65 %p_s

]]></Node>
<StgValue><ssdm name="trunc_ln78"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="trunc_ln21" val="!0"/>
<literal name="trunc_ln21" val="!1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="96" op_0_bw="96" op_1_bw="64" op_2_bw="31" op_3_bw="1">
<![CDATA[
V.i.i1436.case.24:4 %tmp_4 = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i64.i31.i1, i64 %trunc_ln78, i31 0, i1 %p_vld1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="trunc_ln21" val="!0"/>
<literal name="trunc_ln21" val="!1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
V.i.i1436.case.24:5 %br_ln78 = br void %V.i.i1436.exit1

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="96" op_0_bw="96" op_1_bw="0" op_2_bw="96" op_3_bw="0" op_4_bw="96" op_5_bw="0">
<![CDATA[
V.i.i1436.exit1:0 %p_in = phi i96 %tmp_5, void %V.i.i1436.case.02, i96 %tmp_6, void %V.i.i1436.case.13, i96 %tmp_4, void %V.i.i1436.case.24

]]></Node>
<StgValue><ssdm name="p_in"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
V.i.i1436.exit1:1 %icmp_ln159 = icmp_slt  i32 %o_idx_2, i32 %sext_ln151_cast

]]></Node>
<StgValue><ssdm name="icmp_ln159"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
V.i.i1436.exit1:2 %br_ln159 = br i1 %icmp_ln159, void %if.end, void %if.then29

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="and_ln157" val="1"/>
<literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then29:0 %tmp_s = partselect i64 @_ssdm_op_PartSelect.i64.i96.i32.i32, i96 %p_in, i32 32, i32 95

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="and_ln157" val="1"/>
<literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="65" op_0_bw="65" op_1_bw="1" op_2_bw="64">
<![CDATA[
if.then29:1 %p_0 = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i1.i64, i1 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="and_ln157" val="1"/>
<literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="65" op_3_bw="0">
<![CDATA[
if.then29:2 %empty_35 = nbwrite i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i65P0A, i65 %fifo_out, i65 %p_0

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="and_ln157" val="1"/>
<literal name="icmp_ln159" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
if.then29:3 %br_ln161 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:0 %i_2 = add i32 %i_1, i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:1 %c_idx_4 = add i32 %c_idx_2, i32 1

]]></Node>
<StgValue><ssdm name="c_idx_4"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:2 %o_idx_4 = add i32 %o_idx_2, i32 1

]]></Node>
<StgValue><ssdm name="o_idx_4"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:3 %icmp_ln165 = icmp_eq  i32 %c_idx_4, i32 3

]]></Node>
<StgValue><ssdm name="icmp_ln165"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end:4 %c_idx_5 = select i1 %icmp_ln165, i32 0, i32 %c_idx_4

]]></Node>
<StgValue><ssdm name="c_idx_5"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end:5 %icmp_ln166 = icmp_eq  i32 %o_idx_4, i32 %sext_ln150_1_cast

]]></Node>
<StgValue><ssdm name="icmp_ln166"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end:6 %o_idx_5 = select i1 %icmp_ln166, i32 0, i32 %o_idx_4

]]></Node>
<StgValue><ssdm name="o_idx_5"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end:7 %store_ln167 = store i32 %i_2, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end:8 %store_ln167 = store i32 %c_idx_5, i32 %c_idx

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end:9 %store_ln167 = store i32 %o_idx_5, i32 %o_idx

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
<literal name="and_ln157" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
if.end:10 %br_ln167 = br void %if.end39

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
if.end39:0 %br_ln154 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln154" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0">
<![CDATA[
for.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
