// Seed: 1400022925
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input uwire id_2,
    input supply0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    input wand id_7,
    input wor id_8
    , id_10
);
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_10 = 32'd65,
    parameter id_12 = 32'd60
) (
    output supply1 id_0,
    output logic id_1,
    output logic id_2,
    input tri id_3,
    output tri0 id_4,
    output supply1 id_5,
    input wire id_6,
    output tri1 id_7,
    input tri id_8
);
  uwire _id_10, id_11, _id_12, id_13;
  wire id_14;
  wire id_15;
  tri0 [id_10  !=  1 : 1  !=  !  id_12] id_16;
  initial begin : LABEL_0
    for (id_16 = id_14; -1; id_2 = id_8) begin : LABEL_1
      $clog2(3);
      ;
      id_1 <= id_10;
    end
  end
  assign id_11 = -1;
  module_0 modCall_1 (
      id_6,
      id_3,
      id_3,
      id_8,
      id_8,
      id_7,
      id_3,
      id_8,
      id_3
  );
  assign modCall_1.id_0 = 0;
endmodule
