Verilator Tree Dump (format 0x3900) from <e274> to <e345>
     NETLIST 0xaaaaab5dbf80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0xaaaaab5f7200 <e227> {c1ai}  __024root  L1 [P] [1ps]
    1:1: CELLINLINE 0xaaaaab5ef670 <e275#> {c1ai}  LogicLeftShiftRegister_NegEdge_8Bit -> LogicLeftShiftRegister_NegEdge_8Bit [scopep=0]
    1:2: VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f7820 <e236> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f7bc0 <e242> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab5fda90 <e284#> {c2al} @dt=0xaaaaab5f5070@(G/w1)
    1:2:1: VARREF 0xaaaaab5fd970 <e281#> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [RV] <- VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab5fd850 <e282#> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [LV] => VAR 0xaaaaab5fc610 <e313#> {c2al} @dt=0xaaaaab5f5070@(G/w1)  LogicLeftShiftRegister_NegEdge_8Bit__DOT__clock [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab5fdd90 <e293#> {c3al} @dt=0xaaaaab5f5070@(G/w1)
    1:2:1: VARREF 0xaaaaab5fdc70 <e290#> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [RV] <- VAR 0xaaaaab5f7820 <e236> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab5fdb50 <e291#> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [LV] => VAR 0xaaaaab5fc790 <e173> {c3al} @dt=0xaaaaab5f5070@(G/w1)  LogicLeftShiftRegister_NegEdge_8Bit__DOT__reset [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab5fe090 <e302#> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)
    1:2:1: VARREF 0xaaaaab5fdf70 <e299#> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)  D [RV] <- VAR 0xaaaaab5f7bc0 <e242> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab5fde50 <e300#> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)  D [LV] => VAR 0xaaaaab5fc910 <e181> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)  LogicLeftShiftRegister_NegEdge_8Bit__DOT__D [VSTATIC]  PORT
    1:2: ASSIGNALIAS 0xaaaaab5fe3d0 <e311#> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)
    1:2:1: VARREF 0xaaaaab5fe2b0 <e308#> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  Q [RV] <- VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2: VARREF 0xaaaaab5fe190 <e309#> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  Q [LV] => VAR 0xaaaaab5fca90 <e208> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  LogicLeftShiftRegister_NegEdge_8Bit__DOT__Q [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5fc610 <e313#> {c2al} @dt=0xaaaaab5f5070@(G/w1)  LogicLeftShiftRegister_NegEdge_8Bit__DOT__clock [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5fc790 <e173> {c3al} @dt=0xaaaaab5f5070@(G/w1)  LogicLeftShiftRegister_NegEdge_8Bit__DOT__reset [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5fc910 <e181> {c4ar} @dt=0xaaaaab5ecb20@(G/w8)  LogicLeftShiftRegister_NegEdge_8Bit__DOT__D [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5fca90 <e208> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  LogicLeftShiftRegister_NegEdge_8Bit__DOT__Q [VSTATIC]  PORT
    1:2: ALWAYS 0xaaaaab5fcc10 <e107> {c7af}
    1:2:1: SENTREE 0xaaaaab5fccd0 <e116> {c7am}
    1:2:1:1: SENITEM 0xaaaaab5fcd90 <e73> {c7ao} [NEG]
    1:2:1:1:1: VARREF 0xaaaaab5fce50 <e190> {c7aw} @dt=0xaaaaab5f5070@(G/w1)  clock [RV] <- VAR 0xaaaaab5f7480 <e231> {c2al} @dt=0xaaaaab5f5070@(G/w1)  clock [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2: ASSIGN 0xaaaaab5fcf70 <e272> {c10ap} @dt=0xaaaaab5ecb20@(G/w8)
    1:2:2:1: COND 0xaaaaab5fd030 <e263> {c10ar} @dt=0xaaaaab5ecb20@(G/w8)
    1:2:2:1:1: VARREF 0xaaaaab5fd0f0 <e259> {c9an} @dt=0xaaaaab5f5070@(G/w1)  reset [RV] <- VAR 0xaaaaab5f7820 <e236> {c3al} @dt=0xaaaaab5f5070@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1:2: CONST 0xaaaaab5fd210 <e260> {c10ar} @dt=0xaaaaab5ecb20@(G/w8)  8'h0
    1:2:2:1:3: SHIFTL 0xaaaaab5fd350 <e261> {c12at} @dt=0xaaaaab5ecb20@(G/w8)
    1:2:2:1:3:1: VARREF 0xaaaaab5fd410 <e212> {c12ar} @dt=0xaaaaab5ecb20@(G/w8)  Q [RV] <- VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1:3:2: CONST 0xaaaaab5fd530 <e221> {c12aw} @dt=0xaaaaab5f2750@(G/sw32)  32'sh1
    1:2:2:2: VARREF 0xaaaaab5fd670 <e210> {c10an} @dt=0xaaaaab5ecb20@(G/w8)  Q [LV] => VAR 0xaaaaab5f7f60 <e248> {c5aw} @dt=0xaaaaab5ecb20@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    3: TYPETABLE 0xaaaaab5dc620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0xaaaaab5f5070 <e164> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab5ecb20 <e180> {c4al} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
		detailed  ->  BASICDTYPE 0xaaaaab5f2750 <e216> {c12aw} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5ec2b0 <e26> {c4am} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5ec650 <e31> {c4ao} @dt=this@(sw32)  logic kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5f5f40 <e82> {c10ar} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0xaaaaab5ebaa0 <e160> {c2al} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0xaaaaab5f5070 <e164> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab5ebe20 <e167> {c3al} @dt=this@(w1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0xaaaaab5ecb20 <e180> {c4al} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
    3:1: BASICDTYPE 0xaaaaab5edb00 <e188> {c5am} @dt=this@(w8)  logic kwd=logic range=[7:0]
    3:1: BASICDTYPE 0xaaaaab5f2750 <e216> {c12aw} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0xaaaaab5dc7d0 <e6> {a0aa}
    3:1: MODULE 0xaaaaab5dc960 <e4> {a0aa} u1=0x1  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0xaaaaab5dcaa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0xaaaaab5dc960]
