// Seed: 1162079128
macromodule module_0 (
    output tri1  id_0,
    output uwire id_1,
    output tri1  id_2,
    input  wor   id_3
);
  wire id_5;
  wire id_6;
  ;
  assign id_6 = id_5;
  wire id_7;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_1  = 32'd85,
    parameter id_26 = 32'd97
) (
    output uwire id_0,
    output wand _id_1,
    input supply1 id_2
);
  logic [1 'b0 : id_1] id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_2
  );
  wire  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  _id_26  ,  id_27  ,  id_28  ;
  logic [1  -  -1 : -1] id_29;
  wire [1 : id_26] id_30;
  wire id_31;
endmodule
