<?xml version="1.0" encoding="UTF-8"?>

 <peripheral constructor="constructor"
    destructor="destructor"
    imagefile="pse.pse"
    library="peripheral"
    name="cpu_irq"
    vendor="mcgill.ca"
    version="1.0">
    <documentation name="Description">CPU IRQ peripheral model</documentation>
    <busslaveport addresswidth="32"
        mustbeconnected="T"
        name="CPU_IRQ_SLAVE"
        size="0x2400">
        <documentation name="Description">CPU IRQ slave port</documentation>
        <addressblock name="ab32"
            size="0x2400"
            width="32">
            <memorymappedregister access="rw"
                isvolatile="T"
                name="cpum"
                offset="0x800"
                readfunction="regRd32"
                width="32"
                writefunction="regWr32"/>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="cpu0"
                readfunction="regRd32"
                width="32"
                writefunction="regWr32"/>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="cpu1"
                offset="0x400"
                readfunction="regRd32"
                width="32"
                writefunction="regWr32"/>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="cpu2"
                offset="0xc00"
                readfunction="regRd32"
                width="32"
                writefunction="regWr32"/>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="cpu3"
                offset="0x1000"
                readfunction="regRd32"
                width="32"
                writefunction="regWr32"/>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="cpu4"
                offset="0x1400"
                readfunction="regRd32"
                width="32"
                writefunction="regWr32"/>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="cpu5"
                offset="0x1800"
                readfunction="regRd32"
                width="32"
                writefunction="regWr32"/>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="cpu6"
                offset="0x1c00"
                readfunction="regRd32"
                width="32"
                writefunction="regWr32"/>
            <memorymappedregister access="rw"
                isvolatile="T"
                name="cpu7"
                offset="0x2000"
                readfunction="regRd32"
                width="32"
                writefunction="regWr32">
                <field name="RESET"
                    width="1"/>
                <field bitoffset="1"
                    name="RESERVED"
                    width="31"/>
            </memorymappedregister>
        </addressblock>
    </busslaveport>
    <formalattribute name="InitialValue"
        type="uns32"/>
    <formalattribute name="InitialOwner"
        type="uns32"/>
    <netport name="cpum_irq"
        type="output"
        updatefunctionargument="0"/>
    <netport name="cpu0_irq"
        type="output"
        updatefunctionargument="0"/>
    <netport name="cpu1_irq"
        type="output"
        updatefunctionargument="0"/>
    <netport name="cpu2_irq"
        type="output"
        updatefunctionargument="0"/>
    <netport name="cpu3_irq"
        type="output"
        updatefunctionargument="0"/>
    <netport name="cpu4_irq"
        type="output"
        updatefunctionargument="0"/>
    <netport name="cpu5_irq"
        type="output"
        updatefunctionargument="0"/>
    <netport name="cpu6_irq"
        type="output"
        updatefunctionargument="0"/>
    <netport name="cpu7_irq"
        type="output"
        updatefunctionargument="0"/>
    <fileversion major="1"
        minor="0"
        name="_version_0"/>
 </peripheral>
