# //  Questa Sim-64
# //  Version 2019.4 linux_x86_64 Oct 15 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
cd /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/vsim_AutoTMR
vsim -voptargs=+acc work.tb_LDTU_presynth
# vsim -voptargs="+acc" work.tb_LDTU_presynth 
# Start time: 09:15:55 on Apr 01,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_LDTU_presynth(fast)
# Loading work.FileReader(fast)
# Loading work.FileReader(fast__1)
# Loading work.SerDecoder(fast)
# Loading work.SerDecoder(fast__1)
# Loading work.top_ofthetop(fast)
# Loading work.LiTE_DTU_160MHz_v2_0TMR(fast)
# Loading work.LDTU_BSTMR(fast)
# Loading work.majorityVoter(fast)
# Loading work.fanout(fast)
# Loading work.fanout(fast__1)
# Loading work.fanout(fast__2)
# Loading work.LDTU_iFIFOTMR(fast)
# Loading work.majorityVoter(fast__1)
# Loading work.majorityVoter(fast__2)
# Loading work.fanout(fast__3)
# Loading work.LDTU_EncoderTMR(fast)
# Loading work.Delay_enc(fast)
# Loading work.LDTU_FSMTMR(fast)
# Loading work.majorityVoter(fast__3)
# Loading work.fanout(fast__4)
# Loading work.LDTU_CUTMR(fast)
# Loading work.CRC_calc(fast)
# Loading work.SumValue(fast)
# Loading work.fanout(fast__5)
# Loading work.LDTU_oFIFO_topTMR(fast)
# Loading work.Hamm_TRX(fast)
# Loading work.LDTU_oFIFOTMR(fast)
# Loading work.majorityVoter(fast__4)
# Loading work.majorityVoter(fast__5)
# Loading work.Hamm_RX(fast)
# Loading work.fanout(fast__6)
# Loading work.LDTU_DATA32_ATU_DTUTMR(fast)
# Loading work.LDTUv1b_serTMR(fast)
# Loading work.AdcTestUnitTMR(fast)
# Loading work.majorityVoter(fast__6)
# Loading work.SyncUnit_v2TMR(fast)
# Loading work.deglitch(fast)
# Loading work.HammingDecoder4TMR(fast)
# Loading work.SU_mVoter(fast)
# Loading work.SU_mVoter(fast__1)
# Loading work.SU_mVoter(fast__2)
# Loading work.SU_fout(fast)
# Loading work.SU_fout(fast__1)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'AdcOvf_in'. The port definition is at: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /tb_LDTU_presynth/toptoplevel_2 File: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'AdcSEU'. The port definition is at: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb_LDTU_presynth/toptoplevel_2 File: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v Line: 281
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/1_LDTU_Baseline_subtractionTMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 09:16:15 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/1_LDTU_Baseline_subtractionTMR.v 
# -- Compiling module LDTU_BSTMR
# 
# Top level modules:
# 	LDTU_BSTMR
# End time: 09:16:15 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/2_LDTU_iFIFOTMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 09:16:15 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/2_LDTU_iFIFOTMR.v 
# -- Compiling module LDTU_iFIFOTMR
# 
# Top level modules:
# 	LDTU_iFIFOTMR
# End time: 09:16:15 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/3_LDTU_EncoderTMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 09:16:15 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/3_LDTU_EncoderTMR.v 
# -- Compiling module Delay_enc
# -- Compiling module LDTU_EncoderTMR
# 
# Top level modules:
# 	LDTU_EncoderTMR
# End time: 09:16:15 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/3_LDTU_FSMTMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 09:16:15 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/3_LDTU_FSMTMR.v 
# -- Compiling module LDTU_FSMTMR
# 
# Top level modules:
# 	LDTU_FSMTMR
# End time: 09:16:15 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/4_LDTU_CUTMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 09:16:15 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/4_LDTU_CUTMR.v 
# -- Compiling module LDTU_CUTMR
# -- Compiling module CRC_calc
# -- Compiling module SumValue
# 
# Top level modules:
# 	LDTU_CUTMR
# End time: 09:16:15 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/5_0_LDTU_Hamm_TRXTMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 09:16:15 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/5_0_LDTU_Hamm_TRXTMR.v 
# -- Compiling module Hamm_TRX
# 
# Top level modules:
# 	Hamm_TRX
# End time: 09:16:16 on Apr 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/5_1_LDTU_Hamm_oFIFOTMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 09:16:16 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/5_1_LDTU_Hamm_oFIFOTMR.v 
# -- Compiling module LDTU_oFIFOTMR
# 
# Top level modules:
# 	LDTU_oFIFOTMR
# End time: 09:16:16 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/5_2_LDTU_Hamm_RXTMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 09:16:16 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/5_2_LDTU_Hamm_RXTMR.v 
# -- Compiling module Hamm_RX
# 
# Top level modules:
# 	Hamm_RX
# End time: 09:16:16 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/5_3_LDTU_Hamm_topTMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 09:16:17 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/5_3_LDTU_Hamm_topTMR.v 
# -- Compiling module LDTU_oFIFO_topTMR
# 
# Top level modules:
# 	LDTU_oFIFO_topTMR
# End time: 09:16:17 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/6_LDTU_DATA32muxTMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 09:16:17 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/6_LDTU_DATA32muxTMR.v 
# -- Compiling module LDTU_DATA32_ATU_DTUTMR
# 
# Top level modules:
# 	LDTU_DATA32_ATU_DTUTMR
# End time: 09:16:17 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/LiTE_DTU_160MHz_v2_0TMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 09:16:17 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/LiTE_DTU_160MHz_v2_0TMR.v 
# -- Compiling module LiTE_DTU_160MHz_v2_0TMR
# -- Compiling module majorityVoter
# -- Compiling module fanout
# 
# Top level modules:
# 	LiTE_DTU_160MHz_v2_0TMR
# End time: 09:16:17 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_LDTU_presynth(fast)
# Loading work.FileReader(fast)
# Loading work.FileReader(fast__1)
# Loading work.SerDecoder(fast)
# Loading work.SerDecoder(fast__1)
# Loading work.top_ofthetop(fast)
# Loading work.LiTE_DTU_160MHz_v2_0TMR(fast)
# Loading work.LDTU_BSTMR(fast)
# Loading work.majorityVoter(fast)
# Loading work.fanout(fast)
# Loading work.fanout(fast__1)
# Loading work.fanout(fast__2)
# Loading work.LDTU_iFIFOTMR(fast)
# Loading work.majorityVoter(fast__1)
# Loading work.majorityVoter(fast__2)
# Loading work.fanout(fast__3)
# Loading work.LDTU_EncoderTMR(fast)
# Loading work.Delay_enc(fast)
# Loading work.LDTU_FSMTMR(fast)
# Loading work.majorityVoter(fast__3)
# Loading work.fanout(fast__4)
# Loading work.LDTU_CUTMR(fast)
# Loading work.CRC_calc(fast)
# Loading work.SumValue(fast)
# Loading work.fanout(fast__5)
# Loading work.LDTU_oFIFO_topTMR(fast)
# Loading work.Hamm_TRX(fast)
# Loading work.LDTU_oFIFOTMR(fast)
# Loading work.majorityVoter(fast__4)
# Loading work.majorityVoter(fast__5)
# Loading work.Hamm_RX(fast)
# Loading work.fanout(fast__6)
# Loading work.LDTU_DATA32_ATU_DTUTMR(fast)
# Loading work.LDTUv1b_serTMR(fast)
# Loading work.AdcTestUnitTMR(fast)
# Loading work.majorityVoter(fast__6)
# Loading work.SyncUnit_v2TMR(fast)
# Loading work.deglitch(fast)
# Loading work.HammingDecoder4TMR(fast)
# Loading work.SU_mVoter(fast)
# Loading work.SU_mVoter(fast__1)
# Loading work.SU_mVoter(fast__2)
# Loading work.SU_fout(fast)
# Loading work.SU_fout(fast__1)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'AdcOvf_in'. The port definition is at: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /tb_LDTU_presynth/toptoplevel_2 File: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'AdcSEU'. The port definition is at: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb_LDTU_presynth/toptoplevel_2 File: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v Line: 281
run
# FileReader: File found: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/data_input/Ene2000GeV_DT_120bx_g10.dat
# FileReader: File found: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/data_input/Ene2000GeV_DT_120bx_g01.dat
# FileReader: File found: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/data_input/Ene2000GeV_DT_120bx_g10.dat
# FileReader: File found: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/data_input/Ene2000GeV_DT_120bx_g01.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTUoutputAUTOTMR_GSM00.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_outputAUTOTMR.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_ing01.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_ing10.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTUoutputAUTOTMR_GSM00_2.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_outputAUTOTMR_2.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_ing01_2.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_ing10_2.dat
# Orbit seen
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/LiTE_DTU_160MHz_v2_0TMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 09:17:59 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/LiTE_DTU_160MHz_v2_0TMR.v 
# -- Compiling module LiTE_DTU_160MHz_v2_0TMR
# -- Compiling module majorityVoter
# -- Compiling module fanout
# 
# Top level modules:
# 	LiTE_DTU_160MHz_v2_0TMR
# End time: 09:17:59 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/LiTE_DTU_160MHz_v2_0TMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 09:18:15 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/LiTE_DTU_160MHz_v2_0TMR.v 
# -- Compiling module LiTE_DTU_160MHz_v2_0TMR
# -- Compiling module majorityVoter
# -- Compiling module fanout
# 
# Top level modules:
# 	LiTE_DTU_160MHz_v2_0TMR
# End time: 09:18:15 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_LDTU_presynth(fast)
# Loading work.FileReader(fast)
# Loading work.FileReader(fast__1)
# Loading work.SerDecoder(fast)
# Loading work.SerDecoder(fast__1)
# Loading work.top_ofthetop(fast)
# Loading work.LiTE_DTU_160MHz_v2_0TMR(fast)
# Loading work.LDTU_BSTMR(fast)
# Loading work.majorityVoter(fast)
# Loading work.fanout(fast)
# Loading work.fanout(fast__1)
# Loading work.fanout(fast__2)
# Loading work.LDTU_iFIFOTMR(fast)
# Loading work.majorityVoter(fast__1)
# Loading work.majorityVoter(fast__2)
# Loading work.fanout(fast__3)
# Loading work.LDTU_EncoderTMR(fast)
# Loading work.Delay_enc(fast)
# Loading work.LDTU_FSMTMR(fast)
# Loading work.majorityVoter(fast__3)
# Loading work.fanout(fast__4)
# Loading work.LDTU_CUTMR(fast)
# Loading work.CRC_calc(fast)
# Loading work.SumValue(fast)
# Loading work.fanout(fast__5)
# Loading work.LDTU_oFIFO_topTMR(fast)
# Loading work.Hamm_TRX(fast)
# Loading work.LDTU_oFIFOTMR(fast)
# Loading work.majorityVoter(fast__4)
# Loading work.majorityVoter(fast__5)
# Loading work.Hamm_RX(fast)
# Loading work.fanout(fast__6)
# Loading work.LDTU_DATA32_ATU_DTUTMR(fast)
# Loading work.LDTUv1b_serTMR(fast)
# Loading work.AdcTestUnitTMR(fast)
# Loading work.majorityVoter(fast__6)
# Loading work.SyncUnit_v2TMR(fast)
# Loading work.deglitch(fast)
# Loading work.HammingDecoder4TMR(fast)
# Loading work.SU_mVoter(fast)
# Loading work.SU_mVoter(fast__1)
# Loading work.SU_mVoter(fast__2)
# Loading work.SU_fout(fast)
# Loading work.SU_fout(fast__1)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'AdcOvf_in'. The port definition is at: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /tb_LDTU_presynth/toptoplevel_2 File: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'AdcSEU'. The port definition is at: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb_LDTU_presynth/toptoplevel_2 File: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v Line: 281
run
# FileReader: File found: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/data_input/Ene2000GeV_DT_120bx_g10.dat
# FileReader: File found: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/data_input/Ene2000GeV_DT_120bx_g01.dat
# FileReader: File found: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/data_input/Ene2000GeV_DT_120bx_g10.dat
# FileReader: File found: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/data_input/Ene2000GeV_DT_120bx_g01.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTUoutputAUTOTMR_GSM00.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_outputAUTOTMR.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_ing01.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_ing10.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTUoutputAUTOTMR_GSM00_2.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_outputAUTOTMR_2.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_ing01_2.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_ing10_2.dat
# Orbit seen
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/LiTE_DTU_160MHz_v2_0TMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 09:24:59 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/LiTE_DTU_160MHz_v2_0TMR.v 
# -- Compiling module LiTE_DTU_160MHz_v2_0TMR
# -- Compiling module majorityVoter
# -- Compiling module fanout
# 
# Top level modules:
# 	LiTE_DTU_160MHz_v2_0TMR
# End time: 09:24:59 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_LDTU_presynth(fast)
# Loading work.FileReader(fast)
# Loading work.FileReader(fast__1)
# Loading work.SerDecoder(fast)
# Loading work.SerDecoder(fast__1)
# Loading work.top_ofthetop(fast)
# Loading work.LiTE_DTU_160MHz_v2_0TMR(fast)
# Loading work.LDTU_BSTMR(fast)
# Loading work.majorityVoter(fast)
# Loading work.fanout(fast)
# Loading work.fanout(fast__1)
# Loading work.fanout(fast__2)
# Loading work.LDTU_iFIFOTMR(fast)
# Loading work.majorityVoter(fast__1)
# Loading work.majorityVoter(fast__2)
# Loading work.fanout(fast__3)
# Loading work.LDTU_EncoderTMR(fast)
# Loading work.Delay_enc(fast)
# Loading work.LDTU_FSMTMR(fast)
# Loading work.majorityVoter(fast__3)
# Loading work.fanout(fast__4)
# Loading work.LDTU_CUTMR(fast)
# Loading work.CRC_calc(fast)
# Loading work.SumValue(fast)
# Loading work.fanout(fast__5)
# Loading work.LDTU_oFIFO_topTMR(fast)
# Loading work.Hamm_TRX(fast)
# Loading work.LDTU_oFIFOTMR(fast)
# Loading work.majorityVoter(fast__4)
# Loading work.majorityVoter(fast__5)
# Loading work.Hamm_RX(fast)
# Loading work.fanout(fast__6)
# Loading work.LDTU_DATA32_ATU_DTUTMR(fast)
# Loading work.LDTUv1b_serTMR(fast)
# Loading work.AdcTestUnitTMR(fast)
# Loading work.majorityVoter(fast__6)
# Loading work.SyncUnit_v2TMR(fast)
# Loading work.deglitch(fast)
# Loading work.HammingDecoder4TMR(fast)
# Loading work.SU_mVoter(fast)
# Loading work.SU_mVoter(fast__1)
# Loading work.SU_mVoter(fast__2)
# Loading work.SU_fout(fast)
# Loading work.SU_fout(fast__1)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'AdcOvf_in'. The port definition is at: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /tb_LDTU_presynth/toptoplevel_2 File: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'AdcSEU'. The port definition is at: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb_LDTU_presynth/toptoplevel_2 File: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v Line: 281
run
# FileReader: File found: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/data_input/Ene2000GeV_DT_120bx_g10.dat
# FileReader: File found: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/data_input/Ene2000GeV_DT_120bx_g01.dat
# FileReader: File found: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/data_input/Ene2000GeV_DT_120bx_g10.dat
# FileReader: File found: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/data_input/Ene2000GeV_DT_120bx_g01.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTUoutputAUTOTMR_GSM00.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_outputAUTOTMR.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_ing01.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_ing10.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTUoutputAUTOTMR_GSM00_2.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_outputAUTOTMR_2.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_ing01_2.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_ing10_2.dat
# Orbit seen
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/LiTE_DTU_160MHz_v2_0TMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 14:02:13 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/LiTE_DTU_160MHz_v2_0TMR.v 
# -- Compiling module LiTE_DTU_160MHz_v2_0TMR
# -- Compiling module majorityVoter
# -- Compiling module fanout
# 
# Top level modules:
# 	LiTE_DTU_160MHz_v2_0TMR
# End time: 14:02:13 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_LDTU_presynth(fast)
# Loading work.FileReader(fast)
# Loading work.FileReader(fast__1)
# Loading work.SerDecoder(fast)
# Loading work.SerDecoder(fast__1)
# Loading work.top_ofthetop(fast)
# Loading work.LiTE_DTU_160MHz_v2_0TMR(fast)
# Loading work.LDTU_BSTMR(fast)
# Loading work.majorityVoter(fast)
# Loading work.fanout(fast)
# Loading work.fanout(fast__1)
# Loading work.fanout(fast__2)
# Loading work.LDTU_iFIFOTMR(fast)
# Loading work.majorityVoter(fast__1)
# Loading work.majorityVoter(fast__2)
# Loading work.fanout(fast__3)
# Loading work.LDTU_EncoderTMR(fast)
# Loading work.Delay_enc(fast)
# Loading work.LDTU_FSMTMR(fast)
# Loading work.majorityVoter(fast__3)
# Loading work.fanout(fast__4)
# Loading work.LDTU_CUTMR(fast)
# Loading work.CRC_calc(fast)
# Loading work.SumValue(fast)
# Loading work.fanout(fast__5)
# Loading work.LDTU_oFIFO_topTMR(fast)
# Loading work.Hamm_TRX(fast)
# Loading work.LDTU_oFIFOTMR(fast)
# Loading work.majorityVoter(fast__4)
# Loading work.majorityVoter(fast__5)
# Loading work.Hamm_RX(fast)
# Loading work.fanout(fast__6)
# Loading work.LDTU_DATA32_ATU_DTUTMR(fast)
# Loading work.LDTUv1b_serTMR(fast)
# Loading work.AdcTestUnitTMR(fast)
# Loading work.majorityVoter(fast__6)
# Loading work.SyncUnit_v2TMR(fast)
# Loading work.deglitch(fast)
# Loading work.HammingDecoder4TMR(fast)
# Loading work.SU_mVoter(fast)
# Loading work.SU_mVoter(fast__1)
# Loading work.SU_mVoter(fast__2)
# Loading work.SU_fout(fast)
# Loading work.SU_fout(fast__1)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'AdcOvf_in'. The port definition is at: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /tb_LDTU_presynth/toptoplevel_2 File: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v Line: 281
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'AdcSEU'. The port definition is at: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb_LDTU_presynth/toptoplevel_2 File: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v Line: 281
run
# FileReader: File found: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/data_input/Ene2000GeV_DT_120bx_g10.dat
# FileReader: File found: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/data_input/Ene2000GeV_DT_120bx_g01.dat
# FileReader: File found: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/data_input/Ene2000GeV_DT_120bx_g10.dat
# FileReader: File found: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/data_input/Ene2000GeV_DT_120bx_g01.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTUoutputAUTOTMR_GSM00.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_outputAUTOTMR.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_ing01.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_ing10.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTUoutputAUTOTMR_GSM00_2.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_outputAUTOTMR_2.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_ing01_2.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_ing10_2.dat
# Orbit seen
run
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/LiTE_DTU_160MHz_v2_0.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 14:18:20 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/LiTE_DTU_160MHz_v2_0.v 
# -- Compiling module LiTE_DTU_160MHz_v2_0
# 
# Top level modules:
# 	LiTE_DTU_160MHz_v2_0
# End time: 14:18:20 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/5_3_LDTU_Hamm_top.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 14:18:23 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/5_3_LDTU_Hamm_top.v 
# -- Compiling module LDTU_oFIFO_top
# ** Error: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/5_3_LDTU_Hamm_top.v(133): LHS in procedural continuous assignment may not be a net: DATA32_DTU.
# ** Error: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/5_3_LDTU_Hamm_top.v(134): LHS in procedural continuous assignment may not be a net: full_signal.
# ** Error: (vlog-13069) /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/5_3_LDTU_Hamm_top.v(137): near "endmodule": syntax error, unexpected endmodule.
# End time: 14:18:23 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/5_3_LDTU_Hamm_top.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 14:22:36 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/5_3_LDTU_Hamm_top.v 
# -- Compiling module LDTU_oFIFO_top
# ** Error: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/5_3_LDTU_Hamm_top.v(133): LHS in procedural continuous assignment may not be a net: DATA32_DTU.
# ** Error: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/5_3_LDTU_Hamm_top.v(134): LHS in procedural continuous assignment may not be a net: full_signal.
# ** Error: (vlog-13069) /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/5_3_LDTU_Hamm_top.v(137): near "endmodule": syntax error, unexpected endmodule.
# End time: 14:22:36 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/5_3_LDTU_Hamm_top.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 14:23:53 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/5_3_LDTU_Hamm_top.v 
# -- Compiling module LDTU_oFIFO_top
# 
# Top level modules:
# 	LDTU_oFIFO_top
# End time: 14:23:53 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/5_3_LDTU_Hamm_top.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 14:23:56 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/5_3_LDTU_Hamm_top.v 
# -- Compiling module LDTU_oFIFO_top
# 
# Top level modules:
# 	LDTU_oFIFO_top
# End time: 14:23:56 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/5_3_LDTU_Hamm_top.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 14:23:56 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_NoTMR/5_3_LDTU_Hamm_top.v 
# -- Compiling module LDTU_oFIFO_top
# 
# Top level modules:
# 	LDTU_oFIFO_top
# End time: 14:23:57 on Apr 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 14:27:51 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v 
# -- Compiling module tb_LDTU_presynth
# ** Error: (vlog-13069) /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v(600): near "*": syntax error, unexpected '*'.
# End time: 14:27:51 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 14:28:01 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v 
# -- Compiling module tb_LDTU_presynth
# 
# Top level modules:
# 	tb_LDTU_presynth
# End time: 14:28:01 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 14:28:05 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v 
# -- Compiling module top_ofthetop
# 
# Top level modules:
# 	top_ofthetop
# End time: 14:28:05 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 14:28:07 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v 
# -- Compiling module top_ofthetop
# 
# Top level modules:
# 	top_ofthetop
# End time: 14:28:07 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v(238): (vopt-2912) Port 'synch' not found in module 'LiTE_DTU_160MHz_v2_0TMR' (15th connection).
# ** Error (suppressible): /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v(238): (vopt-2912) Port 'synch_pattern' not found in module 'LiTE_DTU_160MHz_v2_0TMR' (16th connection).
# Optimization failed
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 14:29:22 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v 
# -- Compiling module tb_LDTU_presynth
# 
# Top level modules:
# 	tb_LDTU_presynth
# End time: 14:29:22 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_LDTU_presynth
# vsim -voptargs="+acc" work.tb_LDTU_presynth 
# Start time: 09:15:55 on Apr 01,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Error (suppressible): /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v(238): (vopt-2912) Port 'synch' not found in module 'LiTE_DTU_160MHz_v2_0TMR' (15th connection).
# ** Error (suppressible): /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v(238): (vopt-2912) Port 'synch_pattern' not found in module 'LiTE_DTU_160MHz_v2_0TMR' (16th connection).
# Optimization failed
# Error loading design
# End time: 14:29:29 on Apr 01,2021, Elapsed time: 5:13:34
# Errors: 11, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 14:29:37 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v 
# -- Compiling module tb_LDTU_presynth
# 
# Top level modules:
# 	tb_LDTU_presynth
# End time: 14:29:37 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 14:29:42 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v 
# -- Compiling module top_ofthetop
# 
# Top level modules:
# 	top_ofthetop
# End time: 14:29:42 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_LDTU_presynth
# vsim -voptargs="+acc" work.tb_LDTU_presynth 
# Start time: 14:29:45 on Apr 01,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v(238): (vopt-2912) Port 'synch' not found in module 'LiTE_DTU_160MHz_v2_0TMR' (15th connection).
# ** Error (suppressible): /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v(238): (vopt-2912) Port 'synch_pattern' not found in module 'LiTE_DTU_160MHz_v2_0TMR' (16th connection).
# Optimization failed
# Error loading design
# End time: 14:29:45 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 14:30:17 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v 
# -- Compiling module top_ofthetop
# 
# Top level modules:
# 	top_ofthetop
# End time: 14:30:17 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 14:30:19 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v 
# -- Compiling module tb_LDTU_presynth
# 
# Top level modules:
# 	tb_LDTU_presynth
# End time: 14:30:19 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_LDTU_presynth
# vsim -voptargs="+acc" work.tb_LDTU_presynth 
# Start time: 14:30:24 on Apr 01,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v(238): (vopt-2912) Port 'synch' not found in module 'LiTE_DTU_160MHz_v2_0TMR' (15th connection).
# ** Error (suppressible): /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v(238): (vopt-2912) Port 'synch_pattern' not found in module 'LiTE_DTU_160MHz_v2_0TMR' (16th connection).
# Optimization failed
# Error loading design
# End time: 14:30:24 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/LiTE_DTU_160MHz_v2_0TMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 14:31:44 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/LiTE_DTU_160MHz_v2_0TMR.v 
# -- Compiling module LiTE_DTU_160MHz_v2_0TMR
# -- Compiling module majorityVoter
# -- Compiling module fanout
# 
# Top level modules:
# 	LiTE_DTU_160MHz_v2_0TMR
# End time: 14:31:44 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_LDTU_presynth
# vsim -voptargs="+acc" work.tb_LDTU_presynth 
# Start time: 14:31:50 on Apr 01,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/LiTE_DTU_160MHz_v2_0TMR.v(237): (vopt-2912) Port 'synch' not found in module 'LDTU_oFIFO_topTMR' (8th connection).
# ** Error (suppressible): /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/LiTE_DTU_160MHz_v2_0TMR.v(237): (vopt-2912) Port 'synch_pattern' not found in module 'LDTU_oFIFO_topTMR' (9th connection).
# Optimization failed
# Error loading design
# End time: 14:31:50 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/5_3_LDTU_Hamm_topTMR.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 14:32:01 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/LiteDTUv2_0_AUTOTMR/5_3_LDTU_Hamm_topTMR.v 
# -- Compiling module LDTU_oFIFO_topTMR
# 
# Top level modules:
# 	LDTU_oFIFO_topTMR
# End time: 14:32:01 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.tb_LDTU_presynth
# vsim -voptargs="+acc" work.tb_LDTU_presynth 
# Start time: 14:32:03 on Apr 01,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 6 FSMs in module "LDTU_FSMTMR(fast)".
# ** Note: (vopt-143) Recognized 3 FSMs in module "AdcTestUnitTMR(fast)".
# Loading work.tb_LDTU_presynth(fast)
# Loading work.FileReader(fast)
# Loading work.FileReader(fast__1)
# Loading work.SerDecoder(fast)
# Loading work.SerDecoder(fast__1)
# Loading work.top_ofthetop(fast)
# Loading work.LiTE_DTU_160MHz_v2_0TMR(fast)
# Loading work.LDTU_BSTMR(fast)
# Loading work.majorityVoter(fast)
# Loading work.fanout(fast)
# Loading work.fanout(fast__1)
# Loading work.fanout(fast__2)
# Loading work.LDTU_iFIFOTMR(fast)
# Loading work.majorityVoter(fast__1)
# Loading work.majorityVoter(fast__2)
# Loading work.fanout(fast__3)
# Loading work.LDTU_EncoderTMR(fast)
# Loading work.Delay_enc(fast)
# Loading work.LDTU_FSMTMR(fast)
# Loading work.majorityVoter(fast__3)
# Loading work.fanout(fast__4)
# Loading work.LDTU_CUTMR(fast)
# Loading work.CRC_calc(fast)
# Loading work.SumValue(fast)
# Loading work.fanout(fast__5)
# Loading work.LDTU_oFIFO_topTMR(fast)
# Loading work.Hamm_TRX(fast)
# Loading work.LDTU_oFIFOTMR(fast)
# Loading work.majorityVoter(fast__4)
# Loading work.majorityVoter(fast__5)
# Loading work.Hamm_RX(fast)
# Loading work.fanout(fast__6)
# Loading work.LDTU_DATA32_ATU_DTUTMR(fast)
# Loading work.LDTUv1b_serTMR(fast)
# Loading work.AdcTestUnitTMR(fast)
# Loading work.majorityVoter(fast__6)
# Loading work.SyncUnit_v2TMR(fast)
# Loading work.deglitch(fast)
# Loading work.HammingDecoder4TMR(fast)
# Loading work.SU_mVoter(fast)
# Loading work.SU_mVoter(fast__1)
# Loading work.SU_mVoter(fast__2)
# Loading work.SU_fout(fast)
# Loading work.SU_fout(fast__1)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'synch_pattern'. The port definition is at: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v(81).
#    Time: 0 ps  Iteration: 0  Instance: /tb_LDTU_presynth/toptoplevel File: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v Line: 232
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'AdcOvf_in'. The port definition is at: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /tb_LDTU_presynth/toptoplevel_2 File: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v Line: 285
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'AdcSEU'. The port definition is at: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb_LDTU_presynth/toptoplevel_2 File: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v Line: 285
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'synch_pattern'. The port definition is at: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v(81).
#    Time: 0 ps  Iteration: 0  Instance: /tb_LDTU_presynth/toptoplevel_2 File: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v Line: 285
run 20 us
# FileReader: File found: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/data_input/Ene2000GeV_DT_120bx_g10.dat
# FileReader: File found: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/data_input/Ene2000GeV_DT_120bx_g01.dat
# FileReader: File found: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/data_input/Ene2000GeV_DT_120bx_g10.dat
# FileReader: File found: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/data_input/Ene2000GeV_DT_120bx_g01.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTUoutputAUTOTMR_GSM00.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_outputAUTOTMR.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_ing01.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_ing10.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTUoutputAUTOTMR_GSM00_2.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_outputAUTOTMR_2.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_ing01_2.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_ing10_2.dat
# Orbit seen
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 14:39:25 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v 
# -- Compiling module tb_LDTU_presynth
# 
# Top level modules:
# 	tb_LDTU_presynth
# End time: 14:39:25 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_LDTU_presynth(fast)
# Loading work.FileReader(fast)
# Loading work.FileReader(fast__1)
# Loading work.SerDecoder(fast)
# Loading work.SerDecoder(fast__1)
# Loading work.top_ofthetop(fast)
# Loading work.LiTE_DTU_160MHz_v2_0TMR(fast)
# Loading work.LDTU_BSTMR(fast)
# Loading work.majorityVoter(fast)
# Loading work.fanout(fast)
# Loading work.fanout(fast__1)
# Loading work.fanout(fast__2)
# Loading work.LDTU_iFIFOTMR(fast)
# Loading work.majorityVoter(fast__1)
# Loading work.majorityVoter(fast__2)
# Loading work.fanout(fast__3)
# Loading work.LDTU_EncoderTMR(fast)
# Loading work.Delay_enc(fast)
# Loading work.LDTU_FSMTMR(fast)
# Loading work.majorityVoter(fast__3)
# Loading work.fanout(fast__4)
# Loading work.LDTU_CUTMR(fast)
# Loading work.CRC_calc(fast)
# Loading work.SumValue(fast)
# Loading work.fanout(fast__5)
# Loading work.LDTU_oFIFO_topTMR(fast)
# Loading work.Hamm_TRX(fast)
# Loading work.LDTU_oFIFOTMR(fast)
# Loading work.majorityVoter(fast__4)
# Loading work.majorityVoter(fast__5)
# Loading work.Hamm_RX(fast)
# Loading work.fanout(fast__6)
# Loading work.LDTU_DATA32_ATU_DTUTMR(fast)
# Loading work.LDTUv1b_serTMR(fast)
# Loading work.AdcTestUnitTMR(fast)
# Loading work.majorityVoter(fast__6)
# Loading work.SyncUnit_v2TMR(fast)
# Loading work.deglitch(fast)
# Loading work.HammingDecoder4TMR(fast)
# Loading work.SU_mVoter(fast)
# Loading work.SU_mVoter(fast__1)
# Loading work.SU_mVoter(fast__2)
# Loading work.SU_fout(fast)
# Loading work.SU_fout(fast__1)
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'AdcOvf_in'. The port definition is at: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v(16).
#    Time: 0 ps  Iteration: 0  Instance: /tb_LDTU_presynth/toptoplevel_2 File: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v Line: 285
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'AdcSEU'. The port definition is at: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/10_TOP_Datapath_WithSynchUnit.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /tb_LDTU_presynth/toptoplevel_2 File: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v Line: 285
vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v
# QuestaSim-64 vlog 2019.4 Compiler 2019.10 Oct 15 2019
# Start time: 14:39:32 on Apr 01,2021
# vlog -reportprogress 300 -work work /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/AuxiliaryForSimulation_AUTOTMR/TB_LDTU_WithSynchUnit_2Modules.v 
# -- Compiling module tb_LDTU_presynth
# 
# Top level modules:
# 	tb_LDTU_presynth
# End time: 14:39:32 on Apr 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run 20 us
# FileReader: File found: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/data_input/Ene2000GeV_DT_120bx_g10.dat
# FileReader: File found: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/data_input/Ene2000GeV_DT_120bx_g01.dat
# FileReader: File found: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/data_input/Ene2000GeV_DT_120bx_g10.dat
# FileReader: File found: /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/data_input/Ene2000GeV_DT_120bx_g01.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTUoutputAUTOTMR_GSM00.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_outputAUTOTMR.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_ing01.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_ing10.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTUoutputAUTOTMR_GSM00_2.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_outputAUTOTMR_2.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_ing01_2.dat
# /export/elt159xl/disk0/users/soldi/LiTE-DTU_v2.0_2021_Simulations/pre-synth/sim_results/presynth_DTU_GSM_00_ing10_2.dat
# Orbit seen
