cocci_test_suite() {
	struct tango_chip {
		struct nand_chip nand_chip;
		void __iomem *base;
		u32 timing1;
		u32 timing2;
		u32 xfer_cfg;
		u32 pkt_0_cfg;
		u32 pkt_n_cfg;
		u32 bb_cfg;
	} cocci_id/* drivers/mtd/nand/raw/tango_nand.c 94 */;
	struct tango_nfc cocci_id/* drivers/mtd/nand/raw/tango_nand.c 92 */;
	struct tango_nfc {
		struct nand_controller hw;
		void __iomem *reg_base;
		void __iomem *mem_base;
		void __iomem *pbus_base;
		struct tango_chip *chips[MAX_CS];
		struct dma_chan *chan;
		int freq_kHz;
	} cocci_id/* drivers/mtd/nand/raw/tango_nand.c 82 */;
	struct platform_driver cocci_id/* drivers/mtd/nand/raw/tango_nand.c 676 */;
	const struct of_device_id cocci_id/* drivers/mtd/nand/raw/tango_nand.c 670 */[];
	struct resource *cocci_id/* drivers/mtd/nand/raw/tango_nand.c 620 */;
	struct clk *cocci_id/* drivers/mtd/nand/raw/tango_nand.c 619 */;
	struct platform_device *cocci_id/* drivers/mtd/nand/raw/tango_nand.c 616 */;
	struct tango_nfc *cocci_id/* drivers/mtd/nand/raw/tango_nand.c 541 */;
	struct nand_ecc_ctrl *cocci_id/* drivers/mtd/nand/raw/tango_nand.c 540 */;
	struct tango_chip *cocci_id/* drivers/mtd/nand/raw/tango_nand.c 539 */;
	u32 cocci_id/* drivers/mtd/nand/raw/tango_nand.c 535 */;
	struct device_node *cocci_id/* drivers/mtd/nand/raw/tango_nand.c 533 */;
	struct device *cocci_id/* drivers/mtd/nand/raw/tango_nand.c 533 */;
	const struct nand_controller_ops cocci_id/* drivers/mtd/nand/raw/tango_nand.c 528 */;
	const struct nand_sdr_timings *cocci_id/* drivers/mtd/nand/raw/tango_nand.c 482 */;
	const struct nand_data_interface *cocci_id/* drivers/mtd/nand/raw/tango_nand.c 480 */;
	u64 cocci_id/* drivers/mtd/nand/raw/tango_nand.c 476 */;
	const struct mtd_ooblayout_ops cocci_id/* drivers/mtd/nand/raw/tango_nand.c 469 */;
	struct mtd_oob_region *cocci_id/* drivers/mtd/nand/raw/tango_nand.c 450 */;
	const u8 *cocci_id/* drivers/mtd/nand/raw/tango_nand.c 393 */;
	const u8 **cocci_id/* drivers/mtd/nand/raw/tango_nand.c 334 */;
	struct nand_chip *cocci_id/* drivers/mtd/nand/raw/tango_nand.c 321 */;
	u8 **cocci_id/* drivers/mtd/nand/raw/tango_nand.c 321 */;
	int *cocci_id/* drivers/mtd/nand/raw/tango_nand.c 321 */;
	int cocci_id/* drivers/mtd/nand/raw/tango_nand.c 321 */;
	void cocci_id/* drivers/mtd/nand/raw/tango_nand.c 321 */;
	struct completion cocci_id/* drivers/mtd/nand/raw/tango_nand.c 237 */;
	struct scatterlist cocci_id/* drivers/mtd/nand/raw/tango_nand.c 236 */;
	enum dma_transfer_direction cocci_id/* drivers/mtd/nand/raw/tango_nand.c 235 */;
	struct dma_async_tx_descriptor *cocci_id/* drivers/mtd/nand/raw/tango_nand.c 234 */;
	struct dma_chan *cocci_id/* drivers/mtd/nand/raw/tango_nand.c 233 */;
	void __iomem *cocci_id/* drivers/mtd/nand/raw/tango_nand.c 232 */;
	const void *cocci_id/* drivers/mtd/nand/raw/tango_nand.c 230 */;
	enum dma_data_direction cocci_id/* drivers/mtd/nand/raw/tango_nand.c 229 */;
	void *cocci_id/* drivers/mtd/nand/raw/tango_nand.c 224 */;
	const int cocci_id/* drivers/mtd/nand/raw/tango_nand.c 180 */;
	struct mtd_info *cocci_id/* drivers/mtd/nand/raw/tango_nand.c 177 */;
	u8 *cocci_id/* drivers/mtd/nand/raw/tango_nand.c 175 */;
	u8 cocci_id/* drivers/mtd/nand/raw/tango_nand.c 134 */;
	unsigned int cocci_id/* drivers/mtd/nand/raw/tango_nand.c 116 */;
	struct tango_chip cocci_id/* drivers/mtd/nand/raw/tango_nand.c 105 */;
}
