// Seed: 4220689220
module module_0 (
    output wor id_0,
    input tri1 id_1,
    output supply1 id_2
);
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input tri1 id_2,
    output tri0 id_3,
    output uwire id_4,
    output tri1 id_5,
    input tri id_6,
    input tri0 id_7,
    output tri0 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input wor id_11,
    input tri1 id_12,
    input supply1 id_13,
    output wand id_14
);
  assign id_3 = 1;
  xnor (id_14, id_2, id_10, id_0, id_11, id_16, id_13, id_12, id_6, id_7, id_9);
  assign id_5 = 1;
  wire id_16;
  module_0(
      id_14, id_10, id_14
  );
endmodule
