$date
	Sat Oct  1 14:54:31 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q1_tb $end
$var wire 8 ! y [7:0] $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module q1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 8 & y [7:0] $end
$scope module one $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % en $end
$var reg 4 ' y [3:0] $end
$upscope $end
$scope module two $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " en $end
$var reg 4 ( y [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b1 '
b1 &
1%
0$
0#
0"
b1 !
$end
#20
b10 !
b10 &
b10 '
1$
#40
b100 !
b100 &
b100 '
0$
1#
#60
b1000 !
b1000 &
b1000 '
1$
#80
b0 '
0%
b10000 !
b10000 &
b1 (
0$
0#
1"
#100
b100000 !
b100000 &
b10 (
1$
#120
b1000000 !
b1000000 &
b100 (
0$
1#
#140
b10000000 !
b10000000 &
b1000 (
1$
#160
