
SpaceCenter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c74  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000134  08004d34  08004d34  00014d34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e68  08004e68  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  08004e68  08004e68  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004e68  08004e68  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08004e68  08004e68  00014e68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08004e70  08004e70  00014e70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08004e78  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005ec  20000088  08004f00  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000674  08004f00  00020674  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024e73  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000058b2  00000000  00000000  00044f23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010c8  00000000  00000000  0004a7d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000016f0  00000000  00000000  0004b8a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ab2b  00000000  00000000  0004cf90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d610  00000000  00000000  00067abb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008fcd0  00000000  00000000  000850cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00114d9b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000037ac  00000000  00000000  00114df0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    0000d629  00000000  00000000  0011859c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000088 	.word	0x20000088
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004d1c 	.word	0x08004d1c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000008c 	.word	0x2000008c
 8000104:	08004d1c 	.word	0x08004d1c

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <_ZN8NeoPixelC1EtR17TIM_HandleTypeDefmR19__DMA_HandleTypeDef>:
// Peripheral usage
#include "NeoPixel.hpp"
#include <stdlib.h>

NeoPixel::NeoPixel(uint16_t n, TIM_HandleTypeDef &timHandle, uint32_t timChannel, DMA_HandleTypeDef &dmaHandle) 
 8000234:	b580      	push	{r7, lr}
 8000236:	b084      	sub	sp, #16
 8000238:	af00      	add	r7, sp, #0
 800023a:	60f8      	str	r0, [r7, #12]
 800023c:	607a      	str	r2, [r7, #4]
 800023e:	603b      	str	r3, [r7, #0]
 8000240:	200a      	movs	r0, #10
 8000242:	183b      	adds	r3, r7, r0
 8000244:	1c0a      	adds	r2, r1, #0
 8000246:	801a      	strh	r2, [r3, #0]
        : htim(timHandle), hdma(dmaHandle), timCh{timChannel} {
 8000248:	68fb      	ldr	r3, [r7, #12]
 800024a:	687a      	ldr	r2, [r7, #4]
 800024c:	63da      	str	r2, [r3, #60]	; 0x3c
 800024e:	68fb      	ldr	r3, [r7, #12]
 8000250:	69ba      	ldr	r2, [r7, #24]
 8000252:	641a      	str	r2, [r3, #64]	; 0x40
 8000254:	68fb      	ldr	r3, [r7, #12]
 8000256:	683a      	ldr	r2, [r7, #0]
 8000258:	645a      	str	r2, [r3, #68]	; 0x44
  updateLength(n);
 800025a:	183b      	adds	r3, r7, r0
 800025c:	881a      	ldrh	r2, [r3, #0]
 800025e:	68fb      	ldr	r3, [r7, #12]
 8000260:	0011      	movs	r1, r2
 8000262:	0018      	movs	r0, r3
 8000264:	f000 f812 	bl	800028c <_ZN8NeoPixel12updateLengthEt>
  dmaRunning = false;
 8000268:	68fb      	ldr	r3, [r7, #12]
 800026a:	2248      	movs	r2, #72	; 0x48
 800026c:	2100      	movs	r1, #0
 800026e:	5499      	strb	r1, [r3, r2]
}
 8000270:	68fb      	ldr	r3, [r7, #12]
 8000272:	0018      	movs	r0, r3
 8000274:	46bd      	mov	sp, r7
 8000276:	b004      	add	sp, #16
 8000278:	bd80      	pop	{r7, pc}

0800027a <_ZN8NeoPixelD1Ev>:

NeoPixel::~NeoPixel() {
 800027a:	b580      	push	{r7, lr}
 800027c:	b082      	sub	sp, #8
 800027e:	af00      	add	r7, sp, #0
 8000280:	6078      	str	r0, [r7, #4]
}
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	0018      	movs	r0, r3
 8000286:	46bd      	mov	sp, r7
 8000288:	b002      	add	sp, #8
 800028a:	bd80      	pop	{r7, pc}

0800028c <_ZN8NeoPixel12updateLengthEt>:

void NeoPixel::updateLength(uint16_t n) {
 800028c:	b580      	push	{r7, lr}
 800028e:	b082      	sub	sp, #8
 8000290:	af00      	add	r7, sp, #0
 8000292:	6078      	str	r0, [r7, #4]
 8000294:	000a      	movs	r2, r1
 8000296:	1cbb      	adds	r3, r7, #2
 8000298:	801a      	strh	r2, [r3, #0]

  // Allocate new data -- note: ALL PIXELS ARE CLEARED
  numBytes = n * 3;
 800029a:	1cbb      	adds	r3, r7, #2
 800029c:	881b      	ldrh	r3, [r3, #0]
 800029e:	1c1a      	adds	r2, r3, #0
 80002a0:	1892      	adds	r2, r2, r2
 80002a2:	18d3      	adds	r3, r2, r3
 80002a4:	b29a      	uxth	r2, r3
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	805a      	strh	r2, [r3, #2]
  pixels = (uint8_t *)malloc(numBytes);
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	885b      	ldrh	r3, [r3, #2]
 80002ae:	0018      	movs	r0, r3
 80002b0:	f004 fc02 	bl	8004ab8 <malloc>
 80002b4:	0003      	movs	r3, r0
 80002b6:	001a      	movs	r2, r3
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	605a      	str	r2, [r3, #4]
  numLEDs = n;
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	1cba      	adds	r2, r7, #2
 80002c0:	8812      	ldrh	r2, [r2, #0]
 80002c2:	801a      	strh	r2, [r3, #0]
}
 80002c4:	46c0      	nop			; (mov r8, r8)
 80002c6:	46bd      	mov	sp, r7
 80002c8:	b002      	add	sp, #8
 80002ca:	bd80      	pop	{r7, pc}

080002cc <_ZN8NeoPixel13setPixelColorEthhh>:

void NeoPixel::setPixelColor(uint16_t n, uint8_t r, uint8_t g, uint8_t b) {
 80002cc:	b590      	push	{r4, r7, lr}
 80002ce:	b083      	sub	sp, #12
 80002d0:	af00      	add	r7, sp, #0
 80002d2:	6078      	str	r0, [r7, #4]
 80002d4:	000c      	movs	r4, r1
 80002d6:	0010      	movs	r0, r2
 80002d8:	0019      	movs	r1, r3
 80002da:	1cbb      	adds	r3, r7, #2
 80002dc:	1c22      	adds	r2, r4, #0
 80002de:	801a      	strh	r2, [r3, #0]
 80002e0:	1c7b      	adds	r3, r7, #1
 80002e2:	1c02      	adds	r2, r0, #0
 80002e4:	701a      	strb	r2, [r3, #0]
 80002e6:	003b      	movs	r3, r7
 80002e8:	1c0a      	adds	r2, r1, #0
 80002ea:	701a      	strb	r2, [r3, #0]
  pixels[n * 3] = r;
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	6859      	ldr	r1, [r3, #4]
 80002f0:	1cbb      	adds	r3, r7, #2
 80002f2:	881a      	ldrh	r2, [r3, #0]
 80002f4:	0013      	movs	r3, r2
 80002f6:	005b      	lsls	r3, r3, #1
 80002f8:	189b      	adds	r3, r3, r2
 80002fa:	18cb      	adds	r3, r1, r3
 80002fc:	1c7a      	adds	r2, r7, #1
 80002fe:	7812      	ldrb	r2, [r2, #0]
 8000300:	701a      	strb	r2, [r3, #0]
  pixels[n * 3 + 1] = g;
 8000302:	687b      	ldr	r3, [r7, #4]
 8000304:	6859      	ldr	r1, [r3, #4]
 8000306:	1cbb      	adds	r3, r7, #2
 8000308:	881a      	ldrh	r2, [r3, #0]
 800030a:	0013      	movs	r3, r2
 800030c:	005b      	lsls	r3, r3, #1
 800030e:	189b      	adds	r3, r3, r2
 8000310:	3301      	adds	r3, #1
 8000312:	18cb      	adds	r3, r1, r3
 8000314:	003a      	movs	r2, r7
 8000316:	7812      	ldrb	r2, [r2, #0]
 8000318:	701a      	strb	r2, [r3, #0]
  pixels[n * 3 + 2] = b;
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	6859      	ldr	r1, [r3, #4]
 800031e:	1cbb      	adds	r3, r7, #2
 8000320:	881a      	ldrh	r2, [r3, #0]
 8000322:	0013      	movs	r3, r2
 8000324:	005b      	lsls	r3, r3, #1
 8000326:	189b      	adds	r3, r3, r2
 8000328:	3302      	adds	r3, #2
 800032a:	18ca      	adds	r2, r1, r3
 800032c:	2318      	movs	r3, #24
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	781b      	ldrb	r3, [r3, #0]
 8000332:	7013      	strb	r3, [r2, #0]
}
 8000334:	46c0      	nop			; (mov r8, r8)
 8000336:	46bd      	mov	sp, r7
 8000338:	b003      	add	sp, #12
 800033a:	bd90      	pop	{r4, r7, pc}

0800033c <_ZN8NeoPixel4showEv>:

void NeoPixel::show(void) {
 800033c:	b580      	push	{r7, lr}
 800033e:	b084      	sub	sp, #16
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]

  wr_buf_p = 0;
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	2200      	movs	r2, #0
 8000348:	639a      	str	r2, [r3, #56]	; 0x38
  dmaRunning = true;
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	2248      	movs	r2, #72	; 0x48
 800034e:	2101      	movs	r1, #1
 8000350:	5499      	strb	r1, [r3, r2]

  // This block should never get run as long as you don't try to run 
  // the show method before the last transaction finished
  if(wr_buf_p != 0 || hdma.State != HAL_DMA_STATE_READY) {
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000356:	2b00      	cmp	r3, #0
 8000358:	d106      	bne.n	8000368 <_ZN8NeoPixel4showEv+0x2c>
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800035e:	2225      	movs	r2, #37	; 0x25
 8000360:	5c9b      	ldrb	r3, [r3, r2]
 8000362:	b2db      	uxtb	r3, r3
 8000364:	2b01      	cmp	r3, #1
 8000366:	d001      	beq.n	800036c <_ZN8NeoPixel4showEv+0x30>
 8000368:	2301      	movs	r3, #1
 800036a:	e000      	b.n	800036e <_ZN8NeoPixel4showEv+0x32>
 800036c:	2300      	movs	r3, #0
 800036e:	2b00      	cmp	r3, #0
 8000370:	d024      	beq.n	80003bc <_ZN8NeoPixel4showEv+0x80>
    // Ongoing transfer, cancel!
    for(uint8_t i = 0; i < WR_BUF_LEN; ++i) wr_buf[i] = 0;
 8000372:	230f      	movs	r3, #15
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	2200      	movs	r2, #0
 8000378:	701a      	strb	r2, [r3, #0]
 800037a:	210f      	movs	r1, #15
 800037c:	187b      	adds	r3, r7, r1
 800037e:	781b      	ldrb	r3, [r3, #0]
 8000380:	2b2f      	cmp	r3, #47	; 0x2f
 8000382:	d80b      	bhi.n	800039c <_ZN8NeoPixel4showEv+0x60>
 8000384:	187b      	adds	r3, r7, r1
 8000386:	781b      	ldrb	r3, [r3, #0]
 8000388:	687a      	ldr	r2, [r7, #4]
 800038a:	18d3      	adds	r3, r2, r3
 800038c:	2200      	movs	r2, #0
 800038e:	721a      	strb	r2, [r3, #8]
 8000390:	187b      	adds	r3, r7, r1
 8000392:	187a      	adds	r2, r7, r1
 8000394:	7812      	ldrb	r2, [r2, #0]
 8000396:	3201      	adds	r2, #1
 8000398:	701a      	strb	r2, [r3, #0]
 800039a:	e7ee      	b.n	800037a <_ZN8NeoPixel4showEv+0x3e>
    wr_buf_p = 0;
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	2200      	movs	r2, #0
 80003a0:	639a      	str	r2, [r3, #56]	; 0x38
    HAL_TIM_PWM_Stop_DMA(&htim, timCh);
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80003aa:	0019      	movs	r1, r3
 80003ac:	0010      	movs	r0, r2
 80003ae:	f002 ff2f 	bl	8003210 <HAL_TIM_PWM_Stop_DMA>
    dmaRunning = false;
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	2248      	movs	r2, #72	; 0x48
 80003b6:	2100      	movs	r1, #0
 80003b8:	5499      	strb	r1, [r3, r2]
    return;
 80003ba:	e093      	b.n	80004e4 <_ZN8NeoPixel4showEv+0x1a8>
  }

  // Ooh boi the first data buffer half (and the second!)
  for(uint_fast8_t i = 0; i < 8; ++i) {
 80003bc:	2300      	movs	r3, #0
 80003be:	60bb      	str	r3, [r7, #8]
 80003c0:	68bb      	ldr	r3, [r7, #8]
 80003c2:	2b07      	cmp	r3, #7
 80003c4:	d900      	bls.n	80003c8 <_ZN8NeoPixel4showEv+0x8c>
 80003c6:	e080      	b.n	80004ca <_ZN8NeoPixel4showEv+0x18e>
    wr_buf[i     ] = PWM_LO << (((pixels[0] << i) & 0x80) > 0);
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	685b      	ldr	r3, [r3, #4]
 80003cc:	781b      	ldrb	r3, [r3, #0]
 80003ce:	001a      	movs	r2, r3
 80003d0:	68bb      	ldr	r3, [r7, #8]
 80003d2:	409a      	lsls	r2, r3
 80003d4:	0013      	movs	r3, r2
 80003d6:	2280      	movs	r2, #128	; 0x80
 80003d8:	4013      	ands	r3, r2
 80003da:	2b00      	cmp	r3, #0
 80003dc:	dd01      	ble.n	80003e2 <_ZN8NeoPixel4showEv+0xa6>
 80003de:	2114      	movs	r1, #20
 80003e0:	e000      	b.n	80003e4 <_ZN8NeoPixel4showEv+0xa8>
 80003e2:	210a      	movs	r1, #10
 80003e4:	687a      	ldr	r2, [r7, #4]
 80003e6:	68bb      	ldr	r3, [r7, #8]
 80003e8:	18d3      	adds	r3, r2, r3
 80003ea:	3308      	adds	r3, #8
 80003ec:	1c0a      	adds	r2, r1, #0
 80003ee:	701a      	strb	r2, [r3, #0]
    wr_buf[i +  8] = PWM_LO << (((pixels[1] << i) & 0x80) > 0);
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	685b      	ldr	r3, [r3, #4]
 80003f4:	3301      	adds	r3, #1
 80003f6:	781b      	ldrb	r3, [r3, #0]
 80003f8:	001a      	movs	r2, r3
 80003fa:	68bb      	ldr	r3, [r7, #8]
 80003fc:	409a      	lsls	r2, r3
 80003fe:	0013      	movs	r3, r2
 8000400:	2280      	movs	r2, #128	; 0x80
 8000402:	4013      	ands	r3, r2
 8000404:	2b00      	cmp	r3, #0
 8000406:	dd01      	ble.n	800040c <_ZN8NeoPixel4showEv+0xd0>
 8000408:	2114      	movs	r1, #20
 800040a:	e000      	b.n	800040e <_ZN8NeoPixel4showEv+0xd2>
 800040c:	210a      	movs	r1, #10
 800040e:	68bb      	ldr	r3, [r7, #8]
 8000410:	3308      	adds	r3, #8
 8000412:	687a      	ldr	r2, [r7, #4]
 8000414:	18d3      	adds	r3, r2, r3
 8000416:	1c0a      	adds	r2, r1, #0
 8000418:	721a      	strb	r2, [r3, #8]
    wr_buf[i + 16] = PWM_LO << (((pixels[2] << i) & 0x80) > 0);
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	685b      	ldr	r3, [r3, #4]
 800041e:	3302      	adds	r3, #2
 8000420:	781b      	ldrb	r3, [r3, #0]
 8000422:	001a      	movs	r2, r3
 8000424:	68bb      	ldr	r3, [r7, #8]
 8000426:	409a      	lsls	r2, r3
 8000428:	0013      	movs	r3, r2
 800042a:	2280      	movs	r2, #128	; 0x80
 800042c:	4013      	ands	r3, r2
 800042e:	2b00      	cmp	r3, #0
 8000430:	dd01      	ble.n	8000436 <_ZN8NeoPixel4showEv+0xfa>
 8000432:	2114      	movs	r1, #20
 8000434:	e000      	b.n	8000438 <_ZN8NeoPixel4showEv+0xfc>
 8000436:	210a      	movs	r1, #10
 8000438:	68bb      	ldr	r3, [r7, #8]
 800043a:	3310      	adds	r3, #16
 800043c:	687a      	ldr	r2, [r7, #4]
 800043e:	18d3      	adds	r3, r2, r3
 8000440:	1c0a      	adds	r2, r1, #0
 8000442:	721a      	strb	r2, [r3, #8]
    wr_buf[i + 24] = PWM_LO << (((pixels[3] << i) & 0x80) > 0);
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	685b      	ldr	r3, [r3, #4]
 8000448:	3303      	adds	r3, #3
 800044a:	781b      	ldrb	r3, [r3, #0]
 800044c:	001a      	movs	r2, r3
 800044e:	68bb      	ldr	r3, [r7, #8]
 8000450:	409a      	lsls	r2, r3
 8000452:	0013      	movs	r3, r2
 8000454:	2280      	movs	r2, #128	; 0x80
 8000456:	4013      	ands	r3, r2
 8000458:	2b00      	cmp	r3, #0
 800045a:	dd01      	ble.n	8000460 <_ZN8NeoPixel4showEv+0x124>
 800045c:	2114      	movs	r1, #20
 800045e:	e000      	b.n	8000462 <_ZN8NeoPixel4showEv+0x126>
 8000460:	210a      	movs	r1, #10
 8000462:	68bb      	ldr	r3, [r7, #8]
 8000464:	3318      	adds	r3, #24
 8000466:	687a      	ldr	r2, [r7, #4]
 8000468:	18d3      	adds	r3, r2, r3
 800046a:	1c0a      	adds	r2, r1, #0
 800046c:	721a      	strb	r2, [r3, #8]
    wr_buf[i + 32] = PWM_LO << (((pixels[4] << i) & 0x80) > 0);
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	685b      	ldr	r3, [r3, #4]
 8000472:	3304      	adds	r3, #4
 8000474:	781b      	ldrb	r3, [r3, #0]
 8000476:	001a      	movs	r2, r3
 8000478:	68bb      	ldr	r3, [r7, #8]
 800047a:	409a      	lsls	r2, r3
 800047c:	0013      	movs	r3, r2
 800047e:	2280      	movs	r2, #128	; 0x80
 8000480:	4013      	ands	r3, r2
 8000482:	2b00      	cmp	r3, #0
 8000484:	dd01      	ble.n	800048a <_ZN8NeoPixel4showEv+0x14e>
 8000486:	2114      	movs	r1, #20
 8000488:	e000      	b.n	800048c <_ZN8NeoPixel4showEv+0x150>
 800048a:	210a      	movs	r1, #10
 800048c:	68bb      	ldr	r3, [r7, #8]
 800048e:	3320      	adds	r3, #32
 8000490:	687a      	ldr	r2, [r7, #4]
 8000492:	18d3      	adds	r3, r2, r3
 8000494:	1c0a      	adds	r2, r1, #0
 8000496:	721a      	strb	r2, [r3, #8]
    wr_buf[i + 40] = PWM_LO << (((pixels[5] << i) & 0x80) > 0);
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	685b      	ldr	r3, [r3, #4]
 800049c:	3305      	adds	r3, #5
 800049e:	781b      	ldrb	r3, [r3, #0]
 80004a0:	001a      	movs	r2, r3
 80004a2:	68bb      	ldr	r3, [r7, #8]
 80004a4:	409a      	lsls	r2, r3
 80004a6:	0013      	movs	r3, r2
 80004a8:	2280      	movs	r2, #128	; 0x80
 80004aa:	4013      	ands	r3, r2
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	dd01      	ble.n	80004b4 <_ZN8NeoPixel4showEv+0x178>
 80004b0:	2114      	movs	r1, #20
 80004b2:	e000      	b.n	80004b6 <_ZN8NeoPixel4showEv+0x17a>
 80004b4:	210a      	movs	r1, #10
 80004b6:	68bb      	ldr	r3, [r7, #8]
 80004b8:	3328      	adds	r3, #40	; 0x28
 80004ba:	687a      	ldr	r2, [r7, #4]
 80004bc:	18d3      	adds	r3, r2, r3
 80004be:	1c0a      	adds	r2, r1, #0
 80004c0:	721a      	strb	r2, [r3, #8]
  for(uint_fast8_t i = 0; i < 8; ++i) {
 80004c2:	68bb      	ldr	r3, [r7, #8]
 80004c4:	3301      	adds	r3, #1
 80004c6:	60bb      	str	r3, [r7, #8]
 80004c8:	e77a      	b.n	80003c0 <_ZN8NeoPixel4showEv+0x84>
  }

  HAL_TIM_PWM_Start_DMA(&htim, timCh, (uint32_t *)wr_buf, WR_BUF_LEN);
 80004ca:	687b      	ldr	r3, [r7, #4]
 80004cc:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	3308      	adds	r3, #8
 80004d6:	001a      	movs	r2, r3
 80004d8:	2330      	movs	r3, #48	; 0x30
 80004da:	f002 fe95 	bl	8003208 <HAL_TIM_PWM_Start_DMA>
  wr_buf_p = 2;
 80004de:	687b      	ldr	r3, [r7, #4]
 80004e0:	2202      	movs	r2, #2
 80004e2:	639a      	str	r2, [r3, #56]	; 0x38
}
 80004e4:	46bd      	mov	sp, r7
 80004e6:	b004      	add	sp, #16
 80004e8:	bd80      	pop	{r7, pc}

080004ea <_ZN8NeoPixel18updatePixelHalfDMAEv>:

// Halfway through DMA wr_buf write, load up next 3 bytes in first half of wr_buf
void NeoPixel::updatePixelHalfDMA() {
 80004ea:	b580      	push	{r7, lr}
 80004ec:	b084      	sub	sp, #16
 80004ee:	af00      	add	r7, sp, #0
 80004f0:	6078      	str	r0, [r7, #4]
  // Make sure callback is not from a different NeoPixel by checking dmaRunning
  if (dmaRunning) {
 80004f2:	687b      	ldr	r3, [r7, #4]
 80004f4:	2248      	movs	r2, #72	; 0x48
 80004f6:	5c9b      	ldrb	r3, [r3, r2]
 80004f8:	2b00      	cmp	r3, #0
 80004fa:	d100      	bne.n	80004fe <_ZN8NeoPixel18updatePixelHalfDMAEv+0x14>
 80004fc:	e093      	b.n	8000626 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x13c>
    // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
    if(wr_buf_p < numLEDs) {
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000502:	687a      	ldr	r2, [r7, #4]
 8000504:	8812      	ldrh	r2, [r2, #0]
 8000506:	4293      	cmp	r3, r2
 8000508:	d25e      	bcs.n	80005c8 <_ZN8NeoPixel18updatePixelHalfDMAEv+0xde>
      // We're in. Fill the even buffer
      for(uint_fast8_t i = 0; i < 8; ++i) {
 800050a:	2300      	movs	r3, #0
 800050c:	60fb      	str	r3, [r7, #12]
 800050e:	68fb      	ldr	r3, [r7, #12]
 8000510:	2b07      	cmp	r3, #7
 8000512:	d853      	bhi.n	80005bc <_ZN8NeoPixel18updatePixelHalfDMAEv+0xd2>
        wr_buf[i     ] = PWM_LO << (((pixels[3 * wr_buf_p    ] << i) & 0x80) > 0);
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	6859      	ldr	r1, [r3, #4]
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800051c:	0013      	movs	r3, r2
 800051e:	005b      	lsls	r3, r3, #1
 8000520:	189b      	adds	r3, r3, r2
 8000522:	18cb      	adds	r3, r1, r3
 8000524:	781b      	ldrb	r3, [r3, #0]
 8000526:	001a      	movs	r2, r3
 8000528:	68fb      	ldr	r3, [r7, #12]
 800052a:	409a      	lsls	r2, r3
 800052c:	0013      	movs	r3, r2
 800052e:	2280      	movs	r2, #128	; 0x80
 8000530:	4013      	ands	r3, r2
 8000532:	2b00      	cmp	r3, #0
 8000534:	dd01      	ble.n	800053a <_ZN8NeoPixel18updatePixelHalfDMAEv+0x50>
 8000536:	2114      	movs	r1, #20
 8000538:	e000      	b.n	800053c <_ZN8NeoPixel18updatePixelHalfDMAEv+0x52>
 800053a:	210a      	movs	r1, #10
 800053c:	687a      	ldr	r2, [r7, #4]
 800053e:	68fb      	ldr	r3, [r7, #12]
 8000540:	18d3      	adds	r3, r2, r3
 8000542:	3308      	adds	r3, #8
 8000544:	1c0a      	adds	r2, r1, #0
 8000546:	701a      	strb	r2, [r3, #0]
        wr_buf[i +  8] = PWM_LO << (((pixels[3 * wr_buf_p + 1] << i) & 0x80) > 0);
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	6859      	ldr	r1, [r3, #4]
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000550:	0013      	movs	r3, r2
 8000552:	005b      	lsls	r3, r3, #1
 8000554:	189b      	adds	r3, r3, r2
 8000556:	3301      	adds	r3, #1
 8000558:	18cb      	adds	r3, r1, r3
 800055a:	781b      	ldrb	r3, [r3, #0]
 800055c:	001a      	movs	r2, r3
 800055e:	68fb      	ldr	r3, [r7, #12]
 8000560:	409a      	lsls	r2, r3
 8000562:	0013      	movs	r3, r2
 8000564:	2280      	movs	r2, #128	; 0x80
 8000566:	4013      	ands	r3, r2
 8000568:	2b00      	cmp	r3, #0
 800056a:	dd01      	ble.n	8000570 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x86>
 800056c:	2114      	movs	r1, #20
 800056e:	e000      	b.n	8000572 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x88>
 8000570:	210a      	movs	r1, #10
 8000572:	68fb      	ldr	r3, [r7, #12]
 8000574:	3308      	adds	r3, #8
 8000576:	687a      	ldr	r2, [r7, #4]
 8000578:	18d3      	adds	r3, r2, r3
 800057a:	1c0a      	adds	r2, r1, #0
 800057c:	721a      	strb	r2, [r3, #8]
        wr_buf[i + 16] = PWM_LO << (((pixels[3 * wr_buf_p + 2] << i) & 0x80) > 0);
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	6859      	ldr	r1, [r3, #4]
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000586:	0013      	movs	r3, r2
 8000588:	005b      	lsls	r3, r3, #1
 800058a:	189b      	adds	r3, r3, r2
 800058c:	3302      	adds	r3, #2
 800058e:	18cb      	adds	r3, r1, r3
 8000590:	781b      	ldrb	r3, [r3, #0]
 8000592:	001a      	movs	r2, r3
 8000594:	68fb      	ldr	r3, [r7, #12]
 8000596:	409a      	lsls	r2, r3
 8000598:	0013      	movs	r3, r2
 800059a:	2280      	movs	r2, #128	; 0x80
 800059c:	4013      	ands	r3, r2
 800059e:	2b00      	cmp	r3, #0
 80005a0:	dd01      	ble.n	80005a6 <_ZN8NeoPixel18updatePixelHalfDMAEv+0xbc>
 80005a2:	2114      	movs	r1, #20
 80005a4:	e000      	b.n	80005a8 <_ZN8NeoPixel18updatePixelHalfDMAEv+0xbe>
 80005a6:	210a      	movs	r1, #10
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	3310      	adds	r3, #16
 80005ac:	687a      	ldr	r2, [r7, #4]
 80005ae:	18d3      	adds	r3, r2, r3
 80005b0:	1c0a      	adds	r2, r1, #0
 80005b2:	721a      	strb	r2, [r3, #8]
      for(uint_fast8_t i = 0; i < 8; ++i) {
 80005b4:	68fb      	ldr	r3, [r7, #12]
 80005b6:	3301      	adds	r3, #1
 80005b8:	60fb      	str	r3, [r7, #12]
 80005ba:	e7a8      	b.n	800050e <_ZN8NeoPixel18updatePixelHalfDMAEv+0x24>
      }
      wr_buf_p++;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80005c0:	1c5a      	adds	r2, r3, #1
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	639a      	str	r2, [r3, #56]	; 0x38
    } else {
      HAL_TIM_PWM_Stop_DMA(&htim, timCh);
      dmaRunning = false;
    }
  }
  return;
 80005c6:	e02e      	b.n	8000626 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x13c>
    } else if (wr_buf_p < numLEDs + 2) {
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80005cc:	687a      	ldr	r2, [r7, #4]
 80005ce:	8812      	ldrh	r2, [r2, #0]
 80005d0:	3202      	adds	r2, #2
 80005d2:	4293      	cmp	r3, r2
 80005d4:	d21a      	bcs.n	800060c <_ZN8NeoPixel18updatePixelHalfDMAEv+0x122>
      for(uint8_t i = 0; i < WR_BUF_LEN / 2; ++i) wr_buf[i] = 0;
 80005d6:	230b      	movs	r3, #11
 80005d8:	18fb      	adds	r3, r7, r3
 80005da:	2200      	movs	r2, #0
 80005dc:	701a      	strb	r2, [r3, #0]
 80005de:	210b      	movs	r1, #11
 80005e0:	187b      	adds	r3, r7, r1
 80005e2:	781b      	ldrb	r3, [r3, #0]
 80005e4:	2b17      	cmp	r3, #23
 80005e6:	d80b      	bhi.n	8000600 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x116>
 80005e8:	187b      	adds	r3, r7, r1
 80005ea:	781b      	ldrb	r3, [r3, #0]
 80005ec:	687a      	ldr	r2, [r7, #4]
 80005ee:	18d3      	adds	r3, r2, r3
 80005f0:	2200      	movs	r2, #0
 80005f2:	721a      	strb	r2, [r3, #8]
 80005f4:	187b      	adds	r3, r7, r1
 80005f6:	187a      	adds	r2, r7, r1
 80005f8:	7812      	ldrb	r2, [r2, #0]
 80005fa:	3201      	adds	r2, #1
 80005fc:	701a      	strb	r2, [r3, #0]
 80005fe:	e7ee      	b.n	80005de <_ZN8NeoPixel18updatePixelHalfDMAEv+0xf4>
      wr_buf_p++;
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000604:	1c5a      	adds	r2, r3, #1
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	639a      	str	r2, [r3, #56]	; 0x38
  return;
 800060a:	e00c      	b.n	8000626 <_ZN8NeoPixel18updatePixelHalfDMAEv+0x13c>
      HAL_TIM_PWM_Stop_DMA(&htim, timCh);
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000614:	0019      	movs	r1, r3
 8000616:	0010      	movs	r0, r2
 8000618:	f002 fdfa 	bl	8003210 <HAL_TIM_PWM_Stop_DMA>
      dmaRunning = false;
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	2248      	movs	r2, #72	; 0x48
 8000620:	2100      	movs	r1, #0
 8000622:	5499      	strb	r1, [r3, r2]
  return;
 8000624:	46c0      	nop			; (mov r8, r8)
 8000626:	46c0      	nop			; (mov r8, r8)
}
 8000628:	46bd      	mov	sp, r7
 800062a:	b004      	add	sp, #16
 800062c:	bd80      	pop	{r7, pc}

0800062e <_ZN8NeoPixel14updatePixelDMAEv>:

// End of wr_buf write, load up next 3 bytes in second half of wr_buf
void NeoPixel::updatePixelDMA() {
 800062e:	b580      	push	{r7, lr}
 8000630:	b084      	sub	sp, #16
 8000632:	af00      	add	r7, sp, #0
 8000634:	6078      	str	r0, [r7, #4]
  // Make sure callback is not from a different NeoPixel by checking dmaRunning
  if (dmaRunning) {
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	2248      	movs	r2, #72	; 0x48
 800063a:	5c9b      	ldrb	r3, [r3, r2]
 800063c:	2b00      	cmp	r3, #0
 800063e:	d100      	bne.n	8000642 <_ZN8NeoPixel14updatePixelDMAEv+0x14>
 8000640:	e096      	b.n	8000770 <_ZN8NeoPixel14updatePixelDMAEv+0x142>
    // DMA buffer set from LED(wr_buf_p) to LED(wr_buf_p + 1)
    if(wr_buf_p < numLEDs) {
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000646:	687a      	ldr	r2, [r7, #4]
 8000648:	8812      	ldrh	r2, [r2, #0]
 800064a:	4293      	cmp	r3, r2
 800064c:	d25e      	bcs.n	800070c <_ZN8NeoPixel14updatePixelDMAEv+0xde>
      // We're in. Fill the even buffer
      for(uint_fast8_t i = 0; i < 8; ++i) {
 800064e:	2300      	movs	r3, #0
 8000650:	60fb      	str	r3, [r7, #12]
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	2b07      	cmp	r3, #7
 8000656:	d853      	bhi.n	8000700 <_ZN8NeoPixel14updatePixelDMAEv+0xd2>
        wr_buf[i + 24] = PWM_LO << (((pixels[3 * wr_buf_p    ] << i) & 0x80) > 0);
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	6859      	ldr	r1, [r3, #4]
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000660:	0013      	movs	r3, r2
 8000662:	005b      	lsls	r3, r3, #1
 8000664:	189b      	adds	r3, r3, r2
 8000666:	18cb      	adds	r3, r1, r3
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	001a      	movs	r2, r3
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	409a      	lsls	r2, r3
 8000670:	0013      	movs	r3, r2
 8000672:	2280      	movs	r2, #128	; 0x80
 8000674:	4013      	ands	r3, r2
 8000676:	2b00      	cmp	r3, #0
 8000678:	dd01      	ble.n	800067e <_ZN8NeoPixel14updatePixelDMAEv+0x50>
 800067a:	2114      	movs	r1, #20
 800067c:	e000      	b.n	8000680 <_ZN8NeoPixel14updatePixelDMAEv+0x52>
 800067e:	210a      	movs	r1, #10
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	3318      	adds	r3, #24
 8000684:	687a      	ldr	r2, [r7, #4]
 8000686:	18d3      	adds	r3, r2, r3
 8000688:	1c0a      	adds	r2, r1, #0
 800068a:	721a      	strb	r2, [r3, #8]
        wr_buf[i + 32] = PWM_LO << (((pixels[3 * wr_buf_p + 1] << i) & 0x80) > 0);
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	6859      	ldr	r1, [r3, #4]
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000694:	0013      	movs	r3, r2
 8000696:	005b      	lsls	r3, r3, #1
 8000698:	189b      	adds	r3, r3, r2
 800069a:	3301      	adds	r3, #1
 800069c:	18cb      	adds	r3, r1, r3
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	001a      	movs	r2, r3
 80006a2:	68fb      	ldr	r3, [r7, #12]
 80006a4:	409a      	lsls	r2, r3
 80006a6:	0013      	movs	r3, r2
 80006a8:	2280      	movs	r2, #128	; 0x80
 80006aa:	4013      	ands	r3, r2
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	dd01      	ble.n	80006b4 <_ZN8NeoPixel14updatePixelDMAEv+0x86>
 80006b0:	2114      	movs	r1, #20
 80006b2:	e000      	b.n	80006b6 <_ZN8NeoPixel14updatePixelDMAEv+0x88>
 80006b4:	210a      	movs	r1, #10
 80006b6:	68fb      	ldr	r3, [r7, #12]
 80006b8:	3320      	adds	r3, #32
 80006ba:	687a      	ldr	r2, [r7, #4]
 80006bc:	18d3      	adds	r3, r2, r3
 80006be:	1c0a      	adds	r2, r1, #0
 80006c0:	721a      	strb	r2, [r3, #8]
        wr_buf[i + 40] = PWM_LO << (((pixels[3 * wr_buf_p + 2] << i) & 0x80) > 0);
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	6859      	ldr	r1, [r3, #4]
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80006ca:	0013      	movs	r3, r2
 80006cc:	005b      	lsls	r3, r3, #1
 80006ce:	189b      	adds	r3, r3, r2
 80006d0:	3302      	adds	r3, #2
 80006d2:	18cb      	adds	r3, r1, r3
 80006d4:	781b      	ldrb	r3, [r3, #0]
 80006d6:	001a      	movs	r2, r3
 80006d8:	68fb      	ldr	r3, [r7, #12]
 80006da:	409a      	lsls	r2, r3
 80006dc:	0013      	movs	r3, r2
 80006de:	2280      	movs	r2, #128	; 0x80
 80006e0:	4013      	ands	r3, r2
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	dd01      	ble.n	80006ea <_ZN8NeoPixel14updatePixelDMAEv+0xbc>
 80006e6:	2114      	movs	r1, #20
 80006e8:	e000      	b.n	80006ec <_ZN8NeoPixel14updatePixelDMAEv+0xbe>
 80006ea:	210a      	movs	r1, #10
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	3328      	adds	r3, #40	; 0x28
 80006f0:	687a      	ldr	r2, [r7, #4]
 80006f2:	18d3      	adds	r3, r2, r3
 80006f4:	1c0a      	adds	r2, r1, #0
 80006f6:	721a      	strb	r2, [r3, #8]
      for(uint_fast8_t i = 0; i < 8; ++i) {
 80006f8:	68fb      	ldr	r3, [r7, #12]
 80006fa:	3301      	adds	r3, #1
 80006fc:	60fb      	str	r3, [r7, #12]
 80006fe:	e7a8      	b.n	8000652 <_ZN8NeoPixel14updatePixelDMAEv+0x24>
      }
      wr_buf_p++;
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000704:	1c5a      	adds	r2, r3, #1
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	639a      	str	r2, [r3, #56]	; 0x38
      wr_buf_p = 0;
      HAL_TIM_PWM_Stop_DMA(&htim, timCh);
      dmaRunning = false;
    }
  }
  return;
 800070a:	e031      	b.n	8000770 <_ZN8NeoPixel14updatePixelDMAEv+0x142>
    } else if (wr_buf_p < numLEDs + 2) {
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000710:	687a      	ldr	r2, [r7, #4]
 8000712:	8812      	ldrh	r2, [r2, #0]
 8000714:	3202      	adds	r2, #2
 8000716:	4293      	cmp	r3, r2
 8000718:	d21a      	bcs.n	8000750 <_ZN8NeoPixel14updatePixelDMAEv+0x122>
      for(uint8_t i = WR_BUF_LEN / 2; i < WR_BUF_LEN; ++i) wr_buf[i] = 0;
 800071a:	230b      	movs	r3, #11
 800071c:	18fb      	adds	r3, r7, r3
 800071e:	2218      	movs	r2, #24
 8000720:	701a      	strb	r2, [r3, #0]
 8000722:	210b      	movs	r1, #11
 8000724:	187b      	adds	r3, r7, r1
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	2b2f      	cmp	r3, #47	; 0x2f
 800072a:	d80b      	bhi.n	8000744 <_ZN8NeoPixel14updatePixelDMAEv+0x116>
 800072c:	187b      	adds	r3, r7, r1
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	687a      	ldr	r2, [r7, #4]
 8000732:	18d3      	adds	r3, r2, r3
 8000734:	2200      	movs	r2, #0
 8000736:	721a      	strb	r2, [r3, #8]
 8000738:	187b      	adds	r3, r7, r1
 800073a:	187a      	adds	r2, r7, r1
 800073c:	7812      	ldrb	r2, [r2, #0]
 800073e:	3201      	adds	r2, #1
 8000740:	701a      	strb	r2, [r3, #0]
 8000742:	e7ee      	b.n	8000722 <_ZN8NeoPixel14updatePixelDMAEv+0xf4>
      wr_buf_p++;
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000748:	1c5a      	adds	r2, r3, #1
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	639a      	str	r2, [r3, #56]	; 0x38
  return;
 800074e:	e00f      	b.n	8000770 <_ZN8NeoPixel14updatePixelDMAEv+0x142>
      wr_buf_p = 0;
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	2200      	movs	r2, #0
 8000754:	639a      	str	r2, [r3, #56]	; 0x38
      HAL_TIM_PWM_Stop_DMA(&htim, timCh);
 8000756:	687b      	ldr	r3, [r7, #4]
 8000758:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800075e:	0019      	movs	r1, r3
 8000760:	0010      	movs	r0, r2
 8000762:	f002 fd55 	bl	8003210 <HAL_TIM_PWM_Stop_DMA>
      dmaRunning = false;
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	2248      	movs	r2, #72	; 0x48
 800076a:	2100      	movs	r1, #0
 800076c:	5499      	strb	r1, [r3, r2]
  return;
 800076e:	46c0      	nop			; (mov r8, r8)
 8000770:	46c0      	nop			; (mov r8, r8)
}
 8000772:	46bd      	mov	sp, r7
 8000774:	b004      	add	sp, #16
 8000776:	bd80      	pop	{r7, pc}

08000778 <_ZN15TouchBoardGroupC1EhhR17TIM_HandleTypeDefmR19__DMA_HandleTypeDef>:
#include "TouchBoardGroup.hpp"

TouchBoardGroup::TouchBoardGroup(uint8_t n, uint8_t touchKeyOffset, TIM_HandleTypeDef &timHandle, 
 8000778:	b5f0      	push	{r4, r5, r6, r7, lr}
 800077a:	b089      	sub	sp, #36	; 0x24
 800077c:	af02      	add	r7, sp, #8
 800077e:	60f8      	str	r0, [r7, #12]
 8000780:	0008      	movs	r0, r1
 8000782:	0011      	movs	r1, r2
 8000784:	607b      	str	r3, [r7, #4]
 8000786:	250b      	movs	r5, #11
 8000788:	197b      	adds	r3, r7, r5
 800078a:	1c02      	adds	r2, r0, #0
 800078c:	701a      	strb	r2, [r3, #0]
 800078e:	230a      	movs	r3, #10
 8000790:	18fb      	adds	r3, r7, r3
 8000792:	1c0a      	adds	r2, r1, #0
 8000794:	701a      	strb	r2, [r3, #0]
                                  uint32_t timChannel, DMA_HandleTypeDef &dmaHandle) 
                : ledArray((uint16_t)(n*2), timHandle, timChannel, dmaHandle), touch_states(n) {
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	1d18      	adds	r0, r3, #4
 800079a:	197b      	adds	r3, r7, r5
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	b29b      	uxth	r3, r3
 80007a0:	18db      	adds	r3, r3, r3
 80007a2:	b299      	uxth	r1, r3
 80007a4:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 80007a6:	687a      	ldr	r2, [r7, #4]
 80007a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007aa:	9300      	str	r3, [sp, #0]
 80007ac:	0023      	movs	r3, r4
 80007ae:	f7ff fd41 	bl	8000234 <_ZN8NeoPixelC1EtR17TIM_HandleTypeDefmR19__DMA_HandleTypeDef>
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	001c      	movs	r4, r3
 80007b6:	3454      	adds	r4, #84	; 0x54
 80007b8:	002e      	movs	r6, r5
 80007ba:	197b      	adds	r3, r7, r5
 80007bc:	781d      	ldrb	r5, [r3, #0]
 80007be:	2314      	movs	r3, #20
 80007c0:	18fb      	adds	r3, r7, r3
 80007c2:	0018      	movs	r0, r3
 80007c4:	f000 f90d 	bl	80009e2 <_ZNSaI18TSL_StateId_enum_TEC1Ev>
 80007c8:	2314      	movs	r3, #20
 80007ca:	18fb      	adds	r3, r7, r3
 80007cc:	001a      	movs	r2, r3
 80007ce:	0029      	movs	r1, r5
 80007d0:	0020      	movs	r0, r4
 80007d2:	f000 f920 	bl	8000a16 <_ZNSt6vectorI18TSL_StateId_enum_TSaIS0_EEC1EjRKS1_>
 80007d6:	2314      	movs	r3, #20
 80007d8:	18fb      	adds	r3, r7, r3
 80007da:	0018      	movs	r0, r3
 80007dc:	f000 f90e 	bl	80009fc <_ZNSaI18TSL_StateId_enum_TED1Ev>
  numBoards = n;
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	19ba      	adds	r2, r7, r6
 80007e4:	7812      	ldrb	r2, [r2, #0]
 80007e6:	701a      	strb	r2, [r3, #0]
  myTouchKeyOffset = touchKeyOffset;
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	220a      	movs	r2, #10
 80007ec:	18ba      	adds	r2, r7, r2
 80007ee:	2150      	movs	r1, #80	; 0x50
 80007f0:	7812      	ldrb	r2, [r2, #0]
 80007f2:	545a      	strb	r2, [r3, r1]
  for (uint8_t ii = 0; ii < numBoards; ii++) {
 80007f4:	2317      	movs	r3, #23
 80007f6:	18fb      	adds	r3, r7, r3
 80007f8:	2200      	movs	r2, #0
 80007fa:	701a      	strb	r2, [r3, #0]
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	781b      	ldrb	r3, [r3, #0]
 8000800:	2117      	movs	r1, #23
 8000802:	187a      	adds	r2, r7, r1
 8000804:	7812      	ldrb	r2, [r2, #0]
 8000806:	429a      	cmp	r2, r3
 8000808:	d212      	bcs.n	8000830 <_ZN15TouchBoardGroupC1EhhR17TIM_HandleTypeDefmR19__DMA_HandleTypeDef+0xb8>
    touch_states[ii] = TSL_STATEID_RELEASE;
 800080a:	68fb      	ldr	r3, [r7, #12]
 800080c:	3354      	adds	r3, #84	; 0x54
 800080e:	001a      	movs	r2, r3
 8000810:	000c      	movs	r4, r1
 8000812:	187b      	adds	r3, r7, r1
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	0019      	movs	r1, r3
 8000818:	0010      	movs	r0, r2
 800081a:	f000 f935 	bl	8000a88 <_ZNSt6vectorI18TSL_StateId_enum_TSaIS0_EEixEj>
 800081e:	0003      	movs	r3, r0
 8000820:	2202      	movs	r2, #2
 8000822:	701a      	strb	r2, [r3, #0]
  for (uint8_t ii = 0; ii < numBoards; ii++) {
 8000824:	193b      	adds	r3, r7, r4
 8000826:	781a      	ldrb	r2, [r3, #0]
 8000828:	193b      	adds	r3, r7, r4
 800082a:	3201      	adds	r2, #1
 800082c:	701a      	strb	r2, [r3, #0]
 800082e:	e7e5      	b.n	80007fc <_ZN15TouchBoardGroupC1EhhR17TIM_HandleTypeDefmR19__DMA_HandleTypeDef+0x84>
  }
}
 8000830:	68fb      	ldr	r3, [r7, #12]
 8000832:	0018      	movs	r0, r3
 8000834:	46bd      	mov	sp, r7
 8000836:	b007      	add	sp, #28
 8000838:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800083a <_ZN15TouchBoardGroupD1Ev>:

TouchBoardGroup::~TouchBoardGroup() {
 800083a:	b580      	push	{r7, lr}
 800083c:	b082      	sub	sp, #8
 800083e:	af00      	add	r7, sp, #0
 8000840:	6078      	str	r0, [r7, #4]
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	3354      	adds	r3, #84	; 0x54
 8000846:	0018      	movs	r0, r3
 8000848:	f000 f903 	bl	8000a52 <_ZNSt6vectorI18TSL_StateId_enum_TSaIS0_EED1Ev>
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	3304      	adds	r3, #4
 8000850:	0018      	movs	r0, r3
 8000852:	f7ff fd12 	bl	800027a <_ZN8NeoPixelD1Ev>
}
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	0018      	movs	r0, r3
 800085a:	46bd      	mov	sp, r7
 800085c:	b002      	add	sp, #8
 800085e:	bd80      	pop	{r7, pc}

08000860 <_ZN15TouchBoardGroup16setAllPixelColorEhhh>:
  ledArray.setPixelColor(board_num*2, r, g, b);
  ledArray.setPixelColor(board_num*2+1, r, g, b);
  ledArray.show();
}

void TouchBoardGroup::setAllPixelColor(uint8_t r, uint8_t g, uint8_t b) {
 8000860:	b5b0      	push	{r4, r5, r7, lr}
 8000862:	b086      	sub	sp, #24
 8000864:	af02      	add	r7, sp, #8
 8000866:	6078      	str	r0, [r7, #4]
 8000868:	000c      	movs	r4, r1
 800086a:	0010      	movs	r0, r2
 800086c:	0019      	movs	r1, r3
 800086e:	1cfb      	adds	r3, r7, #3
 8000870:	1c22      	adds	r2, r4, #0
 8000872:	701a      	strb	r2, [r3, #0]
 8000874:	1cbb      	adds	r3, r7, #2
 8000876:	1c02      	adds	r2, r0, #0
 8000878:	701a      	strb	r2, [r3, #0]
 800087a:	1c7b      	adds	r3, r7, #1
 800087c:	1c0a      	adds	r2, r1, #0
 800087e:	701a      	strb	r2, [r3, #0]
  for (uint8_t i=0; i < numBoards; i++) {
 8000880:	230f      	movs	r3, #15
 8000882:	18fb      	adds	r3, r7, r3
 8000884:	2200      	movs	r2, #0
 8000886:	701a      	strb	r2, [r3, #0]
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	250f      	movs	r5, #15
 800088e:	197a      	adds	r2, r7, r5
 8000890:	7812      	ldrb	r2, [r2, #0]
 8000892:	429a      	cmp	r2, r3
 8000894:	d229      	bcs.n	80008ea <_ZN15TouchBoardGroup16setAllPixelColorEhhh+0x8a>
    ledArray.setPixelColor(i*2, r, g, b);
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	1d18      	adds	r0, r3, #4
 800089a:	197b      	adds	r3, r7, r5
 800089c:	781b      	ldrb	r3, [r3, #0]
 800089e:	b29b      	uxth	r3, r3
 80008a0:	18db      	adds	r3, r3, r3
 80008a2:	b299      	uxth	r1, r3
 80008a4:	1cbb      	adds	r3, r7, #2
 80008a6:	781c      	ldrb	r4, [r3, #0]
 80008a8:	1cfb      	adds	r3, r7, #3
 80008aa:	781a      	ldrb	r2, [r3, #0]
 80008ac:	1c7b      	adds	r3, r7, #1
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	9300      	str	r3, [sp, #0]
 80008b2:	0023      	movs	r3, r4
 80008b4:	f7ff fd0a 	bl	80002cc <_ZN8NeoPixel13setPixelColorEthhh>
    ledArray.setPixelColor(i*2+1, r, g, b);
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	1d18      	adds	r0, r3, #4
 80008bc:	197b      	adds	r3, r7, r5
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	b29b      	uxth	r3, r3
 80008c2:	18db      	adds	r3, r3, r3
 80008c4:	b29b      	uxth	r3, r3
 80008c6:	3301      	adds	r3, #1
 80008c8:	b299      	uxth	r1, r3
 80008ca:	1cbb      	adds	r3, r7, #2
 80008cc:	781c      	ldrb	r4, [r3, #0]
 80008ce:	1cfb      	adds	r3, r7, #3
 80008d0:	781a      	ldrb	r2, [r3, #0]
 80008d2:	1c7b      	adds	r3, r7, #1
 80008d4:	781b      	ldrb	r3, [r3, #0]
 80008d6:	9300      	str	r3, [sp, #0]
 80008d8:	0023      	movs	r3, r4
 80008da:	f7ff fcf7 	bl	80002cc <_ZN8NeoPixel13setPixelColorEthhh>
  for (uint8_t i=0; i < numBoards; i++) {
 80008de:	197b      	adds	r3, r7, r5
 80008e0:	781a      	ldrb	r2, [r3, #0]
 80008e2:	197b      	adds	r3, r7, r5
 80008e4:	3201      	adds	r2, #1
 80008e6:	701a      	strb	r2, [r3, #0]
 80008e8:	e7ce      	b.n	8000888 <_ZN15TouchBoardGroup16setAllPixelColorEhhh+0x28>
  }
  ledArray.show();
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	3304      	adds	r3, #4
 80008ee:	0018      	movs	r0, r3
 80008f0:	f7ff fd24 	bl	800033c <_ZN8NeoPixel4showEv>
}
 80008f4:	46c0      	nop			; (mov r8, r8)
 80008f6:	46bd      	mov	sp, r7
 80008f8:	b004      	add	sp, #16
 80008fa:	bdb0      	pop	{r4, r5, r7, pc}

080008fc <_ZN15TouchBoardGroup17updateTouchStatesEv>:

void TouchBoardGroup::updateTouchStates() {
 80008fc:	b5b0      	push	{r4, r5, r7, lr}
 80008fe:	b084      	sub	sp, #16
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  touchDetected = false;
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	2260      	movs	r2, #96	; 0x60
 8000908:	2100      	movs	r1, #0
 800090a:	5499      	strb	r1, [r3, r2]
  for (uint8_t ii = 0; ii<numBoards; ii++) {
 800090c:	230f      	movs	r3, #15
 800090e:	18fb      	adds	r3, r7, r3
 8000910:	2200      	movs	r2, #0
 8000912:	701a      	strb	r2, [r3, #0]
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	210f      	movs	r1, #15
 800091a:	187a      	adds	r2, r7, r1
 800091c:	7812      	ldrb	r2, [r2, #0]
 800091e:	429a      	cmp	r2, r3
 8000920:	d234      	bcs.n	800098c <_ZN15TouchBoardGroup17updateTouchStatesEv+0x90>
    if (MyTKeysB[myTouchKeyOffset+ii].p_Data->StateId == TSL_STATEID_DETECT) {
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	2250      	movs	r2, #80	; 0x50
 8000926:	5c9b      	ldrb	r3, [r3, r2]
 8000928:	001a      	movs	r2, r3
 800092a:	187b      	adds	r3, r7, r1
 800092c:	781b      	ldrb	r3, [r3, #0]
 800092e:	18d2      	adds	r2, r2, r3
 8000930:	4918      	ldr	r1, [pc, #96]	; (8000994 <_ZN15TouchBoardGroup17updateTouchStatesEv+0x98>)
 8000932:	0013      	movs	r3, r2
 8000934:	005b      	lsls	r3, r3, #1
 8000936:	189b      	adds	r3, r3, r2
 8000938:	009b      	lsls	r3, r3, #2
 800093a:	585b      	ldr	r3, [r3, r1]
 800093c:	781b      	ldrb	r3, [r3, #0]
 800093e:	2b0a      	cmp	r3, #10
 8000940:	d103      	bne.n	800094a <_ZN15TouchBoardGroup17updateTouchStatesEv+0x4e>
      touchDetected = true;
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	2260      	movs	r2, #96	; 0x60
 8000946:	2101      	movs	r1, #1
 8000948:	5499      	strb	r1, [r3, r2]
    }
    touch_states[ii] = MyTKeysB[myTouchKeyOffset+ii].p_Data->StateId;
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	2250      	movs	r2, #80	; 0x50
 800094e:	5c9b      	ldrb	r3, [r3, r2]
 8000950:	001a      	movs	r2, r3
 8000952:	200f      	movs	r0, #15
 8000954:	183b      	adds	r3, r7, r0
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	18d2      	adds	r2, r2, r3
 800095a:	490e      	ldr	r1, [pc, #56]	; (8000994 <_ZN15TouchBoardGroup17updateTouchStatesEv+0x98>)
 800095c:	0013      	movs	r3, r2
 800095e:	005b      	lsls	r3, r3, #1
 8000960:	189b      	adds	r3, r3, r2
 8000962:	009b      	lsls	r3, r3, #2
 8000964:	585c      	ldr	r4, [r3, r1]
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	3354      	adds	r3, #84	; 0x54
 800096a:	001a      	movs	r2, r3
 800096c:	0005      	movs	r5, r0
 800096e:	183b      	adds	r3, r7, r0
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	0019      	movs	r1, r3
 8000974:	0010      	movs	r0, r2
 8000976:	f000 f887 	bl	8000a88 <_ZNSt6vectorI18TSL_StateId_enum_TSaIS0_EEixEj>
 800097a:	0003      	movs	r3, r0
 800097c:	7822      	ldrb	r2, [r4, #0]
 800097e:	701a      	strb	r2, [r3, #0]
  for (uint8_t ii = 0; ii<numBoards; ii++) {
 8000980:	197b      	adds	r3, r7, r5
 8000982:	781a      	ldrb	r2, [r3, #0]
 8000984:	197b      	adds	r3, r7, r5
 8000986:	3201      	adds	r2, #1
 8000988:	701a      	strb	r2, [r3, #0]
 800098a:	e7c3      	b.n	8000914 <_ZN15TouchBoardGroup17updateTouchStatesEv+0x18>
  }
}
 800098c:	46c0      	nop			; (mov r8, r8)
 800098e:	46bd      	mov	sp, r7
 8000990:	b004      	add	sp, #16
 8000992:	bdb0      	pop	{r4, r5, r7, pc}
 8000994:	08004db4 	.word	0x08004db4

08000998 <_ZN15TouchBoardGroup16getTouchDetectedEv>:

bool TouchBoardGroup::getTouchDetected() {
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
  return touchDetected;
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	2260      	movs	r2, #96	; 0x60
 80009a4:	5c9b      	ldrb	r3, [r3, r2]
}
 80009a6:	0018      	movs	r0, r3
 80009a8:	46bd      	mov	sp, r7
 80009aa:	b002      	add	sp, #8
 80009ac:	bd80      	pop	{r7, pc}

080009ae <_ZN15TouchBoardGroup14updatePixelDMAEv>:

std::vector<TSL_StateId_enum_T> TouchBoardGroup::getTouchStates() {
  return touch_states;
}

void TouchBoardGroup::updatePixelDMA() {
 80009ae:	b580      	push	{r7, lr}
 80009b0:	b082      	sub	sp, #8
 80009b2:	af00      	add	r7, sp, #0
 80009b4:	6078      	str	r0, [r7, #4]
  ledArray.updatePixelDMA();
 80009b6:	687b      	ldr	r3, [r7, #4]
 80009b8:	3304      	adds	r3, #4
 80009ba:	0018      	movs	r0, r3
 80009bc:	f7ff fe37 	bl	800062e <_ZN8NeoPixel14updatePixelDMAEv>
}
 80009c0:	46c0      	nop			; (mov r8, r8)
 80009c2:	46bd      	mov	sp, r7
 80009c4:	b002      	add	sp, #8
 80009c6:	bd80      	pop	{r7, pc}

080009c8 <_ZN15TouchBoardGroup18updatePixelHalfDMAEv>:

void TouchBoardGroup::updatePixelHalfDMA() {
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  ledArray.updatePixelHalfDMA();
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	3304      	adds	r3, #4
 80009d4:	0018      	movs	r0, r3
 80009d6:	f7ff fd88 	bl	80004ea <_ZN8NeoPixel18updatePixelHalfDMAEv>
}
 80009da:	46c0      	nop			; (mov r8, r8)
 80009dc:	46bd      	mov	sp, r7
 80009de:	b002      	add	sp, #8
 80009e0:	bd80      	pop	{r7, pc}

080009e2 <_ZNSaI18TSL_StateId_enum_TEC1Ev>:
#endif

      // _GLIBCXX_RESOLVE_LIB_DEFECTS
      // 3035. std::allocator's constructors should be constexpr
      _GLIBCXX20_CONSTEXPR
      allocator() _GLIBCXX_NOTHROW { }
 80009e2:	b580      	push	{r7, lr}
 80009e4:	b082      	sub	sp, #8
 80009e6:	af00      	add	r7, sp, #0
 80009e8:	6078      	str	r0, [r7, #4]
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	0018      	movs	r0, r3
 80009ee:	f000 f858 	bl	8000aa2 <_ZN9__gnu_cxx13new_allocatorI18TSL_StateId_enum_TEC1Ev>
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	0018      	movs	r0, r3
 80009f6:	46bd      	mov	sp, r7
 80009f8:	b002      	add	sp, #8
 80009fa:	bd80      	pop	{r7, pc}

080009fc <_ZNSaI18TSL_StateId_enum_TED1Ev>:

      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

      ~allocator() _GLIBCXX_NOTHROW { }
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	0018      	movs	r0, r3
 8000a08:	f000 f854 	bl	8000ab4 <_ZN9__gnu_cxx13new_allocatorI18TSL_StateId_enum_TED1Ev>
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	0018      	movs	r0, r3
 8000a10:	46bd      	mov	sp, r7
 8000a12:	b002      	add	sp, #8
 8000a14:	bd80      	pop	{r7, pc}

08000a16 <_ZNSt6vectorI18TSL_StateId_enum_TSaIS0_EEC1EjRKS1_>:
       *
       *  This constructor fills the %vector with @a __n default
       *  constructed elements.
       */
      explicit
      vector(size_type __n, const allocator_type& __a = allocator_type())
 8000a16:	b590      	push	{r4, r7, lr}
 8000a18:	b085      	sub	sp, #20
 8000a1a:	af00      	add	r7, sp, #0
 8000a1c:	60f8      	str	r0, [r7, #12]
 8000a1e:	60b9      	str	r1, [r7, #8]
 8000a20:	607a      	str	r2, [r7, #4]
      : _Base(_S_check_init_len(__n, __a), __a)
 8000a22:	68fc      	ldr	r4, [r7, #12]
 8000a24:	687a      	ldr	r2, [r7, #4]
 8000a26:	68bb      	ldr	r3, [r7, #8]
 8000a28:	0011      	movs	r1, r2
 8000a2a:	0018      	movs	r0, r3
 8000a2c:	f000 f84c 	bl	8000ac8 <_ZNSt6vectorI18TSL_StateId_enum_TSaIS0_EE17_S_check_init_lenEjRKS1_>
 8000a30:	0001      	movs	r1, r0
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	001a      	movs	r2, r3
 8000a36:	0020      	movs	r0, r4
 8000a38:	f000 f87b 	bl	8000b32 <_ZNSt12_Vector_baseI18TSL_StateId_enum_TSaIS0_EEC1EjRKS1_>
      { _M_default_initialize(__n); }
 8000a3c:	68ba      	ldr	r2, [r7, #8]
 8000a3e:	68fb      	ldr	r3, [r7, #12]
 8000a40:	0011      	movs	r1, r2
 8000a42:	0018      	movs	r0, r3
 8000a44:	f000 f8a5 	bl	8000b92 <_ZNSt6vectorI18TSL_StateId_enum_TSaIS0_EE21_M_default_initializeEj>
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	0018      	movs	r0, r3
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	b005      	add	sp, #20
 8000a50:	bd90      	pop	{r4, r7, pc}

08000a52 <_ZNSt6vectorI18TSL_StateId_enum_TSaIS0_EED1Ev>:
       *  The dtor only erases the elements, and note that if the
       *  elements themselves are pointers, the pointed-to memory is
       *  not touched in any way.  Managing the pointer is the user's
       *  responsibility.
       */
      ~vector() _GLIBCXX_NOEXCEPT
 8000a52:	b5b0      	push	{r4, r5, r7, lr}
 8000a54:	b082      	sub	sp, #8
 8000a56:	af00      	add	r7, sp, #0
 8000a58:	6078      	str	r0, [r7, #4]
      {
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	681c      	ldr	r4, [r3, #0]
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	0018      	movs	r0, r3
 8000a66:	f000 f8ac 	bl	8000bc2 <_ZNSt12_Vector_baseI18TSL_StateId_enum_TSaIS0_EE19_M_get_Tp_allocatorEv>
 8000a6a:	0003      	movs	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 8000a6c:	001a      	movs	r2, r3
 8000a6e:	0029      	movs	r1, r5
 8000a70:	0020      	movs	r0, r4
 8000a72:	f000 f8af 	bl	8000bd4 <_ZSt8_DestroyIP18TSL_StateId_enum_TS0_EvT_S2_RSaIT0_E>
	_GLIBCXX_ASAN_ANNOTATE_BEFORE_DEALLOC;
      }
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	0018      	movs	r0, r3
 8000a7a:	f000 f871 	bl	8000b60 <_ZNSt12_Vector_baseI18TSL_StateId_enum_TSaIS0_EED1Ev>
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	0018      	movs	r0, r3
 8000a82:	46bd      	mov	sp, r7
 8000a84:	b002      	add	sp, #8
 8000a86:	bdb0      	pop	{r4, r5, r7, pc}

08000a88 <_ZNSt6vectorI18TSL_StateId_enum_TSaIS0_EEixEj>:
       *  Note that data access with this operator is unchecked and
       *  out_of_range lookups are not defined. (For checked lookups
       *  see at().)
       */
      reference
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
 8000a90:	6039      	str	r1, [r7, #0]
      {
	__glibcxx_requires_subscript(__n);
	return *(this->_M_impl._M_start + __n);
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	681a      	ldr	r2, [r3, #0]
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	18d3      	adds	r3, r2, r3
      }
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	b002      	add	sp, #8
 8000aa0:	bd80      	pop	{r7, pc}

08000aa2 <_ZN9__gnu_cxx13new_allocatorI18TSL_StateId_enum_TEC1Ev>:
      // 2103. propagate_on_container_move_assignment
      typedef std::true_type propagate_on_container_move_assignment;
#endif

      _GLIBCXX20_CONSTEXPR
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8000aa2:	b580      	push	{r7, lr}
 8000aa4:	b082      	sub	sp, #8
 8000aa6:	af00      	add	r7, sp, #0
 8000aa8:	6078      	str	r0, [r7, #4]
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	0018      	movs	r0, r3
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	b002      	add	sp, #8
 8000ab2:	bd80      	pop	{r7, pc}

08000ab4 <_ZN9__gnu_cxx13new_allocatorI18TSL_StateId_enum_TED1Ev>:

      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	b082      	sub	sp, #8
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	0018      	movs	r0, r3
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	b002      	add	sp, #8
 8000ac4:	bd80      	pop	{r7, pc}
	...

08000ac8 <_ZNSt6vectorI18TSL_StateId_enum_TSaIS0_EE17_S_check_init_lenEjRKS1_>:
	return (__len < size() || __len > max_size()) ? max_size() : __len;
      }

      // Called by constructors to check initial size.
      static size_type
      _S_check_init_len(size_type __n, const allocator_type& __a)
 8000ac8:	b5b0      	push	{r4, r5, r7, lr}
 8000aca:	b084      	sub	sp, #16
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
 8000ad0:	6039      	str	r1, [r7, #0]
      {
	if (__n > _S_max_size(_Tp_alloc_type(__a)))
 8000ad2:	683a      	ldr	r2, [r7, #0]
 8000ad4:	250c      	movs	r5, #12
 8000ad6:	197b      	adds	r3, r7, r5
 8000ad8:	0011      	movs	r1, r2
 8000ada:	0018      	movs	r0, r3
 8000adc:	f000 f8a6 	bl	8000c2c <_ZNSaI18TSL_StateId_enum_TEC1ERKS0_>
 8000ae0:	197b      	adds	r3, r7, r5
 8000ae2:	0018      	movs	r0, r3
 8000ae4:	f000 f886 	bl	8000bf4 <_ZNSt6vectorI18TSL_StateId_enum_TSaIS0_EE11_S_max_sizeERKS1_>
 8000ae8:	0002      	movs	r2, r0
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	429a      	cmp	r2, r3
 8000aee:	419b      	sbcs	r3, r3
 8000af0:	425b      	negs	r3, r3
 8000af2:	b2dc      	uxtb	r4, r3
 8000af4:	197b      	adds	r3, r7, r5
 8000af6:	0018      	movs	r0, r3
 8000af8:	f7ff ff80 	bl	80009fc <_ZNSaI18TSL_StateId_enum_TED1Ev>
 8000afc:	2c00      	cmp	r4, #0
 8000afe:	d003      	beq.n	8000b08 <_ZNSt6vectorI18TSL_StateId_enum_TSaIS0_EE17_S_check_init_lenEjRKS1_+0x40>
	  __throw_length_error(
 8000b00:	4b04      	ldr	r3, [pc, #16]	; (8000b14 <_ZNSt6vectorI18TSL_StateId_enum_TSaIS0_EE17_S_check_init_lenEjRKS1_+0x4c>)
 8000b02:	0018      	movs	r0, r3
 8000b04:	f003 ff9d 	bl	8004a42 <_ZSt20__throw_length_errorPKc>
	      __N("cannot create std::vector larger than max_size()"));
	return __n;
 8000b08:	687b      	ldr	r3, [r7, #4]
      }
 8000b0a:	0018      	movs	r0, r3
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	b004      	add	sp, #16
 8000b10:	bdb0      	pop	{r4, r5, r7, pc}
 8000b12:	46c0      	nop			; (mov r8, r8)
 8000b14:	08004d34 	.word	0x08004d34

08000b18 <_ZNSt12_Vector_baseI18TSL_StateId_enum_TSaIS0_EE12_Vector_implD1Ev>:
      struct _Vector_impl
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	0018      	movs	r0, r3
 8000b24:	f7ff ff6a 	bl	80009fc <_ZNSaI18TSL_StateId_enum_TED1Ev>
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	0018      	movs	r0, r3
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	b002      	add	sp, #8
 8000b30:	bd80      	pop	{r7, pc}

08000b32 <_ZNSt12_Vector_baseI18TSL_StateId_enum_TSaIS0_EEC1EjRKS1_>:
      _Vector_base(size_t __n, const allocator_type& __a)
 8000b32:	b580      	push	{r7, lr}
 8000b34:	b084      	sub	sp, #16
 8000b36:	af00      	add	r7, sp, #0
 8000b38:	60f8      	str	r0, [r7, #12]
 8000b3a:	60b9      	str	r1, [r7, #8]
 8000b3c:	607a      	str	r2, [r7, #4]
      : _M_impl(__a)
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	687a      	ldr	r2, [r7, #4]
 8000b42:	0011      	movs	r1, r2
 8000b44:	0018      	movs	r0, r3
 8000b46:	f000 f881 	bl	8000c4c <_ZNSt12_Vector_baseI18TSL_StateId_enum_TSaIS0_EE12_Vector_implC1ERKS1_>
      { _M_create_storage(__n); }
 8000b4a:	68ba      	ldr	r2, [r7, #8]
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	0011      	movs	r1, r2
 8000b50:	0018      	movs	r0, r3
 8000b52:	f000 f88f 	bl	8000c74 <_ZNSt12_Vector_baseI18TSL_StateId_enum_TSaIS0_EE17_M_create_storageEj>
 8000b56:	68fb      	ldr	r3, [r7, #12]
 8000b58:	0018      	movs	r0, r3
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	b004      	add	sp, #16
 8000b5e:	bd80      	pop	{r7, pc}

08000b60 <_ZNSt12_Vector_baseI18TSL_StateId_enum_TSaIS0_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b082      	sub	sp, #8
 8000b64:	af00      	add	r7, sp, #0
 8000b66:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	689a      	ldr	r2, [r3, #8]
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	1ad3      	subs	r3, r2, r3
	_M_deallocate(_M_impl._M_start,
 8000b76:	001a      	movs	r2, r3
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	0018      	movs	r0, r3
 8000b7c:	f000 f896 	bl	8000cac <_ZNSt12_Vector_baseI18TSL_StateId_enum_TSaIS0_EE13_M_deallocateEPS0_j>
      }
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	0018      	movs	r0, r3
 8000b84:	f7ff ffc8 	bl	8000b18 <_ZNSt12_Vector_baseI18TSL_StateId_enum_TSaIS0_EE12_Vector_implD1Ev>
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	0018      	movs	r0, r3
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	b002      	add	sp, #8
 8000b90:	bd80      	pop	{r7, pc}

08000b92 <_ZNSt6vectorI18TSL_StateId_enum_TSaIS0_EE21_M_default_initializeEj>:
      _M_default_initialize(size_type __n)
 8000b92:	b590      	push	{r4, r7, lr}
 8000b94:	b083      	sub	sp, #12
 8000b96:	af00      	add	r7, sp, #0
 8000b98:	6078      	str	r0, [r7, #4]
 8000b9a:	6039      	str	r1, [r7, #0]
	  std::__uninitialized_default_n_a(this->_M_impl._M_start, __n,
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681c      	ldr	r4, [r3, #0]
					   _M_get_Tp_allocator());
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	f000 f80d 	bl	8000bc2 <_ZNSt12_Vector_baseI18TSL_StateId_enum_TSaIS0_EE19_M_get_Tp_allocatorEv>
 8000ba8:	0002      	movs	r2, r0
	  std::__uninitialized_default_n_a(this->_M_impl._M_start, __n,
 8000baa:	683b      	ldr	r3, [r7, #0]
 8000bac:	0019      	movs	r1, r3
 8000bae:	0020      	movs	r0, r4
 8000bb0:	f000 f88f 	bl	8000cd2 <_ZSt27__uninitialized_default_n_aIP18TSL_StateId_enum_TjS0_ET_S2_T0_RSaIT1_E>
 8000bb4:	0002      	movs	r2, r0
	this->_M_impl._M_finish =
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	605a      	str	r2, [r3, #4]
      }
 8000bba:	46c0      	nop			; (mov r8, r8)
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	b003      	add	sp, #12
 8000bc0:	bd90      	pop	{r4, r7, pc}

08000bc2 <_ZNSt12_Vector_baseI18TSL_StateId_enum_TSaIS0_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8000bc2:	b580      	push	{r7, lr}
 8000bc4:	b082      	sub	sp, #8
 8000bc6:	af00      	add	r7, sp, #0
 8000bc8:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	0018      	movs	r0, r3
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	b002      	add	sp, #8
 8000bd2:	bd80      	pop	{r7, pc}

08000bd4 <_ZSt8_DestroyIP18TSL_StateId_enum_TS0_EvT_S2_RSaIT0_E>:
	__traits::destroy(__alloc, std::__addressof(*__first));
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b084      	sub	sp, #16
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	60f8      	str	r0, [r7, #12]
 8000bdc:	60b9      	str	r1, [r7, #8]
 8000bde:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 8000be0:	68ba      	ldr	r2, [r7, #8]
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	0011      	movs	r1, r2
 8000be6:	0018      	movs	r0, r3
 8000be8:	f000 f884 	bl	8000cf4 <_ZSt8_DestroyIP18TSL_StateId_enum_TEvT_S2_>
    }
 8000bec:	46c0      	nop			; (mov r8, r8)
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	b004      	add	sp, #16
 8000bf2:	bd80      	pop	{r7, pc}

08000bf4 <_ZNSt6vectorI18TSL_StateId_enum_TSaIS0_EE11_S_max_sizeERKS1_>:

      static size_type
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b084      	sub	sp, #16
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
      {
	// std::distance(begin(), end()) cannot be greater than PTRDIFF_MAX,
	// and realistically we can't store more than PTRDIFF_MAX/sizeof(T)
	// (even if std::allocator_traits::max_size says we can).
	const size_t __diffmax
 8000bfc:	4b0a      	ldr	r3, [pc, #40]	; (8000c28 <_ZNSt6vectorI18TSL_StateId_enum_TSaIS0_EE11_S_max_sizeERKS1_+0x34>)
 8000bfe:	60fb      	str	r3, [r7, #12]
	  = __gnu_cxx::__numeric_traits<ptrdiff_t>::__max / sizeof(_Tp);
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	0018      	movs	r0, r3
 8000c04:	f000 f885 	bl	8000d12 <_ZNSt16allocator_traitsISaI18TSL_StateId_enum_TEE8max_sizeERKS1_>
 8000c08:	0003      	movs	r3, r0
 8000c0a:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 8000c0c:	2308      	movs	r3, #8
 8000c0e:	18fa      	adds	r2, r7, r3
 8000c10:	230c      	movs	r3, #12
 8000c12:	18fb      	adds	r3, r7, r3
 8000c14:	0011      	movs	r1, r2
 8000c16:	0018      	movs	r0, r3
 8000c18:	f000 f888 	bl	8000d2c <_ZSt3minIjERKT_S2_S2_>
 8000c1c:	0003      	movs	r3, r0
 8000c1e:	681b      	ldr	r3, [r3, #0]
      }
 8000c20:	0018      	movs	r0, r3
 8000c22:	46bd      	mov	sp, r7
 8000c24:	b004      	add	sp, #16
 8000c26:	bd80      	pop	{r7, pc}
 8000c28:	7fffffff 	.word	0x7fffffff

08000c2c <_ZNSaI18TSL_StateId_enum_TEC1ERKS0_>:
      allocator(const allocator& __a) _GLIBCXX_NOTHROW
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
 8000c34:	6039      	str	r1, [r7, #0]
      : __allocator_base<_Tp>(__a) { }
 8000c36:	683a      	ldr	r2, [r7, #0]
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	0011      	movs	r1, r2
 8000c3c:	0018      	movs	r0, r3
 8000c3e:	f000 f887 	bl	8000d50 <_ZN9__gnu_cxx13new_allocatorI18TSL_StateId_enum_TEC1ERKS2_>
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	0018      	movs	r0, r3
 8000c46:	46bd      	mov	sp, r7
 8000c48:	b002      	add	sp, #8
 8000c4a:	bd80      	pop	{r7, pc}

08000c4c <_ZNSt12_Vector_baseI18TSL_StateId_enum_TSaIS0_EE12_Vector_implC1ERKS1_>:
	_Vector_impl(_Tp_alloc_type const& __a) _GLIBCXX_NOEXCEPT
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
 8000c54:	6039      	str	r1, [r7, #0]
	: _Tp_alloc_type(__a)
 8000c56:	683a      	ldr	r2, [r7, #0]
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	0011      	movs	r1, r2
 8000c5c:	0018      	movs	r0, r3
 8000c5e:	f7ff ffe5 	bl	8000c2c <_ZNSaI18TSL_StateId_enum_TEC1ERKS0_>
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	0018      	movs	r0, r3
 8000c66:	f000 f87d 	bl	8000d64 <_ZNSt12_Vector_baseI18TSL_StateId_enum_TSaIS0_EE17_Vector_impl_dataC1Ev>
	{ }
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	0018      	movs	r0, r3
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	b002      	add	sp, #8
 8000c72:	bd80      	pop	{r7, pc}

08000c74 <_ZNSt12_Vector_baseI18TSL_StateId_enum_TSaIS0_EE17_M_create_storageEj>:
      _M_create_storage(size_t __n)
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b082      	sub	sp, #8
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
 8000c7c:	6039      	str	r1, [r7, #0]
	this->_M_impl._M_start = this->_M_allocate(__n);
 8000c7e:	683a      	ldr	r2, [r7, #0]
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	0011      	movs	r1, r2
 8000c84:	0018      	movs	r0, r3
 8000c86:	f000 f87f 	bl	8000d88 <_ZNSt12_Vector_baseI18TSL_StateId_enum_TSaIS0_EE11_M_allocateEj>
 8000c8a:	0002      	movs	r2, r0
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	601a      	str	r2, [r3, #0]
	this->_M_impl._M_finish = this->_M_impl._M_start;
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	681a      	ldr	r2, [r3, #0]
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	605a      	str	r2, [r3, #4]
	this->_M_impl._M_end_of_storage = this->_M_impl._M_start + __n;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	681a      	ldr	r2, [r3, #0]
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	18d2      	adds	r2, r2, r3
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	609a      	str	r2, [r3, #8]
      }
 8000ca4:	46c0      	nop			; (mov r8, r8)
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	b002      	add	sp, #8
 8000caa:	bd80      	pop	{r7, pc}

08000cac <_ZNSt12_Vector_baseI18TSL_StateId_enum_TSaIS0_EE13_M_deallocateEPS0_j>:
      _M_deallocate(pointer __p, size_t __n)
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b084      	sub	sp, #16
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	60f8      	str	r0, [r7, #12]
 8000cb4:	60b9      	str	r1, [r7, #8]
 8000cb6:	607a      	str	r2, [r7, #4]
	if (__p)
 8000cb8:	68bb      	ldr	r3, [r7, #8]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d005      	beq.n	8000cca <_ZNSt12_Vector_baseI18TSL_StateId_enum_TSaIS0_EE13_M_deallocateEPS0_j+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	687a      	ldr	r2, [r7, #4]
 8000cc2:	68b9      	ldr	r1, [r7, #8]
 8000cc4:	0018      	movs	r0, r3
 8000cc6:	f000 f874 	bl	8000db2 <_ZNSt16allocator_traitsISaI18TSL_StateId_enum_TEE10deallocateERS1_PS0_j>
      }
 8000cca:	46c0      	nop			; (mov r8, r8)
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	b004      	add	sp, #16
 8000cd0:	bd80      	pop	{r7, pc}

08000cd2 <_ZSt27__uninitialized_default_n_aIP18TSL_StateId_enum_TjS0_ET_S2_T0_RSaIT1_E>:
	}
    }

  template<typename _ForwardIterator, typename _Size, typename _Tp>
    inline _ForwardIterator
    __uninitialized_default_n_a(_ForwardIterator __first, _Size __n,
 8000cd2:	b580      	push	{r7, lr}
 8000cd4:	b084      	sub	sp, #16
 8000cd6:	af00      	add	r7, sp, #0
 8000cd8:	60f8      	str	r0, [r7, #12]
 8000cda:	60b9      	str	r1, [r7, #8]
 8000cdc:	607a      	str	r2, [r7, #4]
				allocator<_Tp>&)
    { return std::__uninitialized_default_n(__first, __n); }
 8000cde:	68ba      	ldr	r2, [r7, #8]
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	0011      	movs	r1, r2
 8000ce4:	0018      	movs	r0, r3
 8000ce6:	f000 f874 	bl	8000dd2 <_ZSt25__uninitialized_default_nIP18TSL_StateId_enum_TjET_S2_T0_>
 8000cea:	0003      	movs	r3, r0
 8000cec:	0018      	movs	r0, r3
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	b004      	add	sp, #16
 8000cf2:	bd80      	pop	{r7, pc}

08000cf4 <_ZSt8_DestroyIP18TSL_StateId_enum_TEvT_S2_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
 8000cfc:	6039      	str	r1, [r7, #0]
	__destroy(__first, __last);
 8000cfe:	683a      	ldr	r2, [r7, #0]
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	0011      	movs	r1, r2
 8000d04:	0018      	movs	r0, r3
 8000d06:	f000 f878 	bl	8000dfa <_ZNSt12_Destroy_auxILb1EE9__destroyIP18TSL_StateId_enum_TEEvT_S4_>
    }
 8000d0a:	46c0      	nop			; (mov r8, r8)
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	b002      	add	sp, #8
 8000d10:	bd80      	pop	{r7, pc}

08000d12 <_ZNSt16allocator_traitsISaI18TSL_StateId_enum_TEE8max_sizeERKS1_>:
       *  @brief  The maximum supported allocation size
       *  @param  __a  An allocator.
       *  @return @c __a.max_size()
      */
      static size_type
      max_size(const allocator_type& __a) noexcept
 8000d12:	b580      	push	{r7, lr}
 8000d14:	b082      	sub	sp, #8
 8000d16:	af00      	add	r7, sp, #0
 8000d18:	6078      	str	r0, [r7, #4]
      { return __a.max_size(); }
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	0018      	movs	r0, r3
 8000d1e:	f000 f875 	bl	8000e0c <_ZNK9__gnu_cxx13new_allocatorI18TSL_StateId_enum_TE8max_sizeEv>
 8000d22:	0003      	movs	r3, r0
 8000d24:	0018      	movs	r0, r3
 8000d26:	46bd      	mov	sp, r7
 8000d28:	b002      	add	sp, #8
 8000d2a:	bd80      	pop	{r7, pc}

08000d2c <_ZSt3minIjERKT_S2_S2_>:
   *  preprocessor macro.
  */
  template<typename _Tp>
    _GLIBCXX14_CONSTEXPR
    inline const _Tp&
    min(const _Tp& __a, const _Tp& __b)
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b082      	sub	sp, #8
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
 8000d34:	6039      	str	r1, [r7, #0]
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return __b < __a ? __b : __a;
      if (__b < __a)
 8000d36:	683b      	ldr	r3, [r7, #0]
 8000d38:	681a      	ldr	r2, [r3, #0]
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	d201      	bcs.n	8000d46 <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	e000      	b.n	8000d48 <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 8000d46:	687b      	ldr	r3, [r7, #4]
    }
 8000d48:	0018      	movs	r0, r3
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	b002      	add	sp, #8
 8000d4e:	bd80      	pop	{r7, pc}

08000d50 <_ZN9__gnu_cxx13new_allocatorI18TSL_StateId_enum_TEC1ERKS2_>:
      new_allocator(const new_allocator&) _GLIBCXX_USE_NOEXCEPT { }
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b082      	sub	sp, #8
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
 8000d58:	6039      	str	r1, [r7, #0]
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	0018      	movs	r0, r3
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	b002      	add	sp, #8
 8000d62:	bd80      	pop	{r7, pc}

08000d64 <_ZNSt12_Vector_baseI18TSL_StateId_enum_TSaIS0_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	2200      	movs	r2, #0
 8000d70:	601a      	str	r2, [r3, #0]
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	2200      	movs	r2, #0
 8000d76:	605a      	str	r2, [r3, #4]
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	609a      	str	r2, [r3, #8]
	{ }
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	0018      	movs	r0, r3
 8000d82:	46bd      	mov	sp, r7
 8000d84:	b002      	add	sp, #8
 8000d86:	bd80      	pop	{r7, pc}

08000d88 <_ZNSt12_Vector_baseI18TSL_StateId_enum_TSaIS0_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b082      	sub	sp, #8
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
 8000d90:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d007      	beq.n	8000da8 <_ZNSt12_Vector_baseI18TSL_StateId_enum_TSaIS0_EE11_M_allocateEj+0x20>
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	683a      	ldr	r2, [r7, #0]
 8000d9c:	0011      	movs	r1, r2
 8000d9e:	0018      	movs	r0, r3
 8000da0:	f000 f840 	bl	8000e24 <_ZNSt16allocator_traitsISaI18TSL_StateId_enum_TEE8allocateERS1_j>
 8000da4:	0003      	movs	r3, r0
 8000da6:	e000      	b.n	8000daa <_ZNSt12_Vector_baseI18TSL_StateId_enum_TSaIS0_EE11_M_allocateEj+0x22>
 8000da8:	2300      	movs	r3, #0
      }
 8000daa:	0018      	movs	r0, r3
 8000dac:	46bd      	mov	sp, r7
 8000dae:	b002      	add	sp, #8
 8000db0:	bd80      	pop	{r7, pc}

08000db2 <_ZNSt16allocator_traitsISaI18TSL_StateId_enum_TEE10deallocateERS1_PS0_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8000db2:	b580      	push	{r7, lr}
 8000db4:	b084      	sub	sp, #16
 8000db6:	af00      	add	r7, sp, #0
 8000db8:	60f8      	str	r0, [r7, #12]
 8000dba:	60b9      	str	r1, [r7, #8]
 8000dbc:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8000dbe:	687a      	ldr	r2, [r7, #4]
 8000dc0:	68b9      	ldr	r1, [r7, #8]
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	0018      	movs	r0, r3
 8000dc6:	f000 f83d 	bl	8000e44 <_ZN9__gnu_cxx13new_allocatorI18TSL_StateId_enum_TE10deallocateEPS1_j>
 8000dca:	46c0      	nop			; (mov r8, r8)
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	b004      	add	sp, #16
 8000dd0:	bd80      	pop	{r7, pc}

08000dd2 <_ZSt25__uninitialized_default_nIP18TSL_StateId_enum_TjET_S2_T0_>:
    __uninitialized_default_n(_ForwardIterator __first, _Size __n)
 8000dd2:	b580      	push	{r7, lr}
 8000dd4:	b084      	sub	sp, #16
 8000dd6:	af00      	add	r7, sp, #0
 8000dd8:	6078      	str	r0, [r7, #4]
 8000dda:	6039      	str	r1, [r7, #0]
      const bool __assignable = is_copy_assignable<_ValueType>::value;
 8000ddc:	230f      	movs	r3, #15
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	2201      	movs	r2, #1
 8000de2:	701a      	strb	r2, [r3, #0]
	__uninit_default_n(__first, __n);
 8000de4:	683a      	ldr	r2, [r7, #0]
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	0011      	movs	r1, r2
 8000dea:	0018      	movs	r0, r3
 8000dec:	f000 f838 	bl	8000e60 <_ZNSt27__uninitialized_default_n_1ILb1EE18__uninit_default_nIP18TSL_StateId_enum_TjEET_S4_T0_>
 8000df0:	0003      	movs	r3, r0
    }
 8000df2:	0018      	movs	r0, r3
 8000df4:	46bd      	mov	sp, r7
 8000df6:	b004      	add	sp, #16
 8000df8:	bd80      	pop	{r7, pc}

08000dfa <_ZNSt12_Destroy_auxILb1EE9__destroyIP18TSL_StateId_enum_TEEvT_S4_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8000dfa:	b580      	push	{r7, lr}
 8000dfc:	b082      	sub	sp, #8
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	6078      	str	r0, [r7, #4]
 8000e02:	6039      	str	r1, [r7, #0]
 8000e04:	46c0      	nop			; (mov r8, r8)
 8000e06:	46bd      	mov	sp, r7
 8000e08:	b002      	add	sp, #8
 8000e0a:	bd80      	pop	{r7, pc}

08000e0c <_ZNK9__gnu_cxx13new_allocatorI18TSL_StateId_enum_TE8max_sizeEv>:
#endif
	::operator delete(__p);
      }

      size_type
      max_size() const _GLIBCXX_USE_NOEXCEPT
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b082      	sub	sp, #8
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 8000e14:	4b02      	ldr	r3, [pc, #8]	; (8000e20 <_ZNK9__gnu_cxx13new_allocatorI18TSL_StateId_enum_TE8max_sizeEv+0x14>)
#else
	return size_t(-1) / sizeof(_Tp);
#endif
      }
 8000e16:	0018      	movs	r0, r3
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	b002      	add	sp, #8
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	46c0      	nop			; (mov r8, r8)
 8000e20:	7fffffff 	.word	0x7fffffff

08000e24 <_ZNSt16allocator_traitsISaI18TSL_StateId_enum_TEE8allocateERS1_j>:
      allocate(allocator_type& __a, size_type __n)
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	6078      	str	r0, [r7, #4]
 8000e2c:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8000e2e:	6839      	ldr	r1, [r7, #0]
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	2200      	movs	r2, #0
 8000e34:	0018      	movs	r0, r3
 8000e36:	f000 f827 	bl	8000e88 <_ZN9__gnu_cxx13new_allocatorI18TSL_StateId_enum_TE8allocateEjPKv>
 8000e3a:	0003      	movs	r3, r0
 8000e3c:	0018      	movs	r0, r3
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	b002      	add	sp, #8
 8000e42:	bd80      	pop	{r7, pc}

08000e44 <_ZN9__gnu_cxx13new_allocatorI18TSL_StateId_enum_TE10deallocateEPS1_j>:
      deallocate(pointer __p, size_type)
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b084      	sub	sp, #16
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	60f8      	str	r0, [r7, #12]
 8000e4c:	60b9      	str	r1, [r7, #8]
 8000e4e:	607a      	str	r2, [r7, #4]
	::operator delete(__p);
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	0018      	movs	r0, r3
 8000e54:	f003 fddc 	bl	8004a10 <_ZdlPv>
      }
 8000e58:	46c0      	nop			; (mov r8, r8)
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	b004      	add	sp, #16
 8000e5e:	bd80      	pop	{r7, pc}

08000e60 <_ZNSt27__uninitialized_default_n_1ILb1EE18__uninit_default_nIP18TSL_StateId_enum_TjEET_S4_T0_>:
        __uninit_default_n(_ForwardIterator __first, _Size __n)
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b084      	sub	sp, #16
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
 8000e68:	6039      	str	r1, [r7, #0]
	  return std::fill_n(__first, __n, _ValueType());
 8000e6a:	210f      	movs	r1, #15
 8000e6c:	187b      	adds	r3, r7, r1
 8000e6e:	2200      	movs	r2, #0
 8000e70:	701a      	strb	r2, [r3, #0]
 8000e72:	187a      	adds	r2, r7, r1
 8000e74:	6839      	ldr	r1, [r7, #0]
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	0018      	movs	r0, r3
 8000e7a:	f000 f822 	bl	8000ec2 <_ZSt6fill_nIP18TSL_StateId_enum_TjS0_ET_S2_T0_RKT1_>
 8000e7e:	0003      	movs	r3, r0
	}
 8000e80:	0018      	movs	r0, r3
 8000e82:	46bd      	mov	sp, r7
 8000e84:	b004      	add	sp, #16
 8000e86:	bd80      	pop	{r7, pc}

08000e88 <_ZN9__gnu_cxx13new_allocatorI18TSL_StateId_enum_TE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b084      	sub	sp, #16
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	60f8      	str	r0, [r7, #12]
 8000e90:	60b9      	str	r1, [r7, #8]
 8000e92:	607a      	str	r2, [r7, #4]
	if (__n > this->max_size())
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	0018      	movs	r0, r3
 8000e98:	f7ff ffb8 	bl	8000e0c <_ZNK9__gnu_cxx13new_allocatorI18TSL_StateId_enum_TE8max_sizeEv>
 8000e9c:	0002      	movs	r2, r0
 8000e9e:	68bb      	ldr	r3, [r7, #8]
 8000ea0:	429a      	cmp	r2, r3
 8000ea2:	419b      	sbcs	r3, r3
 8000ea4:	425b      	negs	r3, r3
 8000ea6:	b2db      	uxtb	r3, r3
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d001      	beq.n	8000eb0 <_ZN9__gnu_cxx13new_allocatorI18TSL_StateId_enum_TE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 8000eac:	f003 fdc6 	bl	8004a3c <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8000eb0:	68bb      	ldr	r3, [r7, #8]
 8000eb2:	0018      	movs	r0, r3
 8000eb4:	f003 fdb0 	bl	8004a18 <_Znwj>
 8000eb8:	0003      	movs	r3, r0
      }
 8000eba:	0018      	movs	r0, r3
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	b004      	add	sp, #16
 8000ec0:	bd80      	pop	{r7, pc}

08000ec2 <_ZSt6fill_nIP18TSL_StateId_enum_TjS0_ET_S2_T0_RKT1_>:
   *  _GLIBCXX_RESOLVE_LIB_DEFECTS
   *  DR 865. More algorithms that throw away information
  */
  template<typename _OI, typename _Size, typename _Tp>
    inline _OI
    fill_n(_OI __first, _Size __n, const _Tp& __value)
 8000ec2:	b580      	push	{r7, lr}
 8000ec4:	b084      	sub	sp, #16
 8000ec6:	af00      	add	r7, sp, #0
 8000ec8:	60f8      	str	r0, [r7, #12]
 8000eca:	60b9      	str	r1, [r7, #8]
 8000ecc:	607a      	str	r2, [r7, #4]
    {
      // concept requirements
      __glibcxx_function_requires(_OutputIteratorConcept<_OI, _Tp>)
      __glibcxx_requires_can_increment(__first, __n);

      return std::__niter_wrap(__first,
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	0018      	movs	r0, r3
 8000ed2:	f000 f811 	bl	8000ef8 <_ZSt12__niter_baseIP18TSL_StateId_enum_TET_S2_>
 8000ed6:	687a      	ldr	r2, [r7, #4]
 8000ed8:	68bb      	ldr	r3, [r7, #8]
 8000eda:	0019      	movs	r1, r3
 8000edc:	f000 f815 	bl	8000f0a <_ZSt10__fill_n_aIP18TSL_StateId_enum_TjS0_EN9__gnu_cxx11__enable_ifIXntsrSt11__is_scalarIT1_E7__valueET_E6__typeES7_T0_RKS5_>
 8000ee0:	0002      	movs	r2, r0
 8000ee2:	230c      	movs	r3, #12
 8000ee4:	18fb      	adds	r3, r7, r3
 8000ee6:	0011      	movs	r1, r2
 8000ee8:	0018      	movs	r0, r3
 8000eea:	f000 f829 	bl	8000f40 <_ZSt12__niter_wrapIP18TSL_StateId_enum_TET_RKS2_S2_>
 8000eee:	0003      	movs	r3, r0
		std::__fill_n_a(std::__niter_base(__first), __n, __value));
    }
 8000ef0:	0018      	movs	r0, r3
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	b004      	add	sp, #16
 8000ef6:	bd80      	pop	{r7, pc}

08000ef8 <_ZSt12__niter_baseIP18TSL_StateId_enum_TET_S2_>:
    __niter_base(_Iterator __it)
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
    { return __it; }
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	0018      	movs	r0, r3
 8000f04:	46bd      	mov	sp, r7
 8000f06:	b002      	add	sp, #8
 8000f08:	bd80      	pop	{r7, pc}

08000f0a <_ZSt10__fill_n_aIP18TSL_StateId_enum_TjS0_EN9__gnu_cxx11__enable_ifIXntsrSt11__is_scalarIT1_E7__valueET_E6__typeES7_T0_RKS5_>:
    __fill_n_a(_OutputIterator __first, _Size __n, const _Tp& __value)
 8000f0a:	b580      	push	{r7, lr}
 8000f0c:	b086      	sub	sp, #24
 8000f0e:	af00      	add	r7, sp, #0
 8000f10:	60f8      	str	r0, [r7, #12]
 8000f12:	60b9      	str	r1, [r7, #8]
 8000f14:	607a      	str	r2, [r7, #4]
      for (__decltype(__n + 0) __niter = __n;
 8000f16:	68bb      	ldr	r3, [r7, #8]
 8000f18:	617b      	str	r3, [r7, #20]
	   __niter > 0; --__niter, (void) ++__first)
 8000f1a:	697b      	ldr	r3, [r7, #20]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d00a      	beq.n	8000f36 <_ZSt10__fill_n_aIP18TSL_StateId_enum_TjS0_EN9__gnu_cxx11__enable_ifIXntsrSt11__is_scalarIT1_E7__valueET_E6__typeES7_T0_RKS5_+0x2c>
	*__first = __value;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	781a      	ldrb	r2, [r3, #0]
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	701a      	strb	r2, [r3, #0]
      for (__decltype(__n + 0) __niter = __n;
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	3b01      	subs	r3, #1
 8000f2c:	617b      	str	r3, [r7, #20]
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	3301      	adds	r3, #1
 8000f32:	60fb      	str	r3, [r7, #12]
 8000f34:	e7f1      	b.n	8000f1a <_ZSt10__fill_n_aIP18TSL_StateId_enum_TjS0_EN9__gnu_cxx11__enable_ifIXntsrSt11__is_scalarIT1_E7__valueET_E6__typeES7_T0_RKS5_+0x10>
      return __first;
 8000f36:	68fb      	ldr	r3, [r7, #12]
    }
 8000f38:	0018      	movs	r0, r3
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	b006      	add	sp, #24
 8000f3e:	bd80      	pop	{r7, pc}

08000f40 <_ZSt12__niter_wrapIP18TSL_StateId_enum_TET_RKS2_S2_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	6039      	str	r1, [r7, #0]
    { return __res; }
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	0018      	movs	r0, r3
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	b002      	add	sp, #8
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f54:	b590      	push	{r4, r7, lr}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f5a:	f000 fe7b 	bl	8001c54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f5e:	f000 f877 	bl	8001050 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f62:	f000 fa67 	bl	8001434 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 8000f66:	f000 fa37 	bl	80013d8 <_ZL11MX_DMA_Initv>
  MX_I2S2_Init();
 8000f6a:	f000 f8d5 	bl	8001118 <_ZL12MX_I2S2_Initv>
  MX_SPI1_Init();
 8000f6e:	f000 f901 	bl	8001174 <_ZL12MX_SPI1_Initv>
  MX_TSC_Init();
 8000f72:	f000 f9e9 	bl	8001348 <_ZL11MX_TSC_Initv>
  MX_TOUCHSENSING_Init();
 8000f76:	f003 fcf7 	bl	8004968 <MX_TOUCHSENSING_Init>
  MX_TIM2_Init();
 8000f7a:	f000 f937 	bl	80011ec <_ZL12MX_TIM2_Initv>
  /* USER CODE BEGIN 2 */
  
  // Init ST touch application
  tsl_user_Init();
 8000f7e:	f003 fcf9 	bl	8004974 <tsl_user_Init>

  // Mount SD Card
  HAL_GPIO_WritePin(SD_SPI1_CS_N_GPIO_Port, SD_SPI1_CS_N_Pin, GPIO_PIN_SET);
 8000f82:	2380      	movs	r3, #128	; 0x80
 8000f84:	0219      	lsls	r1, r3, #8
 8000f86:	23a0      	movs	r3, #160	; 0xa0
 8000f88:	05db      	lsls	r3, r3, #23
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	0018      	movs	r0, r3
 8000f8e:	f001 f893 	bl	80020b8 <HAL_GPIO_WritePin>
  FRESULT fr;
  fr = f_mount(&FatFs, "", 1);
 8000f92:	1dbc      	adds	r4, r7, #6
 8000f94:	492a      	ldr	r1, [pc, #168]	; (8001040 <main+0xec>)
 8000f96:	4b2b      	ldr	r3, [pc, #172]	; (8001044 <main+0xf0>)
 8000f98:	2201      	movs	r2, #1
 8000f9a:	0018      	movs	r0, r3
 8000f9c:	f003 fcbe 	bl	800491c <f_mount>
 8000fa0:	0003      	movs	r3, r0
 8000fa2:	7023      	strb	r3, [r4, #0]

  HAL_GPIO_WritePin(TEST_LED_GPIO_Port, TEST_LED_Pin, GPIO_PIN_SET);
 8000fa4:	2380      	movs	r3, #128	; 0x80
 8000fa6:	00db      	lsls	r3, r3, #3
 8000fa8:	4827      	ldr	r0, [pc, #156]	; (8001048 <main+0xf4>)
 8000faa:	2201      	movs	r2, #1
 8000fac:	0019      	movs	r1, r3
 8000fae:	f001 f883 	bl	80020b8 <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8000fb2:	23fa      	movs	r3, #250	; 0xfa
 8000fb4:	005b      	lsls	r3, r3, #1
 8000fb6:	0018      	movs	r0, r3
 8000fb8:	f000 fe6e 	bl	8001c98 <HAL_Delay>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  tsl_user_Exec();
 8000fbc:	f003 fce6 	bl	800498c <tsl_user_Exec>
  touchGroup0.setAllPixelColor(255,0,0);
 8000fc0:	4822      	ldr	r0, [pc, #136]	; (800104c <main+0xf8>)
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	21ff      	movs	r1, #255	; 0xff
 8000fc8:	f7ff fc4a 	bl	8000860 <_ZN15TouchBoardGroup16setAllPixelColorEhhh>
  tsl_user_Exec();
 8000fcc:	f003 fcde 	bl	800498c <tsl_user_Exec>
  bool touched = false;
 8000fd0:	1d7b      	adds	r3, r7, #5
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	701a      	strb	r2, [r3, #0]
  bool touched_last = false;
 8000fd6:	1dfb      	adds	r3, r7, #7
 8000fd8:	2200      	movs	r2, #0
 8000fda:	701a      	strb	r2, [r3, #0]

  while (1)
  {
    
    tsl_user_Exec();
 8000fdc:	f003 fcd6 	bl	800498c <tsl_user_Exec>
    touchGroup0.updateTouchStates();
 8000fe0:	4b1a      	ldr	r3, [pc, #104]	; (800104c <main+0xf8>)
 8000fe2:	0018      	movs	r0, r3
 8000fe4:	f7ff fc8a 	bl	80008fc <_ZN15TouchBoardGroup17updateTouchStatesEv>
    touched = touchGroup0.getTouchDetected();
 8000fe8:	1d7c      	adds	r4, r7, #5
 8000fea:	4b18      	ldr	r3, [pc, #96]	; (800104c <main+0xf8>)
 8000fec:	0018      	movs	r0, r3
 8000fee:	f7ff fcd3 	bl	8000998 <_ZN15TouchBoardGroup16getTouchDetectedEv>
 8000ff2:	0003      	movs	r3, r0
 8000ff4:	7023      	strb	r3, [r4, #0]
    if ((touched == true) && (touched_last == false)) 
 8000ff6:	1d7b      	adds	r3, r7, #5
 8000ff8:	781b      	ldrb	r3, [r3, #0]
 8000ffa:	2b01      	cmp	r3, #1
 8000ffc:	d10a      	bne.n	8001014 <main+0xc0>
 8000ffe:	1dfb      	adds	r3, r7, #7
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d106      	bne.n	8001014 <main+0xc0>
    {
      touchGroup0.setAllPixelColor(0,255,0);
 8001006:	4811      	ldr	r0, [pc, #68]	; (800104c <main+0xf8>)
 8001008:	2300      	movs	r3, #0
 800100a:	22ff      	movs	r2, #255	; 0xff
 800100c:	2100      	movs	r1, #0
 800100e:	f7ff fc27 	bl	8000860 <_ZN15TouchBoardGroup16setAllPixelColorEhhh>
 8001012:	e00d      	b.n	8001030 <main+0xdc>
    }
    else if ((touched == false) && (touched_last == true)) 
 8001014:	1d7b      	adds	r3, r7, #5
 8001016:	781b      	ldrb	r3, [r3, #0]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d109      	bne.n	8001030 <main+0xdc>
 800101c:	1dfb      	adds	r3, r7, #7
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	2b01      	cmp	r3, #1
 8001022:	d105      	bne.n	8001030 <main+0xdc>
    { 
      touchGroup0.setAllPixelColor(0,0,255);
 8001024:	4809      	ldr	r0, [pc, #36]	; (800104c <main+0xf8>)
 8001026:	23ff      	movs	r3, #255	; 0xff
 8001028:	2200      	movs	r2, #0
 800102a:	2100      	movs	r1, #0
 800102c:	f7ff fc18 	bl	8000860 <_ZN15TouchBoardGroup16setAllPixelColorEhhh>
    }
    touched_last = touched;
 8001030:	1dfb      	adds	r3, r7, #7
 8001032:	1d7a      	adds	r2, r7, #5
 8001034:	7812      	ldrb	r2, [r2, #0]
 8001036:	701a      	strb	r2, [r3, #0]
    HAL_Delay(50);
 8001038:	2032      	movs	r0, #50	; 0x32
 800103a:	f000 fe2d 	bl	8001c98 <HAL_Delay>
    tsl_user_Exec();
 800103e:	e7cd      	b.n	8000fdc <main+0x88>
 8001040:	08004d68 	.word	0x08004d68
 8001044:	20000368 	.word	0x20000368
 8001048:	50001c00 	.word	0x50001c00
 800104c:	20000590 	.word	0x20000590

08001050 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001050:	b590      	push	{r4, r7, lr}
 8001052:	b095      	sub	sp, #84	; 0x54
 8001054:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001056:	2418      	movs	r4, #24
 8001058:	193b      	adds	r3, r7, r4
 800105a:	0018      	movs	r0, r3
 800105c:	2338      	movs	r3, #56	; 0x38
 800105e:	001a      	movs	r2, r3
 8001060:	2100      	movs	r1, #0
 8001062:	f003 fd3d 	bl	8004ae0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001066:	1d3b      	adds	r3, r7, #4
 8001068:	0018      	movs	r0, r3
 800106a:	2314      	movs	r3, #20
 800106c:	001a      	movs	r2, r3
 800106e:	2100      	movs	r1, #0
 8001070:	f003 fd36 	bl	8004ae0 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001074:	4b26      	ldr	r3, [pc, #152]	; (8001110 <_Z18SystemClock_Configv+0xc0>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a26      	ldr	r2, [pc, #152]	; (8001114 <_Z18SystemClock_Configv+0xc4>)
 800107a:	401a      	ands	r2, r3
 800107c:	4b24      	ldr	r3, [pc, #144]	; (8001110 <_Z18SystemClock_Configv+0xc0>)
 800107e:	2180      	movs	r1, #128	; 0x80
 8001080:	0109      	lsls	r1, r1, #4
 8001082:	430a      	orrs	r2, r1
 8001084:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001086:	0021      	movs	r1, r4
 8001088:	187b      	adds	r3, r7, r1
 800108a:	2202      	movs	r2, #2
 800108c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800108e:	187b      	adds	r3, r7, r1
 8001090:	2201      	movs	r2, #1
 8001092:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001094:	187b      	adds	r3, r7, r1
 8001096:	2210      	movs	r2, #16
 8001098:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800109a:	187b      	adds	r3, r7, r1
 800109c:	2202      	movs	r2, #2
 800109e:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010a0:	187b      	adds	r3, r7, r1
 80010a2:	2200      	movs	r2, #0
 80010a4:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 80010a6:	187b      	adds	r3, r7, r1
 80010a8:	2280      	movs	r2, #128	; 0x80
 80010aa:	02d2      	lsls	r2, r2, #11
 80010ac:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80010ae:	187b      	adds	r3, r7, r1
 80010b0:	2280      	movs	r2, #128	; 0x80
 80010b2:	03d2      	lsls	r2, r2, #15
 80010b4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010b6:	187b      	adds	r3, r7, r1
 80010b8:	0018      	movs	r0, r3
 80010ba:	f001 f8bd 	bl	8002238 <HAL_RCC_OscConfig>
 80010be:	0003      	movs	r3, r0
 80010c0:	1e5a      	subs	r2, r3, #1
 80010c2:	4193      	sbcs	r3, r2
 80010c4:	b2db      	uxtb	r3, r3
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <_Z18SystemClock_Configv+0x7e>
  {
    Error_Handler();
 80010ca:	f000 fafb 	bl	80016c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ce:	1d3b      	adds	r3, r7, #4
 80010d0:	220f      	movs	r2, #15
 80010d2:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010d4:	1d3b      	adds	r3, r7, #4
 80010d6:	2203      	movs	r2, #3
 80010d8:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010da:	1d3b      	adds	r3, r7, #4
 80010dc:	2200      	movs	r2, #0
 80010de:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010e0:	1d3b      	adds	r3, r7, #4
 80010e2:	2200      	movs	r2, #0
 80010e4:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010e6:	1d3b      	adds	r3, r7, #4
 80010e8:	2200      	movs	r2, #0
 80010ea:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80010ec:	1d3b      	adds	r3, r7, #4
 80010ee:	2101      	movs	r1, #1
 80010f0:	0018      	movs	r0, r3
 80010f2:	f001 fb29 	bl	8002748 <HAL_RCC_ClockConfig>
 80010f6:	0003      	movs	r3, r0
 80010f8:	1e5a      	subs	r2, r3, #1
 80010fa:	4193      	sbcs	r3, r2
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d001      	beq.n	8001106 <_Z18SystemClock_Configv+0xb6>
  {
    Error_Handler();
 8001102:	f000 fadf 	bl	80016c4 <Error_Handler>
  }
}
 8001106:	46c0      	nop			; (mov r8, r8)
 8001108:	46bd      	mov	sp, r7
 800110a:	b015      	add	sp, #84	; 0x54
 800110c:	bd90      	pop	{r4, r7, pc}
 800110e:	46c0      	nop			; (mov r8, r8)
 8001110:	40007000 	.word	0x40007000
 8001114:	ffffe7ff 	.word	0xffffe7ff

08001118 <_ZL12MX_I2S2_Initv>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 800111c:	4b12      	ldr	r3, [pc, #72]	; (8001168 <_ZL12MX_I2S2_Initv+0x50>)
 800111e:	4a13      	ldr	r2, [pc, #76]	; (800116c <_ZL12MX_I2S2_Initv+0x54>)
 8001120:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8001122:	4b11      	ldr	r3, [pc, #68]	; (8001168 <_ZL12MX_I2S2_Initv+0x50>)
 8001124:	2280      	movs	r2, #128	; 0x80
 8001126:	0092      	lsls	r2, r2, #2
 8001128:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 800112a:	4b0f      	ldr	r3, [pc, #60]	; (8001168 <_ZL12MX_I2S2_Initv+0x50>)
 800112c:	2200      	movs	r2, #0
 800112e:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001130:	4b0d      	ldr	r3, [pc, #52]	; (8001168 <_ZL12MX_I2S2_Initv+0x50>)
 8001132:	2200      	movs	r2, #0
 8001134:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8001136:	4b0c      	ldr	r3, [pc, #48]	; (8001168 <_ZL12MX_I2S2_Initv+0x50>)
 8001138:	2200      	movs	r2, #0
 800113a:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 800113c:	4b0a      	ldr	r3, [pc, #40]	; (8001168 <_ZL12MX_I2S2_Initv+0x50>)
 800113e:	4a0c      	ldr	r2, [pc, #48]	; (8001170 <_ZL12MX_I2S2_Initv+0x58>)
 8001140:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_HIGH;
 8001142:	4b09      	ldr	r3, [pc, #36]	; (8001168 <_ZL12MX_I2S2_Initv+0x50>)
 8001144:	2208      	movs	r2, #8
 8001146:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001148:	4b07      	ldr	r3, [pc, #28]	; (8001168 <_ZL12MX_I2S2_Initv+0x50>)
 800114a:	0018      	movs	r0, r3
 800114c:	f000 ffba 	bl	80020c4 <HAL_I2S_Init>
 8001150:	0003      	movs	r3, r0
 8001152:	1e5a      	subs	r2, r3, #1
 8001154:	4193      	sbcs	r3, r2
 8001156:	b2db      	uxtb	r3, r3
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <_ZL12MX_I2S2_Initv+0x48>
  {
    Error_Handler();
 800115c:	f000 fab2 	bl	80016c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8001160:	46c0      	nop			; (mov r8, r8)
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	46c0      	nop			; (mov r8, r8)
 8001168:	200000a4 	.word	0x200000a4
 800116c:	40003800 	.word	0x40003800
 8001170:	0000ac44 	.word	0x0000ac44

08001174 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001178:	4b1a      	ldr	r3, [pc, #104]	; (80011e4 <_ZL12MX_SPI1_Initv+0x70>)
 800117a:	4a1b      	ldr	r2, [pc, #108]	; (80011e8 <_ZL12MX_SPI1_Initv+0x74>)
 800117c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800117e:	4b19      	ldr	r3, [pc, #100]	; (80011e4 <_ZL12MX_SPI1_Initv+0x70>)
 8001180:	2282      	movs	r2, #130	; 0x82
 8001182:	0052      	lsls	r2, r2, #1
 8001184:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001186:	4b17      	ldr	r3, [pc, #92]	; (80011e4 <_ZL12MX_SPI1_Initv+0x70>)
 8001188:	2200      	movs	r2, #0
 800118a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800118c:	4b15      	ldr	r3, [pc, #84]	; (80011e4 <_ZL12MX_SPI1_Initv+0x70>)
 800118e:	2200      	movs	r2, #0
 8001190:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001192:	4b14      	ldr	r3, [pc, #80]	; (80011e4 <_ZL12MX_SPI1_Initv+0x70>)
 8001194:	2200      	movs	r2, #0
 8001196:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001198:	4b12      	ldr	r3, [pc, #72]	; (80011e4 <_ZL12MX_SPI1_Initv+0x70>)
 800119a:	2200      	movs	r2, #0
 800119c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800119e:	4b11      	ldr	r3, [pc, #68]	; (80011e4 <_ZL12MX_SPI1_Initv+0x70>)
 80011a0:	2280      	movs	r2, #128	; 0x80
 80011a2:	0092      	lsls	r2, r2, #2
 80011a4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80011a6:	4b0f      	ldr	r3, [pc, #60]	; (80011e4 <_ZL12MX_SPI1_Initv+0x70>)
 80011a8:	2210      	movs	r2, #16
 80011aa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80011ac:	4b0d      	ldr	r3, [pc, #52]	; (80011e4 <_ZL12MX_SPI1_Initv+0x70>)
 80011ae:	2200      	movs	r2, #0
 80011b0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80011b2:	4b0c      	ldr	r3, [pc, #48]	; (80011e4 <_ZL12MX_SPI1_Initv+0x70>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80011b8:	4b0a      	ldr	r3, [pc, #40]	; (80011e4 <_ZL12MX_SPI1_Initv+0x70>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80011be:	4b09      	ldr	r3, [pc, #36]	; (80011e4 <_ZL12MX_SPI1_Initv+0x70>)
 80011c0:	2207      	movs	r2, #7
 80011c2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80011c4:	4b07      	ldr	r3, [pc, #28]	; (80011e4 <_ZL12MX_SPI1_Initv+0x70>)
 80011c6:	0018      	movs	r0, r3
 80011c8:	f001 fc02 	bl	80029d0 <HAL_SPI_Init>
 80011cc:	0003      	movs	r3, r0
 80011ce:	1e5a      	subs	r2, r3, #1
 80011d0:	4193      	sbcs	r3, r2
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <_ZL12MX_SPI1_Initv+0x68>
  {
    Error_Handler();
 80011d8:	f000 fa74 	bl	80016c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80011dc:	46c0      	nop			; (mov r8, r8)
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	46c0      	nop			; (mov r8, r8)
 80011e4:	20000128 	.word	0x20000128
 80011e8:	40013000 	.word	0x40013000

080011ec <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b08a      	sub	sp, #40	; 0x28
 80011f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011f2:	2318      	movs	r3, #24
 80011f4:	18fb      	adds	r3, r7, r3
 80011f6:	0018      	movs	r0, r3
 80011f8:	2310      	movs	r3, #16
 80011fa:	001a      	movs	r2, r3
 80011fc:	2100      	movs	r1, #0
 80011fe:	f003 fc6f 	bl	8004ae0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001202:	2310      	movs	r3, #16
 8001204:	18fb      	adds	r3, r7, r3
 8001206:	0018      	movs	r0, r3
 8001208:	2308      	movs	r3, #8
 800120a:	001a      	movs	r2, r3
 800120c:	2100      	movs	r1, #0
 800120e:	f003 fc67 	bl	8004ae0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001212:	003b      	movs	r3, r7
 8001214:	0018      	movs	r0, r3
 8001216:	2310      	movs	r3, #16
 8001218:	001a      	movs	r2, r3
 800121a:	2100      	movs	r1, #0
 800121c:	f003 fc60 	bl	8004ae0 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001220:	4b48      	ldr	r3, [pc, #288]	; (8001344 <_ZL12MX_TIM2_Initv+0x158>)
 8001222:	2280      	movs	r2, #128	; 0x80
 8001224:	05d2      	lsls	r2, r2, #23
 8001226:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001228:	4b46      	ldr	r3, [pc, #280]	; (8001344 <_ZL12MX_TIM2_Initv+0x158>)
 800122a:	2200      	movs	r2, #0
 800122c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800122e:	4b45      	ldr	r3, [pc, #276]	; (8001344 <_ZL12MX_TIM2_Initv+0x158>)
 8001230:	2200      	movs	r2, #0
 8001232:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 39;
 8001234:	4b43      	ldr	r3, [pc, #268]	; (8001344 <_ZL12MX_TIM2_Initv+0x158>)
 8001236:	2227      	movs	r2, #39	; 0x27
 8001238:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800123a:	4b42      	ldr	r3, [pc, #264]	; (8001344 <_ZL12MX_TIM2_Initv+0x158>)
 800123c:	2200      	movs	r2, #0
 800123e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001240:	4b40      	ldr	r3, [pc, #256]	; (8001344 <_ZL12MX_TIM2_Initv+0x158>)
 8001242:	2200      	movs	r2, #0
 8001244:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001246:	4b3f      	ldr	r3, [pc, #252]	; (8001344 <_ZL12MX_TIM2_Initv+0x158>)
 8001248:	0018      	movs	r0, r3
 800124a:	f001 fee6 	bl	800301a <HAL_TIM_Base_Init>
 800124e:	0003      	movs	r3, r0
 8001250:	1e5a      	subs	r2, r3, #1
 8001252:	4193      	sbcs	r3, r2
 8001254:	b2db      	uxtb	r3, r3
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <_ZL12MX_TIM2_Initv+0x72>
  {
    Error_Handler();
 800125a:	f000 fa33 	bl	80016c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800125e:	2118      	movs	r1, #24
 8001260:	187b      	adds	r3, r7, r1
 8001262:	2280      	movs	r2, #128	; 0x80
 8001264:	0152      	lsls	r2, r2, #5
 8001266:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001268:	187a      	adds	r2, r7, r1
 800126a:	4b36      	ldr	r3, [pc, #216]	; (8001344 <_ZL12MX_TIM2_Initv+0x158>)
 800126c:	0011      	movs	r1, r2
 800126e:	0018      	movs	r0, r3
 8001270:	f002 f868 	bl	8003344 <HAL_TIM_ConfigClockSource>
 8001274:	0003      	movs	r3, r0
 8001276:	1e5a      	subs	r2, r3, #1
 8001278:	4193      	sbcs	r3, r2
 800127a:	b2db      	uxtb	r3, r3
 800127c:	2b00      	cmp	r3, #0
 800127e:	d001      	beq.n	8001284 <_ZL12MX_TIM2_Initv+0x98>
  {
    Error_Handler();
 8001280:	f000 fa20 	bl	80016c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001284:	4b2f      	ldr	r3, [pc, #188]	; (8001344 <_ZL12MX_TIM2_Initv+0x158>)
 8001286:	0018      	movs	r0, r3
 8001288:	f001 ffa3 	bl	80031d2 <HAL_TIM_PWM_Init>
 800128c:	0003      	movs	r3, r0
 800128e:	1e5a      	subs	r2, r3, #1
 8001290:	4193      	sbcs	r3, r2
 8001292:	b2db      	uxtb	r3, r3
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <_ZL12MX_TIM2_Initv+0xb0>
  {
    Error_Handler();
 8001298:	f000 fa14 	bl	80016c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800129c:	2110      	movs	r1, #16
 800129e:	187b      	adds	r3, r7, r1
 80012a0:	2200      	movs	r2, #0
 80012a2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012a4:	187b      	adds	r3, r7, r1
 80012a6:	2200      	movs	r2, #0
 80012a8:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012aa:	187a      	adds	r2, r7, r1
 80012ac:	4b25      	ldr	r3, [pc, #148]	; (8001344 <_ZL12MX_TIM2_Initv+0x158>)
 80012ae:	0011      	movs	r1, r2
 80012b0:	0018      	movs	r0, r3
 80012b2:	f002 f92f 	bl	8003514 <HAL_TIMEx_MasterConfigSynchronization>
 80012b6:	0003      	movs	r3, r0
 80012b8:	1e5a      	subs	r2, r3, #1
 80012ba:	4193      	sbcs	r3, r2
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d001      	beq.n	80012c6 <_ZL12MX_TIM2_Initv+0xda>
  {
    Error_Handler();
 80012c2:	f000 f9ff 	bl	80016c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012c6:	003b      	movs	r3, r7
 80012c8:	2260      	movs	r2, #96	; 0x60
 80012ca:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80012cc:	003b      	movs	r3, r7
 80012ce:	2200      	movs	r2, #0
 80012d0:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012d2:	003b      	movs	r3, r7
 80012d4:	2200      	movs	r2, #0
 80012d6:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80012d8:	003b      	movs	r3, r7
 80012da:	2204      	movs	r2, #4
 80012dc:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012de:	0039      	movs	r1, r7
 80012e0:	4b18      	ldr	r3, [pc, #96]	; (8001344 <_ZL12MX_TIM2_Initv+0x158>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	0018      	movs	r0, r3
 80012e6:	f001 ff97 	bl	8003218 <HAL_TIM_PWM_ConfigChannel>
 80012ea:	0003      	movs	r3, r0
 80012ec:	1e5a      	subs	r2, r3, #1
 80012ee:	4193      	sbcs	r3, r2
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <_ZL12MX_TIM2_Initv+0x10e>
  {
    Error_Handler();
 80012f6:	f000 f9e5 	bl	80016c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80012fa:	0039      	movs	r1, r7
 80012fc:	4b11      	ldr	r3, [pc, #68]	; (8001344 <_ZL12MX_TIM2_Initv+0x158>)
 80012fe:	2208      	movs	r2, #8
 8001300:	0018      	movs	r0, r3
 8001302:	f001 ff89 	bl	8003218 <HAL_TIM_PWM_ConfigChannel>
 8001306:	0003      	movs	r3, r0
 8001308:	1e5a      	subs	r2, r3, #1
 800130a:	4193      	sbcs	r3, r2
 800130c:	b2db      	uxtb	r3, r3
 800130e:	2b00      	cmp	r3, #0
 8001310:	d001      	beq.n	8001316 <_ZL12MX_TIM2_Initv+0x12a>
  {
    Error_Handler();
 8001312:	f000 f9d7 	bl	80016c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001316:	0039      	movs	r1, r7
 8001318:	4b0a      	ldr	r3, [pc, #40]	; (8001344 <_ZL12MX_TIM2_Initv+0x158>)
 800131a:	220c      	movs	r2, #12
 800131c:	0018      	movs	r0, r3
 800131e:	f001 ff7b 	bl	8003218 <HAL_TIM_PWM_ConfigChannel>
 8001322:	0003      	movs	r3, r0
 8001324:	1e5a      	subs	r2, r3, #1
 8001326:	4193      	sbcs	r3, r2
 8001328:	b2db      	uxtb	r3, r3
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <_ZL12MX_TIM2_Initv+0x146>
  {
    Error_Handler();
 800132e:	f000 f9c9 	bl	80016c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001332:	4b04      	ldr	r3, [pc, #16]	; (8001344 <_ZL12MX_TIM2_Initv+0x158>)
 8001334:	0018      	movs	r0, r3
 8001336:	f000 fb55 	bl	80019e4 <HAL_TIM_MspPostInit>

}
 800133a:	46c0      	nop			; (mov r8, r8)
 800133c:	46bd      	mov	sp, r7
 800133e:	b00a      	add	sp, #40	; 0x28
 8001340:	bd80      	pop	{r7, pc}
 8001342:	46c0      	nop			; (mov r8, r8)
 8001344:	20000210 	.word	0x20000210

08001348 <_ZL11MX_TSC_Initv>:
  * @brief TSC Initialization Function
  * @param None
  * @retval None
  */
static void MX_TSC_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TSC_Init 1 */

  /* USER CODE END TSC_Init 1 */
  /** Configure the TSC peripheral
  */
  htsc.Instance = TSC;
 800134c:	4b20      	ldr	r3, [pc, #128]	; (80013d0 <_ZL11MX_TSC_Initv+0x88>)
 800134e:	4a21      	ldr	r2, [pc, #132]	; (80013d4 <_ZL11MX_TSC_Initv+0x8c>)
 8001350:	601a      	str	r2, [r3, #0]
  htsc.Init.CTPulseHighLength = TSC_CTPH_8CYCLES;
 8001352:	4b1f      	ldr	r3, [pc, #124]	; (80013d0 <_ZL11MX_TSC_Initv+0x88>)
 8001354:	22e0      	movs	r2, #224	; 0xe0
 8001356:	05d2      	lsls	r2, r2, #23
 8001358:	605a      	str	r2, [r3, #4]
  htsc.Init.CTPulseLowLength = TSC_CTPL_8CYCLES;
 800135a:	4b1d      	ldr	r3, [pc, #116]	; (80013d0 <_ZL11MX_TSC_Initv+0x88>)
 800135c:	22e0      	movs	r2, #224	; 0xe0
 800135e:	04d2      	lsls	r2, r2, #19
 8001360:	609a      	str	r2, [r3, #8]
  htsc.Init.SpreadSpectrum = DISABLE;
 8001362:	4b1b      	ldr	r3, [pc, #108]	; (80013d0 <_ZL11MX_TSC_Initv+0x88>)
 8001364:	2200      	movs	r2, #0
 8001366:	60da      	str	r2, [r3, #12]
  htsc.Init.SpreadSpectrumDeviation = 1;
 8001368:	4b19      	ldr	r3, [pc, #100]	; (80013d0 <_ZL11MX_TSC_Initv+0x88>)
 800136a:	2201      	movs	r2, #1
 800136c:	611a      	str	r2, [r3, #16]
  htsc.Init.SpreadSpectrumPrescaler = TSC_SS_PRESC_DIV1;
 800136e:	4b18      	ldr	r3, [pc, #96]	; (80013d0 <_ZL11MX_TSC_Initv+0x88>)
 8001370:	2200      	movs	r2, #0
 8001372:	615a      	str	r2, [r3, #20]
  htsc.Init.PulseGeneratorPrescaler = TSC_PG_PRESC_DIV8;
 8001374:	4b16      	ldr	r3, [pc, #88]	; (80013d0 <_ZL11MX_TSC_Initv+0x88>)
 8001376:	22c0      	movs	r2, #192	; 0xc0
 8001378:	0192      	lsls	r2, r2, #6
 800137a:	619a      	str	r2, [r3, #24]
  htsc.Init.MaxCountValue = TSC_MCV_16383;
 800137c:	4b14      	ldr	r3, [pc, #80]	; (80013d0 <_ZL11MX_TSC_Initv+0x88>)
 800137e:	22c0      	movs	r2, #192	; 0xc0
 8001380:	61da      	str	r2, [r3, #28]
  htsc.Init.IODefaultMode = TSC_IODEF_OUT_PP_LOW;
 8001382:	4b13      	ldr	r3, [pc, #76]	; (80013d0 <_ZL11MX_TSC_Initv+0x88>)
 8001384:	2200      	movs	r2, #0
 8001386:	621a      	str	r2, [r3, #32]
  htsc.Init.SynchroPinPolarity = TSC_SYNC_POLARITY_FALLING;
 8001388:	4b11      	ldr	r3, [pc, #68]	; (80013d0 <_ZL11MX_TSC_Initv+0x88>)
 800138a:	2200      	movs	r2, #0
 800138c:	625a      	str	r2, [r3, #36]	; 0x24
  htsc.Init.AcquisitionMode = TSC_ACQ_MODE_NORMAL;
 800138e:	4b10      	ldr	r3, [pc, #64]	; (80013d0 <_ZL11MX_TSC_Initv+0x88>)
 8001390:	2200      	movs	r2, #0
 8001392:	629a      	str	r2, [r3, #40]	; 0x28
  htsc.Init.MaxCountInterrupt = DISABLE;
 8001394:	4b0e      	ldr	r3, [pc, #56]	; (80013d0 <_ZL11MX_TSC_Initv+0x88>)
 8001396:	2200      	movs	r2, #0
 8001398:	62da      	str	r2, [r3, #44]	; 0x2c
  htsc.Init.ChannelIOs = TSC_GROUP7_IO2;
 800139a:	4b0d      	ldr	r3, [pc, #52]	; (80013d0 <_ZL11MX_TSC_Initv+0x88>)
 800139c:	2280      	movs	r2, #128	; 0x80
 800139e:	0492      	lsls	r2, r2, #18
 80013a0:	631a      	str	r2, [r3, #48]	; 0x30
  htsc.Init.ShieldIOs = 0;
 80013a2:	4b0b      	ldr	r3, [pc, #44]	; (80013d0 <_ZL11MX_TSC_Initv+0x88>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	635a      	str	r2, [r3, #52]	; 0x34
  htsc.Init.SamplingIOs = TSC_GROUP7_IO1;
 80013a8:	4b09      	ldr	r3, [pc, #36]	; (80013d0 <_ZL11MX_TSC_Initv+0x88>)
 80013aa:	2280      	movs	r2, #128	; 0x80
 80013ac:	0452      	lsls	r2, r2, #17
 80013ae:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_TSC_Init(&htsc) != HAL_OK)
 80013b0:	4b07      	ldr	r3, [pc, #28]	; (80013d0 <_ZL11MX_TSC_Initv+0x88>)
 80013b2:	0018      	movs	r0, r3
 80013b4:	f002 f8de 	bl	8003574 <HAL_TSC_Init>
 80013b8:	0003      	movs	r3, r0
 80013ba:	1e5a      	subs	r2, r3, #1
 80013bc:	4193      	sbcs	r3, r2
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <_ZL11MX_TSC_Initv+0x80>
  {
    Error_Handler();
 80013c4:	f000 f97e 	bl	80016c4 <Error_Handler>
  }
  /* USER CODE BEGIN TSC_Init 2 */

  /* USER CODE END TSC_Init 2 */

}
 80013c8:	46c0      	nop			; (mov r8, r8)
 80013ca:	46bd      	mov	sp, r7
 80013cc:	bd80      	pop	{r7, pc}
 80013ce:	46c0      	nop			; (mov r8, r8)
 80013d0:	20000324 	.word	0x20000324
 80013d4:	40024000 	.word	0x40024000

080013d8 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013de:	4b14      	ldr	r3, [pc, #80]	; (8001430 <_ZL11MX_DMA_Initv+0x58>)
 80013e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013e2:	4b13      	ldr	r3, [pc, #76]	; (8001430 <_ZL11MX_DMA_Initv+0x58>)
 80013e4:	2101      	movs	r1, #1
 80013e6:	430a      	orrs	r2, r1
 80013e8:	631a      	str	r2, [r3, #48]	; 0x30
 80013ea:	4b11      	ldr	r3, [pc, #68]	; (8001430 <_ZL11MX_DMA_Initv+0x58>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ee:	2201      	movs	r2, #1
 80013f0:	4013      	ands	r3, r2
 80013f2:	607b      	str	r3, [r7, #4]
 80013f4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80013f6:	2200      	movs	r2, #0
 80013f8:	2100      	movs	r1, #0
 80013fa:	2009      	movs	r0, #9
 80013fc:	f000 fc5c 	bl	8001cb8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001400:	2009      	movs	r0, #9
 8001402:	f000 fc83 	bl	8001d0c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8001406:	2200      	movs	r2, #0
 8001408:	2100      	movs	r1, #0
 800140a:	200a      	movs	r0, #10
 800140c:	f000 fc54 	bl	8001cb8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8001410:	200a      	movs	r0, #10
 8001412:	f000 fc7b 	bl	8001d0c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 8001416:	2200      	movs	r2, #0
 8001418:	2100      	movs	r1, #0
 800141a:	200b      	movs	r0, #11
 800141c:	f000 fc4c 	bl	8001cb8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8001420:	200b      	movs	r0, #11
 8001422:	f000 fc73 	bl	8001d0c <HAL_NVIC_EnableIRQ>

}
 8001426:	46c0      	nop			; (mov r8, r8)
 8001428:	46bd      	mov	sp, r7
 800142a:	b002      	add	sp, #8
 800142c:	bd80      	pop	{r7, pc}
 800142e:	46c0      	nop			; (mov r8, r8)
 8001430:	40021000 	.word	0x40021000

08001434 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001434:	b590      	push	{r4, r7, lr}
 8001436:	b08d      	sub	sp, #52	; 0x34
 8001438:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800143a:	241c      	movs	r4, #28
 800143c:	193b      	adds	r3, r7, r4
 800143e:	0018      	movs	r0, r3
 8001440:	2314      	movs	r3, #20
 8001442:	001a      	movs	r2, r3
 8001444:	2100      	movs	r1, #0
 8001446:	f003 fb4b 	bl	8004ae0 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800144a:	4b8b      	ldr	r3, [pc, #556]	; (8001678 <_ZL12MX_GPIO_Initv+0x244>)
 800144c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800144e:	4b8a      	ldr	r3, [pc, #552]	; (8001678 <_ZL12MX_GPIO_Initv+0x244>)
 8001450:	2110      	movs	r1, #16
 8001452:	430a      	orrs	r2, r1
 8001454:	62da      	str	r2, [r3, #44]	; 0x2c
 8001456:	4b88      	ldr	r3, [pc, #544]	; (8001678 <_ZL12MX_GPIO_Initv+0x244>)
 8001458:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800145a:	2210      	movs	r2, #16
 800145c:	4013      	ands	r3, r2
 800145e:	61bb      	str	r3, [r7, #24]
 8001460:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001462:	4b85      	ldr	r3, [pc, #532]	; (8001678 <_ZL12MX_GPIO_Initv+0x244>)
 8001464:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001466:	4b84      	ldr	r3, [pc, #528]	; (8001678 <_ZL12MX_GPIO_Initv+0x244>)
 8001468:	2104      	movs	r1, #4
 800146a:	430a      	orrs	r2, r1
 800146c:	62da      	str	r2, [r3, #44]	; 0x2c
 800146e:	4b82      	ldr	r3, [pc, #520]	; (8001678 <_ZL12MX_GPIO_Initv+0x244>)
 8001470:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001472:	2204      	movs	r2, #4
 8001474:	4013      	ands	r3, r2
 8001476:	617b      	str	r3, [r7, #20]
 8001478:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800147a:	4b7f      	ldr	r3, [pc, #508]	; (8001678 <_ZL12MX_GPIO_Initv+0x244>)
 800147c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800147e:	4b7e      	ldr	r3, [pc, #504]	; (8001678 <_ZL12MX_GPIO_Initv+0x244>)
 8001480:	2180      	movs	r1, #128	; 0x80
 8001482:	430a      	orrs	r2, r1
 8001484:	62da      	str	r2, [r3, #44]	; 0x2c
 8001486:	4b7c      	ldr	r3, [pc, #496]	; (8001678 <_ZL12MX_GPIO_Initv+0x244>)
 8001488:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800148a:	2280      	movs	r2, #128	; 0x80
 800148c:	4013      	ands	r3, r2
 800148e:	613b      	str	r3, [r7, #16]
 8001490:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001492:	4b79      	ldr	r3, [pc, #484]	; (8001678 <_ZL12MX_GPIO_Initv+0x244>)
 8001494:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001496:	4b78      	ldr	r3, [pc, #480]	; (8001678 <_ZL12MX_GPIO_Initv+0x244>)
 8001498:	2101      	movs	r1, #1
 800149a:	430a      	orrs	r2, r1
 800149c:	62da      	str	r2, [r3, #44]	; 0x2c
 800149e:	4b76      	ldr	r3, [pc, #472]	; (8001678 <_ZL12MX_GPIO_Initv+0x244>)
 80014a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014a2:	2201      	movs	r2, #1
 80014a4:	4013      	ands	r3, r2
 80014a6:	60fb      	str	r3, [r7, #12]
 80014a8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014aa:	4b73      	ldr	r3, [pc, #460]	; (8001678 <_ZL12MX_GPIO_Initv+0x244>)
 80014ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014ae:	4b72      	ldr	r3, [pc, #456]	; (8001678 <_ZL12MX_GPIO_Initv+0x244>)
 80014b0:	2102      	movs	r1, #2
 80014b2:	430a      	orrs	r2, r1
 80014b4:	62da      	str	r2, [r3, #44]	; 0x2c
 80014b6:	4b70      	ldr	r3, [pc, #448]	; (8001678 <_ZL12MX_GPIO_Initv+0x244>)
 80014b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014ba:	2202      	movs	r2, #2
 80014bc:	4013      	ands	r3, r2
 80014be:	60bb      	str	r3, [r7, #8]
 80014c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014c2:	4b6d      	ldr	r3, [pc, #436]	; (8001678 <_ZL12MX_GPIO_Initv+0x244>)
 80014c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014c6:	4b6c      	ldr	r3, [pc, #432]	; (8001678 <_ZL12MX_GPIO_Initv+0x244>)
 80014c8:	2108      	movs	r1, #8
 80014ca:	430a      	orrs	r2, r1
 80014cc:	62da      	str	r2, [r3, #44]	; 0x2c
 80014ce:	4b6a      	ldr	r3, [pc, #424]	; (8001678 <_ZL12MX_GPIO_Initv+0x244>)
 80014d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014d2:	2208      	movs	r2, #8
 80014d4:	4013      	ands	r3, r2
 80014d6:	607b      	str	r3, [r7, #4]
 80014d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUTTON_LED_L_GPIO_Port, BUTTON_LED_L_Pin, GPIO_PIN_RESET);
 80014da:	4b68      	ldr	r3, [pc, #416]	; (800167c <_ZL12MX_GPIO_Initv+0x248>)
 80014dc:	2200      	movs	r2, #0
 80014de:	2120      	movs	r1, #32
 80014e0:	0018      	movs	r0, r3
 80014e2:	f000 fde9 	bl	80020b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUTTON_LED_R_GPIO_Port, BUTTON_LED_R_Pin, GPIO_PIN_RESET);
 80014e6:	2380      	movs	r3, #128	; 0x80
 80014e8:	01db      	lsls	r3, r3, #7
 80014ea:	4865      	ldr	r0, [pc, #404]	; (8001680 <_ZL12MX_GPIO_Initv+0x24c>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	0019      	movs	r1, r3
 80014f0:	f000 fde2 	bl	80020b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TEST_LED_GPIO_Port, TEST_LED_Pin, GPIO_PIN_RESET);
 80014f4:	2380      	movs	r3, #128	; 0x80
 80014f6:	00db      	lsls	r3, r3, #3
 80014f8:	4862      	ldr	r0, [pc, #392]	; (8001684 <_ZL12MX_GPIO_Initv+0x250>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	0019      	movs	r1, r3
 80014fe:	f000 fddb 	bl	80020b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, AUDIO_SD_N_L_Pin|AUDIO_SD_N_R_Pin, GPIO_PIN_RESET);
 8001502:	23c0      	movs	r3, #192	; 0xc0
 8001504:	011b      	lsls	r3, r3, #4
 8001506:	4860      	ldr	r0, [pc, #384]	; (8001688 <_ZL12MX_GPIO_Initv+0x254>)
 8001508:	2200      	movs	r2, #0
 800150a:	0019      	movs	r1, r3
 800150c:	f000 fdd4 	bl	80020b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BUTTON_L_Pin SD_DET_A_Pin SD_DET_B_Pin */
  GPIO_InitStruct.Pin = BUTTON_L_Pin|SD_DET_A_Pin|SD_DET_B_Pin;
 8001510:	193b      	adds	r3, r7, r4
 8001512:	22c8      	movs	r2, #200	; 0xc8
 8001514:	0052      	lsls	r2, r2, #1
 8001516:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001518:	193b      	adds	r3, r7, r4
 800151a:	2200      	movs	r2, #0
 800151c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151e:	193b      	adds	r3, r7, r4
 8001520:	2200      	movs	r2, #0
 8001522:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001524:	193b      	adds	r3, r7, r4
 8001526:	4a55      	ldr	r2, [pc, #340]	; (800167c <_ZL12MX_GPIO_Initv+0x248>)
 8001528:	0019      	movs	r1, r3
 800152a:	0010      	movs	r0, r2
 800152c:	f000 fd06 	bl	8001f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_LED_L_Pin */
  GPIO_InitStruct.Pin = BUTTON_LED_L_Pin;
 8001530:	193b      	adds	r3, r7, r4
 8001532:	2220      	movs	r2, #32
 8001534:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001536:	193b      	adds	r3, r7, r4
 8001538:	2201      	movs	r2, #1
 800153a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153c:	193b      	adds	r3, r7, r4
 800153e:	2200      	movs	r2, #0
 8001540:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001542:	193b      	adds	r3, r7, r4
 8001544:	2200      	movs	r2, #0
 8001546:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(BUTTON_LED_L_GPIO_Port, &GPIO_InitStruct);
 8001548:	193b      	adds	r3, r7, r4
 800154a:	4a4c      	ldr	r2, [pc, #304]	; (800167c <_ZL12MX_GPIO_Initv+0x248>)
 800154c:	0019      	movs	r1, r3
 800154e:	0010      	movs	r0, r2
 8001550:	f000 fcf4 	bl	8001f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_R_Pin */
  GPIO_InitStruct.Pin = BUTTON_R_Pin;
 8001554:	0021      	movs	r1, r4
 8001556:	187b      	adds	r3, r7, r1
 8001558:	2280      	movs	r2, #128	; 0x80
 800155a:	0192      	lsls	r2, r2, #6
 800155c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800155e:	000c      	movs	r4, r1
 8001560:	193b      	adds	r3, r7, r4
 8001562:	2200      	movs	r2, #0
 8001564:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001566:	193b      	adds	r3, r7, r4
 8001568:	2200      	movs	r2, #0
 800156a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUTTON_R_GPIO_Port, &GPIO_InitStruct);
 800156c:	193b      	adds	r3, r7, r4
 800156e:	4a44      	ldr	r2, [pc, #272]	; (8001680 <_ZL12MX_GPIO_Initv+0x24c>)
 8001570:	0019      	movs	r1, r3
 8001572:	0010      	movs	r0, r2
 8001574:	f000 fce2 	bl	8001f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_LED_R_Pin */
  GPIO_InitStruct.Pin = BUTTON_LED_R_Pin;
 8001578:	0021      	movs	r1, r4
 800157a:	187b      	adds	r3, r7, r1
 800157c:	2280      	movs	r2, #128	; 0x80
 800157e:	01d2      	lsls	r2, r2, #7
 8001580:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001582:	000c      	movs	r4, r1
 8001584:	193b      	adds	r3, r7, r4
 8001586:	2201      	movs	r2, #1
 8001588:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158a:	193b      	adds	r3, r7, r4
 800158c:	2200      	movs	r2, #0
 800158e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001590:	193b      	adds	r3, r7, r4
 8001592:	2200      	movs	r2, #0
 8001594:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(BUTTON_LED_R_GPIO_Port, &GPIO_InitStruct);
 8001596:	193b      	adds	r3, r7, r4
 8001598:	4a39      	ldr	r2, [pc, #228]	; (8001680 <_ZL12MX_GPIO_Initv+0x24c>)
 800159a:	0019      	movs	r1, r3
 800159c:	0010      	movs	r0, r2
 800159e:	f000 fccd 	bl	8001f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : TEST_LED_Pin */
  GPIO_InitStruct.Pin = TEST_LED_Pin;
 80015a2:	0021      	movs	r1, r4
 80015a4:	187b      	adds	r3, r7, r1
 80015a6:	2280      	movs	r2, #128	; 0x80
 80015a8:	00d2      	lsls	r2, r2, #3
 80015aa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015ac:	000c      	movs	r4, r1
 80015ae:	193b      	adds	r3, r7, r4
 80015b0:	2201      	movs	r2, #1
 80015b2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b4:	193b      	adds	r3, r7, r4
 80015b6:	2200      	movs	r2, #0
 80015b8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ba:	193b      	adds	r3, r7, r4
 80015bc:	2200      	movs	r2, #0
 80015be:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(TEST_LED_GPIO_Port, &GPIO_InitStruct);
 80015c0:	193b      	adds	r3, r7, r4
 80015c2:	4a30      	ldr	r2, [pc, #192]	; (8001684 <_ZL12MX_GPIO_Initv+0x250>)
 80015c4:	0019      	movs	r1, r3
 80015c6:	0010      	movs	r0, r2
 80015c8:	f000 fcb8 	bl	8001f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : AUDIO_SD_N_L_Pin */
  GPIO_InitStruct.Pin = AUDIO_SD_N_L_Pin;
 80015cc:	0021      	movs	r1, r4
 80015ce:	187b      	adds	r3, r7, r1
 80015d0:	2280      	movs	r2, #128	; 0x80
 80015d2:	00d2      	lsls	r2, r2, #3
 80015d4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d6:	000c      	movs	r4, r1
 80015d8:	193b      	adds	r3, r7, r4
 80015da:	2201      	movs	r2, #1
 80015dc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015de:	193b      	adds	r3, r7, r4
 80015e0:	2200      	movs	r2, #0
 80015e2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e4:	193b      	adds	r3, r7, r4
 80015e6:	2200      	movs	r2, #0
 80015e8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(AUDIO_SD_N_L_GPIO_Port, &GPIO_InitStruct);
 80015ea:	193b      	adds	r3, r7, r4
 80015ec:	4a26      	ldr	r2, [pc, #152]	; (8001688 <_ZL12MX_GPIO_Initv+0x254>)
 80015ee:	0019      	movs	r1, r3
 80015f0:	0010      	movs	r0, r2
 80015f2:	f000 fca3 	bl	8001f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_SPI1_CS_N_Pin */
  GPIO_InitStruct.Pin = SD_SPI1_CS_N_Pin;
 80015f6:	0021      	movs	r1, r4
 80015f8:	187b      	adds	r3, r7, r1
 80015fa:	2280      	movs	r2, #128	; 0x80
 80015fc:	0212      	lsls	r2, r2, #8
 80015fe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001600:	000c      	movs	r4, r1
 8001602:	193b      	adds	r3, r7, r4
 8001604:	2201      	movs	r2, #1
 8001606:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001608:	193b      	adds	r3, r7, r4
 800160a:	2200      	movs	r2, #0
 800160c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800160e:	193b      	adds	r3, r7, r4
 8001610:	2203      	movs	r2, #3
 8001612:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SD_SPI1_CS_N_GPIO_Port, &GPIO_InitStruct);
 8001614:	193a      	adds	r2, r7, r4
 8001616:	23a0      	movs	r3, #160	; 0xa0
 8001618:	05db      	lsls	r3, r3, #23
 800161a:	0011      	movs	r1, r2
 800161c:	0018      	movs	r0, r3
 800161e:	f000 fc8d 	bl	8001f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : AUDIO_SD_N_R_Pin */
  GPIO_InitStruct.Pin = AUDIO_SD_N_R_Pin;
 8001622:	0021      	movs	r1, r4
 8001624:	187b      	adds	r3, r7, r1
 8001626:	2280      	movs	r2, #128	; 0x80
 8001628:	0112      	lsls	r2, r2, #4
 800162a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800162c:	000c      	movs	r4, r1
 800162e:	193b      	adds	r3, r7, r4
 8001630:	2211      	movs	r2, #17
 8001632:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001634:	193b      	adds	r3, r7, r4
 8001636:	2200      	movs	r2, #0
 8001638:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163a:	193b      	adds	r3, r7, r4
 800163c:	2200      	movs	r2, #0
 800163e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(AUDIO_SD_N_R_GPIO_Port, &GPIO_InitStruct);
 8001640:	193b      	adds	r3, r7, r4
 8001642:	4a11      	ldr	r2, [pc, #68]	; (8001688 <_ZL12MX_GPIO_Initv+0x254>)
 8001644:	0019      	movs	r1, r3
 8001646:	0010      	movs	r0, r2
 8001648:	f000 fc78 	bl	8001f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : MODE_SW_Pin */
  GPIO_InitStruct.Pin = MODE_SW_Pin;
 800164c:	0021      	movs	r1, r4
 800164e:	187b      	adds	r3, r7, r1
 8001650:	2280      	movs	r2, #128	; 0x80
 8001652:	0212      	lsls	r2, r2, #8
 8001654:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001656:	187b      	adds	r3, r7, r1
 8001658:	2200      	movs	r2, #0
 800165a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165c:	187b      	adds	r3, r7, r1
 800165e:	2200      	movs	r2, #0
 8001660:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(MODE_SW_GPIO_Port, &GPIO_InitStruct);
 8001662:	187b      	adds	r3, r7, r1
 8001664:	4a08      	ldr	r2, [pc, #32]	; (8001688 <_ZL12MX_GPIO_Initv+0x254>)
 8001666:	0019      	movs	r1, r3
 8001668:	0010      	movs	r0, r2
 800166a:	f000 fc67 	bl	8001f3c <HAL_GPIO_Init>

}
 800166e:	46c0      	nop			; (mov r8, r8)
 8001670:	46bd      	mov	sp, r7
 8001672:	b00d      	add	sp, #52	; 0x34
 8001674:	bd90      	pop	{r4, r7, pc}
 8001676:	46c0      	nop			; (mov r8, r8)
 8001678:	40021000 	.word	0x40021000
 800167c:	50001000 	.word	0x50001000
 8001680:	50000800 	.word	0x50000800
 8001684:	50001c00 	.word	0x50001c00
 8001688:	50000c00 	.word	0x50000c00

0800168c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim) {
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  touchGroup0.updatePixelHalfDMA();
 8001694:	4b03      	ldr	r3, [pc, #12]	; (80016a4 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x18>)
 8001696:	0018      	movs	r0, r3
 8001698:	f7ff f996 	bl	80009c8 <_ZN15TouchBoardGroup18updatePixelHalfDMAEv>
}
 800169c:	46c0      	nop			; (mov r8, r8)
 800169e:	46bd      	mov	sp, r7
 80016a0:	b002      	add	sp, #8
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	20000590 	.word	0x20000590

080016a8 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b082      	sub	sp, #8
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
  touchGroup0.updatePixelDMA();
 80016b0:	4b03      	ldr	r3, [pc, #12]	; (80016c0 <HAL_TIM_PWM_PulseFinishedCallback+0x18>)
 80016b2:	0018      	movs	r0, r3
 80016b4:	f7ff f97b 	bl	80009ae <_ZN15TouchBoardGroup14updatePixelDMAEv>
}
 80016b8:	46c0      	nop			; (mov r8, r8)
 80016ba:	46bd      	mov	sp, r7
 80016bc:	b002      	add	sp, #8
 80016be:	bd80      	pop	{r7, pc}
 80016c0:	20000590 	.word	0x20000590

080016c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016c8:	b672      	cpsid	i
}
 80016ca:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016cc:	e7fe      	b.n	80016cc <Error_Handler+0x8>
	...

080016d0 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af02      	add	r7, sp, #8
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	6039      	str	r1, [r7, #0]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2b01      	cmp	r3, #1
 80016de:	d10e      	bne.n	80016fe <_Z41__static_initialization_and_destruction_0ii+0x2e>
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	4a0e      	ldr	r2, [pc, #56]	; (800171c <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d10a      	bne.n	80016fe <_Z41__static_initialization_and_destruction_0ii+0x2e>
TouchBoardGroup touchGroup0 = TouchBoardGroup(1, 0, htim2, 0, hdma_tim2_ch1);
 80016e8:	4a0d      	ldr	r2, [pc, #52]	; (8001720 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 80016ea:	480e      	ldr	r0, [pc, #56]	; (8001724 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 80016ec:	4b0e      	ldr	r3, [pc, #56]	; (8001728 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 80016ee:	9301      	str	r3, [sp, #4]
 80016f0:	2300      	movs	r3, #0
 80016f2:	9300      	str	r3, [sp, #0]
 80016f4:	0013      	movs	r3, r2
 80016f6:	2200      	movs	r2, #0
 80016f8:	2101      	movs	r1, #1
 80016fa:	f7ff f83d 	bl	8000778 <_ZN15TouchBoardGroupC1EhhR17TIM_HandleTypeDefmR19__DMA_HandleTypeDef>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d107      	bne.n	8001714 <_Z41__static_initialization_and_destruction_0ii+0x44>
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	4a05      	ldr	r2, [pc, #20]	; (800171c <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 8001708:	4293      	cmp	r3, r2
 800170a:	d103      	bne.n	8001714 <_Z41__static_initialization_and_destruction_0ii+0x44>
 800170c:	4b05      	ldr	r3, [pc, #20]	; (8001724 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 800170e:	0018      	movs	r0, r3
 8001710:	f7ff f893 	bl	800083a <_ZN15TouchBoardGroupD1Ev>
}
 8001714:	46c0      	nop			; (mov r8, r8)
 8001716:	46bd      	mov	sp, r7
 8001718:	b002      	add	sp, #8
 800171a:	bd80      	pop	{r7, pc}
 800171c:	0000ffff 	.word	0x0000ffff
 8001720:	20000210 	.word	0x20000210
 8001724:	20000590 	.word	0x20000590
 8001728:	2000024c 	.word	0x2000024c

0800172c <_GLOBAL__sub_I_wav_buf>:
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
 8001730:	4b03      	ldr	r3, [pc, #12]	; (8001740 <_GLOBAL__sub_I_wav_buf+0x14>)
 8001732:	0019      	movs	r1, r3
 8001734:	2001      	movs	r0, #1
 8001736:	f7ff ffcb 	bl	80016d0 <_Z41__static_initialization_and_destruction_0ii>
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	46c0      	nop			; (mov r8, r8)
 8001740:	0000ffff 	.word	0x0000ffff

08001744 <_GLOBAL__sub_D_wav_buf>:
 8001744:	b580      	push	{r7, lr}
 8001746:	af00      	add	r7, sp, #0
 8001748:	4b03      	ldr	r3, [pc, #12]	; (8001758 <_GLOBAL__sub_D_wav_buf+0x14>)
 800174a:	0019      	movs	r1, r3
 800174c:	2000      	movs	r0, #0
 800174e:	f7ff ffbf 	bl	80016d0 <_Z41__static_initialization_and_destruction_0ii>
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	46c0      	nop			; (mov r8, r8)
 8001758:	0000ffff 	.word	0x0000ffff

0800175c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800175c:	2201      	movs	r2, #1
 800175e:	4b05      	ldr	r3, [pc, #20]	; (8001774 <HAL_MspInit+0x18>)
 8001760:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001762:	430a      	orrs	r2, r1
 8001764:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001766:	2280      	movs	r2, #128	; 0x80
 8001768:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800176a:	0552      	lsls	r2, r2, #21
 800176c:	430a      	orrs	r2, r1
 800176e:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001770:	4770      	bx	lr
 8001772:	46c0      	nop			; (mov r8, r8)
 8001774:	40021000 	.word	0x40021000

08001778 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001778:	b5f0      	push	{r4, r5, r6, r7, lr}
 800177a:	0006      	movs	r6, r0
 800177c:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800177e:	2214      	movs	r2, #20
 8001780:	2100      	movs	r1, #0
 8001782:	a803      	add	r0, sp, #12
 8001784:	f003 f9ac 	bl	8004ae0 <memset>
  if(hi2s->Instance==SPI2)
 8001788:	4b25      	ldr	r3, [pc, #148]	; (8001820 <HAL_I2S_MspInit+0xa8>)
 800178a:	6832      	ldr	r2, [r6, #0]
 800178c:	429a      	cmp	r2, r3
 800178e:	d145      	bne.n	800181c <HAL_I2S_MspInit+0xa4>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001790:	2280      	movs	r2, #128	; 0x80

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001792:	2502      	movs	r5, #2
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001794:	4b23      	ldr	r3, [pc, #140]	; (8001824 <HAL_I2S_MspInit+0xac>)
 8001796:	01d2      	lsls	r2, r2, #7
 8001798:	6b99      	ldr	r1, [r3, #56]	; 0x38
    PD0     ------> I2S2_WS
    PD1     ------> I2S2_CK
    */
    GPIO_InitStruct.Pin = I2S_SPI2_SD_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800179a:	2700      	movs	r7, #0
    __HAL_RCC_SPI2_CLK_ENABLE();
 800179c:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800179e:	2108      	movs	r1, #8
    __HAL_RCC_SPI2_CLK_ENABLE();
 80017a0:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
    HAL_GPIO_Init(I2S_SPI2_SD_GPIO_Port, &GPIO_InitStruct);
 80017a4:	4820      	ldr	r0, [pc, #128]	; (8001828 <HAL_I2S_MspInit+0xb0>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a6:	432a      	orrs	r2, r5
 80017a8:	62da      	str	r2, [r3, #44]	; 0x2c
 80017aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017ac:	402a      	ands	r2, r5
 80017ae:	9201      	str	r2, [sp, #4]
 80017b0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80017b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80017b4:	430a      	orrs	r2, r1
 80017b6:	62da      	str	r2, [r3, #44]	; 0x2c
 80017b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ba:	9504      	str	r5, [sp, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80017bc:	400b      	ands	r3, r1
 80017be:	9302      	str	r3, [sp, #8]
 80017c0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = I2S_SPI2_SD_Pin;
 80017c2:	2380      	movs	r3, #128	; 0x80
    HAL_GPIO_Init(I2S_SPI2_SD_GPIO_Port, &GPIO_InitStruct);
 80017c4:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = I2S_SPI2_SD_Pin;
 80017c6:	021b      	lsls	r3, r3, #8
 80017c8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ca:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017cc:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 80017ce:	9707      	str	r7, [sp, #28]
    HAL_GPIO_Init(I2S_SPI2_SD_GPIO_Port, &GPIO_InitStruct);
 80017d0:	f000 fbb4 	bl	8001f3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S_SPI2_WS_Pin|I2S_SPI2_CK_Pin;
 80017d4:	2303      	movs	r3, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017d6:	4815      	ldr	r0, [pc, #84]	; (800182c <HAL_I2S_MspInit+0xb4>)
    GPIO_InitStruct.Pin = I2S_SPI2_WS_Pin|I2S_SPI2_CK_Pin;
 80017d8:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017da:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 80017dc:	3b02      	subs	r3, #2
 80017de:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017e0:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017e2:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017e4:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80017e6:	f000 fba9 	bl	8001f3c <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel7;
 80017ea:	4c11      	ldr	r4, [pc, #68]	; (8001830 <HAL_I2S_MspInit+0xb8>)
 80017ec:	4b11      	ldr	r3, [pc, #68]	; (8001834 <HAL_I2S_MspInit+0xbc>)
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80017ee:	0020      	movs	r0, r4
    hdma_spi2_tx.Instance = DMA1_Channel7;
 80017f0:	6023      	str	r3, [r4, #0]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80017f2:	2310      	movs	r3, #16
 80017f4:	60a3      	str	r3, [r4, #8]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80017f6:	3370      	adds	r3, #112	; 0x70
 80017f8:	6123      	str	r3, [r4, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017fa:	3380      	adds	r3, #128	; 0x80
 80017fc:	6163      	str	r3, [r4, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80017fe:	2380      	movs	r3, #128	; 0x80
 8001800:	00db      	lsls	r3, r3, #3
    hdma_spi2_tx.Init.Request = DMA_REQUEST_2;
 8001802:	6065      	str	r5, [r4, #4]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001804:	60e7      	str	r7, [r4, #12]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001806:	61a3      	str	r3, [r4, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001808:	61e7      	str	r7, [r4, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800180a:	6227      	str	r7, [r4, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800180c:	f000 faa2 	bl	8001d54 <HAL_DMA_Init>
 8001810:	42b8      	cmp	r0, r7
 8001812:	d001      	beq.n	8001818 <HAL_I2S_MspInit+0xa0>
    {
      Error_Handler();
 8001814:	f7ff ff56 	bl	80016c4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 8001818:	62f4      	str	r4, [r6, #44]	; 0x2c
 800181a:	62a6      	str	r6, [r4, #40]	; 0x28
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800181c:	b009      	add	sp, #36	; 0x24
 800181e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001820:	40003800 	.word	0x40003800
 8001824:	40021000 	.word	0x40021000
 8001828:	50000400 	.word	0x50000400
 800182c:	50000c00 	.word	0x50000c00
 8001830:	200000e0 	.word	0x200000e0
 8001834:	40020080 	.word	0x40020080

08001838 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001838:	b570      	push	{r4, r5, r6, lr}
 800183a:	0005      	movs	r5, r0
 800183c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800183e:	2214      	movs	r2, #20
 8001840:	2100      	movs	r1, #0
 8001842:	a801      	add	r0, sp, #4
 8001844:	f003 f94c 	bl	8004ae0 <memset>
  if(hspi->Instance==SPI1)
 8001848:	4b27      	ldr	r3, [pc, #156]	; (80018e8 <HAL_SPI_MspInit+0xb0>)
 800184a:	682a      	ldr	r2, [r5, #0]
 800184c:	429a      	cmp	r2, r3
 800184e:	d149      	bne.n	80018e4 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001850:	2280      	movs	r2, #128	; 0x80
 8001852:	4b26      	ldr	r3, [pc, #152]	; (80018ec <HAL_SPI_MspInit+0xb4>)
 8001854:	0152      	lsls	r2, r2, #5
 8001856:	6b59      	ldr	r1, [r3, #52]	; 0x34
    PE14     ------> SPI1_MISO
    PE15     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SD_SPI1_SCK_Pin|SD_SPI1_MISO_Pin|SD_SPI1_MOSI_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001858:	2600      	movs	r6, #0
    __HAL_RCC_SPI1_CLK_ENABLE();
 800185a:	430a      	orrs	r2, r1
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800185c:	2110      	movs	r1, #16
    __HAL_RCC_SPI1_CLK_ENABLE();
 800185e:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001860:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF2_SPI1;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001862:	4823      	ldr	r0, [pc, #140]	; (80018f0 <HAL_SPI_MspInit+0xb8>)
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001864:	430a      	orrs	r2, r1
 8001866:	62da      	str	r2, [r3, #44]	; 0x2c
 8001868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800186a:	2203      	movs	r2, #3
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800186c:	400b      	ands	r3, r1
 800186e:	9300      	str	r3, [sp, #0]
 8001870:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = SD_SPI1_SCK_Pin|SD_SPI1_MISO_Pin|SD_SPI1_MOSI_Pin;
 8001872:	23e0      	movs	r3, #224	; 0xe0
 8001874:	021b      	lsls	r3, r3, #8
 8001876:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001878:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800187a:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800187c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_SPI1;
 800187e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001880:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001882:	9204      	str	r2, [sp, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001884:	f000 fb5a 	bl	8001f3c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8001888:	4c1a      	ldr	r4, [pc, #104]	; (80018f4 <HAL_SPI_MspInit+0xbc>)
 800188a:	4b1b      	ldr	r3, [pc, #108]	; (80018f8 <HAL_SPI_MspInit+0xc0>)
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 800188c:	0020      	movs	r0, r4
    hdma_spi1_rx.Instance = DMA1_Channel2;
 800188e:	6023      	str	r3, [r4, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 8001890:	2301      	movs	r3, #1
 8001892:	6063      	str	r3, [r4, #4]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001894:	337f      	adds	r3, #127	; 0x7f
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001896:	60a6      	str	r6, [r4, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001898:	60e6      	str	r6, [r4, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800189a:	6123      	str	r3, [r4, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800189c:	6166      	str	r6, [r4, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800189e:	61a6      	str	r6, [r4, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80018a0:	61e6      	str	r6, [r4, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80018a2:	6226      	str	r6, [r4, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80018a4:	f000 fa56 	bl	8001d54 <HAL_DMA_Init>
 80018a8:	42b0      	cmp	r0, r6
 80018aa:	d001      	beq.n	80018b0 <HAL_SPI_MspInit+0x78>
    {
      Error_Handler();
 80018ac:	f7ff ff0a 	bl	80016c4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80018b0:	4b12      	ldr	r3, [pc, #72]	; (80018fc <HAL_SPI_MspInit+0xc4>)
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80018b2:	64ec      	str	r4, [r5, #76]	; 0x4c
 80018b4:	62a5      	str	r5, [r4, #40]	; 0x28
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80018b6:	4c12      	ldr	r4, [pc, #72]	; (8001900 <HAL_SPI_MspInit+0xc8>)
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80018b8:	2280      	movs	r2, #128	; 0x80
    hdma_spi1_tx.Instance = DMA1_Channel3;
 80018ba:	6023      	str	r3, [r4, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 80018bc:	2301      	movs	r3, #1
 80018be:	6063      	str	r3, [r4, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80018c0:	330f      	adds	r3, #15
 80018c2:	60a3      	str	r3, [r4, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018c4:	2300      	movs	r3, #0
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80018c6:	0020      	movs	r0, r4
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80018c8:	60e3      	str	r3, [r4, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80018ca:	6122      	str	r2, [r4, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80018cc:	6163      	str	r3, [r4, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018ce:	61a3      	str	r3, [r4, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 80018d0:	61e3      	str	r3, [r4, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80018d2:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80018d4:	f000 fa3e 	bl	8001d54 <HAL_DMA_Init>
 80018d8:	2800      	cmp	r0, #0
 80018da:	d001      	beq.n	80018e0 <HAL_SPI_MspInit+0xa8>
    {
      Error_Handler();
 80018dc:	f7ff fef2 	bl	80016c4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 80018e0:	64ac      	str	r4, [r5, #72]	; 0x48
 80018e2:	62a5      	str	r5, [r4, #40]	; 0x28
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80018e4:	b006      	add	sp, #24
 80018e6:	bd70      	pop	{r4, r5, r6, pc}
 80018e8:	40013000 	.word	0x40013000
 80018ec:	40021000 	.word	0x40021000
 80018f0:	50001000 	.word	0x50001000
 80018f4:	20000180 	.word	0x20000180
 80018f8:	4002001c 	.word	0x4002001c
 80018fc:	40020030 	.word	0x40020030
 8001900:	200001c8 	.word	0x200001c8

08001904 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 8001904:	2380      	movs	r3, #128	; 0x80
 8001906:	6802      	ldr	r2, [r0, #0]
{
 8001908:	b570      	push	{r4, r5, r6, lr}
  if(htim_base->Instance==TIM2)
 800190a:	05db      	lsls	r3, r3, #23
{
 800190c:	0005      	movs	r5, r0
  if(htim_base->Instance==TIM2)
 800190e:	429a      	cmp	r2, r3
 8001910:	d158      	bne.n	80019c4 <HAL_TIM_Base_MspInit+0xc0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001912:	2301      	movs	r3, #1
 8001914:	4a2c      	ldr	r2, [pc, #176]	; (80019c8 <HAL_TIM_Base_MspInit+0xc4>)

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8001916:	4c2d      	ldr	r4, [pc, #180]	; (80019cc <HAL_TIM_Base_MspInit+0xc8>)
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001918:	6b91      	ldr	r1, [r2, #56]	; 0x38
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 800191a:	0020      	movs	r0, r4
    __HAL_RCC_TIM2_CLK_ENABLE();
 800191c:	430b      	orrs	r3, r1
 800191e:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8001920:	4b2b      	ldr	r3, [pc, #172]	; (80019d0 <HAL_TIM_Base_MspInit+0xcc>)
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001922:	2280      	movs	r2, #128	; 0x80
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8001924:	6023      	str	r3, [r4, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_8;
 8001926:	2308      	movs	r3, #8
 8001928:	6063      	str	r3, [r4, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800192a:	18db      	adds	r3, r3, r3
 800192c:	60a3      	str	r3, [r4, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800192e:	2300      	movs	r3, #0
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001930:	6122      	str	r2, [r4, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001932:	3281      	adds	r2, #129	; 0x81
 8001934:	32ff      	adds	r2, #255	; 0xff
 8001936:	6162      	str	r2, [r4, #20]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8001938:	3ae1      	subs	r2, #225	; 0xe1
 800193a:	3aff      	subs	r2, #255	; 0xff
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800193c:	60e3      	str	r3, [r4, #12]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800193e:	61a3      	str	r3, [r4, #24]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8001940:	61e2      	str	r2, [r4, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001942:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8001944:	f000 fa06 	bl	8001d54 <HAL_DMA_Init>
 8001948:	2800      	cmp	r0, #0
 800194a:	d001      	beq.n	8001950 <HAL_TIM_Base_MspInit+0x4c>
    {
      Error_Handler();
 800194c:	f7ff feba 	bl	80016c4 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8001950:	622c      	str	r4, [r5, #32]

    /* TIM2_CH3 Init */
    hdma_tim2_ch3.Instance = DMA1_Channel1;
 8001952:	4b20      	ldr	r3, [pc, #128]	; (80019d4 <HAL_TIM_Base_MspInit+0xd0>)
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8001954:	62a5      	str	r5, [r4, #40]	; 0x28
    hdma_tim2_ch3.Instance = DMA1_Channel1;
 8001956:	4c20      	ldr	r4, [pc, #128]	; (80019d8 <HAL_TIM_Base_MspInit+0xd4>)
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_8;
    hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8001958:	2280      	movs	r2, #128	; 0x80
    hdma_tim2_ch3.Instance = DMA1_Channel1;
 800195a:	6023      	str	r3, [r4, #0]
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_8;
 800195c:	2308      	movs	r3, #8
 800195e:	6063      	str	r3, [r4, #4]
    hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001960:	18db      	adds	r3, r3, r3
 8001962:	60a3      	str	r3, [r4, #8]
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8001964:	2300      	movs	r3, #0
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8001966:	6122      	str	r2, [r4, #16]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001968:	3281      	adds	r2, #129	; 0x81
 800196a:	32ff      	adds	r2, #255	; 0xff
 800196c:	6162      	str	r2, [r4, #20]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_tim2_ch3.Init.Mode = DMA_CIRCULAR;
 800196e:	3ae1      	subs	r2, #225	; 0xe1
 8001970:	3aff      	subs	r2, #255	; 0xff
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 8001972:	0020      	movs	r0, r4
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8001974:	60e3      	str	r3, [r4, #12]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001976:	61a3      	str	r3, [r4, #24]
    hdma_tim2_ch3.Init.Mode = DMA_CIRCULAR;
 8001978:	61e2      	str	r2, [r4, #28]
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_LOW;
 800197a:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 800197c:	f000 f9ea 	bl	8001d54 <HAL_DMA_Init>
 8001980:	2800      	cmp	r0, #0
 8001982:	d001      	beq.n	8001988 <HAL_TIM_Base_MspInit+0x84>
    {
      Error_Handler();
 8001984:	f7ff fe9e 	bl	80016c4 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);

    /* TIM2_CH4 Init */
    hdma_tim2_ch4.Instance = DMA1_Channel4;
 8001988:	4b14      	ldr	r3, [pc, #80]	; (80019dc <HAL_TIM_Base_MspInit+0xd8>)
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 800198a:	62ac      	str	r4, [r5, #40]	; 0x28
 800198c:	62a5      	str	r5, [r4, #40]	; 0x28
    hdma_tim2_ch4.Instance = DMA1_Channel4;
 800198e:	4c14      	ldr	r4, [pc, #80]	; (80019e0 <HAL_TIM_Base_MspInit+0xdc>)
    hdma_tim2_ch4.Init.Request = DMA_REQUEST_8;
    hdma_tim2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_tim2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 8001990:	2280      	movs	r2, #128	; 0x80
    hdma_tim2_ch4.Instance = DMA1_Channel4;
 8001992:	6023      	str	r3, [r4, #0]
    hdma_tim2_ch4.Init.Request = DMA_REQUEST_8;
 8001994:	2308      	movs	r3, #8
 8001996:	6063      	str	r3, [r4, #4]
    hdma_tim2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001998:	18db      	adds	r3, r3, r3
 800199a:	60a3      	str	r3, [r4, #8]
    hdma_tim2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 800199c:	2300      	movs	r3, #0
    hdma_tim2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 800199e:	6122      	str	r2, [r4, #16]
    hdma_tim2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80019a0:	3281      	adds	r2, #129	; 0x81
 80019a2:	32ff      	adds	r2, #255	; 0xff
 80019a4:	6162      	str	r2, [r4, #20]
    hdma_tim2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_tim2_ch4.Init.Mode = DMA_CIRCULAR;
 80019a6:	3ae1      	subs	r2, #225	; 0xe1
 80019a8:	3aff      	subs	r2, #255	; 0xff
    hdma_tim2_ch4.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim2_ch4) != HAL_OK)
 80019aa:	0020      	movs	r0, r4
    hdma_tim2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 80019ac:	60e3      	str	r3, [r4, #12]
    hdma_tim2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019ae:	61a3      	str	r3, [r4, #24]
    hdma_tim2_ch4.Init.Mode = DMA_CIRCULAR;
 80019b0:	61e2      	str	r2, [r4, #28]
    hdma_tim2_ch4.Init.Priority = DMA_PRIORITY_LOW;
 80019b2:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch4) != HAL_OK)
 80019b4:	f000 f9ce 	bl	8001d54 <HAL_DMA_Init>
 80019b8:	2800      	cmp	r0, #0
 80019ba:	d001      	beq.n	80019c0 <HAL_TIM_Base_MspInit+0xbc>
    {
      Error_Handler();
 80019bc:	f7ff fe82 	bl	80016c4 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch4);
 80019c0:	62ec      	str	r4, [r5, #44]	; 0x2c
 80019c2:	62a5      	str	r5, [r4, #40]	; 0x28
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80019c4:	bd70      	pop	{r4, r5, r6, pc}
 80019c6:	46c0      	nop			; (mov r8, r8)
 80019c8:	40021000 	.word	0x40021000
 80019cc:	2000024c 	.word	0x2000024c
 80019d0:	40020058 	.word	0x40020058
 80019d4:	40020008 	.word	0x40020008
 80019d8:	20000294 	.word	0x20000294
 80019dc:	40020044 	.word	0x40020044
 80019e0:	200002dc 	.word	0x200002dc

080019e4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80019e4:	b510      	push	{r4, lr}
 80019e6:	0004      	movs	r4, r0
 80019e8:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ea:	2214      	movs	r2, #20
 80019ec:	2100      	movs	r1, #0
 80019ee:	a801      	add	r0, sp, #4
 80019f0:	f003 f876 	bl	8004ae0 <memset>
  if(htim->Instance==TIM2)
 80019f4:	2380      	movs	r3, #128	; 0x80
 80019f6:	6822      	ldr	r2, [r4, #0]
 80019f8:	05db      	lsls	r3, r3, #23
 80019fa:	429a      	cmp	r2, r3
 80019fc:	d115      	bne.n	8001a2a <HAL_TIM_MspPostInit+0x46>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80019fe:	2010      	movs	r0, #16
 8001a00:	4a0b      	ldr	r2, [pc, #44]	; (8001a30 <HAL_TIM_MspPostInit+0x4c>)
 8001a02:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001a04:	4301      	orrs	r1, r0
 8001a06:	62d1      	str	r1, [r2, #44]	; 0x2c
 8001a08:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    GPIO_InitStruct.Pin = NEOPIX_STARS_Pin|NEOPIX_ROCKET_L_Pin|NEOPIX_ROCKET_R_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM2;
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a0a:	a901      	add	r1, sp, #4
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a0c:	4003      	ands	r3, r0
 8001a0e:	9300      	str	r3, [sp, #0]
 8001a10:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = NEOPIX_STARS_Pin|NEOPIX_ROCKET_L_Pin|NEOPIX_ROCKET_R_Pin;
 8001a12:	23d0      	movs	r3, #208	; 0xd0
 8001a14:	015b      	lsls	r3, r3, #5
 8001a16:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a18:	2302      	movs	r3, #2
 8001a1a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1c:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a1e:	4805      	ldr	r0, [pc, #20]	; (8001a34 <HAL_TIM_MspPostInit+0x50>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a20:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a22:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF0_TIM2;
 8001a24:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a26:	f000 fa89 	bl	8001f3c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001a2a:	b006      	add	sp, #24
 8001a2c:	bd10      	pop	{r4, pc}
 8001a2e:	46c0      	nop			; (mov r8, r8)
 8001a30:	40021000 	.word	0x40021000
 8001a34:	50001000 	.word	0x50001000

08001a38 <HAL_TSC_MspInit>:
* This function configures the hardware resources used in this example
* @param htsc: TSC handle pointer
* @retval None
*/
void HAL_TSC_MspInit(TSC_HandleTypeDef* htsc)
{
 8001a38:	b530      	push	{r4, r5, lr}
 8001a3a:	0004      	movs	r4, r0
 8001a3c:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a3e:	2214      	movs	r2, #20
 8001a40:	2100      	movs	r1, #0
 8001a42:	a803      	add	r0, sp, #12
 8001a44:	f003 f84c 	bl	8004ae0 <memset>
  if(htsc->Instance==TSC)
 8001a48:	4b17      	ldr	r3, [pc, #92]	; (8001aa8 <HAL_TSC_MspInit+0x70>)
 8001a4a:	6822      	ldr	r2, [r4, #0]
 8001a4c:	429a      	cmp	r2, r3
 8001a4e:	d128      	bne.n	8001aa2 <HAL_TSC_MspInit+0x6a>
  {
  /* USER CODE BEGIN TSC_MspInit 0 */

  /* USER CODE END TSC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TSC_CLK_ENABLE();
 8001a50:	2080      	movs	r0, #128	; 0x80
 8001a52:	4b16      	ldr	r3, [pc, #88]	; (8001aac <HAL_TSC_MspInit+0x74>)
 8001a54:	0240      	lsls	r0, r0, #9
 8001a56:	6b19      	ldr	r1, [r3, #48]	; 0x30
    PC0     ------> TSC_G7_IO1
    PC1     ------> TSC_G7_IO2
    */
    GPIO_InitStruct.Pin = TOUCH_G7_1_SAMP_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a58:	2400      	movs	r4, #0
    __HAL_RCC_TSC_CLK_ENABLE();
 8001a5a:	4301      	orrs	r1, r0
 8001a5c:	6319      	str	r1, [r3, #48]	; 0x30
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a5e:	2104      	movs	r1, #4
    __HAL_RCC_TSC_CLK_ENABLE();
 8001a60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8001a62:	2503      	movs	r5, #3
    __HAL_RCC_TSC_CLK_ENABLE();
 8001a64:	4002      	ands	r2, r0
 8001a66:	9201      	str	r2, [sp, #4]
 8001a68:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    HAL_GPIO_Init(TOUCH_G7_1_SAMP_GPIO_Port, &GPIO_InitStruct);
 8001a6c:	4810      	ldr	r0, [pc, #64]	; (8001ab0 <HAL_TSC_MspInit+0x78>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a6e:	430a      	orrs	r2, r1
 8001a70:	62da      	str	r2, [r3, #44]	; 0x2c
 8001a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a74:	9405      	str	r4, [sp, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a76:	400b      	ands	r3, r1
 8001a78:	9302      	str	r3, [sp, #8]
 8001a7a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = TOUCH_G7_1_SAMP_Pin;
 8001a7c:	2301      	movs	r3, #1
    HAL_GPIO_Init(TOUCH_G7_1_SAMP_GPIO_Port, &GPIO_InitStruct);
 8001a7e:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = TOUCH_G7_1_SAMP_Pin;
 8001a80:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a82:	3311      	adds	r3, #17
 8001a84:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a86:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8001a88:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(TOUCH_G7_1_SAMP_GPIO_Port, &GPIO_InitStruct);
 8001a8a:	f000 fa57 	bl	8001f3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = TOUCH_G7_2_STAR_0_Pin;
 8001a8e:	2302      	movs	r3, #2
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
    HAL_GPIO_Init(TOUCH_G7_2_STAR_0_GPIO_Port, &GPIO_InitStruct);
 8001a90:	4807      	ldr	r0, [pc, #28]	; (8001ab0 <HAL_TSC_MspInit+0x78>)
 8001a92:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = TOUCH_G7_2_STAR_0_Pin;
 8001a94:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a96:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a98:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a9a:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TSC;
 8001a9c:	9507      	str	r5, [sp, #28]
    HAL_GPIO_Init(TOUCH_G7_2_STAR_0_GPIO_Port, &GPIO_InitStruct);
 8001a9e:	f000 fa4d 	bl	8001f3c <HAL_GPIO_Init>
  /* USER CODE BEGIN TSC_MspInit 1 */

  /* USER CODE END TSC_MspInit 1 */
  }

}
 8001aa2:	b009      	add	sp, #36	; 0x24
 8001aa4:	bd30      	pop	{r4, r5, pc}
 8001aa6:	46c0      	nop			; (mov r8, r8)
 8001aa8:	40024000 	.word	0x40024000
 8001aac:	40021000 	.word	0x40021000
 8001ab0:	50000800 	.word	0x50000800

08001ab4 <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001ab4:	4770      	bx	lr

08001ab6 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ab6:	e7fe      	b.n	8001ab6 <HardFault_Handler>

08001ab8 <SVC_Handler>:
 8001ab8:	4770      	bx	lr

08001aba <PendSV_Handler>:
 8001aba:	4770      	bx	lr

08001abc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001abc:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001abe:	f000 f8dd 	bl	8001c7c <HAL_IncTick>
  /* TSL timing for ECS, DTO */
  TSL_tim_ProcessIT();
 8001ac2:	f002 f82b 	bl	8003b1c <TSL_tim_ProcessIT>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ac6:	bd10      	pop	{r4, pc}

08001ac8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001ac8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3);
 8001aca:	4802      	ldr	r0, [pc, #8]	; (8001ad4 <DMA1_Channel1_IRQHandler+0xc>)
 8001acc:	f000 f9eb 	bl	8001ea6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001ad0:	bd10      	pop	{r4, pc}
 8001ad2:	46c0      	nop			; (mov r8, r8)
 8001ad4:	20000294 	.word	0x20000294

08001ad8 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8001ad8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001ada:	4803      	ldr	r0, [pc, #12]	; (8001ae8 <DMA1_Channel2_3_IRQHandler+0x10>)
 8001adc:	f000 f9e3 	bl	8001ea6 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001ae0:	4802      	ldr	r0, [pc, #8]	; (8001aec <DMA1_Channel2_3_IRQHandler+0x14>)
 8001ae2:	f000 f9e0 	bl	8001ea6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8001ae6:	bd10      	pop	{r4, pc}
 8001ae8:	20000180 	.word	0x20000180
 8001aec:	200001c8 	.word	0x200001c8

08001af0 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8001af0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch4);
 8001af2:	4805      	ldr	r0, [pc, #20]	; (8001b08 <DMA1_Channel4_5_6_7_IRQHandler+0x18>)
 8001af4:	f000 f9d7 	bl	8001ea6 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8001af8:	4804      	ldr	r0, [pc, #16]	; (8001b0c <DMA1_Channel4_5_6_7_IRQHandler+0x1c>)
 8001afa:	f000 f9d4 	bl	8001ea6 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001afe:	4804      	ldr	r0, [pc, #16]	; (8001b10 <DMA1_Channel4_5_6_7_IRQHandler+0x20>)
 8001b00:	f000 f9d1 	bl	8001ea6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8001b04:	bd10      	pop	{r4, pc}
 8001b06:	46c0      	nop			; (mov r8, r8)
 8001b08:	200002dc 	.word	0x200002dc
 8001b0c:	2000024c 	.word	0x2000024c
 8001b10:	200000e0 	.word	0x200000e0

08001b14 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8001b14:	2001      	movs	r0, #1
 8001b16:	4770      	bx	lr

08001b18 <_kill>:

int _kill(int pid, int sig)
{
 8001b18:	b510      	push	{r4, lr}
	errno = EINVAL;
 8001b1a:	f002 ffa3 	bl	8004a64 <__errno>
 8001b1e:	2316      	movs	r3, #22
 8001b20:	6003      	str	r3, [r0, #0]
	return -1;
 8001b22:	2001      	movs	r0, #1
}
 8001b24:	4240      	negs	r0, r0
 8001b26:	bd10      	pop	{r4, pc}

08001b28 <_exit>:

void _exit (int status)
{
 8001b28:	b510      	push	{r4, lr}
	errno = EINVAL;
 8001b2a:	f002 ff9b 	bl	8004a64 <__errno>
 8001b2e:	2316      	movs	r3, #22
 8001b30:	6003      	str	r3, [r0, #0]
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
 8001b32:	e7fe      	b.n	8001b32 <_exit+0xa>

08001b34 <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b34:	4a0b      	ldr	r2, [pc, #44]	; (8001b64 <_sbrk+0x30>)
 8001b36:	490c      	ldr	r1, [pc, #48]	; (8001b68 <_sbrk+0x34>)
{
 8001b38:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b3a:	1a89      	subs	r1, r1, r2
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b3c:	4a0b      	ldr	r2, [pc, #44]	; (8001b6c <_sbrk+0x38>)
{
 8001b3e:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 8001b40:	6810      	ldr	r0, [r2, #0]
 8001b42:	2800      	cmp	r0, #0
 8001b44:	d101      	bne.n	8001b4a <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 8001b46:	480a      	ldr	r0, [pc, #40]	; (8001b70 <_sbrk+0x3c>)
 8001b48:	6010      	str	r0, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b4a:	6810      	ldr	r0, [r2, #0]
 8001b4c:	18c3      	adds	r3, r0, r3
 8001b4e:	428b      	cmp	r3, r1
 8001b50:	d906      	bls.n	8001b60 <_sbrk+0x2c>
  {
    errno = ENOMEM;
 8001b52:	f002 ff87 	bl	8004a64 <__errno>
 8001b56:	230c      	movs	r3, #12
 8001b58:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001b5a:	2001      	movs	r0, #1
 8001b5c:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8001b5e:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8001b60:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8001b62:	e7fc      	b.n	8001b5e <_sbrk+0x2a>
 8001b64:	00000400 	.word	0x00000400
 8001b68:	20005000 	.word	0x20005000
 8001b6c:	200005f4 	.word	0x200005f4
 8001b70:	20000678 	.word	0x20000678

08001b74 <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8001b74:	2280      	movs	r2, #128	; 0x80
 8001b76:	4b10      	ldr	r3, [pc, #64]	; (8001bb8 <SystemInit+0x44>)
 8001b78:	0052      	lsls	r2, r2, #1
 8001b7a:	6819      	ldr	r1, [r3, #0]
 8001b7c:	430a      	orrs	r2, r1
 8001b7e:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8001b80:	68da      	ldr	r2, [r3, #12]
 8001b82:	490e      	ldr	r1, [pc, #56]	; (8001bbc <SystemInit+0x48>)
 8001b84:	400a      	ands	r2, r1
 8001b86:	60da      	str	r2, [r3, #12]

  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8001b88:	681a      	ldr	r2, [r3, #0]
 8001b8a:	490d      	ldr	r1, [pc, #52]	; (8001bc0 <SystemInit+0x4c>)
 8001b8c:	400a      	ands	r2, r1

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001b8e:	2101      	movs	r1, #1
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8001b90:	601a      	str	r2, [r3, #0]
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8001b92:	689a      	ldr	r2, [r3, #8]
 8001b94:	438a      	bics	r2, r1
 8001b96:	609a      	str	r2, [r3, #8]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	490a      	ldr	r1, [pc, #40]	; (8001bc4 <SystemInit+0x50>)
 8001b9c:	400a      	ands	r2, r1
 8001b9e:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8001ba0:	68da      	ldr	r2, [r3, #12]
 8001ba2:	4909      	ldr	r1, [pc, #36]	; (8001bc8 <SystemInit+0x54>)
 8001ba4:	400a      	ands	r2, r1
 8001ba6:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001ba8:	2200      	movs	r2, #0
 8001baa:	611a      	str	r2, [r3, #16]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001bac:	2280      	movs	r2, #128	; 0x80
 8001bae:	4b07      	ldr	r3, [pc, #28]	; (8001bcc <SystemInit+0x58>)
 8001bb0:	0512      	lsls	r2, r2, #20
 8001bb2:	609a      	str	r2, [r3, #8]
#endif
}
 8001bb4:	4770      	bx	lr
 8001bb6:	46c0      	nop			; (mov r8, r8)
 8001bb8:	40021000 	.word	0x40021000
 8001bbc:	88ff400c 	.word	0x88ff400c
 8001bc0:	fef6fff6 	.word	0xfef6fff6
 8001bc4:	fffbffff 	.word	0xfffbffff
 8001bc8:	ff02ffff 	.word	0xff02ffff
 8001bcc:	e000ed00 	.word	0xe000ed00

08001bd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8001bd0:	480d      	ldr	r0, [pc, #52]	; (8001c08 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8001bd2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8001bd4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001bd6:	e003      	b.n	8001be0 <LoopCopyDataInit>

08001bd8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001bd8:	4b0c      	ldr	r3, [pc, #48]	; (8001c0c <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8001bda:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001bdc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001bde:	3104      	adds	r1, #4

08001be0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8001be0:	480b      	ldr	r0, [pc, #44]	; (8001c10 <LoopForever+0xa>)
  ldr  r3, =_edata
 8001be2:	4b0c      	ldr	r3, [pc, #48]	; (8001c14 <LoopForever+0xe>)
  adds  r2, r0, r1
 8001be4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001be6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001be8:	d3f6      	bcc.n	8001bd8 <CopyDataInit>
  ldr  r2, =_sbss
 8001bea:	4a0b      	ldr	r2, [pc, #44]	; (8001c18 <LoopForever+0x12>)
  b  LoopFillZerobss
 8001bec:	e002      	b.n	8001bf4 <LoopFillZerobss>

08001bee <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8001bee:	2300      	movs	r3, #0
  str  r3, [r2]
 8001bf0:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bf2:	3204      	adds	r2, #4

08001bf4 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8001bf4:	4b09      	ldr	r3, [pc, #36]	; (8001c1c <LoopForever+0x16>)
  cmp  r2, r3
 8001bf6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001bf8:	d3f9      	bcc.n	8001bee <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001bfa:	f7ff ffbb 	bl	8001b74 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001bfe:	f002 ff37 	bl	8004a70 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c02:	f7ff f9a7 	bl	8000f54 <main>

08001c06 <LoopForever>:

LoopForever:
    b LoopForever
 8001c06:	e7fe      	b.n	8001c06 <LoopForever>
   ldr   r0, =_estack
 8001c08:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 8001c0c:	08004e78 	.word	0x08004e78
  ldr  r0, =_sdata
 8001c10:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001c14:	20000088 	.word	0x20000088
  ldr  r2, =_sbss
 8001c18:	20000088 	.word	0x20000088
  ldr  r3, = _ebss
 8001c1c:	20000674 	.word	0x20000674

08001c20 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c20:	e7fe      	b.n	8001c20 <ADC1_COMP_IRQHandler>
	...

08001c24 <HAL_InitTick>:
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8001c24:	21fa      	movs	r1, #250	; 0xfa
 8001c26:	4b0a      	ldr	r3, [pc, #40]	; (8001c50 <HAL_InitTick+0x2c>)
{
 8001c28:	b570      	push	{r4, r5, r6, lr}
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8001c2a:	0089      	lsls	r1, r1, #2
{
 8001c2c:	0005      	movs	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8001c2e:	6818      	ldr	r0, [r3, #0]
 8001c30:	f7fe fa74 	bl	800011c <__udivsi3>
 8001c34:	f000 f874 	bl	8001d20 <HAL_SYSTICK_Config>
 8001c38:	0004      	movs	r4, r0
  {
    status = HAL_ERROR;
 8001c3a:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8001c3c:	2c00      	cmp	r4, #0
 8001c3e:	d105      	bne.n	8001c4c <HAL_InitTick+0x28>
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8001c40:	3802      	subs	r0, #2
 8001c42:	0022      	movs	r2, r4
 8001c44:	0029      	movs	r1, r5
 8001c46:	f000 f837 	bl	8001cb8 <HAL_NVIC_SetPriority>
 8001c4a:	0020      	movs	r0, r4
  }

  /* Return function status */
  return status;
}
 8001c4c:	bd70      	pop	{r4, r5, r6, pc}
 8001c4e:	46c0      	nop			; (mov r8, r8)
 8001c50:	20000000 	.word	0x20000000

08001c54 <HAL_Init>:
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001c54:	2340      	movs	r3, #64	; 0x40
 8001c56:	4a08      	ldr	r2, [pc, #32]	; (8001c78 <HAL_Init+0x24>)
{
 8001c58:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001c5a:	6811      	ldr	r1, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c5c:	2000      	movs	r0, #0
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001c5e:	430b      	orrs	r3, r1
 8001c60:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c62:	f7ff ffdf 	bl	8001c24 <HAL_InitTick>
 8001c66:	1e04      	subs	r4, r0, #0
 8001c68:	d103      	bne.n	8001c72 <HAL_Init+0x1e>
    HAL_MspInit();
 8001c6a:	f7ff fd77 	bl	800175c <HAL_MspInit>
}
 8001c6e:	0020      	movs	r0, r4
 8001c70:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8001c72:	2401      	movs	r4, #1
 8001c74:	e7fb      	b.n	8001c6e <HAL_Init+0x1a>
 8001c76:	46c0      	nop			; (mov r8, r8)
 8001c78:	40022000 	.word	0x40022000

08001c7c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8001c7c:	4a02      	ldr	r2, [pc, #8]	; (8001c88 <HAL_IncTick+0xc>)
 8001c7e:	6813      	ldr	r3, [r2, #0]
 8001c80:	3301      	adds	r3, #1
 8001c82:	6013      	str	r3, [r2, #0]
}
 8001c84:	4770      	bx	lr
 8001c86:	46c0      	nop			; (mov r8, r8)
 8001c88:	2000061c 	.word	0x2000061c

08001c8c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001c8c:	4b01      	ldr	r3, [pc, #4]	; (8001c94 <HAL_GetTick+0x8>)
 8001c8e:	6818      	ldr	r0, [r3, #0]
}
 8001c90:	4770      	bx	lr
 8001c92:	46c0      	nop			; (mov r8, r8)
 8001c94:	2000061c 	.word	0x2000061c

08001c98 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c98:	b570      	push	{r4, r5, r6, lr}
 8001c9a:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001c9c:	f7ff fff6 	bl	8001c8c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
  {
    wait++;
 8001ca0:	1c63      	adds	r3, r4, #1
 8001ca2:	1e5a      	subs	r2, r3, #1
 8001ca4:	4193      	sbcs	r3, r2
  uint32_t tickstart = HAL_GetTick();
 8001ca6:	0005      	movs	r5, r0
    wait++;
 8001ca8:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001caa:	f7ff ffef 	bl	8001c8c <HAL_GetTick>
 8001cae:	1b40      	subs	r0, r0, r5
 8001cb0:	42a0      	cmp	r0, r4
 8001cb2:	d3fa      	bcc.n	8001caa <HAL_Delay+0x12>
  {
  }
}
 8001cb4:	bd70      	pop	{r4, r5, r6, pc}
	...

08001cb8 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cb8:	b530      	push	{r4, r5, lr}
 8001cba:	25ff      	movs	r5, #255	; 0xff
 8001cbc:	2403      	movs	r4, #3
 8001cbe:	002a      	movs	r2, r5
 8001cc0:	4004      	ands	r4, r0
 8001cc2:	00e4      	lsls	r4, r4, #3
 8001cc4:	40a2      	lsls	r2, r4
 8001cc6:	0189      	lsls	r1, r1, #6
 8001cc8:	4029      	ands	r1, r5
 8001cca:	43d2      	mvns	r2, r2
 8001ccc:	40a1      	lsls	r1, r4
 8001cce:	b2c3      	uxtb	r3, r0
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8001cd0:	2800      	cmp	r0, #0
 8001cd2:	da0b      	bge.n	8001cec <HAL_NVIC_SetPriority+0x34>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001cd4:	200f      	movs	r0, #15
 8001cd6:	4003      	ands	r3, r0
 8001cd8:	3b08      	subs	r3, #8
 8001cda:	480a      	ldr	r0, [pc, #40]	; (8001d04 <HAL_NVIC_SetPriority+0x4c>)
 8001cdc:	089b      	lsrs	r3, r3, #2
 8001cde:	009b      	lsls	r3, r3, #2
 8001ce0:	181b      	adds	r3, r3, r0
 8001ce2:	69d8      	ldr	r0, [r3, #28]
 8001ce4:	4002      	ands	r2, r0
 8001ce6:	4311      	orrs	r1, r2
 8001ce8:	61d9      	str	r1, [r3, #28]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8001cea:	bd30      	pop	{r4, r5, pc}
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001cec:	4b06      	ldr	r3, [pc, #24]	; (8001d08 <HAL_NVIC_SetPriority+0x50>)
 8001cee:	0880      	lsrs	r0, r0, #2
 8001cf0:	0080      	lsls	r0, r0, #2
 8001cf2:	18c0      	adds	r0, r0, r3
 8001cf4:	23c0      	movs	r3, #192	; 0xc0
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	58c4      	ldr	r4, [r0, r3]
 8001cfa:	4022      	ands	r2, r4
 8001cfc:	4311      	orrs	r1, r2
 8001cfe:	50c1      	str	r1, [r0, r3]
 8001d00:	e7f3      	b.n	8001cea <HAL_NVIC_SetPriority+0x32>
 8001d02:	46c0      	nop			; (mov r8, r8)
 8001d04:	e000ed00 	.word	0xe000ed00
 8001d08:	e000e100 	.word	0xe000e100

08001d0c <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001d0c:	231f      	movs	r3, #31
 8001d0e:	4018      	ands	r0, r3
 8001d10:	3b1e      	subs	r3, #30
 8001d12:	4083      	lsls	r3, r0
 8001d14:	4a01      	ldr	r2, [pc, #4]	; (8001d1c <HAL_NVIC_EnableIRQ+0x10>)
 8001d16:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001d18:	4770      	bx	lr
 8001d1a:	46c0      	nop			; (mov r8, r8)
 8001d1c:	e000e100 	.word	0xe000e100

08001d20 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d20:	2280      	movs	r2, #128	; 0x80
 8001d22:	1e43      	subs	r3, r0, #1
 8001d24:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d26:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d20d      	bcs.n	8001d48 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d2c:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d2e:	4a07      	ldr	r2, [pc, #28]	; (8001d4c <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d30:	4807      	ldr	r0, [pc, #28]	; (8001d50 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d32:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d34:	6a03      	ldr	r3, [r0, #32]
 8001d36:	0609      	lsls	r1, r1, #24
 8001d38:	021b      	lsls	r3, r3, #8
 8001d3a:	0a1b      	lsrs	r3, r3, #8
 8001d3c:	430b      	orrs	r3, r1
 8001d3e:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d40:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d42:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d44:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d46:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001d48:	4770      	bx	lr
 8001d4a:	46c0      	nop			; (mov r8, r8)
 8001d4c:	e000e010 	.word	0xe000e010
 8001d50:	e000ed00 	.word	0xe000ed00

08001d54 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001d54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d56:	0004      	movs	r4, r0
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 8001d58:	2001      	movs	r0, #1
  if(hdma == NULL)
 8001d5a:	2c00      	cmp	r4, #0
 8001d5c:	d035      	beq.n	8001dca <HAL_DMA_Init+0x76>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001d5e:	6825      	ldr	r5, [r4, #0]
 8001d60:	4b1a      	ldr	r3, [pc, #104]	; (8001dcc <HAL_DMA_Init+0x78>)
 8001d62:	2114      	movs	r1, #20
 8001d64:	18e8      	adds	r0, r5, r3
 8001d66:	f7fe f9d9 	bl	800011c <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8001d6a:	4b19      	ldr	r3, [pc, #100]	; (8001dd0 <HAL_DMA_Init+0x7c>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001d6c:	0080      	lsls	r0, r0, #2
  hdma->DmaBaseAddress = DMA1;
 8001d6e:	6423      	str	r3, [r4, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d70:	2302      	movs	r3, #2
 8001d72:	1da2      	adds	r2, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001d74:	6460      	str	r0, [r4, #68]	; 0x44
  hdma->State = HAL_DMA_STATE_BUSY;
 8001d76:	77d3      	strb	r3, [r2, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001d78:	682e      	ldr	r6, [r5, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001d7a:	4b16      	ldr	r3, [pc, #88]	; (8001dd4 <HAL_DMA_Init+0x80>)
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001d7c:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001d7e:	401e      	ands	r6, r3
  tmp |=  hdma->Init.Direction        |
 8001d80:	68e3      	ldr	r3, [r4, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d82:	6927      	ldr	r7, [r4, #16]
  tmp |=  hdma->Init.Direction        |
 8001d84:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d86:	433b      	orrs	r3, r7
 8001d88:	6967      	ldr	r7, [r4, #20]
 8001d8a:	433b      	orrs	r3, r7
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d8c:	69a7      	ldr	r7, [r4, #24]
 8001d8e:	433b      	orrs	r3, r7
 8001d90:	69e7      	ldr	r7, [r4, #28]
 8001d92:	433b      	orrs	r3, r7
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d94:	6a27      	ldr	r7, [r4, #32]
 8001d96:	433b      	orrs	r3, r7
  tmp |=  hdma->Init.Direction        |
 8001d98:	4333      	orrs	r3, r6

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001d9a:	602b      	str	r3, [r5, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001d9c:	2380      	movs	r3, #128	; 0x80
 8001d9e:	01db      	lsls	r3, r3, #7
 8001da0:	4299      	cmp	r1, r3
 8001da2:	d00c      	beq.n	8001dbe <HAL_DMA_Init+0x6a>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001da4:	251c      	movs	r5, #28
 8001da6:	4028      	ands	r0, r5
 8001da8:	3d0d      	subs	r5, #13
 8001daa:	4085      	lsls	r5, r0
 8001dac:	490a      	ldr	r1, [pc, #40]	; (8001dd8 <HAL_DMA_Init+0x84>)
 8001dae:	680b      	ldr	r3, [r1, #0]
 8001db0:	43ab      	bics	r3, r5
 8001db2:	600b      	str	r3, [r1, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001db4:	6863      	ldr	r3, [r4, #4]
 8001db6:	680d      	ldr	r5, [r1, #0]
 8001db8:	4083      	lsls	r3, r0
 8001dba:	432b      	orrs	r3, r5
 8001dbc:	600b      	str	r3, [r1, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001dbe:	2000      	movs	r0, #0

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001dc0:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001dc2:	63e0      	str	r0, [r4, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001dc4:	3405      	adds	r4, #5
  hdma->State  = HAL_DMA_STATE_READY;
 8001dc6:	77d3      	strb	r3, [r2, #31]
  hdma->Lock = HAL_UNLOCKED;
 8001dc8:	77e0      	strb	r0, [r4, #31]

  return HAL_OK;
}
 8001dca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001dcc:	bffdfff8 	.word	0xbffdfff8
 8001dd0:	40020000 	.word	0x40020000
 8001dd4:	ffff800f 	.word	0xffff800f
 8001dd8:	400200a8 	.word	0x400200a8

08001ddc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ddc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001dde:	1d45      	adds	r5, r0, #5
{
 8001de0:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 8001de2:	7feb      	ldrb	r3, [r5, #31]
{
 8001de4:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 8001de6:	2002      	movs	r0, #2
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d029      	beq.n	8001e40 <HAL_DMA_Start_IT+0x64>
 8001dec:	2301      	movs	r3, #1

  if(HAL_DMA_STATE_READY == hdma->State)
 8001dee:	1da7      	adds	r7, r4, #6
  __HAL_LOCK(hdma);
 8001df0:	77eb      	strb	r3, [r5, #31]
  if(HAL_DMA_STATE_READY == hdma->State)
 8001df2:	7ffb      	ldrb	r3, [r7, #31]
 8001df4:	2600      	movs	r6, #0
 8001df6:	469c      	mov	ip, r3
 8001df8:	4660      	mov	r0, ip
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	2801      	cmp	r0, #1
 8001dfe:	d12a      	bne.n	8001e56 <HAL_DMA_Start_IT+0x7a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e00:	3001      	adds	r0, #1
 8001e02:	77f8      	strb	r0, [r7, #31]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001e04:	6820      	ldr	r0, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e06:	63e6      	str	r6, [r4, #60]	; 0x3c
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001e08:	6c67      	ldr	r7, [r4, #68]	; 0x44
    __HAL_DMA_DISABLE(hdma);
 8001e0a:	6805      	ldr	r5, [r0, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001e0c:	361c      	adds	r6, #28
 8001e0e:	403e      	ands	r6, r7
    __HAL_DMA_DISABLE(hdma);
 8001e10:	439d      	bics	r5, r3
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001e12:	40b3      	lsls	r3, r6
    __HAL_DMA_DISABLE(hdma);
 8001e14:	6005      	str	r5, [r0, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001e16:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8001e18:	606b      	str	r3, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001e1a:	9b01      	ldr	r3, [sp, #4]
 8001e1c:	6043      	str	r3, [r0, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e1e:	68a3      	ldr	r3, [r4, #8]
 8001e20:	2b10      	cmp	r3, #16
 8001e22:	d10e      	bne.n	8001e42 <HAL_DMA_Start_IT+0x66>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001e24:	6082      	str	r2, [r0, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001e26:	60c1      	str	r1, [r0, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8001e28:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d00c      	beq.n	8001e48 <HAL_DMA_Start_IT+0x6c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e2e:	230e      	movs	r3, #14
 8001e30:	6802      	ldr	r2, [r0, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001e32:	4313      	orrs	r3, r2
 8001e34:	6003      	str	r3, [r0, #0]
    __HAL_DMA_ENABLE(hdma);
 8001e36:	2301      	movs	r3, #1
 8001e38:	6802      	ldr	r2, [r0, #0]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	6003      	str	r3, [r0, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e3e:	2000      	movs	r0, #0
}
 8001e40:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001e42:	6081      	str	r1, [r0, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001e44:	60c2      	str	r2, [r0, #12]
 8001e46:	e7ef      	b.n	8001e28 <HAL_DMA_Start_IT+0x4c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001e48:	2204      	movs	r2, #4
 8001e4a:	6803      	ldr	r3, [r0, #0]
 8001e4c:	4393      	bics	r3, r2
 8001e4e:	6003      	str	r3, [r0, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001e50:	6802      	ldr	r2, [r0, #0]
 8001e52:	230a      	movs	r3, #10
 8001e54:	e7ed      	b.n	8001e32 <HAL_DMA_Start_IT+0x56>
    status = HAL_BUSY;
 8001e56:	2002      	movs	r0, #2
    __HAL_UNLOCK(hdma);
 8001e58:	77ee      	strb	r6, [r5, #31]
    status = HAL_BUSY;
 8001e5a:	e7f1      	b.n	8001e40 <HAL_DMA_Start_IT+0x64>

08001e5c <HAL_DMA_Abort_IT>:
{
 8001e5c:	b570      	push	{r4, r5, r6, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001e5e:	1d84      	adds	r4, r0, #6
 8001e60:	7fe3      	ldrb	r3, [r4, #31]
 8001e62:	2b02      	cmp	r3, #2
 8001e64:	d004      	beq.n	8001e70 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e66:	2304      	movs	r3, #4
 8001e68:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 8001e6a:	3b03      	subs	r3, #3
}
 8001e6c:	0018      	movs	r0, r3
 8001e6e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e70:	210e      	movs	r1, #14
 8001e72:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001e74:	6c45      	ldr	r5, [r0, #68]	; 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e76:	681a      	ldr	r2, [r3, #0]
 8001e78:	438a      	bics	r2, r1
 8001e7a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	6819      	ldr	r1, [r3, #0]
 8001e80:	4391      	bics	r1, r2
 8001e82:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001e84:	231c      	movs	r3, #28
 8001e86:	402b      	ands	r3, r5
 8001e88:	0015      	movs	r5, r2
 8001e8a:	409d      	lsls	r5, r3
 8001e8c:	6c01      	ldr	r1, [r0, #64]	; 0x40
    __HAL_UNLOCK(hdma);
 8001e8e:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001e90:	604d      	str	r5, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001e92:	77e2      	strb	r2, [r4, #31]
    __HAL_UNLOCK(hdma);
 8001e94:	2400      	movs	r4, #0
 8001e96:	77dc      	strb	r4, [r3, #31]
    if(hdma->XferAbortCallback != NULL)
 8001e98:	6b82      	ldr	r2, [r0, #56]	; 0x38
  HAL_StatusTypeDef status = HAL_OK;
 8001e9a:	0013      	movs	r3, r2
    if(hdma->XferAbortCallback != NULL)
 8001e9c:	42a2      	cmp	r2, r4
 8001e9e:	d0e5      	beq.n	8001e6c <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 8001ea0:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 8001ea2:	0023      	movs	r3, r4
 8001ea4:	e7e2      	b.n	8001e6c <HAL_DMA_Abort_IT+0x10>

08001ea6 <HAL_DMA_IRQHandler>:
{
 8001ea6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001ea8:	221c      	movs	r2, #28
 8001eaa:	2704      	movs	r7, #4
 8001eac:	6c46      	ldr	r6, [r0, #68]	; 0x44
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001eae:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001eb0:	4032      	ands	r2, r6
 8001eb2:	003e      	movs	r6, r7
 8001eb4:	4096      	lsls	r6, r2
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001eb6:	680d      	ldr	r5, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001eb8:	6803      	ldr	r3, [r0, #0]
 8001eba:	681c      	ldr	r4, [r3, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001ebc:	4235      	tst	r5, r6
 8001ebe:	d00d      	beq.n	8001edc <HAL_DMA_IRQHandler+0x36>
 8001ec0:	423c      	tst	r4, r7
 8001ec2:	d00b      	beq.n	8001edc <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ec4:	681a      	ldr	r2, [r3, #0]
 8001ec6:	0692      	lsls	r2, r2, #26
 8001ec8:	d402      	bmi.n	8001ed0 <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001eca:	681a      	ldr	r2, [r3, #0]
 8001ecc:	43ba      	bics	r2, r7
 8001ece:	601a      	str	r2, [r3, #0]
     if(hdma->XferHalfCpltCallback != NULL)
 8001ed0:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8001ed2:	604e      	str	r6, [r1, #4]
     if(hdma->XferHalfCpltCallback != NULL)
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d019      	beq.n	8001f0c <HAL_DMA_IRQHandler+0x66>
      hdma->XferErrorCallback(hdma);
 8001ed8:	4798      	blx	r3
  return;
 8001eda:	e017      	b.n	8001f0c <HAL_DMA_IRQHandler+0x66>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8001edc:	2702      	movs	r7, #2
 8001ede:	003e      	movs	r6, r7
 8001ee0:	4096      	lsls	r6, r2
 8001ee2:	4235      	tst	r5, r6
 8001ee4:	d013      	beq.n	8001f0e <HAL_DMA_IRQHandler+0x68>
 8001ee6:	423c      	tst	r4, r7
 8001ee8:	d011      	beq.n	8001f0e <HAL_DMA_IRQHandler+0x68>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	0692      	lsls	r2, r2, #26
 8001eee:	d406      	bmi.n	8001efe <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001ef0:	240a      	movs	r4, #10
 8001ef2:	681a      	ldr	r2, [r3, #0]
 8001ef4:	43a2      	bics	r2, r4
 8001ef6:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001ef8:	2201      	movs	r2, #1
 8001efa:	1d83      	adds	r3, r0, #6
 8001efc:	77da      	strb	r2, [r3, #31]
    __HAL_UNLOCK(hdma);
 8001efe:	2200      	movs	r2, #0
 8001f00:	1d43      	adds	r3, r0, #5
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8001f02:	604e      	str	r6, [r1, #4]
    __HAL_UNLOCK(hdma);
 8001f04:	77da      	strb	r2, [r3, #31]
    if(hdma->XferCpltCallback != NULL)
 8001f06:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d1e5      	bne.n	8001ed8 <HAL_DMA_IRQHandler+0x32>
}
 8001f0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8001f0e:	2608      	movs	r6, #8
 8001f10:	0037      	movs	r7, r6
 8001f12:	4097      	lsls	r7, r2
 8001f14:	423d      	tst	r5, r7
 8001f16:	d0f9      	beq.n	8001f0c <HAL_DMA_IRQHandler+0x66>
 8001f18:	4234      	tst	r4, r6
 8001f1a:	d0f7      	beq.n	8001f0c <HAL_DMA_IRQHandler+0x66>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f1c:	250e      	movs	r5, #14
 8001f1e:	681c      	ldr	r4, [r3, #0]
 8001f20:	43ac      	bics	r4, r5
 8001f22:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001f24:	2301      	movs	r3, #1
 8001f26:	001c      	movs	r4, r3
 8001f28:	4094      	lsls	r4, r2
    hdma->State = HAL_DMA_STATE_READY;
 8001f2a:	1d82      	adds	r2, r0, #6
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001f2c:	604c      	str	r4, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001f2e:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8001f30:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 8001f32:	2200      	movs	r2, #0
 8001f34:	1d43      	adds	r3, r0, #5
 8001f36:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 8001f38:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001f3a:	e7e5      	b.n	8001f08 <HAL_DMA_IRQHandler+0x62>

08001f3c <HAL_GPIO_Init>:
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
        
        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001f3c:	4a56      	ldr	r2, [pc, #344]	; (8002098 <HAL_GPIO_Init+0x15c>)
{
 8001f3e:	b5f0      	push	{r4, r5, r6, r7, lr}
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001f40:	1882      	adds	r2, r0, r2
 8001f42:	1e54      	subs	r4, r2, #1
 8001f44:	41a2      	sbcs	r2, r4
  uint32_t position = 0x00U;
 8001f46:	2300      	movs	r3, #0
{
 8001f48:	b085      	sub	sp, #20
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001f4a:	3205      	adds	r2, #5
 8001f4c:	9203      	str	r2, [sp, #12]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001f4e:	680a      	ldr	r2, [r1, #0]
 8001f50:	0014      	movs	r4, r2
 8001f52:	40dc      	lsrs	r4, r3
 8001f54:	d101      	bne.n	8001f5a <HAL_GPIO_Init+0x1e>
        EXTI->FTSR = temp;
      }
    }
    position++;
  }
}
 8001f56:	b005      	add	sp, #20
 8001f58:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001f5a:	2501      	movs	r5, #1
 8001f5c:	0014      	movs	r4, r2
 8001f5e:	409d      	lsls	r5, r3
 8001f60:	402c      	ands	r4, r5
 8001f62:	9401      	str	r4, [sp, #4]
    if(iocurrent)
 8001f64:	422a      	tst	r2, r5
 8001f66:	d100      	bne.n	8001f6a <HAL_GPIO_Init+0x2e>
 8001f68:	e093      	b.n	8002092 <HAL_GPIO_Init+0x156>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8001f6a:	684a      	ldr	r2, [r1, #4]
 8001f6c:	9200      	str	r2, [sp, #0]
 8001f6e:	2210      	movs	r2, #16
 8001f70:	9e00      	ldr	r6, [sp, #0]
 8001f72:	4396      	bics	r6, r2
 8001f74:	2e02      	cmp	r6, #2
 8001f76:	d10f      	bne.n	8001f98 <HAL_GPIO_Init+0x5c>
        temp = GPIOx->AFR[position >> 3U];
 8001f78:	08da      	lsrs	r2, r3, #3
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8001f7a:	2407      	movs	r4, #7
 8001f7c:	0092      	lsls	r2, r2, #2
 8001f7e:	1882      	adds	r2, r0, r2
        temp = GPIOx->AFR[position >> 3U];
 8001f80:	6a17      	ldr	r7, [r2, #32]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8001f82:	9202      	str	r2, [sp, #8]
 8001f84:	220f      	movs	r2, #15
 8001f86:	401c      	ands	r4, r3
 8001f88:	00a4      	lsls	r4, r4, #2
 8001f8a:	40a2      	lsls	r2, r4
 8001f8c:	4397      	bics	r7, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8001f8e:	690a      	ldr	r2, [r1, #16]
 8001f90:	40a2      	lsls	r2, r4
 8001f92:	4317      	orrs	r7, r2
        GPIOx->AFR[position >> 3U] = temp;
 8001f94:	9a02      	ldr	r2, [sp, #8]
 8001f96:	6217      	str	r7, [r2, #32]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001f98:	2203      	movs	r2, #3
 8001f9a:	005c      	lsls	r4, r3, #1
 8001f9c:	40a2      	lsls	r2, r4
 8001f9e:	3e01      	subs	r6, #1
 8001fa0:	43d2      	mvns	r2, r2
 8001fa2:	2e01      	cmp	r6, #1
 8001fa4:	d80d      	bhi.n	8001fc2 <HAL_GPIO_Init+0x86>
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fa6:	68ce      	ldr	r6, [r1, #12]
        temp = GPIOx->OSPEEDR;
 8001fa8:	6887      	ldr	r7, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001faa:	40a6      	lsls	r6, r4
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001fac:	4017      	ands	r7, r2
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fae:	433e      	orrs	r6, r7
        GPIOx->OSPEEDR = temp;
 8001fb0:	6086      	str	r6, [r0, #8]
        temp= GPIOx->OTYPER;
 8001fb2:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001fb4:	43ae      	bics	r6, r5
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001fb6:	9d00      	ldr	r5, [sp, #0]
 8001fb8:	06ed      	lsls	r5, r5, #27
 8001fba:	0fed      	lsrs	r5, r5, #31
 8001fbc:	409d      	lsls	r5, r3
 8001fbe:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 8001fc0:	6045      	str	r5, [r0, #4]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fc2:	2503      	movs	r5, #3
 8001fc4:	9e00      	ldr	r6, [sp, #0]
      temp = GPIOx->MODER;
 8001fc6:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fc8:	402e      	ands	r6, r5
 8001fca:	40a6      	lsls	r6, r4
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001fcc:	4017      	ands	r7, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fce:	433e      	orrs	r6, r7
      GPIOx->MODER = temp;
 8001fd0:	6006      	str	r6, [r0, #0]
      temp = GPIOx->PUPDR;
 8001fd2:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001fd4:	4032      	ands	r2, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8001fd6:	688e      	ldr	r6, [r1, #8]
 8001fd8:	40a6      	lsls	r6, r4
 8001fda:	4332      	orrs	r2, r6
      GPIOx->PUPDR = temp;
 8001fdc:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001fde:	9a00      	ldr	r2, [sp, #0]
 8001fe0:	00d2      	lsls	r2, r2, #3
 8001fe2:	d556      	bpl.n	8002092 <HAL_GPIO_Init+0x156>
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8001fe4:	001e      	movs	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fe6:	2701      	movs	r7, #1
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8001fe8:	402e      	ands	r6, r5
 8001fea:	00b6      	lsls	r6, r6, #2
 8001fec:	46b4      	mov	ip, r6
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fee:	4c2b      	ldr	r4, [pc, #172]	; (800209c <HAL_GPIO_Init+0x160>)
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8001ff0:	260f      	movs	r6, #15
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ff2:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001ff4:	433a      	orrs	r2, r7
 8001ff6:	6362      	str	r2, [r4, #52]	; 0x34
        temp = SYSCFG->EXTICR[position >> 2U];
 8001ff8:	4a29      	ldr	r2, [pc, #164]	; (80020a0 <HAL_GPIO_Init+0x164>)
 8001ffa:	089c      	lsrs	r4, r3, #2
 8001ffc:	00a4      	lsls	r4, r4, #2
 8001ffe:	18a4      	adds	r4, r4, r2
 8002000:	68a2      	ldr	r2, [r4, #8]
 8002002:	9202      	str	r2, [sp, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8002004:	4662      	mov	r2, ip
 8002006:	4096      	lsls	r6, r2
 8002008:	9a02      	ldr	r2, [sp, #8]
 800200a:	43b2      	bics	r2, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800200c:	26a0      	movs	r6, #160	; 0xa0
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800200e:	9202      	str	r2, [sp, #8]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002010:	05f6      	lsls	r6, r6, #23
 8002012:	2200      	movs	r2, #0
 8002014:	42b0      	cmp	r0, r6
 8002016:	d010      	beq.n	800203a <HAL_GPIO_Init+0xfe>
 8002018:	4e22      	ldr	r6, [pc, #136]	; (80020a4 <HAL_GPIO_Init+0x168>)
 800201a:	003a      	movs	r2, r7
 800201c:	42b0      	cmp	r0, r6
 800201e:	d00c      	beq.n	800203a <HAL_GPIO_Init+0xfe>
 8002020:	4e21      	ldr	r6, [pc, #132]	; (80020a8 <HAL_GPIO_Init+0x16c>)
 8002022:	19fa      	adds	r2, r7, r7
 8002024:	42b0      	cmp	r0, r6
 8002026:	d008      	beq.n	800203a <HAL_GPIO_Init+0xfe>
 8002028:	4e20      	ldr	r6, [pc, #128]	; (80020ac <HAL_GPIO_Init+0x170>)
 800202a:	002a      	movs	r2, r5
 800202c:	42b0      	cmp	r0, r6
 800202e:	d004      	beq.n	800203a <HAL_GPIO_Init+0xfe>
 8002030:	4d1f      	ldr	r5, [pc, #124]	; (80020b0 <HAL_GPIO_Init+0x174>)
 8002032:	19d2      	adds	r2, r2, r7
 8002034:	42a8      	cmp	r0, r5
 8002036:	d000      	beq.n	800203a <HAL_GPIO_Init+0xfe>
 8002038:	9a03      	ldr	r2, [sp, #12]
 800203a:	4665      	mov	r5, ip
 800203c:	40aa      	lsls	r2, r5
 800203e:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002040:	9f00      	ldr	r7, [sp, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002042:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002044:	60a2      	str	r2, [r4, #8]
        temp = EXTI->IMR;
 8002046:	4a1b      	ldr	r2, [pc, #108]	; (80020b4 <HAL_GPIO_Init+0x178>)
        temp &= ~((uint32_t)iocurrent);
 8002048:	9c01      	ldr	r4, [sp, #4]
        temp = EXTI->IMR;
 800204a:	6816      	ldr	r6, [r2, #0]
          temp |= iocurrent;
 800204c:	9d01      	ldr	r5, [sp, #4]
        temp &= ~((uint32_t)iocurrent);
 800204e:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 8002050:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002052:	03ff      	lsls	r7, r7, #15
 8002054:	d401      	bmi.n	800205a <HAL_GPIO_Init+0x11e>
        temp &= ~((uint32_t)iocurrent);
 8002056:	0035      	movs	r5, r6
 8002058:	4025      	ands	r5, r4
        EXTI->IMR = temp;
 800205a:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 800205c:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 800205e:	9d01      	ldr	r5, [sp, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002060:	9f00      	ldr	r7, [sp, #0]
          temp |= iocurrent;
 8002062:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002064:	03bf      	lsls	r7, r7, #14
 8002066:	d401      	bmi.n	800206c <HAL_GPIO_Init+0x130>
        temp &= ~((uint32_t)iocurrent);
 8002068:	0035      	movs	r5, r6
 800206a:	4025      	ands	r5, r4
        EXTI->EMR = temp;
 800206c:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 800206e:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 8002070:	9d01      	ldr	r5, [sp, #4]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002072:	9f00      	ldr	r7, [sp, #0]
          temp |= iocurrent;
 8002074:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002076:	02ff      	lsls	r7, r7, #11
 8002078:	d401      	bmi.n	800207e <HAL_GPIO_Init+0x142>
        temp &= ~((uint32_t)iocurrent);
 800207a:	0035      	movs	r5, r6
 800207c:	4025      	ands	r5, r4
        EXTI->RTSR = temp;
 800207e:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8002080:	68d5      	ldr	r5, [r2, #12]
          temp |= iocurrent;
 8002082:	9e01      	ldr	r6, [sp, #4]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002084:	9f00      	ldr	r7, [sp, #0]
          temp |= iocurrent;
 8002086:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002088:	02bf      	lsls	r7, r7, #10
 800208a:	d401      	bmi.n	8002090 <HAL_GPIO_Init+0x154>
        temp &= ~((uint32_t)iocurrent);
 800208c:	4025      	ands	r5, r4
 800208e:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 8002090:	60d6      	str	r6, [r2, #12]
    position++;
 8002092:	3301      	adds	r3, #1
 8002094:	e75b      	b.n	8001f4e <HAL_GPIO_Init+0x12>
 8002096:	46c0      	nop			; (mov r8, r8)
 8002098:	afffe400 	.word	0xafffe400
 800209c:	40021000 	.word	0x40021000
 80020a0:	40010000 	.word	0x40010000
 80020a4:	50000400 	.word	0x50000400
 80020a8:	50000800 	.word	0x50000800
 80020ac:	50000c00 	.word	0x50000c00
 80020b0:	50001000 	.word	0x50001000
 80020b4:	40010400 	.word	0x40010400

080020b8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 80020b8:	2a00      	cmp	r2, #0
 80020ba:	d001      	beq.n	80020c0 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020bc:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80020be:	4770      	bx	lr
    GPIOx->BRR = GPIO_Pin ;
 80020c0:	6281      	str	r1, [r0, #40]	; 0x28
}
 80020c2:	e7fc      	b.n	80020be <HAL_GPIO_WritePin+0x6>

080020c4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80020c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80020c6:	0004      	movs	r4, r0
  uint32_t tmp = 0U, i2sclk = 0U;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
  {
    return HAL_ERROR;
 80020c8:	2001      	movs	r0, #1
  if (hi2s == NULL)
 80020ca:	2c00      	cmp	r4, #0
 80020cc:	d046      	beq.n	800215c <HAL_I2S_Init+0x98>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80020ce:	0026      	movs	r6, r4
 80020d0:	3635      	adds	r6, #53	; 0x35
 80020d2:	7833      	ldrb	r3, [r6, #0]
 80020d4:	b2da      	uxtb	r2, r3
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d105      	bne.n	80020e6 <HAL_I2S_Init+0x22>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80020da:	0023      	movs	r3, r4
 80020dc:	3334      	adds	r3, #52	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80020de:	0020      	movs	r0, r4
    hi2s->Lock = HAL_UNLOCKED;
 80020e0:	701a      	strb	r2, [r3, #0]
    HAL_I2S_MspInit(hi2s);
 80020e2:	f7ff fb49 	bl	8001778 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80020e6:	2002      	movs	r0, #2
 80020e8:	7030      	strb	r0, [r6, #0]

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80020ea:	6823      	ldr	r3, [r4, #0]
 80020ec:	4931      	ldr	r1, [pc, #196]	; (80021b4 <HAL_I2S_Init+0xf0>)
 80020ee:	69da      	ldr	r2, [r3, #28]
 80020f0:	9101      	str	r1, [sp, #4]
 80020f2:	400a      	ands	r2, r1
 80020f4:	61da      	str	r2, [r3, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80020f6:	6218      	str	r0, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 80020f8:	6963      	ldr	r3, [r4, #20]
 80020fa:	4283      	cmp	r3, r0
 80020fc:	d036      	beq.n	800216c <HAL_I2S_Init+0xa8>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 80020fe:	68e3      	ldr	r3, [r4, #12]
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002100:	2510      	movs	r5, #16
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002102:	2b00      	cmp	r3, #0
 8002104:	d000      	beq.n	8002108 <HAL_I2S_Init+0x44>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002106:	196d      	adds	r5, r5, r5
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002108:	68a3      	ldr	r3, [r4, #8]
 800210a:	2b20      	cmp	r3, #32
 800210c:	d800      	bhi.n	8002110 <HAL_I2S_Init+0x4c>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 800210e:	006d      	lsls	r5, r5, #1
    }

    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCC_GetSysClockFreq();
 8002110:	f000 f852 	bl	80021b8 <HAL_RCC_GetSysClockFreq>

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002114:	2380      	movs	r3, #128	; 0x80
 8002116:	6922      	ldr	r2, [r4, #16]
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	429a      	cmp	r2, r3
 800211c:	d11f      	bne.n	800215e <HAL_I2S_Init+0x9a>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800211e:	68e3      	ldr	r3, [r4, #12]
 8002120:	6967      	ldr	r7, [r4, #20]
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4)) * 10) / hi2s->Init.AudioFreq)) + 5);
 8002122:	00a9      	lsls	r1, r5, #2
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002124:	2b00      	cmp	r3, #0
 8002126:	d100      	bne.n	800212a <HAL_I2S_Init+0x66>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8)) * 10) / hi2s->Init.AudioFreq)) + 5);
 8002128:	00e9      	lsls	r1, r5, #3
 800212a:	f7fd fff7 	bl	800011c <__udivsi3>
 800212e:	230a      	movs	r3, #10
 8002130:	0039      	movs	r1, r7
 8002132:	4358      	muls	r0, r3
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10) / hi2s->Init.AudioFreq)) + 5);
 8002134:	f7fd fff2 	bl	800011c <__udivsi3>
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002138:	210a      	movs	r1, #10
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10) / hi2s->Init.AudioFreq)) + 5);
 800213a:	3005      	adds	r0, #5
    tmp = tmp / 10U;
 800213c:	f7fd ffee 	bl	800011c <__udivsi3>
 8002140:	0002      	movs	r2, r0

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002142:	2001      	movs	r0, #1
 8002144:	0011      	movs	r1, r2

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002146:	4382      	bics	r2, r0
 8002148:	0853      	lsrs	r3, r2, #1
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800214a:	4001      	ands	r1, r0
    i2sdiv = 2U;
    i2sodd = 0U;
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800214c:	1e9a      	subs	r2, r3, #2
    i2sodd = (uint32_t)(i2sodd << 8U);
 800214e:	0209      	lsls	r1, r1, #8
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002150:	2afd      	cmp	r2, #253	; 0xfd
 8002152:	d90c      	bls.n	800216e <HAL_I2S_Init+0xaa>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002154:	2310      	movs	r3, #16
 8002156:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002158:	4313      	orrs	r3, r2
 800215a:	63a3      	str	r3, [r4, #56]	; 0x38

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
  hi2s->State     = HAL_I2S_STATE_READY;

  return HAL_OK;
}
 800215c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10) / hi2s->Init.AudioFreq)) + 5);
 800215e:	0029      	movs	r1, r5
 8002160:	f7fd ffdc 	bl	800011c <__udivsi3>
 8002164:	230a      	movs	r3, #10
 8002166:	6961      	ldr	r1, [r4, #20]
 8002168:	4358      	muls	r0, r3
 800216a:	e7e3      	b.n	8002134 <HAL_I2S_Init+0x70>
    i2sodd = 0U;
 800216c:	2100      	movs	r1, #0
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800216e:	430b      	orrs	r3, r1
 8002170:	6921      	ldr	r1, [r4, #16]
 8002172:	6822      	ldr	r2, [r4, #0]
 8002174:	430b      	orrs	r3, r1
 8002176:	6213      	str	r3, [r2, #32]
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002178:	68a1      	ldr	r1, [r4, #8]
 800217a:	69d0      	ldr	r0, [r2, #28]
 800217c:	6863      	ldr	r3, [r4, #4]
 800217e:	9d01      	ldr	r5, [sp, #4]
 8002180:	430b      	orrs	r3, r1
 8002182:	4028      	ands	r0, r5
 8002184:	4303      	orrs	r3, r0
 8002186:	68e0      	ldr	r0, [r4, #12]
 8002188:	4303      	orrs	r3, r0
 800218a:	69a0      	ldr	r0, [r4, #24]
 800218c:	4303      	orrs	r3, r0
 800218e:	2080      	movs	r0, #128	; 0x80
 8002190:	0100      	lsls	r0, r0, #4
 8002192:	4303      	orrs	r3, r0
 8002194:	61d3      	str	r3, [r2, #28]
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8002196:	2380      	movs	r3, #128	; 0x80
 8002198:	4399      	bics	r1, r3
 800219a:	2930      	cmp	r1, #48	; 0x30
 800219c:	d104      	bne.n	80021a8 <HAL_I2S_Init+0xe4>
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 800219e:	2380      	movs	r3, #128	; 0x80
 80021a0:	69d1      	ldr	r1, [r2, #28]
 80021a2:	015b      	lsls	r3, r3, #5
 80021a4:	430b      	orrs	r3, r1
 80021a6:	61d3      	str	r3, [r2, #28]
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80021a8:	2000      	movs	r0, #0
  hi2s->State     = HAL_I2S_STATE_READY;
 80021aa:	2301      	movs	r3, #1
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80021ac:	63a0      	str	r0, [r4, #56]	; 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 80021ae:	7033      	strb	r3, [r6, #0]
  return HAL_OK;
 80021b0:	e7d4      	b.n	800215c <HAL_I2S_Init+0x98>
 80021b2:	46c0      	nop			; (mov r8, r8)
 80021b4:	fffff040 	.word	0xfffff040

080021b8 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021b8:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 80021ba:	4b19      	ldr	r3, [pc, #100]	; (8002220 <HAL_RCC_GetSysClockFreq+0x68>)
{
 80021bc:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 80021be:	68d9      	ldr	r1, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 80021c0:	400a      	ands	r2, r1
 80021c2:	2a08      	cmp	r2, #8
 80021c4:	d029      	beq.n	800221a <HAL_RCC_GetSysClockFreq+0x62>
 80021c6:	2a0c      	cmp	r2, #12
 80021c8:	d009      	beq.n	80021de <HAL_RCC_GetSysClockFreq+0x26>
 80021ca:	2a04      	cmp	r2, #4
 80021cc:	d11d      	bne.n	800220a <HAL_RCC_GetSysClockFreq+0x52>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80021ce:	6818      	ldr	r0, [r3, #0]
      {
        sysclockfreq =  (HSI_VALUE >> 2);
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
 80021d0:	4b14      	ldr	r3, [pc, #80]	; (8002224 <HAL_RCC_GetSysClockFreq+0x6c>)
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80021d2:	06c0      	lsls	r0, r0, #27
        sysclockfreq =  HSI_VALUE;
 80021d4:	17c0      	asrs	r0, r0, #31
 80021d6:	4018      	ands	r0, r3
 80021d8:	4b13      	ldr	r3, [pc, #76]	; (8002228 <HAL_RCC_GetSysClockFreq+0x70>)
 80021da:	18c0      	adds	r0, r0, r3
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
      break;
    }
  }
  return sysclockfreq;
}
 80021dc:	bd10      	pop	{r4, pc}
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80021de:	4813      	ldr	r0, [pc, #76]	; (800222c <HAL_RCC_GetSysClockFreq+0x74>)
 80021e0:	028a      	lsls	r2, r1, #10
 80021e2:	0f12      	lsrs	r2, r2, #28
 80021e4:	5c82      	ldrb	r2, [r0, r2]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80021e6:	0209      	lsls	r1, r1, #8
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80021e8:	68d8      	ldr	r0, [r3, #12]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80021ea:	0f89      	lsrs	r1, r1, #30
 80021ec:	3101      	adds	r1, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80021ee:	03c0      	lsls	r0, r0, #15
 80021f0:	d504      	bpl.n	80021fc <HAL_RCC_GetSysClockFreq+0x44>
        pllvco = (HSE_VALUE * pllm) / plld;
 80021f2:	480f      	ldr	r0, [pc, #60]	; (8002230 <HAL_RCC_GetSysClockFreq+0x78>)
         pllvco = (HSI_VALUE * pllm) / plld;
 80021f4:	4350      	muls	r0, r2
 80021f6:	f7fd ff91 	bl	800011c <__udivsi3>
 80021fa:	e7ef      	b.n	80021dc <HAL_RCC_GetSysClockFreq+0x24>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	06db      	lsls	r3, r3, #27
 8002200:	d501      	bpl.n	8002206 <HAL_RCC_GetSysClockFreq+0x4e>
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 8002202:	480c      	ldr	r0, [pc, #48]	; (8002234 <HAL_RCC_GetSysClockFreq+0x7c>)
 8002204:	e7f6      	b.n	80021f4 <HAL_RCC_GetSysClockFreq+0x3c>
         pllvco = (HSI_VALUE * pllm) / plld;
 8002206:	4808      	ldr	r0, [pc, #32]	; (8002228 <HAL_RCC_GetSysClockFreq+0x70>)
 8002208:	e7f4      	b.n	80021f4 <HAL_RCC_GetSysClockFreq+0x3c>
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800220a:	2080      	movs	r0, #128	; 0x80
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800220c:	685b      	ldr	r3, [r3, #4]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800220e:	0200      	lsls	r0, r0, #8
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002210:	041b      	lsls	r3, r3, #16
 8002212:	0f5b      	lsrs	r3, r3, #29
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002214:	3301      	adds	r3, #1
 8002216:	4098      	lsls	r0, r3
  return sysclockfreq;
 8002218:	e7e0      	b.n	80021dc <HAL_RCC_GetSysClockFreq+0x24>
  switch (tmpreg & RCC_CFGR_SWS)
 800221a:	4805      	ldr	r0, [pc, #20]	; (8002230 <HAL_RCC_GetSysClockFreq+0x78>)
 800221c:	e7de      	b.n	80021dc <HAL_RCC_GetSysClockFreq+0x24>
 800221e:	46c0      	nop			; (mov r8, r8)
 8002220:	40021000 	.word	0x40021000
 8002224:	ff48e500 	.word	0xff48e500
 8002228:	00f42400 	.word	0x00f42400
 800222c:	08004d79 	.word	0x08004d79
 8002230:	007a1200 	.word	0x007a1200
 8002234:	003d0900 	.word	0x003d0900

08002238 <HAL_RCC_OscConfig>:
{
 8002238:	b5f0      	push	{r4, r5, r6, r7, lr}
 800223a:	0005      	movs	r5, r0
 800223c:	b087      	sub	sp, #28
  if(RCC_OscInitStruct == NULL)
 800223e:	2800      	cmp	r0, #0
 8002240:	d058      	beq.n	80022f4 <HAL_RCC_OscConfig+0xbc>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002242:	230c      	movs	r3, #12
 8002244:	4cb7      	ldr	r4, [pc, #732]	; (8002524 <HAL_RCC_OscConfig+0x2ec>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002246:	6802      	ldr	r2, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002248:	68e6      	ldr	r6, [r4, #12]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800224a:	68e7      	ldr	r7, [r4, #12]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800224c:	401e      	ands	r6, r3
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800224e:	2380      	movs	r3, #128	; 0x80
 8002250:	025b      	lsls	r3, r3, #9
 8002252:	401f      	ands	r7, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002254:	07d2      	lsls	r2, r2, #31
 8002256:	d441      	bmi.n	80022dc <HAL_RCC_OscConfig+0xa4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002258:	682b      	ldr	r3, [r5, #0]
 800225a:	079b      	lsls	r3, r3, #30
 800225c:	d500      	bpl.n	8002260 <HAL_RCC_OscConfig+0x28>
 800225e:	e08a      	b.n	8002376 <HAL_RCC_OscConfig+0x13e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002260:	682b      	ldr	r3, [r5, #0]
 8002262:	06db      	lsls	r3, r3, #27
 8002264:	d528      	bpl.n	80022b8 <HAL_RCC_OscConfig+0x80>
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8002266:	2e00      	cmp	r6, #0
 8002268:	d000      	beq.n	800226c <HAL_RCC_OscConfig+0x34>
 800226a:	e0e2      	b.n	8002432 <HAL_RCC_OscConfig+0x1fa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800226c:	6823      	ldr	r3, [r4, #0]
 800226e:	059b      	lsls	r3, r3, #22
 8002270:	d502      	bpl.n	8002278 <HAL_RCC_OscConfig+0x40>
 8002272:	69eb      	ldr	r3, [r5, #28]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d03d      	beq.n	80022f4 <HAL_RCC_OscConfig+0xbc>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002278:	6862      	ldr	r2, [r4, #4]
 800227a:	49ab      	ldr	r1, [pc, #684]	; (8002528 <HAL_RCC_OscConfig+0x2f0>)
 800227c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800227e:	400a      	ands	r2, r1
 8002280:	431a      	orrs	r2, r3
 8002282:	6062      	str	r2, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002284:	6861      	ldr	r1, [r4, #4]
 8002286:	6a2a      	ldr	r2, [r5, #32]
 8002288:	0209      	lsls	r1, r1, #8
 800228a:	0a09      	lsrs	r1, r1, #8
 800228c:	0612      	lsls	r2, r2, #24
 800228e:	430a      	orrs	r2, r1
 8002290:	6062      	str	r2, [r4, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002292:	2280      	movs	r2, #128	; 0x80
 8002294:	0b5b      	lsrs	r3, r3, #13
 8002296:	3301      	adds	r3, #1
 8002298:	0212      	lsls	r2, r2, #8
 800229a:	409a      	lsls	r2, r3
 800229c:	0013      	movs	r3, r2
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800229e:	68e1      	ldr	r1, [r4, #12]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 80022a0:	2000      	movs	r0, #0
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80022a2:	060a      	lsls	r2, r1, #24
 80022a4:	49a1      	ldr	r1, [pc, #644]	; (800252c <HAL_RCC_OscConfig+0x2f4>)
 80022a6:	0f12      	lsrs	r2, r2, #28
 80022a8:	5c8a      	ldrb	r2, [r1, r2]
 80022aa:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80022ac:	4aa0      	ldr	r2, [pc, #640]	; (8002530 <HAL_RCC_OscConfig+0x2f8>)
 80022ae:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 80022b0:	f7ff fcb8 	bl	8001c24 <HAL_InitTick>
        if(status != HAL_OK)
 80022b4:	2800      	cmp	r0, #0
 80022b6:	d134      	bne.n	8002322 <HAL_RCC_OscConfig+0xea>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022b8:	682b      	ldr	r3, [r5, #0]
 80022ba:	071b      	lsls	r3, r3, #28
 80022bc:	d500      	bpl.n	80022c0 <HAL_RCC_OscConfig+0x88>
 80022be:	e0ef      	b.n	80024a0 <HAL_RCC_OscConfig+0x268>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022c0:	682b      	ldr	r3, [r5, #0]
 80022c2:	075b      	lsls	r3, r3, #29
 80022c4:	d500      	bpl.n	80022c8 <HAL_RCC_OscConfig+0x90>
 80022c6:	e111      	b.n	80024ec <HAL_RCC_OscConfig+0x2b4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80022c8:	682b      	ldr	r3, [r5, #0]
 80022ca:	069b      	lsls	r3, r3, #26
 80022cc:	d500      	bpl.n	80022d0 <HAL_RCC_OscConfig+0x98>
 80022ce:	e196      	b.n	80025fe <HAL_RCC_OscConfig+0x3c6>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80022d0:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d000      	beq.n	80022d8 <HAL_RCC_OscConfig+0xa0>
 80022d6:	e1c5      	b.n	8002664 <HAL_RCC_OscConfig+0x42c>
  return HAL_OK;
 80022d8:	2000      	movs	r0, #0
 80022da:	e022      	b.n	8002322 <HAL_RCC_OscConfig+0xea>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80022dc:	2e08      	cmp	r6, #8
 80022de:	d003      	beq.n	80022e8 <HAL_RCC_OscConfig+0xb0>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80022e0:	2e0c      	cmp	r6, #12
 80022e2:	d109      	bne.n	80022f8 <HAL_RCC_OscConfig+0xc0>
 80022e4:	2f00      	cmp	r7, #0
 80022e6:	d007      	beq.n	80022f8 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022e8:	6823      	ldr	r3, [r4, #0]
 80022ea:	039b      	lsls	r3, r3, #14
 80022ec:	d5b4      	bpl.n	8002258 <HAL_RCC_OscConfig+0x20>
 80022ee:	686b      	ldr	r3, [r5, #4]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d1b1      	bne.n	8002258 <HAL_RCC_OscConfig+0x20>
          return HAL_ERROR;
 80022f4:	2001      	movs	r0, #1
 80022f6:	e014      	b.n	8002322 <HAL_RCC_OscConfig+0xea>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80022f8:	686a      	ldr	r2, [r5, #4]
 80022fa:	429a      	cmp	r2, r3
 80022fc:	d113      	bne.n	8002326 <HAL_RCC_OscConfig+0xee>
 80022fe:	6822      	ldr	r2, [r4, #0]
 8002300:	4313      	orrs	r3, r2
 8002302:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002304:	f7ff fcc2 	bl	8001c8c <HAL_GetTick>
 8002308:	9001      	str	r0, [sp, #4]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800230a:	2280      	movs	r2, #128	; 0x80
 800230c:	6823      	ldr	r3, [r4, #0]
 800230e:	0292      	lsls	r2, r2, #10
 8002310:	4213      	tst	r3, r2
 8002312:	d1a1      	bne.n	8002258 <HAL_RCC_OscConfig+0x20>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002314:	f7ff fcba 	bl	8001c8c <HAL_GetTick>
 8002318:	9b01      	ldr	r3, [sp, #4]
 800231a:	1ac0      	subs	r0, r0, r3
 800231c:	2864      	cmp	r0, #100	; 0x64
 800231e:	d9f4      	bls.n	800230a <HAL_RCC_OscConfig+0xd2>
            return HAL_TIMEOUT;
 8002320:	2003      	movs	r0, #3
}
 8002322:	b007      	add	sp, #28
 8002324:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002326:	21a0      	movs	r1, #160	; 0xa0
 8002328:	02c9      	lsls	r1, r1, #11
 800232a:	428a      	cmp	r2, r1
 800232c:	d105      	bne.n	800233a <HAL_RCC_OscConfig+0x102>
 800232e:	2280      	movs	r2, #128	; 0x80
 8002330:	6821      	ldr	r1, [r4, #0]
 8002332:	02d2      	lsls	r2, r2, #11
 8002334:	430a      	orrs	r2, r1
 8002336:	6022      	str	r2, [r4, #0]
 8002338:	e7e1      	b.n	80022fe <HAL_RCC_OscConfig+0xc6>
 800233a:	6821      	ldr	r1, [r4, #0]
 800233c:	487d      	ldr	r0, [pc, #500]	; (8002534 <HAL_RCC_OscConfig+0x2fc>)
 800233e:	4001      	ands	r1, r0
 8002340:	6021      	str	r1, [r4, #0]
 8002342:	6821      	ldr	r1, [r4, #0]
 8002344:	400b      	ands	r3, r1
 8002346:	9305      	str	r3, [sp, #20]
 8002348:	9b05      	ldr	r3, [sp, #20]
 800234a:	497b      	ldr	r1, [pc, #492]	; (8002538 <HAL_RCC_OscConfig+0x300>)
 800234c:	6823      	ldr	r3, [r4, #0]
 800234e:	400b      	ands	r3, r1
 8002350:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002352:	2a00      	cmp	r2, #0
 8002354:	d1d6      	bne.n	8002304 <HAL_RCC_OscConfig+0xcc>
        tickstart = HAL_GetTick();
 8002356:	f7ff fc99 	bl	8001c8c <HAL_GetTick>
 800235a:	9001      	str	r0, [sp, #4]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800235c:	2280      	movs	r2, #128	; 0x80
 800235e:	6823      	ldr	r3, [r4, #0]
 8002360:	0292      	lsls	r2, r2, #10
 8002362:	4213      	tst	r3, r2
 8002364:	d100      	bne.n	8002368 <HAL_RCC_OscConfig+0x130>
 8002366:	e777      	b.n	8002258 <HAL_RCC_OscConfig+0x20>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002368:	f7ff fc90 	bl	8001c8c <HAL_GetTick>
 800236c:	9b01      	ldr	r3, [sp, #4]
 800236e:	1ac0      	subs	r0, r0, r3
 8002370:	2864      	cmp	r0, #100	; 0x64
 8002372:	d9f3      	bls.n	800235c <HAL_RCC_OscConfig+0x124>
 8002374:	e7d4      	b.n	8002320 <HAL_RCC_OscConfig+0xe8>
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8002376:	2220      	movs	r2, #32
    hsi_state = RCC_OscInitStruct->HSIState;
 8002378:	68eb      	ldr	r3, [r5, #12]
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 800237a:	4213      	tst	r3, r2
 800237c:	d003      	beq.n	8002386 <HAL_RCC_OscConfig+0x14e>
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 800237e:	6821      	ldr	r1, [r4, #0]
      hsi_state &= ~RCC_CR_HSIOUTEN;
 8002380:	4393      	bics	r3, r2
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8002382:	4311      	orrs	r1, r2
 8002384:	6021      	str	r1, [r4, #0]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002386:	2e04      	cmp	r6, #4
 8002388:	d003      	beq.n	8002392 <HAL_RCC_OscConfig+0x15a>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800238a:	2e0c      	cmp	r6, #12
 800238c:	d123      	bne.n	80023d6 <HAL_RCC_OscConfig+0x19e>
 800238e:	2f00      	cmp	r7, #0
 8002390:	d121      	bne.n	80023d6 <HAL_RCC_OscConfig+0x19e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002392:	6822      	ldr	r2, [r4, #0]
 8002394:	0752      	lsls	r2, r2, #29
 8002396:	d501      	bpl.n	800239c <HAL_RCC_OscConfig+0x164>
 8002398:	2b00      	cmp	r3, #0
 800239a:	d0ab      	beq.n	80022f4 <HAL_RCC_OscConfig+0xbc>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800239c:	6861      	ldr	r1, [r4, #4]
 800239e:	692a      	ldr	r2, [r5, #16]
 80023a0:	4866      	ldr	r0, [pc, #408]	; (800253c <HAL_RCC_OscConfig+0x304>)
 80023a2:	0212      	lsls	r2, r2, #8
 80023a4:	4001      	ands	r1, r0
 80023a6:	430a      	orrs	r2, r1
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80023a8:	2109      	movs	r1, #9
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023aa:	6062      	str	r2, [r4, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80023ac:	6822      	ldr	r2, [r4, #0]
 80023ae:	438a      	bics	r2, r1
 80023b0:	4313      	orrs	r3, r2
 80023b2:	6023      	str	r3, [r4, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80023b4:	f7ff ff00 	bl	80021b8 <HAL_RCC_GetSysClockFreq>
 80023b8:	68e3      	ldr	r3, [r4, #12]
 80023ba:	4a5c      	ldr	r2, [pc, #368]	; (800252c <HAL_RCC_OscConfig+0x2f4>)
 80023bc:	061b      	lsls	r3, r3, #24
 80023be:	0f1b      	lsrs	r3, r3, #28
 80023c0:	5cd3      	ldrb	r3, [r2, r3]
 80023c2:	40d8      	lsrs	r0, r3
 80023c4:	4b5a      	ldr	r3, [pc, #360]	; (8002530 <HAL_RCC_OscConfig+0x2f8>)
 80023c6:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (TICK_INT_PRIORITY);
 80023c8:	2000      	movs	r0, #0
 80023ca:	f7ff fc2b 	bl	8001c24 <HAL_InitTick>
      if(status != HAL_OK)
 80023ce:	2800      	cmp	r0, #0
 80023d0:	d100      	bne.n	80023d4 <HAL_RCC_OscConfig+0x19c>
 80023d2:	e745      	b.n	8002260 <HAL_RCC_OscConfig+0x28>
 80023d4:	e7a5      	b.n	8002322 <HAL_RCC_OscConfig+0xea>
      if(hsi_state != RCC_HSI_OFF)
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d019      	beq.n	800240e <HAL_RCC_OscConfig+0x1d6>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80023da:	2109      	movs	r1, #9
 80023dc:	6822      	ldr	r2, [r4, #0]
 80023de:	438a      	bics	r2, r1
 80023e0:	4313      	orrs	r3, r2
 80023e2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80023e4:	f7ff fc52 	bl	8001c8c <HAL_GetTick>
 80023e8:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80023ea:	2204      	movs	r2, #4
 80023ec:	6823      	ldr	r3, [r4, #0]
 80023ee:	4213      	tst	r3, r2
 80023f0:	d007      	beq.n	8002402 <HAL_RCC_OscConfig+0x1ca>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023f2:	6862      	ldr	r2, [r4, #4]
 80023f4:	692b      	ldr	r3, [r5, #16]
 80023f6:	4951      	ldr	r1, [pc, #324]	; (800253c <HAL_RCC_OscConfig+0x304>)
 80023f8:	021b      	lsls	r3, r3, #8
 80023fa:	400a      	ands	r2, r1
 80023fc:	4313      	orrs	r3, r2
 80023fe:	6063      	str	r3, [r4, #4]
 8002400:	e72e      	b.n	8002260 <HAL_RCC_OscConfig+0x28>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002402:	f7ff fc43 	bl	8001c8c <HAL_GetTick>
 8002406:	1bc0      	subs	r0, r0, r7
 8002408:	2802      	cmp	r0, #2
 800240a:	d9ee      	bls.n	80023ea <HAL_RCC_OscConfig+0x1b2>
 800240c:	e788      	b.n	8002320 <HAL_RCC_OscConfig+0xe8>
        __HAL_RCC_HSI_DISABLE();
 800240e:	2201      	movs	r2, #1
 8002410:	6823      	ldr	r3, [r4, #0]
 8002412:	4393      	bics	r3, r2
 8002414:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002416:	f7ff fc39 	bl	8001c8c <HAL_GetTick>
 800241a:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800241c:	2204      	movs	r2, #4
 800241e:	6823      	ldr	r3, [r4, #0]
 8002420:	4213      	tst	r3, r2
 8002422:	d100      	bne.n	8002426 <HAL_RCC_OscConfig+0x1ee>
 8002424:	e71c      	b.n	8002260 <HAL_RCC_OscConfig+0x28>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002426:	f7ff fc31 	bl	8001c8c <HAL_GetTick>
 800242a:	1bc0      	subs	r0, r0, r7
 800242c:	2802      	cmp	r0, #2
 800242e:	d9f5      	bls.n	800241c <HAL_RCC_OscConfig+0x1e4>
 8002430:	e776      	b.n	8002320 <HAL_RCC_OscConfig+0xe8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002432:	69eb      	ldr	r3, [r5, #28]
 8002434:	2b00      	cmp	r3, #0
 8002436:	d020      	beq.n	800247a <HAL_RCC_OscConfig+0x242>
        __HAL_RCC_MSI_ENABLE();
 8002438:	2380      	movs	r3, #128	; 0x80
 800243a:	6822      	ldr	r2, [r4, #0]
 800243c:	005b      	lsls	r3, r3, #1
 800243e:	4313      	orrs	r3, r2
 8002440:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002442:	f7ff fc23 	bl	8001c8c <HAL_GetTick>
 8002446:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002448:	2280      	movs	r2, #128	; 0x80
 800244a:	6823      	ldr	r3, [r4, #0]
 800244c:	0092      	lsls	r2, r2, #2
 800244e:	4213      	tst	r3, r2
 8002450:	d00d      	beq.n	800246e <HAL_RCC_OscConfig+0x236>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002452:	6863      	ldr	r3, [r4, #4]
 8002454:	4a34      	ldr	r2, [pc, #208]	; (8002528 <HAL_RCC_OscConfig+0x2f0>)
 8002456:	4013      	ands	r3, r2
 8002458:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 800245a:	4313      	orrs	r3, r2
 800245c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800245e:	6862      	ldr	r2, [r4, #4]
 8002460:	6a2b      	ldr	r3, [r5, #32]
 8002462:	0212      	lsls	r2, r2, #8
 8002464:	061b      	lsls	r3, r3, #24
 8002466:	0a12      	lsrs	r2, r2, #8
 8002468:	4313      	orrs	r3, r2
 800246a:	6063      	str	r3, [r4, #4]
 800246c:	e724      	b.n	80022b8 <HAL_RCC_OscConfig+0x80>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800246e:	f7ff fc0d 	bl	8001c8c <HAL_GetTick>
 8002472:	1bc0      	subs	r0, r0, r7
 8002474:	2802      	cmp	r0, #2
 8002476:	d9e7      	bls.n	8002448 <HAL_RCC_OscConfig+0x210>
 8002478:	e752      	b.n	8002320 <HAL_RCC_OscConfig+0xe8>
        __HAL_RCC_MSI_DISABLE();
 800247a:	6823      	ldr	r3, [r4, #0]
 800247c:	4a30      	ldr	r2, [pc, #192]	; (8002540 <HAL_RCC_OscConfig+0x308>)
 800247e:	4013      	ands	r3, r2
 8002480:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002482:	f7ff fc03 	bl	8001c8c <HAL_GetTick>
 8002486:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002488:	2280      	movs	r2, #128	; 0x80
 800248a:	6823      	ldr	r3, [r4, #0]
 800248c:	0092      	lsls	r2, r2, #2
 800248e:	4213      	tst	r3, r2
 8002490:	d100      	bne.n	8002494 <HAL_RCC_OscConfig+0x25c>
 8002492:	e711      	b.n	80022b8 <HAL_RCC_OscConfig+0x80>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002494:	f7ff fbfa 	bl	8001c8c <HAL_GetTick>
 8002498:	1bc0      	subs	r0, r0, r7
 800249a:	2802      	cmp	r0, #2
 800249c:	d9f4      	bls.n	8002488 <HAL_RCC_OscConfig+0x250>
 800249e:	e73f      	b.n	8002320 <HAL_RCC_OscConfig+0xe8>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024a0:	696a      	ldr	r2, [r5, #20]
 80024a2:	2301      	movs	r3, #1
 80024a4:	2a00      	cmp	r2, #0
 80024a6:	d010      	beq.n	80024ca <HAL_RCC_OscConfig+0x292>
      __HAL_RCC_LSI_ENABLE();
 80024a8:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80024aa:	4313      	orrs	r3, r2
 80024ac:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 80024ae:	f7ff fbed 	bl	8001c8c <HAL_GetTick>
 80024b2:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80024b4:	2202      	movs	r2, #2
 80024b6:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80024b8:	4213      	tst	r3, r2
 80024ba:	d000      	beq.n	80024be <HAL_RCC_OscConfig+0x286>
 80024bc:	e700      	b.n	80022c0 <HAL_RCC_OscConfig+0x88>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024be:	f7ff fbe5 	bl	8001c8c <HAL_GetTick>
 80024c2:	1bc0      	subs	r0, r0, r7
 80024c4:	2802      	cmp	r0, #2
 80024c6:	d9f5      	bls.n	80024b4 <HAL_RCC_OscConfig+0x27c>
 80024c8:	e72a      	b.n	8002320 <HAL_RCC_OscConfig+0xe8>
      __HAL_RCC_LSI_DISABLE();
 80024ca:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80024cc:	439a      	bics	r2, r3
 80024ce:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 80024d0:	f7ff fbdc 	bl	8001c8c <HAL_GetTick>
 80024d4:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80024d6:	2202      	movs	r2, #2
 80024d8:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80024da:	4213      	tst	r3, r2
 80024dc:	d100      	bne.n	80024e0 <HAL_RCC_OscConfig+0x2a8>
 80024de:	e6ef      	b.n	80022c0 <HAL_RCC_OscConfig+0x88>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80024e0:	f7ff fbd4 	bl	8001c8c <HAL_GetTick>
 80024e4:	1bc0      	subs	r0, r0, r7
 80024e6:	2802      	cmp	r0, #2
 80024e8:	d9f5      	bls.n	80024d6 <HAL_RCC_OscConfig+0x29e>
 80024ea:	e719      	b.n	8002320 <HAL_RCC_OscConfig+0xe8>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024ec:	2380      	movs	r3, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80024ee:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024f0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80024f2:	055b      	lsls	r3, r3, #21
    FlagStatus       pwrclkchanged = RESET;
 80024f4:	9101      	str	r1, [sp, #4]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024f6:	421a      	tst	r2, r3
 80024f8:	d104      	bne.n	8002504 <HAL_RCC_OscConfig+0x2cc>
      __HAL_RCC_PWR_CLK_ENABLE();
 80024fa:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80024fc:	4313      	orrs	r3, r2
 80024fe:	63a3      	str	r3, [r4, #56]	; 0x38
      pwrclkchanged = SET;
 8002500:	2301      	movs	r3, #1
 8002502:	9301      	str	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002504:	2280      	movs	r2, #128	; 0x80
 8002506:	4f0f      	ldr	r7, [pc, #60]	; (8002544 <HAL_RCC_OscConfig+0x30c>)
 8002508:	0052      	lsls	r2, r2, #1
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	4213      	tst	r3, r2
 800250e:	d01b      	beq.n	8002548 <HAL_RCC_OscConfig+0x310>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002510:	2280      	movs	r2, #128	; 0x80
 8002512:	68ab      	ldr	r3, [r5, #8]
 8002514:	0052      	lsls	r2, r2, #1
 8002516:	4293      	cmp	r3, r2
 8002518:	d12c      	bne.n	8002574 <HAL_RCC_OscConfig+0x33c>
 800251a:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800251c:	4313      	orrs	r3, r2
 800251e:	6523      	str	r3, [r4, #80]	; 0x50
 8002520:	e04d      	b.n	80025be <HAL_RCC_OscConfig+0x386>
 8002522:	46c0      	nop			; (mov r8, r8)
 8002524:	40021000 	.word	0x40021000
 8002528:	ffff1fff 	.word	0xffff1fff
 800252c:	08004d69 	.word	0x08004d69
 8002530:	20000000 	.word	0x20000000
 8002534:	fffeffff 	.word	0xfffeffff
 8002538:	fffbffff 	.word	0xfffbffff
 800253c:	ffffe0ff 	.word	0xffffe0ff
 8002540:	fffffeff 	.word	0xfffffeff
 8002544:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002548:	2280      	movs	r2, #128	; 0x80
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	0052      	lsls	r2, r2, #1
 800254e:	4313      	orrs	r3, r2
 8002550:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8002552:	f7ff fb9b 	bl	8001c8c <HAL_GetTick>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002556:	2380      	movs	r3, #128	; 0x80
 8002558:	005b      	lsls	r3, r3, #1
      tickstart = HAL_GetTick();
 800255a:	9002      	str	r0, [sp, #8]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800255c:	9303      	str	r3, [sp, #12]
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	9a03      	ldr	r2, [sp, #12]
 8002562:	4213      	tst	r3, r2
 8002564:	d1d4      	bne.n	8002510 <HAL_RCC_OscConfig+0x2d8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002566:	f7ff fb91 	bl	8001c8c <HAL_GetTick>
 800256a:	9b02      	ldr	r3, [sp, #8]
 800256c:	1ac0      	subs	r0, r0, r3
 800256e:	2864      	cmp	r0, #100	; 0x64
 8002570:	d9f5      	bls.n	800255e <HAL_RCC_OscConfig+0x326>
 8002572:	e6d5      	b.n	8002320 <HAL_RCC_OscConfig+0xe8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002574:	2b00      	cmp	r3, #0
 8002576:	d116      	bne.n	80025a6 <HAL_RCC_OscConfig+0x36e>
 8002578:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800257a:	4a6b      	ldr	r2, [pc, #428]	; (8002728 <HAL_RCC_OscConfig+0x4f0>)
 800257c:	4013      	ands	r3, r2
 800257e:	6523      	str	r3, [r4, #80]	; 0x50
 8002580:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002582:	4a6a      	ldr	r2, [pc, #424]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 8002584:	4013      	ands	r3, r2
 8002586:	6523      	str	r3, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 8002588:	f7ff fb80 	bl	8001c8c <HAL_GetTick>
 800258c:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800258e:	2280      	movs	r2, #128	; 0x80
 8002590:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8002592:	0092      	lsls	r2, r2, #2
 8002594:	4213      	tst	r3, r2
 8002596:	d01a      	beq.n	80025ce <HAL_RCC_OscConfig+0x396>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002598:	f7ff fb78 	bl	8001c8c <HAL_GetTick>
 800259c:	4b64      	ldr	r3, [pc, #400]	; (8002730 <HAL_RCC_OscConfig+0x4f8>)
 800259e:	1bc0      	subs	r0, r0, r7
 80025a0:	4298      	cmp	r0, r3
 80025a2:	d9f4      	bls.n	800258e <HAL_RCC_OscConfig+0x356>
 80025a4:	e6bc      	b.n	8002320 <HAL_RCC_OscConfig+0xe8>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025a6:	21a0      	movs	r1, #160	; 0xa0
 80025a8:	00c9      	lsls	r1, r1, #3
 80025aa:	428b      	cmp	r3, r1
 80025ac:	d118      	bne.n	80025e0 <HAL_RCC_OscConfig+0x3a8>
 80025ae:	2380      	movs	r3, #128	; 0x80
 80025b0:	6d21      	ldr	r1, [r4, #80]	; 0x50
 80025b2:	00db      	lsls	r3, r3, #3
 80025b4:	430b      	orrs	r3, r1
 80025b6:	6523      	str	r3, [r4, #80]	; 0x50
 80025b8:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80025ba:	431a      	orrs	r2, r3
 80025bc:	6522      	str	r2, [r4, #80]	; 0x50
      tickstart = HAL_GetTick();
 80025be:	f7ff fb65 	bl	8001c8c <HAL_GetTick>
 80025c2:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80025c4:	2280      	movs	r2, #128	; 0x80
 80025c6:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80025c8:	0092      	lsls	r2, r2, #2
 80025ca:	4213      	tst	r3, r2
 80025cc:	d010      	beq.n	80025f0 <HAL_RCC_OscConfig+0x3b8>
    if(pwrclkchanged == SET)
 80025ce:	9b01      	ldr	r3, [sp, #4]
 80025d0:	2b01      	cmp	r3, #1
 80025d2:	d000      	beq.n	80025d6 <HAL_RCC_OscConfig+0x39e>
 80025d4:	e678      	b.n	80022c8 <HAL_RCC_OscConfig+0x90>
      __HAL_RCC_PWR_CLK_DISABLE();
 80025d6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80025d8:	4a56      	ldr	r2, [pc, #344]	; (8002734 <HAL_RCC_OscConfig+0x4fc>)
 80025da:	4013      	ands	r3, r2
 80025dc:	63a3      	str	r3, [r4, #56]	; 0x38
 80025de:	e673      	b.n	80022c8 <HAL_RCC_OscConfig+0x90>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025e0:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80025e2:	4a51      	ldr	r2, [pc, #324]	; (8002728 <HAL_RCC_OscConfig+0x4f0>)
 80025e4:	4013      	ands	r3, r2
 80025e6:	6523      	str	r3, [r4, #80]	; 0x50
 80025e8:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80025ea:	4a50      	ldr	r2, [pc, #320]	; (800272c <HAL_RCC_OscConfig+0x4f4>)
 80025ec:	4013      	ands	r3, r2
 80025ee:	e796      	b.n	800251e <HAL_RCC_OscConfig+0x2e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80025f0:	f7ff fb4c 	bl	8001c8c <HAL_GetTick>
 80025f4:	4b4e      	ldr	r3, [pc, #312]	; (8002730 <HAL_RCC_OscConfig+0x4f8>)
 80025f6:	1bc0      	subs	r0, r0, r7
 80025f8:	4298      	cmp	r0, r3
 80025fa:	d9e3      	bls.n	80025c4 <HAL_RCC_OscConfig+0x38c>
 80025fc:	e690      	b.n	8002320 <HAL_RCC_OscConfig+0xe8>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80025fe:	69a9      	ldr	r1, [r5, #24]
 8002600:	2301      	movs	r3, #1
 8002602:	4a4d      	ldr	r2, [pc, #308]	; (8002738 <HAL_RCC_OscConfig+0x500>)
 8002604:	2900      	cmp	r1, #0
 8002606:	d018      	beq.n	800263a <HAL_RCC_OscConfig+0x402>
        __HAL_RCC_HSI48_ENABLE();
 8002608:	68a1      	ldr	r1, [r4, #8]
 800260a:	4319      	orrs	r1, r3
 800260c:	60a1      	str	r1, [r4, #8]
 800260e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002610:	430b      	orrs	r3, r1
 8002612:	6363      	str	r3, [r4, #52]	; 0x34
 8002614:	2380      	movs	r3, #128	; 0x80
 8002616:	6a11      	ldr	r1, [r2, #32]
 8002618:	019b      	lsls	r3, r3, #6
 800261a:	430b      	orrs	r3, r1
 800261c:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 800261e:	f7ff fb35 	bl	8001c8c <HAL_GetTick>
 8002622:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002624:	2202      	movs	r2, #2
 8002626:	68a3      	ldr	r3, [r4, #8]
 8002628:	4213      	tst	r3, r2
 800262a:	d000      	beq.n	800262e <HAL_RCC_OscConfig+0x3f6>
 800262c:	e650      	b.n	80022d0 <HAL_RCC_OscConfig+0x98>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800262e:	f7ff fb2d 	bl	8001c8c <HAL_GetTick>
 8002632:	1bc0      	subs	r0, r0, r7
 8002634:	2802      	cmp	r0, #2
 8002636:	d9f5      	bls.n	8002624 <HAL_RCC_OscConfig+0x3ec>
 8002638:	e672      	b.n	8002320 <HAL_RCC_OscConfig+0xe8>
        __HAL_RCC_HSI48_DISABLE();
 800263a:	68a1      	ldr	r1, [r4, #8]
 800263c:	4399      	bics	r1, r3
 800263e:	60a1      	str	r1, [r4, #8]
 8002640:	6a13      	ldr	r3, [r2, #32]
 8002642:	493e      	ldr	r1, [pc, #248]	; (800273c <HAL_RCC_OscConfig+0x504>)
 8002644:	400b      	ands	r3, r1
 8002646:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8002648:	f7ff fb20 	bl	8001c8c <HAL_GetTick>
 800264c:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800264e:	2202      	movs	r2, #2
 8002650:	68a3      	ldr	r3, [r4, #8]
 8002652:	4213      	tst	r3, r2
 8002654:	d100      	bne.n	8002658 <HAL_RCC_OscConfig+0x420>
 8002656:	e63b      	b.n	80022d0 <HAL_RCC_OscConfig+0x98>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002658:	f7ff fb18 	bl	8001c8c <HAL_GetTick>
 800265c:	1bc0      	subs	r0, r0, r7
 800265e:	2802      	cmp	r0, #2
 8002660:	d9f5      	bls.n	800264e <HAL_RCC_OscConfig+0x416>
 8002662:	e65d      	b.n	8002320 <HAL_RCC_OscConfig+0xe8>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002664:	2e0c      	cmp	r6, #12
 8002666:	d043      	beq.n	80026f0 <HAL_RCC_OscConfig+0x4b8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002668:	4a35      	ldr	r2, [pc, #212]	; (8002740 <HAL_RCC_OscConfig+0x508>)
 800266a:	2b02      	cmp	r3, #2
 800266c:	d12e      	bne.n	80026cc <HAL_RCC_OscConfig+0x494>
        __HAL_RCC_PLL_DISABLE();
 800266e:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002670:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8002672:	4013      	ands	r3, r2
 8002674:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002676:	f7ff fb09 	bl	8001c8c <HAL_GetTick>
 800267a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800267c:	04bf      	lsls	r7, r7, #18
 800267e:	6823      	ldr	r3, [r4, #0]
 8002680:	423b      	tst	r3, r7
 8002682:	d11d      	bne.n	80026c0 <HAL_RCC_OscConfig+0x488>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002684:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8002686:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8002688:	68e2      	ldr	r2, [r4, #12]
 800268a:	430b      	orrs	r3, r1
 800268c:	492d      	ldr	r1, [pc, #180]	; (8002744 <HAL_RCC_OscConfig+0x50c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800268e:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002690:	400a      	ands	r2, r1
 8002692:	4313      	orrs	r3, r2
 8002694:	6b6a      	ldr	r2, [r5, #52]	; 0x34
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002696:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002698:	4313      	orrs	r3, r2
 800269a:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 800269c:	2380      	movs	r3, #128	; 0x80
 800269e:	6822      	ldr	r2, [r4, #0]
 80026a0:	045b      	lsls	r3, r3, #17
 80026a2:	4313      	orrs	r3, r2
 80026a4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80026a6:	f7ff faf1 	bl	8001c8c <HAL_GetTick>
 80026aa:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80026ac:	6823      	ldr	r3, [r4, #0]
 80026ae:	4233      	tst	r3, r6
 80026b0:	d000      	beq.n	80026b4 <HAL_RCC_OscConfig+0x47c>
 80026b2:	e611      	b.n	80022d8 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026b4:	f7ff faea 	bl	8001c8c <HAL_GetTick>
 80026b8:	1b40      	subs	r0, r0, r5
 80026ba:	2802      	cmp	r0, #2
 80026bc:	d9f6      	bls.n	80026ac <HAL_RCC_OscConfig+0x474>
 80026be:	e62f      	b.n	8002320 <HAL_RCC_OscConfig+0xe8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026c0:	f7ff fae4 	bl	8001c8c <HAL_GetTick>
 80026c4:	1b80      	subs	r0, r0, r6
 80026c6:	2802      	cmp	r0, #2
 80026c8:	d9d9      	bls.n	800267e <HAL_RCC_OscConfig+0x446>
 80026ca:	e629      	b.n	8002320 <HAL_RCC_OscConfig+0xe8>
        __HAL_RCC_PLL_DISABLE();
 80026cc:	6823      	ldr	r3, [r4, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80026ce:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 80026d0:	4013      	ands	r3, r2
 80026d2:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80026d4:	f7ff fada 	bl	8001c8c <HAL_GetTick>
 80026d8:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80026da:	04b6      	lsls	r6, r6, #18
 80026dc:	6823      	ldr	r3, [r4, #0]
 80026de:	4233      	tst	r3, r6
 80026e0:	d100      	bne.n	80026e4 <HAL_RCC_OscConfig+0x4ac>
 80026e2:	e5f9      	b.n	80022d8 <HAL_RCC_OscConfig+0xa0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026e4:	f7ff fad2 	bl	8001c8c <HAL_GetTick>
 80026e8:	1b40      	subs	r0, r0, r5
 80026ea:	2802      	cmp	r0, #2
 80026ec:	d9f6      	bls.n	80026dc <HAL_RCC_OscConfig+0x4a4>
 80026ee:	e617      	b.n	8002320 <HAL_RCC_OscConfig+0xe8>
        return HAL_ERROR;
 80026f0:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026f2:	2b01      	cmp	r3, #1
 80026f4:	d100      	bne.n	80026f8 <HAL_RCC_OscConfig+0x4c0>
 80026f6:	e614      	b.n	8002322 <HAL_RCC_OscConfig+0xea>
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026f8:	2280      	movs	r2, #128	; 0x80
        pll_config = RCC->CFGR;
 80026fa:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026fc:	6ae9      	ldr	r1, [r5, #44]	; 0x2c
 80026fe:	0252      	lsls	r2, r2, #9
 8002700:	401a      	ands	r2, r3
 8002702:	428a      	cmp	r2, r1
 8002704:	d000      	beq.n	8002708 <HAL_RCC_OscConfig+0x4d0>
 8002706:	e5f5      	b.n	80022f4 <HAL_RCC_OscConfig+0xbc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002708:	22f0      	movs	r2, #240	; 0xf0
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800270a:	6b29      	ldr	r1, [r5, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800270c:	0392      	lsls	r2, r2, #14
 800270e:	401a      	ands	r2, r3
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002710:	428a      	cmp	r2, r1
 8002712:	d000      	beq.n	8002716 <HAL_RCC_OscConfig+0x4de>
 8002714:	e5ee      	b.n	80022f4 <HAL_RCC_OscConfig+0xbc>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002716:	22c0      	movs	r2, #192	; 0xc0
 8002718:	0412      	lsls	r2, r2, #16
 800271a:	4013      	ands	r3, r2
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800271c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800271e:	4293      	cmp	r3, r2
 8002720:	d100      	bne.n	8002724 <HAL_RCC_OscConfig+0x4ec>
 8002722:	e5d9      	b.n	80022d8 <HAL_RCC_OscConfig+0xa0>
 8002724:	e5e6      	b.n	80022f4 <HAL_RCC_OscConfig+0xbc>
 8002726:	46c0      	nop			; (mov r8, r8)
 8002728:	fffffeff 	.word	0xfffffeff
 800272c:	fffffbff 	.word	0xfffffbff
 8002730:	00001388 	.word	0x00001388
 8002734:	efffffff 	.word	0xefffffff
 8002738:	40010000 	.word	0x40010000
 800273c:	ffffdfff 	.word	0xffffdfff
 8002740:	feffffff 	.word	0xfeffffff
 8002744:	ff02ffff 	.word	0xff02ffff

08002748 <HAL_RCC_ClockConfig>:
{
 8002748:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800274a:	1e04      	subs	r4, r0, #0
 800274c:	9101      	str	r1, [sp, #4]
  if(RCC_ClkInitStruct == NULL)
 800274e:	d101      	bne.n	8002754 <HAL_RCC_ClockConfig+0xc>
    return HAL_ERROR;
 8002750:	2001      	movs	r0, #1
}
 8002752:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002754:	2201      	movs	r2, #1
 8002756:	4d51      	ldr	r5, [pc, #324]	; (800289c <HAL_RCC_ClockConfig+0x154>)
 8002758:	9901      	ldr	r1, [sp, #4]
 800275a:	682b      	ldr	r3, [r5, #0]
 800275c:	4013      	ands	r3, r2
 800275e:	428b      	cmp	r3, r1
 8002760:	d327      	bcc.n	80027b2 <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002762:	6822      	ldr	r2, [r4, #0]
 8002764:	0793      	lsls	r3, r2, #30
 8002766:	d42f      	bmi.n	80027c8 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002768:	07d3      	lsls	r3, r2, #31
 800276a:	d435      	bmi.n	80027d8 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800276c:	2301      	movs	r3, #1
 800276e:	682a      	ldr	r2, [r5, #0]
 8002770:	9901      	ldr	r1, [sp, #4]
 8002772:	401a      	ands	r2, r3
 8002774:	428a      	cmp	r2, r1
 8002776:	d900      	bls.n	800277a <HAL_RCC_ClockConfig+0x32>
 8002778:	e081      	b.n	800287e <HAL_RCC_ClockConfig+0x136>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800277a:	6822      	ldr	r2, [r4, #0]
 800277c:	4d48      	ldr	r5, [pc, #288]	; (80028a0 <HAL_RCC_ClockConfig+0x158>)
 800277e:	0753      	lsls	r3, r2, #29
 8002780:	d500      	bpl.n	8002784 <HAL_RCC_ClockConfig+0x3c>
 8002782:	e084      	b.n	800288e <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002784:	0713      	lsls	r3, r2, #28
 8002786:	d506      	bpl.n	8002796 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002788:	68ea      	ldr	r2, [r5, #12]
 800278a:	6923      	ldr	r3, [r4, #16]
 800278c:	4945      	ldr	r1, [pc, #276]	; (80028a4 <HAL_RCC_ClockConfig+0x15c>)
 800278e:	00db      	lsls	r3, r3, #3
 8002790:	400a      	ands	r2, r1
 8002792:	4313      	orrs	r3, r2
 8002794:	60eb      	str	r3, [r5, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002796:	f7ff fd0f 	bl	80021b8 <HAL_RCC_GetSysClockFreq>
 800279a:	68eb      	ldr	r3, [r5, #12]
 800279c:	4a42      	ldr	r2, [pc, #264]	; (80028a8 <HAL_RCC_ClockConfig+0x160>)
 800279e:	061b      	lsls	r3, r3, #24
 80027a0:	0f1b      	lsrs	r3, r3, #28
 80027a2:	5cd3      	ldrb	r3, [r2, r3]
 80027a4:	40d8      	lsrs	r0, r3
 80027a6:	4b41      	ldr	r3, [pc, #260]	; (80028ac <HAL_RCC_ClockConfig+0x164>)
 80027a8:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(TICK_INT_PRIORITY);
 80027aa:	2000      	movs	r0, #0
 80027ac:	f7ff fa3a 	bl	8001c24 <HAL_InitTick>
  if(status != HAL_OK)
 80027b0:	e7cf      	b.n	8002752 <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027b2:	682b      	ldr	r3, [r5, #0]
 80027b4:	9901      	ldr	r1, [sp, #4]
 80027b6:	4393      	bics	r3, r2
 80027b8:	430b      	orrs	r3, r1
 80027ba:	602b      	str	r3, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027bc:	682b      	ldr	r3, [r5, #0]
 80027be:	4013      	ands	r3, r2
 80027c0:	9a01      	ldr	r2, [sp, #4]
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d1c4      	bne.n	8002750 <HAL_RCC_ClockConfig+0x8>
 80027c6:	e7cc      	b.n	8002762 <HAL_RCC_ClockConfig+0x1a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027c8:	20f0      	movs	r0, #240	; 0xf0
 80027ca:	4935      	ldr	r1, [pc, #212]	; (80028a0 <HAL_RCC_ClockConfig+0x158>)
 80027cc:	68cb      	ldr	r3, [r1, #12]
 80027ce:	4383      	bics	r3, r0
 80027d0:	68a0      	ldr	r0, [r4, #8]
 80027d2:	4303      	orrs	r3, r0
 80027d4:	60cb      	str	r3, [r1, #12]
 80027d6:	e7c7      	b.n	8002768 <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027d8:	4e31      	ldr	r6, [pc, #196]	; (80028a0 <HAL_RCC_ClockConfig+0x158>)
 80027da:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80027dc:	6833      	ldr	r3, [r6, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027de:	2a02      	cmp	r2, #2
 80027e0:	d119      	bne.n	8002816 <HAL_RCC_ClockConfig+0xce>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80027e2:	039b      	lsls	r3, r3, #14
 80027e4:	d5b4      	bpl.n	8002750 <HAL_RCC_ClockConfig+0x8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027e6:	2103      	movs	r1, #3
 80027e8:	68f3      	ldr	r3, [r6, #12]
 80027ea:	438b      	bics	r3, r1
 80027ec:	4313      	orrs	r3, r2
 80027ee:	60f3      	str	r3, [r6, #12]
    tickstart = HAL_GetTick();
 80027f0:	f7ff fa4c 	bl	8001c8c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027f4:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80027f6:	0007      	movs	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027f8:	2b02      	cmp	r3, #2
 80027fa:	d119      	bne.n	8002830 <HAL_RCC_ClockConfig+0xe8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80027fc:	220c      	movs	r2, #12
 80027fe:	68f3      	ldr	r3, [r6, #12]
 8002800:	4013      	ands	r3, r2
 8002802:	2b08      	cmp	r3, #8
 8002804:	d0b2      	beq.n	800276c <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002806:	f7ff fa41 	bl	8001c8c <HAL_GetTick>
 800280a:	4b29      	ldr	r3, [pc, #164]	; (80028b0 <HAL_RCC_ClockConfig+0x168>)
 800280c:	1bc0      	subs	r0, r0, r7
 800280e:	4298      	cmp	r0, r3
 8002810:	d9f4      	bls.n	80027fc <HAL_RCC_ClockConfig+0xb4>
          return HAL_TIMEOUT;
 8002812:	2003      	movs	r0, #3
 8002814:	e79d      	b.n	8002752 <HAL_RCC_ClockConfig+0xa>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002816:	2a03      	cmp	r2, #3
 8002818:	d102      	bne.n	8002820 <HAL_RCC_ClockConfig+0xd8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800281a:	019b      	lsls	r3, r3, #6
 800281c:	d4e3      	bmi.n	80027e6 <HAL_RCC_ClockConfig+0x9e>
 800281e:	e797      	b.n	8002750 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002820:	2a01      	cmp	r2, #1
 8002822:	d102      	bne.n	800282a <HAL_RCC_ClockConfig+0xe2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002824:	075b      	lsls	r3, r3, #29
 8002826:	d4de      	bmi.n	80027e6 <HAL_RCC_ClockConfig+0x9e>
 8002828:	e792      	b.n	8002750 <HAL_RCC_ClockConfig+0x8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800282a:	059b      	lsls	r3, r3, #22
 800282c:	d4db      	bmi.n	80027e6 <HAL_RCC_ClockConfig+0x9e>
 800282e:	e78f      	b.n	8002750 <HAL_RCC_ClockConfig+0x8>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002830:	2b03      	cmp	r3, #3
 8002832:	d10b      	bne.n	800284c <HAL_RCC_ClockConfig+0x104>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002834:	220c      	movs	r2, #12
 8002836:	68f3      	ldr	r3, [r6, #12]
 8002838:	4013      	ands	r3, r2
 800283a:	4293      	cmp	r3, r2
 800283c:	d096      	beq.n	800276c <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800283e:	f7ff fa25 	bl	8001c8c <HAL_GetTick>
 8002842:	4b1b      	ldr	r3, [pc, #108]	; (80028b0 <HAL_RCC_ClockConfig+0x168>)
 8002844:	1bc0      	subs	r0, r0, r7
 8002846:	4298      	cmp	r0, r3
 8002848:	d9f4      	bls.n	8002834 <HAL_RCC_ClockConfig+0xec>
 800284a:	e7e2      	b.n	8002812 <HAL_RCC_ClockConfig+0xca>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800284c:	2b01      	cmp	r3, #1
 800284e:	d010      	beq.n	8002872 <HAL_RCC_ClockConfig+0x12a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002850:	220c      	movs	r2, #12
 8002852:	68f3      	ldr	r3, [r6, #12]
 8002854:	4213      	tst	r3, r2
 8002856:	d089      	beq.n	800276c <HAL_RCC_ClockConfig+0x24>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002858:	f7ff fa18 	bl	8001c8c <HAL_GetTick>
 800285c:	4b14      	ldr	r3, [pc, #80]	; (80028b0 <HAL_RCC_ClockConfig+0x168>)
 800285e:	1bc0      	subs	r0, r0, r7
 8002860:	4298      	cmp	r0, r3
 8002862:	d9f5      	bls.n	8002850 <HAL_RCC_ClockConfig+0x108>
 8002864:	e7d5      	b.n	8002812 <HAL_RCC_ClockConfig+0xca>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002866:	f7ff fa11 	bl	8001c8c <HAL_GetTick>
 800286a:	4b11      	ldr	r3, [pc, #68]	; (80028b0 <HAL_RCC_ClockConfig+0x168>)
 800286c:	1bc0      	subs	r0, r0, r7
 800286e:	4298      	cmp	r0, r3
 8002870:	d8cf      	bhi.n	8002812 <HAL_RCC_ClockConfig+0xca>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002872:	220c      	movs	r2, #12
 8002874:	68f3      	ldr	r3, [r6, #12]
 8002876:	4013      	ands	r3, r2
 8002878:	2b04      	cmp	r3, #4
 800287a:	d1f4      	bne.n	8002866 <HAL_RCC_ClockConfig+0x11e>
 800287c:	e776      	b.n	800276c <HAL_RCC_ClockConfig+0x24>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800287e:	682a      	ldr	r2, [r5, #0]
 8002880:	439a      	bics	r2, r3
 8002882:	602a      	str	r2, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002884:	682a      	ldr	r2, [r5, #0]
 8002886:	421a      	tst	r2, r3
 8002888:	d100      	bne.n	800288c <HAL_RCC_ClockConfig+0x144>
 800288a:	e776      	b.n	800277a <HAL_RCC_ClockConfig+0x32>
 800288c:	e760      	b.n	8002750 <HAL_RCC_ClockConfig+0x8>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800288e:	68eb      	ldr	r3, [r5, #12]
 8002890:	4908      	ldr	r1, [pc, #32]	; (80028b4 <HAL_RCC_ClockConfig+0x16c>)
 8002892:	400b      	ands	r3, r1
 8002894:	68e1      	ldr	r1, [r4, #12]
 8002896:	430b      	orrs	r3, r1
 8002898:	60eb      	str	r3, [r5, #12]
 800289a:	e773      	b.n	8002784 <HAL_RCC_ClockConfig+0x3c>
 800289c:	40022000 	.word	0x40022000
 80028a0:	40021000 	.word	0x40021000
 80028a4:	ffffc7ff 	.word	0xffffc7ff
 80028a8:	08004d69 	.word	0x08004d69
 80028ac:	20000000 	.word	0x20000000
 80028b0:	00001388 	.word	0x00001388
 80028b4:	fffff8ff 	.word	0xfffff8ff

080028b8 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 80028b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028ba:	0004      	movs	r4, r0
 80028bc:	000d      	movs	r5, r1
 80028be:	0016      	movs	r6, r2
 80028c0:	001f      	movs	r7, r3
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80028c2:	6822      	ldr	r2, [r4, #0]
 80028c4:	6893      	ldr	r3, [r2, #8]
 80028c6:	402b      	ands	r3, r5
 80028c8:	429d      	cmp	r5, r3
 80028ca:	d001      	beq.n	80028d0 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x18>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80028cc:	2000      	movs	r0, #0
 80028ce:	e031      	b.n	8002934 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x7c>
    if (Timeout != HAL_MAX_DELAY)
 80028d0:	1c73      	adds	r3, r6, #1
 80028d2:	d0f7      	beq.n	80028c4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xc>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80028d4:	f7ff f9da 	bl	8001c8c <HAL_GetTick>
 80028d8:	1bc0      	subs	r0, r0, r7
 80028da:	4286      	cmp	r6, r0
 80028dc:	d8f1      	bhi.n	80028c2 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80028de:	21e0      	movs	r1, #224	; 0xe0
 80028e0:	6823      	ldr	r3, [r4, #0]
 80028e2:	685a      	ldr	r2, [r3, #4]
 80028e4:	438a      	bics	r2, r1
 80028e6:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80028e8:	2282      	movs	r2, #130	; 0x82
 80028ea:	6861      	ldr	r1, [r4, #4]
 80028ec:	0052      	lsls	r2, r2, #1
 80028ee:	4291      	cmp	r1, r2
 80028f0:	d10c      	bne.n	800290c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x54>
 80028f2:	2180      	movs	r1, #128	; 0x80
 80028f4:	68a2      	ldr	r2, [r4, #8]
 80028f6:	0209      	lsls	r1, r1, #8
 80028f8:	428a      	cmp	r2, r1
 80028fa:	d003      	beq.n	8002904 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x4c>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80028fc:	2180      	movs	r1, #128	; 0x80
 80028fe:	00c9      	lsls	r1, r1, #3
 8002900:	428a      	cmp	r2, r1
 8002902:	d103      	bne.n	800290c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x54>
          __HAL_SPI_DISABLE(hspi);
 8002904:	2140      	movs	r1, #64	; 0x40
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	438a      	bics	r2, r1
 800290a:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800290c:	2180      	movs	r1, #128	; 0x80
 800290e:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002910:	0189      	lsls	r1, r1, #6
 8002912:	428a      	cmp	r2, r1
 8002914:	d106      	bne.n	8002924 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x6c>
          SPI_RESET_CRC(hspi);
 8002916:	6819      	ldr	r1, [r3, #0]
 8002918:	4807      	ldr	r0, [pc, #28]	; (8002938 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x80>)
 800291a:	4001      	ands	r1, r0
 800291c:	6019      	str	r1, [r3, #0]
 800291e:	6819      	ldr	r1, [r3, #0]
 8002920:	430a      	orrs	r2, r1
 8002922:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8002924:	0023      	movs	r3, r4
 8002926:	2201      	movs	r2, #1
 8002928:	3351      	adds	r3, #81	; 0x51
 800292a:	701a      	strb	r2, [r3, #0]
        __HAL_UNLOCK(hspi);
 800292c:	2300      	movs	r3, #0
 800292e:	2003      	movs	r0, #3
 8002930:	3450      	adds	r4, #80	; 0x50
 8002932:	7023      	strb	r3, [r4, #0]
}
 8002934:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002936:	46c0      	nop			; (mov r8, r8)
 8002938:	ffffdfff 	.word	0xffffdfff

0800293c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800293c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800293e:	0013      	movs	r3, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002940:	2282      	movs	r2, #130	; 0x82
{
 8002942:	0004      	movs	r4, r0
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002944:	6840      	ldr	r0, [r0, #4]
 8002946:	0052      	lsls	r2, r2, #1
 8002948:	4290      	cmp	r0, r2
 800294a:	d11e      	bne.n	800298a <SPI_EndRxTransaction+0x4e>
 800294c:	2080      	movs	r0, #128	; 0x80
 800294e:	2580      	movs	r5, #128	; 0x80
 8002950:	68a2      	ldr	r2, [r4, #8]
 8002952:	0200      	lsls	r0, r0, #8
 8002954:	00ed      	lsls	r5, r5, #3
 8002956:	4282      	cmp	r2, r0
 8002958:	d001      	beq.n	800295e <SPI_EndRxTransaction+0x22>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800295a:	42aa      	cmp	r2, r5
 800295c:	d106      	bne.n	800296c <SPI_EndRxTransaction+0x30>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800295e:	2740      	movs	r7, #64	; 0x40
 8002960:	6826      	ldr	r6, [r4, #0]
 8002962:	6830      	ldr	r0, [r6, #0]
 8002964:	43b8      	bics	r0, r7
 8002966:	6030      	str	r0, [r6, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002968:	42aa      	cmp	r2, r5
 800296a:	d00e      	beq.n	800298a <SPI_EndRxTransaction+0x4e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800296c:	000a      	movs	r2, r1
 800296e:	2180      	movs	r1, #128	; 0x80
 8002970:	0020      	movs	r0, r4
 8002972:	f7ff ffa1 	bl	80028b8 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8002976:	2800      	cmp	r0, #0
 8002978:	d101      	bne.n	800297e <SPI_EndRxTransaction+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 800297a:	2000      	movs	r0, #0
}
 800297c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800297e:	2320      	movs	r3, #32
 8002980:	6d62      	ldr	r2, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8002982:	2003      	movs	r0, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002984:	4313      	orrs	r3, r2
 8002986:	6563      	str	r3, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8002988:	e7f8      	b.n	800297c <SPI_EndRxTransaction+0x40>
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800298a:	000a      	movs	r2, r1
 800298c:	2101      	movs	r1, #1
 800298e:	e7ef      	b.n	8002970 <SPI_EndRxTransaction+0x34>

08002990 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002990:	0013      	movs	r3, r2
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002992:	2282      	movs	r2, #130	; 0x82
{
 8002994:	b510      	push	{r4, lr}
 8002996:	0004      	movs	r4, r0
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002998:	6840      	ldr	r0, [r0, #4]
 800299a:	0052      	lsls	r2, r2, #1
 800299c:	4290      	cmp	r0, r2
 800299e:	d108      	bne.n	80029b2 <SPI_EndRxTxTransaction+0x22>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80029a0:	000a      	movs	r2, r1
 80029a2:	2180      	movs	r1, #128	; 0x80
 80029a4:	0020      	movs	r0, r4
 80029a6:	f7ff ff87 	bl	80028b8 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 80029aa:	2800      	cmp	r0, #0
 80029ac:	d109      	bne.n	80029c2 <SPI_EndRxTxTransaction+0x32>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80029ae:	2000      	movs	r0, #0
}
 80029b0:	bd10      	pop	{r4, pc}
    if (hspi->State == HAL_SPI_STATE_BUSY_TX_RX)
 80029b2:	0022      	movs	r2, r4
 80029b4:	3251      	adds	r2, #81	; 0x51
 80029b6:	7812      	ldrb	r2, [r2, #0]
 80029b8:	2a05      	cmp	r2, #5
 80029ba:	d1f8      	bne.n	80029ae <SPI_EndRxTxTransaction+0x1e>
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80029bc:	000a      	movs	r2, r1
 80029be:	2101      	movs	r1, #1
 80029c0:	e7f0      	b.n	80029a4 <SPI_EndRxTxTransaction+0x14>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80029c2:	2320      	movs	r3, #32
 80029c4:	6d62      	ldr	r2, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 80029c6:	2003      	movs	r0, #3
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80029c8:	4313      	orrs	r3, r2
 80029ca:	6563      	str	r3, [r4, #84]	; 0x54
        return HAL_TIMEOUT;
 80029cc:	e7f0      	b.n	80029b0 <SPI_EndRxTxTransaction+0x20>
	...

080029d0 <HAL_SPI_Init>:
{
 80029d0:	b570      	push	{r4, r5, r6, lr}
 80029d2:	0004      	movs	r4, r0
    return HAL_ERROR;
 80029d4:	2001      	movs	r0, #1
  if (hspi == NULL)
 80029d6:	2c00      	cmp	r4, #0
 80029d8:	d037      	beq.n	8002a4a <HAL_SPI_Init+0x7a>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80029da:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 80029dc:	0025      	movs	r5, r4
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80029de:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 80029e0:	3551      	adds	r5, #81	; 0x51
 80029e2:	782b      	ldrb	r3, [r5, #0]
 80029e4:	b2da      	uxtb	r2, r3
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d105      	bne.n	80029f6 <HAL_SPI_Init+0x26>
    hspi->Lock = HAL_UNLOCKED;
 80029ea:	0023      	movs	r3, r4
 80029ec:	3350      	adds	r3, #80	; 0x50
    HAL_SPI_MspInit(hspi);
 80029ee:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 80029f0:	701a      	strb	r2, [r3, #0]
    HAL_SPI_MspInit(hspi);
 80029f2:	f7fe ff21 	bl	8001838 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 80029f6:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 80029f8:	2240      	movs	r2, #64	; 0x40
  hspi->State = HAL_SPI_STATE_BUSY;
 80029fa:	702b      	strb	r3, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 80029fc:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80029fe:	68a0      	ldr	r0, [r4, #8]
  __HAL_SPI_DISABLE(hspi);
 8002a00:	680b      	ldr	r3, [r1, #0]
 8002a02:	4393      	bics	r3, r2
 8002a04:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002a06:	6863      	ldr	r3, [r4, #4]
 8002a08:	69a2      	ldr	r2, [r4, #24]
 8002a0a:	4303      	orrs	r3, r0
 8002a0c:	68e0      	ldr	r0, [r4, #12]
 8002a0e:	4303      	orrs	r3, r0
 8002a10:	6920      	ldr	r0, [r4, #16]
 8002a12:	4303      	orrs	r3, r0
 8002a14:	6960      	ldr	r0, [r4, #20]
 8002a16:	4303      	orrs	r3, r0
 8002a18:	69e0      	ldr	r0, [r4, #28]
 8002a1a:	4303      	orrs	r3, r0
 8002a1c:	6a20      	ldr	r0, [r4, #32]
 8002a1e:	4303      	orrs	r3, r0
 8002a20:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002a22:	4303      	orrs	r3, r0
 8002a24:	2080      	movs	r0, #128	; 0x80
 8002a26:	0080      	lsls	r0, r0, #2
 8002a28:	4010      	ands	r0, r2
 8002a2a:	4303      	orrs	r3, r0
 8002a2c:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002a2e:	2304      	movs	r3, #4
 8002a30:	0c12      	lsrs	r2, r2, #16
 8002a32:	401a      	ands	r2, r3
 8002a34:	6a63      	ldr	r3, [r4, #36]	; 0x24
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002a36:	2000      	movs	r0, #0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002a38:	431a      	orrs	r2, r3
 8002a3a:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002a3c:	69cb      	ldr	r3, [r1, #28]
 8002a3e:	4a03      	ldr	r2, [pc, #12]	; (8002a4c <HAL_SPI_Init+0x7c>)
 8002a40:	4013      	ands	r3, r2
 8002a42:	61cb      	str	r3, [r1, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8002a44:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002a46:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002a48:	702b      	strb	r3, [r5, #0]
}
 8002a4a:	bd70      	pop	{r4, r5, r6, pc}
 8002a4c:	fffff7ff 	.word	0xfffff7ff

08002a50 <HAL_SPI_TransmitReceive>:
{
 8002a50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a52:	001e      	movs	r6, r3
  __HAL_LOCK(hspi);
 8002a54:	0003      	movs	r3, r0
 8002a56:	3350      	adds	r3, #80	; 0x50
{
 8002a58:	0017      	movs	r7, r2
  __HAL_LOCK(hspi);
 8002a5a:	781a      	ldrb	r2, [r3, #0]
{
 8002a5c:	0004      	movs	r4, r0
 8002a5e:	000d      	movs	r5, r1
  __HAL_LOCK(hspi);
 8002a60:	2002      	movs	r0, #2
{
 8002a62:	b085      	sub	sp, #20
  __HAL_LOCK(hspi);
 8002a64:	2a01      	cmp	r2, #1
 8002a66:	d100      	bne.n	8002a6a <HAL_SPI_TransmitReceive+0x1a>
 8002a68:	e092      	b.n	8002b90 <HAL_SPI_TransmitReceive+0x140>
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	701a      	strb	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8002a6e:	f7ff f90d 	bl	8001c8c <HAL_GetTick>
  tmp_state           = hspi->State;
 8002a72:	0023      	movs	r3, r4
  tickstart = HAL_GetTick();
 8002a74:	9001      	str	r0, [sp, #4]
  tmp_state           = hspi->State;
 8002a76:	3351      	adds	r3, #81	; 0x51
 8002a78:	781b      	ldrb	r3, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8002a7a:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 8002a7c:	b2da      	uxtb	r2, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d00a      	beq.n	8002a98 <HAL_SPI_TransmitReceive+0x48>
 8002a82:	2382      	movs	r3, #130	; 0x82
    errorcode = HAL_BUSY;
 8002a84:	2002      	movs	r0, #2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002a86:	005b      	lsls	r3, r3, #1
 8002a88:	4299      	cmp	r1, r3
 8002a8a:	d000      	beq.n	8002a8e <HAL_SPI_TransmitReceive+0x3e>
 8002a8c:	e079      	b.n	8002b82 <HAL_SPI_TransmitReceive+0x132>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002a8e:	68a3      	ldr	r3, [r4, #8]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d176      	bne.n	8002b82 <HAL_SPI_TransmitReceive+0x132>
 8002a94:	2a04      	cmp	r2, #4
 8002a96:	d174      	bne.n	8002b82 <HAL_SPI_TransmitReceive+0x132>
    errorcode = HAL_ERROR;
 8002a98:	2001      	movs	r0, #1
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002a9a:	2d00      	cmp	r5, #0
 8002a9c:	d071      	beq.n	8002b82 <HAL_SPI_TransmitReceive+0x132>
 8002a9e:	2f00      	cmp	r7, #0
 8002aa0:	d06f      	beq.n	8002b82 <HAL_SPI_TransmitReceive+0x132>
 8002aa2:	2e00      	cmp	r6, #0
 8002aa4:	d06d      	beq.n	8002b82 <HAL_SPI_TransmitReceive+0x132>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002aa6:	0023      	movs	r3, r4
 8002aa8:	3351      	adds	r3, #81	; 0x51
 8002aaa:	781a      	ldrb	r2, [r3, #0]
 8002aac:	2a04      	cmp	r2, #4
 8002aae:	d001      	beq.n	8002ab4 <HAL_SPI_TransmitReceive+0x64>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002ab0:	2205      	movs	r2, #5
 8002ab2:	701a      	strb	r2, [r3, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ab4:	2300      	movs	r3, #0
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002ab6:	2240      	movs	r2, #64	; 0x40
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002ab8:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8002aba:	6423      	str	r3, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002abc:	6463      	str	r3, [r4, #68]	; 0x44
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002abe:	6823      	ldr	r3, [r4, #0]
  hspi->RxXferCount = Size;
 8002ac0:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 8002ac2:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002ac4:	6818      	ldr	r0, [r3, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002ac6:	63a7      	str	r7, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002ac8:	87a6      	strh	r6, [r4, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002aca:	6325      	str	r5, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002acc:	86a6      	strh	r6, [r4, #52]	; 0x34
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002ace:	4210      	tst	r0, r2
 8002ad0:	d102      	bne.n	8002ad8 <HAL_SPI_TransmitReceive+0x88>
    __HAL_SPI_ENABLE(hspi);
 8002ad2:	6818      	ldr	r0, [r3, #0]
 8002ad4:	4302      	orrs	r2, r0
 8002ad6:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002ad8:	2280      	movs	r2, #128	; 0x80
 8002ada:	68e0      	ldr	r0, [r4, #12]
 8002adc:	0112      	lsls	r2, r2, #4
 8002ade:	4290      	cmp	r0, r2
 8002ae0:	d158      	bne.n	8002b94 <HAL_SPI_TransmitReceive+0x144>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002ae2:	2900      	cmp	r1, #0
 8002ae4:	d001      	beq.n	8002aea <HAL_SPI_TransmitReceive+0x9a>
 8002ae6:	2e01      	cmp	r6, #1
 8002ae8:	d107      	bne.n	8002afa <HAL_SPI_TransmitReceive+0xaa>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002aea:	882a      	ldrh	r2, [r5, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002aec:	3502      	adds	r5, #2
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002aee:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 8002af0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002af2:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8002af4:	3b01      	subs	r3, #1
 8002af6:	b29b      	uxth	r3, r3
 8002af8:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8002afa:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002afc:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002afe:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b00:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d10e      	bne.n	8002b24 <HAL_SPI_TransmitReceive+0xd4>
 8002b06:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d10b      	bne.n	8002b24 <HAL_SPI_TransmitReceive+0xd4>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002b0c:	0020      	movs	r0, r4
 8002b0e:	9a01      	ldr	r2, [sp, #4]
 8002b10:	990a      	ldr	r1, [sp, #40]	; 0x28
 8002b12:	f7ff ff3d 	bl	8002990 <SPI_EndRxTxTransaction>
 8002b16:	2800      	cmp	r0, #0
 8002b18:	d100      	bne.n	8002b1c <HAL_SPI_TransmitReceive+0xcc>
 8002b1a:	e083      	b.n	8002c24 <HAL_SPI_TransmitReceive+0x1d4>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b1c:	2320      	movs	r3, #32
    errorcode = HAL_ERROR;
 8002b1e:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b20:	6563      	str	r3, [r4, #84]	; 0x54
    goto error;
 8002b22:	e02e      	b.n	8002b82 <HAL_SPI_TransmitReceive+0x132>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002b24:	6821      	ldr	r1, [r4, #0]
 8002b26:	688b      	ldr	r3, [r1, #8]
 8002b28:	423b      	tst	r3, r7
 8002b2a:	d00e      	beq.n	8002b4a <HAL_SPI_TransmitReceive+0xfa>
 8002b2c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d00b      	beq.n	8002b4a <HAL_SPI_TransmitReceive+0xfa>
 8002b32:	2d01      	cmp	r5, #1
 8002b34:	d109      	bne.n	8002b4a <HAL_SPI_TransmitReceive+0xfa>
        txallowed = 0U;
 8002b36:	2500      	movs	r5, #0
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b38:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002b3a:	881a      	ldrh	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b3c:	3302      	adds	r3, #2
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002b3e:	60ca      	str	r2, [r1, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b40:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8002b42:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002b44:	3b01      	subs	r3, #1
 8002b46:	b29b      	uxth	r3, r3
 8002b48:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002b4a:	688b      	ldr	r3, [r1, #8]
 8002b4c:	001a      	movs	r2, r3
 8002b4e:	4032      	ands	r2, r6
 8002b50:	4233      	tst	r3, r6
 8002b52:	d00c      	beq.n	8002b6e <HAL_SPI_TransmitReceive+0x11e>
 8002b54:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d009      	beq.n	8002b6e <HAL_SPI_TransmitReceive+0x11e>
        txallowed = 1U;
 8002b5a:	0015      	movs	r5, r2
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002b5c:	68c9      	ldr	r1, [r1, #12]
 8002b5e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002b60:	8019      	strh	r1, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002b62:	3302      	adds	r3, #2
 8002b64:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8002b66:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002b68:	3b01      	subs	r3, #1
 8002b6a:	b29b      	uxth	r3, r3
 8002b6c:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002b6e:	f7ff f88d 	bl	8001c8c <HAL_GetTick>
 8002b72:	9b01      	ldr	r3, [sp, #4]
 8002b74:	1ac0      	subs	r0, r0, r3
 8002b76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002b78:	4298      	cmp	r0, r3
 8002b7a:	d3c1      	bcc.n	8002b00 <HAL_SPI_TransmitReceive+0xb0>
 8002b7c:	3301      	adds	r3, #1
 8002b7e:	d0bf      	beq.n	8002b00 <HAL_SPI_TransmitReceive+0xb0>
        errorcode = HAL_TIMEOUT;
 8002b80:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8002b82:	0023      	movs	r3, r4
 8002b84:	2201      	movs	r2, #1
 8002b86:	3351      	adds	r3, #81	; 0x51
 8002b88:	701a      	strb	r2, [r3, #0]
  __HAL_UNLOCK(hspi);
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	3450      	adds	r4, #80	; 0x50
 8002b8e:	7023      	strb	r3, [r4, #0]
}
 8002b90:	b005      	add	sp, #20
 8002b92:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b94:	2900      	cmp	r1, #0
 8002b96:	d001      	beq.n	8002b9c <HAL_SPI_TransmitReceive+0x14c>
 8002b98:	2e01      	cmp	r6, #1
 8002b9a:	d108      	bne.n	8002bae <HAL_SPI_TransmitReceive+0x15e>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002b9c:	782a      	ldrb	r2, [r5, #0]
 8002b9e:	731a      	strb	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002ba0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002ba2:	3301      	adds	r3, #1
 8002ba4:	6323      	str	r3, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8002ba6:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002ba8:	3b01      	subs	r3, #1
 8002baa:	b29b      	uxth	r3, r3
 8002bac:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 1U;
 8002bae:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002bb0:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002bb2:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002bb4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d102      	bne.n	8002bc0 <HAL_SPI_TransmitReceive+0x170>
 8002bba:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d0a5      	beq.n	8002b0c <HAL_SPI_TransmitReceive+0xbc>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002bc0:	6823      	ldr	r3, [r4, #0]
 8002bc2:	689a      	ldr	r2, [r3, #8]
 8002bc4:	423a      	tst	r2, r7
 8002bc6:	d00f      	beq.n	8002be8 <HAL_SPI_TransmitReceive+0x198>
 8002bc8:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8002bca:	2a00      	cmp	r2, #0
 8002bcc:	d00c      	beq.n	8002be8 <HAL_SPI_TransmitReceive+0x198>
 8002bce:	2d01      	cmp	r5, #1
 8002bd0:	d10a      	bne.n	8002be8 <HAL_SPI_TransmitReceive+0x198>
        txallowed = 0U;
 8002bd2:	2500      	movs	r5, #0
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002bd4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002bd6:	7812      	ldrb	r2, [r2, #0]
 8002bd8:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr++;
 8002bda:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002bdc:	3301      	adds	r3, #1
 8002bde:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8002be0:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002be2:	3b01      	subs	r3, #1
 8002be4:	b29b      	uxth	r3, r3
 8002be6:	86e3      	strh	r3, [r4, #54]	; 0x36
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002be8:	6823      	ldr	r3, [r4, #0]
 8002bea:	6899      	ldr	r1, [r3, #8]
 8002bec:	000a      	movs	r2, r1
 8002bee:	4032      	ands	r2, r6
 8002bf0:	4231      	tst	r1, r6
 8002bf2:	d00d      	beq.n	8002c10 <HAL_SPI_TransmitReceive+0x1c0>
 8002bf4:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 8002bf6:	2900      	cmp	r1, #0
 8002bf8:	d00a      	beq.n	8002c10 <HAL_SPI_TransmitReceive+0x1c0>
        txallowed = 1U;
 8002bfa:	0015      	movs	r5, r2
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002bfc:	68db      	ldr	r3, [r3, #12]
 8002bfe:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002c00:	700b      	strb	r3, [r1, #0]
        hspi->pRxBuffPtr++;
 8002c02:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002c04:	3301      	adds	r3, #1
 8002c06:	63a3      	str	r3, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8002c08:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002c0a:	3b01      	subs	r3, #1
 8002c0c:	b29b      	uxth	r3, r3
 8002c0e:	87e3      	strh	r3, [r4, #62]	; 0x3e
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002c10:	f7ff f83c 	bl	8001c8c <HAL_GetTick>
 8002c14:	9b01      	ldr	r3, [sp, #4]
 8002c16:	1ac0      	subs	r0, r0, r3
 8002c18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002c1a:	4298      	cmp	r0, r3
 8002c1c:	d3ca      	bcc.n	8002bb4 <HAL_SPI_TransmitReceive+0x164>
 8002c1e:	3301      	adds	r3, #1
 8002c20:	d0c8      	beq.n	8002bb4 <HAL_SPI_TransmitReceive+0x164>
 8002c22:	e7ad      	b.n	8002b80 <HAL_SPI_TransmitReceive+0x130>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002c24:	68a3      	ldr	r3, [r4, #8]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d1ab      	bne.n	8002b82 <HAL_SPI_TransmitReceive+0x132>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002c2a:	6823      	ldr	r3, [r4, #0]
 8002c2c:	9003      	str	r0, [sp, #12]
 8002c2e:	68da      	ldr	r2, [r3, #12]
 8002c30:	9203      	str	r2, [sp, #12]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	9303      	str	r3, [sp, #12]
 8002c36:	9b03      	ldr	r3, [sp, #12]
 8002c38:	e7a3      	b.n	8002b82 <HAL_SPI_TransmitReceive+0x132>
	...

08002c3c <HAL_SPI_TransmitReceive_DMA>:
{
 8002c3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hspi);
 8002c3e:	0006      	movs	r6, r0
 8002c40:	3650      	adds	r6, #80	; 0x50
 8002c42:	7835      	ldrb	r5, [r6, #0]
{
 8002c44:	0004      	movs	r4, r0
  __HAL_LOCK(hspi);
 8002c46:	2002      	movs	r0, #2
 8002c48:	2d01      	cmp	r5, #1
 8002c4a:	d048      	beq.n	8002cde <HAL_SPI_TransmitReceive_DMA+0xa2>
  tmp_state           = hspi->State;
 8002c4c:	0025      	movs	r5, r4
  __HAL_LOCK(hspi);
 8002c4e:	3801      	subs	r0, #1
 8002c50:	7030      	strb	r0, [r6, #0]
  tmp_state           = hspi->State;
 8002c52:	3551      	adds	r5, #81	; 0x51
 8002c54:	7828      	ldrb	r0, [r5, #0]
 8002c56:	b2c7      	uxtb	r7, r0
 8002c58:	9701      	str	r7, [sp, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8002c5a:	2801      	cmp	r0, #1
 8002c5c:	d00d      	beq.n	8002c7a <HAL_SPI_TransmitReceive_DMA+0x3e>
 8002c5e:	2082      	movs	r0, #130	; 0x82
 8002c60:	0040      	lsls	r0, r0, #1
 8002c62:	4684      	mov	ip, r0
 8002c64:	6867      	ldr	r7, [r4, #4]
    errorcode = HAL_BUSY;
 8002c66:	3803      	subs	r0, #3
 8002c68:	38ff      	subs	r0, #255	; 0xff
  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8002c6a:	4567      	cmp	r7, ip
 8002c6c:	d135      	bne.n	8002cda <HAL_SPI_TransmitReceive_DMA+0x9e>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002c6e:	68a7      	ldr	r7, [r4, #8]
 8002c70:	2f00      	cmp	r7, #0
 8002c72:	d132      	bne.n	8002cda <HAL_SPI_TransmitReceive_DMA+0x9e>
 8002c74:	9f01      	ldr	r7, [sp, #4]
 8002c76:	2f04      	cmp	r7, #4
 8002c78:	d12f      	bne.n	8002cda <HAL_SPI_TransmitReceive_DMA+0x9e>
    errorcode = HAL_ERROR;
 8002c7a:	2001      	movs	r0, #1
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002c7c:	2900      	cmp	r1, #0
 8002c7e:	d02c      	beq.n	8002cda <HAL_SPI_TransmitReceive_DMA+0x9e>
 8002c80:	2a00      	cmp	r2, #0
 8002c82:	d02a      	beq.n	8002cda <HAL_SPI_TransmitReceive_DMA+0x9e>
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d028      	beq.n	8002cda <HAL_SPI_TransmitReceive_DMA+0x9e>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002c88:	7828      	ldrb	r0, [r5, #0]
 8002c8a:	2804      	cmp	r0, #4
 8002c8c:	d001      	beq.n	8002c92 <HAL_SPI_TransmitReceive_DMA+0x56>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002c8e:	2005      	movs	r0, #5
 8002c90:	7028      	strb	r0, [r5, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c92:	2000      	movs	r0, #0
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002c94:	6321      	str	r1, [r4, #48]	; 0x30
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002c96:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->RxISR       = NULL;
 8002c98:	6420      	str	r0, [r4, #64]	; 0x40
  hspi->TxXferCount = Size;
 8002c9a:	86e3      	strh	r3, [r4, #54]	; 0x36
  hspi->TxISR       = NULL;
 8002c9c:	6460      	str	r0, [r4, #68]	; 0x44
  hspi->TxXferSize  = Size;
 8002c9e:	86a3      	strh	r3, [r4, #52]	; 0x34
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002ca0:	63a2      	str	r2, [r4, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8002ca2:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8002ca4:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8002ca6:	782b      	ldrb	r3, [r5, #0]
 8002ca8:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8002caa:	2b04      	cmp	r3, #4
 8002cac:	d118      	bne.n	8002ce0 <HAL_SPI_TransmitReceive_DMA+0xa4>
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8002cae:	4b23      	ldr	r3, [pc, #140]	; (8002d3c <HAL_SPI_TransmitReceive_DMA+0x100>)
 8002cb0:	6303      	str	r3, [r0, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8002cb2:	4b23      	ldr	r3, [pc, #140]	; (8002d40 <HAL_SPI_TransmitReceive_DMA+0x104>)
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8002cb4:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8002cb6:	4b23      	ldr	r3, [pc, #140]	; (8002d44 <HAL_SPI_TransmitReceive_DMA+0x108>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8002cb8:	6821      	ldr	r1, [r4, #0]
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8002cba:	6343      	str	r3, [r0, #52]	; 0x34
  hspi->hdmarx->XferAbortCallback = NULL;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	6383      	str	r3, [r0, #56]	; 0x38
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8002cc0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002cc2:	310c      	adds	r1, #12
 8002cc4:	b29b      	uxth	r3, r3
 8002cc6:	f7ff f889 	bl	8001ddc <HAL_DMA_Start_IT>
 8002cca:	1e03      	subs	r3, r0, #0
 8002ccc:	d00c      	beq.n	8002ce8 <HAL_SPI_TransmitReceive_DMA+0xac>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002cce:	2310      	movs	r3, #16
    hspi->State = HAL_SPI_STATE_READY;
 8002cd0:	2001      	movs	r0, #1
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002cd2:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 8002cd8:	7028      	strb	r0, [r5, #0]
  __HAL_UNLOCK(hspi);
 8002cda:	2300      	movs	r3, #0
 8002cdc:	7033      	strb	r3, [r6, #0]
}
 8002cde:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8002ce0:	4b19      	ldr	r3, [pc, #100]	; (8002d48 <HAL_SPI_TransmitReceive_DMA+0x10c>)
 8002ce2:	6303      	str	r3, [r0, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8002ce4:	4b19      	ldr	r3, [pc, #100]	; (8002d4c <HAL_SPI_TransmitReceive_DMA+0x110>)
 8002ce6:	e7e5      	b.n	8002cb4 <HAL_SPI_TransmitReceive_DMA+0x78>
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8002ce8:	2701      	movs	r7, #1
 8002cea:	6822      	ldr	r2, [r4, #0]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8002cec:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8002cee:	6851      	ldr	r1, [r2, #4]
 8002cf0:	4339      	orrs	r1, r7
 8002cf2:	6051      	str	r1, [r2, #4]
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8002cf4:	6303      	str	r3, [r0, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8002cf6:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8002cf8:	6343      	str	r3, [r0, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8002cfa:	6383      	str	r3, [r0, #56]	; 0x38
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount))
 8002cfc:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002cfe:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002d00:	b29b      	uxth	r3, r3
 8002d02:	320c      	adds	r2, #12
 8002d04:	f7ff f86a 	bl	8001ddc <HAL_DMA_Start_IT>
 8002d08:	2800      	cmp	r0, #0
 8002d0a:	d006      	beq.n	8002d1a <HAL_SPI_TransmitReceive_DMA+0xde>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002d0c:	2310      	movs	r3, #16
 8002d0e:	6d62      	ldr	r2, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8002d10:	0038      	movs	r0, r7
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002d12:	4313      	orrs	r3, r2
 8002d14:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 8002d16:	702f      	strb	r7, [r5, #0]
    goto error;
 8002d18:	e7df      	b.n	8002cda <HAL_SPI_TransmitReceive_DMA+0x9e>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002d1a:	2240      	movs	r2, #64	; 0x40
 8002d1c:	6823      	ldr	r3, [r4, #0]
 8002d1e:	6819      	ldr	r1, [r3, #0]
 8002d20:	4211      	tst	r1, r2
 8002d22:	d102      	bne.n	8002d2a <HAL_SPI_TransmitReceive_DMA+0xee>
    __HAL_SPI_ENABLE(hspi);
 8002d24:	6819      	ldr	r1, [r3, #0]
 8002d26:	430a      	orrs	r2, r1
 8002d28:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8002d2a:	2220      	movs	r2, #32
 8002d2c:	6859      	ldr	r1, [r3, #4]
 8002d2e:	430a      	orrs	r2, r1
 8002d30:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002d32:	2202      	movs	r2, #2
 8002d34:	6859      	ldr	r1, [r3, #4]
 8002d36:	430a      	orrs	r2, r1
 8002d38:	605a      	str	r2, [r3, #4]
 8002d3a:	e7ce      	b.n	8002cda <HAL_SPI_TransmitReceive_DMA+0x9e>
 8002d3c:	08002e3d 	.word	0x08002e3d
 8002d40:	08002e79 	.word	0x08002e79
 8002d44:	08002e55 	.word	0x08002e55
 8002d48:	08002e49 	.word	0x08002e49
 8002d4c:	08002ecf 	.word	0x08002ecf

08002d50 <HAL_SPI_Receive_DMA>:
{
 8002d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d52:	0004      	movs	r4, r0
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8002d54:	6880      	ldr	r0, [r0, #8]
{
 8002d56:	0013      	movs	r3, r2
  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8002d58:	2800      	cmp	r0, #0
 8002d5a:	d10f      	bne.n	8002d7c <HAL_SPI_Receive_DMA+0x2c>
 8002d5c:	2282      	movs	r2, #130	; 0x82
 8002d5e:	6865      	ldr	r5, [r4, #4]
 8002d60:	0052      	lsls	r2, r2, #1
 8002d62:	4295      	cmp	r5, r2
 8002d64:	d10a      	bne.n	8002d7c <HAL_SPI_Receive_DMA+0x2c>
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002d66:	0022      	movs	r2, r4
 8002d68:	3004      	adds	r0, #4
 8002d6a:	3251      	adds	r2, #81	; 0x51
 8002d6c:	7010      	strb	r0, [r2, #0]
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8002d6e:	000a      	movs	r2, r1
 8002d70:	0020      	movs	r0, r4
 8002d72:	f7ff ff63 	bl	8002c3c <HAL_SPI_TransmitReceive_DMA>
 8002d76:	0005      	movs	r5, r0
}
 8002d78:	0028      	movs	r0, r5
 8002d7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hspi);
 8002d7c:	0026      	movs	r6, r4
 8002d7e:	3650      	adds	r6, #80	; 0x50
 8002d80:	7832      	ldrb	r2, [r6, #0]
 8002d82:	2502      	movs	r5, #2
 8002d84:	2a01      	cmp	r2, #1
 8002d86:	d0f7      	beq.n	8002d78 <HAL_SPI_Receive_DMA+0x28>
 8002d88:	2201      	movs	r2, #1
  if (hspi->State != HAL_SPI_STATE_READY)
 8002d8a:	0027      	movs	r7, r4
  __HAL_LOCK(hspi);
 8002d8c:	7032      	strb	r2, [r6, #0]
  if (hspi->State != HAL_SPI_STATE_READY)
 8002d8e:	3751      	adds	r7, #81	; 0x51
 8002d90:	783a      	ldrb	r2, [r7, #0]
 8002d92:	b2d5      	uxtb	r5, r2
 8002d94:	2a01      	cmp	r2, #1
 8002d96:	d145      	bne.n	8002e24 <HAL_SPI_Receive_DMA+0xd4>
  if ((pData == NULL) || (Size == 0U))
 8002d98:	2900      	cmp	r1, #0
 8002d9a:	d02e      	beq.n	8002dfa <HAL_SPI_Receive_DMA+0xaa>
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d02c      	beq.n	8002dfa <HAL_SPI_Receive_DMA+0xaa>
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002da0:	3203      	adds	r2, #3
 8002da2:	703a      	strb	r2, [r7, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002da4:	2200      	movs	r2, #0
  hspi->RxXferSize  = Size;
 8002da6:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002da8:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->RxXferCount = Size;
 8002daa:	87e3      	strh	r3, [r4, #62]	; 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002dac:	2380      	movs	r3, #128	; 0x80
  hspi->RxISR       = NULL;
 8002dae:	6422      	str	r2, [r4, #64]	; 0x40
  hspi->TxISR       = NULL;
 8002db0:	6462      	str	r2, [r4, #68]	; 0x44
  hspi->TxXferSize  = 0U;
 8002db2:	86a2      	strh	r2, [r4, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8002db4:	86e2      	strh	r2, [r4, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002db6:	63a1      	str	r1, [r4, #56]	; 0x38
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002db8:	6822      	ldr	r2, [r4, #0]
 8002dba:	021b      	lsls	r3, r3, #8
 8002dbc:	4298      	cmp	r0, r3
 8002dbe:	d103      	bne.n	8002dc8 <HAL_SPI_Receive_DMA+0x78>
    SPI_1LINE_RX(hspi);
 8002dc0:	6813      	ldr	r3, [r2, #0]
 8002dc2:	4819      	ldr	r0, [pc, #100]	; (8002e28 <HAL_SPI_Receive_DMA+0xd8>)
 8002dc4:	4003      	ands	r3, r0
 8002dc6:	6013      	str	r3, [r2, #0]
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8002dc8:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8002dca:	4b18      	ldr	r3, [pc, #96]	; (8002e2c <HAL_SPI_Receive_DMA+0xdc>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8002dcc:	320c      	adds	r2, #12
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8002dce:	6303      	str	r3, [r0, #48]	; 0x30
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8002dd0:	4b17      	ldr	r3, [pc, #92]	; (8002e30 <HAL_SPI_Receive_DMA+0xe0>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8002dd2:	4694      	mov	ip, r2
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8002dd4:	62c3      	str	r3, [r0, #44]	; 0x2c
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8002dd6:	4b17      	ldr	r3, [pc, #92]	; (8002e34 <HAL_SPI_Receive_DMA+0xe4>)
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8002dd8:	000a      	movs	r2, r1
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8002dda:	6343      	str	r3, [r0, #52]	; 0x34
  hspi->hdmarx->XferAbortCallback = NULL;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	6383      	str	r3, [r0, #56]	; 0x38
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount))
 8002de0:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002de2:	4661      	mov	r1, ip
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	f7fe fff9 	bl	8001ddc <HAL_DMA_Start_IT>
 8002dea:	2800      	cmp	r0, #0
 8002dec:	d008      	beq.n	8002e00 <HAL_SPI_Receive_DMA+0xb0>
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002dee:	2310      	movs	r3, #16
 8002df0:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002df2:	4313      	orrs	r3, r2
 8002df4:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->State = HAL_SPI_STATE_READY;
 8002df6:	2301      	movs	r3, #1
 8002df8:	703b      	strb	r3, [r7, #0]
  __HAL_UNLOCK(hspi);
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	7033      	strb	r3, [r6, #0]
  return errorcode;
 8002dfe:	e7bb      	b.n	8002d78 <HAL_SPI_Receive_DMA+0x28>
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002e00:	2240      	movs	r2, #64	; 0x40
 8002e02:	6823      	ldr	r3, [r4, #0]
 8002e04:	6819      	ldr	r1, [r3, #0]
 8002e06:	4211      	tst	r1, r2
 8002e08:	d102      	bne.n	8002e10 <HAL_SPI_Receive_DMA+0xc0>
    __HAL_SPI_ENABLE(hspi);
 8002e0a:	6819      	ldr	r1, [r3, #0]
 8002e0c:	430a      	orrs	r2, r1
 8002e0e:	601a      	str	r2, [r3, #0]
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8002e10:	2220      	movs	r2, #32
 8002e12:	6859      	ldr	r1, [r3, #4]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002e14:	2500      	movs	r5, #0
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8002e16:	430a      	orrs	r2, r1
 8002e18:	605a      	str	r2, [r3, #4]
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	6859      	ldr	r1, [r3, #4]
 8002e1e:	430a      	orrs	r2, r1
 8002e20:	605a      	str	r2, [r3, #4]
 8002e22:	e7ea      	b.n	8002dfa <HAL_SPI_Receive_DMA+0xaa>
    errorcode = HAL_BUSY;
 8002e24:	2502      	movs	r5, #2
 8002e26:	e7e8      	b.n	8002dfa <HAL_SPI_Receive_DMA+0xaa>
 8002e28:	ffffbfff 	.word	0xffffbfff
 8002e2c:	08002e3d 	.word	0x08002e3d
 8002e30:	08002e79 	.word	0x08002e79
 8002e34:	08002e55 	.word	0x08002e55

08002e38 <HAL_SPI_TxRxCpltCallback>:
 8002e38:	4770      	bx	lr

08002e3a <HAL_SPI_RxHalfCpltCallback>:
 8002e3a:	4770      	bx	lr

08002e3c <SPI_DMAHalfReceiveCplt>:
{
 8002e3c:	b510      	push	{r4, lr}
  HAL_SPI_RxHalfCpltCallback(hspi);
 8002e3e:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8002e40:	f7ff fffb 	bl	8002e3a <HAL_SPI_RxHalfCpltCallback>
}
 8002e44:	bd10      	pop	{r4, pc}

08002e46 <HAL_SPI_TxRxHalfCpltCallback>:
 8002e46:	4770      	bx	lr

08002e48 <SPI_DMAHalfTransmitReceiveCplt>:
{
 8002e48:	b510      	push	{r4, lr}
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8002e4a:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8002e4c:	f7ff fffb 	bl	8002e46 <HAL_SPI_TxRxHalfCpltCallback>
}
 8002e50:	bd10      	pop	{r4, pc}

08002e52 <HAL_SPI_ErrorCallback>:
 8002e52:	4770      	bx	lr

08002e54 <SPI_DMAError>:
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002e54:	2103      	movs	r1, #3
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002e56:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8002e58:	b510      	push	{r4, lr}
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002e5a:	6802      	ldr	r2, [r0, #0]
 8002e5c:	6853      	ldr	r3, [r2, #4]
 8002e5e:	438b      	bics	r3, r1
 8002e60:	6053      	str	r3, [r2, #4]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002e62:	2310      	movs	r3, #16
 8002e64:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8002e66:	4313      	orrs	r3, r2
 8002e68:	6543      	str	r3, [r0, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8002e6a:	0003      	movs	r3, r0
 8002e6c:	2201      	movs	r2, #1
 8002e6e:	3351      	adds	r3, #81	; 0x51
 8002e70:	701a      	strb	r2, [r3, #0]
  HAL_SPI_ErrorCallback(hspi);
 8002e72:	f7ff ffee 	bl	8002e52 <HAL_SPI_ErrorCallback>
}
 8002e76:	bd10      	pop	{r4, pc}

08002e78 <SPI_DMAReceiveCplt>:
{
 8002e78:	b570      	push	{r4, r5, r6, lr}
 8002e7a:	0005      	movs	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002e7c:	6a84      	ldr	r4, [r0, #40]	; 0x28
  tickstart = HAL_GetTick();
 8002e7e:	f7fe ff05 	bl	8001c8c <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8002e82:	682b      	ldr	r3, [r5, #0]
 8002e84:	2520      	movs	r5, #32
 8002e86:	681b      	ldr	r3, [r3, #0]
  tickstart = HAL_GetTick();
 8002e88:	0002      	movs	r2, r0
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8002e8a:	422b      	tst	r3, r5
 8002e8c:	d11b      	bne.n	8002ec6 <SPI_DMAReceiveCplt+0x4e>
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002e8e:	2003      	movs	r0, #3
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002e90:	6823      	ldr	r3, [r4, #0]
 8002e92:	6859      	ldr	r1, [r3, #4]
 8002e94:	43a9      	bics	r1, r5
 8002e96:	6059      	str	r1, [r3, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002e98:	6859      	ldr	r1, [r3, #4]
 8002e9a:	4381      	bics	r1, r0
 8002e9c:	6059      	str	r1, [r3, #4]
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002e9e:	0020      	movs	r0, r4
 8002ea0:	2164      	movs	r1, #100	; 0x64
 8002ea2:	f7ff fd4b 	bl	800293c <SPI_EndRxTransaction>
 8002ea6:	2800      	cmp	r0, #0
 8002ea8:	d000      	beq.n	8002eac <SPI_DMAReceiveCplt+0x34>
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002eaa:	6565      	str	r5, [r4, #84]	; 0x54
    hspi->RxXferCount = 0U;
 8002eac:	2300      	movs	r3, #0
 8002eae:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8002eb0:	0023      	movs	r3, r4
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	3351      	adds	r3, #81	; 0x51
 8002eb6:	701a      	strb	r2, [r3, #0]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002eb8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d003      	beq.n	8002ec6 <SPI_DMAReceiveCplt+0x4e>
      HAL_SPI_ErrorCallback(hspi);
 8002ebe:	0020      	movs	r0, r4
 8002ec0:	f7ff ffc7 	bl	8002e52 <HAL_SPI_ErrorCallback>
}
 8002ec4:	bd70      	pop	{r4, r5, r6, pc}
  HAL_SPI_RxCpltCallback(hspi);
 8002ec6:	0020      	movs	r0, r4
 8002ec8:	f001 fbb4 	bl	8004634 <HAL_SPI_RxCpltCallback>
 8002ecc:	e7fa      	b.n	8002ec4 <SPI_DMAReceiveCplt+0x4c>

08002ece <SPI_DMATransmitReceiveCplt>:
{
 8002ece:	b570      	push	{r4, r5, r6, lr}
 8002ed0:	0005      	movs	r5, r0
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002ed2:	6a84      	ldr	r4, [r0, #40]	; 0x28
  tickstart = HAL_GetTick();
 8002ed4:	f7fe feda 	bl	8001c8c <HAL_GetTick>
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8002ed8:	682b      	ldr	r3, [r5, #0]
 8002eda:	2520      	movs	r5, #32
 8002edc:	681b      	ldr	r3, [r3, #0]
  tickstart = HAL_GetTick();
 8002ede:	0002      	movs	r2, r0
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8002ee0:	422b      	tst	r3, r5
 8002ee2:	d11f      	bne.n	8002f24 <SPI_DMATransmitReceiveCplt+0x56>
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002ee4:	6821      	ldr	r1, [r4, #0]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002ee6:	0020      	movs	r0, r4
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002ee8:	684b      	ldr	r3, [r1, #4]
 8002eea:	43ab      	bics	r3, r5
 8002eec:	604b      	str	r3, [r1, #4]
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002eee:	2164      	movs	r1, #100	; 0x64
 8002ef0:	f7ff fd4e 	bl	8002990 <SPI_EndRxTxTransaction>
 8002ef4:	2800      	cmp	r0, #0
 8002ef6:	d002      	beq.n	8002efe <SPI_DMATransmitReceiveCplt+0x30>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002ef8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002efa:	431d      	orrs	r5, r3
 8002efc:	6565      	str	r5, [r4, #84]	; 0x54
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002efe:	2103      	movs	r1, #3
 8002f00:	6822      	ldr	r2, [r4, #0]
 8002f02:	6853      	ldr	r3, [r2, #4]
 8002f04:	438b      	bics	r3, r1
 8002f06:	6053      	str	r3, [r2, #4]
    hspi->TxXferCount = 0U;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8002f0c:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8002f0e:	0023      	movs	r3, r4
 8002f10:	2201      	movs	r2, #1
 8002f12:	3351      	adds	r3, #81	; 0x51
 8002f14:	701a      	strb	r2, [r3, #0]
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002f16:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d003      	beq.n	8002f24 <SPI_DMATransmitReceiveCplt+0x56>
      HAL_SPI_ErrorCallback(hspi);
 8002f1c:	0020      	movs	r0, r4
 8002f1e:	f7ff ff98 	bl	8002e52 <HAL_SPI_ErrorCallback>
}
 8002f22:	bd70      	pop	{r4, r5, r6, pc}
  HAL_SPI_TxRxCpltCallback(hspi);
 8002f24:	0020      	movs	r0, r4
 8002f26:	f7ff ff87 	bl	8002e38 <HAL_SPI_TxRxCpltCallback>
 8002f2a:	e7fa      	b.n	8002f22 <SPI_DMATransmitReceiveCplt+0x54>

08002f2c <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f2c:	2280      	movs	r2, #128	; 0x80
  tmpcr1 = TIMx->CR1;
 8002f2e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f30:	05d2      	lsls	r2, r2, #23
 8002f32:	4290      	cmp	r0, r2
 8002f34:	d008      	beq.n	8002f48 <TIM_Base_SetConfig+0x1c>
 8002f36:	4a15      	ldr	r2, [pc, #84]	; (8002f8c <TIM_Base_SetConfig+0x60>)
 8002f38:	4290      	cmp	r0, r2
 8002f3a:	d005      	beq.n	8002f48 <TIM_Base_SetConfig+0x1c>
 8002f3c:	4a14      	ldr	r2, [pc, #80]	; (8002f90 <TIM_Base_SetConfig+0x64>)
 8002f3e:	4290      	cmp	r0, r2
 8002f40:	d002      	beq.n	8002f48 <TIM_Base_SetConfig+0x1c>
 8002f42:	4a14      	ldr	r2, [pc, #80]	; (8002f94 <TIM_Base_SetConfig+0x68>)
 8002f44:	4290      	cmp	r0, r2
 8002f46:	d114      	bne.n	8002f72 <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f48:	2270      	movs	r2, #112	; 0x70
 8002f4a:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8002f4c:	684a      	ldr	r2, [r1, #4]
 8002f4e:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f50:	2280      	movs	r2, #128	; 0x80
 8002f52:	05d2      	lsls	r2, r2, #23
 8002f54:	4290      	cmp	r0, r2
 8002f56:	d008      	beq.n	8002f6a <TIM_Base_SetConfig+0x3e>
 8002f58:	4a0c      	ldr	r2, [pc, #48]	; (8002f8c <TIM_Base_SetConfig+0x60>)
 8002f5a:	4290      	cmp	r0, r2
 8002f5c:	d005      	beq.n	8002f6a <TIM_Base_SetConfig+0x3e>
 8002f5e:	4a0c      	ldr	r2, [pc, #48]	; (8002f90 <TIM_Base_SetConfig+0x64>)
 8002f60:	4290      	cmp	r0, r2
 8002f62:	d002      	beq.n	8002f6a <TIM_Base_SetConfig+0x3e>
 8002f64:	4a0b      	ldr	r2, [pc, #44]	; (8002f94 <TIM_Base_SetConfig+0x68>)
 8002f66:	4290      	cmp	r0, r2
 8002f68:	d103      	bne.n	8002f72 <TIM_Base_SetConfig+0x46>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f6a:	4a0b      	ldr	r2, [pc, #44]	; (8002f98 <TIM_Base_SetConfig+0x6c>)
 8002f6c:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f6e:	68ca      	ldr	r2, [r1, #12]
 8002f70:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f72:	2280      	movs	r2, #128	; 0x80
 8002f74:	4393      	bics	r3, r2
 8002f76:	690a      	ldr	r2, [r1, #16]
 8002f78:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8002f7a:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f7c:	688b      	ldr	r3, [r1, #8]
 8002f7e:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002f80:	680b      	ldr	r3, [r1, #0]
 8002f82:	6283      	str	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002f84:	2301      	movs	r3, #1
 8002f86:	6143      	str	r3, [r0, #20]
}
 8002f88:	4770      	bx	lr
 8002f8a:	46c0      	nop			; (mov r8, r8)
 8002f8c:	40000400 	.word	0x40000400
 8002f90:	40010800 	.word	0x40010800
 8002f94:	40011400 	.word	0x40011400
 8002f98:	fffffcff 	.word	0xfffffcff

08002f9c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f9c:	2201      	movs	r2, #1
{
 8002f9e:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002fa0:	2573      	movs	r5, #115	; 0x73
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002fa2:	6a03      	ldr	r3, [r0, #32]
 8002fa4:	4393      	bics	r3, r2
 8002fa6:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8002fa8:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8002faa:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002fac:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002fae:	43aa      	bics	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002fb0:	680d      	ldr	r5, [r1, #0]
 8002fb2:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002fb4:	2502      	movs	r5, #2
 8002fb6:	43ab      	bics	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002fb8:	688d      	ldr	r5, [r1, #8]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fba:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002fbc:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002fbe:	684a      	ldr	r2, [r1, #4]
  tmpccer |= OC_Config->OCPolarity;
 8002fc0:	432b      	orrs	r3, r5
  TIMx->CCR1 = OC_Config->Pulse;
 8002fc2:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002fc4:	6203      	str	r3, [r0, #32]
}
 8002fc6:	bd30      	pop	{r4, r5, pc}

08002fc8 <TIM_OC2_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002fc8:	2210      	movs	r2, #16
 8002fca:	6a03      	ldr	r3, [r0, #32]
{
 8002fcc:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002fce:	4393      	bics	r3, r2
 8002fd0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fd2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002fd4:	4c09      	ldr	r4, [pc, #36]	; (8002ffc <TIM_OC2_SetConfig+0x34>)
  tmpcr2 =  TIMx->CR2;
 8002fd6:	6845      	ldr	r5, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8002fd8:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002fda:	4014      	ands	r4, r2

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002fdc:	680a      	ldr	r2, [r1, #0]
 8002fde:	0212      	lsls	r2, r2, #8
 8002fe0:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002fe2:	2420      	movs	r4, #32
 8002fe4:	43a3      	bics	r3, r4
 8002fe6:	001c      	movs	r4, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002fe8:	688b      	ldr	r3, [r1, #8]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002fea:	6045      	str	r5, [r0, #4]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002fec:	011b      	lsls	r3, r3, #4

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002fee:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002ff0:	684a      	ldr	r2, [r1, #4]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002ff2:	4323      	orrs	r3, r4
  TIMx->CCR2 = OC_Config->Pulse;
 8002ff4:	6382      	str	r2, [r0, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ff6:	6203      	str	r3, [r0, #32]
}
 8002ff8:	bd30      	pop	{r4, r5, pc}
 8002ffa:	46c0      	nop			; (mov r8, r8)
 8002ffc:	ffff8cff 	.word	0xffff8cff

08003000 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003000:	231f      	movs	r3, #31
{
 8003002:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003004:	2401      	movs	r4, #1
 8003006:	4019      	ands	r1, r3
 8003008:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800300a:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 800300c:	6a03      	ldr	r3, [r0, #32]
 800300e:	43a3      	bics	r3, r4
 8003010:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003012:	6a03      	ldr	r3, [r0, #32]
 8003014:	431a      	orrs	r2, r3
 8003016:	6202      	str	r2, [r0, #32]
}
 8003018:	bd10      	pop	{r4, pc}

0800301a <HAL_TIM_Base_Init>:
{
 800301a:	b570      	push	{r4, r5, r6, lr}
 800301c:	0004      	movs	r4, r0
    return HAL_ERROR;
 800301e:	2001      	movs	r0, #1
  if (htim == NULL)
 8003020:	2c00      	cmp	r4, #0
 8003022:	d014      	beq.n	800304e <HAL_TIM_Base_Init+0x34>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003024:	0025      	movs	r5, r4
 8003026:	3539      	adds	r5, #57	; 0x39
 8003028:	782b      	ldrb	r3, [r5, #0]
 800302a:	b2da      	uxtb	r2, r3
 800302c:	2b00      	cmp	r3, #0
 800302e:	d105      	bne.n	800303c <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8003030:	0023      	movs	r3, r4
 8003032:	3338      	adds	r3, #56	; 0x38
    HAL_TIM_Base_MspInit(htim);
 8003034:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8003036:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 8003038:	f7fe fc64 	bl	8001904 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800303c:	2302      	movs	r3, #2
 800303e:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003040:	6820      	ldr	r0, [r4, #0]
 8003042:	1d21      	adds	r1, r4, #4
 8003044:	f7ff ff72 	bl	8002f2c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8003048:	2301      	movs	r3, #1
  return HAL_OK;
 800304a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800304c:	702b      	strb	r3, [r5, #0]
}
 800304e:	bd70      	pop	{r4, r5, r6, pc}

08003050 <HAL_TIM_OC_Start_DMA>:
{
 8003050:	b570      	push	{r4, r5, r6, lr}
 8003052:	000d      	movs	r5, r1
 8003054:	0011      	movs	r1, r2
  if ((htim->State == HAL_TIM_STATE_BUSY))
 8003056:	0002      	movs	r2, r0
 8003058:	3239      	adds	r2, #57	; 0x39
 800305a:	7816      	ldrb	r6, [r2, #0]
{
 800305c:	0004      	movs	r4, r0
  if ((htim->State == HAL_TIM_STATE_BUSY))
 800305e:	b2f0      	uxtb	r0, r6
 8003060:	2e02      	cmp	r6, #2
 8003062:	d007      	beq.n	8003074 <HAL_TIM_OC_Start_DMA+0x24>
  else if ((htim->State == HAL_TIM_STATE_READY))
 8003064:	7810      	ldrb	r0, [r2, #0]
 8003066:	2801      	cmp	r0, #1
 8003068:	d107      	bne.n	800307a <HAL_TIM_OC_Start_DMA+0x2a>
    if ((pData == NULL) && (Length > 0U))
 800306a:	2900      	cmp	r1, #0
 800306c:	d103      	bne.n	8003076 <HAL_TIM_OC_Start_DMA+0x26>
 800306e:	2b00      	cmp	r3, #0
 8003070:	d001      	beq.n	8003076 <HAL_TIM_OC_Start_DMA+0x26>
      return HAL_ERROR;
 8003072:	2001      	movs	r0, #1
}
 8003074:	bd70      	pop	{r4, r5, r6, pc}
      htim->State = HAL_TIM_STATE_BUSY;
 8003076:	2002      	movs	r0, #2
 8003078:	7010      	strb	r0, [r2, #0]
  switch (Channel)
 800307a:	6822      	ldr	r2, [r4, #0]
 800307c:	2d08      	cmp	r5, #8
 800307e:	d04c      	beq.n	800311a <HAL_TIM_OC_Start_DMA+0xca>
 8003080:	d814      	bhi.n	80030ac <HAL_TIM_OC_Start_DMA+0x5c>
 8003082:	2d00      	cmp	r5, #0
 8003084:	d025      	beq.n	80030d2 <HAL_TIM_OC_Start_DMA+0x82>
 8003086:	2d04      	cmp	r5, #4
 8003088:	d036      	beq.n	80030f8 <HAL_TIM_OC_Start_DMA+0xa8>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800308a:	2201      	movs	r2, #1
 800308c:	0029      	movs	r1, r5
 800308e:	6820      	ldr	r0, [r4, #0]
 8003090:	f7ff ffb6 	bl	8003000 <TIM_CCxChannelCmd>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003094:	2107      	movs	r1, #7
 8003096:	6823      	ldr	r3, [r4, #0]
  return HAL_OK;
 8003098:	2000      	movs	r0, #0
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800309a:	689a      	ldr	r2, [r3, #8]
 800309c:	400a      	ands	r2, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800309e:	2a06      	cmp	r2, #6
 80030a0:	d0e8      	beq.n	8003074 <HAL_TIM_OC_Start_DMA+0x24>
    __HAL_TIM_ENABLE(htim);
 80030a2:	2201      	movs	r2, #1
 80030a4:	6819      	ldr	r1, [r3, #0]
 80030a6:	430a      	orrs	r2, r1
 80030a8:	601a      	str	r2, [r3, #0]
 80030aa:	e7e3      	b.n	8003074 <HAL_TIM_OC_Start_DMA+0x24>
  switch (Channel)
 80030ac:	2d0c      	cmp	r5, #12
 80030ae:	d1ec      	bne.n	800308a <HAL_TIM_OC_Start_DMA+0x3a>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80030b0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80030b2:	4e22      	ldr	r6, [pc, #136]	; (800313c <HAL_TIM_OC_Start_DMA+0xec>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 80030b4:	3240      	adds	r2, #64	; 0x40
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80030b6:	62c6      	str	r6, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80030b8:	4e21      	ldr	r6, [pc, #132]	; (8003140 <HAL_TIM_OC_Start_DMA+0xf0>)
 80030ba:	6306      	str	r6, [r0, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80030bc:	4e21      	ldr	r6, [pc, #132]	; (8003144 <HAL_TIM_OC_Start_DMA+0xf4>)
 80030be:	6346      	str	r6, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4, Length) != HAL_OK)
 80030c0:	f7fe fe8c 	bl	8001ddc <HAL_DMA_Start_IT>
 80030c4:	2800      	cmp	r0, #0
 80030c6:	d1d4      	bne.n	8003072 <HAL_TIM_OC_Start_DMA+0x22>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80030c8:	2380      	movs	r3, #128	; 0x80
 80030ca:	6822      	ldr	r2, [r4, #0]
 80030cc:	015b      	lsls	r3, r3, #5
 80030ce:	68d1      	ldr	r1, [r2, #12]
 80030d0:	e00f      	b.n	80030f2 <HAL_TIM_OC_Start_DMA+0xa2>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80030d2:	6a20      	ldr	r0, [r4, #32]
 80030d4:	4e19      	ldr	r6, [pc, #100]	; (800313c <HAL_TIM_OC_Start_DMA+0xec>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 80030d6:	3234      	adds	r2, #52	; 0x34
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80030d8:	62c6      	str	r6, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80030da:	4e19      	ldr	r6, [pc, #100]	; (8003140 <HAL_TIM_OC_Start_DMA+0xf0>)
 80030dc:	6306      	str	r6, [r0, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80030de:	4e19      	ldr	r6, [pc, #100]	; (8003144 <HAL_TIM_OC_Start_DMA+0xf4>)
 80030e0:	6346      	str	r6, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1, Length) != HAL_OK)
 80030e2:	f7fe fe7b 	bl	8001ddc <HAL_DMA_Start_IT>
 80030e6:	2800      	cmp	r0, #0
 80030e8:	d1c3      	bne.n	8003072 <HAL_TIM_OC_Start_DMA+0x22>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80030ea:	2380      	movs	r3, #128	; 0x80
 80030ec:	6822      	ldr	r2, [r4, #0]
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	68d1      	ldr	r1, [r2, #12]
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80030f2:	430b      	orrs	r3, r1
 80030f4:	60d3      	str	r3, [r2, #12]
      break;
 80030f6:	e7c8      	b.n	800308a <HAL_TIM_OC_Start_DMA+0x3a>
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80030f8:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80030fa:	4e10      	ldr	r6, [pc, #64]	; (800313c <HAL_TIM_OC_Start_DMA+0xec>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 80030fc:	3238      	adds	r2, #56	; 0x38
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80030fe:	62c6      	str	r6, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003100:	4e0f      	ldr	r6, [pc, #60]	; (8003140 <HAL_TIM_OC_Start_DMA+0xf0>)
 8003102:	6306      	str	r6, [r0, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8003104:	4e0f      	ldr	r6, [pc, #60]	; (8003144 <HAL_TIM_OC_Start_DMA+0xf4>)
 8003106:	6346      	str	r6, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2, Length) != HAL_OK)
 8003108:	f7fe fe68 	bl	8001ddc <HAL_DMA_Start_IT>
 800310c:	2800      	cmp	r0, #0
 800310e:	d1b0      	bne.n	8003072 <HAL_TIM_OC_Start_DMA+0x22>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8003110:	2380      	movs	r3, #128	; 0x80
 8003112:	6822      	ldr	r2, [r4, #0]
 8003114:	00db      	lsls	r3, r3, #3
 8003116:	68d1      	ldr	r1, [r2, #12]
 8003118:	e7eb      	b.n	80030f2 <HAL_TIM_OC_Start_DMA+0xa2>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800311a:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800311c:	4e07      	ldr	r6, [pc, #28]	; (800313c <HAL_TIM_OC_Start_DMA+0xec>)
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 800311e:	323c      	adds	r2, #60	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003120:	62c6      	str	r6, [r0, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003122:	4e07      	ldr	r6, [pc, #28]	; (8003140 <HAL_TIM_OC_Start_DMA+0xf0>)
 8003124:	6306      	str	r6, [r0, #48]	; 0x30
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8003126:	4e07      	ldr	r6, [pc, #28]	; (8003144 <HAL_TIM_OC_Start_DMA+0xf4>)
 8003128:	6346      	str	r6, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3, Length) != HAL_OK)
 800312a:	f7fe fe57 	bl	8001ddc <HAL_DMA_Start_IT>
 800312e:	2800      	cmp	r0, #0
 8003130:	d19f      	bne.n	8003072 <HAL_TIM_OC_Start_DMA+0x22>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8003132:	2380      	movs	r3, #128	; 0x80
 8003134:	6822      	ldr	r2, [r4, #0]
 8003136:	011b      	lsls	r3, r3, #4
 8003138:	68d1      	ldr	r1, [r2, #12]
 800313a:	e7da      	b.n	80030f2 <HAL_TIM_OC_Start_DMA+0xa2>
 800313c:	08003485 	.word	0x08003485
 8003140:	080034c3 	.word	0x080034c3
 8003144:	08003503 	.word	0x08003503

08003148 <HAL_TIM_OC_Stop_DMA>:
{
 8003148:	b570      	push	{r4, r5, r6, lr}
 800314a:	6803      	ldr	r3, [r0, #0]
 800314c:	0004      	movs	r4, r0
 800314e:	000d      	movs	r5, r1
  switch (Channel)
 8003150:	2908      	cmp	r1, #8
 8003152:	d02d      	beq.n	80031b0 <HAL_TIM_OC_Stop_DMA+0x68>
 8003154:	d816      	bhi.n	8003184 <HAL_TIM_OC_Stop_DMA+0x3c>
 8003156:	2900      	cmp	r1, #0
 8003158:	d01c      	beq.n	8003194 <HAL_TIM_OC_Stop_DMA+0x4c>
 800315a:	2904      	cmp	r1, #4
 800315c:	d022      	beq.n	80031a4 <HAL_TIM_OC_Stop_DMA+0x5c>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800315e:	2200      	movs	r2, #0
 8003160:	0029      	movs	r1, r5
 8003162:	6820      	ldr	r0, [r4, #0]
 8003164:	f7ff ff4c 	bl	8003000 <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 8003168:	6823      	ldr	r3, [r4, #0]
 800316a:	4a14      	ldr	r2, [pc, #80]	; (80031bc <HAL_TIM_OC_Stop_DMA+0x74>)
 800316c:	6a19      	ldr	r1, [r3, #32]
 800316e:	4211      	tst	r1, r2
 8003170:	d103      	bne.n	800317a <HAL_TIM_OC_Stop_DMA+0x32>
 8003172:	2101      	movs	r1, #1
 8003174:	681a      	ldr	r2, [r3, #0]
 8003176:	438a      	bics	r2, r1
 8003178:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 800317a:	2301      	movs	r3, #1
 800317c:	3439      	adds	r4, #57	; 0x39
}
 800317e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003180:	7023      	strb	r3, [r4, #0]
}
 8003182:	bd70      	pop	{r4, r5, r6, pc}
  switch (Channel)
 8003184:	290c      	cmp	r1, #12
 8003186:	d1ea      	bne.n	800315e <HAL_TIM_OC_Stop_DMA+0x16>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8003188:	68da      	ldr	r2, [r3, #12]
 800318a:	490d      	ldr	r1, [pc, #52]	; (80031c0 <HAL_TIM_OC_Stop_DMA+0x78>)
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800318c:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 800318e:	400a      	ands	r2, r1
 8003190:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8003192:	e004      	b.n	800319e <HAL_TIM_OC_Stop_DMA+0x56>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8003194:	68da      	ldr	r2, [r3, #12]
 8003196:	490b      	ldr	r1, [pc, #44]	; (80031c4 <HAL_TIM_OC_Stop_DMA+0x7c>)
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8003198:	6a00      	ldr	r0, [r0, #32]
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 800319a:	400a      	ands	r2, r1
 800319c:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 800319e:	f7fe fe5d 	bl	8001e5c <HAL_DMA_Abort_IT>
      break;
 80031a2:	e7dc      	b.n	800315e <HAL_TIM_OC_Stop_DMA+0x16>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80031a4:	68da      	ldr	r2, [r3, #12]
 80031a6:	4908      	ldr	r1, [pc, #32]	; (80031c8 <HAL_TIM_OC_Stop_DMA+0x80>)
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80031a8:	6a40      	ldr	r0, [r0, #36]	; 0x24
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 80031aa:	400a      	ands	r2, r1
 80031ac:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 80031ae:	e7f6      	b.n	800319e <HAL_TIM_OC_Stop_DMA+0x56>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80031b0:	68da      	ldr	r2, [r3, #12]
 80031b2:	4906      	ldr	r1, [pc, #24]	; (80031cc <HAL_TIM_OC_Stop_DMA+0x84>)
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80031b4:	6a80      	ldr	r0, [r0, #40]	; 0x28
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 80031b6:	400a      	ands	r2, r1
 80031b8:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80031ba:	e7f0      	b.n	800319e <HAL_TIM_OC_Stop_DMA+0x56>
 80031bc:	00001111 	.word	0x00001111
 80031c0:	ffffefff 	.word	0xffffefff
 80031c4:	fffffdff 	.word	0xfffffdff
 80031c8:	fffffbff 	.word	0xfffffbff
 80031cc:	fffff7ff 	.word	0xfffff7ff

080031d0 <HAL_TIM_PWM_MspInit>:
 80031d0:	4770      	bx	lr

080031d2 <HAL_TIM_PWM_Init>:
{
 80031d2:	b570      	push	{r4, r5, r6, lr}
 80031d4:	0004      	movs	r4, r0
    return HAL_ERROR;
 80031d6:	2001      	movs	r0, #1
  if (htim == NULL)
 80031d8:	2c00      	cmp	r4, #0
 80031da:	d014      	beq.n	8003206 <HAL_TIM_PWM_Init+0x34>
  if (htim->State == HAL_TIM_STATE_RESET)
 80031dc:	0025      	movs	r5, r4
 80031de:	3539      	adds	r5, #57	; 0x39
 80031e0:	782b      	ldrb	r3, [r5, #0]
 80031e2:	b2da      	uxtb	r2, r3
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d105      	bne.n	80031f4 <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 80031e8:	0023      	movs	r3, r4
 80031ea:	3338      	adds	r3, #56	; 0x38
    HAL_TIM_PWM_MspInit(htim);
 80031ec:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 80031ee:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 80031f0:	f7ff ffee 	bl	80031d0 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80031f4:	2302      	movs	r3, #2
 80031f6:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031f8:	6820      	ldr	r0, [r4, #0]
 80031fa:	1d21      	adds	r1, r4, #4
 80031fc:	f7ff fe96 	bl	8002f2c <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8003200:	2301      	movs	r3, #1
  return HAL_OK;
 8003202:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003204:	702b      	strb	r3, [r5, #0]
}
 8003206:	bd70      	pop	{r4, r5, r6, pc}

08003208 <HAL_TIM_PWM_Start_DMA>:
 8003208:	b510      	push	{r4, lr}
 800320a:	f7ff ff21 	bl	8003050 <HAL_TIM_OC_Start_DMA>
 800320e:	bd10      	pop	{r4, pc}

08003210 <HAL_TIM_PWM_Stop_DMA>:
 8003210:	b510      	push	{r4, lr}
 8003212:	f7ff ff99 	bl	8003148 <HAL_TIM_OC_Stop_DMA>
 8003216:	bd10      	pop	{r4, pc}

08003218 <HAL_TIM_PWM_ConfigChannel>:
{
 8003218:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800321a:	0006      	movs	r6, r0
 800321c:	2302      	movs	r3, #2
 800321e:	3638      	adds	r6, #56	; 0x38
{
 8003220:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 8003222:	7831      	ldrb	r1, [r6, #0]
{
 8003224:	0005      	movs	r5, r0
  __HAL_LOCK(htim);
 8003226:	0018      	movs	r0, r3
 8003228:	2901      	cmp	r1, #1
 800322a:	d010      	beq.n	800324e <HAL_TIM_PWM_ConfigChannel+0x36>
 800322c:	2101      	movs	r1, #1
 800322e:	7031      	strb	r1, [r6, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003230:	0029      	movs	r1, r5
 8003232:	3139      	adds	r1, #57	; 0x39
 8003234:	700b      	strb	r3, [r1, #0]
  switch (Channel)
 8003236:	2a08      	cmp	r2, #8
 8003238:	d054      	beq.n	80032e4 <HAL_TIM_PWM_ConfigChannel+0xcc>
 800323a:	d809      	bhi.n	8003250 <HAL_TIM_PWM_ConfigChannel+0x38>
 800323c:	2a00      	cmp	r2, #0
 800323e:	d02d      	beq.n	800329c <HAL_TIM_PWM_ConfigChannel+0x84>
 8003240:	2a04      	cmp	r2, #4
 8003242:	d03d      	beq.n	80032c0 <HAL_TIM_PWM_ConfigChannel+0xa8>
  htim->State = HAL_TIM_STATE_READY;
 8003244:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8003246:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003248:	3539      	adds	r5, #57	; 0x39
 800324a:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 800324c:	7030      	strb	r0, [r6, #0]
}
 800324e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  switch (Channel)
 8003250:	2a0c      	cmp	r2, #12
 8003252:	d1f7      	bne.n	8003244 <HAL_TIM_PWM_ConfigChannel+0x2c>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003254:	682b      	ldr	r3, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003256:	4935      	ldr	r1, [pc, #212]	; (800332c <HAL_TIM_PWM_ConfigChannel+0x114>)
 8003258:	6a1a      	ldr	r2, [r3, #32]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800325a:	4835      	ldr	r0, [pc, #212]	; (8003330 <HAL_TIM_PWM_ConfigChannel+0x118>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800325c:	400a      	ands	r2, r1
 800325e:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8003260:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8003262:	685f      	ldr	r7, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8003264:	69d9      	ldr	r1, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003266:	4001      	ands	r1, r0
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003268:	6820      	ldr	r0, [r4, #0]
 800326a:	0200      	lsls	r0, r0, #8
 800326c:	4301      	orrs	r1, r0
  tmpccer &= ~TIM_CCER_CC4P;
 800326e:	4831      	ldr	r0, [pc, #196]	; (8003334 <HAL_TIM_PWM_ConfigChannel+0x11c>)
 8003270:	4010      	ands	r0, r2
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003272:	68a2      	ldr	r2, [r4, #8]
  TIMx->CR2 = tmpcr2;
 8003274:	605f      	str	r7, [r3, #4]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003276:	0312      	lsls	r2, r2, #12
  TIMx->CCMR2 = tmpccmrx;
 8003278:	61d9      	str	r1, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800327a:	6861      	ldr	r1, [r4, #4]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800327c:	4302      	orrs	r2, r0
  TIMx->CCR4 = OC_Config->Pulse;
 800327e:	6419      	str	r1, [r3, #64]	; 0x40
  TIMx->CCER = tmpccer;
 8003280:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003282:	2280      	movs	r2, #128	; 0x80
 8003284:	69d9      	ldr	r1, [r3, #28]
 8003286:	0112      	lsls	r2, r2, #4
 8003288:	430a      	orrs	r2, r1
 800328a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800328c:	69da      	ldr	r2, [r3, #28]
 800328e:	492a      	ldr	r1, [pc, #168]	; (8003338 <HAL_TIM_PWM_ConfigChannel+0x120>)
 8003290:	400a      	ands	r2, r1
 8003292:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003294:	68e2      	ldr	r2, [r4, #12]
 8003296:	69d9      	ldr	r1, [r3, #28]
 8003298:	0212      	lsls	r2, r2, #8
 800329a:	e044      	b.n	8003326 <HAL_TIM_PWM_ConfigChannel+0x10e>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800329c:	0021      	movs	r1, r4
 800329e:	6828      	ldr	r0, [r5, #0]
 80032a0:	f7ff fe7c 	bl	8002f9c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80032a4:	2208      	movs	r2, #8
 80032a6:	682b      	ldr	r3, [r5, #0]
 80032a8:	6999      	ldr	r1, [r3, #24]
 80032aa:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80032ac:	2104      	movs	r1, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80032ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80032b0:	699a      	ldr	r2, [r3, #24]
 80032b2:	438a      	bics	r2, r1
 80032b4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80032b6:	699a      	ldr	r2, [r3, #24]
 80032b8:	68e1      	ldr	r1, [r4, #12]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80032ba:	430a      	orrs	r2, r1
 80032bc:	619a      	str	r2, [r3, #24]
      break;
 80032be:	e7c1      	b.n	8003244 <HAL_TIM_PWM_ConfigChannel+0x2c>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80032c0:	0021      	movs	r1, r4
 80032c2:	6828      	ldr	r0, [r5, #0]
 80032c4:	f7ff fe80 	bl	8002fc8 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80032c8:	2280      	movs	r2, #128	; 0x80
 80032ca:	682b      	ldr	r3, [r5, #0]
 80032cc:	0112      	lsls	r2, r2, #4
 80032ce:	6999      	ldr	r1, [r3, #24]
 80032d0:	430a      	orrs	r2, r1
 80032d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80032d4:	699a      	ldr	r2, [r3, #24]
 80032d6:	4918      	ldr	r1, [pc, #96]	; (8003338 <HAL_TIM_PWM_ConfigChannel+0x120>)
 80032d8:	400a      	ands	r2, r1
 80032da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80032dc:	68e2      	ldr	r2, [r4, #12]
 80032de:	6999      	ldr	r1, [r3, #24]
 80032e0:	0212      	lsls	r2, r2, #8
 80032e2:	e7ea      	b.n	80032ba <HAL_TIM_PWM_ConfigChannel+0xa2>
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80032e4:	2773      	movs	r7, #115	; 0x73
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80032e6:	682b      	ldr	r3, [r5, #0]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80032e8:	4814      	ldr	r0, [pc, #80]	; (800333c <HAL_TIM_PWM_ConfigChannel+0x124>)
 80032ea:	6a19      	ldr	r1, [r3, #32]
 80032ec:	4001      	ands	r1, r0
 80032ee:	6219      	str	r1, [r3, #32]
  tmpccer = TIMx->CCER;
 80032f0:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80032f2:	6858      	ldr	r0, [r3, #4]
 80032f4:	9001      	str	r0, [sp, #4]
  tmpccmrx = TIMx->CCMR2;
 80032f6:	69d8      	ldr	r0, [r3, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80032f8:	43b8      	bics	r0, r7
  tmpccmrx |= OC_Config->OCMode;
 80032fa:	6827      	ldr	r7, [r4, #0]
 80032fc:	4338      	orrs	r0, r7
  tmpccer &= ~TIM_CCER_CC3P;
 80032fe:	4f10      	ldr	r7, [pc, #64]	; (8003340 <HAL_TIM_PWM_ConfigChannel+0x128>)
 8003300:	400f      	ands	r7, r1
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003302:	68a1      	ldr	r1, [r4, #8]
 8003304:	0209      	lsls	r1, r1, #8
 8003306:	4339      	orrs	r1, r7
  TIMx->CR2 = tmpcr2;
 8003308:	9f01      	ldr	r7, [sp, #4]
 800330a:	605f      	str	r7, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 800330c:	61d8      	str	r0, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 800330e:	6860      	ldr	r0, [r4, #4]
 8003310:	63d8      	str	r0, [r3, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 8003312:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003314:	69d9      	ldr	r1, [r3, #28]
 8003316:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003318:	2104      	movs	r1, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800331a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800331c:	69da      	ldr	r2, [r3, #28]
 800331e:	438a      	bics	r2, r1
 8003320:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003322:	69da      	ldr	r2, [r3, #28]
 8003324:	68e1      	ldr	r1, [r4, #12]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003326:	430a      	orrs	r2, r1
 8003328:	61da      	str	r2, [r3, #28]
      break;
 800332a:	e78b      	b.n	8003244 <HAL_TIM_PWM_ConfigChannel+0x2c>
 800332c:	ffffefff 	.word	0xffffefff
 8003330:	ffff8cff 	.word	0xffff8cff
 8003334:	ffffdfff 	.word	0xffffdfff
 8003338:	fffffbff 	.word	0xfffffbff
 800333c:	fffffeff 	.word	0xfffffeff
 8003340:	fffffdff 	.word	0xfffffdff

08003344 <HAL_TIM_ConfigClockSource>:
{
 8003344:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8003346:	0004      	movs	r4, r0
 8003348:	2202      	movs	r2, #2
 800334a:	3438      	adds	r4, #56	; 0x38
 800334c:	7825      	ldrb	r5, [r4, #0]
{
 800334e:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8003350:	0010      	movs	r0, r2
 8003352:	2d01      	cmp	r5, #1
 8003354:	d024      	beq.n	80033a0 <HAL_TIM_ConfigClockSource+0x5c>
  htim->State = HAL_TIM_STATE_BUSY;
 8003356:	001d      	movs	r5, r3
  __HAL_LOCK(htim);
 8003358:	2601      	movs	r6, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800335a:	3539      	adds	r5, #57	; 0x39
  __HAL_LOCK(htim);
 800335c:	7026      	strb	r6, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800335e:	702a      	strb	r2, [r5, #0]
  tmpsmcr = htim->Instance->SMCR;
 8003360:	681b      	ldr	r3, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003362:	4845      	ldr	r0, [pc, #276]	; (8003478 <HAL_TIM_ConfigClockSource+0x134>)
  tmpsmcr = htim->Instance->SMCR;
 8003364:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003366:	4002      	ands	r2, r0
  htim->Instance->SMCR = tmpsmcr;
 8003368:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 800336a:	680a      	ldr	r2, [r1, #0]
 800336c:	2a60      	cmp	r2, #96	; 0x60
 800336e:	d055      	beq.n	800341c <HAL_TIM_ConfigClockSource+0xd8>
 8003370:	d82f      	bhi.n	80033d2 <HAL_TIM_ConfigClockSource+0x8e>
 8003372:	2a40      	cmp	r2, #64	; 0x40
 8003374:	d100      	bne.n	8003378 <HAL_TIM_ConfigClockSource+0x34>
 8003376:	e069      	b.n	800344c <HAL_TIM_ConfigClockSource+0x108>
 8003378:	d813      	bhi.n	80033a2 <HAL_TIM_ConfigClockSource+0x5e>
 800337a:	2a20      	cmp	r2, #32
 800337c:	d004      	beq.n	8003388 <HAL_TIM_ConfigClockSource+0x44>
 800337e:	d809      	bhi.n	8003394 <HAL_TIM_ConfigClockSource+0x50>
 8003380:	2110      	movs	r1, #16
 8003382:	0010      	movs	r0, r2
 8003384:	4388      	bics	r0, r1
 8003386:	d107      	bne.n	8003398 <HAL_TIM_ConfigClockSource+0x54>
  tmpsmcr &= ~TIM_SMCR_TS;
 8003388:	2070      	movs	r0, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 800338a:	6899      	ldr	r1, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800338c:	4381      	bics	r1, r0
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800338e:	430a      	orrs	r2, r1
 8003390:	2107      	movs	r1, #7
 8003392:	e040      	b.n	8003416 <HAL_TIM_ConfigClockSource+0xd2>
  switch (sClockSourceConfig->ClockSource)
 8003394:	2a30      	cmp	r2, #48	; 0x30
 8003396:	d0f7      	beq.n	8003388 <HAL_TIM_ConfigClockSource+0x44>
  htim->State = HAL_TIM_STATE_READY;
 8003398:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 800339a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800339c:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 800339e:	7020      	strb	r0, [r4, #0]
}
 80033a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 80033a2:	2a50      	cmp	r2, #80	; 0x50
 80033a4:	d1f8      	bne.n	8003398 <HAL_TIM_ConfigClockSource+0x54>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80033a6:	6848      	ldr	r0, [r1, #4]
 80033a8:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 80033aa:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033ac:	6a1f      	ldr	r7, [r3, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80033ae:	0112      	lsls	r2, r2, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033b0:	43b7      	bics	r7, r6
 80033b2:	621f      	str	r7, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80033b4:	27f0      	movs	r7, #240	; 0xf0
  tmpccmr1 = TIMx->CCMR1;
 80033b6:	699e      	ldr	r6, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80033b8:	43be      	bics	r6, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80033ba:	4332      	orrs	r2, r6
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80033bc:	260a      	movs	r6, #10
 80033be:	43b1      	bics	r1, r6
  tmpccer |= TIM_ICPolarity;
 80033c0:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 80033c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033c4:	6219      	str	r1, [r3, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 80033c6:	2170      	movs	r1, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 80033c8:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80033ca:	438a      	bics	r2, r1
 80033cc:	0011      	movs	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033ce:	2257      	movs	r2, #87	; 0x57
 80033d0:	e021      	b.n	8003416 <HAL_TIM_ConfigClockSource+0xd2>
  switch (sClockSourceConfig->ClockSource)
 80033d2:	2a70      	cmp	r2, #112	; 0x70
 80033d4:	d012      	beq.n	80033fc <HAL_TIM_ConfigClockSource+0xb8>
 80033d6:	2080      	movs	r0, #128	; 0x80
 80033d8:	0180      	lsls	r0, r0, #6
 80033da:	4282      	cmp	r2, r0
 80033dc:	d1dc      	bne.n	8003398 <HAL_TIM_ConfigClockSource+0x54>
  tmpsmcr = TIMx->SMCR;
 80033de:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033e0:	4826      	ldr	r0, [pc, #152]	; (800347c <HAL_TIM_ConfigClockSource+0x138>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80033e2:	684e      	ldr	r6, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033e4:	4010      	ands	r0, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80033e6:	688a      	ldr	r2, [r1, #8]
 80033e8:	68c9      	ldr	r1, [r1, #12]
 80033ea:	4332      	orrs	r2, r6
 80033ec:	0209      	lsls	r1, r1, #8
 80033ee:	430a      	orrs	r2, r1
 80033f0:	4302      	orrs	r2, r0
  TIMx->SMCR = tmpsmcr;
 80033f2:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80033f4:	2280      	movs	r2, #128	; 0x80
 80033f6:	6899      	ldr	r1, [r3, #8]
 80033f8:	01d2      	lsls	r2, r2, #7
 80033fa:	e00c      	b.n	8003416 <HAL_TIM_ConfigClockSource+0xd2>
  tmpsmcr = TIMx->SMCR;
 80033fc:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033fe:	481f      	ldr	r0, [pc, #124]	; (800347c <HAL_TIM_ConfigClockSource+0x138>)
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003400:	684e      	ldr	r6, [r1, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003402:	4010      	ands	r0, r2
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003404:	688a      	ldr	r2, [r1, #8]
 8003406:	68c9      	ldr	r1, [r1, #12]
 8003408:	4332      	orrs	r2, r6
 800340a:	0209      	lsls	r1, r1, #8
 800340c:	430a      	orrs	r2, r1
 800340e:	4302      	orrs	r2, r0
  TIMx->SMCR = tmpsmcr;
 8003410:	609a      	str	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003412:	2277      	movs	r2, #119	; 0x77
      tmpsmcr = htim->Instance->SMCR;
 8003414:	6899      	ldr	r1, [r3, #8]
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003416:	430a      	orrs	r2, r1
  TIMx->SMCR = tmpsmcr;
 8003418:	609a      	str	r2, [r3, #8]
}
 800341a:	e7bd      	b.n	8003398 <HAL_TIM_ConfigClockSource+0x54>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800341c:	2610      	movs	r6, #16
 800341e:	6a18      	ldr	r0, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003420:	684a      	ldr	r2, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003422:	43b0      	bics	r0, r6
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003424:	68c9      	ldr	r1, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003426:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003428:	699e      	ldr	r6, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800342a:	4f15      	ldr	r7, [pc, #84]	; (8003480 <HAL_TIM_ConfigClockSource+0x13c>)
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800342c:	0309      	lsls	r1, r1, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800342e:	403e      	ands	r6, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003430:	4331      	orrs	r1, r6
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003432:	26a0      	movs	r6, #160	; 0xa0
  tmpccer = TIMx->CCER;
 8003434:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 8003436:	6199      	str	r1, [r3, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003438:	2170      	movs	r1, #112	; 0x70
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800343a:	43b0      	bics	r0, r6
  tmpccer |= (TIM_ICPolarity << 4U);
 800343c:	0112      	lsls	r2, r2, #4
 800343e:	4302      	orrs	r2, r0
  TIMx->CCER = tmpccer;
 8003440:	621a      	str	r2, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8003442:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003444:	438a      	bics	r2, r1
 8003446:	0011      	movs	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003448:	2267      	movs	r2, #103	; 0x67
 800344a:	e7e4      	b.n	8003416 <HAL_TIM_ConfigClockSource+0xd2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800344c:	6848      	ldr	r0, [r1, #4]
 800344e:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 8003450:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003452:	6a1f      	ldr	r7, [r3, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003454:	0112      	lsls	r2, r2, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003456:	43b7      	bics	r7, r6
 8003458:	621f      	str	r7, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800345a:	27f0      	movs	r7, #240	; 0xf0
  tmpccmr1 = TIMx->CCMR1;
 800345c:	699e      	ldr	r6, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800345e:	43be      	bics	r6, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003460:	4332      	orrs	r2, r6
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003462:	260a      	movs	r6, #10
 8003464:	43b1      	bics	r1, r6
  tmpccer |= TIM_ICPolarity;
 8003466:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8003468:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800346a:	6219      	str	r1, [r3, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 800346c:	2170      	movs	r1, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 800346e:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003470:	438a      	bics	r2, r1
 8003472:	0011      	movs	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003474:	2247      	movs	r2, #71	; 0x47
 8003476:	e7ce      	b.n	8003416 <HAL_TIM_ConfigClockSource+0xd2>
 8003478:	ffff0088 	.word	0xffff0088
 800347c:	ffff00ff 	.word	0xffff00ff
 8003480:	ffff0fff 	.word	0xffff0fff

08003484 <TIM_DMADelayPulseCplt>:
{
 8003484:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003486:	6a84      	ldr	r4, [r0, #40]	; 0x28
  htim->State = HAL_TIM_STATE_READY;
 8003488:	2301      	movs	r3, #1
 800348a:	0022      	movs	r2, r4
 800348c:	3239      	adds	r2, #57	; 0x39
 800348e:	7013      	strb	r3, [r2, #0]
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8003490:	6a22      	ldr	r2, [r4, #32]
 8003492:	4282      	cmp	r2, r0
 8003494:	d106      	bne.n	80034a4 <TIM_DMADelayPulseCplt+0x20>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003496:	7623      	strb	r3, [r4, #24]
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003498:	0020      	movs	r0, r4
 800349a:	f7fe f905 	bl	80016a8 <HAL_TIM_PWM_PulseFinishedCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800349e:	2300      	movs	r3, #0
 80034a0:	7623      	strb	r3, [r4, #24]
}
 80034a2:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80034a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80034a6:	4283      	cmp	r3, r0
 80034a8:	d101      	bne.n	80034ae <TIM_DMADelayPulseCplt+0x2a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80034aa:	2302      	movs	r3, #2
 80034ac:	e7f3      	b.n	8003496 <TIM_DMADelayPulseCplt+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80034ae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80034b0:	4283      	cmp	r3, r0
 80034b2:	d101      	bne.n	80034b8 <TIM_DMADelayPulseCplt+0x34>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034b4:	2304      	movs	r3, #4
 80034b6:	e7ee      	b.n	8003496 <TIM_DMADelayPulseCplt+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80034b8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80034ba:	4283      	cmp	r3, r0
 80034bc:	d1ec      	bne.n	8003498 <TIM_DMADelayPulseCplt+0x14>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034be:	2308      	movs	r3, #8
 80034c0:	e7e9      	b.n	8003496 <TIM_DMADelayPulseCplt+0x12>

080034c2 <TIM_DMADelayPulseHalfCplt>:
{
 80034c2:	b510      	push	{r4, lr}
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80034c4:	6a84      	ldr	r4, [r0, #40]	; 0x28
  htim->State = HAL_TIM_STATE_READY;
 80034c6:	2301      	movs	r3, #1
 80034c8:	0022      	movs	r2, r4
 80034ca:	3239      	adds	r2, #57	; 0x39
 80034cc:	7013      	strb	r3, [r2, #0]
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80034ce:	6a22      	ldr	r2, [r4, #32]
 80034d0:	4282      	cmp	r2, r0
 80034d2:	d106      	bne.n	80034e2 <TIM_DMADelayPulseHalfCplt+0x20>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034d4:	7623      	strb	r3, [r4, #24]
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80034d6:	0020      	movs	r0, r4
 80034d8:	f7fe f8d8 	bl	800168c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034dc:	2300      	movs	r3, #0
 80034de:	7623      	strb	r3, [r4, #24]
}
 80034e0:	bd10      	pop	{r4, pc}
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80034e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80034e4:	4283      	cmp	r3, r0
 80034e6:	d101      	bne.n	80034ec <TIM_DMADelayPulseHalfCplt+0x2a>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80034e8:	2302      	movs	r3, #2
 80034ea:	e7f3      	b.n	80034d4 <TIM_DMADelayPulseHalfCplt+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80034ec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80034ee:	4283      	cmp	r3, r0
 80034f0:	d101      	bne.n	80034f6 <TIM_DMADelayPulseHalfCplt+0x34>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034f2:	2304      	movs	r3, #4
 80034f4:	e7ee      	b.n	80034d4 <TIM_DMADelayPulseHalfCplt+0x12>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80034f6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80034f8:	4283      	cmp	r3, r0
 80034fa:	d1ec      	bne.n	80034d6 <TIM_DMADelayPulseHalfCplt+0x14>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034fc:	2308      	movs	r3, #8
 80034fe:	e7e9      	b.n	80034d4 <TIM_DMADelayPulseHalfCplt+0x12>

08003500 <HAL_TIM_ErrorCallback>:
 8003500:	4770      	bx	lr

08003502 <TIM_DMAError>:
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003502:	6a80      	ldr	r0, [r0, #40]	; 0x28
  htim->State = HAL_TIM_STATE_READY;
 8003504:	2201      	movs	r2, #1
 8003506:	0003      	movs	r3, r0
{
 8003508:	b510      	push	{r4, lr}
  htim->State = HAL_TIM_STATE_READY;
 800350a:	3339      	adds	r3, #57	; 0x39
 800350c:	701a      	strb	r2, [r3, #0]
  HAL_TIM_ErrorCallback(htim);
 800350e:	f7ff fff7 	bl	8003500 <HAL_TIM_ErrorCallback>
}
 8003512:	bd10      	pop	{r4, pc}

08003514 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003514:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003516:	0004      	movs	r4, r0
 8003518:	2202      	movs	r2, #2
 800351a:	3438      	adds	r4, #56	; 0x38
 800351c:	7825      	ldrb	r5, [r4, #0]
{
 800351e:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8003520:	0010      	movs	r0, r2
 8003522:	2d01      	cmp	r5, #1
 8003524:	d013      	beq.n	800354e <HAL_TIMEx_MasterConfigSynchronization+0x3a>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003526:	0018      	movs	r0, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003528:	2670      	movs	r6, #112	; 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 800352a:	3039      	adds	r0, #57	; 0x39
 800352c:	7002      	strb	r2, [r0, #0]
  tmpcr2 = htim->Instance->CR2;
 800352e:	681d      	ldr	r5, [r3, #0]
 8003530:	686a      	ldr	r2, [r5, #4]
  tmpsmcr = htim->Instance->SMCR;
 8003532:	68ab      	ldr	r3, [r5, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8003534:	43b2      	bics	r2, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003536:	680e      	ldr	r6, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003538:	6849      	ldr	r1, [r1, #4]
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800353a:	4332      	orrs	r2, r6
  tmpsmcr &= ~TIM_SMCR_MSM;
 800353c:	2680      	movs	r6, #128	; 0x80
 800353e:	43b3      	bics	r3, r6
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003540:	430b      	orrs	r3, r1

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003542:	606a      	str	r2, [r5, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003544:	60ab      	str	r3, [r5, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003546:	2301      	movs	r3, #1
 8003548:	7003      	strb	r3, [r0, #0]

  __HAL_UNLOCK(htim);
 800354a:	2000      	movs	r0, #0
 800354c:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 800354e:	bd70      	pop	{r4, r5, r6, pc}

08003550 <TSC_extract_groups>:
static uint32_t TSC_extract_groups(uint32_t iomask)
{
  uint32_t groups = 0UL;
  uint32_t idx;

  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 8003550:	2300      	movs	r3, #0
{
 8003552:	0002      	movs	r2, r0
 8003554:	b570      	push	{r4, r5, r6, lr}
  uint32_t groups = 0UL;
 8003556:	0018      	movs	r0, r3
  {
    if ((iomask & (0x0FUL << (idx * 4UL))) != 0UL )
 8003558:	210f      	movs	r1, #15
    {
      groups |= (1UL << idx);
 800355a:	2401      	movs	r4, #1
    if ((iomask & (0x0FUL << (idx * 4UL))) != 0UL )
 800355c:	000e      	movs	r6, r1
 800355e:	009d      	lsls	r5, r3, #2
 8003560:	40ae      	lsls	r6, r5
 8003562:	4232      	tst	r2, r6
 8003564:	d002      	beq.n	800356c <TSC_extract_groups+0x1c>
      groups |= (1UL << idx);
 8003566:	0025      	movs	r5, r4
 8003568:	409d      	lsls	r5, r3
 800356a:	4328      	orrs	r0, r5
  for (idx = 0UL; idx < (uint32_t)TSC_NB_OF_GROUPS; idx++)
 800356c:	3301      	adds	r3, #1
 800356e:	2b08      	cmp	r3, #8
 8003570:	d1f4      	bne.n	800355c <TSC_extract_groups+0xc>
    }
  }

  return groups;
}
 8003572:	bd70      	pop	{r4, r5, r6, pc}

08003574 <HAL_TSC_Init>:
{
 8003574:	b570      	push	{r4, r5, r6, lr}
 8003576:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003578:	2001      	movs	r0, #1
  if (htsc == NULL)
 800357a:	2c00      	cmp	r4, #0
 800357c:	d041      	beq.n	8003602 <HAL_TSC_Init+0x8e>
  if (htsc->State == HAL_TSC_STATE_RESET)
 800357e:	0026      	movs	r6, r4
 8003580:	363c      	adds	r6, #60	; 0x3c
 8003582:	7833      	ldrb	r3, [r6, #0]
 8003584:	b2da      	uxtb	r2, r3
 8003586:	2b00      	cmp	r3, #0
 8003588:	d105      	bne.n	8003596 <HAL_TSC_Init+0x22>
    htsc->Lock = HAL_UNLOCKED;
 800358a:	0023      	movs	r3, r4
 800358c:	333d      	adds	r3, #61	; 0x3d
    HAL_TSC_MspInit(htsc);
 800358e:	0020      	movs	r0, r4
    htsc->Lock = HAL_UNLOCKED;
 8003590:	701a      	strb	r2, [r3, #0]
    HAL_TSC_MspInit(htsc);
 8003592:	f7fe fa51 	bl	8001a38 <HAL_TSC_MspInit>
  htsc->State = HAL_TSC_STATE_BUSY;
 8003596:	2302      	movs	r3, #2
 8003598:	7033      	strb	r3, [r6, #0]
  htsc->Instance->CR = TSC_CR_TSCE;
 800359a:	6825      	ldr	r5, [r4, #0]
 800359c:	3b01      	subs	r3, #1
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 800359e:	68a1      	ldr	r1, [r4, #8]
  htsc->Instance->CR = TSC_CR_TSCE;
 80035a0:	602b      	str	r3, [r5, #0]
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 80035a2:	6863      	ldr	r3, [r4, #4]
 80035a4:	682a      	ldr	r2, [r5, #0]
 80035a6:	430b      	orrs	r3, r1
 80035a8:	6961      	ldr	r1, [r4, #20]
 80035aa:	430b      	orrs	r3, r1
 80035ac:	69a1      	ldr	r1, [r4, #24]
 80035ae:	430b      	orrs	r3, r1
 80035b0:	69e1      	ldr	r1, [r4, #28]
 80035b2:	430b      	orrs	r3, r1
 80035b4:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80035b6:	430b      	orrs	r3, r1
 80035b8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80035ba:	430b      	orrs	r3, r1
 80035bc:	4313      	orrs	r3, r2
                         (uint32_t)(htsc->Init.SpreadSpectrumDeviation << TSC_CR_SSD_Pos) |
 80035be:	6922      	ldr	r2, [r4, #16]
 80035c0:	0452      	lsls	r2, r2, #17
  htsc->Instance->CR |= (htsc->Init.CTPulseHighLength |
 80035c2:	4313      	orrs	r3, r2
 80035c4:	602b      	str	r3, [r5, #0]
  if ((FunctionalState)htsc->Init.SpreadSpectrum == ENABLE)
 80035c6:	68e3      	ldr	r3, [r4, #12]
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	d104      	bne.n	80035d8 <HAL_TSC_Init+0x64>
    htsc->Instance->CR |= TSC_CR_SSE;
 80035ce:	2380      	movs	r3, #128	; 0x80
 80035d0:	682a      	ldr	r2, [r5, #0]
 80035d2:	025b      	lsls	r3, r3, #9
 80035d4:	4313      	orrs	r3, r2
 80035d6:	602b      	str	r3, [r5, #0]
  htsc->Instance->IOHCR = (uint32_t)(~(htsc->Init.ChannelIOs | htsc->Init.ShieldIOs | htsc->Init.SamplingIOs));
 80035d8:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80035da:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80035dc:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80035de:	4303      	orrs	r3, r0
 80035e0:	001a      	movs	r2, r3
 80035e2:	430a      	orrs	r2, r1
 80035e4:	43d2      	mvns	r2, r2
 80035e6:	612a      	str	r2, [r5, #16]
  htsc->Instance->IOCCR = (htsc->Init.ChannelIOs | htsc->Init.ShieldIOs);
 80035e8:	62ab      	str	r3, [r5, #40]	; 0x28
  htsc->Instance->IOSCR = htsc->Init.SamplingIOs;
 80035ea:	6229      	str	r1, [r5, #32]
  htsc->Instance->IOGCSR = TSC_extract_groups(htsc->Init.ChannelIOs);
 80035ec:	f7ff ffb0 	bl	8003550 <TSC_extract_groups>
  htsc->Instance->IER &= (uint32_t)(~(TSC_IT_EOA | TSC_IT_MCE));
 80035f0:	2203      	movs	r2, #3
  htsc->Instance->IOGCSR = TSC_extract_groups(htsc->Init.ChannelIOs);
 80035f2:	6328      	str	r0, [r5, #48]	; 0x30
  htsc->Instance->IER &= (uint32_t)(~(TSC_IT_EOA | TSC_IT_MCE));
 80035f4:	686b      	ldr	r3, [r5, #4]
  return HAL_OK;
 80035f6:	2000      	movs	r0, #0
  htsc->Instance->IER &= (uint32_t)(~(TSC_IT_EOA | TSC_IT_MCE));
 80035f8:	4393      	bics	r3, r2
 80035fa:	606b      	str	r3, [r5, #4]
  htsc->State = HAL_TSC_STATE_READY;
 80035fc:	2301      	movs	r3, #1
  htsc->Instance->ICR = (TSC_FLAG_EOA | TSC_FLAG_MCE);
 80035fe:	60aa      	str	r2, [r5, #8]
  htsc->State = HAL_TSC_STATE_READY;
 8003600:	7033      	strb	r3, [r6, #0]
}
 8003602:	bd70      	pop	{r4, r5, r6, pc}

08003604 <TSL_Init>:
  * @brief  Initializes the TS interface.
  * @param  bank  Array holding all the banks
  * @retval Status
  */
TSL_Status_enum_T TSL_Init(CONST TSL_Bank_T *bank)
{
 8003604:	b510      	push	{r4, lr}

  // Get banks array
  TSL_Globals.Bank_Array = bank;

  // Initialize the delay that will be used to discharge the capacitors
  TSL_Globals.DelayDischarge = (uint32_t)((TSLPRM_DELAY_DISCHARGE_ALL * (uint32_t)(SystemCoreClock/1000000)) / 72);
 8003606:	4b08      	ldr	r3, [pc, #32]	; (8003628 <TSL_Init+0x24>)
  TSL_Globals.Bank_Array = bank;
 8003608:	4c08      	ldr	r4, [pc, #32]	; (800362c <TSL_Init+0x28>)
  TSL_Globals.DelayDischarge = (uint32_t)((TSLPRM_DELAY_DISCHARGE_ALL * (uint32_t)(SystemCoreClock/1000000)) / 72);
 800360a:	4909      	ldr	r1, [pc, #36]	; (8003630 <TSL_Init+0x2c>)
  TSL_Globals.Bank_Array = bank;
 800360c:	6060      	str	r0, [r4, #4]
  TSL_Globals.DelayDischarge = (uint32_t)((TSLPRM_DELAY_DISCHARGE_ALL * (uint32_t)(SystemCoreClock/1000000)) / 72);
 800360e:	6818      	ldr	r0, [r3, #0]
 8003610:	f7fc fd84 	bl	800011c <__udivsi3>
 8003614:	23fa      	movs	r3, #250	; 0xfa
 8003616:	009b      	lsls	r3, r3, #2
 8003618:	2148      	movs	r1, #72	; 0x48
 800361a:	4358      	muls	r0, r3
 800361c:	f7fc fd7e 	bl	800011c <__udivsi3>
 8003620:	6120      	str	r0, [r4, #16]
#else
  retval = TSL_acq_Init();
#endif

  return retval;
}
 8003622:	2000      	movs	r0, #0
 8003624:	bd10      	pop	{r4, pc}
 8003626:	46c0      	nop			; (mov r8, r8)
 8003628:	20000000 	.word	0x20000000
 800362c:	20000620 	.word	0x20000620
 8003630:	000f4240 	.word	0x000f4240

08003634 <TSL_acq_BankGetResult>:
  TSL_Status_enum_T retval = TSL_STATUS_OK;
  TSL_tIndex_T idx_ch;
  TSL_tIndexDest_T idx_dest;
  TSL_tMeas_T old_meas, new_meas;
  TSL_tDelta_T new_delta;
  CONST TSL_Bank_T *bank = &(TSL_Globals.Bank_Array[idx_bk]);
 8003634:	2318      	movs	r3, #24
{
 8003636:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003638:	b089      	sub	sp, #36	; 0x24
 800363a:	9202      	str	r2, [sp, #8]
  CONST TSL_Bank_T *bank = &(TSL_Globals.Bank_Array[idx_bk]);
 800363c:	001a      	movs	r2, r3
{
 800363e:	9101      	str	r1, [sp, #4]
  CONST TSL_Bank_T *bank = &(TSL_Globals.Bank_Array[idx_bk]);
 8003640:	4342      	muls	r2, r0
 8003642:	4945      	ldr	r1, [pc, #276]	; (8003758 <TSL_acq_BankGetResult+0x124>)
{
 8003644:	0007      	movs	r7, r0
  CONST TSL_Bank_T *bank = &(TSL_Globals.Bank_Array[idx_bk]);
 8003646:	684c      	ldr	r4, [r1, #4]
 8003648:	18a4      	adds	r4, r4, r2
  CONST TSL_ChannelDest_T *pchDest = bank->p_chDest;
  CONST TSL_ChannelSrc_T *pchSrc = bank->p_chSrc;

  if (idx_bk >= TSLPRM_TOTAL_BANKS)
 800364a:	2800      	cmp	r0, #0
 800364c:	d000      	beq.n	8003650 <TSL_acq_BankGetResult+0x1c>
 800364e:	e080      	b.n	8003752 <TSL_acq_BankGetResult+0x11e>
  CONST TSL_ChannelDest_T *pchDest = bank->p_chDest;
 8003650:	6862      	ldr	r2, [r4, #4]
  CONST TSL_ChannelSrc_T *pchSrc = bank->p_chSrc;
 8003652:	9000      	str	r0, [sp, #0]
  CONST TSL_ChannelDest_T *pchDest = bank->p_chDest;
 8003654:	9204      	str	r2, [sp, #16]
  CONST TSL_ChannelSrc_T *pchSrc = bank->p_chSrc;
 8003656:	6822      	ldr	r2, [r4, #0]
  {

    // Get the Destination Index of the current channel
    idx_dest = pchDest->IdxDest;

    if (bank->p_chData[idx_dest].Flags.ObjStatus == TSL_OBJ_STATUS_ON)
 8003658:	9307      	str	r3, [sp, #28]
  CONST TSL_ChannelSrc_T *pchSrc = bank->p_chSrc;
 800365a:	9205      	str	r2, [sp, #20]
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 800365c:	466b      	mov	r3, sp
 800365e:	89a2      	ldrh	r2, [r4, #12]
 8003660:	781b      	ldrb	r3, [r3, #0]
 8003662:	4293      	cmp	r3, r2
 8003664:	d302      	bcc.n	800366c <TSL_acq_BankGetResult+0x38>
    pchSrc++;

  }

  return retval;
}
 8003666:	0038      	movs	r0, r7
 8003668:	b009      	add	sp, #36	; 0x24
 800366a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    idx_dest = pchDest->IdxDest;
 800366c:	9b00      	ldr	r3, [sp, #0]
    if (bank->p_chData[idx_dest].Flags.ObjStatus == TSL_OBJ_STATUS_ON)
 800366e:	9a04      	ldr	r2, [sp, #16]
    idx_dest = pchDest->IdxDest;
 8003670:	005b      	lsls	r3, r3, #1
    if (bank->p_chData[idx_dest].Flags.ObjStatus == TSL_OBJ_STATUS_ON)
 8003672:	5ad5      	ldrh	r5, [r2, r3]
 8003674:	230c      	movs	r3, #12
 8003676:	435d      	muls	r5, r3
 8003678:	68a3      	ldr	r3, [r4, #8]
 800367a:	5d5a      	ldrb	r2, [r3, r5]
 800367c:	1959      	adds	r1, r3, r5
 800367e:	9b07      	ldr	r3, [sp, #28]
 8003680:	4013      	ands	r3, r2
 8003682:	2b18      	cmp	r3, #24
 8003684:	d11d      	bne.n	80036c2 <TSL_acq_BankGetResult+0x8e>
      bank->p_chData[idx_dest].Flags.DataReady = TSL_DATA_READY;
 8003686:	3b17      	subs	r3, #23
 8003688:	4313      	orrs	r3, r2
 800368a:	700b      	strb	r3, [r1, #0]
      new_meas = TSL_acq_GetMeas(pchSrc->IdxSrc);
 800368c:	230c      	movs	r3, #12
 800368e:	9a00      	ldr	r2, [sp, #0]
 8003690:	4353      	muls	r3, r2
 8003692:	9a05      	ldr	r2, [sp, #20]
 8003694:	5cd0      	ldrb	r0, [r2, r3]
 8003696:	f000 f8b9 	bl	800380c <TSL_acq_GetMeas>
 800369a:	0006      	movs	r6, r0
      old_meas = bank->p_chData[idx_dest].Meas;
 800369c:	68a3      	ldr	r3, [r4, #8]
      new_meas = TSL_acq_GetMeas(pchSrc->IdxSrc);
 800369e:	9006      	str	r0, [sp, #24]
      old_meas = bank->p_chData[idx_dest].Meas;
 80036a0:	1958      	adds	r0, r3, r5
 80036a2:	8943      	ldrh	r3, [r0, #10]
      bank->p_chData[idx_dest].Meas = new_meas;
 80036a4:	8146      	strh	r6, [r0, #10]
      old_meas = bank->p_chData[idx_dest].Meas;
 80036a6:	9303      	str	r3, [sp, #12]
      if (new_meas < TSL_Params.AcqMin)
 80036a8:	4b2c      	ldr	r3, [pc, #176]	; (800375c <TSL_acq_BankGetResult+0x128>)
 80036aa:	881a      	ldrh	r2, [r3, #0]
 80036ac:	42b2      	cmp	r2, r6
 80036ae:	d90c      	bls.n	80036ca <TSL_acq_BankGetResult+0x96>
        bank->p_chData[idx_dest].Flags.AcqStatus = TSL_ACQ_STATUS_ERROR_MIN;
 80036b0:	2306      	movs	r3, #6
 80036b2:	7802      	ldrb	r2, [r0, #0]
 80036b4:	439a      	bics	r2, r3
 80036b6:	3b02      	subs	r3, #2
          bank->p_chData[idx_dest].Flags.AcqStatus = TSL_ACQ_STATUS_ERROR_MAX;
 80036b8:	4313      	orrs	r3, r2
 80036ba:	7003      	strb	r3, [r0, #0]
          bank->p_chData[idx_dest].Delta = 0;
 80036bc:	2300      	movs	r3, #0
          retval = TSL_STATUS_ERROR;
 80036be:	2702      	movs	r7, #2
          bank->p_chData[idx_dest].Delta = 0;
 80036c0:	8103      	strh	r3, [r0, #8]
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 80036c2:	9b00      	ldr	r3, [sp, #0]
 80036c4:	3301      	adds	r3, #1
 80036c6:	9300      	str	r3, [sp, #0]
 80036c8:	e7c8      	b.n	800365c <TSL_acq_BankGetResult+0x28>
        if (new_meas > TSL_Params.AcqMax)
 80036ca:	885b      	ldrh	r3, [r3, #2]
 80036cc:	42b3      	cmp	r3, r6
 80036ce:	d202      	bcs.n	80036d6 <TSL_acq_BankGetResult+0xa2>
          bank->p_chData[idx_dest].Flags.AcqStatus = TSL_ACQ_STATUS_ERROR_MAX;
 80036d0:	2206      	movs	r2, #6
 80036d2:	7803      	ldrb	r3, [r0, #0]
 80036d4:	e7f0      	b.n	80036b8 <TSL_acq_BankGetResult+0x84>
          if (TSL_acq_UseFilter(&bank->p_chData[idx_dest]))
 80036d6:	f000 f8ad 	bl	8003834 <TSL_acq_UseFilter>
 80036da:	2800      	cmp	r0, #0
 80036dc:	d026      	beq.n	800372c <TSL_acq_BankGetResult+0xf8>
            if (mfilter)
 80036de:	9b01      	ldr	r3, [sp, #4]
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d006      	beq.n	80036f2 <TSL_acq_BankGetResult+0xbe>
              new_meas = mfilter(old_meas, new_meas);
 80036e4:	0031      	movs	r1, r6
 80036e6:	9803      	ldr	r0, [sp, #12]
 80036e8:	4798      	blx	r3
 80036ea:	0006      	movs	r6, r0
              bank->p_chData[idx_dest].Meas = new_meas;
 80036ec:	68a3      	ldr	r3, [r4, #8]
 80036ee:	195b      	adds	r3, r3, r5
 80036f0:	8158      	strh	r0, [r3, #10]
            new_delta = TSL_acq_ComputeDelta(bank->p_chData[idx_dest].Ref, new_meas);
 80036f2:	68a3      	ldr	r3, [r4, #8]
 80036f4:	0031      	movs	r1, r6
 80036f6:	195b      	adds	r3, r3, r5
 80036f8:	8898      	ldrh	r0, [r3, #4]
 80036fa:	f000 f893 	bl	8003824 <TSL_acq_ComputeDelta>
 80036fe:	9003      	str	r0, [sp, #12]
            bank->p_chData[idx_dest].Flags.AcqStatus = TSL_acq_CheckNoise();
 8003700:	f000 f896 	bl	8003830 <TSL_acq_CheckNoise>
 8003704:	2303      	movs	r3, #3
 8003706:	68a2      	ldr	r2, [r4, #8]
 8003708:	4003      	ands	r3, r0
 800370a:	1956      	adds	r6, r2, r5
 800370c:	5d50      	ldrb	r0, [r2, r5]
 800370e:	2206      	movs	r2, #6
 8003710:	005b      	lsls	r3, r3, #1
 8003712:	4390      	bics	r0, r2
 8003714:	4318      	orrs	r0, r3
            if (dfilter)
 8003716:	9b02      	ldr	r3, [sp, #8]
            bank->p_chData[idx_dest].Flags.AcqStatus = TSL_acq_CheckNoise();
 8003718:	7030      	strb	r0, [r6, #0]
            if (dfilter)
 800371a:	2b00      	cmp	r3, #0
 800371c:	d003      	beq.n	8003726 <TSL_acq_BankGetResult+0xf2>
              bank->p_chData[idx_dest].Delta = dfilter(new_delta);
 800371e:	9803      	ldr	r0, [sp, #12]
 8003720:	4798      	blx	r3
 8003722:	8130      	strh	r0, [r6, #8]
 8003724:	e7cd      	b.n	80036c2 <TSL_acq_BankGetResult+0x8e>
              bank->p_chData[idx_dest].Delta = new_delta;
 8003726:	9b03      	ldr	r3, [sp, #12]
 8003728:	8133      	strh	r3, [r6, #8]
 800372a:	e7ca      	b.n	80036c2 <TSL_acq_BankGetResult+0x8e>
            bank->p_chData[idx_dest].Delta = TSL_acq_ComputeDelta(bank->p_chData[idx_dest].Ref, new_meas);
 800372c:	68a3      	ldr	r3, [r4, #8]
 800372e:	9906      	ldr	r1, [sp, #24]
 8003730:	195e      	adds	r6, r3, r5
 8003732:	88b0      	ldrh	r0, [r6, #4]
 8003734:	f000 f876 	bl	8003824 <TSL_acq_ComputeDelta>
 8003738:	8130      	strh	r0, [r6, #8]
            bank->p_chData[idx_dest].Flags.AcqStatus = TSL_acq_CheckNoise();
 800373a:	f000 f879 	bl	8003830 <TSL_acq_CheckNoise>
 800373e:	2203      	movs	r2, #3
 8003740:	2106      	movs	r1, #6
 8003742:	68a3      	ldr	r3, [r4, #8]
 8003744:	4002      	ands	r2, r0
 8003746:	5d58      	ldrb	r0, [r3, r5]
 8003748:	0052      	lsls	r2, r2, #1
 800374a:	4388      	bics	r0, r1
 800374c:	4310      	orrs	r0, r2
 800374e:	5558      	strb	r0, [r3, r5]
 8003750:	e7b7      	b.n	80036c2 <TSL_acq_BankGetResult+0x8e>
    return TSL_STATUS_ERROR;
 8003752:	2702      	movs	r7, #2
 8003754:	e787      	b.n	8003666 <TSL_acq_BankGetResult+0x32>
 8003756:	46c0      	nop			; (mov r8, r8)
 8003758:	20000620 	.word	0x20000620
 800375c:	20000014 	.word	0x20000014

08003760 <SoftDelay>:
  * val =  500: ~ 63s
  * val = 1000: ~126s
  * val = 2000: ~251s
  */
void SoftDelay(uint32_t val)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b084      	sub	sp, #16
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  volatile uint32_t idx;
  for (idx = val; idx > 0; idx--)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	60fb      	str	r3, [r7, #12]
 800376c:	e002      	b.n	8003774 <SoftDelay+0x14>
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	3b01      	subs	r3, #1
 8003772:	60fb      	str	r3, [r7, #12]
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d1f9      	bne.n	800376e <SoftDelay+0xe>
  {}
}
 800377a:	46c0      	nop			; (mov r8, r8)
 800377c:	46c0      	nop			; (mov r8, r8)
 800377e:	46bd      	mov	sp, r7
 8003780:	b004      	add	sp, #16
 8003782:	bd80      	pop	{r7, pc}

08003784 <TSL_acq_BankConfig>:
{
 8003784:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
  if (idx_bk >= TSLPRM_TOTAL_BANKS)
 8003786:	2800      	cmp	r0, #0
 8003788:	d12e      	bne.n	80037e8 <TSL_acq_BankConfig+0x64>
  bank = &(TSL_Globals.Bank_Array[idx_bk]);
 800378a:	4b18      	ldr	r3, [pc, #96]	; (80037ec <TSL_acq_BankConfig+0x68>)
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 800378c:	0004      	movs	r4, r0
  bank = &(TSL_Globals.Bank_Array[idx_bk]);
 800378e:	685a      	ldr	r2, [r3, #4]
  pchDest = bank->p_chDest;
 8003790:	6851      	ldr	r1, [r2, #4]
  pchSrc = bank->p_chSrc;
 8003792:	6815      	ldr	r5, [r2, #0]
  pchDest = bank->p_chDest;
 8003794:	9103      	str	r1, [sp, #12]
  TSL_Globals.This_Bank = idx_bk;
 8003796:	7218      	strb	r0, [r3, #8]
  TSC->IOCCR = bank->msk_IOCCR_channels;
 8003798:	6911      	ldr	r1, [r2, #16]
 800379a:	4b15      	ldr	r3, [pc, #84]	; (80037f0 <TSL_acq_BankConfig+0x6c>)
 800379c:	6299      	str	r1, [r3, #40]	; 0x28
  TSC->IOGCSR = bank->msk_IOGCSR_groups;
 800379e:	6951      	ldr	r1, [r2, #20]
 80037a0:	6319      	str	r1, [r3, #48]	; 0x30
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 80037a2:	8991      	ldrh	r1, [r2, #12]
 80037a4:	9102      	str	r1, [sp, #8]
    objs = bank->p_chData[pchDest->IdxDest].Flags.ObjStatus;
 80037a6:	210c      	movs	r1, #12
 80037a8:	468c      	mov	ip, r1
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 80037aa:	9902      	ldr	r1, [sp, #8]
 80037ac:	42a1      	cmp	r1, r4
 80037ae:	d801      	bhi.n	80037b4 <TSL_acq_BankConfig+0x30>
}
 80037b0:	b004      	add	sp, #16
 80037b2:	bd70      	pop	{r4, r5, r6, pc}
    objs = bank->p_chData[pchDest->IdxDest].Flags.ObjStatus;
 80037b4:	9e03      	ldr	r6, [sp, #12]
 80037b6:	0061      	lsls	r1, r4, #1
 80037b8:	5a71      	ldrh	r1, [r6, r1]
 80037ba:	4666      	mov	r6, ip
 80037bc:	4371      	muls	r1, r6
 80037be:	6896      	ldr	r6, [r2, #8]
 80037c0:	5d89      	ldrb	r1, [r1, r6]
 80037c2:	06c9      	lsls	r1, r1, #27
 80037c4:	0f89      	lsrs	r1, r1, #30
 80037c6:	9101      	str	r1, [sp, #4]
    if (objs != TSL_OBJ_STATUS_ON)
 80037c8:	2903      	cmp	r1, #3
 80037ca:	d00a      	beq.n	80037e2 <TSL_acq_BankConfig+0x5e>
      TSC->IOGCSR &= (uint32_t)~gx;
 80037cc:	68a9      	ldr	r1, [r5, #8]
 80037ce:	6b1e      	ldr	r6, [r3, #48]	; 0x30
 80037d0:	438e      	bics	r6, r1
      if (objs == TSL_OBJ_STATUS_OFF)
 80037d2:	9901      	ldr	r1, [sp, #4]
      TSC->IOGCSR &= (uint32_t)~gx;
 80037d4:	631e      	str	r6, [r3, #48]	; 0x30
      if (objs == TSL_OBJ_STATUS_OFF)
 80037d6:	2900      	cmp	r1, #0
 80037d8:	d103      	bne.n	80037e2 <TSL_acq_BankConfig+0x5e>
        TSC->IOCCR &= (uint32_t)~ioy;
 80037da:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80037dc:	686e      	ldr	r6, [r5, #4]
 80037de:	43b1      	bics	r1, r6
 80037e0:	6299      	str	r1, [r3, #40]	; 0x28
    pchSrc++;
 80037e2:	350c      	adds	r5, #12
  for (idx_ch = 0; idx_ch < bank->NbChannels; idx_ch++)
 80037e4:	3401      	adds	r4, #1
 80037e6:	e7e0      	b.n	80037aa <TSL_acq_BankConfig+0x26>
    return TSL_STATUS_ERROR;
 80037e8:	2002      	movs	r0, #2
 80037ea:	e7e1      	b.n	80037b0 <TSL_acq_BankConfig+0x2c>
 80037ec:	20000620 	.word	0x20000620
 80037f0:	40024000 	.word	0x40024000

080037f4 <TSL_acq_BankWaitEOC>:
  TSL_Status_enum_T retval = TSL_STATUS_BUSY;
 80037f4:	2001      	movs	r0, #1
  if (TSC->ISR & 0x01)
 80037f6:	4b04      	ldr	r3, [pc, #16]	; (8003808 <TSL_acq_BankWaitEOC+0x14>)
 80037f8:	68da      	ldr	r2, [r3, #12]
 80037fa:	4202      	tst	r2, r0
 80037fc:	d002      	beq.n	8003804 <TSL_acq_BankWaitEOC+0x10>
    if (TSC->ISR & 0x02)
 80037fe:	68d8      	ldr	r0, [r3, #12]
      retval = TSL_STATUS_OK;
 8003800:	2302      	movs	r3, #2
 8003802:	4018      	ands	r0, r3
}
 8003804:	4770      	bx	lr
 8003806:	46c0      	nop			; (mov r8, r8)
 8003808:	40024000 	.word	0x40024000

0800380c <TSL_acq_GetMeas>:
{
 800380c:	0003      	movs	r3, r0
    return((TSL_tMeas_T)0);
 800380e:	2000      	movs	r0, #0
  if (index < TSC_NB_GROUPS_SUPPORTED)
 8003810:	2b07      	cmp	r3, #7
 8003812:	d804      	bhi.n	800381e <TSL_acq_GetMeas+0x12>
    return((TSL_tMeas_T)(TSC->IOGXCR[index]));
 8003814:	4a02      	ldr	r2, [pc, #8]	; (8003820 <TSL_acq_GetMeas+0x14>)
 8003816:	009b      	lsls	r3, r3, #2
 8003818:	189b      	adds	r3, r3, r2
 800381a:	6858      	ldr	r0, [r3, #4]
 800381c:	b280      	uxth	r0, r0
}
 800381e:	4770      	bx	lr
 8003820:	40024030 	.word	0x40024030

08003824 <TSL_acq_ComputeDelta>:
  return((TSL_tDelta_T)(ref - meas));
 8003824:	1a40      	subs	r0, r0, r1
 8003826:	b200      	sxth	r0, r0
}
 8003828:	4770      	bx	lr

0800382a <TSL_acq_ComputeMeas>:
  return((TSL_tMeas_T)(ref - delta));
 800382a:	1a40      	subs	r0, r0, r1
 800382c:	b280      	uxth	r0, r0
}
 800382e:	4770      	bx	lr

08003830 <TSL_acq_CheckNoise>:
}
 8003830:	2000      	movs	r0, #0
 8003832:	4770      	bx	lr

08003834 <TSL_acq_UseFilter>:
}
 8003834:	2001      	movs	r0, #1
 8003836:	4770      	bx	lr

08003838 <TSL_acq_TestReferenceOutOfRange>:
}
 8003838:	2000      	movs	r0, #0
 800383a:	4770      	bx	lr

0800383c <TSL_acq_TestFirstReferenceIsValid>:
}
 800383c:	2001      	movs	r0, #1
 800383e:	4770      	bx	lr

08003840 <TSL_acq_BankStartAcq>:
{
 8003840:	b570      	push	{r4, r5, r6, lr}
  TSC->ICR |= 0x03;
 8003842:	2503      	movs	r5, #3
 8003844:	4c07      	ldr	r4, [pc, #28]	; (8003864 <TSL_acq_BankStartAcq+0x24>)
 8003846:	68a3      	ldr	r3, [r4, #8]
 8003848:	432b      	orrs	r3, r5
 800384a:	60a3      	str	r3, [r4, #8]
  SoftDelay(TSL_Globals.DelayDischarge);
 800384c:	4b06      	ldr	r3, [pc, #24]	; (8003868 <TSL_acq_BankStartAcq+0x28>)
 800384e:	6918      	ldr	r0, [r3, #16]
 8003850:	f7ff ff86 	bl	8003760 <SoftDelay>
  TSC->IER &= (uint32_t)(~0x03);
 8003854:	6863      	ldr	r3, [r4, #4]
 8003856:	43ab      	bics	r3, r5
 8003858:	6063      	str	r3, [r4, #4]
  TSC->CR |= 0x02;
 800385a:	2302      	movs	r3, #2
 800385c:	6822      	ldr	r2, [r4, #0]
 800385e:	4313      	orrs	r3, r2
 8003860:	6023      	str	r3, [r4, #0]
}
 8003862:	bd70      	pop	{r4, r5, r6, pc}
 8003864:	40024000 	.word	0x40024000
 8003868:	20000620 	.word	0x20000620

0800386c <TSL_dxs_FirstObj>:
#endif // TSLPRM_TOTAL_LNRTS > 0

  }

#endif // TSLPRM_USE_DXS > 0
}
 800386c:	4770      	bx	lr
	...

08003870 <TSL_ecs_CalcK>:
  * @param[in] k_slow  K coefficient when objects have different delta variation
  * @param[in] k_fast  K coefficient when objects have the same delta variation
  * @retval    K coefficient (slow or fast)
  */
TSL_tKCoeff_T TSL_ecs_CalcK(TSL_ObjectGroup_T *objgrp, TSL_tKCoeff_T k_slow, TSL_tKCoeff_T k_fast)
{
 8003870:	b5f0      	push	{r4, r5, r6, r7, lr}
  TSL_tDelta_T ECS_Fast_Enable = 1;
  TSL_tDelta_T ECS_Fast_Direction = 0;
  CONST TSL_Object_T *pobj;
  TSL_tKCoeff_T retval = k_slow;
  TSL_tNb_T nb_channels = 0; // Number of channels inside current object
  TSL_ChannelData_T *p_Ch = 0;
 8003872:	2400      	movs	r4, #0
{
 8003874:	000d      	movs	r5, r1
  TSL_tDelta_T ECS_Fast_Direction = 0;
 8003876:	0027      	movs	r7, r4
  TSL_tDelta_T ECS_Fast_Enable = 1;
 8003878:	2601      	movs	r6, #1
 800387a:	6803      	ldr	r3, [r0, #0]
{
 800387c:	b087      	sub	sp, #28
 800387e:	9004      	str	r0, [sp, #16]
 8003880:	9205      	str	r2, [sp, #20]
 8003882:	9302      	str	r3, [sp, #8]
  TSL_tNb_T nb_channels = 0; // Number of channels inside current object
 8003884:	9403      	str	r4, [sp, #12]
  if (k_fast > 255) k_fast = 255;

  pobj = objgrp->p_Obj; // First object in the group

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8003886:	9401      	str	r4, [sp, #4]
 8003888:	9b04      	ldr	r3, [sp, #16]
 800388a:	9a01      	ldr	r2, [sp, #4]
 800388c:	889b      	ldrh	r3, [r3, #4]
 800388e:	4293      	cmp	r3, r2
 8003890:	d80b      	bhi.n	80038aa <TSL_ecs_CalcK+0x3a>
    pobj++; // Next object

  } // for all objects

  // Assign K fast following Delta variations
  if (ECS_Fast_Enable)
 8003892:	2e00      	cmp	r6, #0
 8003894:	d006      	beq.n	80038a4 <TSL_ecs_CalcK+0x34>
 8003896:	466b      	mov	r3, sp
 8003898:	8a9d      	ldrh	r5, [r3, #20]
 800389a:	9b05      	ldr	r3, [sp, #20]
 800389c:	2bff      	cmp	r3, #255	; 0xff
 800389e:	d900      	bls.n	80038a2 <TSL_ecs_CalcK+0x32>
 80038a0:	25ff      	movs	r5, #255	; 0xff
 80038a2:	b2ad      	uxth	r5, r5
  {
    retval = k_fast;
  }

  return retval;
}
 80038a4:	0028      	movs	r0, r5
 80038a6:	b007      	add	sp, #28
 80038a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    TSL_obj_SetGlobalObj(pobj);
 80038aa:	9802      	ldr	r0, [sp, #8]
 80038ac:	f000 f8ce 	bl	8003a4c <TSL_obj_SetGlobalObj>
    if ((THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEY) || (THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEYB))
 80038b0:	4a18      	ldr	r2, [pc, #96]	; (8003914 <TSL_ecs_CalcK+0xa4>)
 80038b2:	68d3      	ldr	r3, [r2, #12]
 80038b4:	781b      	ldrb	r3, [r3, #0]
 80038b6:	3b10      	subs	r3, #16
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d807      	bhi.n	80038cc <TSL_ecs_CalcK+0x5c>
      if (THIS_TKEY_STATEID != TSL_STATEID_RELEASE)
 80038bc:	6953      	ldr	r3, [r2, #20]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	7812      	ldrb	r2, [r2, #0]
 80038c2:	2a02      	cmp	r2, #2
 80038c4:	d108      	bne.n	80038d8 <TSL_ecs_CalcK+0x68>
      p_Ch = TSL_Globals.This_TKey->p_ChD;
 80038c6:	689c      	ldr	r4, [r3, #8]
      nb_channels = 1;
 80038c8:	2301      	movs	r3, #1
 80038ca:	9303      	str	r3, [sp, #12]
    if (p_Ch == 0) return 0;
 80038cc:	2c00      	cmp	r4, #0
 80038ce:	d01e      	beq.n	800390e <TSL_ecs_CalcK+0x9e>
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 80038d0:	2300      	movs	r3, #0
 80038d2:	9a03      	ldr	r2, [sp, #12]
 80038d4:	4293      	cmp	r3, r2
 80038d6:	d307      	bcc.n	80038e8 <TSL_ecs_CalcK+0x78>
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 80038d8:	9b01      	ldr	r3, [sp, #4]
 80038da:	3301      	adds	r3, #1
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	9301      	str	r3, [sp, #4]
 80038e0:	9b02      	ldr	r3, [sp, #8]
 80038e2:	3308      	adds	r3, #8
 80038e4:	9302      	str	r3, [sp, #8]
 80038e6:	e7cf      	b.n	8003888 <TSL_ecs_CalcK+0x18>
      ldelta = p_Ch->Delta;
 80038e8:	2108      	movs	r1, #8
 80038ea:	5e62      	ldrsh	r2, [r4, r1]
      if (ldelta == 0) // No Fast ECS !
 80038ec:	2a00      	cmp	r2, #0
 80038ee:	d00c      	beq.n	800390a <TSL_ecs_CalcK+0x9a>
        if (ldelta < 0)
 80038f0:	da07      	bge.n	8003902 <TSL_ecs_CalcK+0x92>
          if (ECS_Fast_Direction > 0) // No Fast ECS !
 80038f2:	2f00      	cmp	r7, #0
 80038f4:	dc09      	bgt.n	800390a <TSL_ecs_CalcK+0x9a>
            ECS_Fast_Direction = -1;
 80038f6:	2701      	movs	r7, #1
 80038f8:	427f      	negs	r7, r7
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 80038fa:	3301      	adds	r3, #1
      p_Ch++; // Next channel
 80038fc:	340c      	adds	r4, #12
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 80038fe:	b2db      	uxtb	r3, r3
 8003900:	e7e7      	b.n	80038d2 <TSL_ecs_CalcK+0x62>
          if (ECS_Fast_Direction < 0) // No Fast ECS !
 8003902:	2f00      	cmp	r7, #0
 8003904:	db01      	blt.n	800390a <TSL_ecs_CalcK+0x9a>
            ECS_Fast_Direction = 1;
 8003906:	2701      	movs	r7, #1
 8003908:	e7f7      	b.n	80038fa <TSL_ecs_CalcK+0x8a>
            ECS_Fast_Enable = 0;
 800390a:	2600      	movs	r6, #0
 800390c:	e7f5      	b.n	80038fa <TSL_ecs_CalcK+0x8a>
    if (p_Ch == 0) return 0;
 800390e:	0025      	movs	r5, r4
 8003910:	e7c8      	b.n	80038a4 <TSL_ecs_CalcK+0x34>
 8003912:	46c0      	nop			; (mov r8, r8)
 8003914:	20000620 	.word	0x20000620

08003918 <TSL_ecs_ProcessK>:
  * @param[in] objgrp Pointer to the objects group to process
  * @param[in] Kcoeff K coefficient to apply
  * @retval None
  */
void TSL_ecs_ProcessK(TSL_ObjectGroup_T *objgrp, TSL_tKCoeff_T Kcoeff)
{
 8003918:	b5f0      	push	{r4, r5, r6, r7, lr}
 800391a:	b087      	sub	sp, #28
 800391c:	9004      	str	r0, [sp, #16]
 800391e:	1c0b      	adds	r3, r1, #0
 8003920:	29ff      	cmp	r1, #255	; 0xff
 8003922:	d900      	bls.n	8003926 <TSL_ecs_ProcessK+0xe>
 8003924:	23ff      	movs	r3, #255	; 0xff
  TSL_tKCoeff_T Kcoeff_comp;
  uint32_t ECS_meas;
  uint32_t ECS_ref;
  TSL_tNb_T nb_channels = 0; // Number of channels inside current object
  TSL_ChannelData_T *p_Ch = 0;
  void(*pFunc_SetStateCalibration)(TSL_tCounter_T delay) = 0;
 8003926:	2500      	movs	r5, #0
 8003928:	b29b      	uxth	r3, r3
 800392a:	9302      	str	r3, [sp, #8]
  if (Kcoeff > 255) Kcoeff = 255;

  pobj = objgrp->p_Obj; // First object in the group

  // Calculate the K coefficient complement
  Kcoeff_comp = (0xFF ^ Kcoeff) + 1;
 800392c:	23ff      	movs	r3, #255	; 0xff
  TSL_ChannelData_T *p_Ch = 0;
 800392e:	002c      	movs	r4, r5
  Kcoeff_comp = (0xFF ^ Kcoeff) + 1;
 8003930:	9a02      	ldr	r2, [sp, #8]
  TSL_tNb_T nb_channels = 0; // Number of channels inside current object
 8003932:	9503      	str	r5, [sp, #12]
  Kcoeff_comp = (0xFF ^ Kcoeff) + 1;
 8003934:	4053      	eors	r3, r2
 8003936:	3301      	adds	r3, #1
 8003938:	b29b      	uxth	r3, r3
 800393a:	9305      	str	r3, [sp, #20]

  // Process all objects
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 800393c:	9b04      	ldr	r3, [sp, #16]
 800393e:	9501      	str	r5, [sp, #4]
 8003940:	681f      	ldr	r7, [r3, #0]
 8003942:	9b04      	ldr	r3, [sp, #16]
 8003944:	9a01      	ldr	r2, [sp, #4]
 8003946:	889b      	ldrh	r3, [r3, #4]
 8003948:	4293      	cmp	r3, r2
 800394a:	d913      	bls.n	8003974 <TSL_ecs_ProcessK+0x5c>
  {

    // Assign global object
    TSL_obj_SetGlobalObj(pobj);
 800394c:	0038      	movs	r0, r7
 800394e:	f000 f87d 	bl	8003a4c <TSL_obj_SetGlobalObj>

#if TSLPRM_TOTAL_TKEYS > 0
    if ((THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEY) || (THIS_OBJ_TYPE == TSL_OBJ_TOUCHKEYB))
 8003952:	4a1d      	ldr	r2, [pc, #116]	; (80039c8 <TSL_ecs_ProcessK+0xb0>)
 8003954:	68d3      	ldr	r3, [r2, #12]
 8003956:	781b      	ldrb	r3, [r3, #0]
 8003958:	3b10      	subs	r3, #16
 800395a:	2b01      	cmp	r3, #1
 800395c:	d808      	bhi.n	8003970 <TSL_ecs_ProcessK+0x58>
    {
      // Ignore object if not in Release state (OFF or Error in this case)
      if (THIS_TKEY_STATEID != TSL_STATEID_RELEASE)
 800395e:	6953      	ldr	r3, [r2, #20]
 8003960:	681a      	ldr	r2, [r3, #0]
 8003962:	7812      	ldrb	r2, [r2, #0]
 8003964:	2a02      	cmp	r2, #2
 8003966:	d127      	bne.n	80039b8 <TSL_ecs_ProcessK+0xa0>
      {
        pobj++; // Next object
        continue; // Stop processing of current object
      }
      nb_channels = 1;
      p_Ch = TSL_Globals.This_TKey->p_ChD;
 8003968:	689c      	ldr	r4, [r3, #8]
      nb_channels = 1;
 800396a:	2301      	movs	r3, #1
      pFunc_SetStateCalibration = &TSL_tkey_SetStateCalibration;
 800396c:	4d17      	ldr	r5, [pc, #92]	; (80039cc <TSL_ecs_ProcessK+0xb4>)
      nb_channels = 1;
 800396e:	9303      	str	r3, [sp, #12]
      pFunc_SetStateCalibration = &TSL_linrot_SetStateCalibration;
    }
#endif

    // Check channel pointer variable
    if (p_Ch == 0) return;
 8003970:	2c00      	cmp	r4, #0
 8003972:	d127      	bne.n	80039c4 <TSL_ecs_ProcessK+0xac>

    pobj++; // Next object

  } // for all objects

}
 8003974:	b007      	add	sp, #28
 8003976:	bdf0      	pop	{r4, r5, r6, r7, pc}
      ECS_meas = TSL_acq_ComputeMeas(p_Ch->Ref, p_Ch->Delta);
 8003978:	2308      	movs	r3, #8
 800397a:	5ee1      	ldrsh	r1, [r4, r3]
 800397c:	88a0      	ldrh	r0, [r4, #4]
 800397e:	f7ff ff54 	bl	800382a <TSL_acq_ComputeMeas>
      ECS_ref = (uint32_t)(p_Ch->Ref);
 8003982:	88a2      	ldrh	r2, [r4, #4]
      ECS_ref += p_Ch->RefRest;
 8003984:	79a3      	ldrb	r3, [r4, #6]
      ECS_ref <<= 8;
 8003986:	0212      	lsls	r2, r2, #8
      ECS_ref += p_Ch->RefRest;
 8003988:	189b      	adds	r3, r3, r2
      ECS_ref *= Kcoeff_comp;
 800398a:	9a05      	ldr	r2, [sp, #20]
      ECS_meas <<= 8;
 800398c:	0200      	lsls	r0, r0, #8
      ECS_ref *= Kcoeff_comp;
 800398e:	4353      	muls	r3, r2
      ECS_ref += (Kcoeff * ECS_meas);
 8003990:	9a02      	ldr	r2, [sp, #8]
 8003992:	4350      	muls	r0, r2
 8003994:	18c0      	adds	r0, r0, r3
      p_Ch->RefRest = (TSL_tRefRest_T)((ECS_ref >> 8) & 0xFF);
 8003996:	0a03      	lsrs	r3, r0, #8
      p_Ch->Ref = (TSL_tRef_T)(ECS_ref >> 16);
 8003998:	0c00      	lsrs	r0, r0, #16
 800399a:	80a0      	strh	r0, [r4, #4]
      p_Ch->RefRest = (TSL_tRefRest_T)((ECS_ref >> 8) & 0xFF);
 800399c:	71a3      	strb	r3, [r4, #6]
      if (TSL_acq_TestReferenceOutOfRange(p_Ch) == TSL_TRUE)
 800399e:	0020      	movs	r0, r4
 80039a0:	f7ff ff4a 	bl	8003838 <TSL_acq_TestReferenceOutOfRange>
 80039a4:	2801      	cmp	r0, #1
 80039a6:	d101      	bne.n	80039ac <TSL_ecs_ProcessK+0x94>
        pFunc_SetStateCalibration(0);
 80039a8:	2000      	movs	r0, #0
 80039aa:	47a8      	blx	r5
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 80039ac:	3601      	adds	r6, #1
      p_Ch++; // Next channel
 80039ae:	340c      	adds	r4, #12
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 80039b0:	b2f6      	uxtb	r6, r6
 80039b2:	9b03      	ldr	r3, [sp, #12]
 80039b4:	429e      	cmp	r6, r3
 80039b6:	d3df      	bcc.n	8003978 <TSL_ecs_ProcessK+0x60>
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 80039b8:	9b01      	ldr	r3, [sp, #4]
 80039ba:	3708      	adds	r7, #8
 80039bc:	3301      	adds	r3, #1
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	9301      	str	r3, [sp, #4]
 80039c2:	e7be      	b.n	8003942 <TSL_ecs_ProcessK+0x2a>
    for (idx_ch = 0; idx_ch < nb_channels; idx_ch++)
 80039c4:	2600      	movs	r6, #0
 80039c6:	e7f4      	b.n	80039b2 <TSL_ecs_ProcessK+0x9a>
 80039c8:	20000620 	.word	0x20000620
 80039cc:	08003bf5 	.word	0x08003bf5

080039d0 <TSL_ecs_Process>:
TSL_Status_enum_T TSL_ecs_Process(TSL_ObjectGroup_T *objgrp)
{
  TSL_tKCoeff_T MyKcoeff;
  TSL_Status_enum_T retval;

  if ((objgrp->StateMask & TSL_STATE_RELEASE_BIT_MASK) && !(objgrp->StateMask & TSL_STATEMASK_ACTIVE))
 80039d0:	233f      	movs	r3, #63	; 0x3f
{
 80039d2:	b570      	push	{r4, r5, r6, lr}
  if ((objgrp->StateMask & TSL_STATE_RELEASE_BIT_MASK) && !(objgrp->StateMask & TSL_STATEMASK_ACTIVE))
 80039d4:	88c2      	ldrh	r2, [r0, #6]
{
 80039d6:	0004      	movs	r4, r0
  if ((objgrp->StateMask & TSL_STATE_RELEASE_BIT_MASK) && !(objgrp->StateMask & TSL_STATEMASK_ACTIVE))
 80039d8:	4013      	ands	r3, r2
 80039da:	2b01      	cmp	r3, #1
 80039dc:	d124      	bne.n	8003a28 <TSL_ecs_Process+0x58>
  {
#if TSLPRM_ECS_DELAY > 0
    if (!objgrp->ECS_wait)
 80039de:	7a85      	ldrb	r5, [r0, #10]
 80039e0:	2d00      	cmp	r5, #0
 80039e2:	d12a      	bne.n	8003a3a <TSL_ecs_Process+0x6a>
    {
      disableInterrupts();
 80039e4:	2102      	movs	r1, #2
 80039e6:	4a17      	ldr	r2, [pc, #92]	; (8003a44 <TSL_ecs_Process+0x74>)
 80039e8:	6810      	ldr	r0, [r2, #0]
 80039ea:	4388      	bics	r0, r1
 80039ec:	6010      	str	r0, [r2, #0]
      objgrp->ECS_start_time = TSL_Globals.Tick_ms; // Save the current time
 80039ee:	4816      	ldr	r0, [pc, #88]	; (8003a48 <TSL_ecs_Process+0x78>)
 80039f0:	8800      	ldrh	r0, [r0, #0]
 80039f2:	81a0      	strh	r0, [r4, #12]
      enableInterrupts();
 80039f4:	6810      	ldr	r0, [r2, #0]
 80039f6:	4301      	orrs	r1, r0
 80039f8:	6011      	str	r1, [r2, #0]
      objgrp->ECS_wait = 1;
 80039fa:	72a3      	strb	r3, [r4, #10]
      objgrp->ECS_exec = 0;
 80039fc:	7265      	strb	r5, [r4, #9]

#if TSLPRM_ECS_DELAY > 0
  if (objgrp->ECS_wait && (!objgrp->ECS_exec))
  {
    // Execute the ECS only when the delay has elapsed
    if (TSL_tim_CheckDelay_ms(TSLPRM_ECS_DELAY, &objgrp->ECS_start_time) == TSL_STATUS_OK)
 80039fe:	0021      	movs	r1, r4
 8003a00:	20fa      	movs	r0, #250	; 0xfa
 8003a02:	310c      	adds	r1, #12
 8003a04:	0040      	lsls	r0, r0, #1
 8003a06:	f000 f8a5 	bl	8003b54 <TSL_tim_CheckDelay_ms>
 8003a0a:	2800      	cmp	r0, #0
 8003a0c:	d111      	bne.n	8003a32 <TSL_ecs_Process+0x62>
    {
      objgrp->ECS_exec = 1;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	7263      	strb	r3, [r4, #9]
#endif

  if (objgrp->ECS_exec)
  {
    // Calculate the K coefficient
    MyKcoeff = TSL_ecs_CalcK(objgrp, TSLPRM_ECS_K_SLOW, TSLPRM_ECS_K_FAST);
 8003a12:	2214      	movs	r2, #20
 8003a14:	210a      	movs	r1, #10
 8003a16:	0020      	movs	r0, r4
 8003a18:	f7ff ff2a 	bl	8003870 <TSL_ecs_CalcK>
 8003a1c:	0001      	movs	r1, r0
    // Process the objects
    TSL_ecs_ProcessK(objgrp, MyKcoeff);
 8003a1e:	0020      	movs	r0, r4
 8003a20:	f7ff ff7a 	bl	8003918 <TSL_ecs_ProcessK>
    retval = TSL_STATUS_OK;
 8003a24:	2000      	movs	r0, #0
  else
  {
    retval = TSL_STATUS_BUSY;
  }

  return retval;
 8003a26:	e003      	b.n	8003a30 <TSL_ecs_Process+0x60>
    objgrp->ECS_wait = 0;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	7283      	strb	r3, [r0, #10]
    objgrp->ECS_exec = 0;
 8003a2c:	7243      	strb	r3, [r0, #9]
    retval = TSL_STATUS_BUSY;
 8003a2e:	2001      	movs	r0, #1
}
 8003a30:	bd70      	pop	{r4, r5, r6, pc}
  if (objgrp->ECS_exec)
 8003a32:	7a63      	ldrb	r3, [r4, #9]
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d0fa      	beq.n	8003a2e <TSL_ecs_Process+0x5e>
 8003a38:	e7eb      	b.n	8003a12 <TSL_ecs_Process+0x42>
  if (objgrp->ECS_wait && (!objgrp->ECS_exec))
 8003a3a:	7a43      	ldrb	r3, [r0, #9]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d1e8      	bne.n	8003a12 <TSL_ecs_Process+0x42>
 8003a40:	e7dd      	b.n	80039fe <TSL_ecs_Process+0x2e>
 8003a42:	46c0      	nop			; (mov r8, r8)
 8003a44:	e000e010 	.word	0xe000e010
 8003a48:	20000620 	.word	0x20000620

08003a4c <TSL_obj_SetGlobalObj>:
void TSL_obj_SetGlobalObj(CONST TSL_Object_T *pobj)
{

  TSL_Globals.This_Obj = pobj;

  switch (pobj->Type)
 8003a4c:	7803      	ldrb	r3, [r0, #0]
  TSL_Globals.This_Obj = pobj;
 8003a4e:	4a04      	ldr	r2, [pc, #16]	; (8003a60 <TSL_obj_SetGlobalObj+0x14>)
  switch (pobj->Type)
 8003a50:	3b10      	subs	r3, #16
  TSL_Globals.This_Obj = pobj;
 8003a52:	60d0      	str	r0, [r2, #12]
  switch (pobj->Type)
 8003a54:	2b01      	cmp	r3, #1
 8003a56:	d801      	bhi.n	8003a5c <TSL_obj_SetGlobalObj+0x10>
  {
#if TSLPRM_TOTAL_TKEYS > 0
    case TSL_OBJ_TOUCHKEY:
    case TSL_OBJ_TOUCHKEYB:
      TSL_Globals.This_TKey = (TSL_TouchKey_T *)pobj->Elmt;
 8003a58:	6843      	ldr	r3, [r0, #4]
 8003a5a:	6153      	str	r3, [r2, #20]
      break;
#endif
    default:
      break;
  }
}
 8003a5c:	4770      	bx	lr
 8003a5e:	46c0      	nop			; (mov r8, r8)
 8003a60:	20000620 	.word	0x20000620

08003a64 <TSL_obj_GroupInit>:
{
 8003a64:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  objgrp->Change = TSL_STATE_NOT_CHANGED;
 8003a66:	2500      	movs	r5, #0
{
 8003a68:	0004      	movs	r4, r0
  pobj = objgrp->p_Obj; // First object in the group
 8003a6a:	6806      	ldr	r6, [r0, #0]
  objgrp->Change = TSL_STATE_NOT_CHANGED;
 8003a6c:	7205      	strb	r5, [r0, #8]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8003a6e:	9501      	str	r5, [sp, #4]
 8003a70:	88a3      	ldrh	r3, [r4, #4]
 8003a72:	9a01      	ldr	r2, [sp, #4]
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d801      	bhi.n	8003a7c <TSL_obj_GroupInit+0x18>
  objgrp->StateMask = objgrp_state_mask;
 8003a78:	80e5      	strh	r5, [r4, #6]
}
 8003a7a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    TSL_obj_SetGlobalObj(pobj);
 8003a7c:	0030      	movs	r0, r6
 8003a7e:	f7ff ffe5 	bl	8003a4c <TSL_obj_SetGlobalObj>
    switch (pobj->Type)
 8003a82:	7833      	ldrb	r3, [r6, #0]
 8003a84:	2b11      	cmp	r3, #17
 8003a86:	d111      	bne.n	8003aac <TSL_obj_GroupInit+0x48>
        TSL_Params.p_TKeyMT->Init();
 8003a88:	4f0b      	ldr	r7, [pc, #44]	; (8003ab8 <TSL_obj_GroupInit+0x54>)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4798      	blx	r3
        if (TSL_Globals.This_TKey->p_Data->Change)
 8003a90:	2140      	movs	r1, #64	; 0x40
 8003a92:	4b0a      	ldr	r3, [pc, #40]	; (8003abc <TSL_obj_GroupInit+0x58>)
 8003a94:	695b      	ldr	r3, [r3, #20]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	789a      	ldrb	r2, [r3, #2]
 8003a9a:	420a      	tst	r2, r1
 8003a9c:	d001      	beq.n	8003aa2 <TSL_obj_GroupInit+0x3e>
          objgrp->Change = TSL_STATE_CHANGED;
 8003a9e:	2201      	movs	r2, #1
 8003aa0:	7222      	strb	r2, [r4, #8]
        objgrp_state_mask |= TSL_Params.p_TKeySM[TSL_Globals.This_TKey->p_Data->StateId].StateMask;
 8003aa2:	781b      	ldrb	r3, [r3, #0]
 8003aa4:	68ba      	ldr	r2, [r7, #8]
 8003aa6:	00db      	lsls	r3, r3, #3
 8003aa8:	5c9b      	ldrb	r3, [r3, r2]
 8003aaa:	431d      	orrs	r5, r3
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8003aac:	9b01      	ldr	r3, [sp, #4]
    pobj++; // Next object
 8003aae:	3608      	adds	r6, #8
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8003ab0:	3301      	adds	r3, #1
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	9301      	str	r3, [sp, #4]
 8003ab6:	e7db      	b.n	8003a70 <TSL_obj_GroupInit+0xc>
 8003ab8:	20000014 	.word	0x20000014
 8003abc:	20000620 	.word	0x20000620

08003ac0 <TSL_obj_GroupProcess>:
{
 8003ac0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  objgrp->Change = TSL_STATE_NOT_CHANGED;
 8003ac2:	2500      	movs	r5, #0
{
 8003ac4:	0004      	movs	r4, r0
  pobj = objgrp->p_Obj; // First object in the group
 8003ac6:	6806      	ldr	r6, [r0, #0]
  objgrp->Change = TSL_STATE_NOT_CHANGED;
 8003ac8:	7205      	strb	r5, [r0, #8]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8003aca:	9501      	str	r5, [sp, #4]
 8003acc:	88a3      	ldrh	r3, [r4, #4]
 8003ace:	9a01      	ldr	r2, [sp, #4]
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d801      	bhi.n	8003ad8 <TSL_obj_GroupProcess+0x18>
  objgrp->StateMask = objgrp_state_mask;
 8003ad4:	80e5      	strh	r5, [r4, #6]
}
 8003ad6:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    TSL_obj_SetGlobalObj(pobj);
 8003ad8:	0030      	movs	r0, r6
 8003ada:	f7ff ffb7 	bl	8003a4c <TSL_obj_SetGlobalObj>
    switch (pobj->Type)
 8003ade:	7833      	ldrb	r3, [r6, #0]
 8003ae0:	2b11      	cmp	r3, #17
 8003ae2:	d111      	bne.n	8003b08 <TSL_obj_GroupProcess+0x48>
        TSL_Params.p_TKeyMT->Process();
 8003ae4:	4f0b      	ldr	r7, [pc, #44]	; (8003b14 <TSL_obj_GroupProcess+0x54>)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	4798      	blx	r3
        if (TSL_Globals.This_TKey->p_Data->Change)
 8003aec:	2140      	movs	r1, #64	; 0x40
 8003aee:	4b0a      	ldr	r3, [pc, #40]	; (8003b18 <TSL_obj_GroupProcess+0x58>)
 8003af0:	695b      	ldr	r3, [r3, #20]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	789a      	ldrb	r2, [r3, #2]
 8003af6:	420a      	tst	r2, r1
 8003af8:	d001      	beq.n	8003afe <TSL_obj_GroupProcess+0x3e>
          objgrp->Change = TSL_STATE_CHANGED;
 8003afa:	2201      	movs	r2, #1
 8003afc:	7222      	strb	r2, [r4, #8]
        objgrp_state_mask |= TSL_Params.p_TKeySM[TSL_Globals.This_TKey->p_Data->StateId].StateMask;
 8003afe:	781b      	ldrb	r3, [r3, #0]
 8003b00:	68ba      	ldr	r2, [r7, #8]
 8003b02:	00db      	lsls	r3, r3, #3
 8003b04:	5c9b      	ldrb	r3, [r3, r2]
 8003b06:	431d      	orrs	r5, r3
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8003b08:	9b01      	ldr	r3, [sp, #4]
    pobj++; // Next object
 8003b0a:	3608      	adds	r6, #8
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 8003b0c:	3301      	adds	r3, #1
 8003b0e:	b2db      	uxtb	r3, r3
 8003b10:	9301      	str	r3, [sp, #4]
 8003b12:	e7db      	b.n	8003acc <TSL_obj_GroupProcess+0xc>
 8003b14:	20000014 	.word	0x20000014
 8003b18:	20000620 	.word	0x20000620

08003b1c <TSL_tim_ProcessIT>:
  // Count 1 global tick every xxx ms (defined by TSLPRM_TICK_FREQ parameter)
  TSL_Globals.Tick_ms++;

  // Check if 1 second has elapsed
  count_1s++;
  if (count_1s > (TSLPRM_TICK_FREQ - 1))
 8003b1c:	20fa      	movs	r0, #250	; 0xfa
  TSL_Globals.Tick_ms++;
 8003b1e:	4a0b      	ldr	r2, [pc, #44]	; (8003b4c <TSL_tim_ProcessIT+0x30>)
  count_1s++;
 8003b20:	490b      	ldr	r1, [pc, #44]	; (8003b50 <TSL_tim_ProcessIT+0x34>)
  TSL_Globals.Tick_ms++;
 8003b22:	8813      	ldrh	r3, [r2, #0]
  if (count_1s > (TSLPRM_TICK_FREQ - 1))
 8003b24:	0080      	lsls	r0, r0, #2
  TSL_Globals.Tick_ms++;
 8003b26:	3301      	adds	r3, #1
 8003b28:	8013      	strh	r3, [r2, #0]
  count_1s++;
 8003b2a:	880b      	ldrh	r3, [r1, #0]
 8003b2c:	3301      	adds	r3, #1
 8003b2e:	b29b      	uxth	r3, r3
 8003b30:	800b      	strh	r3, [r1, #0]
  if (count_1s > (TSLPRM_TICK_FREQ - 1))
 8003b32:	4283      	cmp	r3, r0
 8003b34:	d307      	bcc.n	8003b46 <TSL_tim_ProcessIT+0x2a>
  {
    TSL_Globals.Tick_sec++; // 1 global tick every second
 8003b36:	7893      	ldrb	r3, [r2, #2]
 8003b38:	2000      	movs	r0, #0
 8003b3a:	3301      	adds	r3, #1
 8003b3c:	b2db      	uxtb	r3, r3
    if (TSL_Globals.Tick_sec > 63)  // Due to DTO counter on 6 bits...
 8003b3e:	2b3f      	cmp	r3, #63	; 0x3f
 8003b40:	d802      	bhi.n	8003b48 <TSL_tim_ProcessIT+0x2c>
    TSL_Globals.Tick_sec++; // 1 global tick every second
 8003b42:	7093      	strb	r3, [r2, #2]
    {
      TSL_Globals.Tick_sec = 0;
    }
    count_1s = 0;
 8003b44:	8008      	strh	r0, [r1, #0]
  }
}
 8003b46:	4770      	bx	lr
      TSL_Globals.Tick_sec = 0;
 8003b48:	7090      	strb	r0, [r2, #2]
 8003b4a:	e7fb      	b.n	8003b44 <TSL_tim_ProcessIT+0x28>
 8003b4c:	20000620 	.word	0x20000620
 8003b50:	200005f8 	.word	0x200005f8

08003b54 <TSL_tim_CheckDelay_ms>:
  * @param[in] delay_ms  Delay in ms
  * @param[in] last_tick Variable holding the last tick value
  * @retval Status
  */
TSL_Status_enum_T TSL_tim_CheckDelay_ms(TSL_tTick_ms_T delay_ms, __IO TSL_tTick_ms_T *last_tick)
{
 8003b54:	0002      	movs	r2, r0
  TSL_tTick_ms_T tick;
  TSL_tTick_ms_T diff;

  disableInterrupts();
 8003b56:	2002      	movs	r0, #2
 8003b58:	4b0f      	ldr	r3, [pc, #60]	; (8003b98 <TSL_tim_CheckDelay_ms+0x44>)
{
 8003b5a:	b530      	push	{r4, r5, lr}
  disableInterrupts();
 8003b5c:	681c      	ldr	r4, [r3, #0]
 8003b5e:	4384      	bics	r4, r0
 8003b60:	601c      	str	r4, [r3, #0]

  tick = TSL_Globals.Tick_ms;

  if (delay_ms == 0)
 8003b62:	001c      	movs	r4, r3
 8003b64:	2a00      	cmp	r2, #0
 8003b66:	d103      	bne.n	8003b70 <TSL_tim_CheckDelay_ms+0x1c>
  {
    enableInterrupts();
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	4302      	orrs	r2, r0
 8003b6c:	601a      	str	r2, [r3, #0]
  }

  enableInterrupts();
  return TSL_STATUS_BUSY;

}
 8003b6e:	bd30      	pop	{r4, r5, pc}
  tick = TSL_Globals.Tick_ms;
 8003b70:	4b0a      	ldr	r3, [pc, #40]	; (8003b9c <TSL_tim_CheckDelay_ms+0x48>)
 8003b72:	2502      	movs	r5, #2
 8003b74:	8818      	ldrh	r0, [r3, #0]
  if (tick >= *last_tick)
 8003b76:	880b      	ldrh	r3, [r1, #0]
    diff = (0xFFFF - *last_tick) + tick + 1;
 8003b78:	880b      	ldrh	r3, [r1, #0]
 8003b7a:	1ac3      	subs	r3, r0, r3
 8003b7c:	b29b      	uxth	r3, r3
  if (diff >= (TSL_tTick_ms_T)delay_ms) // Direct value for 1ms tick
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d305      	bcc.n	8003b8e <TSL_tim_CheckDelay_ms+0x3a>
    *last_tick = tick;
 8003b82:	8008      	strh	r0, [r1, #0]
    enableInterrupts();
 8003b84:	6823      	ldr	r3, [r4, #0]
    return TSL_STATUS_OK;
 8003b86:	2000      	movs	r0, #0
    enableInterrupts();
 8003b88:	431d      	orrs	r5, r3
 8003b8a:	6025      	str	r5, [r4, #0]
    return TSL_STATUS_OK;
 8003b8c:	e7ef      	b.n	8003b6e <TSL_tim_CheckDelay_ms+0x1a>
  enableInterrupts();
 8003b8e:	6823      	ldr	r3, [r4, #0]
  return TSL_STATUS_BUSY;
 8003b90:	2001      	movs	r0, #1
  enableInterrupts();
 8003b92:	431d      	orrs	r5, r3
 8003b94:	6025      	str	r5, [r4, #0]
  return TSL_STATUS_BUSY;
 8003b96:	e7ea      	b.n	8003b6e <TSL_tim_CheckDelay_ms+0x1a>
 8003b98:	e000e010 	.word	0xe000e010
 8003b9c:	20000620 	.word	0x20000620

08003ba0 <TSL_tkey_Process>:
  */
void TSL_tkey_Process(void)
{
  TSL_StateId_enum_T prev_state_id;

  if ((THIS_DATA_READY != 0) || (THIS_STATEID == TSL_STATEID_OFF))
 8003ba0:	2101      	movs	r1, #1
{
 8003ba2:	b570      	push	{r4, r5, r6, lr}
  if ((THIS_DATA_READY != 0) || (THIS_STATEID == TSL_STATEID_OFF))
 8003ba4:	4d11      	ldr	r5, [pc, #68]	; (8003bec <TSL_tkey_Process+0x4c>)
 8003ba6:	696a      	ldr	r2, [r5, #20]
 8003ba8:	6893      	ldr	r3, [r2, #8]
 8003baa:	6812      	ldr	r2, [r2, #0]
 8003bac:	7814      	ldrb	r4, [r2, #0]
 8003bae:	781a      	ldrb	r2, [r3, #0]
 8003bb0:	420a      	tst	r2, r1
 8003bb2:	d101      	bne.n	8003bb8 <TSL_tkey_Process+0x18>
 8003bb4:	2c13      	cmp	r4, #19
 8003bb6:	d115      	bne.n	8003be4 <TSL_tkey_Process+0x44>
  {

    THIS_DATA_READY = TSL_DATA_NOT_READY; // The new data is processed
 8003bb8:	781a      	ldrb	r2, [r3, #0]
 8003bba:	438a      	bics	r2, r1
 8003bbc:	701a      	strb	r2, [r3, #0]
      TSL_Globals.This_TKey->p_SM[THIS_STATEID].StateFunc();
    }
#endif

#if TSLPRM_TOTAL_TOUCHKEYS_B > 0
    if (TSL_Globals.This_Obj->Type == TSL_OBJ_TOUCHKEYB)
 8003bbe:	68eb      	ldr	r3, [r5, #12]
 8003bc0:	781b      	ldrb	r3, [r3, #0]
 8003bc2:	2b11      	cmp	r3, #17
 8003bc4:	d105      	bne.n	8003bd2 <TSL_tkey_Process+0x32>
    {
      // Launch the TSL_Params state function
      TSL_Params.p_TKeySM[THIS_STATEID].StateFunc();
 8003bc6:	4b0a      	ldr	r3, [pc, #40]	; (8003bf0 <TSL_tkey_Process+0x50>)
 8003bc8:	00e2      	lsls	r2, r4, #3
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	189b      	adds	r3, r3, r2
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	4798      	blx	r3
    }
#endif

    // Check if the new state has changed
    if (THIS_STATEID == prev_state_id)
 8003bd2:	696b      	ldr	r3, [r5, #20]
 8003bd4:	2240      	movs	r2, #64	; 0x40
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	7818      	ldrb	r0, [r3, #0]
 8003bda:	7899      	ldrb	r1, [r3, #2]
 8003bdc:	42a0      	cmp	r0, r4
 8003bde:	d102      	bne.n	8003be6 <TSL_tkey_Process+0x46>
    {
      THIS_CHANGE = TSL_STATE_NOT_CHANGED;
 8003be0:	4391      	bics	r1, r2
 8003be2:	7099      	strb	r1, [r3, #2]
      THIS_STATEID = TSL_STATEID_DETECT;
    }
#endif

  }
}
 8003be4:	bd70      	pop	{r4, r5, r6, pc}
      THIS_CHANGE = TSL_STATE_CHANGED;
 8003be6:	430a      	orrs	r2, r1
 8003be8:	709a      	strb	r2, [r3, #2]
}
 8003bea:	e7fb      	b.n	8003be4 <TSL_tkey_Process+0x44>
 8003bec:	20000620 	.word	0x20000620
 8003bf0:	20000014 	.word	0x20000014

08003bf4 <TSL_tkey_SetStateCalibration>:
  * @param[in] delay Delay before calibration starts (stabilization of noise filter)
  * @retval None
  */
void TSL_tkey_SetStateCalibration(TSL_tCounter_T delay)
{
  THIS_STATEID = TSL_STATEID_CALIB;
 8003bf4:	4b11      	ldr	r3, [pc, #68]	; (8003c3c <TSL_tkey_SetStateCalibration+0x48>)
{
 8003bf6:	b530      	push	{r4, r5, lr}
  THIS_STATEID = TSL_STATEID_CALIB;
 8003bf8:	6959      	ldr	r1, [r3, #20]
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	680a      	ldr	r2, [r1, #0]
  THIS_CHANGE = TSL_STATE_CHANGED;
 8003bfe:	7894      	ldrb	r4, [r2, #2]
  THIS_STATEID = TSL_STATEID_CALIB;
 8003c00:	7013      	strb	r3, [r2, #0]
  THIS_CHANGE = TSL_STATE_CHANGED;
 8003c02:	3340      	adds	r3, #64	; 0x40
 8003c04:	4323      	orrs	r3, r4
 8003c06:	7093      	strb	r3, [r2, #2]
  THIS_OBJ_STATUS = TSL_OBJ_STATUS_ON;
 8003c08:	688b      	ldr	r3, [r1, #8]
 8003c0a:	2118      	movs	r1, #24
 8003c0c:	781c      	ldrb	r4, [r3, #0]
 8003c0e:	4321      	orrs	r1, r4
 8003c10:	7019      	strb	r1, [r3, #0]

  switch (TSL_Params.NbCalibSamples)
 8003c12:	490b      	ldr	r1, [pc, #44]	; (8003c40 <TSL_tkey_SetStateCalibration+0x4c>)
 8003c14:	4c0b      	ldr	r4, [pc, #44]	; (8003c44 <TSL_tkey_SetStateCalibration+0x50>)
 8003c16:	888d      	ldrh	r5, [r1, #4]
 8003c18:	2d04      	cmp	r5, #4
 8003c1a:	d005      	beq.n	8003c28 <TSL_tkey_SetStateCalibration+0x34>
 8003c1c:	2d10      	cmp	r5, #16
 8003c1e:	d00b      	beq.n	8003c38 <TSL_tkey_SetStateCalibration+0x44>
      break;
    case 16:
      CalibDiv = 4;
      break;
    default:
      TSL_Params.NbCalibSamples =  8;
 8003c20:	2508      	movs	r5, #8
 8003c22:	808d      	strh	r5, [r1, #4]
      CalibDiv = 3;
 8003c24:	3d05      	subs	r5, #5
 8003c26:	e000      	b.n	8003c2a <TSL_tkey_SetStateCalibration+0x36>
      CalibDiv = 2;
 8003c28:	2502      	movs	r5, #2
      CalibDiv = 3;
 8003c2a:	8025      	strh	r5, [r4, #0]
      break;
  }

  // If a noise filter is used, the counter must be initialized to a value
  // different from 0 in order to stabilize the filter.
  THIS_COUNTER_DEB = (TSL_tCounter_T)(delay + (TSL_tCounter_T)TSL_Params.NbCalibSamples);
 8003c2c:	8889      	ldrh	r1, [r1, #4]
 8003c2e:	1840      	adds	r0, r0, r1
 8003c30:	7050      	strb	r0, [r2, #1]
  THIS_REF = 0;
 8003c32:	2200      	movs	r2, #0
 8003c34:	809a      	strh	r2, [r3, #4]
}
 8003c36:	bd30      	pop	{r4, r5, pc}
      CalibDiv = 4;
 8003c38:	2504      	movs	r5, #4
 8003c3a:	e7f6      	b.n	8003c2a <TSL_tkey_SetStateCalibration+0x36>
 8003c3c:	20000620 	.word	0x20000620
 8003c40:	20000014 	.word	0x20000014
 8003c44:	200005fa 	.word	0x200005fa

08003c48 <TSL_tkey_Init>:
  THIS_DETECTIN_TH  = TSLPRM_TKEY_DETECT_IN_TH;
 8003c48:	2296      	movs	r2, #150	; 0x96
  THIS_COUNTER_DEB_DETECT  = TSLPRM_DEBOUNCE_DETECT;
 8003c4a:	2102      	movs	r1, #2
  THIS_DETECTIN_TH  = TSLPRM_TKEY_DETECT_IN_TH;
 8003c4c:	4b08      	ldr	r3, [pc, #32]	; (8003c70 <TSL_tkey_Init+0x28>)
{
 8003c4e:	b510      	push	{r4, lr}
  THIS_DETECTIN_TH  = TSLPRM_TKEY_DETECT_IN_TH;
 8003c50:	695b      	ldr	r3, [r3, #20]
  TSL_tkey_SetStateCalibration(TSLPRM_CALIB_DELAY);
 8003c52:	2000      	movs	r0, #0
  THIS_DETECTIN_TH  = TSLPRM_TKEY_DETECT_IN_TH;
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	701a      	strb	r2, [r3, #0]
  THIS_DETECTOUT_TH = TSLPRM_TKEY_DETECT_OUT_TH;
 8003c58:	3a19      	subs	r2, #25
 8003c5a:	705a      	strb	r2, [r3, #1]
  THIS_CALIB_TH     = TSLPRM_TKEY_CALIB_TH;
 8003c5c:	3a69      	subs	r2, #105	; 0x69
 8003c5e:	709a      	strb	r2, [r3, #2]
  THIS_COUNTER_DEB_CALIB   = TSLPRM_DEBOUNCE_CALIB;
 8003c60:	3a11      	subs	r2, #17
 8003c62:	70da      	strb	r2, [r3, #3]
  THIS_COUNTER_DEB_DETECT  = TSLPRM_DEBOUNCE_DETECT;
 8003c64:	7119      	strb	r1, [r3, #4]
  THIS_COUNTER_DEB_RELEASE = TSLPRM_DEBOUNCE_RELEASE;
 8003c66:	7159      	strb	r1, [r3, #5]
  THIS_COUNTER_DEB_ERROR   = TSLPRM_DEBOUNCE_ERROR;
 8003c68:	719a      	strb	r2, [r3, #6]
  TSL_tkey_SetStateCalibration(TSLPRM_CALIB_DELAY);
 8003c6a:	f7ff ffc3 	bl	8003bf4 <TSL_tkey_SetStateCalibration>
}
 8003c6e:	bd10      	pop	{r4, pc}
 8003c70:	20000620 	.word	0x20000620

08003c74 <TSL_tkey_GetStateMask>:
    state_mask = TSL_Globals.This_TKey->p_SM[THIS_STATEID].StateMask;
  }
#endif

#if TSLPRM_TOTAL_TOUCHKEYS_B > 0
  if (TSL_Globals.This_Obj->Type == TSL_OBJ_TOUCHKEYB)
 8003c74:	4b06      	ldr	r3, [pc, #24]	; (8003c90 <TSL_tkey_GetStateMask+0x1c>)
  TSL_StateMask_enum_T state_mask = TSL_STATEMASK_UNKNOWN;
 8003c76:	2000      	movs	r0, #0
  if (TSL_Globals.This_Obj->Type == TSL_OBJ_TOUCHKEYB)
 8003c78:	68da      	ldr	r2, [r3, #12]
 8003c7a:	7812      	ldrb	r2, [r2, #0]
 8003c7c:	2a11      	cmp	r2, #17
 8003c7e:	d106      	bne.n	8003c8e <TSL_tkey_GetStateMask+0x1a>
  {
    state_mask = TSL_Params.p_TKeySM[THIS_STATEID].StateMask;
 8003c80:	695b      	ldr	r3, [r3, #20]
 8003c82:	4a04      	ldr	r2, [pc, #16]	; (8003c94 <TSL_tkey_GetStateMask+0x20>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	6892      	ldr	r2, [r2, #8]
 8003c88:	781b      	ldrb	r3, [r3, #0]
 8003c8a:	00db      	lsls	r3, r3, #3
 8003c8c:	5c98      	ldrb	r0, [r3, r2]
  }
#endif

  return state_mask;
}
 8003c8e:	4770      	bx	lr
 8003c90:	20000620 	.word	0x20000620
 8003c94:	20000014 	.word	0x20000014

08003c98 <TSL_tkey_DebReleaseDetectStateProcess>:
  * @param  None
  * @retval None
  */
void TSL_tkey_DebReleaseDetectStateProcess(void)
{
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003c98:	4b0d      	ldr	r3, [pc, #52]	; (8003cd0 <TSL_tkey_DebReleaseDetectStateProcess+0x38>)
 8003c9a:	695b      	ldr	r3, [r3, #20]
 8003c9c:	6899      	ldr	r1, [r3, #8]
 8003c9e:	681a      	ldr	r2, [r3, #0]
 8003ca0:	7808      	ldrb	r0, [r1, #0]
 8003ca2:	0740      	lsls	r0, r0, #29
 8003ca4:	d502      	bpl.n	8003cac <TSL_tkey_DebReleaseDetectStateProcess+0x14>
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
    {
      TEST_DELTA_NEGATIVE;
      THIS_STATEID = TSL_STATEID_DETECT;
 8003ca6:	230a      	movs	r3, #10
      }
#endif
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
      if (THIS_COUNTER_DEB == 0)
      {
        THIS_STATEID = TSL_STATEID_RELEASE;
 8003ca8:	7013      	strb	r3, [r2, #0]
      }
      // else stay in Debounce Release
    }
  }
}
 8003caa:	4770      	bx	lr
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	2008      	movs	r0, #8
 8003cb0:	5e09      	ldrsh	r1, [r1, r0]
 8003cb2:	785b      	ldrb	r3, [r3, #1]
 8003cb4:	4299      	cmp	r1, r3
 8003cb6:	dcf6      	bgt.n	8003ca6 <TSL_tkey_DebReleaseDetectStateProcess+0xe>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8003cb8:	7853      	ldrb	r3, [r2, #1]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d101      	bne.n	8003cc2 <TSL_tkey_DebReleaseDetectStateProcess+0x2a>
        THIS_STATEID = TSL_STATEID_RELEASE;
 8003cbe:	2302      	movs	r3, #2
 8003cc0:	e7f2      	b.n	8003ca8 <TSL_tkey_DebReleaseDetectStateProcess+0x10>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8003cc2:	3b01      	subs	r3, #1
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	7053      	strb	r3, [r2, #1]
      if (THIS_COUNTER_DEB == 0)
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d1ee      	bne.n	8003caa <TSL_tkey_DebReleaseDetectStateProcess+0x12>
 8003ccc:	e7f7      	b.n	8003cbe <TSL_tkey_DebReleaseDetectStateProcess+0x26>
 8003cce:	46c0      	nop			; (mov r8, r8)
 8003cd0:	20000620 	.word	0x20000620

08003cd4 <TSL_tkey_DebReleaseTouchStateProcess>:
  * @param  None
  * @retval None
  */
void TSL_tkey_DebReleaseTouchStateProcess(void)
{
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003cd4:	4b0d      	ldr	r3, [pc, #52]	; (8003d0c <TSL_tkey_DebReleaseTouchStateProcess+0x38>)
 8003cd6:	695b      	ldr	r3, [r3, #20]
 8003cd8:	6899      	ldr	r1, [r3, #8]
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	7808      	ldrb	r0, [r1, #0]
 8003cde:	0740      	lsls	r0, r0, #29
 8003ce0:	d502      	bpl.n	8003ce8 <TSL_tkey_DebReleaseTouchStateProcess+0x14>
  else // Acquisition is OK or has NOISE
  {
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
    {
      TEST_DELTA_NEGATIVE;
      THIS_STATEID = TSL_STATEID_TOUCH;
 8003ce2:	230c      	movs	r3, #12
      }
#endif
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
      if (THIS_COUNTER_DEB == 0)
      {
        THIS_STATEID = TSL_STATEID_RELEASE;
 8003ce4:	7013      	strb	r3, [r2, #0]
      }
      // else stay in Debounce Release
    }
  }
}
 8003ce6:	4770      	bx	lr
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8003ce8:	685b      	ldr	r3, [r3, #4]
 8003cea:	2008      	movs	r0, #8
 8003cec:	5e09      	ldrsh	r1, [r1, r0]
 8003cee:	785b      	ldrb	r3, [r3, #1]
 8003cf0:	4299      	cmp	r1, r3
 8003cf2:	dcf6      	bgt.n	8003ce2 <TSL_tkey_DebReleaseTouchStateProcess+0xe>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8003cf4:	7853      	ldrb	r3, [r2, #1]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d101      	bne.n	8003cfe <TSL_tkey_DebReleaseTouchStateProcess+0x2a>
        THIS_STATEID = TSL_STATEID_RELEASE;
 8003cfa:	2302      	movs	r3, #2
 8003cfc:	e7f2      	b.n	8003ce4 <TSL_tkey_DebReleaseTouchStateProcess+0x10>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8003cfe:	3b01      	subs	r3, #1
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	7053      	strb	r3, [r2, #1]
      if (THIS_COUNTER_DEB == 0)
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d1ee      	bne.n	8003ce6 <TSL_tkey_DebReleaseTouchStateProcess+0x12>
 8003d08:	e7f7      	b.n	8003cfa <TSL_tkey_DebReleaseTouchStateProcess+0x26>
 8003d0a:	46c0      	nop			; (mov r8, r8)
 8003d0c:	20000620 	.word	0x20000620

08003d10 <TSL_tkey_ReleaseStateProcess>:
  * @param  None
  * @retval None
  */
void TSL_tkey_ReleaseStateProcess(void)
{
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003d10:	4b16      	ldr	r3, [pc, #88]	; (8003d6c <TSL_tkey_ReleaseStateProcess+0x5c>)
{
 8003d12:	b510      	push	{r4, lr}
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003d14:	695a      	ldr	r2, [r3, #20]
 8003d16:	6891      	ldr	r1, [r2, #8]
 8003d18:	6853      	ldr	r3, [r2, #4]
 8003d1a:	7808      	ldrb	r0, [r1, #0]
 8003d1c:	0740      	lsls	r0, r0, #29
 8003d1e:	d509      	bpl.n	8003d34 <TSL_tkey_ReleaseStateProcess+0x24>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8003d20:	6812      	ldr	r2, [r2, #0]
 8003d22:	799b      	ldrb	r3, [r3, #6]
 8003d24:	7053      	strb	r3, [r2, #1]
    if (THIS_COUNTER_DEB == 0)
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d102      	bne.n	8003d30 <TSL_tkey_ReleaseStateProcess+0x20>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8003d2a:	330d      	adds	r3, #13
      {
        TSL_tkey_SetStateCalibration(0);
      }
      else
      {
        THIS_STATEID = TSL_STATEID_DEB_CALIB;
 8003d2c:	7013      	strb	r3, [r2, #0]
 8003d2e:	e01b      	b.n	8003d68 <TSL_tkey_ReleaseStateProcess+0x58>
      THIS_STATEID = TSL_STATEID_DEB_ERROR_RELEASE;
 8003d30:	230f      	movs	r3, #15
 8003d32:	e7fb      	b.n	8003d2c <TSL_tkey_ReleaseStateProcess+0x1c>
    if TEST_DELTA(>=, THIS_DETECTIN_TH)
 8003d34:	2008      	movs	r0, #8
 8003d36:	5e08      	ldrsh	r0, [r1, r0]
 8003d38:	7819      	ldrb	r1, [r3, #0]
 8003d3a:	4288      	cmp	r0, r1
 8003d3c:	db08      	blt.n	8003d50 <TSL_tkey_ReleaseStateProcess+0x40>
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_DETECT;
 8003d3e:	6812      	ldr	r2, [r2, #0]
 8003d40:	791b      	ldrb	r3, [r3, #4]
 8003d42:	7053      	strb	r3, [r2, #1]
      if (THIS_COUNTER_DEB == 0)
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d101      	bne.n	8003d4c <TSL_tkey_ReleaseStateProcess+0x3c>
        THIS_STATEID = TSL_STATEID_DETECT;
 8003d48:	330a      	adds	r3, #10
 8003d4a:	e7ef      	b.n	8003d2c <TSL_tkey_ReleaseStateProcess+0x1c>
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
 8003d4c:	230b      	movs	r3, #11
 8003d4e:	e7ed      	b.n	8003d2c <TSL_tkey_ReleaseStateProcess+0x1c>
    if TEST_DELTA_N(<=, THIS_CALIB_TH)
 8003d50:	7899      	ldrb	r1, [r3, #2]
 8003d52:	4249      	negs	r1, r1
 8003d54:	4288      	cmp	r0, r1
 8003d56:	dc07      	bgt.n	8003d68 <TSL_tkey_ReleaseStateProcess+0x58>
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_CALIB;
 8003d58:	78d8      	ldrb	r0, [r3, #3]
 8003d5a:	6812      	ldr	r2, [r2, #0]
        THIS_STATEID = TSL_STATEID_DEB_CALIB;
 8003d5c:	2301      	movs	r3, #1
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_CALIB;
 8003d5e:	7050      	strb	r0, [r2, #1]
      if (THIS_COUNTER_DEB == 0)
 8003d60:	2800      	cmp	r0, #0
 8003d62:	d1e3      	bne.n	8003d2c <TSL_tkey_ReleaseStateProcess+0x1c>
        TSL_tkey_SetStateCalibration(0);
 8003d64:	f7ff ff46 	bl	8003bf4 <TSL_tkey_SetStateCalibration>
      }
    }
  }
}
 8003d68:	bd10      	pop	{r4, pc}
 8003d6a:	46c0      	nop			; (mov r8, r8)
 8003d6c:	20000620 	.word	0x20000620

08003d70 <TSL_tkey_DebCalibrationStateProcess>:
  * @param  None
  * @retval None
  */
void TSL_tkey_DebCalibrationStateProcess(void)
{
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003d70:	4b0f      	ldr	r3, [pc, #60]	; (8003db0 <TSL_tkey_DebCalibrationStateProcess+0x40>)
{
 8003d72:	b510      	push	{r4, lr}
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003d74:	695b      	ldr	r3, [r3, #20]
 8003d76:	2102      	movs	r1, #2
 8003d78:	6898      	ldr	r0, [r3, #8]
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	7804      	ldrb	r4, [r0, #0]
 8003d7e:	0764      	lsls	r4, r4, #29
 8003d80:	d501      	bpl.n	8003d86 <TSL_tkey_DebCalibrationStateProcess+0x16>
      }
      // else stay in Debounce Calibration
    }
    else // Go back to previous state
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
 8003d82:	7011      	strb	r1, [r2, #0]
    }
  }
}
 8003d84:	e00c      	b.n	8003da0 <TSL_tkey_DebCalibrationStateProcess+0x30>
    if TEST_DELTA_N(<=, THIS_CALIB_TH)
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	2408      	movs	r4, #8
 8003d8a:	5f00      	ldrsh	r0, [r0, r4]
 8003d8c:	789b      	ldrb	r3, [r3, #2]
 8003d8e:	425b      	negs	r3, r3
 8003d90:	4298      	cmp	r0, r3
 8003d92:	dcf6      	bgt.n	8003d82 <TSL_tkey_DebCalibrationStateProcess+0x12>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8003d94:	7853      	ldrb	r3, [r2, #1]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d103      	bne.n	8003da2 <TSL_tkey_DebCalibrationStateProcess+0x32>
        TSL_tkey_SetStateCalibration(0);
 8003d9a:	2000      	movs	r0, #0
 8003d9c:	f7ff ff2a 	bl	8003bf4 <TSL_tkey_SetStateCalibration>
}
 8003da0:	bd10      	pop	{r4, pc}
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8003da2:	3b01      	subs	r3, #1
 8003da4:	b2db      	uxtb	r3, r3
 8003da6:	7053      	strb	r3, [r2, #1]
      if (THIS_COUNTER_DEB == 0)
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d1f9      	bne.n	8003da0 <TSL_tkey_DebCalibrationStateProcess+0x30>
 8003dac:	e7f5      	b.n	8003d9a <TSL_tkey_DebCalibrationStateProcess+0x2a>
 8003dae:	46c0      	nop			; (mov r8, r8)
 8003db0:	20000620 	.word	0x20000620

08003db4 <TSL_tkey_CalibrationStateProcess>:
  * @brief  Calibration state processing
  * @param  None
  * @retval None
  */
void TSL_tkey_CalibrationStateProcess(void)
{
 8003db4:	b570      	push	{r4, r5, r6, lr}
    THIS_COUNTER_DEB--;
    return; // Skip the sample
  }
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003db6:	4c22      	ldr	r4, [pc, #136]	; (8003e40 <TSL_tkey_CalibrationStateProcess+0x8c>)
 8003db8:	2602      	movs	r6, #2
 8003dba:	6965      	ldr	r5, [r4, #20]
 8003dbc:	68a8      	ldr	r0, [r5, #8]
 8003dbe:	682a      	ldr	r2, [r5, #0]
 8003dc0:	7803      	ldrb	r3, [r0, #0]
 8003dc2:	085b      	lsrs	r3, r3, #1
 8003dc4:	0019      	movs	r1, r3
 8003dc6:	4031      	ands	r1, r6
 8003dc8:	4233      	tst	r3, r6
 8003dca:	d009      	beq.n	8003de0 <TSL_tkey_CalibrationStateProcess+0x2c>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8003dcc:	686b      	ldr	r3, [r5, #4]
 8003dce:	799b      	ldrb	r3, [r3, #6]
 8003dd0:	7053      	strb	r3, [r2, #1]
    if (THIS_COUNTER_DEB == 0)
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d101      	bne.n	8003dda <TSL_tkey_CalibrationStateProcess+0x26>

      // Check reference overflow
      if (THIS_REF < new_meas)
      {
        THIS_REF = 0; // Suppress the bad reference
        THIS_STATEID = TSL_STATEID_ERROR;
 8003dd6:	230d      	movs	r3, #13
 8003dd8:	e000      	b.n	8003ddc <TSL_tkey_CalibrationStateProcess+0x28>
      THIS_STATEID = TSL_STATEID_DEB_ERROR_CALIB;
 8003dda:	230e      	movs	r3, #14
    {
      // Divide temporary Reference by the number of samples
      THIS_REF >>= CalibDiv;
      THIS_REFREST = 0;
      THIS_DELTA = 0;
      THIS_STATEID = TSL_STATEID_RELEASE;
 8003ddc:	7013      	strb	r3, [r2, #0]
 8003dde:	e01e      	b.n	8003e1e <TSL_tkey_CalibrationStateProcess+0x6a>
    if (THIS_COUNTER_DEB == (TSL_tCounter_T)TSL_Params.NbCalibSamples)
 8003de0:	4b18      	ldr	r3, [pc, #96]	; (8003e44 <TSL_tkey_CalibrationStateProcess+0x90>)
 8003de2:	7856      	ldrb	r6, [r2, #1]
 8003de4:	791b      	ldrb	r3, [r3, #4]
    new_meas = THIS_MEAS;
 8003de6:	8945      	ldrh	r5, [r0, #10]
    if (THIS_COUNTER_DEB == (TSL_tCounter_T)TSL_Params.NbCalibSamples)
 8003de8:	429e      	cmp	r6, r3
 8003dea:	d119      	bne.n	8003e20 <TSL_tkey_CalibrationStateProcess+0x6c>
      if (TSL_acq_TestFirstReferenceIsValid(THIS_CHANNEL_DATA, new_meas))
 8003dec:	0029      	movs	r1, r5
 8003dee:	f7ff fd25 	bl	800383c <TSL_acq_TestFirstReferenceIsValid>
        THIS_REF = new_meas;
 8003df2:	6963      	ldr	r3, [r4, #20]
 8003df4:	689b      	ldr	r3, [r3, #8]
      if (TSL_acq_TestFirstReferenceIsValid(THIS_CHANNEL_DATA, new_meas))
 8003df6:	2800      	cmp	r0, #0
 8003df8:	d010      	beq.n	8003e1c <TSL_tkey_CalibrationStateProcess+0x68>
        THIS_REF = new_meas;
 8003dfa:	809d      	strh	r5, [r3, #4]
    if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8003dfc:	6961      	ldr	r1, [r4, #20]
 8003dfe:	680a      	ldr	r2, [r1, #0]
 8003e00:	7853      	ldrb	r3, [r2, #1]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d115      	bne.n	8003e32 <TSL_tkey_CalibrationStateProcess+0x7e>
      THIS_REF >>= CalibDiv;
 8003e06:	688b      	ldr	r3, [r1, #8]
 8003e08:	480f      	ldr	r0, [pc, #60]	; (8003e48 <TSL_tkey_CalibrationStateProcess+0x94>)
 8003e0a:	8899      	ldrh	r1, [r3, #4]
 8003e0c:	8800      	ldrh	r0, [r0, #0]
 8003e0e:	4101      	asrs	r1, r0
 8003e10:	8099      	strh	r1, [r3, #4]
      THIS_REFREST = 0;
 8003e12:	2100      	movs	r1, #0
 8003e14:	7199      	strb	r1, [r3, #6]
      THIS_DELTA = 0;
 8003e16:	8119      	strh	r1, [r3, #8]
      THIS_STATEID = TSL_STATEID_RELEASE;
 8003e18:	2302      	movs	r3, #2
 8003e1a:	e7df      	b.n	8003ddc <TSL_tkey_CalibrationStateProcess+0x28>
        THIS_REF = 0;
 8003e1c:	8098      	strh	r0, [r3, #4]
    }
  }
}
 8003e1e:	bd70      	pop	{r4, r5, r6, pc}
      THIS_REF += new_meas;
 8003e20:	8883      	ldrh	r3, [r0, #4]
 8003e22:	18eb      	adds	r3, r5, r3
 8003e24:	b29b      	uxth	r3, r3
      if (THIS_REF < new_meas)
 8003e26:	42ab      	cmp	r3, r5
 8003e28:	d201      	bcs.n	8003e2e <TSL_tkey_CalibrationStateProcess+0x7a>
        THIS_REF = 0; // Suppress the bad reference
 8003e2a:	8081      	strh	r1, [r0, #4]
 8003e2c:	e7d3      	b.n	8003dd6 <TSL_tkey_CalibrationStateProcess+0x22>
      THIS_REF += new_meas;
 8003e2e:	8083      	strh	r3, [r0, #4]
 8003e30:	e7e4      	b.n	8003dfc <TSL_tkey_CalibrationStateProcess+0x48>
    if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8003e32:	3b01      	subs	r3, #1
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	7053      	strb	r3, [r2, #1]
    if (THIS_COUNTER_DEB == 0)
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d1f0      	bne.n	8003e1e <TSL_tkey_CalibrationStateProcess+0x6a>
 8003e3c:	e7e3      	b.n	8003e06 <TSL_tkey_CalibrationStateProcess+0x52>
 8003e3e:	46c0      	nop			; (mov r8, r8)
 8003e40:	20000620 	.word	0x20000620
 8003e44:	20000014 	.word	0x20000014
 8003e48:	200005fa 	.word	0x200005fa

08003e4c <TSL_tkey_DebDetectStateProcess>:
  * @param  None
  * @retval None
  */
void TSL_tkey_DebDetectStateProcess(void)
{
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003e4c:	4b0e      	ldr	r3, [pc, #56]	; (8003e88 <TSL_tkey_DebDetectStateProcess+0x3c>)
{
 8003e4e:	b510      	push	{r4, lr}
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003e50:	695b      	ldr	r3, [r3, #20]
 8003e52:	2102      	movs	r1, #2
 8003e54:	6898      	ldr	r0, [r3, #8]
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	7804      	ldrb	r4, [r0, #0]
 8003e5a:	0764      	lsls	r4, r4, #29
 8003e5c:	d501      	bpl.n	8003e62 <TSL_tkey_DebDetectStateProcess+0x16>
      else
      {
        THIS_STATEID = TSL_STATEID_RELEASE;
      }
#else
      THIS_STATEID = TSL_STATEID_RELEASE;
 8003e5e:	7011      	strb	r1, [r2, #0]
#endif
    }
  }
}
 8003e60:	e00a      	b.n	8003e78 <TSL_tkey_DebDetectStateProcess+0x2c>
    if TEST_DELTA(>=, THIS_DETECTIN_TH)
 8003e62:	685b      	ldr	r3, [r3, #4]
 8003e64:	2408      	movs	r4, #8
 8003e66:	5f00      	ldrsh	r0, [r0, r4]
 8003e68:	781b      	ldrb	r3, [r3, #0]
 8003e6a:	4298      	cmp	r0, r3
 8003e6c:	dbf7      	blt.n	8003e5e <TSL_tkey_DebDetectStateProcess+0x12>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8003e6e:	7853      	ldrb	r3, [r2, #1]
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d102      	bne.n	8003e7a <TSL_tkey_DebDetectStateProcess+0x2e>
        THIS_STATEID = TSL_STATEID_DETECT;
 8003e74:	230a      	movs	r3, #10
 8003e76:	7013      	strb	r3, [r2, #0]
}
 8003e78:	bd10      	pop	{r4, pc}
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8003e7a:	3b01      	subs	r3, #1
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	7053      	strb	r3, [r2, #1]
      if (THIS_COUNTER_DEB == 0)
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d1f9      	bne.n	8003e78 <TSL_tkey_DebDetectStateProcess+0x2c>
 8003e84:	e7f6      	b.n	8003e74 <TSL_tkey_DebDetectStateProcess+0x28>
 8003e86:	46c0      	nop			; (mov r8, r8)
 8003e88:	20000620 	.word	0x20000620

08003e8c <TSL_tkey_DetectStateProcess>:
{
#if TSLPRM_DTO > 0
  TSL_tTick_sec_T tick_detected;
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003e8c:	4b0f      	ldr	r3, [pc, #60]	; (8003ecc <TSL_tkey_DetectStateProcess+0x40>)
 8003e8e:	695b      	ldr	r3, [r3, #20]
 8003e90:	6899      	ldr	r1, [r3, #8]
 8003e92:	685a      	ldr	r2, [r3, #4]
 8003e94:	7808      	ldrb	r0, [r1, #0]
 8003e96:	0740      	lsls	r0, r0, #29
 8003e98:	d509      	bpl.n	8003eae <TSL_tkey_DetectStateProcess+0x22>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	7992      	ldrb	r2, [r2, #6]
 8003e9e:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8003ea0:	2a00      	cmp	r2, #0
 8003ea2:	d102      	bne.n	8003eaa <TSL_tkey_DetectStateProcess+0x1e>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8003ea4:	320d      	adds	r2, #13
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_RELEASE_DETECT;
 8003ea6:	701a      	strb	r2, [r3, #0]
    }

  }
}
 8003ea8:	4770      	bx	lr
      THIS_STATEID = TSL_STATEID_DEB_ERROR_DETECT;
 8003eaa:	2211      	movs	r2, #17
 8003eac:	e7fb      	b.n	8003ea6 <TSL_tkey_DetectStateProcess+0x1a>
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8003eae:	2008      	movs	r0, #8
 8003eb0:	5e08      	ldrsh	r0, [r1, r0]
 8003eb2:	7851      	ldrb	r1, [r2, #1]
 8003eb4:	4288      	cmp	r0, r1
 8003eb6:	dcf7      	bgt.n	8003ea8 <TSL_tkey_DetectStateProcess+0x1c>
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	7952      	ldrb	r2, [r2, #5]
 8003ebc:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8003ebe:	2a00      	cmp	r2, #0
 8003ec0:	d101      	bne.n	8003ec6 <TSL_tkey_DetectStateProcess+0x3a>
      THIS_STATEID = TSL_STATEID_RELEASE;
 8003ec2:	3202      	adds	r2, #2
 8003ec4:	e7ef      	b.n	8003ea6 <TSL_tkey_DetectStateProcess+0x1a>
      THIS_STATEID = TSL_STATEID_DEB_RELEASE_DETECT;
 8003ec6:	2204      	movs	r2, #4
 8003ec8:	e7ed      	b.n	8003ea6 <TSL_tkey_DetectStateProcess+0x1a>
 8003eca:	46c0      	nop			; (mov r8, r8)
 8003ecc:	20000620 	.word	0x20000620

08003ed0 <TSL_tkey_TouchStateProcess>:
{
#if TSLPRM_DTO > 0
  TSL_tTick_sec_T tick_detected;
#endif

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003ed0:	4b0f      	ldr	r3, [pc, #60]	; (8003f10 <TSL_tkey_TouchStateProcess+0x40>)
 8003ed2:	695b      	ldr	r3, [r3, #20]
 8003ed4:	6899      	ldr	r1, [r3, #8]
 8003ed6:	685a      	ldr	r2, [r3, #4]
 8003ed8:	7808      	ldrb	r0, [r1, #0]
 8003eda:	0740      	lsls	r0, r0, #29
 8003edc:	d509      	bpl.n	8003ef2 <TSL_tkey_TouchStateProcess+0x22>
  {
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	7992      	ldrb	r2, [r2, #6]
 8003ee2:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8003ee4:	2a00      	cmp	r2, #0
 8003ee6:	d102      	bne.n	8003eee <TSL_tkey_TouchStateProcess+0x1e>
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8003ee8:	320d      	adds	r2, #13
    {
      THIS_STATEID = TSL_STATEID_RELEASE;
    }
    else
    {
      THIS_STATEID = TSL_STATEID_DEB_RELEASE_TOUCH;
 8003eea:	701a      	strb	r2, [r3, #0]
    }

  }
}
 8003eec:	4770      	bx	lr
      THIS_STATEID = TSL_STATEID_DEB_ERROR_TOUCH;
 8003eee:	2212      	movs	r2, #18
 8003ef0:	e7fb      	b.n	8003eea <TSL_tkey_TouchStateProcess+0x1a>
    if TEST_DELTA(>, THIS_DETECTOUT_TH)
 8003ef2:	2008      	movs	r0, #8
 8003ef4:	5e08      	ldrsh	r0, [r1, r0]
 8003ef6:	7851      	ldrb	r1, [r2, #1]
 8003ef8:	4288      	cmp	r0, r1
 8003efa:	dcf7      	bgt.n	8003eec <TSL_tkey_TouchStateProcess+0x1c>
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	7952      	ldrb	r2, [r2, #5]
 8003f00:	705a      	strb	r2, [r3, #1]
    if (THIS_COUNTER_DEB == 0)
 8003f02:	2a00      	cmp	r2, #0
 8003f04:	d101      	bne.n	8003f0a <TSL_tkey_TouchStateProcess+0x3a>
      THIS_STATEID = TSL_STATEID_RELEASE;
 8003f06:	3202      	adds	r2, #2
 8003f08:	e7ef      	b.n	8003eea <TSL_tkey_TouchStateProcess+0x1a>
      THIS_STATEID = TSL_STATEID_DEB_RELEASE_TOUCH;
 8003f0a:	2205      	movs	r2, #5
 8003f0c:	e7ed      	b.n	8003eea <TSL_tkey_TouchStateProcess+0x1a>
 8003f0e:	46c0      	nop			; (mov r8, r8)
 8003f10:	20000620 	.word	0x20000620

08003f14 <TSL_tkey_DebErrorStateProcess>:
  */
void TSL_tkey_DebErrorStateProcess(void)
{
  volatile TSL_StateMask_enum_T mask;

  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003f14:	4b1b      	ldr	r3, [pc, #108]	; (8003f84 <TSL_tkey_DebErrorStateProcess+0x70>)
{
 8003f16:	b513      	push	{r0, r1, r4, lr}
  if (THIS_ACQ_STATUS & TSL_ACQ_STATUS_ERROR_MASK) // Acquisition error (min or max)
 8003f18:	695c      	ldr	r4, [r3, #20]
 8003f1a:	68a3      	ldr	r3, [r4, #8]
 8003f1c:	781b      	ldrb	r3, [r3, #0]
 8003f1e:	075b      	lsls	r3, r3, #29
 8003f20:	d50c      	bpl.n	8003f3c <TSL_tkey_DebErrorStateProcess+0x28>
  {
    if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8003f22:	6822      	ldr	r2, [r4, #0]
 8003f24:	7853      	ldrb	r3, [r2, #1]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d102      	bne.n	8003f30 <TSL_tkey_DebErrorStateProcess+0x1c>
    if (THIS_COUNTER_DEB == 0)
    {
      THIS_STATEID = TSL_STATEID_ERROR;
 8003f2a:	230d      	movs	r3, #13
 8003f2c:	7013      	strb	r3, [r2, #0]
      default:
        TSL_tkey_SetStateCalibration(0);
        break;
    }
  }
}
 8003f2e:	bd13      	pop	{r0, r1, r4, pc}
    if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8003f30:	3b01      	subs	r3, #1
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	7053      	strb	r3, [r2, #1]
    if (THIS_COUNTER_DEB == 0)
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d1f9      	bne.n	8003f2e <TSL_tkey_DebErrorStateProcess+0x1a>
 8003f3a:	e7f6      	b.n	8003f2a <TSL_tkey_DebErrorStateProcess+0x16>
    mask = TSL_tkey_GetStateMask();
 8003f3c:	f7ff fe9a 	bl	8003c74 <TSL_tkey_GetStateMask>
 8003f40:	466b      	mov	r3, sp
    mask &= (TSL_StateMask_enum_T)(~(TSL_STATE_DEBOUNCE_BIT_MASK | TSL_STATE_ERROR_BIT_MASK));
 8003f42:	215f      	movs	r1, #95	; 0x5f
    mask = TSL_tkey_GetStateMask();
 8003f44:	71d8      	strb	r0, [r3, #7]
    mask &= (TSL_StateMask_enum_T)(~(TSL_STATE_DEBOUNCE_BIT_MASK | TSL_STATE_ERROR_BIT_MASK));
 8003f46:	79da      	ldrb	r2, [r3, #7]
    mask = TSL_tkey_GetStateMask();
 8003f48:	3307      	adds	r3, #7
    mask &= (TSL_StateMask_enum_T)(~(TSL_STATE_DEBOUNCE_BIT_MASK | TSL_STATE_ERROR_BIT_MASK));
 8003f4a:	400a      	ands	r2, r1
 8003f4c:	701a      	strb	r2, [r3, #0]
    switch (mask)
 8003f4e:	7818      	ldrb	r0, [r3, #0]
 8003f50:	3801      	subs	r0, #1
 8003f52:	2807      	cmp	r0, #7
 8003f54:	d812      	bhi.n	8003f7c <TSL_tkey_DebErrorStateProcess+0x68>
 8003f56:	f7fc f8d7 	bl	8000108 <__gnu_thumb1_case_uqi>
 8003f5a:	0804      	.short	0x0804
 8003f5c:	11110b11 	.word	0x11110b11
 8003f60:	0e11      	.short	0x0e11
        THIS_STATEID = TSL_STATEID_RELEASE;
 8003f62:	2202      	movs	r2, #2
 8003f64:	6823      	ldr	r3, [r4, #0]
        THIS_STATEID = TSL_STATEID_TOUCH;
 8003f66:	701a      	strb	r2, [r3, #0]
        break;
 8003f68:	e7e1      	b.n	8003f2e <TSL_tkey_DebErrorStateProcess+0x1a>
        THIS_STATEID = TSL_STATEID_PROX;
 8003f6a:	2206      	movs	r2, #6
 8003f6c:	6823      	ldr	r3, [r4, #0]
 8003f6e:	e7fa      	b.n	8003f66 <TSL_tkey_DebErrorStateProcess+0x52>
        THIS_STATEID = TSL_STATEID_DETECT;
 8003f70:	220a      	movs	r2, #10
 8003f72:	6823      	ldr	r3, [r4, #0]
 8003f74:	e7f7      	b.n	8003f66 <TSL_tkey_DebErrorStateProcess+0x52>
        THIS_STATEID = TSL_STATEID_TOUCH;
 8003f76:	220c      	movs	r2, #12
 8003f78:	6823      	ldr	r3, [r4, #0]
 8003f7a:	e7f4      	b.n	8003f66 <TSL_tkey_DebErrorStateProcess+0x52>
        TSL_tkey_SetStateCalibration(0);
 8003f7c:	2000      	movs	r0, #0
 8003f7e:	f7ff fe39 	bl	8003bf4 <TSL_tkey_SetStateCalibration>
}
 8003f82:	e7d4      	b.n	8003f2e <TSL_tkey_DebErrorStateProcess+0x1a>
 8003f84:	20000620 	.word	0x20000620

08003f88 <disk_status>:

DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
	if (SD_ff_hw.initialized)
 8003f88:	4b02      	ldr	r3, [pc, #8]	; (8003f94 <disk_status+0xc>)
 8003f8a:	6818      	ldr	r0, [r3, #0]
 8003f8c:	4243      	negs	r3, r0
 8003f8e:	4158      	adcs	r0, r3
 8003f90:	b2c0      	uxtb	r0, r0
		return 0;

	return STA_NOINIT;
}
 8003f92:	4770      	bx	lr
 8003f94:	20000638 	.word	0x20000638

08003f98 <disk_initialize>:
/*-----------------------------------------------------------------------*/

DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8003f98:	b510      	push	{r4, lr}
	if (hwif_init(&SD_ff_hw) == 0)
 8003f9a:	4803      	ldr	r0, [pc, #12]	; (8003fa8 <disk_initialize+0x10>)
 8003f9c:	f000 fa7e 	bl	800449c <hwif_init>
 8003fa0:	1e43      	subs	r3, r0, #1
 8003fa2:	4198      	sbcs	r0, r3
		return 0;

	return STA_NOINIT;
}
 8003fa4:	b2c0      	uxtb	r0, r0
 8003fa6:	bd10      	pop	{r4, pc}
 8003fa8:	20000638 	.word	0x20000638

08003fac <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	/* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8003fac:	b570      	push	{r4, r5, r6, lr}
 8003fae:	0014      	movs	r4, r2
 8003fb0:	000d      	movs	r5, r1
 8003fb2:	189e      	adds	r6, r3, r2
	int i;

	for (i=0; i<count; i++)
 8003fb4:	42b4      	cmp	r4, r6
 8003fb6:	d101      	bne.n	8003fbc <disk_read+0x10>
		if (sd_read(&SD_ff_hw, sector+i, buff+512*i) != 0)
			return RES_ERROR;

	return RES_OK;
 8003fb8:	2000      	movs	r0, #0
}
 8003fba:	bd70      	pop	{r4, r5, r6, pc}
		if (sd_read(&SD_ff_hw, sector+i, buff+512*i) != 0)
 8003fbc:	002a      	movs	r2, r5
 8003fbe:	0021      	movs	r1, r4
 8003fc0:	4805      	ldr	r0, [pc, #20]	; (8003fd8 <disk_read+0x2c>)
 8003fc2:	f000 fb15 	bl	80045f0 <sd_read>
 8003fc6:	2380      	movs	r3, #128	; 0x80
 8003fc8:	009b      	lsls	r3, r3, #2
 8003fca:	3401      	adds	r4, #1
 8003fcc:	18ed      	adds	r5, r5, r3
 8003fce:	2800      	cmp	r0, #0
 8003fd0:	d0f0      	beq.n	8003fb4 <disk_read+0x8>
			return RES_ERROR;
 8003fd2:	2001      	movs	r0, #1
 8003fd4:	e7f1      	b.n	8003fba <disk_read+0xe>
 8003fd6:	46c0      	nop			; (mov r8, r8)
 8003fd8:	20000638 	.word	0x20000638

08003fdc <crc7_one>:
	int i;
	const uint8_t g = 0x89;
	t ^= data;
	for (i=0; i<8; i++) {
		if (t & 0x80)
			t ^= g;
 8003fdc:	2277      	movs	r2, #119	; 0x77
	t ^= data;
 8003fde:	2308      	movs	r3, #8
 8003fe0:	4048      	eors	r0, r1
			t ^= g;
 8003fe2:	4252      	negs	r2, r2
		if (t & 0x80)
 8003fe4:	b241      	sxtb	r1, r0
 8003fe6:	2900      	cmp	r1, #0
 8003fe8:	da01      	bge.n	8003fee <crc7_one+0x12>
			t ^= g;
 8003fea:	4050      	eors	r0, r2
 8003fec:	b2c0      	uxtb	r0, r0
		t <<= 1;
 8003fee:	0040      	lsls	r0, r0, #1
 8003ff0:	3b01      	subs	r3, #1
 8003ff2:	b2c0      	uxtb	r0, r0
	for (i=0; i<8; i++) {
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d1f5      	bne.n	8003fe4 <crc7_one+0x8>
	}
	return t;
}
 8003ff8:	4770      	bx	lr
	...

08003ffc <spi_txrx>:
{
 8003ffc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint8_t out = 0;
 8003ffe:	2300      	movs	r3, #0
 8004000:	466a      	mov	r2, sp
{
 8004002:	210f      	movs	r1, #15
	uint8_t out = 0;
 8004004:	75d3      	strb	r3, [r2, #23]
	HAL_SPI_TransmitReceive(&FAT_SD_SPI, &data, &out, sizeof(data), HAL_MAX_DELAY);
 8004006:	2217      	movs	r2, #23
{
 8004008:	4469      	add	r1, sp
	HAL_SPI_TransmitReceive(&FAT_SD_SPI, &data, &out, sizeof(data), HAL_MAX_DELAY);
 800400a:	3b01      	subs	r3, #1
{
 800400c:	7008      	strb	r0, [r1, #0]
	HAL_SPI_TransmitReceive(&FAT_SD_SPI, &data, &out, sizeof(data), HAL_MAX_DELAY);
 800400e:	446a      	add	r2, sp
 8004010:	9300      	str	r3, [sp, #0]
 8004012:	4804      	ldr	r0, [pc, #16]	; (8004024 <spi_txrx+0x28>)
 8004014:	3302      	adds	r3, #2
 8004016:	f7fe fd1b 	bl	8002a50 <HAL_SPI_TransmitReceive>
	return out;
 800401a:	466b      	mov	r3, sp
 800401c:	7dd8      	ldrb	r0, [r3, #23]
}
 800401e:	b007      	add	sp, #28
 8004020:	bd00      	pop	{pc}
 8004022:	46c0      	nop			; (mov r8, r8)
 8004024:	20000128 	.word	0x20000128

08004028 <sd_cmd>:


/*** sd functions - on top of spi code ***/

static void sd_cmd(uint8_t cmd, uint32_t arg)
{
 8004028:	b570      	push	{r4, r5, r6, lr}
	uint8_t crc = 0;
	spi_txrx(0x40 | cmd);
 800402a:	2540      	movs	r5, #64	; 0x40
 800402c:	4305      	orrs	r5, r0
 800402e:	0028      	movs	r0, r5
{
 8004030:	000c      	movs	r4, r1
	spi_txrx(0x40 | cmd);
 8004032:	f7ff ffe3 	bl	8003ffc <spi_txrx>
	crc = crc7_one(crc, 0x40 | cmd);
 8004036:	0029      	movs	r1, r5
 8004038:	2000      	movs	r0, #0
 800403a:	f7ff ffcf 	bl	8003fdc <crc7_one>
 800403e:	0005      	movs	r5, r0
	spi_txrx(arg >> 24);
 8004040:	0e26      	lsrs	r6, r4, #24
 8004042:	0030      	movs	r0, r6
 8004044:	f7ff ffda 	bl	8003ffc <spi_txrx>
	crc = crc7_one(crc, arg >> 24);
 8004048:	0031      	movs	r1, r6
 800404a:	0028      	movs	r0, r5
 800404c:	f7ff ffc6 	bl	8003fdc <crc7_one>
 8004050:	0006      	movs	r6, r0
	spi_txrx(arg >> 16);
 8004052:	0c25      	lsrs	r5, r4, #16
 8004054:	b2ed      	uxtb	r5, r5
 8004056:	0028      	movs	r0, r5
 8004058:	f7ff ffd0 	bl	8003ffc <spi_txrx>
	crc = crc7_one(crc, arg >> 16);
 800405c:	0029      	movs	r1, r5
 800405e:	0030      	movs	r0, r6
 8004060:	f7ff ffbc 	bl	8003fdc <crc7_one>
 8004064:	0006      	movs	r6, r0
	spi_txrx(arg >> 8);
 8004066:	0a25      	lsrs	r5, r4, #8
 8004068:	b2ed      	uxtb	r5, r5
 800406a:	0028      	movs	r0, r5
 800406c:	f7ff ffc6 	bl	8003ffc <spi_txrx>
	crc = crc7_one(crc, arg >> 8);
 8004070:	0029      	movs	r1, r5
 8004072:	0030      	movs	r0, r6
 8004074:	f7ff ffb2 	bl	8003fdc <crc7_one>
 8004078:	0005      	movs	r5, r0
	spi_txrx(arg);
 800407a:	b2e4      	uxtb	r4, r4
 800407c:	0020      	movs	r0, r4
 800407e:	f7ff ffbd 	bl	8003ffc <spi_txrx>
	crc = crc7_one(crc, arg);
 8004082:	0021      	movs	r1, r4
 8004084:	0028      	movs	r0, r5
 8004086:	f7ff ffa9 	bl	8003fdc <crc7_one>
	//spi_txrx(0x95);
	spi_txrx(crc | 0x1);	/* crc7, for cmd0 */
 800408a:	2301      	movs	r3, #1
 800408c:	4318      	orrs	r0, r3
 800408e:	b2c0      	uxtb	r0, r0
 8004090:	f7ff ffb4 	bl	8003ffc <spi_txrx>
}
 8004094:	bd70      	pop	{r4, r5, r6, pc}
	...

08004098 <sd_get_r1>:

static uint8_t sd_get_r1()
{
 8004098:	b510      	push	{r4, lr}
	int tries = 1000;
	uint8_t r;

	while (tries--) {
 800409a:	4c05      	ldr	r4, [pc, #20]	; (80040b0 <sd_get_r1+0x18>)
 800409c:	3c01      	subs	r4, #1
		r = spi_txrx(0xff);
 800409e:	20ff      	movs	r0, #255	; 0xff
	while (tries--) {
 80040a0:	2c00      	cmp	r4, #0
 80040a2:	d003      	beq.n	80040ac <sd_get_r1+0x14>
		r = spi_txrx(0xff);
 80040a4:	f7ff ffaa 	bl	8003ffc <spi_txrx>
		if ((r & 0x80) == 0)
 80040a8:	0603      	lsls	r3, r0, #24
 80040aa:	d4f7      	bmi.n	800409c <sd_get_r1+0x4>
			return r;
	}
	return 0xff;
}
 80040ac:	bd10      	pop	{r4, pc}
 80040ae:	46c0      	nop			; (mov r8, r8)
 80040b0:	000003e9 	.word	0x000003e9

080040b4 <sd_nec>:


/* Nec (=Ncr? which is limited to [0,8]) dummy bytes before lowering CS,
 * as described in sandisk doc, 5.4. */
static void sd_nec()
{
 80040b4:	b510      	push	{r4, lr}
 80040b6:	2408      	movs	r4, #8
	int i;
	for (i=0; i<8; i++)
		spi_txrx(0xff);
 80040b8:	20ff      	movs	r0, #255	; 0xff
 80040ba:	3c01      	subs	r4, #1
 80040bc:	f7ff ff9e 	bl	8003ffc <spi_txrx>
	for (i=0; i<8; i++)
 80040c0:	2c00      	cmp	r4, #0
 80040c2:	d1f9      	bne.n	80040b8 <sd_nec+0x4>
}
 80040c4:	bd10      	pop	{r4, pc}

080040c6 <sd_get_r7>:
{
 80040c6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040c8:	0006      	movs	r6, r0
	r = sd_get_r1();
 80040ca:	f7ff ffe5 	bl	8004098 <sd_get_r1>
 80040ce:	0005      	movs	r5, r0
	if (r != 0x01)
 80040d0:	2801      	cmp	r0, #1
 80040d2:	d113      	bne.n	80040fc <sd_get_r7+0x36>
	r = spi_txrx(0xff) << 24;
 80040d4:	20ff      	movs	r0, #255	; 0xff
 80040d6:	f7ff ff91 	bl	8003ffc <spi_txrx>
 80040da:	0604      	lsls	r4, r0, #24
	r |= spi_txrx(0xff) << 16;
 80040dc:	20ff      	movs	r0, #255	; 0xff
 80040de:	f7ff ff8d 	bl	8003ffc <spi_txrx>
 80040e2:	0407      	lsls	r7, r0, #16
	r |= spi_txrx(0xff) << 8;
 80040e4:	20ff      	movs	r0, #255	; 0xff
 80040e6:	f7ff ff89 	bl	8003ffc <spi_txrx>
	r |= spi_txrx(0xff) << 16;
 80040ea:	4327      	orrs	r7, r4
	r |= spi_txrx(0xff) << 8;
 80040ec:	0004      	movs	r4, r0
	r |= spi_txrx(0xff);
 80040ee:	20ff      	movs	r0, #255	; 0xff
 80040f0:	f7ff ff84 	bl	8003ffc <spi_txrx>
	r |= spi_txrx(0xff) << 8;
 80040f4:	0224      	lsls	r4, r4, #8
 80040f6:	4307      	orrs	r7, r0
	r |= spi_txrx(0xff);
 80040f8:	433c      	orrs	r4, r7
	*r7 = r;
 80040fa:	6034      	str	r4, [r6, #0]
}
 80040fc:	0028      	movs	r0, r5
 80040fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004100 <sd_read_status.isra.0>:

static int sd_read_status(hwif *hw)
{
	uint16_t r2;

	spi_cs_low();
 8004100:	2180      	movs	r1, #128	; 0x80
 8004102:	20a0      	movs	r0, #160	; 0xa0
static int sd_read_status(hwif *hw)
 8004104:	b570      	push	{r4, r5, r6, lr}
	spi_cs_low();
 8004106:	2200      	movs	r2, #0
 8004108:	0209      	lsls	r1, r1, #8
 800410a:	05c0      	lsls	r0, r0, #23
 800410c:	f7fd ffd4 	bl	80020b8 <HAL_GPIO_WritePin>
	sd_cmd(13, 0);
 8004110:	2100      	movs	r1, #0
 8004112:	200d      	movs	r0, #13
 8004114:	f7ff ff88 	bl	8004028 <sd_cmd>
	while (tries--) {
 8004118:	4d0b      	ldr	r5, [pc, #44]	; (8004148 <sd_read_status.isra.0+0x48>)
 800411a:	3d01      	subs	r5, #1
 800411c:	2d00      	cmp	r5, #0
 800411e:	d10a      	bne.n	8004136 <sd_read_status.isra.0+0x36>
	r2 = sd_get_r2();
	sd_nec();
 8004120:	f7ff ffc8 	bl	80040b4 <sd_nec>
	spi_cs_high();
 8004124:	2180      	movs	r1, #128	; 0x80
 8004126:	20a0      	movs	r0, #160	; 0xa0
 8004128:	2201      	movs	r2, #1
 800412a:	0209      	lsls	r1, r1, #8
 800412c:	05c0      	lsls	r0, r0, #23
 800412e:	f7fd ffc3 	bl	80020b8 <HAL_GPIO_WritePin>
	if (r2 & 0x8000)
		return -1;
	if (r2)

	return 0;
}
 8004132:	2000      	movs	r0, #0
 8004134:	bd70      	pop	{r4, r5, r6, pc}
		r = spi_txrx(0xff);
 8004136:	20ff      	movs	r0, #255	; 0xff
 8004138:	f7ff ff60 	bl	8003ffc <spi_txrx>
		if ((r & 0x80) == 0)
 800413c:	0603      	lsls	r3, r0, #24
 800413e:	d4ec      	bmi.n	800411a <sd_read_status.isra.0+0x1a>
	r = r<<8 | spi_txrx(0xff);
 8004140:	20ff      	movs	r0, #255	; 0xff
 8004142:	f7ff ff5b 	bl	8003ffc <spi_txrx>
	return r;
 8004146:	e7eb      	b.n	8004120 <sd_read_status.isra.0+0x20>
 8004148:	000003e9 	.word	0x000003e9

0800414c <sd_get_data.isra.0>:

/* 0xfe marks data start, then len bytes of data and crc16 */
static int sd_get_data(hwif *hw, uint8_t *buf, int len)
 800414c:	b570      	push	{r4, r5, r6, lr}
 800414e:	0005      	movs	r5, r0
 8004150:	000c      	movs	r4, r1
 8004152:	4e0c      	ldr	r6, [pc, #48]	; (8004184 <sd_get_data.isra.0+0x38>)
	uint8_t r;
	uint16_t _crc16;
	uint16_t calc_crc;
	int i;

	while (tries--) {
 8004154:	3e01      	subs	r6, #1
 8004156:	2e00      	cmp	r6, #0
 8004158:	d102      	bne.n	8004160 <sd_get_data.isra.0+0x14>
		r = spi_txrx(0xff);
		if (r == 0xfe)
			break;
	}
	if (tries < 0)
		return -1;
 800415a:	2001      	movs	r0, #1
 800415c:	4240      	negs	r0, r0
	//if (_crc16 != calc_crc) {
	//	return -1;
	//}

	return 0;
}
 800415e:	bd70      	pop	{r4, r5, r6, pc}
		r = spi_txrx(0xff);
 8004160:	20ff      	movs	r0, #255	; 0xff
 8004162:	f7ff ff4b 	bl	8003ffc <spi_txrx>
		if (r == 0xfe)
 8004166:	28fe      	cmp	r0, #254	; 0xfe
 8004168:	d1f4      	bne.n	8004154 <sd_get_data.isra.0+0x8>
	dma_complete = 0;
 800416a:	2300      	movs	r3, #0
 800416c:	4e06      	ldr	r6, [pc, #24]	; (8004188 <sd_get_data.isra.0+0x3c>)
	HAL_SPI_Receive_DMA(&FAT_SD_SPI, buf, len);
 800416e:	0029      	movs	r1, r5
 8004170:	4806      	ldr	r0, [pc, #24]	; (800418c <sd_get_data.isra.0+0x40>)
 8004172:	b2a2      	uxth	r2, r4
	dma_complete = 0;
 8004174:	7033      	strb	r3, [r6, #0]
	HAL_SPI_Receive_DMA(&FAT_SD_SPI, buf, len);
 8004176:	f7fe fdeb 	bl	8002d50 <HAL_SPI_Receive_DMA>
	while (dma_complete == 0);
 800417a:	7833      	ldrb	r3, [r6, #0]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d0fc      	beq.n	800417a <sd_get_data.isra.0+0x2e>
 8004180:	2000      	movs	r0, #0
 8004182:	e7ec      	b.n	800415e <sd_get_data.isra.0+0x12>
 8004184:	00004e21 	.word	0x00004e21
 8004188:	200005fc 	.word	0x200005fc
 800418c:	20000128 	.word	0x20000128

08004190 <sd_readsector.isra.0>:

	return 0;
}


static int sd_readsector(hwif *hw, uint32_t address, uint8_t *buf)
 8004190:	b570      	push	{r4, r5, r6, lr}
 8004192:	0005      	movs	r5, r0
 8004194:	000c      	movs	r4, r1
{
	int r;

	spi_cs_low();
 8004196:	20a0      	movs	r0, #160	; 0xa0
 8004198:	2180      	movs	r1, #128	; 0x80
static int sd_readsector(hwif *hw, uint32_t address, uint8_t *buf)
 800419a:	0016      	movs	r6, r2
	spi_cs_low();
 800419c:	0209      	lsls	r1, r1, #8
 800419e:	2200      	movs	r2, #0
 80041a0:	05c0      	lsls	r0, r0, #23
 80041a2:	f7fd ff89 	bl	80020b8 <HAL_GPIO_WritePin>
	if (hw->capabilities & CAP_SDHC)
 80041a6:	682b      	ldr	r3, [r5, #0]
		sd_cmd(17, address); /* read single block */
 80041a8:	0021      	movs	r1, r4
	if (hw->capabilities & CAP_SDHC)
 80041aa:	079b      	lsls	r3, r3, #30
 80041ac:	d400      	bmi.n	80041b0 <sd_readsector.isra.0+0x20>
	else
		sd_cmd(17, address*512); /* read single block */
 80041ae:	0261      	lsls	r1, r4, #9
 80041b0:	2011      	movs	r0, #17
 80041b2:	f7ff ff39 	bl	8004028 <sd_cmd>

	r = sd_get_r1();
 80041b6:	f7ff ff6f 	bl	8004098 <sd_get_r1>
	if (r == 0xff) {
 80041ba:	28ff      	cmp	r0, #255	; 0xff
 80041bc:	d109      	bne.n	80041d2 <sd_readsector.isra.0+0x42>
		spi_cs_high();
 80041be:	2180      	movs	r1, #128	; 0x80
 80041c0:	20a0      	movs	r0, #160	; 0xa0
 80041c2:	2201      	movs	r2, #1
 80041c4:	05c0      	lsls	r0, r0, #23
 80041c6:	0209      	lsls	r1, r1, #8
 80041c8:	f7fd ff76 	bl	80020b8 <HAL_GPIO_WritePin>
		r = -1;
 80041cc:	2001      	movs	r0, #1

	r = sd_get_data(hw, buf, 512);
	sd_nec();
	spi_cs_high();
	if (r == -1) {
		r = -3;
 80041ce:	4240      	negs	r0, r0
	}

	return 0;
 fail:
	return r;
}
 80041d0:	bd70      	pop	{r4, r5, r6, pc}
	if (r & 0xfe) {
 80041d2:	2501      	movs	r5, #1
 80041d4:	43a8      	bics	r0, r5
 80041d6:	b2c4      	uxtb	r4, r0
 80041d8:	2c00      	cmp	r4, #0
 80041da:	d008      	beq.n	80041ee <sd_readsector.isra.0+0x5e>
		spi_cs_high();
 80041dc:	2180      	movs	r1, #128	; 0x80
 80041de:	20a0      	movs	r0, #160	; 0xa0
 80041e0:	002a      	movs	r2, r5
 80041e2:	05c0      	lsls	r0, r0, #23
 80041e4:	0209      	lsls	r1, r1, #8
 80041e6:	f7fd ff67 	bl	80020b8 <HAL_GPIO_WritePin>
		r = -2;
 80041ea:	2002      	movs	r0, #2
 80041ec:	e7ef      	b.n	80041ce <sd_readsector.isra.0+0x3e>
	r = sd_get_data(hw, buf, 512);
 80041ee:	2180      	movs	r1, #128	; 0x80
 80041f0:	0030      	movs	r0, r6
 80041f2:	0089      	lsls	r1, r1, #2
 80041f4:	f7ff ffaa 	bl	800414c <sd_get_data.isra.0>
 80041f8:	0006      	movs	r6, r0
	sd_nec();
 80041fa:	f7ff ff5b 	bl	80040b4 <sd_nec>
	spi_cs_high();
 80041fe:	2180      	movs	r1, #128	; 0x80
 8004200:	20a0      	movs	r0, #160	; 0xa0
 8004202:	002a      	movs	r2, r5
 8004204:	05c0      	lsls	r0, r0, #23
 8004206:	0209      	lsls	r1, r1, #8
 8004208:	f7fd ff56 	bl	80020b8 <HAL_GPIO_WritePin>
	return 0;
 800420c:	0020      	movs	r0, r4
	if (r == -1) {
 800420e:	1c73      	adds	r3, r6, #1
 8004210:	d1de      	bne.n	80041d0 <sd_readsector.isra.0+0x40>
		r = -3;
 8004212:	2003      	movs	r0, #3
 8004214:	e7db      	b.n	80041ce <sd_readsector.isra.0+0x3e>
	...

08004218 <sd_init.isra.0>:
	hw->capabilities = 0;
 8004218:	2300      	movs	r3, #0
static int sd_init(hwif *hw)
 800421a:	b5f0      	push	{r4, r5, r6, r7, lr}
	hw->capabilities = 0;
 800421c:	6003      	str	r3, [r0, #0]
static int sd_init(hwif *hw)
 800421e:	0004      	movs	r4, r0
	FAT_SD_SPI.Init.BaudRatePrescaler = prescaler;
 8004220:	489c      	ldr	r0, [pc, #624]	; (8004494 <sd_init.isra.0+0x27c>)
 8004222:	3328      	adds	r3, #40	; 0x28
static int sd_init(hwif *hw)
 8004224:	b085      	sub	sp, #20
	FAT_SD_SPI.Init.BaudRatePrescaler = prescaler;
 8004226:	61c3      	str	r3, [r0, #28]
	HAL_SPI_Init(&FAT_SD_SPI);
 8004228:	f7fe fbd2 	bl	80029d0 <HAL_SPI_Init>
	spi_cs_high();
 800422c:	2180      	movs	r1, #128	; 0x80
 800422e:	20a0      	movs	r0, #160	; 0xa0
 8004230:	2201      	movs	r2, #1
 8004232:	0209      	lsls	r1, r1, #8
 8004234:	05c0      	lsls	r0, r0, #23
 8004236:	f7fd ff3f 	bl	80020b8 <HAL_GPIO_WritePin>
 800423a:	260a      	movs	r6, #10
		spi_txrx(0xff);
 800423c:	20ff      	movs	r0, #255	; 0xff
 800423e:	3e01      	subs	r6, #1
 8004240:	f7ff fedc 	bl	8003ffc <spi_txrx>
	for (i=0; i<10; i++)
 8004244:	2e00      	cmp	r6, #0
 8004246:	d1f9      	bne.n	800423c <sd_init.isra.0+0x24>
	spi_cs_low();
 8004248:	2180      	movs	r1, #128	; 0x80
 800424a:	20a0      	movs	r0, #160	; 0xa0
 800424c:	0032      	movs	r2, r6
 800424e:	0209      	lsls	r1, r1, #8
 8004250:	05c0      	lsls	r0, r0, #23
 8004252:	f7fd ff31 	bl	80020b8 <HAL_GPIO_WritePin>
	sd_cmd(0, 0);
 8004256:	0031      	movs	r1, r6
 8004258:	0030      	movs	r0, r6
 800425a:	f7ff fee5 	bl	8004028 <sd_cmd>
	r = sd_get_r1();
 800425e:	f7ff ff1b 	bl	8004098 <sd_get_r1>
 8004262:	0005      	movs	r5, r0
	sd_nec();
 8004264:	f7ff ff26 	bl	80040b4 <sd_nec>
	spi_cs_high();
 8004268:	2180      	movs	r1, #128	; 0x80
 800426a:	20a0      	movs	r0, #160	; 0xa0
 800426c:	2201      	movs	r2, #1
 800426e:	0209      	lsls	r1, r1, #8
 8004270:	05c0      	lsls	r0, r0, #23
 8004272:	f7fd ff21 	bl	80020b8 <HAL_GPIO_WritePin>
	if (r == 0xff)
 8004276:	2dff      	cmp	r5, #255	; 0xff
 8004278:	d104      	bne.n	8004284 <sd_init.isra.0+0x6c>
	return -1;
 800427a:	2501      	movs	r5, #1
	return -2;
 800427c:	426d      	negs	r5, r5
}
 800427e:	0028      	movs	r0, r5
 8004280:	b005      	add	sp, #20
 8004282:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (r != 0x01) {
 8004284:	2d01      	cmp	r5, #1
 8004286:	d001      	beq.n	800428c <sd_init.isra.0+0x74>
	return -2;
 8004288:	2502      	movs	r5, #2
 800428a:	e7f7      	b.n	800427c <sd_init.isra.0+0x64>
	spi_cs_low();
 800428c:	2180      	movs	r1, #128	; 0x80
 800428e:	20a0      	movs	r0, #160	; 0xa0
 8004290:	0032      	movs	r2, r6
 8004292:	0209      	lsls	r1, r1, #8
 8004294:	05c0      	lsls	r0, r0, #23
 8004296:	f7fd ff0f 	bl	80020b8 <HAL_GPIO_WritePin>
	sd_cmd(8, 0x1aa /* VHS = 1 */);
 800429a:	21d5      	movs	r1, #213	; 0xd5
 800429c:	2008      	movs	r0, #8
 800429e:	0049      	lsls	r1, r1, #1
 80042a0:	f7ff fec2 	bl	8004028 <sd_cmd>
	r = sd_get_r7(&r7);
 80042a4:	a802      	add	r0, sp, #8
 80042a6:	f7ff ff0e 	bl	80040c6 <sd_get_r7>
 80042aa:	0007      	movs	r7, r0
	sd_nec();
 80042ac:	f7ff ff02 	bl	80040b4 <sd_nec>
	spi_cs_high();
 80042b0:	2180      	movs	r1, #128	; 0x80
 80042b2:	20a0      	movs	r0, #160	; 0xa0
 80042b4:	002a      	movs	r2, r5
 80042b6:	0209      	lsls	r1, r1, #8
 80042b8:	05c0      	lsls	r0, r0, #23
 80042ba:	f7fd fefd 	bl	80020b8 <HAL_GPIO_WritePin>
	hw->capabilities |= CAP_VER2_00;
 80042be:	002a      	movs	r2, r5
 80042c0:	6823      	ldr	r3, [r4, #0]
 80042c2:	431a      	orrs	r2, r3
 80042c4:	6022      	str	r2, [r4, #0]
	if (r == 0xff)
 80042c6:	2fff      	cmp	r7, #255	; 0xff
 80042c8:	d0d7      	beq.n	800427a <sd_init.isra.0+0x62>
	if (r == 0x01)
 80042ca:	2f01      	cmp	r7, #1
 80042cc:	d003      	beq.n	80042d6 <sd_init.isra.0+0xbe>
	else if (r & 0x4) {
 80042ce:	077a      	lsls	r2, r7, #29
 80042d0:	d5da      	bpl.n	8004288 <sd_init.isra.0+0x70>
		hw->capabilities &= ~CAP_VER2_00;
 80042d2:	43ab      	bics	r3, r5
 80042d4:	6023      	str	r3, [r4, #0]
	spi_cs_low();
 80042d6:	2180      	movs	r1, #128	; 0x80
 80042d8:	20a0      	movs	r0, #160	; 0xa0
 80042da:	2200      	movs	r2, #0
 80042dc:	0209      	lsls	r1, r1, #8
 80042de:	05c0      	lsls	r0, r0, #23
 80042e0:	f7fd feea 	bl	80020b8 <HAL_GPIO_WritePin>
	sd_cmd(58, 0);
 80042e4:	2100      	movs	r1, #0
 80042e6:	203a      	movs	r0, #58	; 0x3a
 80042e8:	f7ff fe9e 	bl	8004028 <sd_cmd>
	r = sd_get_r3(&r3);
 80042ec:	a803      	add	r0, sp, #12
 80042ee:	f7ff feea 	bl	80040c6 <sd_get_r7>
 80042f2:	0005      	movs	r5, r0
	sd_nec();
 80042f4:	f7ff fede 	bl	80040b4 <sd_nec>
	spi_cs_high();
 80042f8:	2180      	movs	r1, #128	; 0x80
 80042fa:	20a0      	movs	r0, #160	; 0xa0
 80042fc:	2201      	movs	r2, #1
 80042fe:	0209      	lsls	r1, r1, #8
 8004300:	05c0      	lsls	r0, r0, #23
 8004302:	f7fd fed9 	bl	80020b8 <HAL_GPIO_WritePin>
	if (r == 0xff)
 8004306:	2dff      	cmp	r5, #255	; 0xff
 8004308:	d0b7      	beq.n	800427a <sd_init.isra.0+0x62>
	if (r != 0x01 && !(r & 0x4)) { /* allow it to not be implemented - old cards */
 800430a:	2d01      	cmp	r5, #1
 800430c:	d001      	beq.n	8004312 <sd_init.isra.0+0xfa>
 800430e:	076b      	lsls	r3, r5, #29
 8004310:	d5ba      	bpl.n	8004288 <sd_init.isra.0+0x70>
	if (hw->capabilities & CAP_VER2_00)
 8004312:	6823      	ldr	r3, [r4, #0]
 8004314:	07db      	lsls	r3, r3, #31
 8004316:	d501      	bpl.n	800431c <sd_init.isra.0+0x104>
		hcs = 1<<30;
 8004318:	2680      	movs	r6, #128	; 0x80
 800431a:	05f6      	lsls	r6, r6, #23
 800431c:	4b5e      	ldr	r3, [pc, #376]	; (8004498 <sd_init.isra.0+0x280>)
 800431e:	9301      	str	r3, [sp, #4]
		spi_cs_low();
 8004320:	2180      	movs	r1, #128	; 0x80
 8004322:	20a0      	movs	r0, #160	; 0xa0
 8004324:	2200      	movs	r2, #0
 8004326:	0209      	lsls	r1, r1, #8
 8004328:	05c0      	lsls	r0, r0, #23
 800432a:	f7fd fec5 	bl	80020b8 <HAL_GPIO_WritePin>
		sd_cmd(55, 0);
 800432e:	2100      	movs	r1, #0
 8004330:	2037      	movs	r0, #55	; 0x37
 8004332:	f7ff fe79 	bl	8004028 <sd_cmd>
		r = sd_get_r1();
 8004336:	f7ff feaf 	bl	8004098 <sd_get_r1>
 800433a:	0005      	movs	r5, r0
		sd_nec();
 800433c:	f7ff feba 	bl	80040b4 <sd_nec>
		spi_cs_high();
 8004340:	2180      	movs	r1, #128	; 0x80
 8004342:	20a0      	movs	r0, #160	; 0xa0
 8004344:	2201      	movs	r2, #1
 8004346:	0209      	lsls	r1, r1, #8
 8004348:	05c0      	lsls	r0, r0, #23
 800434a:	f7fd feb5 	bl	80020b8 <HAL_GPIO_WritePin>
		if (r == 0xff)
 800434e:	2dff      	cmp	r5, #255	; 0xff
 8004350:	d100      	bne.n	8004354 <sd_init.isra.0+0x13c>
 8004352:	e792      	b.n	800427a <sd_init.isra.0+0x62>
		if (r & 0xfe) {
 8004354:	2701      	movs	r7, #1
 8004356:	43bd      	bics	r5, r7
 8004358:	b2ea      	uxtb	r2, r5
 800435a:	2a00      	cmp	r2, #0
 800435c:	d194      	bne.n	8004288 <sd_init.isra.0+0x70>
		spi_cs_low();
 800435e:	2180      	movs	r1, #128	; 0x80
 8004360:	20a0      	movs	r0, #160	; 0xa0
 8004362:	0209      	lsls	r1, r1, #8
 8004364:	05c0      	lsls	r0, r0, #23
 8004366:	f7fd fea7 	bl	80020b8 <HAL_GPIO_WritePin>
		sd_cmd(41, hcs);
 800436a:	0031      	movs	r1, r6
 800436c:	2029      	movs	r0, #41	; 0x29
 800436e:	f7ff fe5b 	bl	8004028 <sd_cmd>
		r = sd_get_r1();
 8004372:	f7ff fe91 	bl	8004098 <sd_get_r1>
 8004376:	0005      	movs	r5, r0
		sd_nec();
 8004378:	f7ff fe9c 	bl	80040b4 <sd_nec>
		spi_cs_high();
 800437c:	2180      	movs	r1, #128	; 0x80
 800437e:	20a0      	movs	r0, #160	; 0xa0
 8004380:	003a      	movs	r2, r7
 8004382:	0209      	lsls	r1, r1, #8
 8004384:	05c0      	lsls	r0, r0, #23
 8004386:	f7fd fe97 	bl	80020b8 <HAL_GPIO_WritePin>
		if (r == 0xff)
 800438a:	2dff      	cmp	r5, #255	; 0xff
 800438c:	d100      	bne.n	8004390 <sd_init.isra.0+0x178>
 800438e:	e774      	b.n	800427a <sd_init.isra.0+0x62>
		if (r & 0xfe) {
 8004390:	002b      	movs	r3, r5
 8004392:	43bb      	bics	r3, r7
 8004394:	b2db      	uxtb	r3, r3
 8004396:	2b00      	cmp	r3, #0
 8004398:	d000      	beq.n	800439c <sd_init.isra.0+0x184>
 800439a:	e775      	b.n	8004288 <sd_init.isra.0+0x70>
	} while (r != 0 && tries--);
 800439c:	2d00      	cmp	r5, #0
 800439e:	d023      	beq.n	80043e8 <sd_init.isra.0+0x1d0>
 80043a0:	9b01      	ldr	r3, [sp, #4]
 80043a2:	3b01      	subs	r3, #1
 80043a4:	9301      	str	r3, [sp, #4]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d1ba      	bne.n	8004320 <sd_init.isra.0+0x108>
 80043aa:	e76d      	b.n	8004288 <sd_init.isra.0+0x70>
		spi_cs_low();
 80043ac:	2180      	movs	r1, #128	; 0x80
 80043ae:	20a0      	movs	r0, #160	; 0xa0
 80043b0:	0209      	lsls	r1, r1, #8
 80043b2:	05c0      	lsls	r0, r0, #23
 80043b4:	f7fd fe80 	bl	80020b8 <HAL_GPIO_WritePin>
		sd_cmd(16, 512);
 80043b8:	2180      	movs	r1, #128	; 0x80
 80043ba:	2010      	movs	r0, #16
 80043bc:	0089      	lsls	r1, r1, #2
 80043be:	f7ff fe33 	bl	8004028 <sd_cmd>
		r = sd_get_r1();
 80043c2:	f7ff fe69 	bl	8004098 <sd_get_r1>
 80043c6:	0004      	movs	r4, r0
		sd_nec();
 80043c8:	f7ff fe74 	bl	80040b4 <sd_nec>
		spi_cs_high();
 80043cc:	2180      	movs	r1, #128	; 0x80
 80043ce:	20a0      	movs	r0, #160	; 0xa0
 80043d0:	2201      	movs	r2, #1
 80043d2:	0209      	lsls	r1, r1, #8
 80043d4:	05c0      	lsls	r0, r0, #23
 80043d6:	f7fd fe6f 	bl	80020b8 <HAL_GPIO_WritePin>
		if (r == 0xff)
 80043da:	2cff      	cmp	r4, #255	; 0xff
 80043dc:	d100      	bne.n	80043e0 <sd_init.isra.0+0x1c8>
 80043de:	e74c      	b.n	800427a <sd_init.isra.0+0x62>
		if (r & 0xfe) {
 80043e0:	23fe      	movs	r3, #254	; 0xfe
 80043e2:	421c      	tst	r4, r3
 80043e4:	d031      	beq.n	800444a <sd_init.isra.0+0x232>
 80043e6:	e74f      	b.n	8004288 <sd_init.isra.0+0x70>
	if (hw->capabilities & CAP_VER2_00) {
 80043e8:	6823      	ldr	r3, [r4, #0]
 80043ea:	423b      	tst	r3, r7
 80043ec:	d027      	beq.n	800443e <sd_init.isra.0+0x226>
		spi_cs_low();
 80043ee:	2180      	movs	r1, #128	; 0x80
 80043f0:	20a0      	movs	r0, #160	; 0xa0
 80043f2:	002a      	movs	r2, r5
 80043f4:	0209      	lsls	r1, r1, #8
 80043f6:	05c0      	lsls	r0, r0, #23
 80043f8:	f7fd fe5e 	bl	80020b8 <HAL_GPIO_WritePin>
		sd_cmd(58, 0);
 80043fc:	0029      	movs	r1, r5
 80043fe:	203a      	movs	r0, #58	; 0x3a
 8004400:	f7ff fe12 	bl	8004028 <sd_cmd>
		r = sd_get_r3(&r3);
 8004404:	a803      	add	r0, sp, #12
 8004406:	f7ff fe5e 	bl	80040c6 <sd_get_r7>
 800440a:	0006      	movs	r6, r0
		sd_nec();
 800440c:	f7ff fe52 	bl	80040b4 <sd_nec>
		spi_cs_high();
 8004410:	2180      	movs	r1, #128	; 0x80
 8004412:	20a0      	movs	r0, #160	; 0xa0
 8004414:	003a      	movs	r2, r7
 8004416:	0209      	lsls	r1, r1, #8
 8004418:	05c0      	lsls	r0, r0, #23
 800441a:	f7fd fe4d 	bl	80020b8 <HAL_GPIO_WritePin>
		if (r == 0xff)
 800441e:	2eff      	cmp	r6, #255	; 0xff
 8004420:	d100      	bne.n	8004424 <sd_init.isra.0+0x20c>
 8004422:	e72a      	b.n	800427a <sd_init.isra.0+0x62>
		if (r & 0xfe) {
 8004424:	43be      	bics	r6, r7
 8004426:	b2f6      	uxtb	r6, r6
 8004428:	2e00      	cmp	r6, #0
 800442a:	d000      	beq.n	800442e <sd_init.isra.0+0x216>
 800442c:	e72c      	b.n	8004288 <sd_init.isra.0+0x70>
			if (r3>>30 & 1) {
 800442e:	9b03      	ldr	r3, [sp, #12]
 8004430:	0f9b      	lsrs	r3, r3, #30
 8004432:	423b      	tst	r3, r7
 8004434:	d003      	beq.n	800443e <sd_init.isra.0+0x226>
				hw->capabilities |= CAP_SDHC;
 8004436:	2302      	movs	r3, #2
 8004438:	6822      	ldr	r2, [r4, #0]
 800443a:	4313      	orrs	r3, r2
 800443c:	6023      	str	r3, [r4, #0]
	if ((hw->capabilities & CAP_SDHC) == 0) {
 800443e:	6821      	ldr	r1, [r4, #0]
 8004440:	2302      	movs	r3, #2
 8004442:	000a      	movs	r2, r1
 8004444:	401a      	ands	r2, r3
 8004446:	4219      	tst	r1, r3
 8004448:	d0b0      	beq.n	80043ac <sd_init.isra.0+0x194>
	spi_cs_low();
 800444a:	2180      	movs	r1, #128	; 0x80
 800444c:	20a0      	movs	r0, #160	; 0xa0
 800444e:	2200      	movs	r2, #0
 8004450:	0209      	lsls	r1, r1, #8
 8004452:	05c0      	lsls	r0, r0, #23
 8004454:	f7fd fe30 	bl	80020b8 <HAL_GPIO_WritePin>
	sd_cmd(59, 0);
 8004458:	2100      	movs	r1, #0
 800445a:	203b      	movs	r0, #59	; 0x3b
 800445c:	f7ff fde4 	bl	8004028 <sd_cmd>
	r = sd_get_r1();
 8004460:	f7ff fe1a 	bl	8004098 <sd_get_r1>
 8004464:	0004      	movs	r4, r0
	sd_nec();
 8004466:	f7ff fe25 	bl	80040b4 <sd_nec>
	spi_cs_high();
 800446a:	2180      	movs	r1, #128	; 0x80
 800446c:	20a0      	movs	r0, #160	; 0xa0
 800446e:	2201      	movs	r2, #1
 8004470:	0209      	lsls	r1, r1, #8
 8004472:	05c0      	lsls	r0, r0, #23
 8004474:	f7fd fe20 	bl	80020b8 <HAL_GPIO_WritePin>
	if (r == 0xff)
 8004478:	2cff      	cmp	r4, #255	; 0xff
 800447a:	d100      	bne.n	800447e <sd_init.isra.0+0x266>
 800447c:	e6fd      	b.n	800427a <sd_init.isra.0+0x62>
	if (r & 0xfe) {
 800447e:	23fe      	movs	r3, #254	; 0xfe
 8004480:	421c      	tst	r4, r3
 8004482:	d000      	beq.n	8004486 <sd_init.isra.0+0x26e>
 8004484:	e700      	b.n	8004288 <sd_init.isra.0+0x70>
	FAT_SD_SPI.Init.BaudRatePrescaler = prescaler;
 8004486:	4803      	ldr	r0, [pc, #12]	; (8004494 <sd_init.isra.0+0x27c>)
 8004488:	3bee      	subs	r3, #238	; 0xee
 800448a:	61c3      	str	r3, [r0, #28]
	HAL_SPI_Init(&FAT_SD_SPI);
 800448c:	f7fe faa0 	bl	80029d0 <HAL_SPI_Init>
}
 8004490:	e6f5      	b.n	800427e <sd_init.isra.0+0x66>
 8004492:	46c0      	nop			; (mov r8, r8)
 8004494:	20000128 	.word	0x20000128
 8004498:	000003e9 	.word	0x000003e9

0800449c <hwif_init>:


/*** public API - on top of sd/spi code ***/

int hwif_init(hwif* hw)
{
 800449c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	int tries = 10;

	if (hw->initialized)
		return 0;
 800449e:	2500      	movs	r5, #0
	if (hw->initialized)
 80044a0:	6803      	ldr	r3, [r0, #0]
{
 80044a2:	0004      	movs	r4, r0
	if (hw->initialized)
 80044a4:	42ab      	cmp	r3, r5
 80044a6:	d10a      	bne.n	80044be <hwif_init+0x22>
	FAT_SD_SPI.Init.BaudRatePrescaler = prescaler;
 80044a8:	2328      	movs	r3, #40	; 0x28
 80044aa:	4850      	ldr	r0, [pc, #320]	; (80045ec <hwif_init+0x150>)
}
 80044ac:	260b      	movs	r6, #11
	FAT_SD_SPI.Init.BaudRatePrescaler = prescaler;
 80044ae:	61c3      	str	r3, [r0, #28]
	HAL_SPI_Init(&FAT_SD_SPI);
 80044b0:	f7fe fa8e 	bl	80029d0 <HAL_SPI_Init>

	spi_init();

	while (tries--) {
 80044b4:	3e01      	subs	r6, #1
 80044b6:	2e00      	cmp	r6, #0
 80044b8:	d104      	bne.n	80044c4 <hwif_init+0x28>
	/* read status register */
	sd_read_status(hw);

	sd_read_cid(hw);
	if (sd_read_csd(hw) != 0)
		return -1;
 80044ba:	2501      	movs	r5, #1
 80044bc:	426d      	negs	r5, r5

	hw->initialized = 1;
	return 0;
}
 80044be:	0028      	movs	r0, r5
 80044c0:	b004      	add	sp, #16
 80044c2:	bd70      	pop	{r4, r5, r6, pc}
		if (sd_init(hw) == 0)
 80044c4:	0020      	movs	r0, r4
 80044c6:	300c      	adds	r0, #12
 80044c8:	f7ff fea6 	bl	8004218 <sd_init.isra.0>
 80044cc:	1e05      	subs	r5, r0, #0
 80044ce:	d1f1      	bne.n	80044b4 <hwif_init+0x18>
	sd_read_status(hw);
 80044d0:	f7ff fe16 	bl	8004100 <sd_read_status.isra.0>
	spi_cs_low();
 80044d4:	2180      	movs	r1, #128	; 0x80
 80044d6:	20a0      	movs	r0, #160	; 0xa0
 80044d8:	002a      	movs	r2, r5
 80044da:	0209      	lsls	r1, r1, #8
 80044dc:	05c0      	lsls	r0, r0, #23
 80044de:	f7fd fdeb 	bl	80020b8 <HAL_GPIO_WritePin>
	sd_cmd(10, 0);
 80044e2:	0029      	movs	r1, r5
 80044e4:	200a      	movs	r0, #10
 80044e6:	f7ff fd9f 	bl	8004028 <sd_cmd>
	r = sd_get_r1();
 80044ea:	f7ff fdd5 	bl	8004098 <sd_get_r1>
	if (r == 0xff) {
 80044ee:	28ff      	cmp	r0, #255	; 0xff
 80044f0:	d11d      	bne.n	800452e <hwif_init+0x92>
		spi_cs_high();
 80044f2:	2201      	movs	r2, #1
	spi_cs_high();
 80044f4:	2180      	movs	r1, #128	; 0x80
 80044f6:	20a0      	movs	r0, #160	; 0xa0
 80044f8:	0209      	lsls	r1, r1, #8
 80044fa:	05c0      	lsls	r0, r0, #23
 80044fc:	f7fd fddc 	bl	80020b8 <HAL_GPIO_WritePin>
	spi_cs_low();
 8004500:	2180      	movs	r1, #128	; 0x80
 8004502:	20a0      	movs	r0, #160	; 0xa0
 8004504:	2200      	movs	r2, #0
 8004506:	0209      	lsls	r1, r1, #8
 8004508:	05c0      	lsls	r0, r0, #23
 800450a:	f7fd fdd5 	bl	80020b8 <HAL_GPIO_WritePin>
	sd_cmd(9, 0);
 800450e:	2100      	movs	r1, #0
 8004510:	2009      	movs	r0, #9
 8004512:	f7ff fd89 	bl	8004028 <sd_cmd>
	r = sd_get_r1();
 8004516:	f7ff fdbf 	bl	8004098 <sd_get_r1>
	if (r == 0xff) {
 800451a:	28ff      	cmp	r0, #255	; 0xff
 800451c:	d114      	bne.n	8004548 <hwif_init+0xac>
		spi_cs_high();
 800451e:	2180      	movs	r1, #128	; 0x80
 8004520:	20a0      	movs	r0, #160	; 0xa0
 8004522:	2201      	movs	r2, #1
 8004524:	0209      	lsls	r1, r1, #8
 8004526:	05c0      	lsls	r0, r0, #23
 8004528:	f7fd fdc6 	bl	80020b8 <HAL_GPIO_WritePin>
 800452c:	e7c5      	b.n	80044ba <hwif_init+0x1e>
	if (r & 0xfe) {
 800452e:	2501      	movs	r5, #1
 8004530:	43a8      	bics	r0, r5
 8004532:	b2c0      	uxtb	r0, r0
 8004534:	2800      	cmp	r0, #0
 8004536:	d1dc      	bne.n	80044f2 <hwif_init+0x56>
	r = sd_get_data(hw, buf, 16);
 8004538:	2110      	movs	r1, #16
 800453a:	4668      	mov	r0, sp
 800453c:	f7ff fe06 	bl	800414c <sd_get_data.isra.0>
	sd_nec();
 8004540:	f7ff fdb8 	bl	80040b4 <sd_nec>
	spi_cs_high();
 8004544:	002a      	movs	r2, r5
 8004546:	e7d5      	b.n	80044f4 <hwif_init+0x58>
	if (r & 0xfe) {
 8004548:	2601      	movs	r6, #1
 800454a:	43b0      	bics	r0, r6
 800454c:	b2c0      	uxtb	r0, r0
 800454e:	2800      	cmp	r0, #0
 8004550:	d1e5      	bne.n	800451e <hwif_init+0x82>
	r = sd_get_data(hw, buf, 16);
 8004552:	2110      	movs	r1, #16
 8004554:	4668      	mov	r0, sp
 8004556:	f7ff fdf9 	bl	800414c <sd_get_data.isra.0>
 800455a:	0005      	movs	r5, r0
	sd_nec();
 800455c:	f7ff fdaa 	bl	80040b4 <sd_nec>
	spi_cs_high();
 8004560:	2180      	movs	r1, #128	; 0x80
 8004562:	20a0      	movs	r0, #160	; 0xa0
 8004564:	0032      	movs	r2, r6
 8004566:	0209      	lsls	r1, r1, #8
 8004568:	05c0      	lsls	r0, r0, #23
 800456a:	f7fd fda5 	bl	80020b8 <HAL_GPIO_WritePin>
	if (r == -1) {
 800456e:	1c6b      	adds	r3, r5, #1
 8004570:	d0a5      	beq.n	80044be <hwif_init+0x22>
	if ((buf[0] >> 6) + 1 == 1) {
 8004572:	466b      	mov	r3, sp
 8004574:	7a99      	ldrb	r1, [r3, #10]
 8004576:	79da      	ldrb	r2, [r3, #7]
 8004578:	7a1d      	ldrb	r5, [r3, #8]
 800457a:	7a58      	ldrb	r0, [r3, #9]
 800457c:	781b      	ldrb	r3, [r3, #0]
 800457e:	099b      	lsrs	r3, r3, #6
 8004580:	d12a      	bne.n	80045d8 <hwif_init+0x13c>
	capacity = (((buf[6]&0x3)<<10 | buf[7]<<2 | buf[8]>>6)+1) << (2+(((buf[9]&3) << 1) | buf[10]>>7)) << ((buf[5] & 0xf) - 9);
 8004582:	466b      	mov	r3, sp
 8004584:	26c0      	movs	r6, #192	; 0xc0
 8004586:	799b      	ldrb	r3, [r3, #6]
 8004588:	0136      	lsls	r6, r6, #4
 800458a:	029b      	lsls	r3, r3, #10
 800458c:	0092      	lsls	r2, r2, #2
 800458e:	09ad      	lsrs	r5, r5, #6
 8004590:	432a      	orrs	r2, r5
 8004592:	4033      	ands	r3, r6
 8004594:	4313      	orrs	r3, r2
 8004596:	2206      	movs	r2, #6
 8004598:	0040      	lsls	r0, r0, #1
 800459a:	4010      	ands	r0, r2
 800459c:	09ca      	lsrs	r2, r1, #7
 800459e:	4310      	orrs	r0, r2
 80045a0:	466a      	mov	r2, sp
 80045a2:	3002      	adds	r0, #2
 80045a4:	3301      	adds	r3, #1
 80045a6:	4083      	lsls	r3, r0
 80045a8:	200f      	movs	r0, #15
 80045aa:	7952      	ldrb	r2, [r2, #5]
 80045ac:	4002      	ands	r2, r0
 80045ae:	3a09      	subs	r2, #9
 80045b0:	4093      	lsls	r3, r2
	hw->sectors = capacity;
 80045b2:	6063      	str	r3, [r4, #4]
	hw->erase_sectors = 1;
 80045b4:	2301      	movs	r3, #1
	if (((buf[10]>>6)&1) == 0)
 80045b6:	098a      	lsrs	r2, r1, #6
	hw->erase_sectors = 1;
 80045b8:	60a3      	str	r3, [r4, #8]
	if (((buf[10]>>6)&1) == 0)
 80045ba:	421a      	tst	r2, r3
 80045bc:	d108      	bne.n	80045d0 <hwif_init+0x134>
		hw->erase_sectors = ((buf[10]&0x3f)<<1 | buf[11]>>7) + 1;
 80045be:	4099      	lsls	r1, r3
 80045c0:	337d      	adds	r3, #125	; 0x7d
 80045c2:	4019      	ands	r1, r3
 80045c4:	466b      	mov	r3, sp
 80045c6:	7adb      	ldrb	r3, [r3, #11]
 80045c8:	09db      	lsrs	r3, r3, #7
 80045ca:	4319      	orrs	r1, r3
 80045cc:	3101      	adds	r1, #1
 80045ce:	60a1      	str	r1, [r4, #8]
	hw->initialized = 1;
 80045d0:	2301      	movs	r3, #1
	return 0;
 80045d2:	2500      	movs	r5, #0
	hw->initialized = 1;
 80045d4:	6023      	str	r3, [r4, #0]
	return 0;
 80045d6:	e772      	b.n	80044be <hwif_init+0x22>
		hw->capabilities |= CAP_SDHC;
 80045d8:	2302      	movs	r3, #2
 80045da:	68e6      	ldr	r6, [r4, #12]
	capacity = buf[7]<<16 | buf[8]<<8 | buf[9]; /* in 512 kB */
 80045dc:	0412      	lsls	r2, r2, #16
		hw->capabilities |= CAP_SDHC;
 80045de:	4333      	orrs	r3, r6
 80045e0:	60e3      	str	r3, [r4, #12]
	capacity = buf[7]<<16 | buf[8]<<8 | buf[9]; /* in 512 kB */
 80045e2:	022b      	lsls	r3, r5, #8
 80045e4:	4313      	orrs	r3, r2
 80045e6:	4303      	orrs	r3, r0
	capacity *= 1024; /* in 512 B sectors */
 80045e8:	029b      	lsls	r3, r3, #10
 80045ea:	e7e2      	b.n	80045b2 <hwif_init+0x116>
 80045ec:	20000128 	.word	0x20000128

080045f0 <sd_read>:

int sd_read(hwif* hw, uint32_t address, uint8_t *buf)
{
 80045f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80045f2:	300c      	adds	r0, #12
 80045f4:	000e      	movs	r6, r1
 80045f6:	0017      	movs	r7, r2
 80045f8:	0005      	movs	r5, r0
	int r;
	int tries = 10;

	r = sd_readsector(hw, address, buf);
 80045fa:	f7ff fdc9 	bl	8004190 <sd_readsector.isra.0>

	while (r < 0 && tries--) {
 80045fe:	230b      	movs	r3, #11
	r = sd_readsector(hw, address, buf);
 8004600:	0004      	movs	r4, r0
	while (r < 0 && tries--) {
 8004602:	9301      	str	r3, [sp, #4]
 8004604:	2c00      	cmp	r4, #0
 8004606:	da04      	bge.n	8004612 <sd_read+0x22>
 8004608:	9b01      	ldr	r3, [sp, #4]
 800460a:	3b01      	subs	r3, #1
 800460c:	9301      	str	r3, [sp, #4]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d101      	bne.n	8004616 <sd_read+0x26>
		r = sd_readsector(hw, address, buf);
	}
	if (tries == -1)

	return r;
}
 8004612:	0020      	movs	r0, r4
 8004614:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
		if (sd_init(hw) != 0)
 8004616:	0028      	movs	r0, r5
 8004618:	f7ff fdfe 	bl	8004218 <sd_init.isra.0>
 800461c:	2800      	cmp	r0, #0
 800461e:	d1f1      	bne.n	8004604 <sd_read+0x14>
		sd_read_status(hw);
 8004620:	f7ff fd6e 	bl	8004100 <sd_read_status.isra.0>
		r = sd_readsector(hw, address, buf);
 8004624:	003a      	movs	r2, r7
 8004626:	0031      	movs	r1, r6
 8004628:	0028      	movs	r0, r5
 800462a:	f7ff fdb1 	bl	8004190 <sd_readsector.isra.0>
 800462e:	0004      	movs	r4, r0
 8004630:	e7e8      	b.n	8004604 <sd_read+0x14>
	...

08004634 <HAL_SPI_RxCpltCallback>:

	return r;
}

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef* hspi) {
    dma_complete = 1;
 8004634:	2201      	movs	r2, #1
 8004636:	4b01      	ldr	r3, [pc, #4]	; (800463c <HAL_SPI_RxCpltCallback+0x8>)
 8004638:	701a      	strb	r2, [r3, #0]
	return;
}
 800463a:	4770      	bx	lr
 800463c:	200005fc 	.word	0x200005fc

08004640 <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8004640:	6802      	ldr	r2, [r0, #0]
 8004642:	1e13      	subs	r3, r2, #0
 8004644:	d103      	bne.n	800464e <get_ldnumber+0xe>
	int vol = -1;
 8004646:	2001      	movs	r0, #1
 8004648:	4240      	negs	r0, r0
 800464a:	e00e      	b.n	800466a <get_ldnumber+0x2a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800464c:	3301      	adds	r3, #1
 800464e:	7819      	ldrb	r1, [r3, #0]
 8004650:	291f      	cmp	r1, #31
 8004652:	d909      	bls.n	8004668 <get_ldnumber+0x28>
 8004654:	293a      	cmp	r1, #58	; 0x3a
 8004656:	d1f9      	bne.n	800464c <get_ldnumber+0xc>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0'; 
 8004658:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800465a:	428b      	cmp	r3, r1
 800465c:	d1f3      	bne.n	8004646 <get_ldnumber+0x6>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800465e:	7812      	ldrb	r2, [r2, #0]
 8004660:	2a30      	cmp	r2, #48	; 0x30
 8004662:	d1f0      	bne.n	8004646 <get_ldnumber+0x6>
					vol = (int)i;
					*path = ++tt;
 8004664:	3301      	adds	r3, #1
 8004666:	6003      	str	r3, [r0, #0]
			return vol;
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8004668:	2000      	movs	r0, #0
#endif
	}
	return vol;
}
 800466a:	4770      	bx	lr

0800466c <move_window>:
{
 800466c:	b570      	push	{r4, r5, r6, lr}
 800466e:	0004      	movs	r4, r0
	if (sector != fs->winsect) {	/* Window offset changed? */
 8004670:	6a63      	ldr	r3, [r4, #36]	; 0x24
{
 8004672:	000d      	movs	r5, r1
	FRESULT res = FR_OK;
 8004674:	2000      	movs	r0, #0
	if (sector != fs->winsect) {	/* Window offset changed? */
 8004676:	428b      	cmp	r3, r1
 8004678:	d00c      	beq.n	8004694 <move_window+0x28>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800467a:	000a      	movs	r2, r1
 800467c:	0021      	movs	r1, r4
 800467e:	2301      	movs	r3, #1
 8004680:	7860      	ldrb	r0, [r4, #1]
 8004682:	3128      	adds	r1, #40	; 0x28
 8004684:	f7ff fc92 	bl	8003fac <disk_read>
 8004688:	2800      	cmp	r0, #0
 800468a:	d002      	beq.n	8004692 <move_window+0x26>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800468c:	2501      	movs	r5, #1
				res = FR_DISK_ERR;
 800468e:	2001      	movs	r0, #1
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8004690:	426d      	negs	r5, r5
			fs->winsect = sector;
 8004692:	6265      	str	r5, [r4, #36]	; 0x24
}
 8004694:	bd70      	pop	{r4, r5, r6, pc}
	...

08004698 <check_fs>:
BYTE check_fs (	/* 0:Valid FAT-BS, 1:Valid BS but not FAT, 2:Not a BS, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 8004698:	2300      	movs	r3, #0
{
 800469a:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 800469c:	7103      	strb	r3, [r0, #4]
 800469e:	3b01      	subs	r3, #1
 80046a0:	6243      	str	r3, [r0, #36]	; 0x24
{
 80046a2:	0004      	movs	r4, r0
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 80046a4:	f7ff ffe2 	bl	800466c <move_window>
 80046a8:	2800      	cmp	r0, #0
 80046aa:	d121      	bne.n	80046f0 <check_fs+0x58>
		return 3;

	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 80046ac:	4b12      	ldr	r3, [pc, #72]	; (80046f8 <check_fs+0x60>)
 80046ae:	5ce2      	ldrb	r2, [r4, r3]
 80046b0:	4b12      	ldr	r3, [pc, #72]	; (80046fc <check_fs+0x64>)
 80046b2:	0212      	lsls	r2, r2, #8
 80046b4:	5ce3      	ldrb	r3, [r4, r3]
 80046b6:	4313      	orrs	r3, r2
 80046b8:	4a11      	ldr	r2, [pc, #68]	; (8004700 <check_fs+0x68>)
 80046ba:	b21b      	sxth	r3, r3
 80046bc:	4293      	cmp	r3, r2
 80046be:	d119      	bne.n	80046f4 <check_fs+0x5c>
		return 2;

	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 80046c0:	0022      	movs	r2, r4
 80046c2:	325e      	adds	r2, #94	; 0x5e
 80046c4:	8853      	ldrh	r3, [r2, #2]
 80046c6:	8811      	ldrh	r1, [r2, #0]
 80046c8:	041b      	lsls	r3, r3, #16
 80046ca:	430b      	orrs	r3, r1
 80046cc:	4a0d      	ldr	r2, [pc, #52]	; (8004704 <check_fs+0x6c>)
 80046ce:	021b      	lsls	r3, r3, #8
 80046d0:	0a1b      	lsrs	r3, r3, #8
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d00b      	beq.n	80046ee <check_fs+0x56>
		return 0;
	if ((LD_DWORD(&fs->win[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 80046d6:	347a      	adds	r4, #122	; 0x7a
 80046d8:	8860      	ldrh	r0, [r4, #2]
 80046da:	8823      	ldrh	r3, [r4, #0]
 80046dc:	0400      	lsls	r0, r0, #16
 80046de:	4318      	orrs	r0, r3
 80046e0:	0200      	lsls	r0, r0, #8
 80046e2:	4b09      	ldr	r3, [pc, #36]	; (8004708 <check_fs+0x70>)
 80046e4:	0a00      	lsrs	r0, r0, #8
 80046e6:	18c0      	adds	r0, r0, r3
 80046e8:	1e43      	subs	r3, r0, #1
 80046ea:	4198      	sbcs	r0, r3
		return 3;
 80046ec:	b2c0      	uxtb	r0, r0
		return 0;

	return 1;
}
 80046ee:	bd10      	pop	{r4, pc}
		return 3;
 80046f0:	2003      	movs	r0, #3
 80046f2:	e7fc      	b.n	80046ee <check_fs+0x56>
		return 2;
 80046f4:	2002      	movs	r0, #2
 80046f6:	e7fa      	b.n	80046ee <check_fs+0x56>
 80046f8:	00000227 	.word	0x00000227
 80046fc:	00000226 	.word	0x00000226
 8004700:	ffffaa55 	.word	0xffffaa55
 8004704:	00544146 	.word	0x00544146
 8004708:	ffabbeba 	.word	0xffabbeba

0800470c <find_volume.isra.0>:
/*-----------------------------------------------------------------------*/
/* Find logical drive and check if the volume is mounted                 */
/*-----------------------------------------------------------------------*/

static
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
 800470c:	b5f0      	push	{r4, r5, r6, r7, lr}
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 800470e:	2300      	movs	r3, #0
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
 8004710:	0007      	movs	r7, r0
 8004712:	b08b      	sub	sp, #44	; 0x2c
 8004714:	0008      	movs	r0, r1
	*rfs = 0;
 8004716:	603b      	str	r3, [r7, #0]
	vol = get_ldnumber(path);
 8004718:	f7ff ff92 	bl	8004640 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 800471c:	250b      	movs	r5, #11
	vol = get_ldnumber(path);
 800471e:	1e06      	subs	r6, r0, #0
	if (vol < 0) return FR_INVALID_DRIVE;
 8004720:	db15      	blt.n	800474e <find_volume.isra.0+0x42>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8004722:	4b78      	ldr	r3, [pc, #480]	; (8004904 <find_volume.isra.0+0x1f8>)
 8004724:	0082      	lsls	r2, r0, #2
 8004726:	58d4      	ldr	r4, [r2, r3]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8004728:	3501      	adds	r5, #1
 800472a:	2c00      	cmp	r4, #0
 800472c:	d00f      	beq.n	800474e <find_volume.isra.0+0x42>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */

	if (fs->fs_type) {					/* If the volume has been mounted */
 800472e:	7823      	ldrb	r3, [r4, #0]
	*rfs = fs;							/* Return pointer to the file system object */
 8004730:	603c      	str	r4, [r7, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8004732:	2b00      	cmp	r3, #0
 8004734:	d10e      	bne.n	8004754 <find_volume.isra.0+0x48>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8004736:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8004738:	b2f0      	uxtb	r0, r6
	fs->fs_type = 0;					/* Clear the file system object */
 800473a:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800473c:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800473e:	f7ff fc2b 	bl	8003f98 <disk_initialize>
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8004742:	2601      	movs	r6, #1
 8004744:	0007      	movs	r7, r0
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8004746:	2503      	movs	r5, #3
 8004748:	4037      	ands	r7, r6
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 800474a:	4230      	tst	r0, r6
 800474c:	d00b      	beq.n	8004766 <find_volume.isra.0+0x5a>
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
#endif

	return FR_OK;
}
 800474e:	0028      	movs	r0, r5
 8004750:	b00b      	add	sp, #44	; 0x2c
 8004752:	bdf0      	pop	{r4, r5, r6, r7, pc}
		stat = disk_status(fs->drv);
 8004754:	7860      	ldrb	r0, [r4, #1]
 8004756:	f7ff fc17 	bl	8003f88 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800475a:	2301      	movs	r3, #1
 800475c:	0005      	movs	r5, r0
 800475e:	401d      	ands	r5, r3
 8004760:	4218      	tst	r0, r3
 8004762:	d1e8      	bne.n	8004736 <find_volume.isra.0+0x2a>
 8004764:	e7f3      	b.n	800474e <find_volume.isra.0+0x42>
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8004766:	0039      	movs	r1, r7
 8004768:	0020      	movs	r0, r4
 800476a:	f7ff ff95 	bl	8004698 <check_fs>
 800476e:	0005      	movs	r5, r0
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8004770:	2801      	cmp	r0, #1
 8004772:	d12c      	bne.n	80047ce <find_volume.isra.0+0xc2>
 8004774:	0023      	movs	r3, r4
 8004776:	4a64      	ldr	r2, [pc, #400]	; (8004908 <find_volume.isra.0+0x1fc>)
 8004778:	33e7      	adds	r3, #231	; 0xe7
 800477a:	a906      	add	r1, sp, #24
 800477c:	33ff      	adds	r3, #255	; 0xff
 800477e:	18a0      	adds	r0, r4, r2
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 8004780:	2200      	movs	r2, #0
 8004782:	791e      	ldrb	r6, [r3, #4]
 8004784:	4296      	cmp	r6, r2
 8004786:	d009      	beq.n	800479c <find_volume.isra.0+0x90>
 8004788:	7a5e      	ldrb	r6, [r3, #9]
 800478a:	7a1a      	ldrb	r2, [r3, #8]
 800478c:	0236      	lsls	r6, r6, #8
 800478e:	4316      	orrs	r6, r2
 8004790:	7a9a      	ldrb	r2, [r3, #10]
 8004792:	0412      	lsls	r2, r2, #16
 8004794:	4316      	orrs	r6, r2
 8004796:	7ada      	ldrb	r2, [r3, #11]
 8004798:	0612      	lsls	r2, r2, #24
 800479a:	4332      	orrs	r2, r6
 800479c:	3310      	adds	r3, #16
 800479e:	c104      	stmia	r1!, {r2}
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 80047a0:	4298      	cmp	r0, r3
 80047a2:	d1ed      	bne.n	8004780 <find_volume.isra.0+0x74>
 80047a4:	2600      	movs	r6, #0
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 80047a6:	2702      	movs	r7, #2
			bsect = br[i];
 80047a8:	00b3      	lsls	r3, r6, #2
 80047aa:	aa06      	add	r2, sp, #24
 80047ac:	58d3      	ldr	r3, [r2, r3]
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 80047ae:	0038      	movs	r0, r7
			bsect = br[i];
 80047b0:	9301      	str	r3, [sp, #4]
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d005      	beq.n	80047c2 <find_volume.isra.0+0xb6>
 80047b6:	0019      	movs	r1, r3
 80047b8:	0020      	movs	r0, r4
 80047ba:	f7ff ff6d 	bl	8004698 <check_fs>
		} while (!LD2PT(vol) && fmt && ++i < 4);
 80047be:	2800      	cmp	r0, #0
 80047c0:	d00d      	beq.n	80047de <find_volume.isra.0+0xd2>
 80047c2:	3601      	adds	r6, #1
 80047c4:	2e04      	cmp	r6, #4
 80047c6:	d1ef      	bne.n	80047a8 <find_volume.isra.0+0x9c>
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80047c8:	2803      	cmp	r0, #3
 80047ca:	d106      	bne.n	80047da <find_volume.isra.0+0xce>
 80047cc:	e7bf      	b.n	800474e <find_volume.isra.0+0x42>
 80047ce:	2803      	cmp	r0, #3
 80047d0:	d100      	bne.n	80047d4 <find_volume.isra.0+0xc8>
 80047d2:	e095      	b.n	8004900 <find_volume.isra.0+0x1f4>
	bsect = 0;
 80047d4:	9701      	str	r7, [sp, #4]
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 80047d6:	2800      	cmp	r0, #0
 80047d8:	d001      	beq.n	80047de <find_volume.isra.0+0xd2>
 80047da:	250d      	movs	r5, #13
 80047dc:	e7b7      	b.n	800474e <find_volume.isra.0+0x42>
	if (LD_WORD(fs->win + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80047de:	0023      	movs	r3, r4
 80047e0:	3334      	adds	r3, #52	; 0x34
 80047e2:	781a      	ldrb	r2, [r3, #0]
 80047e4:	3b01      	subs	r3, #1
 80047e6:	781b      	ldrb	r3, [r3, #0]
 80047e8:	0212      	lsls	r2, r2, #8
 80047ea:	4313      	orrs	r3, r2
 80047ec:	2280      	movs	r2, #128	; 0x80
 80047ee:	b21b      	sxth	r3, r3
 80047f0:	0092      	lsls	r2, r2, #2
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d1f1      	bne.n	80047da <find_volume.isra.0+0xce>
	fasize = LD_WORD(fs->win + BPB_FATSz16);			/* Number of sectors per FAT */
 80047f6:	0023      	movs	r3, r4
 80047f8:	0022      	movs	r2, r4
 80047fa:	333f      	adds	r3, #63	; 0x3f
 80047fc:	781b      	ldrb	r3, [r3, #0]
 80047fe:	323e      	adds	r2, #62	; 0x3e
 8004800:	7817      	ldrb	r7, [r2, #0]
 8004802:	021b      	lsls	r3, r3, #8
 8004804:	431f      	orrs	r7, r3
	if (!fasize) fasize = LD_DWORD(fs->win + BPB_FATSz32);
 8004806:	d100      	bne.n	800480a <find_volume.isra.0+0xfe>
 8004808:	6ce7      	ldr	r7, [r4, #76]	; 0x4c
	fs->n_fats = fs->win[BPB_NumFATs];					/* Number of FAT copies */
 800480a:	0023      	movs	r3, r4
	fs->fsize = fasize;
 800480c:	6127      	str	r7, [r4, #16]
	fs->n_fats = fs->win[BPB_NumFATs];					/* Number of FAT copies */
 800480e:	3338      	adds	r3, #56	; 0x38
 8004810:	781a      	ldrb	r2, [r3, #0]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8004812:	1e53      	subs	r3, r2, #1
	fs->n_fats = fs->win[BPB_NumFATs];					/* Number of FAT copies */
 8004814:	70e2      	strb	r2, [r4, #3]
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 8004816:	2b01      	cmp	r3, #1
 8004818:	d8df      	bhi.n	80047da <find_volume.isra.0+0xce>
	fs->csize = fs->win[BPB_SecPerClus];				/* Number of sectors per cluster */
 800481a:	0023      	movs	r3, r4
 800481c:	3335      	adds	r3, #53	; 0x35
 800481e:	781e      	ldrb	r6, [r3, #0]
 8004820:	70a6      	strb	r6, [r4, #2]
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 8004822:	2e00      	cmp	r6, #0
 8004824:	d0d9      	beq.n	80047da <find_volume.isra.0+0xce>
 8004826:	1e73      	subs	r3, r6, #1
 8004828:	421e      	tst	r6, r3
 800482a:	d1d6      	bne.n	80047da <find_volume.isra.0+0xce>
	fs->n_rootdir = LD_WORD(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800482c:	0023      	movs	r3, r4
 800482e:	333a      	adds	r3, #58	; 0x3a
 8004830:	781d      	ldrb	r5, [r3, #0]
 8004832:	3b01      	subs	r3, #1
 8004834:	781b      	ldrb	r3, [r3, #0]
 8004836:	022d      	lsls	r5, r5, #8
 8004838:	431d      	orrs	r5, r3
 800483a:	8125      	strh	r5, [r4, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 800483c:	072b      	lsls	r3, r5, #28
 800483e:	d1cc      	bne.n	80047da <find_volume.isra.0+0xce>
	tsect = LD_WORD(fs->win + BPB_TotSec16);			/* Number of sectors on the volume */
 8004840:	0023      	movs	r3, r4
 8004842:	333c      	adds	r3, #60	; 0x3c
 8004844:	7819      	ldrb	r1, [r3, #0]
 8004846:	3b01      	subs	r3, #1
 8004848:	781b      	ldrb	r3, [r3, #0]
 800484a:	0209      	lsls	r1, r1, #8
 800484c:	430b      	orrs	r3, r1
	if (!tsect) tsect = LD_DWORD(fs->win + BPB_TotSec32);
 800484e:	d100      	bne.n	8004852 <find_volume.isra.0+0x146>
 8004850:	6ca3      	ldr	r3, [r4, #72]	; 0x48
	nrsv = LD_WORD(fs->win + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 8004852:	0021      	movs	r1, r4
 8004854:	0020      	movs	r0, r4
 8004856:	3137      	adds	r1, #55	; 0x37
 8004858:	7809      	ldrb	r1, [r1, #0]
 800485a:	3036      	adds	r0, #54	; 0x36
 800485c:	7800      	ldrb	r0, [r0, #0]
 800485e:	0209      	lsls	r1, r1, #8
 8004860:	4308      	orrs	r0, r1
 8004862:	9002      	str	r0, [sp, #8]
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 8004864:	d0b9      	beq.n	80047da <find_volume.isra.0+0xce>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 8004866:	437a      	muls	r2, r7
 8004868:	9204      	str	r2, [sp, #16]
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 800486a:	9904      	ldr	r1, [sp, #16]
 800486c:	092a      	lsrs	r2, r5, #4
 800486e:	1812      	adds	r2, r2, r0
 8004870:	1852      	adds	r2, r2, r1
 8004872:	9203      	str	r2, [sp, #12]
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8004874:	429a      	cmp	r2, r3
 8004876:	d8b0      	bhi.n	80047da <find_volume.isra.0+0xce>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8004878:	1a9b      	subs	r3, r3, r2
 800487a:	0018      	movs	r0, r3
 800487c:	0031      	movs	r1, r6
 800487e:	9305      	str	r3, [sp, #20]
 8004880:	f7fb fc4c 	bl	800011c <__udivsi3>
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8004884:	9b05      	ldr	r3, [sp, #20]
 8004886:	42b3      	cmp	r3, r6
 8004888:	d3a7      	bcc.n	80047da <find_volume.isra.0+0xce>
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 800488a:	4a20      	ldr	r2, [pc, #128]	; (800490c <find_volume.isra.0+0x200>)
	fmt = FS_FAT12;
 800488c:	2301      	movs	r3, #1
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 800488e:	4290      	cmp	r0, r2
 8004890:	d904      	bls.n	800489c <find_volume.isra.0+0x190>
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8004892:	4b1f      	ldr	r3, [pc, #124]	; (8004910 <find_volume.isra.0+0x204>)
 8004894:	4283      	cmp	r3, r0
 8004896:	419b      	sbcs	r3, r3
 8004898:	425b      	negs	r3, r3
 800489a:	3302      	adds	r3, #2
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 800489c:	9901      	ldr	r1, [sp, #4]
	fs->volbase = bsect;								/* Volume start sector */
 800489e:	9a01      	ldr	r2, [sp, #4]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 80048a0:	468c      	mov	ip, r1
	fs->volbase = bsect;								/* Volume start sector */
 80048a2:	6162      	str	r2, [r4, #20]
	fs->database = bsect + sysect;						/* Data start sector */
 80048a4:	9903      	ldr	r1, [sp, #12]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 80048a6:	9a02      	ldr	r2, [sp, #8]
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 80048a8:	3002      	adds	r0, #2
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 80048aa:	4462      	add	r2, ip
	fs->database = bsect + sysect;						/* Data start sector */
 80048ac:	4461      	add	r1, ip
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 80048ae:	60e0      	str	r0, [r4, #12]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 80048b0:	61a2      	str	r2, [r4, #24]
	fs->database = bsect + sysect;						/* Data start sector */
 80048b2:	6221      	str	r1, [r4, #32]
	if (fmt == FS_FAT32) {
 80048b4:	2b03      	cmp	r3, #3
 80048b6:	d112      	bne.n	80048de <find_volume.isra.0+0x1d2>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 80048b8:	2d00      	cmp	r5, #0
 80048ba:	d18e      	bne.n	80047da <find_volume.isra.0+0xce>
		fs->dirbase = LD_DWORD(fs->win + BPB_RootClus);	/* Root directory start cluster */
 80048bc:	6d62      	ldr	r2, [r4, #84]	; 0x54
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 80048be:	0080      	lsls	r0, r0, #2
		fs->dirbase = LD_DWORD(fs->win + BPB_RootClus);	/* Root directory start cluster */
 80048c0:	61e2      	str	r2, [r4, #28]
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 80048c2:	4a14      	ldr	r2, [pc, #80]	; (8004914 <find_volume.isra.0+0x208>)
 80048c4:	1880      	adds	r0, r0, r2
 80048c6:	0a40      	lsrs	r0, r0, #9
 80048c8:	4287      	cmp	r7, r0
 80048ca:	d386      	bcc.n	80047da <find_volume.isra.0+0xce>
	fs->id = ++Fsid;	/* File system mount ID */
 80048cc:	4a12      	ldr	r2, [pc, #72]	; (8004918 <find_volume.isra.0+0x20c>)
	fs->fs_type = fmt;	/* FAT sub-type */
 80048ce:	7023      	strb	r3, [r4, #0]
	fs->id = ++Fsid;	/* File system mount ID */
 80048d0:	8813      	ldrh	r3, [r2, #0]
	return FR_OK;
 80048d2:	2500      	movs	r5, #0
	fs->id = ++Fsid;	/* File system mount ID */
 80048d4:	3301      	adds	r3, #1
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	8013      	strh	r3, [r2, #0]
 80048da:	80e3      	strh	r3, [r4, #6]
	return FR_OK;
 80048dc:	e737      	b.n	800474e <find_volume.isra.0+0x42>
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 80048de:	2d00      	cmp	r5, #0
 80048e0:	d100      	bne.n	80048e4 <find_volume.isra.0+0x1d8>
 80048e2:	e77a      	b.n	80047da <find_volume.isra.0+0xce>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 80048e4:	9904      	ldr	r1, [sp, #16]
 80048e6:	188a      	adds	r2, r1, r2
 80048e8:	61e2      	str	r2, [r4, #28]
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80048ea:	2b02      	cmp	r3, #2
 80048ec:	d101      	bne.n	80048f2 <find_volume.isra.0+0x1e6>
 80048ee:	0040      	lsls	r0, r0, #1
 80048f0:	e7e7      	b.n	80048c2 <find_volume.isra.0+0x1b6>
 80048f2:	2203      	movs	r2, #3
 80048f4:	2101      	movs	r1, #1
 80048f6:	4342      	muls	r2, r0
 80048f8:	4008      	ands	r0, r1
 80048fa:	0852      	lsrs	r2, r2, #1
 80048fc:	1810      	adds	r0, r2, r0
 80048fe:	e7e0      	b.n	80048c2 <find_volume.isra.0+0x1b6>
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8004900:	0035      	movs	r5, r6
 8004902:	e724      	b.n	800474e <find_volume.isra.0+0x42>
 8004904:	20000600 	.word	0x20000600
 8004908:	00000226 	.word	0x00000226
 800490c:	00000ff5 	.word	0x00000ff5
 8004910:	0000fff5 	.word	0x0000fff5
 8004914:	000001ff 	.word	0x000001ff
 8004918:	20000604 	.word	0x20000604

0800491c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800491c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800491e:	9001      	str	r0, [sp, #4]
	int vol;
	FRESULT res;
	const TCHAR *rp = path;


	vol = get_ldnumber(&rp);
 8004920:	a803      	add	r0, sp, #12
{
 8004922:	0014      	movs	r4, r2
 8004924:	9100      	str	r1, [sp, #0]
	const TCHAR *rp = path;
 8004926:	9103      	str	r1, [sp, #12]
	vol = get_ldnumber(&rp);
 8004928:	f7ff fe8a 	bl	8004640 <get_ldnumber>
 800492c:	0003      	movs	r3, r0
	if (vol < 0) return FR_INVALID_DRIVE;
 800492e:	200b      	movs	r0, #11
 8004930:	2b00      	cmp	r3, #0
 8004932:	db15      	blt.n	8004960 <f_mount+0x44>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8004934:	490b      	ldr	r1, [pc, #44]	; (8004964 <f_mount+0x48>)
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	585a      	ldr	r2, [r3, r1]

	if (cfs) {
 800493a:	2a00      	cmp	r2, #0
 800493c:	d001      	beq.n	8004942 <f_mount+0x26>
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800493e:	2000      	movs	r0, #0
 8004940:	7010      	strb	r0, [r2, #0]
	}

	if (fs) {
 8004942:	9a01      	ldr	r2, [sp, #4]
 8004944:	2a00      	cmp	r2, #0
 8004946:	d001      	beq.n	800494c <f_mount+0x30>
		fs->fs_type = 0;				/* Clear new fs object */
 8004948:	2000      	movs	r0, #0
 800494a:	7010      	strb	r0, [r2, #0]
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800494c:	1e10      	subs	r0, r2, #0
	FatFs[vol] = fs;					/* Register new fs object */
 800494e:	50ca      	str	r2, [r1, r3]
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8004950:	d006      	beq.n	8004960 <f_mount+0x44>
 8004952:	2000      	movs	r0, #0
 8004954:	2c01      	cmp	r4, #1
 8004956:	d103      	bne.n	8004960 <f_mount+0x44>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 8004958:	4669      	mov	r1, sp
 800495a:	a801      	add	r0, sp, #4
 800495c:	f7ff fed6 	bl	800470c <find_volume.isra.0>
	LEAVE_FF(fs, res);
}
 8004960:	b004      	add	sp, #16
 8004962:	bd10      	pop	{r4, pc}
 8004964:	20000600 	.word	0x20000600

08004968 <MX_TOUCHSENSING_Init>:
/* USER CODE BEGIN 2 */
/* USER CODE END 2 */

/* TOUCHSENSING init function */
void MX_TOUCHSENSING_Init(void)
{
 8004968:	b510      	push	{r4, lr}
/***************************************/
   /**
  */

  tsl_user_Init();
 800496a:	f000 f803 	bl	8004974 <tsl_user_Init>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 800496e:	bd10      	pop	{r4, pc}

08004970 <MyTKeys_OffStateProcess>:
 8004970:	4770      	bx	lr

08004972 <MyTKeys_ErrorStateProcess>:
 8004972:	4770      	bx	lr

08004974 <tsl_user_Init>:
  * @brief  Initialize the STMTouch Driver
  * @param  None
  * @retval None
  */
void tsl_user_Init(void)
{
 8004974:	b510      	push	{r4, lr}
  TSL_obj_GroupInit(&MyObjGroup); /* Init Objects */
 8004976:	4803      	ldr	r0, [pc, #12]	; (8004984 <tsl_user_Init+0x10>)
 8004978:	f7ff f874 	bl	8003a64 <TSL_obj_GroupInit>

  TSL_Init(MyBanks); /* Init acquisition module */
 800497c:	4802      	ldr	r0, [pc, #8]	; (8004988 <tsl_user_Init+0x14>)
 800497e:	f7fe fe41 	bl	8003604 <TSL_Init>

  tsl_user_SetThresholds(); /* Init thresholds for each object individually (optional) */
}
 8004982:	bd10      	pop	{r4, pc}
 8004984:	20000004 	.word	0x20000004
 8004988:	08004d84 	.word	0x08004d84

0800498c <tsl_user_Exec>:
  * @brief  Execute STMTouch Driver main State machine
  * @param  None
  * @retval status Return TSL_STATUS_OK if the acquisition is done
  */
tsl_user_status_t tsl_user_Exec(void)
{
 800498c:	b570      	push	{r4, r5, r6, lr}
  static uint32_t idx_bank = 0;
  static uint32_t config_done = 0;
  tsl_user_status_t status = TSL_USER_STATUS_BUSY;

  /* Configure and start bank acquisition */
  if (!config_done)
 800498e:	4e1c      	ldr	r6, [pc, #112]	; (8004a00 <tsl_user_Exec+0x74>)
 8004990:	4c1c      	ldr	r4, [pc, #112]	; (8004a04 <tsl_user_Exec+0x78>)
 8004992:	6833      	ldr	r3, [r6, #0]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d107      	bne.n	80049a8 <tsl_user_Exec+0x1c>
  {
/* USER CODE BEGIN not config_done start*/

/* USER CODE END not config_done start*/
    TSL_acq_BankConfig(idx_bank);
 8004998:	6823      	ldr	r3, [r4, #0]
 800499a:	b2d8      	uxtb	r0, r3
 800499c:	f7fe fef2 	bl	8003784 <TSL_acq_BankConfig>
    TSL_acq_BankStartAcq();
 80049a0:	f7fe ff4e 	bl	8003840 <TSL_acq_BankStartAcq>
    config_done = 1;
 80049a4:	2301      	movs	r3, #1
 80049a6:	6033      	str	r3, [r6, #0]

/* USER CODE END not config_done */
  }

  /* Check end of acquisition (polling mode) and read result */
  if (TSL_acq_BankWaitEOC() == TSL_STATUS_OK)
 80049a8:	f7fe ff24 	bl	80037f4 <TSL_acq_BankWaitEOC>
 80049ac:	1e05      	subs	r5, r0, #0
 80049ae:	d109      	bne.n	80049c4 <tsl_user_Exec+0x38>
  {
/* USER CODE BEGIN end of acquisition start*/

/* USER CODE END end of acquisition start*/
    STMSTUDIO_LOCK;
    TSL_acq_BankGetResult(idx_bank, 0, 0);
 80049b0:	6823      	ldr	r3, [r4, #0]
 80049b2:	002a      	movs	r2, r5
 80049b4:	b2d8      	uxtb	r0, r3
 80049b6:	0029      	movs	r1, r5
 80049b8:	f7fe fe3c 	bl	8003634 <TSL_acq_BankGetResult>
    STMSTUDIO_UNLOCK;
    idx_bank++; /* Next bank */
 80049bc:	6823      	ldr	r3, [r4, #0]
    config_done = 0;
 80049be:	6035      	str	r5, [r6, #0]
    idx_bank++; /* Next bank */
 80049c0:	3301      	adds	r3, #1
 80049c2:	6023      	str	r3, [r4, #0]
  }

  /* Process objects, DxS and ECS
     Check if all banks have been acquired
  */
  if (idx_bank > TSLPRM_TOTAL_BANKS-1)
 80049c4:	2000      	movs	r0, #0
 80049c6:	6823      	ldr	r3, [r4, #0]
 80049c8:	4283      	cmp	r3, r0
 80049ca:	d017      	beq.n	80049fc <tsl_user_Exec+0x70>
  {
/* USER CODE BEGIN before reset*/

/* USER CODE END before reset*/
    /* Reset flags for next banks acquisition */
    idx_bank = 0;
 80049cc:	6020      	str	r0, [r4, #0]
    config_done = 0;

    /* Process Objects */
    TSL_obj_GroupProcess(&MyObjGroup);
 80049ce:	4c0e      	ldr	r4, [pc, #56]	; (8004a08 <tsl_user_Exec+0x7c>)
    config_done = 0;
 80049d0:	6030      	str	r0, [r6, #0]
    TSL_obj_GroupProcess(&MyObjGroup);
 80049d2:	0020      	movs	r0, r4
 80049d4:	f7ff f874 	bl	8003ac0 <TSL_obj_GroupProcess>

    /* DxS processing (if TSLPRM_USE_DXS option is set) */
    TSL_dxs_FirstObj(&MyObjGroup);
 80049d8:	0020      	movs	r0, r4
 80049da:	f7fe ff47 	bl	800386c <TSL_dxs_FirstObj>

    /* ECS every TSLPRM_ECS_DELAY (in ms) */
    if (TSL_tim_CheckDelay_ms(TSLPRM_ECS_DELAY, &ECSLastTick) == TSL_STATUS_OK)
 80049de:	20fa      	movs	r0, #250	; 0xfa
 80049e0:	490a      	ldr	r1, [pc, #40]	; (8004a0c <tsl_user_Exec+0x80>)
 80049e2:	0040      	lsls	r0, r0, #1
 80049e4:	f7ff f8b6 	bl	8003b54 <TSL_tim_CheckDelay_ms>
 80049e8:	0003      	movs	r3, r0
        status = TSL_USER_STATUS_OK_ECS_OFF;
      }
    }
    else
    {
      status = TSL_USER_STATUS_OK_NO_ECS;
 80049ea:	2001      	movs	r0, #1
    if (TSL_tim_CheckDelay_ms(TSLPRM_ECS_DELAY, &ECSLastTick) == TSL_STATUS_OK)
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d105      	bne.n	80049fc <tsl_user_Exec+0x70>
      if (TSL_ecs_Process(&MyObjGroup) == TSL_STATUS_OK)
 80049f0:	0020      	movs	r0, r4
 80049f2:	f7fe ffed 	bl	80039d0 <TSL_ecs_Process>
        status = TSL_USER_STATUS_OK_ECS_OFF;
 80049f6:	1e43      	subs	r3, r0, #1
 80049f8:	4198      	sbcs	r0, r3
 80049fa:	3002      	adds	r0, #2

/* USER CODE END TSL_USER_STATUS_BUSY */
  }

  return status;
}
 80049fc:	bd70      	pop	{r4, r5, r6, pc}
 80049fe:	46c0      	nop			; (mov r8, r8)
 8004a00:	20000608 	.word	0x20000608
 8004a04:	2000060c 	.word	0x2000060c
 8004a08:	20000004 	.word	0x20000004
 8004a0c:	2000065c 	.word	0x2000065c

08004a10 <_ZdlPv>:
 8004a10:	b510      	push	{r4, lr}
 8004a12:	f000 f85b 	bl	8004acc <free>
 8004a16:	bd10      	pop	{r4, pc}

08004a18 <_Znwj>:
 8004a18:	b510      	push	{r4, lr}
 8004a1a:	1e04      	subs	r4, r0, #0
 8004a1c:	d100      	bne.n	8004a20 <_Znwj+0x8>
 8004a1e:	3401      	adds	r4, #1
 8004a20:	0020      	movs	r0, r4
 8004a22:	f000 f849 	bl	8004ab8 <malloc>
 8004a26:	2800      	cmp	r0, #0
 8004a28:	d107      	bne.n	8004a3a <_Znwj+0x22>
 8004a2a:	f000 f80d 	bl	8004a48 <_ZSt15get_new_handlerv>
 8004a2e:	2800      	cmp	r0, #0
 8004a30:	d101      	bne.n	8004a36 <_Znwj+0x1e>
 8004a32:	f000 f80f 	bl	8004a54 <abort>
 8004a36:	4780      	blx	r0
 8004a38:	e7f2      	b.n	8004a20 <_Znwj+0x8>
 8004a3a:	bd10      	pop	{r4, pc}

08004a3c <_ZSt17__throw_bad_allocv>:
 8004a3c:	b510      	push	{r4, lr}
 8004a3e:	f000 f809 	bl	8004a54 <abort>

08004a42 <_ZSt20__throw_length_errorPKc>:
 8004a42:	b510      	push	{r4, lr}
 8004a44:	f000 f806 	bl	8004a54 <abort>

08004a48 <_ZSt15get_new_handlerv>:
 8004a48:	4b01      	ldr	r3, [pc, #4]	; (8004a50 <_ZSt15get_new_handlerv+0x8>)
 8004a4a:	6818      	ldr	r0, [r3, #0]
 8004a4c:	4770      	bx	lr
 8004a4e:	46c0      	nop			; (mov r8, r8)
 8004a50:	20000610 	.word	0x20000610

08004a54 <abort>:
 8004a54:	2006      	movs	r0, #6
 8004a56:	b510      	push	{r4, lr}
 8004a58:	f000 f92e 	bl	8004cb8 <raise>
 8004a5c:	2001      	movs	r0, #1
 8004a5e:	f7fd f863 	bl	8001b28 <_exit>
	...

08004a64 <__errno>:
 8004a64:	4b01      	ldr	r3, [pc, #4]	; (8004a6c <__errno+0x8>)
 8004a66:	6818      	ldr	r0, [r3, #0]
 8004a68:	4770      	bx	lr
 8004a6a:	46c0      	nop			; (mov r8, r8)
 8004a6c:	20000024 	.word	0x20000024

08004a70 <__libc_init_array>:
 8004a70:	b570      	push	{r4, r5, r6, lr}
 8004a72:	2600      	movs	r6, #0
 8004a74:	4d0c      	ldr	r5, [pc, #48]	; (8004aa8 <__libc_init_array+0x38>)
 8004a76:	4c0d      	ldr	r4, [pc, #52]	; (8004aac <__libc_init_array+0x3c>)
 8004a78:	1b64      	subs	r4, r4, r5
 8004a7a:	10a4      	asrs	r4, r4, #2
 8004a7c:	42a6      	cmp	r6, r4
 8004a7e:	d109      	bne.n	8004a94 <__libc_init_array+0x24>
 8004a80:	2600      	movs	r6, #0
 8004a82:	f000 f94b 	bl	8004d1c <_init>
 8004a86:	4d0a      	ldr	r5, [pc, #40]	; (8004ab0 <__libc_init_array+0x40>)
 8004a88:	4c0a      	ldr	r4, [pc, #40]	; (8004ab4 <__libc_init_array+0x44>)
 8004a8a:	1b64      	subs	r4, r4, r5
 8004a8c:	10a4      	asrs	r4, r4, #2
 8004a8e:	42a6      	cmp	r6, r4
 8004a90:	d105      	bne.n	8004a9e <__libc_init_array+0x2e>
 8004a92:	bd70      	pop	{r4, r5, r6, pc}
 8004a94:	00b3      	lsls	r3, r6, #2
 8004a96:	58eb      	ldr	r3, [r5, r3]
 8004a98:	4798      	blx	r3
 8004a9a:	3601      	adds	r6, #1
 8004a9c:	e7ee      	b.n	8004a7c <__libc_init_array+0xc>
 8004a9e:	00b3      	lsls	r3, r6, #2
 8004aa0:	58eb      	ldr	r3, [r5, r3]
 8004aa2:	4798      	blx	r3
 8004aa4:	3601      	adds	r6, #1
 8004aa6:	e7f2      	b.n	8004a8e <__libc_init_array+0x1e>
 8004aa8:	08004e68 	.word	0x08004e68
 8004aac:	08004e68 	.word	0x08004e68
 8004ab0:	08004e68 	.word	0x08004e68
 8004ab4:	08004e70 	.word	0x08004e70

08004ab8 <malloc>:
 8004ab8:	b510      	push	{r4, lr}
 8004aba:	4b03      	ldr	r3, [pc, #12]	; (8004ac8 <malloc+0x10>)
 8004abc:	0001      	movs	r1, r0
 8004abe:	6818      	ldr	r0, [r3, #0]
 8004ac0:	f000 f860 	bl	8004b84 <_malloc_r>
 8004ac4:	bd10      	pop	{r4, pc}
 8004ac6:	46c0      	nop			; (mov r8, r8)
 8004ac8:	20000024 	.word	0x20000024

08004acc <free>:
 8004acc:	b510      	push	{r4, lr}
 8004ace:	4b03      	ldr	r3, [pc, #12]	; (8004adc <free+0x10>)
 8004ad0:	0001      	movs	r1, r0
 8004ad2:	6818      	ldr	r0, [r3, #0]
 8004ad4:	f000 f80c 	bl	8004af0 <_free_r>
 8004ad8:	bd10      	pop	{r4, pc}
 8004ada:	46c0      	nop			; (mov r8, r8)
 8004adc:	20000024 	.word	0x20000024

08004ae0 <memset>:
 8004ae0:	0003      	movs	r3, r0
 8004ae2:	1882      	adds	r2, r0, r2
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	d100      	bne.n	8004aea <memset+0xa>
 8004ae8:	4770      	bx	lr
 8004aea:	7019      	strb	r1, [r3, #0]
 8004aec:	3301      	adds	r3, #1
 8004aee:	e7f9      	b.n	8004ae4 <memset+0x4>

08004af0 <_free_r>:
 8004af0:	b570      	push	{r4, r5, r6, lr}
 8004af2:	0005      	movs	r5, r0
 8004af4:	2900      	cmp	r1, #0
 8004af6:	d010      	beq.n	8004b1a <_free_r+0x2a>
 8004af8:	1f0c      	subs	r4, r1, #4
 8004afa:	6823      	ldr	r3, [r4, #0]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	da00      	bge.n	8004b02 <_free_r+0x12>
 8004b00:	18e4      	adds	r4, r4, r3
 8004b02:	0028      	movs	r0, r5
 8004b04:	f000 f8f8 	bl	8004cf8 <__malloc_lock>
 8004b08:	4a1d      	ldr	r2, [pc, #116]	; (8004b80 <_free_r+0x90>)
 8004b0a:	6813      	ldr	r3, [r2, #0]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d105      	bne.n	8004b1c <_free_r+0x2c>
 8004b10:	6063      	str	r3, [r4, #4]
 8004b12:	6014      	str	r4, [r2, #0]
 8004b14:	0028      	movs	r0, r5
 8004b16:	f000 f8f7 	bl	8004d08 <__malloc_unlock>
 8004b1a:	bd70      	pop	{r4, r5, r6, pc}
 8004b1c:	42a3      	cmp	r3, r4
 8004b1e:	d908      	bls.n	8004b32 <_free_r+0x42>
 8004b20:	6821      	ldr	r1, [r4, #0]
 8004b22:	1860      	adds	r0, r4, r1
 8004b24:	4283      	cmp	r3, r0
 8004b26:	d1f3      	bne.n	8004b10 <_free_r+0x20>
 8004b28:	6818      	ldr	r0, [r3, #0]
 8004b2a:	685b      	ldr	r3, [r3, #4]
 8004b2c:	1841      	adds	r1, r0, r1
 8004b2e:	6021      	str	r1, [r4, #0]
 8004b30:	e7ee      	b.n	8004b10 <_free_r+0x20>
 8004b32:	001a      	movs	r2, r3
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d001      	beq.n	8004b3e <_free_r+0x4e>
 8004b3a:	42a3      	cmp	r3, r4
 8004b3c:	d9f9      	bls.n	8004b32 <_free_r+0x42>
 8004b3e:	6811      	ldr	r1, [r2, #0]
 8004b40:	1850      	adds	r0, r2, r1
 8004b42:	42a0      	cmp	r0, r4
 8004b44:	d10b      	bne.n	8004b5e <_free_r+0x6e>
 8004b46:	6820      	ldr	r0, [r4, #0]
 8004b48:	1809      	adds	r1, r1, r0
 8004b4a:	1850      	adds	r0, r2, r1
 8004b4c:	6011      	str	r1, [r2, #0]
 8004b4e:	4283      	cmp	r3, r0
 8004b50:	d1e0      	bne.n	8004b14 <_free_r+0x24>
 8004b52:	6818      	ldr	r0, [r3, #0]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	1841      	adds	r1, r0, r1
 8004b58:	6011      	str	r1, [r2, #0]
 8004b5a:	6053      	str	r3, [r2, #4]
 8004b5c:	e7da      	b.n	8004b14 <_free_r+0x24>
 8004b5e:	42a0      	cmp	r0, r4
 8004b60:	d902      	bls.n	8004b68 <_free_r+0x78>
 8004b62:	230c      	movs	r3, #12
 8004b64:	602b      	str	r3, [r5, #0]
 8004b66:	e7d5      	b.n	8004b14 <_free_r+0x24>
 8004b68:	6821      	ldr	r1, [r4, #0]
 8004b6a:	1860      	adds	r0, r4, r1
 8004b6c:	4283      	cmp	r3, r0
 8004b6e:	d103      	bne.n	8004b78 <_free_r+0x88>
 8004b70:	6818      	ldr	r0, [r3, #0]
 8004b72:	685b      	ldr	r3, [r3, #4]
 8004b74:	1841      	adds	r1, r0, r1
 8004b76:	6021      	str	r1, [r4, #0]
 8004b78:	6063      	str	r3, [r4, #4]
 8004b7a:	6054      	str	r4, [r2, #4]
 8004b7c:	e7ca      	b.n	8004b14 <_free_r+0x24>
 8004b7e:	46c0      	nop			; (mov r8, r8)
 8004b80:	20000614 	.word	0x20000614

08004b84 <_malloc_r>:
 8004b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b86:	2303      	movs	r3, #3
 8004b88:	1ccd      	adds	r5, r1, #3
 8004b8a:	439d      	bics	r5, r3
 8004b8c:	3508      	adds	r5, #8
 8004b8e:	0006      	movs	r6, r0
 8004b90:	2d0c      	cmp	r5, #12
 8004b92:	d21f      	bcs.n	8004bd4 <_malloc_r+0x50>
 8004b94:	250c      	movs	r5, #12
 8004b96:	42a9      	cmp	r1, r5
 8004b98:	d81e      	bhi.n	8004bd8 <_malloc_r+0x54>
 8004b9a:	0030      	movs	r0, r6
 8004b9c:	f000 f8ac 	bl	8004cf8 <__malloc_lock>
 8004ba0:	4925      	ldr	r1, [pc, #148]	; (8004c38 <_malloc_r+0xb4>)
 8004ba2:	680a      	ldr	r2, [r1, #0]
 8004ba4:	0014      	movs	r4, r2
 8004ba6:	2c00      	cmp	r4, #0
 8004ba8:	d11a      	bne.n	8004be0 <_malloc_r+0x5c>
 8004baa:	4f24      	ldr	r7, [pc, #144]	; (8004c3c <_malloc_r+0xb8>)
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d104      	bne.n	8004bbc <_malloc_r+0x38>
 8004bb2:	0021      	movs	r1, r4
 8004bb4:	0030      	movs	r0, r6
 8004bb6:	f000 f843 	bl	8004c40 <_sbrk_r>
 8004bba:	6038      	str	r0, [r7, #0]
 8004bbc:	0029      	movs	r1, r5
 8004bbe:	0030      	movs	r0, r6
 8004bc0:	f000 f83e 	bl	8004c40 <_sbrk_r>
 8004bc4:	1c43      	adds	r3, r0, #1
 8004bc6:	d12b      	bne.n	8004c20 <_malloc_r+0x9c>
 8004bc8:	230c      	movs	r3, #12
 8004bca:	0030      	movs	r0, r6
 8004bcc:	6033      	str	r3, [r6, #0]
 8004bce:	f000 f89b 	bl	8004d08 <__malloc_unlock>
 8004bd2:	e003      	b.n	8004bdc <_malloc_r+0x58>
 8004bd4:	2d00      	cmp	r5, #0
 8004bd6:	dade      	bge.n	8004b96 <_malloc_r+0x12>
 8004bd8:	230c      	movs	r3, #12
 8004bda:	6033      	str	r3, [r6, #0]
 8004bdc:	2000      	movs	r0, #0
 8004bde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004be0:	6823      	ldr	r3, [r4, #0]
 8004be2:	1b5b      	subs	r3, r3, r5
 8004be4:	d419      	bmi.n	8004c1a <_malloc_r+0x96>
 8004be6:	2b0b      	cmp	r3, #11
 8004be8:	d903      	bls.n	8004bf2 <_malloc_r+0x6e>
 8004bea:	6023      	str	r3, [r4, #0]
 8004bec:	18e4      	adds	r4, r4, r3
 8004bee:	6025      	str	r5, [r4, #0]
 8004bf0:	e003      	b.n	8004bfa <_malloc_r+0x76>
 8004bf2:	6863      	ldr	r3, [r4, #4]
 8004bf4:	42a2      	cmp	r2, r4
 8004bf6:	d10e      	bne.n	8004c16 <_malloc_r+0x92>
 8004bf8:	600b      	str	r3, [r1, #0]
 8004bfa:	0030      	movs	r0, r6
 8004bfc:	f000 f884 	bl	8004d08 <__malloc_unlock>
 8004c00:	0020      	movs	r0, r4
 8004c02:	2207      	movs	r2, #7
 8004c04:	300b      	adds	r0, #11
 8004c06:	1d23      	adds	r3, r4, #4
 8004c08:	4390      	bics	r0, r2
 8004c0a:	1ac2      	subs	r2, r0, r3
 8004c0c:	4298      	cmp	r0, r3
 8004c0e:	d0e6      	beq.n	8004bde <_malloc_r+0x5a>
 8004c10:	1a1b      	subs	r3, r3, r0
 8004c12:	50a3      	str	r3, [r4, r2]
 8004c14:	e7e3      	b.n	8004bde <_malloc_r+0x5a>
 8004c16:	6053      	str	r3, [r2, #4]
 8004c18:	e7ef      	b.n	8004bfa <_malloc_r+0x76>
 8004c1a:	0022      	movs	r2, r4
 8004c1c:	6864      	ldr	r4, [r4, #4]
 8004c1e:	e7c2      	b.n	8004ba6 <_malloc_r+0x22>
 8004c20:	2303      	movs	r3, #3
 8004c22:	1cc4      	adds	r4, r0, #3
 8004c24:	439c      	bics	r4, r3
 8004c26:	42a0      	cmp	r0, r4
 8004c28:	d0e1      	beq.n	8004bee <_malloc_r+0x6a>
 8004c2a:	1a21      	subs	r1, r4, r0
 8004c2c:	0030      	movs	r0, r6
 8004c2e:	f000 f807 	bl	8004c40 <_sbrk_r>
 8004c32:	1c43      	adds	r3, r0, #1
 8004c34:	d1db      	bne.n	8004bee <_malloc_r+0x6a>
 8004c36:	e7c7      	b.n	8004bc8 <_malloc_r+0x44>
 8004c38:	20000614 	.word	0x20000614
 8004c3c:	20000618 	.word	0x20000618

08004c40 <_sbrk_r>:
 8004c40:	2300      	movs	r3, #0
 8004c42:	b570      	push	{r4, r5, r6, lr}
 8004c44:	4d06      	ldr	r5, [pc, #24]	; (8004c60 <_sbrk_r+0x20>)
 8004c46:	0004      	movs	r4, r0
 8004c48:	0008      	movs	r0, r1
 8004c4a:	602b      	str	r3, [r5, #0]
 8004c4c:	f7fc ff72 	bl	8001b34 <_sbrk>
 8004c50:	1c43      	adds	r3, r0, #1
 8004c52:	d103      	bne.n	8004c5c <_sbrk_r+0x1c>
 8004c54:	682b      	ldr	r3, [r5, #0]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d000      	beq.n	8004c5c <_sbrk_r+0x1c>
 8004c5a:	6023      	str	r3, [r4, #0]
 8004c5c:	bd70      	pop	{r4, r5, r6, pc}
 8004c5e:	46c0      	nop			; (mov r8, r8)
 8004c60:	20000664 	.word	0x20000664

08004c64 <_raise_r>:
 8004c64:	b570      	push	{r4, r5, r6, lr}
 8004c66:	0004      	movs	r4, r0
 8004c68:	000d      	movs	r5, r1
 8004c6a:	291f      	cmp	r1, #31
 8004c6c:	d904      	bls.n	8004c78 <_raise_r+0x14>
 8004c6e:	2316      	movs	r3, #22
 8004c70:	6003      	str	r3, [r0, #0]
 8004c72:	2001      	movs	r0, #1
 8004c74:	4240      	negs	r0, r0
 8004c76:	bd70      	pop	{r4, r5, r6, pc}
 8004c78:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d004      	beq.n	8004c88 <_raise_r+0x24>
 8004c7e:	008a      	lsls	r2, r1, #2
 8004c80:	189b      	adds	r3, r3, r2
 8004c82:	681a      	ldr	r2, [r3, #0]
 8004c84:	2a00      	cmp	r2, #0
 8004c86:	d108      	bne.n	8004c9a <_raise_r+0x36>
 8004c88:	0020      	movs	r0, r4
 8004c8a:	f000 f831 	bl	8004cf0 <_getpid_r>
 8004c8e:	002a      	movs	r2, r5
 8004c90:	0001      	movs	r1, r0
 8004c92:	0020      	movs	r0, r4
 8004c94:	f000 f81a 	bl	8004ccc <_kill_r>
 8004c98:	e7ed      	b.n	8004c76 <_raise_r+0x12>
 8004c9a:	2000      	movs	r0, #0
 8004c9c:	2a01      	cmp	r2, #1
 8004c9e:	d0ea      	beq.n	8004c76 <_raise_r+0x12>
 8004ca0:	1c51      	adds	r1, r2, #1
 8004ca2:	d103      	bne.n	8004cac <_raise_r+0x48>
 8004ca4:	2316      	movs	r3, #22
 8004ca6:	3001      	adds	r0, #1
 8004ca8:	6023      	str	r3, [r4, #0]
 8004caa:	e7e4      	b.n	8004c76 <_raise_r+0x12>
 8004cac:	2400      	movs	r4, #0
 8004cae:	0028      	movs	r0, r5
 8004cb0:	601c      	str	r4, [r3, #0]
 8004cb2:	4790      	blx	r2
 8004cb4:	0020      	movs	r0, r4
 8004cb6:	e7de      	b.n	8004c76 <_raise_r+0x12>

08004cb8 <raise>:
 8004cb8:	b510      	push	{r4, lr}
 8004cba:	4b03      	ldr	r3, [pc, #12]	; (8004cc8 <raise+0x10>)
 8004cbc:	0001      	movs	r1, r0
 8004cbe:	6818      	ldr	r0, [r3, #0]
 8004cc0:	f7ff ffd0 	bl	8004c64 <_raise_r>
 8004cc4:	bd10      	pop	{r4, pc}
 8004cc6:	46c0      	nop			; (mov r8, r8)
 8004cc8:	20000024 	.word	0x20000024

08004ccc <_kill_r>:
 8004ccc:	2300      	movs	r3, #0
 8004cce:	b570      	push	{r4, r5, r6, lr}
 8004cd0:	4d06      	ldr	r5, [pc, #24]	; (8004cec <_kill_r+0x20>)
 8004cd2:	0004      	movs	r4, r0
 8004cd4:	0008      	movs	r0, r1
 8004cd6:	0011      	movs	r1, r2
 8004cd8:	602b      	str	r3, [r5, #0]
 8004cda:	f7fc ff1d 	bl	8001b18 <_kill>
 8004cde:	1c43      	adds	r3, r0, #1
 8004ce0:	d103      	bne.n	8004cea <_kill_r+0x1e>
 8004ce2:	682b      	ldr	r3, [r5, #0]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d000      	beq.n	8004cea <_kill_r+0x1e>
 8004ce8:	6023      	str	r3, [r4, #0]
 8004cea:	bd70      	pop	{r4, r5, r6, pc}
 8004cec:	20000664 	.word	0x20000664

08004cf0 <_getpid_r>:
 8004cf0:	b510      	push	{r4, lr}
 8004cf2:	f7fc ff0f 	bl	8001b14 <_getpid>
 8004cf6:	bd10      	pop	{r4, pc}

08004cf8 <__malloc_lock>:
 8004cf8:	b510      	push	{r4, lr}
 8004cfa:	4802      	ldr	r0, [pc, #8]	; (8004d04 <__malloc_lock+0xc>)
 8004cfc:	f000 f80c 	bl	8004d18 <__retarget_lock_acquire_recursive>
 8004d00:	bd10      	pop	{r4, pc}
 8004d02:	46c0      	nop			; (mov r8, r8)
 8004d04:	2000066c 	.word	0x2000066c

08004d08 <__malloc_unlock>:
 8004d08:	b510      	push	{r4, lr}
 8004d0a:	4802      	ldr	r0, [pc, #8]	; (8004d14 <__malloc_unlock+0xc>)
 8004d0c:	f000 f805 	bl	8004d1a <__retarget_lock_release_recursive>
 8004d10:	bd10      	pop	{r4, pc}
 8004d12:	46c0      	nop			; (mov r8, r8)
 8004d14:	2000066c 	.word	0x2000066c

08004d18 <__retarget_lock_acquire_recursive>:
 8004d18:	4770      	bx	lr

08004d1a <__retarget_lock_release_recursive>:
 8004d1a:	4770      	bx	lr

08004d1c <_init>:
 8004d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d1e:	46c0      	nop			; (mov r8, r8)
 8004d20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d22:	bc08      	pop	{r3}
 8004d24:	469e      	mov	lr, r3
 8004d26:	4770      	bx	lr

08004d28 <_fini>:
 8004d28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d2a:	46c0      	nop			; (mov r8, r8)
 8004d2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d2e:	bc08      	pop	{r3}
 8004d30:	469e      	mov	lr, r3
 8004d32:	4770      	bx	lr
