[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2919462 heartbeat IPC: 3.425 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 44 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2919462 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 44 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2919462 cumulative IPC: 3.425 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 13061691 heartbeat IPC: 0.986 cumulative IPC: 0.986 (Simulation time: 00 hr 02 min 01 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 22087080 heartbeat IPC: 1.108 cumulative IPC: 1.043 (Simulation time: 00 hr 03 min 13 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 29867557 heartbeat IPC: 1.285 cumulative IPC: 1.113 (Simulation time: 00 hr 04 min 20 sec)
Simulation finished CPU 0 instructions: 40000002 cycles: 35910250 cumulative IPC: 1.114 (Simulation time: 00 hr 05 min 29 sec)
Simulation complete CPU 0 instructions: 40000002 cycles: 35910250 cumulative IPC: 1.114 (Simulation time: 00 hr 05 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs perlbench_135B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.114 instructions: 40000002 cycles: 35910250
CPU 0 Branch Prediction Accuracy: 94.33% MPKI: 12.59 Average ROB Occupancy at Mispredict: 39.31
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.04325
BRANCH_INDIRECT: 0.9166
BRANCH_CONDITIONAL: 9.805
BRANCH_DIRECT_CALL: 0.004475
BRANCH_INDIRECT_CALL: 1.733
BRANCH_RETURN: 0.09205

cpu0->cpu0_STLB TOTAL        ACCESS:     331462 HIT:     329915 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     331462 HIT:     329915 MISS:       1547 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 325.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     875255 HIT:     830992 MISS:      44263 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     711539 HIT:     678439 MISS:      33100 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      43597 HIT:      35546 MISS:       8051 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     116904 HIT:     116818 MISS:         86 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       3215 HIT:        189 MISS:       3026 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 64.49 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4584030 HIT:    4169916 MISS:     414114 MSHR_MERGE:     107591
cpu0->cpu0_L1I LOAD         ACCESS:    4584030 HIT:    4169916 MISS:     414114 MSHR_MERGE:     107591
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 8.156 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14288321 HIT:   13676456 MISS:     611865 MSHR_MERGE:     160035
cpu0->cpu0_L1D LOAD         ACCESS:    7951726 HIT:    7458780 MISS:     492946 MSHR_MERGE:      87930
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    6333131 HIT:    6217435 MISS:     115696 MSHR_MERGE:      72097
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3464 HIT:        241 MISS:       3223 MSHR_MERGE:          8
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 13.76 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4018825 HIT:    3918898 MISS:      99927 MSHR_MERGE:      62860
cpu0->cpu0_ITLB LOAD         ACCESS:    4018825 HIT:    3918898 MISS:      99927 MSHR_MERGE:      62860
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.828 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13552567 HIT:   13175023 MISS:     377544 MSHR_MERGE:      83149
cpu0->cpu0_DTLB LOAD         ACCESS:   13552567 HIT:   13175023 MISS:     377544 MSHR_MERGE:      83149
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.612 cycles
cpu0->LLC TOTAL        ACCESS:      58403 HIT:      42475 MISS:      15928 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      33100 HIT:      24200 MISS:       8900 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:       8051 HIT:       5255 MISS:       2796 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      14226 HIT:      11409 MISS:       2817 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       3026 HIT:       1611 MISS:       1415 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 138.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        656
  ROW_BUFFER_MISS:      12455
  AVG DBUS CONGESTED CYCLE: 16.48
Channel 0 WQ ROW_BUFFER_HIT:        396
  ROW_BUFFER_MISS:       2303
  FULL:          0
Channel 0 REFRESHES ISSUED:       2992
