// Seed: 3221172527
module module_0;
  wire [-1 : 1] id_1;
  assign module_2.id_1 = 0;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    output uwire id_2,
    input tri0 id_3
    , id_9, id_10,
    output supply0 id_4,
    input tri1 id_5,
    input tri id_6,
    output uwire id_7
);
  assign id_4 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    output tri1 id_1,
    input wire id_2,
    output supply0 id_3,
    input tri0 id_4,
    output supply0 id_5,
    output supply1 id_6,
    input tri0 id_7,
    output wand id_8
);
  final $clog2(32);
  ;
  and primCall (id_1, id_2, id_4, id_7);
  module_0 modCall_1 ();
endmodule
