Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a21c27e553e544548d568b2502a6bd24 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot check_rising_edge_test_behav xil_defaultlib.check_rising_edge_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.nand_gate
Compiling module xil_defaultlib.xor_gate
Compiling module xil_defaultlib.and_gate
Compiling module xil_defaultlib.check_rising
Compiling module xil_defaultlib.check_rising_edge_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot check_rising_edge_test_behav
