// Seed: 2091387140
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  input id_7;
  input id_6;
  inout id_5;
  input id_4;
  input id_3;
  inout id_2;
  input id_1;
  always @(id_4, posedge 1 or id_7) begin
    id_8 = ~id_5;
  end
  always @("" or 1) begin
    if (1) id_2 <= 1;
  end
endmodule
