\hypertarget{union__hw__i2s__tcr5}{}\section{\+\_\+hw\+\_\+i2s\+\_\+tcr5 Union Reference}
\label{union__hw__i2s__tcr5}\index{\+\_\+hw\+\_\+i2s\+\_\+tcr5@{\+\_\+hw\+\_\+i2s\+\_\+tcr5}}


H\+W\+\_\+\+I2\+S\+\_\+\+T\+C\+R5 -\/ S\+AI Transmit Configuration 5 Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+i2s.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__i2s__tcr5_1_1__hw__i2s__tcr5__bitfields}{\+\_\+hw\+\_\+i2s\+\_\+tcr5\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__i2s__tcr5_a83e5d5c4fe7e4300586c16689ab90e7b}{}\label{union__hw__i2s__tcr5_a83e5d5c4fe7e4300586c16689ab90e7b}

\item 
struct \hyperlink{struct__hw__i2s__tcr5_1_1__hw__i2s__tcr5__bitfields}{\+\_\+hw\+\_\+i2s\+\_\+tcr5\+::\+\_\+hw\+\_\+i2s\+\_\+tcr5\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__i2s__tcr5_afdb341977118a9ac90f45350c925f8d4}{}\label{union__hw__i2s__tcr5_afdb341977118a9ac90f45350c925f8d4}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+I2\+S\+\_\+\+T\+C\+R5 -\/ S\+AI Transmit Configuration 5 Register (RW) 

Reset value\+: 0x00000000U

This register must not be altered when T\+C\+SR\mbox{[}TE\mbox{]} is set. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+i2s.\+h\end{DoxyCompactItemize}
