Altera SOPC Builder Version 11.12 Build 259
Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.


No .sopc_builder configuration file(!)
# 2020.09.24 11:28:22 (*) mk_custom_sdk starting
# 2020.09.24 11:28:22 (*) Reading project C:/Users/Cyprien/Documents/GIT/TP_VHDL/NIOS/CPU_test/mon_SOPC.ptf.

# 2020.09.24 11:28:22 (*) Finding all CPUs
# 2020.09.24 11:28:22 (*) Finding all available components
# 2020.09.24 11:28:22 (*) Reading C:/Users/Cyprien/Documents/GIT/TP_VHDL/NIOS/CPU_test/.sopc_builder/install.ptf

# 2020.09.24 11:28:22 (*) Found 63 components

# 2020.09.24 11:28:22 (*) Finding all peripherals

# 2020.09.24 11:28:22 (*) Finding software components

# 2020.09.24 11:28:23 (*) (Legacy SDK Generation Skipped)
# 2020.09.24 11:28:23 (*) (All TCL Script Generation Skipped)
# 2020.09.24 11:28:23 (*) (No Libraries Built)
# 2020.09.24 11:28:23 (*) (Contents Generation Skipped)
# 2020.09.24 11:28:23 (*) mk_custom_sdk finishing

# 2020.09.24 11:28:23 (*) Starting generation for system: mon_SOPC.

.
.
..
.

# 2020.09.24 11:28:24 (*) Running Generator Program for cpu_0

# 2020.09.24 11:28:26 (*) Starting Nios II generation
# 2020.09.24 11:28:26 (*)   Checking for plaintext license.
# 2020.09.24 11:28:27 (*)   Couldn't query license setup in Quartus directory c:/altera/11.1sp2/quartus
# 2020.09.24 11:28:27 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
# 2020.09.24 11:28:27 (*)   Plaintext license not found.
# 2020.09.24 11:28:27 (*)   No license required to generate encrypted Nios II/e.
# 2020.09.24 11:28:27 (*)   Getting CPU configuration settings

# 2020.09.24 11:28:27 (*)   Elaborating CPU configuration settings
# 2020.09.24 11:28:27 (*)   Creating all objects for CPU
# 2020.09.24 11:28:29 (*)   Generating HDL from CPU objects
# 2020.09.24 11:28:29 (*)   Creating plain-text HDL
# 2020.09.24 11:28:33 (*) Done Nios II generation

# 2020.09.24 11:28:34 (*) Running Generator Program for onchip_memory2_0

# 2020.09.24 11:28:35 (*) Running Generator Program for InputPIO

# 2020.09.24 11:28:35 (*) Running Generator Program for OutputPIO

# 2020.09.24 11:28:36 (*) Running Generator Program for jtag_uart_0


# 2020.09.24 11:28:37 (*) Making arbitration and system (top) modules.

# 2020.09.24 11:28:41 (*) Generating Quartus symbol for top level: mon_SOPC

# 2020.09.24 11:28:41 (*) Generating Symbol C:/Users/Cyprien/Documents/GIT/TP_VHDL/NIOS/CPU_test/mon_SOPC.bsf

# 2020.09.24 11:28:41 (*) Creating command-line system-generation script: C:/Users/Cyprien/Documents/GIT/TP_VHDL/NIOS/CPU_test/mon_SOPC_generation_script

# 2020.09.24 11:28:41 (*) Running setup for HDL simulator: modelsim


# 2020.09.24 11:28:41 (*) Completed generation for system: mon_SOPC.
# 2020.09.24 11:28:41 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:
  SOPC Builder database : C:/Users/Cyprien/Documents/GIT/TP_VHDL/NIOS/CPU_test/mon_SOPC.ptf 
  System HDL Model : C:/Users/Cyprien/Documents/GIT/TP_VHDL/NIOS/CPU_test/mon_SOPC.vhd 
  System Generation Script : C:/Users/Cyprien/Documents/GIT/TP_VHDL/NIOS/CPU_test/mon_SOPC_generation_script 

# 2020.09.24 11:28:41 (*) SUCCESS: SYSTEM GENERATION COMPLETED.


Press 'Exit' to exit.
