INFO: [VRFC 10-2263] Analyzing Verilog file "D:/kgfu_fsic_tony/dsn/rtl/axis_switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIS_SW
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/kgfu_fsic_tony/dsn/rtl/config_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CFG_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/kgfu_fsic_tony/dsn/testbench/fpga.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpga
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/kgfu_fsic_tony/dsn/rtl/fsic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSIC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/kgfu_fsic_tony/dsn/rtl/fsic_clkrst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSIC_CLKRST
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/kgfu_fsic_tony/dsn/rtl/fsic_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_clock_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/kgfu_fsic_tony/dsn/rtl/fsic_coreclk_phase_cnt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_coreclk_phase_cnt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/kgfu_fsic_tony/dsn/rtl/fsic_io_serdes_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fsic_io_serdes_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/kgfu_fsic_tony/dsn/rtl/io_serdes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IO_SERDES
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/kgfu_fsic_tony/dsn/rtl/logic_anlz.dummy_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOGIC_ANLZ
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/kgfu_fsic_tony/dsn/rtl/user_subsys.all.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIL_SLAV
INFO: [VRFC 10-311] analyzing module AXIS_MSTR
INFO: [VRFC 10-311] analyzing module AXIS_SLAV
INFO: [VRFC 10-311] analyzing module IRQ_MUX
INFO: [VRFC 10-311] analyzing module LA_MUX
INFO: [VRFC 10-311] analyzing module USER_PRJ
INFO: [VRFC 10-311] analyzing module USER_SUBSYS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/kgfu_fsic_tony/dsn/rtl/axi_ctrl_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_ctrl_logic
WARNING: [VRFC 10-3380] identifier 'fifo_out_trans_typ' is used before its declaration [D:/kgfu_fsic_tony/dsn/rtl/axi_ctrl_logic.sv:87]
WARNING: [VRFC 10-3380] identifier 'fifo_out_waddr' is used before its declaration [D:/kgfu_fsic_tony/dsn/rtl/axi_ctrl_logic.sv:90]
WARNING: [VRFC 10-3380] identifier 'fifo_out_raddr' is used before its declaration [D:/kgfu_fsic_tony/dsn/rtl/axi_ctrl_logic.sv:93]
WARNING: [VRFC 10-3380] identifier 'fifo_out_wdata' is used before its declaration [D:/kgfu_fsic_tony/dsn/rtl/axi_ctrl_logic.sv:96]
WARNING: [VRFC 10-3380] identifier 'fifo_out_wstrb' is used before its declaration [D:/kgfu_fsic_tony/dsn/rtl/axi_ctrl_logic.sv:99]
WARNING: [VRFC 10-3380] identifier 'axi_next_state' is used before its declaration [D:/kgfu_fsic_tony/dsn/rtl/axi_ctrl_logic.sv:108]
WARNING: [VRFC 10-3380] identifier 'axi_state' is used before its declaration [D:/kgfu_fsic_tony/dsn/rtl/axi_ctrl_logic.sv:111]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/kgfu_fsic_tony/dsn/rtl/axil_axis.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXIL_AXIS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/kgfu_fsic_tony/dsn/rtl/axilite_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axilite_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/kgfu_fsic_tony/dsn/rtl/axilite_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axilite_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/kgfu_fsic_tony/dsn/rtl/axis_master.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fifo
INFO: [VRFC 10-311] analyzing module axis_master
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/kgfu_fsic_tony/dsn/rtl/axis_slave.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/kgfu_fsic_tony/dsn/testbench/tb_fsic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fsic
INFO: [VRFC 10-2458] undeclared symbol wbs_ack, assumed default net type wire [D:/kgfu_fsic_tony/dsn/testbench/tb_fsic.v:230]
INFO: [VRFC 10-2458] undeclared symbol la_data_out, assumed default net type wire [D:/kgfu_fsic_tony/dsn/testbench/tb_fsic.v:231]
INFO: [VRFC 10-2458] undeclared symbol user_irq, assumed default net type wire [D:/kgfu_fsic_tony/dsn/testbench/tb_fsic.v:232]
INFO: [VRFC 10-2458] undeclared symbol io_out, assumed default net type wire [D:/kgfu_fsic_tony/dsn/testbench/tb_fsic.v:233]
INFO: [VRFC 10-2458] undeclared symbol io_oeb, assumed default net type wire [D:/kgfu_fsic_tony/dsn/testbench/tb_fsic.v:234]
WARNING: [VRFC 10-3380] identifier 'i' is used before its declaration [D:/kgfu_fsic_tony/dsn/testbench/tb_fsic.v:355]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/kgfu_fsic_tony/vvd/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
