Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Mon Dec 01 19:28:59 2014
| Host         : Black-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file Nexys4fpga_control_sets_placed.rpt
| Design       : Nexys4fpga
| Device       : xc7a75t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    68 |
| Minimum Number of register sites lost to control set restrictions |   171 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             265 |           85 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             163 |           54 |
| Yes          | No                    | No                     |             201 |           59 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             216 |           75 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------+----------------+
|                       Clock Signal                       |                                          Enable Signal                                         |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------+----------------+
|  hqproj2/instantiate_loader.jtag_loader_6_inst/shift_clk |                                                                                                |                                                  |                1 |              1 |
|  clk_BUFG                                                | processor1/flag_enable                                                                         | processor1/internal_reset                        |                1 |              2 |
|  clk_BUFG                                                | accelCtl/ADXL_Control/SPI_Interface/Shift_Data_Reg                                             |                                                  |                1 |              2 |
|  clk_BUFG                                                | accelCtl/ADXL_Control/SPI_Interface/EN_LOAD_DOUT                                               |                                                  |                1 |              2 |
|  clk_BUFG                                                | bot2/BOTSIMCPU/flag_enable                                                                     | bot2/BOTSIMCPU/internal_reset                    |                2 |              2 |
|  clk_BUFG                                                | SSB/n_0_FSM_sequential_an[3]_i_2                                                               | DB/SR[0]                                         |                2 |              3 |
|  clk_BUFG                                                |                                                                                                | processor1/active_interrupt                      |                2 |              4 |
|  hqproj2/instantiate_loader.jtag_loader_6_inst/jtag_clk  |                                                                                                |                                                  |                1 |              4 |
|  clk_BUFG                                                | hqproj2/O4                                                                                     | hqproj2/O3                                       |                1 |              4 |
|  clk_BUFG                                                | hqproj2/O8                                                                                     | hqproj2/O14                                      |                1 |              4 |
|  clk_BUFG                                                | hqproj2/O6                                                                                     | hqproj2/O7                                       |                1 |              4 |
|  clk_BUFG                                                | hqproj2/O6                                                                                     | hqproj2/O5                                       |                2 |              4 |
|  clk_BUFG                                                | hqproj2/O4                                                                                     | hqproj2/O13                                      |                1 |              4 |
|  clk_BUFG                                                | hqproj2/O2                                                                                     | hqproj2/O1                                       |                1 |              4 |
|  clk_BUFG                                                | accelCtl/ADXL_Control/n_0_Cmd_Reg[0][6]_i_2                                                    | accelCtl/ADXL_Control/n_0_Cmd_Reg[0][6]_i_1      |                1 |              4 |
|  clk_BUFG                                                | accelCtl/ADXL_Control/Q[1]                                                                     | accelCtl/ADXL_Control/Reset_Cnt_Num_Reads        |                2 |              4 |
|  clk_BUFG                                                | accelCtl/ADXL_Control/n_0_Cmd_Reg[1][6]_i_2                                                    | accelCtl/ADXL_Control/n_0_Cmd_Reg[1][6]_i_1      |                2 |              5 |
|  clk_BUFG                                                | hqproj2/I31[0]                                                                                 |                                                  |                1 |              5 |
|  clk_BUFG                                                | hqproj2/I30[0]                                                                                 |                                                  |                1 |              5 |
|  clk_BUFG                                                | accelCtl/ADXL_Control/n_0_StC_Spi_Trans[9]_i_1                                                 | accelCtl/n_0_RESET_INT_reg                       |                2 |              5 |
|  clk_BUFG                                                | hqproj2/I32[0]                                                                                 |                                                  |                1 |              5 |
|  clk_BUFG                                                | hqproj2/I29[0]                                                                                 |                                                  |                1 |              5 |
|  clk_BUFG                                                | hqproj2/I28[0]                                                                                 |                                                  |                1 |              5 |
|  clk_BUFG                                                | hqproj2/I27[0]                                                                                 |                                                  |                2 |              5 |
|  clk_BUFG                                                | hqproj2/I26[0]                                                                                 |                                                  |                1 |              5 |
|  clk_BUFG                                                | hqproj2/I25[0]                                                                                 |                                                  |                1 |              5 |
|  clk_BUFG                                                |                                                                                                | processor1/internal_reset                        |                3 |              6 |
|  bot2/MAP/E[0]                                           |                                                                                                | vga/dtg/AR[0]                                    |                2 |              6 |
|  clk_BUFG                                                | accelCtl/ADXL_Control/n_0_Cmd_Reg[2][6]_i_2                                                    | accelCtl/ADXL_Control/n_0_Cmd_Reg[2][6]_i_1      |                1 |              6 |
|  clk_BUFG                                                | accelCtl/ADXL_Control/SPI_Interface/n_0_MOSI_REG[6]_i_1                                        |                                                  |                1 |              6 |
|  clk_BUFG                                                | accelCtl/ADXL_Control/SPI_Interface/n_0_StC[5]_i_1                                             | accelCtl/n_0_RESET_INT_reg                       |                2 |              6 |
|  clk_BUFG                                                |                                                                                                | accelCtl/ADXL_Control/SPI_Interface/SCLK_2X_DIV0 |                2 |              6 |
|  clk_BUFG                                                |                                                                                                | bot2/BOTSIMCPU/internal_reset                    |                3 |              6 |
|  clk_BUFG                                                | accelCtl/ADXL_Control/Shift_Cmd_Reg                                                            | accelCtl/n_0_RESET_INT_reg                       |                1 |              7 |
|  clk_BUFG                                                | accelCtl/ADXL_Control/SPI_Interface/E[0]                                                       | accelCtl/n_0_RESET_INT_reg                       |                2 |              7 |
|  clk_BUFG                                                | processor1/spm_enable                                                                          |                                                  |                2 |              8 |
|  clk_BUFG                                                |                                                                                                | hqproj2/instruction[7]                           |                4 |              8 |
|  clk_BUFG                                                | bot2/BOTSIMCPU/spm_enable                                                                      |                                                  |                2 |              8 |
|  clk_BUFG                                                | bot2/BOTSIMPGM/O7[0]                                                                           |                                                  |                2 |              8 |
|  clk_BUFG                                                | bot2/BOTSIMPGM/O6[0]                                                                           |                                                  |                2 |              8 |
|  clk_BUFG                                                | bot2/BOTSIMPGM/O4[0]                                                                           | DB/SR[0]                                         |                3 |              8 |
|  clk_BUFG                                                | bot2/BOTSIMPGM/O5[0]                                                                           | DB/SR[0]                                         |                2 |              8 |
|  clk_BUFG                                                | bot2/BOTSIMPGM/O3[0]                                                                           | DB/SR[0]                                         |                3 |              8 |
|  clk_BUFG                                                | bot2/BOTSIMPGM/O2[0]                                                                           | DB/SR[0]                                         |                3 |              8 |
|  clk_BUFG                                                | hqproj2/E[0]                                                                                   |                                                  |                4 |              8 |
|  clk_BUFG                                                | bot2/BOTSIMPGM/O1[0]                                                                           | DB/SR[0]                                         |                2 |              8 |
|  clk_BUFG                                                | bot2/BOTSIMPGM/E[0]                                                                            | DB/SR[0]                                         |                3 |              8 |
|  clk_BUFG                                                | accelCtl/ADXL_Control/SPI_Interface/SHIFT_TICK_IN                                              |                                                  |                4 |              8 |
|  clk_BUFG                                                |                                                                                                | bot2/BOTSIMPGM/instruction[7]                    |                3 |              8 |
|  vga/clk_wiz/inst/clk_out1                               | vga/dtg/n_0_pixel_row[9]_i_2                                                                   | vga/dtg/n_0_pixel_row[9]_i_1                     |                3 |             10 |
|  clk_BUFG                                                |                                                                                                | accelCtl/ADXL_Control/Cnt_SS_Inactive0           |                3 |             10 |
|  clk_BUFG                                                | accelCtl/ADXL_Control/n_0_StC_Adxl_Ctrl[11]_i_1                                                | accelCtl/n_0_RESET_INT_reg                       |                6 |             11 |
|  clk_BUFG                                                | bot2/BOTSIMCPU/p_1_in                                                                          | bot2/BOTSIMCPU/internal_reset                    |                3 |             12 |
|  clk_BUFG                                                | processor1/p_1_in                                                                              | processor1/internal_reset                        |                3 |             12 |
|  vga/clk_wiz/inst/clk_out1                               |                                                                                                | DB/SR[0]                                         |                7 |             13 |
|  hqproj2/instantiate_loader.jtag_loader_6_inst/shift_clk | hqproj2/instantiate_loader.jtag_loader_6_inst/shift                                            |                                                  |                6 |             14 |
|  clk_BUFG                                                | bot2/BOTSIMCPU/register_enable                                                                 |                                                  |                2 |             16 |
|  clk_BUFG                                                | bot2/BOTSIMCPU/p_1_in                                                                          |                                                  |                2 |             16 |
|  clk_BUFG                                                | processor1/p_1_in                                                                              |                                                  |                2 |             16 |
|  clk_BUFG                                                | bot2/WRLDIF/O1[0]                                                                              | DB/SR[0]                                         |                7 |             16 |
|  clk_BUFG                                                | processor1/register_enable                                                                     |                                                  |                2 |             16 |
|  hqproj2/instantiate_loader.jtag_loader_6_inst/shift_clk | hqproj2/instantiate_loader.jtag_loader_6_inst/n_0_jtag_loader_gen.loop2[0].jtag_din_int[1]_i_1 |                                                  |                5 |             17 |
|  clk_BUFG                                                |                                                                                                | accelCtl/ADXL_Control/Reset_Sample_Rate_Div      |                4 |             20 |
|  clk_BUFG                                                |                                                                                                | DB/n_0_db_count[31]_i_1                          |                8 |             31 |
|  clk_BUFG                                                | bot2/WRLDIF/E[0]                                                                               | DB/SR[0]                                         |               12 |             32 |
|  clk_BUFG                                                |                                                                                                | DB/SR[0]                                         |               13 |             45 |
|  clk_BUFG                                                | DB/n_0_db_count[31]_i_1                                                                        |                                                  |               24 |             88 |
|  clk_BUFG                                                |                                                                                                |                                                  |               83 |            260 |
+----------------------------------------------------------+------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------+----------------+


