

================================================================
== Vitis HLS Report for 'toplevel'
================================================================
* Date:           Mon May 12 22:50:48 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        assessment
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+------------+-----------+-----------+----------+----------+
        |                          |  Latency (cycles) |  Iteration |  Initiation Interval  |   Trip   |          |
        |         Loop Name        |   min   |   max   |   Latency  |  achieved |   target  |   Count  | Pipelined|
        +--------------------------+---------+---------+------------+-----------+-----------+----------+----------+
        |- COPY_RAM_LOOP           |     7814|     7814|           3|          1|          1|      7813|       yes|
        |- WAYPOINT_EXTRACT_LOOP   |        ?|        ?|           3|          1|          1|         ?|       yes|
        |- OUTER_SEARCH_LOOP       |        ?|        ?|           ?|          -|          -|         ?|        no|
        | + RESET_WORLD_LOOP       |     7813|     7813|           1|          1|          1|      7813|       yes|
        | + INNER_SEARCH_LOOP      |        ?|        ?|  14 ~ 14398|          -|          -|         ?|        no|
        |  ++ SIFT_DOWN_COPY_LOOP  |        2|       32|           2|          -|          -|    1 ~ 16|        no|
        |  ++ OS_FIND_LOOP         |        1|     3500|           2|          1|          1|  1 ~ 3500|       yes|
        |  ++ OS_FIND_LOOP         |        1|     3500|           2|          1|          1|  1 ~ 3500|       yes|
        |  ++ OS_FIND_LOOP         |        1|     3500|           2|          1|          1|  1 ~ 3500|       yes|
        |  ++ OS_FIND_LOOP         |        1|     3500|           2|          1|          1|  1 ~ 3500|       yes|
        | + WRITE_PATH_LOOP        |        8|    16384|           8|          -|          -|  1 ~ 2048|        no|
        +--------------------------+---------+---------+------------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 1, depth = 2
  * Pipeline-5: initiation interval (II) = 1, depth = 2
  * Pipeline-6: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 255
* Pipeline : 7
  Pipeline-0 : II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1 : II = 1, D = 3, States = { 28 29 30 }
  Pipeline-2 : II = 1, D = 1, States = { 37 }
  Pipeline-3 : II = 1, D = 2, States = { 128 129 }
  Pipeline-4 : II = 1, D = 2, States = { 144 145 }
  Pipeline-5 : II = 1, D = 2, States = { 163 164 }
  Pipeline-6 : II = 1, D = 2, States = { 179 180 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 12 10 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 249 21 31 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 31 29 
29 --> 30 
30 --> 28 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 186 
36 --> 37 
37 --> 38 37 
38 --> 39 200 
39 --> 40 200 
40 --> 41 
41 --> 42 111 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 110 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 110 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 110 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 110 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 110 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 110 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 110 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 110 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 110 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 110 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 110 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 110 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 110 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 110 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 110 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 110 109 
109 --> 110 
110 --> 111 
111 --> 112 113 191 192 186 
112 --> 111 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 134 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 134 
124 --> 125 
125 --> 126 134 
126 --> 127 
127 --> 130 128 
128 --> 130 129 
129 --> 128 
130 --> 131 135 
131 --> 132 
132 --> 133 134 
133 --> 134 
134 --> 186 150 138 
135 --> 136 137 
136 --> 137 
137 --> 134 
138 --> 139 
139 --> 140 150 
140 --> 141 
141 --> 142 150 
142 --> 143 
143 --> 146 144 
144 --> 146 145 
145 --> 144 
146 --> 147 151 
147 --> 148 
148 --> 149 150 
149 --> 150 
150 --> 186 154 169 
151 --> 152 153 
152 --> 153 
153 --> 150 
154 --> 155 
155 --> 156 
156 --> 157 
157 --> 158 
158 --> 159 169 
159 --> 160 
160 --> 161 169 
161 --> 162 
162 --> 165 163 
163 --> 165 164 
164 --> 163 
165 --> 166 170 
166 --> 167 
167 --> 168 169 
168 --> 169 
169 --> 186 173 190 
170 --> 171 172 
171 --> 172 
172 --> 169 
173 --> 174 
174 --> 175 190 
175 --> 176 
176 --> 177 190 
177 --> 178 
178 --> 181 179 
179 --> 181 180 
180 --> 179 
181 --> 182 187 
182 --> 183 
183 --> 184 185 
184 --> 185 
185 --> 186 190 
186 --> 242 
187 --> 188 189 
188 --> 189 
189 --> 190 
190 --> 39 
191 --> 192 
192 --> 193 35 
193 --> 194 
194 --> 195 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 192 
200 --> 201 
201 --> 202 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 208 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 212 
212 --> 213 
213 --> 214 
214 --> 215 
215 --> 216 
216 --> 217 
217 --> 218 
218 --> 219 
219 --> 220 
220 --> 221 
221 --> 222 
222 --> 223 
223 --> 224 
224 --> 225 
225 --> 226 
226 --> 227 
227 --> 228 
228 --> 229 
229 --> 230 
230 --> 231 
231 --> 232 
232 --> 233 
233 --> 234 
234 --> 235 
235 --> 236 
236 --> 237 
237 --> 238 
238 --> 239 
239 --> 240 
240 --> 241 
241 --> 186 
242 --> 243 
243 --> 244 
244 --> 245 
245 --> 246 
246 --> 247 
247 --> 248 
248 --> 
249 --> 250 
250 --> 251 
251 --> 252 
252 --> 253 
253 --> 254 
254 --> 255 
255 --> 248 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 256 [1/1] (1.00ns)   --->   "%ram_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %ram"   --->   Operation 256 'read' 'ram_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%moves_node_f_score_V = alloca i64 1" [assessment/toplevel.cpp:160]   --->   Operation 257 'alloca' 'moves_node_f_score_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%moves_node_g_score_V = alloca i64 1" [assessment/toplevel.cpp:160]   --->   Operation 258 'alloca' 'moves_node_g_score_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%moves_node_x_V = alloca i64 1" [assessment/toplevel.cpp:160]   --->   Operation 259 'alloca' 'moves_node_x_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%moves_node_y_V = alloca i64 1" [assessment/toplevel.cpp:160]   --->   Operation 260 'alloca' 'moves_node_y_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%moves_target = alloca i64 1" [assessment/toplevel.cpp:160]   --->   Operation 261 'alloca' 'moves_target' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_1 : Operation 262 [1/1] (3.52ns)   --->   "%add_ln498 = add i64 %ram_read, i64 72" [assessment/toplevel.cpp:498]   --->   Operation 262 'add' 'add_ln498' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln498, i32 2, i32 63" [assessment/toplevel.cpp:498]   --->   Operation 263 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln498 = sext i62 %trunc_ln" [assessment/toplevel.cpp:498]   --->   Operation 264 'sext' 'sext_ln498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%MAXI_addr = getelementptr i32 %MAXI, i64 %sext_ln498" [assessment/toplevel.cpp:498]   --->   Operation 265 'getelementptr' 'MAXI_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 266 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7813" [assessment/toplevel.cpp:498]   --->   Operation 266 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 267 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7813" [assessment/toplevel.cpp:498]   --->   Operation 267 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 268 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7813" [assessment/toplevel.cpp:498]   --->   Operation 268 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 269 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7813" [assessment/toplevel.cpp:498]   --->   Operation 269 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 270 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7813" [assessment/toplevel.cpp:498]   --->   Operation 270 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 271 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7813" [assessment/toplevel.cpp:498]   --->   Operation 271 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 272 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5"   --->   Operation 272 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 273 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %MAXI, void @empty_10, i32 0, i32 0, void @empty_13, i32 0, i32 8518, void @empty_12, void @empty_9, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 273 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 274 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %MAXI"   --->   Operation 274 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 275 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ram, void @empty_16, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_1, void @empty_11, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_3"   --->   Operation 275 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 276 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ram, void @empty_4, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_3"   --->   Operation 276 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 277 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %code"   --->   Operation 277 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 278 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %code, void @empty_16, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_2, void @empty_11, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 278 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 279 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_16, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_2, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 279 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 280 [1/1] (0.00ns)   --->   "%specmemcore_ln480 = specmemcore void @_ssdm_op_SpecMemCore, i32 %world_blocked, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:480]   --->   Operation 280 'specmemcore' 'specmemcore_ln480' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 281 [1/1] (0.00ns)   --->   "%specmemcore_ln484 = specmemcore void @_ssdm_op_SpecMemCore, i32 %world_open, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:484]   --->   Operation 281 'specmemcore' 'specmemcore_ln484' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 282 [1/1] (0.00ns)   --->   "%specmemcore_ln485 = specmemcore void @_ssdm_op_SpecMemCore, i32 %world_closed, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:485]   --->   Operation 282 'specmemcore' 'specmemcore_ln485' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 283 [1/1] (0.00ns)   --->   "%specmemcore_ln486 = specmemcore void @_ssdm_op_SpecMemCore, i32 %world_dir, i64 666, i64 30, i64 18446744073709551615" [assessment/toplevel.cpp:486]   --->   Operation 283 'specmemcore' 'specmemcore_ln486' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 284 [1/1] (0.00ns)   --->   "%specmemcore_ln487 = specmemcore void @_ssdm_op_SpecMemCore, i11 %open_set_heap_f_score_V, i64 666, i64 19, i64 18446744073709551615" [assessment/toplevel.cpp:487]   --->   Operation 284 'specmemcore' 'specmemcore_ln487' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 285 [1/1] (0.00ns)   --->   "%specmemcore_ln487 = specmemcore void @_ssdm_op_SpecMemCore, i11 %open_set_heap_g_score_V, i64 666, i64 19, i64 18446744073709551615" [assessment/toplevel.cpp:487]   --->   Operation 285 'specmemcore' 'specmemcore_ln487' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 286 [1/1] (0.00ns)   --->   "%specmemcore_ln487 = specmemcore void @_ssdm_op_SpecMemCore, i9 %open_set_heap_x_V, i64 666, i64 19, i64 18446744073709551615" [assessment/toplevel.cpp:487]   --->   Operation 286 'specmemcore' 'specmemcore_ln487' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 287 [1/1] (0.00ns)   --->   "%specmemcore_ln487 = specmemcore void @_ssdm_op_SpecMemCore, i9 %open_set_heap_y_V, i64 666, i64 19, i64 18446744073709551615" [assessment/toplevel.cpp:487]   --->   Operation 287 'specmemcore' 'specmemcore_ln487' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 288 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr, i32 7813" [assessment/toplevel.cpp:498]   --->   Operation 288 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 289 [1/1] (1.58ns)   --->   "%br_ln498 = br void" [assessment/toplevel.cpp:498]   --->   Operation 289 'br' 'br_ln498' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 2.09>
ST_9 : Operation 290 [1/1] (0.00ns)   --->   "%i = phi i13 0, void, i13 %i_1, void %.split47"   --->   Operation 290 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 291 [1/1] (1.67ns)   --->   "%i_1 = add i13 %i, i13 1" [assessment/toplevel.cpp:498]   --->   Operation 291 'add' 'i_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 292 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 292 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 293 [1/1] (2.09ns)   --->   "%icmp_ln498 = icmp_eq  i13 %i, i13 7813" [assessment/toplevel.cpp:498]   --->   Operation 293 'icmp' 'icmp_ln498' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 294 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7813, i64 7813, i64 7813"   --->   Operation 294 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln498 = br i1 %icmp_ln498, void %.split47, void" [assessment/toplevel.cpp:498]   --->   Operation 295 'br' 'br_ln498' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 296 [1/1] (7.30ns)   --->   "%MAXI_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %MAXI_addr" [assessment/toplevel.cpp:499]   --->   Operation 296 'read' 'MAXI_addr_read' <Predicate = (!icmp_ln498)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 297 [1/1] (0.00ns)   --->   "%specloopname_ln498 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [assessment/toplevel.cpp:498]   --->   Operation 297 'specloopname' 'specloopname_ln498' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_11 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln499 = zext i13 %i" [assessment/toplevel.cpp:499]   --->   Operation 298 'zext' 'zext_ln499' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_11 : Operation 299 [1/1] (0.00ns)   --->   "%world_blocked_addr = getelementptr i32 %world_blocked, i64 0, i64 %zext_ln499" [assessment/toplevel.cpp:499]   --->   Operation 299 'getelementptr' 'world_blocked_addr' <Predicate = (!icmp_ln498)> <Delay = 0.00>
ST_11 : Operation 300 [1/1] (3.25ns)   --->   "%store_ln499 = store i32 %MAXI_addr_read, i13 %world_blocked_addr" [assessment/toplevel.cpp:499]   --->   Operation 300 'store' 'store_ln499' <Predicate = (!icmp_ln498)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>
ST_11 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 301 'br' 'br_ln0' <Predicate = (!icmp_ln498)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %ram_read, i32 2, i32 63" [assessment/toplevel.cpp:503]   --->   Operation 302 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln503 = sext i62 %trunc_ln1" [assessment/toplevel.cpp:503]   --->   Operation 303 'sext' 'sext_ln503' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (0.00ns)   --->   "%MAXI_addr_1 = getelementptr i32 %MAXI, i64 %sext_ln503" [assessment/toplevel.cpp:503]   --->   Operation 304 'getelementptr' 'MAXI_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 305 [7/7] (7.30ns)   --->   "%MAXI_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %MAXI_addr_1, i32 1" [assessment/toplevel.cpp:503]   --->   Operation 305 'readreq' 'MAXI_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 306 [6/7] (7.30ns)   --->   "%MAXI_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %MAXI_addr_1, i32 1" [assessment/toplevel.cpp:503]   --->   Operation 306 'readreq' 'MAXI_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 307 [5/7] (7.30ns)   --->   "%MAXI_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %MAXI_addr_1, i32 1" [assessment/toplevel.cpp:503]   --->   Operation 307 'readreq' 'MAXI_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 308 [4/7] (7.30ns)   --->   "%MAXI_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %MAXI_addr_1, i32 1" [assessment/toplevel.cpp:503]   --->   Operation 308 'readreq' 'MAXI_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 309 [3/7] (7.30ns)   --->   "%MAXI_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %MAXI_addr_1, i32 1" [assessment/toplevel.cpp:503]   --->   Operation 309 'readreq' 'MAXI_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 310 [2/7] (7.30ns)   --->   "%MAXI_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %MAXI_addr_1, i32 1" [assessment/toplevel.cpp:503]   --->   Operation 310 'readreq' 'MAXI_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 311 [1/7] (7.30ns)   --->   "%MAXI_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %MAXI_addr_1, i32 1" [assessment/toplevel.cpp:503]   --->   Operation 311 'readreq' 'MAXI_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 7.30>
ST_19 : Operation 312 [1/1] (7.30ns)   --->   "%MAXI_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %MAXI_addr_1" [assessment/toplevel.cpp:503]   --->   Operation 312 'read' 'MAXI_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 313 [1/1] (0.00ns)   --->   "%op2_assign = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %MAXI_addr_1_read, i32 16, i32 31" [assessment/toplevel.cpp:503]   --->   Operation 313 'partselect' 'op2_assign' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln504 = trunc i32 %MAXI_addr_1_read" [assessment/toplevel.cpp:504]   --->   Operation 314 'trunc' 'trunc_ln504' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 315 [1/1] (0.00ns)   --->   "%store_ln504 = store i8 %trunc_ln504, i8 %waypoint_count" [assessment/toplevel.cpp:504]   --->   Operation 315 'store' 'store_ln504' <Predicate = true> <Delay = 0.00>

State 20 <SV = 17> <Delay = 4.55>
ST_20 : Operation 316 [1/1] (2.42ns)   --->   "%icmp_ln506 = icmp_eq  i16 %op2_assign, i16 0" [assessment/toplevel.cpp:506]   --->   Operation 316 'icmp' 'icmp_ln506' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 317 [1/1] (2.42ns)   --->   "%icmp_ln506_1 = icmp_ugt  i16 %op2_assign, i16 500" [assessment/toplevel.cpp:506]   --->   Operation 317 'icmp' 'icmp_ln506_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln506 = zext i8 %trunc_ln504" [assessment/toplevel.cpp:506]   --->   Operation 318 'zext' 'zext_ln506' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln506_1 = zext i8 %trunc_ln504" [assessment/toplevel.cpp:506]   --->   Operation 319 'zext' 'zext_ln506_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 320 [1/1] (1.91ns)   --->   "%add_ln506 = add i9 %zext_ln506_1, i9 510" [assessment/toplevel.cpp:506]   --->   Operation 320 'add' 'add_ln506' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 321 [1/1] (1.66ns)   --->   "%icmp_ln506_2 = icmp_ugt  i9 %add_ln506, i9 14" [assessment/toplevel.cpp:506]   --->   Operation 321 'icmp' 'icmp_ln506_2' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node or_ln506_1)   --->   "%or_ln506 = or i1 %icmp_ln506_1, i1 %icmp_ln506_2" [assessment/toplevel.cpp:506]   --->   Operation 322 'or' 'or_ln506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 323 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln506_1 = or i1 %or_ln506, i1 %icmp_ln506" [assessment/toplevel.cpp:506]   --->   Operation 323 'or' 'or_ln506_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln506 = br i1 %or_ln506_1, void, void" [assessment/toplevel.cpp:506]   --->   Operation 324 'br' 'br_ln506' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 325 [1/1] (1.55ns)   --->   "%icmp_ln513 = icmp_eq  i8 %trunc_ln504, i8 0" [assessment/toplevel.cpp:513]   --->   Operation 325 'icmp' 'icmp_ln513' <Predicate = (!or_ln506_1)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln513 = br i1 %icmp_ln513, void %.lr.ph960, void %._crit_edge961" [assessment/toplevel.cpp:513]   --->   Operation 326 'br' 'br_ln513' <Predicate = (!or_ln506_1)> <Delay = 0.00>
ST_20 : Operation 327 [1/1] (3.52ns)   --->   "%add_ln513 = add i64 %ram_read, i64 8" [assessment/toplevel.cpp:513]   --->   Operation 327 'add' 'add_ln513' <Predicate = (!or_ln506_1 & !icmp_ln513)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln513, i32 2, i32 63" [assessment/toplevel.cpp:513]   --->   Operation 328 'partselect' 'trunc_ln4' <Predicate = (!or_ln506_1 & !icmp_ln513)> <Delay = 0.00>
ST_20 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln513 = sext i62 %trunc_ln4" [assessment/toplevel.cpp:513]   --->   Operation 329 'sext' 'sext_ln513' <Predicate = (!or_ln506_1 & !icmp_ln513)> <Delay = 0.00>
ST_20 : Operation 330 [1/1] (0.00ns)   --->   "%MAXI_addr_3 = getelementptr i32 %MAXI, i64 %sext_ln513" [assessment/toplevel.cpp:513]   --->   Operation 330 'getelementptr' 'MAXI_addr_3' <Predicate = (!or_ln506_1 & !icmp_ln513)> <Delay = 0.00>
ST_20 : Operation 331 [1/1] (3.52ns)   --->   "%add_ln507 = add i64 %ram_read, i64 4" [assessment/toplevel.cpp:507]   --->   Operation 331 'add' 'add_ln507' <Predicate = (or_ln506_1)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln507, i32 2, i32 63" [assessment/toplevel.cpp:507]   --->   Operation 332 'partselect' 'trunc_ln3' <Predicate = (or_ln506_1)> <Delay = 0.00>
ST_20 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln507 = sext i62 %trunc_ln3" [assessment/toplevel.cpp:507]   --->   Operation 333 'sext' 'sext_ln507' <Predicate = (or_ln506_1)> <Delay = 0.00>
ST_20 : Operation 334 [1/1] (0.00ns)   --->   "%MAXI_addr_2 = getelementptr i32 %MAXI, i64 %sext_ln507" [assessment/toplevel.cpp:507]   --->   Operation 334 'getelementptr' 'MAXI_addr_2' <Predicate = (or_ln506_1)> <Delay = 0.00>

State 21 <SV = 18> <Delay = 7.30>
ST_21 : Operation 335 [7/7] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr_3, i32 %zext_ln506" [assessment/toplevel.cpp:513]   --->   Operation 335 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 19> <Delay = 7.30>
ST_22 : Operation 336 [6/7] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr_3, i32 %zext_ln506" [assessment/toplevel.cpp:513]   --->   Operation 336 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 20> <Delay = 7.30>
ST_23 : Operation 337 [5/7] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr_3, i32 %zext_ln506" [assessment/toplevel.cpp:513]   --->   Operation 337 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 21> <Delay = 7.30>
ST_24 : Operation 338 [4/7] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr_3, i32 %zext_ln506" [assessment/toplevel.cpp:513]   --->   Operation 338 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 22> <Delay = 7.30>
ST_25 : Operation 339 [3/7] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr_3, i32 %zext_ln506" [assessment/toplevel.cpp:513]   --->   Operation 339 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 23> <Delay = 7.30>
ST_26 : Operation 340 [2/7] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr_3, i32 %zext_ln506" [assessment/toplevel.cpp:513]   --->   Operation 340 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 24> <Delay = 7.30>
ST_27 : Operation 341 [1/7] (7.30ns)   --->   "%empty_34 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %MAXI_addr_3, i32 %zext_ln506" [assessment/toplevel.cpp:513]   --->   Operation 341 'readreq' 'empty_34' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 342 [1/1] (1.58ns)   --->   "%br_ln513 = br void" [assessment/toplevel.cpp:513]   --->   Operation 342 'br' 'br_ln513' <Predicate = true> <Delay = 1.58>

State 28 <SV = 25> <Delay = 1.91>
ST_28 : Operation 343 [1/1] (0.00ns)   --->   "%i_2 = phi i8 0, void %.lr.ph960, i8 %i_3, void %.split44"   --->   Operation 343 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 344 [1/1] (1.91ns)   --->   "%i_3 = add i8 %i_2, i8 1" [assessment/toplevel.cpp:513]   --->   Operation 344 'add' 'i_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 345 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 345 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 346 [1/1] (1.55ns)   --->   "%icmp_ln513_1 = icmp_eq  i8 %i_2, i8 %trunc_ln504" [assessment/toplevel.cpp:513]   --->   Operation 346 'icmp' 'icmp_ln513_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln513 = br i1 %icmp_ln513_1, void %.split44, void %._crit_edge961.loopexit" [assessment/toplevel.cpp:513]   --->   Operation 347 'br' 'br_ln513' <Predicate = true> <Delay = 0.00>

State 29 <SV = 26> <Delay = 7.30>
ST_29 : Operation 348 [1/1] (7.30ns)   --->   "%wp = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %MAXI_addr_3" [assessment/toplevel.cpp:514]   --->   Operation 348 'read' 'wp' <Predicate = (!icmp_ln513_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %wp, i32 16, i32 24"   --->   Operation 349 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln513_1)> <Delay = 0.00>
ST_29 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln302 = trunc i32 %wp"   --->   Operation 350 'trunc' 'trunc_ln302' <Predicate = (!icmp_ln513_1)> <Delay = 0.00>

State 30 <SV = 27> <Delay = 2.32>
ST_30 : Operation 351 [1/1] (0.00ns)   --->   "%specloopname_ln513 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [assessment/toplevel.cpp:513]   --->   Operation 351 'specloopname' 'specloopname_ln513' <Predicate = (!icmp_ln513_1)> <Delay = 0.00>
ST_30 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i8 %i_2" [assessment/toplevel.cpp:515]   --->   Operation 352 'zext' 'zext_ln515' <Predicate = (!icmp_ln513_1)> <Delay = 0.00>
ST_30 : Operation 353 [1/1] (0.00ns)   --->   "%waypoints_x_V_addr = getelementptr i9 %waypoints_x_V, i64 0, i64 %zext_ln515" [assessment/toplevel.cpp:515]   --->   Operation 353 'getelementptr' 'waypoints_x_V_addr' <Predicate = (!icmp_ln513_1)> <Delay = 0.00>
ST_30 : Operation 354 [1/1] (2.32ns)   --->   "%store_ln515 = store i9 %trunc_ln5, i4 %waypoints_x_V_addr" [assessment/toplevel.cpp:515]   --->   Operation 354 'store' 'store_ln515' <Predicate = (!icmp_ln513_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_30 : Operation 355 [1/1] (0.00ns)   --->   "%waypoints_y_V_addr = getelementptr i9 %waypoints_y_V, i64 0, i64 %zext_ln515" [assessment/toplevel.cpp:516]   --->   Operation 355 'getelementptr' 'waypoints_y_V_addr' <Predicate = (!icmp_ln513_1)> <Delay = 0.00>
ST_30 : Operation 356 [1/1] (2.32ns)   --->   "%store_ln516 = store i9 %trunc_ln302, i4 %waypoints_y_V_addr" [assessment/toplevel.cpp:516]   --->   Operation 356 'store' 'store_ln516' <Predicate = (!icmp_ln513_1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_30 : Operation 357 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 357 'br' 'br_ln0' <Predicate = (!icmp_ln513_1)> <Delay = 0.00>

State 31 <SV = 26> <Delay = 2.15>
ST_31 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge961"   --->   Operation 358 'br' 'br_ln0' <Predicate = (!icmp_ln513)> <Delay = 0.00>
ST_31 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %MAXI_addr_1_read, i32 16, i32 24" [assessment/toplevel.cpp:358]   --->   Operation 359 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln358 = zext i16 %op2_assign" [assessment/toplevel.cpp:358]   --->   Operation 360 'zext' 'zext_ln358' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 361 [4/4] (2.15ns) (root node of the DSP)   --->   "%iteration_limit = mul i18 %zext_ln358, i18 %zext_ln358" [assessment/toplevel.cpp:358]   --->   Operation 361 'mul' 'iteration_limit' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 27> <Delay = 2.15>
ST_32 : Operation 362 [3/4] (2.15ns) (root node of the DSP)   --->   "%iteration_limit = mul i18 %zext_ln358, i18 %zext_ln358" [assessment/toplevel.cpp:358]   --->   Operation 362 'mul' 'iteration_limit' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 28> <Delay = 2.15>
ST_33 : Operation 363 [2/4] (2.15ns) (root node of the DSP)   --->   "%iteration_limit = mul i18 %zext_ln358, i18 %zext_ln358" [assessment/toplevel.cpp:358]   --->   Operation 363 'mul' 'iteration_limit' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 29> <Delay = 2.43>
ST_34 : Operation 364 [1/4] (0.00ns) (root node of the DSP)   --->   "%iteration_limit = mul i18 %zext_ln358, i18 %zext_ln358" [assessment/toplevel.cpp:358]   --->   Operation 364 'mul' 'iteration_limit' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_34 : Operation 365 [1/1] (2.43ns)   --->   "%icmp_ln362 = icmp_eq  i18 %iteration_limit, i18 0" [assessment/toplevel.cpp:362]   --->   Operation 365 'icmp' 'icmp_ln362' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 366 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr = getelementptr i11 %moves_node_f_score_V, i64 0, i64 0" [assessment/toplevel.cpp:164]   --->   Operation 366 'getelementptr' 'moves_node_f_score_V_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 367 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr = getelementptr i11 %moves_node_g_score_V, i64 0, i64 0" [assessment/toplevel.cpp:165]   --->   Operation 367 'getelementptr' 'moves_node_g_score_V_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 368 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr = getelementptr i9 %moves_node_x_V, i64 0, i64 0" [assessment/toplevel.cpp:166]   --->   Operation 368 'getelementptr' 'moves_node_x_V_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 369 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr = getelementptr i9 %moves_node_y_V, i64 0, i64 0" [assessment/toplevel.cpp:167]   --->   Operation 369 'getelementptr' 'moves_node_y_V_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 370 [1/1] (0.00ns)   --->   "%moves_target_addr = getelementptr i12 %moves_target, i64 0, i64 0" [assessment/toplevel.cpp:168]   --->   Operation 370 'getelementptr' 'moves_target_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 371 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_1 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 1" [assessment/toplevel.cpp:164]   --->   Operation 371 'getelementptr' 'moves_node_f_score_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 372 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_1 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 1" [assessment/toplevel.cpp:165]   --->   Operation 372 'getelementptr' 'moves_node_g_score_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 373 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_1 = getelementptr i9 %moves_node_x_V, i64 0, i64 1" [assessment/toplevel.cpp:166]   --->   Operation 373 'getelementptr' 'moves_node_x_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 374 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_1 = getelementptr i9 %moves_node_y_V, i64 0, i64 1" [assessment/toplevel.cpp:167]   --->   Operation 374 'getelementptr' 'moves_node_y_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 375 [1/1] (0.00ns)   --->   "%moves_target_addr_1 = getelementptr i12 %moves_target, i64 0, i64 1" [assessment/toplevel.cpp:168]   --->   Operation 375 'getelementptr' 'moves_target_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 376 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_16 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 2" [assessment/toplevel.cpp:164]   --->   Operation 376 'getelementptr' 'moves_node_f_score_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 377 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_16 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 2" [assessment/toplevel.cpp:165]   --->   Operation 377 'getelementptr' 'moves_node_g_score_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 378 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_16 = getelementptr i9 %moves_node_x_V, i64 0, i64 2" [assessment/toplevel.cpp:166]   --->   Operation 378 'getelementptr' 'moves_node_x_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 379 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_16 = getelementptr i9 %moves_node_y_V, i64 0, i64 2" [assessment/toplevel.cpp:167]   --->   Operation 379 'getelementptr' 'moves_node_y_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 380 [1/1] (0.00ns)   --->   "%moves_target_addr_16 = getelementptr i12 %moves_target, i64 0, i64 2" [assessment/toplevel.cpp:168]   --->   Operation 380 'getelementptr' 'moves_target_addr_16' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 381 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_3 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 3" [assessment/toplevel.cpp:164]   --->   Operation 381 'getelementptr' 'moves_node_f_score_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 382 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_3 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 3" [assessment/toplevel.cpp:165]   --->   Operation 382 'getelementptr' 'moves_node_g_score_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 383 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_3 = getelementptr i9 %moves_node_x_V, i64 0, i64 3" [assessment/toplevel.cpp:166]   --->   Operation 383 'getelementptr' 'moves_node_x_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 384 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_3 = getelementptr i9 %moves_node_y_V, i64 0, i64 3" [assessment/toplevel.cpp:167]   --->   Operation 384 'getelementptr' 'moves_node_y_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 385 [1/1] (0.00ns)   --->   "%moves_target_addr_3 = getelementptr i12 %moves_target, i64 0, i64 3" [assessment/toplevel.cpp:168]   --->   Operation 385 'getelementptr' 'moves_target_addr_3' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 386 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_4 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 4" [assessment/toplevel.cpp:164]   --->   Operation 386 'getelementptr' 'moves_node_f_score_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 387 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_4 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 4" [assessment/toplevel.cpp:165]   --->   Operation 387 'getelementptr' 'moves_node_g_score_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 388 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_4 = getelementptr i9 %moves_node_x_V, i64 0, i64 4" [assessment/toplevel.cpp:166]   --->   Operation 388 'getelementptr' 'moves_node_x_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 389 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_4 = getelementptr i9 %moves_node_y_V, i64 0, i64 4" [assessment/toplevel.cpp:167]   --->   Operation 389 'getelementptr' 'moves_node_y_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 390 [1/1] (0.00ns)   --->   "%moves_target_addr_4 = getelementptr i12 %moves_target, i64 0, i64 4" [assessment/toplevel.cpp:168]   --->   Operation 390 'getelementptr' 'moves_target_addr_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 391 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_5 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 5" [assessment/toplevel.cpp:164]   --->   Operation 391 'getelementptr' 'moves_node_f_score_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 392 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_5 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 5" [assessment/toplevel.cpp:165]   --->   Operation 392 'getelementptr' 'moves_node_g_score_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 393 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_5 = getelementptr i9 %moves_node_x_V, i64 0, i64 5" [assessment/toplevel.cpp:166]   --->   Operation 393 'getelementptr' 'moves_node_x_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 394 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_5 = getelementptr i9 %moves_node_y_V, i64 0, i64 5" [assessment/toplevel.cpp:167]   --->   Operation 394 'getelementptr' 'moves_node_y_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 395 [1/1] (0.00ns)   --->   "%moves_target_addr_5 = getelementptr i12 %moves_target, i64 0, i64 5" [assessment/toplevel.cpp:168]   --->   Operation 395 'getelementptr' 'moves_target_addr_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 396 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_6 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 6" [assessment/toplevel.cpp:164]   --->   Operation 396 'getelementptr' 'moves_node_f_score_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 397 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_6 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 6" [assessment/toplevel.cpp:165]   --->   Operation 397 'getelementptr' 'moves_node_g_score_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 398 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_6 = getelementptr i9 %moves_node_x_V, i64 0, i64 6" [assessment/toplevel.cpp:166]   --->   Operation 398 'getelementptr' 'moves_node_x_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 399 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_6 = getelementptr i9 %moves_node_y_V, i64 0, i64 6" [assessment/toplevel.cpp:167]   --->   Operation 399 'getelementptr' 'moves_node_y_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 400 [1/1] (0.00ns)   --->   "%moves_target_addr_6 = getelementptr i12 %moves_target, i64 0, i64 6" [assessment/toplevel.cpp:168]   --->   Operation 400 'getelementptr' 'moves_target_addr_6' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 401 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_7 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 7" [assessment/toplevel.cpp:164]   --->   Operation 401 'getelementptr' 'moves_node_f_score_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 402 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_7 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 7" [assessment/toplevel.cpp:165]   --->   Operation 402 'getelementptr' 'moves_node_g_score_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 403 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_7 = getelementptr i9 %moves_node_x_V, i64 0, i64 7" [assessment/toplevel.cpp:166]   --->   Operation 403 'getelementptr' 'moves_node_x_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 404 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_7 = getelementptr i9 %moves_node_y_V, i64 0, i64 7" [assessment/toplevel.cpp:167]   --->   Operation 404 'getelementptr' 'moves_node_y_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 405 [1/1] (0.00ns)   --->   "%moves_target_addr_7 = getelementptr i12 %moves_target, i64 0, i64 7" [assessment/toplevel.cpp:168]   --->   Operation 405 'getelementptr' 'moves_target_addr_7' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 406 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_8 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 8" [assessment/toplevel.cpp:164]   --->   Operation 406 'getelementptr' 'moves_node_f_score_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 407 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_8 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 8" [assessment/toplevel.cpp:165]   --->   Operation 407 'getelementptr' 'moves_node_g_score_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 408 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_8 = getelementptr i9 %moves_node_x_V, i64 0, i64 8" [assessment/toplevel.cpp:166]   --->   Operation 408 'getelementptr' 'moves_node_x_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 409 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_8 = getelementptr i9 %moves_node_y_V, i64 0, i64 8" [assessment/toplevel.cpp:167]   --->   Operation 409 'getelementptr' 'moves_node_y_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 410 [1/1] (0.00ns)   --->   "%moves_target_addr_8 = getelementptr i12 %moves_target, i64 0, i64 8" [assessment/toplevel.cpp:168]   --->   Operation 410 'getelementptr' 'moves_target_addr_8' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 411 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_9 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 9" [assessment/toplevel.cpp:164]   --->   Operation 411 'getelementptr' 'moves_node_f_score_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 412 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_9 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 9" [assessment/toplevel.cpp:165]   --->   Operation 412 'getelementptr' 'moves_node_g_score_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 413 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_9 = getelementptr i9 %moves_node_x_V, i64 0, i64 9" [assessment/toplevel.cpp:166]   --->   Operation 413 'getelementptr' 'moves_node_x_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 414 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_9 = getelementptr i9 %moves_node_y_V, i64 0, i64 9" [assessment/toplevel.cpp:167]   --->   Operation 414 'getelementptr' 'moves_node_y_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 415 [1/1] (0.00ns)   --->   "%moves_target_addr_9 = getelementptr i12 %moves_target, i64 0, i64 9" [assessment/toplevel.cpp:168]   --->   Operation 415 'getelementptr' 'moves_target_addr_9' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 416 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_10 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 10" [assessment/toplevel.cpp:164]   --->   Operation 416 'getelementptr' 'moves_node_f_score_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 417 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_10 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 10" [assessment/toplevel.cpp:165]   --->   Operation 417 'getelementptr' 'moves_node_g_score_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 418 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_10 = getelementptr i9 %moves_node_x_V, i64 0, i64 10" [assessment/toplevel.cpp:166]   --->   Operation 418 'getelementptr' 'moves_node_x_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 419 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_10 = getelementptr i9 %moves_node_y_V, i64 0, i64 10" [assessment/toplevel.cpp:167]   --->   Operation 419 'getelementptr' 'moves_node_y_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 420 [1/1] (0.00ns)   --->   "%moves_target_addr_10 = getelementptr i12 %moves_target, i64 0, i64 10" [assessment/toplevel.cpp:168]   --->   Operation 420 'getelementptr' 'moves_target_addr_10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 421 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_11 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 11" [assessment/toplevel.cpp:164]   --->   Operation 421 'getelementptr' 'moves_node_f_score_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 422 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_11 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 11" [assessment/toplevel.cpp:165]   --->   Operation 422 'getelementptr' 'moves_node_g_score_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 423 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_11 = getelementptr i9 %moves_node_x_V, i64 0, i64 11" [assessment/toplevel.cpp:166]   --->   Operation 423 'getelementptr' 'moves_node_x_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 424 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_11 = getelementptr i9 %moves_node_y_V, i64 0, i64 11" [assessment/toplevel.cpp:167]   --->   Operation 424 'getelementptr' 'moves_node_y_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 425 [1/1] (0.00ns)   --->   "%moves_target_addr_11 = getelementptr i12 %moves_target, i64 0, i64 11" [assessment/toplevel.cpp:168]   --->   Operation 425 'getelementptr' 'moves_target_addr_11' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 426 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_12 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 12" [assessment/toplevel.cpp:164]   --->   Operation 426 'getelementptr' 'moves_node_f_score_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 427 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_12 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 12" [assessment/toplevel.cpp:165]   --->   Operation 427 'getelementptr' 'moves_node_g_score_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 428 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_12 = getelementptr i9 %moves_node_x_V, i64 0, i64 12" [assessment/toplevel.cpp:166]   --->   Operation 428 'getelementptr' 'moves_node_x_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 429 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_12 = getelementptr i9 %moves_node_y_V, i64 0, i64 12" [assessment/toplevel.cpp:167]   --->   Operation 429 'getelementptr' 'moves_node_y_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 430 [1/1] (0.00ns)   --->   "%moves_target_addr_12 = getelementptr i12 %moves_target, i64 0, i64 12" [assessment/toplevel.cpp:168]   --->   Operation 430 'getelementptr' 'moves_target_addr_12' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 431 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_13 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 13" [assessment/toplevel.cpp:164]   --->   Operation 431 'getelementptr' 'moves_node_f_score_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 432 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_13 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 13" [assessment/toplevel.cpp:165]   --->   Operation 432 'getelementptr' 'moves_node_g_score_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 433 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_13 = getelementptr i9 %moves_node_x_V, i64 0, i64 13" [assessment/toplevel.cpp:166]   --->   Operation 433 'getelementptr' 'moves_node_x_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 434 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_13 = getelementptr i9 %moves_node_y_V, i64 0, i64 13" [assessment/toplevel.cpp:167]   --->   Operation 434 'getelementptr' 'moves_node_y_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 435 [1/1] (0.00ns)   --->   "%moves_target_addr_13 = getelementptr i12 %moves_target, i64 0, i64 13" [assessment/toplevel.cpp:168]   --->   Operation 435 'getelementptr' 'moves_target_addr_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 436 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_14 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 14" [assessment/toplevel.cpp:164]   --->   Operation 436 'getelementptr' 'moves_node_f_score_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 437 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_14 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 14" [assessment/toplevel.cpp:165]   --->   Operation 437 'getelementptr' 'moves_node_g_score_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 438 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_14 = getelementptr i9 %moves_node_x_V, i64 0, i64 14" [assessment/toplevel.cpp:166]   --->   Operation 438 'getelementptr' 'moves_node_x_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 439 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_14 = getelementptr i9 %moves_node_y_V, i64 0, i64 14" [assessment/toplevel.cpp:167]   --->   Operation 439 'getelementptr' 'moves_node_y_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 440 [1/1] (0.00ns)   --->   "%moves_target_addr_14 = getelementptr i12 %moves_target, i64 0, i64 14" [assessment/toplevel.cpp:168]   --->   Operation 440 'getelementptr' 'moves_target_addr_14' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 441 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_15 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 15" [assessment/toplevel.cpp:164]   --->   Operation 441 'getelementptr' 'moves_node_f_score_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 442 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_15 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 15" [assessment/toplevel.cpp:165]   --->   Operation 442 'getelementptr' 'moves_node_g_score_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 443 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_15 = getelementptr i9 %moves_node_x_V, i64 0, i64 15" [assessment/toplevel.cpp:166]   --->   Operation 443 'getelementptr' 'moves_node_x_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 444 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_15 = getelementptr i9 %moves_node_y_V, i64 0, i64 15" [assessment/toplevel.cpp:167]   --->   Operation 444 'getelementptr' 'moves_node_y_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 445 [1/1] (0.00ns)   --->   "%moves_target_addr_15 = getelementptr i12 %moves_target, i64 0, i64 15" [assessment/toplevel.cpp:168]   --->   Operation 445 'getelementptr' 'moves_target_addr_15' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 446 [1/1] (1.58ns)   --->   "%br_ln525 = br void" [assessment/toplevel.cpp:525]   --->   Operation 446 'br' 'br_ln525' <Predicate = true> <Delay = 1.58>

State 35 <SV = 30> <Delay = 4.23>
ST_35 : Operation 447 [1/1] (0.00ns)   --->   "%total_length = phi i20 0, void %._crit_edge961, i20 %total_length_1, void %.loopexit970"   --->   Operation 447 'phi' 'total_length' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 448 [1/1] (0.00ns)   --->   "%i_4 = phi i8 0, void %._crit_edge961, i8 %i_9, void %.loopexit970"   --->   Operation 448 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 449 [1/1] (0.00ns)   --->   "%zext_ln525 = zext i8 %i_4" [assessment/toplevel.cpp:525]   --->   Operation 449 'zext' 'zext_ln525' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 450 [1/1] (0.00ns)   --->   "%waypoint_count_load = load i8 %waypoint_count" [assessment/toplevel.cpp:525]   --->   Operation 450 'load' 'waypoint_count_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln525_1 = zext i8 %waypoint_count_load" [assessment/toplevel.cpp:525]   --->   Operation 451 'zext' 'zext_ln525_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 452 [1/1] (1.91ns)   --->   "%add_ln525 = add i9 %zext_ln525_1, i9 511" [assessment/toplevel.cpp:525]   --->   Operation 452 'add' 'add_ln525' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 453 [1/1] (1.66ns)   --->   "%icmp_ln525 = icmp_slt  i9 %zext_ln525, i9 %add_ln525" [assessment/toplevel.cpp:525]   --->   Operation 453 'icmp' 'icmp_ln525' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 454 [1/1] (1.91ns)   --->   "%i_9 = add i8 %i_4, i8 1" [assessment/toplevel.cpp:526]   --->   Operation 454 'add' 'i_9' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 455 [1/1] (0.00ns)   --->   "%br_ln525 = br i1 %icmp_ln525, void %.loopexit921.loopexit, void" [assessment/toplevel.cpp:525]   --->   Operation 455 'br' 'br_ln525' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln528 = zext i8 %i_4" [assessment/toplevel.cpp:528]   --->   Operation 456 'zext' 'zext_ln528' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_35 : Operation 457 [1/1] (0.00ns)   --->   "%waypoints_x_V_addr_1 = getelementptr i9 %waypoints_x_V, i64 0, i64 %zext_ln528" [assessment/toplevel.cpp:528]   --->   Operation 457 'getelementptr' 'waypoints_x_V_addr_1' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_35 : Operation 458 [1/1] (0.00ns)   --->   "%waypoints_y_V_addr_1 = getelementptr i9 %waypoints_y_V, i64 0, i64 %zext_ln528" [assessment/toplevel.cpp:528]   --->   Operation 458 'getelementptr' 'waypoints_y_V_addr_1' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_35 : Operation 459 [2/2] (2.32ns)   --->   "%start_x_V = load i4 %waypoints_x_V_addr_1" [assessment/toplevel.cpp:528]   --->   Operation 459 'load' 'start_x_V' <Predicate = (icmp_ln525)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_35 : Operation 460 [2/2] (2.32ns)   --->   "%start_y_V = load i4 %waypoints_y_V_addr_1" [assessment/toplevel.cpp:528]   --->   Operation 460 'load' 'start_y_V' <Predicate = (icmp_ln525)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_35 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln528_1 = zext i8 %i_9" [assessment/toplevel.cpp:528]   --->   Operation 461 'zext' 'zext_ln528_1' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_35 : Operation 462 [1/1] (0.00ns)   --->   "%waypoints_x_V_addr_2 = getelementptr i9 %waypoints_x_V, i64 0, i64 %zext_ln528_1" [assessment/toplevel.cpp:528]   --->   Operation 462 'getelementptr' 'waypoints_x_V_addr_2' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_35 : Operation 463 [1/1] (0.00ns)   --->   "%waypoints_y_V_addr_2 = getelementptr i9 %waypoints_y_V, i64 0, i64 %zext_ln528_1" [assessment/toplevel.cpp:528]   --->   Operation 463 'getelementptr' 'waypoints_y_V_addr_2' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_35 : Operation 464 [2/2] (2.32ns)   --->   "%goal_x_V = load i4 %waypoints_x_V_addr_2" [assessment/toplevel.cpp:528]   --->   Operation 464 'load' 'goal_x_V' <Predicate = (icmp_ln525)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_35 : Operation 465 [2/2] (2.32ns)   --->   "%goal_y_V = load i4 %waypoints_y_V_addr_2" [assessment/toplevel.cpp:528]   --->   Operation 465 'load' 'goal_y_V' <Predicate = (icmp_ln525)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_35 : Operation 466 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.loopexit921"   --->   Operation 466 'br' 'br_ln0' <Predicate = (!icmp_ln525)> <Delay = 1.58>

State 36 <SV = 31> <Delay = 2.32>
ST_36 : Operation 467 [1/1] (0.00ns)   --->   "%specloopname_ln526 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [assessment/toplevel.cpp:526]   --->   Operation 467 'specloopname' 'specloopname_ln526' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 468 [1/2] (2.32ns)   --->   "%start_x_V = load i4 %waypoints_x_V_addr_1" [assessment/toplevel.cpp:528]   --->   Operation 468 'load' 'start_x_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_36 : Operation 469 [1/2] (2.32ns)   --->   "%start_y_V = load i4 %waypoints_y_V_addr_1" [assessment/toplevel.cpp:528]   --->   Operation 469 'load' 'start_y_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_36 : Operation 470 [1/2] (2.32ns)   --->   "%goal_x_V = load i4 %waypoints_x_V_addr_2" [assessment/toplevel.cpp:528]   --->   Operation 470 'load' 'goal_x_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_36 : Operation 471 [1/2] (2.32ns)   --->   "%goal_y_V = load i4 %waypoints_y_V_addr_2" [assessment/toplevel.cpp:528]   --->   Operation 471 'load' 'goal_y_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_36 : Operation 472 [1/1] (1.58ns)   --->   "%br_ln331 = br void" [assessment/toplevel.cpp:331]   --->   Operation 472 'br' 'br_ln331' <Predicate = true> <Delay = 1.58>

State 37 <SV = 32> <Delay = 5.35>
ST_37 : Operation 473 [1/1] (0.00ns)   --->   "%i_5 = phi i13 0, void, i13 %add_ln331, void %.split" [assessment/toplevel.cpp:331]   --->   Operation 473 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 474 [1/1] (1.67ns)   --->   "%add_ln331 = add i13 %i_5, i13 1" [assessment/toplevel.cpp:331]   --->   Operation 474 'add' 'add_ln331' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 475 [1/1] (2.09ns)   --->   "%icmp_ln331 = icmp_eq  i13 %i_5, i13 7813" [assessment/toplevel.cpp:331]   --->   Operation 475 'icmp' 'icmp_ln331' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 476 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 7813, i64 7813, i64 7813"   --->   Operation 476 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 477 [1/1] (0.00ns)   --->   "%br_ln331 = br i1 %icmp_ln331, void %.split, void %_Z7abs_subtt.exit17.i.i" [assessment/toplevel.cpp:331]   --->   Operation 477 'br' 'br_ln331' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln331 = zext i13 %i_5" [assessment/toplevel.cpp:331]   --->   Operation 478 'zext' 'zext_ln331' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_37 : Operation 479 [1/1] (0.00ns)   --->   "%specpipeline_ln331 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [assessment/toplevel.cpp:331]   --->   Operation 479 'specpipeline' 'specpipeline_ln331' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_37 : Operation 480 [1/1] (0.00ns)   --->   "%specloopname_ln331 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [assessment/toplevel.cpp:331]   --->   Operation 480 'specloopname' 'specloopname_ln331' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_37 : Operation 481 [1/1] (0.00ns)   --->   "%world_open_addr = getelementptr i32 %world_open, i64 0, i64 %zext_ln331" [assessment/toplevel.cpp:334]   --->   Operation 481 'getelementptr' 'world_open_addr' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_37 : Operation 482 [1/1] (3.25ns)   --->   "%store_ln334 = store i32 0, i13 %world_open_addr" [assessment/toplevel.cpp:334]   --->   Operation 482 'store' 'store_ln334' <Predicate = (!icmp_ln331)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>
ST_37 : Operation 483 [1/1] (0.00ns)   --->   "%world_closed_addr = getelementptr i32 %world_closed, i64 0, i64 %zext_ln331" [assessment/toplevel.cpp:335]   --->   Operation 483 'getelementptr' 'world_closed_addr' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_37 : Operation 484 [1/1] (3.25ns)   --->   "%store_ln335 = store i32 0, i13 %world_closed_addr" [assessment/toplevel.cpp:335]   --->   Operation 484 'store' 'store_ln335' <Predicate = (!icmp_ln331)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>
ST_37 : Operation 485 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %i_5, i1 0" [assessment/toplevel.cpp:336]   --->   Operation 485 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_37 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln336 = zext i14 %shl_ln" [assessment/toplevel.cpp:336]   --->   Operation 486 'zext' 'zext_ln336' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_37 : Operation 487 [1/1] (0.00ns)   --->   "%world_dir_addr = getelementptr i32 %world_dir, i64 0, i64 %zext_ln336" [assessment/toplevel.cpp:336]   --->   Operation 487 'getelementptr' 'world_dir_addr' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_37 : Operation 488 [1/1] (3.25ns)   --->   "%store_ln336 = store i32 0, i14 %world_dir_addr" [assessment/toplevel.cpp:336]   --->   Operation 488 'store' 'store_ln336' <Predicate = (!icmp_ln331)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>
ST_37 : Operation 489 [1/1] (0.00ns)   --->   "%or_ln337 = or i14 %shl_ln, i14 1" [assessment/toplevel.cpp:337]   --->   Operation 489 'or' 'or_ln337' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_37 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln337 = zext i14 %or_ln337" [assessment/toplevel.cpp:337]   --->   Operation 490 'zext' 'zext_ln337' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_37 : Operation 491 [1/1] (0.00ns)   --->   "%world_dir_addr_1 = getelementptr i32 %world_dir, i64 0, i64 %zext_ln337" [assessment/toplevel.cpp:337]   --->   Operation 491 'getelementptr' 'world_dir_addr_1' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_37 : Operation 492 [1/1] (3.25ns)   --->   "%store_ln337 = store i32 0, i14 %world_dir_addr_1" [assessment/toplevel.cpp:337]   --->   Operation 492 'store' 'store_ln337' <Predicate = (!icmp_ln331)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>
ST_37 : Operation 493 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 493 'br' 'br_ln0' <Predicate = (!icmp_ln331)> <Delay = 0.00>

State 38 <SV = 33> <Delay = 5.87>
ST_38 : Operation 494 [1/1] (1.66ns)   --->   "%icmp_ln136 = icmp_ugt  i9 %start_x_V, i9 %goal_x_V" [assessment/toplevel.cpp:136]   --->   Operation 494 'icmp' 'icmp_ln136' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i9 %start_x_V" [assessment/toplevel.cpp:136]   --->   Operation 495 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln136_1 = zext i9 %goal_x_V" [assessment/toplevel.cpp:136]   --->   Operation 496 'zext' 'zext_ln136_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 497 [1/1] (1.82ns)   --->   "%sub_ln136 = sub i10 %zext_ln136, i10 %zext_ln136_1" [assessment/toplevel.cpp:136]   --->   Operation 497 'sub' 'sub_ln136' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 498 [1/1] (1.82ns)   --->   "%sub_ln136_1 = sub i10 %zext_ln136_1, i10 %zext_ln136" [assessment/toplevel.cpp:136]   --->   Operation 498 'sub' 'sub_ln136_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node h_start_V)   --->   "%select_ln136 = select i1 %icmp_ln136, i10 %sub_ln136, i10 %sub_ln136_1" [assessment/toplevel.cpp:136]   --->   Operation 499 'select' 'select_ln136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node h_start_V)   --->   "%sext_ln136 = sext i10 %select_ln136" [assessment/toplevel.cpp:136]   --->   Operation 500 'sext' 'sext_ln136' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 501 [1/1] (1.66ns)   --->   "%icmp_ln136_1 = icmp_ugt  i9 %start_y_V, i9 %goal_y_V" [assessment/toplevel.cpp:136]   --->   Operation 501 'icmp' 'icmp_ln136_1' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln136_2 = zext i9 %start_y_V" [assessment/toplevel.cpp:136]   --->   Operation 502 'zext' 'zext_ln136_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 503 [1/1] (0.00ns)   --->   "%zext_ln136_3 = zext i9 %goal_y_V" [assessment/toplevel.cpp:136]   --->   Operation 503 'zext' 'zext_ln136_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 504 [1/1] (1.82ns)   --->   "%sub_ln136_2 = sub i10 %zext_ln136_2, i10 %zext_ln136_3" [assessment/toplevel.cpp:136]   --->   Operation 504 'sub' 'sub_ln136_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 505 [1/1] (1.82ns)   --->   "%sub_ln136_3 = sub i10 %zext_ln136_3, i10 %zext_ln136_2" [assessment/toplevel.cpp:136]   --->   Operation 505 'sub' 'sub_ln136_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node h_start_V)   --->   "%select_ln136_1 = select i1 %icmp_ln136_1, i10 %sub_ln136_2, i10 %sub_ln136_3" [assessment/toplevel.cpp:136]   --->   Operation 506 'select' 'select_ln136_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node h_start_V)   --->   "%sext_ln300 = sext i10 %select_ln136_1"   --->   Operation 507 'sext' 'sext_ln300' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 508 [1/1] (1.73ns) (out node of the LUT)   --->   "%h_start_V = add i11 %sext_ln300, i11 %sext_ln136"   --->   Operation 508 'add' 'h_start_V' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 509 [1/1] (2.32ns)   --->   "%store_ln280 = store i11 %h_start_V, i11 0" [assessment/toplevel.cpp:280]   --->   Operation 509 'store' 'store_ln280' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_38 : Operation 510 [1/1] (2.32ns)   --->   "%store_ln280 = store i11 0, i11 0" [assessment/toplevel.cpp:280]   --->   Operation 510 'store' 'store_ln280' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_38 : Operation 511 [1/1] (2.32ns)   --->   "%store_ln280 = store i9 %start_x_V, i9 0" [assessment/toplevel.cpp:280]   --->   Operation 511 'store' 'store_ln280' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_38 : Operation 512 [1/1] (2.32ns)   --->   "%store_ln280 = store i9 %start_y_V, i9 0" [assessment/toplevel.cpp:280]   --->   Operation 512 'store' 'store_ln280' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_38 : Operation 513 [1/1] (0.00ns)   --->   "%br_ln362 = br i1 %icmp_ln362, void %.lr.ph953.preheader, void %.loopexit920.loopexit142" [assessment/toplevel.cpp:362]   --->   Operation 513 'br' 'br_ln362' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 514 [1/1] (1.58ns)   --->   "%br_ln362 = br void %.lr.ph953" [assessment/toplevel.cpp:362]   --->   Operation 514 'br' 'br_ln362' <Predicate = (!icmp_ln362)> <Delay = 1.58>
ST_38 : Operation 515 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.loopexit920"   --->   Operation 515 'br' 'br_ln0' <Predicate = (icmp_ln362)> <Delay = 1.58>

State 39 <SV = 34> <Delay = 2.43>
ST_39 : Operation 516 [1/1] (0.00ns)   --->   "%open_set_size_0 = phi i16 %open_set_size_9, void %._crit_edge107, i16 1, void %.lr.ph953.preheader" [assessment/toplevel.cpp:298]   --->   Operation 516 'phi' 'open_set_size_0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 517 [1/1] (0.00ns)   --->   "%error_flag_1 = phi i32 %error_flag_9, void %._crit_edge107, i32 0, void %.lr.ph953.preheader"   --->   Operation 517 'phi' 'error_flag_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 518 [1/1] (0.00ns)   --->   "%iteration = phi i18 %iteration_1, void %._crit_edge107, i18 0, void %.lr.ph953.preheader"   --->   Operation 518 'phi' 'iteration' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 519 [1/1] (2.43ns)   --->   "%icmp_ln362_1 = icmp_ult  i18 %iteration, i18 %iteration_limit" [assessment/toplevel.cpp:362]   --->   Operation 519 'icmp' 'icmp_ln362_1' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 520 [1/1] (2.13ns)   --->   "%iteration_1 = add i18 %iteration, i18 1" [assessment/toplevel.cpp:362]   --->   Operation 520 'add' 'iteration_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 521 [1/1] (0.00ns)   --->   "%br_ln362 = br i1 %icmp_ln362_1, void %.loopexit920.loopexit, void %.split40" [assessment/toplevel.cpp:362]   --->   Operation 521 'br' 'br_ln362' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 522 [1/1] (0.00ns)   --->   "%specpipeline_ln361 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [assessment/toplevel.cpp:361]   --->   Operation 522 'specpipeline' 'specpipeline_ln361' <Predicate = (icmp_ln362_1)> <Delay = 0.00>
ST_39 : Operation 523 [1/1] (0.00ns)   --->   "%specloopname_ln361 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [assessment/toplevel.cpp:361]   --->   Operation 523 'specloopname' 'specloopname_ln361' <Predicate = (icmp_ln362_1)> <Delay = 0.00>
ST_39 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln365 = trunc i16 %open_set_size_0" [assessment/toplevel.cpp:365]   --->   Operation 524 'trunc' 'trunc_ln365' <Predicate = (icmp_ln362_1)> <Delay = 0.00>
ST_39 : Operation 525 [1/1] (2.42ns)   --->   "%icmp_ln365 = icmp_eq  i16 %open_set_size_0, i16 0" [assessment/toplevel.cpp:365]   --->   Operation 525 'icmp' 'icmp_ln365' <Predicate = (icmp_ln362_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 526 [1/1] (0.00ns)   --->   "%br_ln365 = br i1 %icmp_ln365, void, void %.loopexit920.loopexit" [assessment/toplevel.cpp:365]   --->   Operation 526 'br' 'br_ln365' <Predicate = (icmp_ln362_1)> <Delay = 0.00>
ST_39 : Operation 527 [2/2] (2.32ns)   --->   "%current_g_score_V = load i11 0" [assessment/toplevel.cpp:296]   --->   Operation 527 'load' 'current_g_score_V' <Predicate = (icmp_ln362_1 & !icmp_ln365)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_39 : Operation 528 [2/2] (2.32ns)   --->   "%current_x_V_4 = load i9 0" [assessment/toplevel.cpp:296]   --->   Operation 528 'load' 'current_x_V_4' <Predicate = (icmp_ln362_1 & !icmp_ln365)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_39 : Operation 529 [2/2] (2.32ns)   --->   "%current_y_V_4 = load i9 0" [assessment/toplevel.cpp:296]   --->   Operation 529 'load' 'current_y_V_4' <Predicate = (icmp_ln362_1 & !icmp_ln365)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_39 : Operation 530 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.loopexit920"   --->   Operation 530 'br' 'br_ln0' <Predicate = (icmp_ln365) | (!icmp_ln362_1)> <Delay = 1.58>

State 40 <SV = 35> <Delay = 3.86>
ST_40 : Operation 531 [1/2] (2.32ns)   --->   "%current_g_score_V = load i11 0" [assessment/toplevel.cpp:296]   --->   Operation 531 'load' 'current_g_score_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_40 : Operation 532 [1/2] (2.32ns)   --->   "%current_x_V_4 = load i9 0" [assessment/toplevel.cpp:296]   --->   Operation 532 'load' 'current_x_V_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_40 : Operation 533 [1/2] (2.32ns)   --->   "%current_y_V_4 = load i9 0" [assessment/toplevel.cpp:296]   --->   Operation 533 'load' 'current_y_V_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_40 : Operation 534 [1/1] (1.54ns)   --->   "%add_ln297 = add i12 %trunc_ln365, i12 4095" [assessment/toplevel.cpp:297]   --->   Operation 534 'add' 'add_ln297' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln297 = zext i12 %add_ln297" [assessment/toplevel.cpp:297]   --->   Operation 535 'zext' 'zext_ln297' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 536 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln297" [assessment/toplevel.cpp:297]   --->   Operation 536 'getelementptr' 'open_set_heap_f_score_V_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 537 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln297" [assessment/toplevel.cpp:297]   --->   Operation 537 'getelementptr' 'open_set_heap_g_score_V_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 538 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln297" [assessment/toplevel.cpp:297]   --->   Operation 538 'getelementptr' 'open_set_heap_x_V_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 539 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln297" [assessment/toplevel.cpp:297]   --->   Operation 539 'getelementptr' 'open_set_heap_y_V_addr' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 540 [2/2] (2.32ns)   --->   "%node_f_score_V = load i12 %open_set_heap_f_score_V_addr" [assessment/toplevel.cpp:297]   --->   Operation 540 'load' 'node_f_score_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_40 : Operation 541 [2/2] (2.32ns)   --->   "%node_g_score_V = load i12 %open_set_heap_g_score_V_addr" [assessment/toplevel.cpp:297]   --->   Operation 541 'load' 'node_g_score_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_40 : Operation 542 [2/2] (2.32ns)   --->   "%node_x_V = load i12 %open_set_heap_x_V_addr" [assessment/toplevel.cpp:297]   --->   Operation 542 'load' 'node_x_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_40 : Operation 543 [2/2] (2.32ns)   --->   "%node_y_V = load i12 %open_set_heap_y_V_addr" [assessment/toplevel.cpp:297]   --->   Operation 543 'load' 'node_y_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>

State 41 <SV = 36> <Delay = 6.71>
ST_41 : Operation 544 [1/2] (2.32ns)   --->   "%node_f_score_V = load i12 %open_set_heap_f_score_V_addr" [assessment/toplevel.cpp:297]   --->   Operation 544 'load' 'node_f_score_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_41 : Operation 545 [1/2] (2.32ns)   --->   "%node_g_score_V = load i12 %open_set_heap_g_score_V_addr" [assessment/toplevel.cpp:297]   --->   Operation 545 'load' 'node_g_score_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_41 : Operation 546 [1/2] (2.32ns)   --->   "%node_x_V = load i12 %open_set_heap_x_V_addr" [assessment/toplevel.cpp:297]   --->   Operation 546 'load' 'node_x_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_41 : Operation 547 [1/2] (2.32ns)   --->   "%node_y_V = load i12 %open_set_heap_y_V_addr" [assessment/toplevel.cpp:297]   --->   Operation 547 'load' 'node_y_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_41 : Operation 548 [1/1] (2.32ns)   --->   "%store_ln297 = store i11 %node_f_score_V, i11 0" [assessment/toplevel.cpp:297]   --->   Operation 548 'store' 'store_ln297' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_41 : Operation 549 [1/1] (2.32ns)   --->   "%store_ln297 = store i11 %node_g_score_V, i11 0" [assessment/toplevel.cpp:297]   --->   Operation 549 'store' 'store_ln297' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_41 : Operation 550 [1/1] (2.32ns)   --->   "%store_ln297 = store i9 %node_x_V, i9 0" [assessment/toplevel.cpp:297]   --->   Operation 550 'store' 'store_ln297' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_41 : Operation 551 [1/1] (2.32ns)   --->   "%store_ln297 = store i9 %node_y_V, i9 0" [assessment/toplevel.cpp:297]   --->   Operation 551 'store' 'store_ln297' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_41 : Operation 552 [1/1] (2.07ns)   --->   "%index = add i16 %open_set_size_0, i16 65535" [assessment/toplevel.cpp:298]   --->   Operation 552 'add' 'index' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 553 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %index, i32 1, i32 15" [assessment/toplevel.cpp:302]   --->   Operation 553 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 554 [1/1] (2.31ns)   --->   "%icmp_ln302 = icmp_eq  i15 %tmp_1, i15 0" [assessment/toplevel.cpp:302]   --->   Operation 554 'icmp' 'icmp_ln302' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 555 [1/1] (0.00ns)   --->   "%br_ln302 = br i1 %icmp_ln302, void %.split21.0, void %_Z11os_heap_popv.exit.i" [assessment/toplevel.cpp:302]   --->   Operation 555 'br' 'br_ln302' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 556 [1/1] (2.32ns)   --->   "%store_ln164 = store i11 0, i4 %moves_node_f_score_V_addr" [assessment/toplevel.cpp:164]   --->   Operation 556 'store' 'store_ln164' <Predicate = (!icmp_ln302)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_41 : Operation 557 [1/1] (2.32ns)   --->   "%store_ln165 = store i11 0, i4 %moves_node_g_score_V_addr" [assessment/toplevel.cpp:165]   --->   Operation 557 'store' 'store_ln165' <Predicate = (!icmp_ln302)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_41 : Operation 558 [1/1] (2.32ns)   --->   "%store_ln166 = store i9 0, i4 %moves_node_x_V_addr" [assessment/toplevel.cpp:166]   --->   Operation 558 'store' 'store_ln166' <Predicate = (!icmp_ln302)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_41 : Operation 559 [1/1] (2.32ns)   --->   "%store_ln167 = store i9 0, i4 %moves_node_y_V_addr" [assessment/toplevel.cpp:167]   --->   Operation 559 'store' 'store_ln167' <Predicate = (!icmp_ln302)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_41 : Operation 560 [1/1] (2.32ns)   --->   "%store_ln168 = store i12 0, i4 %moves_target_addr" [assessment/toplevel.cpp:168]   --->   Operation 560 'store' 'store_ln168' <Predicate = (!icmp_ln302)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_41 : Operation 561 [1/1] (2.32ns)   --->   "%store_ln164 = store i11 0, i4 %moves_node_f_score_V_addr_1" [assessment/toplevel.cpp:164]   --->   Operation 561 'store' 'store_ln164' <Predicate = (!icmp_ln302)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_41 : Operation 562 [1/1] (2.32ns)   --->   "%store_ln165 = store i11 0, i4 %moves_node_g_score_V_addr_1" [assessment/toplevel.cpp:165]   --->   Operation 562 'store' 'store_ln165' <Predicate = (!icmp_ln302)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_41 : Operation 563 [1/1] (2.32ns)   --->   "%store_ln166 = store i9 0, i4 %moves_node_x_V_addr_1" [assessment/toplevel.cpp:166]   --->   Operation 563 'store' 'store_ln166' <Predicate = (!icmp_ln302)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_41 : Operation 564 [1/1] (2.32ns)   --->   "%store_ln167 = store i9 0, i4 %moves_node_y_V_addr_1" [assessment/toplevel.cpp:167]   --->   Operation 564 'store' 'store_ln167' <Predicate = (!icmp_ln302)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_41 : Operation 565 [1/1] (2.32ns)   --->   "%store_ln168 = store i12 0, i4 %moves_target_addr_1" [assessment/toplevel.cpp:168]   --->   Operation 565 'store' 'store_ln168' <Predicate = (!icmp_ln302)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 42 <SV = 37> <Delay = 2.32>
ST_42 : Operation 566 [1/1] (2.32ns)   --->   "%store_ln164 = store i11 0, i4 %moves_node_f_score_V_addr_16" [assessment/toplevel.cpp:164]   --->   Operation 566 'store' 'store_ln164' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_42 : Operation 567 [1/1] (2.32ns)   --->   "%store_ln165 = store i11 0, i4 %moves_node_g_score_V_addr_16" [assessment/toplevel.cpp:165]   --->   Operation 567 'store' 'store_ln165' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_42 : Operation 568 [1/1] (2.32ns)   --->   "%store_ln166 = store i9 0, i4 %moves_node_x_V_addr_16" [assessment/toplevel.cpp:166]   --->   Operation 568 'store' 'store_ln166' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_42 : Operation 569 [1/1] (2.32ns)   --->   "%store_ln167 = store i9 0, i4 %moves_node_y_V_addr_16" [assessment/toplevel.cpp:167]   --->   Operation 569 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_42 : Operation 570 [1/1] (2.32ns)   --->   "%store_ln168 = store i12 0, i4 %moves_target_addr_16" [assessment/toplevel.cpp:168]   --->   Operation 570 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_42 : Operation 571 [1/1] (2.32ns)   --->   "%store_ln164 = store i11 0, i4 %moves_node_f_score_V_addr_3" [assessment/toplevel.cpp:164]   --->   Operation 571 'store' 'store_ln164' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_42 : Operation 572 [1/1] (2.32ns)   --->   "%store_ln165 = store i11 0, i4 %moves_node_g_score_V_addr_3" [assessment/toplevel.cpp:165]   --->   Operation 572 'store' 'store_ln165' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_42 : Operation 573 [1/1] (2.32ns)   --->   "%store_ln166 = store i9 0, i4 %moves_node_x_V_addr_3" [assessment/toplevel.cpp:166]   --->   Operation 573 'store' 'store_ln166' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_42 : Operation 574 [1/1] (2.32ns)   --->   "%store_ln167 = store i9 0, i4 %moves_node_y_V_addr_3" [assessment/toplevel.cpp:167]   --->   Operation 574 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_42 : Operation 575 [1/1] (2.32ns)   --->   "%store_ln168 = store i12 0, i4 %moves_target_addr_3" [assessment/toplevel.cpp:168]   --->   Operation 575 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 43 <SV = 38> <Delay = 2.32>
ST_43 : Operation 576 [1/1] (2.32ns)   --->   "%store_ln164 = store i11 0, i4 %moves_node_f_score_V_addr_4" [assessment/toplevel.cpp:164]   --->   Operation 576 'store' 'store_ln164' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_43 : Operation 577 [1/1] (2.32ns)   --->   "%store_ln165 = store i11 0, i4 %moves_node_g_score_V_addr_4" [assessment/toplevel.cpp:165]   --->   Operation 577 'store' 'store_ln165' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_43 : Operation 578 [1/1] (2.32ns)   --->   "%store_ln166 = store i9 0, i4 %moves_node_x_V_addr_4" [assessment/toplevel.cpp:166]   --->   Operation 578 'store' 'store_ln166' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_43 : Operation 579 [1/1] (2.32ns)   --->   "%store_ln167 = store i9 0, i4 %moves_node_y_V_addr_4" [assessment/toplevel.cpp:167]   --->   Operation 579 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_43 : Operation 580 [1/1] (2.32ns)   --->   "%store_ln168 = store i12 0, i4 %moves_target_addr_4" [assessment/toplevel.cpp:168]   --->   Operation 580 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_43 : Operation 581 [1/1] (2.32ns)   --->   "%store_ln164 = store i11 0, i4 %moves_node_f_score_V_addr_5" [assessment/toplevel.cpp:164]   --->   Operation 581 'store' 'store_ln164' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_43 : Operation 582 [1/1] (2.32ns)   --->   "%store_ln165 = store i11 0, i4 %moves_node_g_score_V_addr_5" [assessment/toplevel.cpp:165]   --->   Operation 582 'store' 'store_ln165' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_43 : Operation 583 [1/1] (2.32ns)   --->   "%store_ln166 = store i9 0, i4 %moves_node_x_V_addr_5" [assessment/toplevel.cpp:166]   --->   Operation 583 'store' 'store_ln166' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_43 : Operation 584 [1/1] (2.32ns)   --->   "%store_ln167 = store i9 0, i4 %moves_node_y_V_addr_5" [assessment/toplevel.cpp:167]   --->   Operation 584 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_43 : Operation 585 [1/1] (2.32ns)   --->   "%store_ln168 = store i12 0, i4 %moves_target_addr_5" [assessment/toplevel.cpp:168]   --->   Operation 585 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 44 <SV = 39> <Delay = 2.32>
ST_44 : Operation 586 [1/1] (2.32ns)   --->   "%store_ln164 = store i11 0, i4 %moves_node_f_score_V_addr_6" [assessment/toplevel.cpp:164]   --->   Operation 586 'store' 'store_ln164' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_44 : Operation 587 [1/1] (2.32ns)   --->   "%store_ln165 = store i11 0, i4 %moves_node_g_score_V_addr_6" [assessment/toplevel.cpp:165]   --->   Operation 587 'store' 'store_ln165' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_44 : Operation 588 [1/1] (2.32ns)   --->   "%store_ln166 = store i9 0, i4 %moves_node_x_V_addr_6" [assessment/toplevel.cpp:166]   --->   Operation 588 'store' 'store_ln166' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_44 : Operation 589 [1/1] (2.32ns)   --->   "%store_ln167 = store i9 0, i4 %moves_node_y_V_addr_6" [assessment/toplevel.cpp:167]   --->   Operation 589 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_44 : Operation 590 [1/1] (2.32ns)   --->   "%store_ln168 = store i12 0, i4 %moves_target_addr_6" [assessment/toplevel.cpp:168]   --->   Operation 590 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_44 : Operation 591 [1/1] (2.32ns)   --->   "%store_ln164 = store i11 0, i4 %moves_node_f_score_V_addr_7" [assessment/toplevel.cpp:164]   --->   Operation 591 'store' 'store_ln164' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_44 : Operation 592 [1/1] (2.32ns)   --->   "%store_ln165 = store i11 0, i4 %moves_node_g_score_V_addr_7" [assessment/toplevel.cpp:165]   --->   Operation 592 'store' 'store_ln165' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_44 : Operation 593 [1/1] (2.32ns)   --->   "%store_ln166 = store i9 0, i4 %moves_node_x_V_addr_7" [assessment/toplevel.cpp:166]   --->   Operation 593 'store' 'store_ln166' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_44 : Operation 594 [1/1] (2.32ns)   --->   "%store_ln167 = store i9 0, i4 %moves_node_y_V_addr_7" [assessment/toplevel.cpp:167]   --->   Operation 594 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_44 : Operation 595 [1/1] (2.32ns)   --->   "%store_ln168 = store i12 0, i4 %moves_target_addr_7" [assessment/toplevel.cpp:168]   --->   Operation 595 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>

State 45 <SV = 40> <Delay = 2.32>
ST_45 : Operation 596 [1/1] (2.32ns)   --->   "%store_ln164 = store i11 0, i4 %moves_node_f_score_V_addr_8" [assessment/toplevel.cpp:164]   --->   Operation 596 'store' 'store_ln164' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_45 : Operation 597 [1/1] (2.32ns)   --->   "%store_ln165 = store i11 0, i4 %moves_node_g_score_V_addr_8" [assessment/toplevel.cpp:165]   --->   Operation 597 'store' 'store_ln165' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_45 : Operation 598 [1/1] (2.32ns)   --->   "%store_ln166 = store i9 0, i4 %moves_node_x_V_addr_8" [assessment/toplevel.cpp:166]   --->   Operation 598 'store' 'store_ln166' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_45 : Operation 599 [1/1] (2.32ns)   --->   "%store_ln167 = store i9 0, i4 %moves_node_y_V_addr_8" [assessment/toplevel.cpp:167]   --->   Operation 599 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_45 : Operation 600 [1/1] (2.32ns)   --->   "%store_ln168 = store i12 0, i4 %moves_target_addr_8" [assessment/toplevel.cpp:168]   --->   Operation 600 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_45 : Operation 601 [1/1] (2.32ns)   --->   "%store_ln164 = store i11 0, i4 %moves_node_f_score_V_addr_9" [assessment/toplevel.cpp:164]   --->   Operation 601 'store' 'store_ln164' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_45 : Operation 602 [1/1] (2.32ns)   --->   "%store_ln165 = store i11 0, i4 %moves_node_g_score_V_addr_9" [assessment/toplevel.cpp:165]   --->   Operation 602 'store' 'store_ln165' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_45 : Operation 603 [1/1] (2.32ns)   --->   "%store_ln166 = store i9 0, i4 %moves_node_x_V_addr_9" [assessment/toplevel.cpp:166]   --->   Operation 603 'store' 'store_ln166' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_45 : Operation 604 [1/1] (2.32ns)   --->   "%store_ln167 = store i9 0, i4 %moves_node_y_V_addr_9" [assessment/toplevel.cpp:167]   --->   Operation 604 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_45 : Operation 605 [1/1] (2.32ns)   --->   "%store_ln168 = store i12 0, i4 %moves_target_addr_9" [assessment/toplevel.cpp:168]   --->   Operation 605 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_45 : Operation 606 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load = load i11 1" [assessment/toplevel.cpp:181]   --->   Operation 606 'load' 'open_set_heap_f_score_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 46 <SV = 41> <Delay = 2.32>
ST_46 : Operation 607 [1/1] (2.32ns)   --->   "%store_ln164 = store i11 0, i4 %moves_node_f_score_V_addr_10" [assessment/toplevel.cpp:164]   --->   Operation 607 'store' 'store_ln164' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_46 : Operation 608 [1/1] (2.32ns)   --->   "%store_ln165 = store i11 0, i4 %moves_node_g_score_V_addr_10" [assessment/toplevel.cpp:165]   --->   Operation 608 'store' 'store_ln165' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_46 : Operation 609 [1/1] (2.32ns)   --->   "%store_ln166 = store i9 0, i4 %moves_node_x_V_addr_10" [assessment/toplevel.cpp:166]   --->   Operation 609 'store' 'store_ln166' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_46 : Operation 610 [1/1] (2.32ns)   --->   "%store_ln167 = store i9 0, i4 %moves_node_y_V_addr_10" [assessment/toplevel.cpp:167]   --->   Operation 610 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_46 : Operation 611 [1/1] (2.32ns)   --->   "%store_ln168 = store i12 0, i4 %moves_target_addr_10" [assessment/toplevel.cpp:168]   --->   Operation 611 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_46 : Operation 612 [1/1] (2.32ns)   --->   "%store_ln164 = store i11 0, i4 %moves_node_f_score_V_addr_11" [assessment/toplevel.cpp:164]   --->   Operation 612 'store' 'store_ln164' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_46 : Operation 613 [1/1] (2.32ns)   --->   "%store_ln165 = store i11 0, i4 %moves_node_g_score_V_addr_11" [assessment/toplevel.cpp:165]   --->   Operation 613 'store' 'store_ln165' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_46 : Operation 614 [1/1] (2.32ns)   --->   "%store_ln166 = store i9 0, i4 %moves_node_x_V_addr_11" [assessment/toplevel.cpp:166]   --->   Operation 614 'store' 'store_ln166' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_46 : Operation 615 [1/1] (2.32ns)   --->   "%store_ln167 = store i9 0, i4 %moves_node_y_V_addr_11" [assessment/toplevel.cpp:167]   --->   Operation 615 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_46 : Operation 616 [1/1] (2.32ns)   --->   "%store_ln168 = store i12 0, i4 %moves_target_addr_11" [assessment/toplevel.cpp:168]   --->   Operation 616 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_46 : Operation 617 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load = load i11 1" [assessment/toplevel.cpp:181]   --->   Operation 617 'load' 'open_set_heap_f_score_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_46 : Operation 618 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_1 = load i11 2" [assessment/toplevel.cpp:182]   --->   Operation 618 'load' 'open_set_heap_f_score_V_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 47 <SV = 42> <Delay = 2.42>
ST_47 : Operation 619 [1/1] (2.32ns)   --->   "%store_ln164 = store i11 0, i4 %moves_node_f_score_V_addr_12" [assessment/toplevel.cpp:164]   --->   Operation 619 'store' 'store_ln164' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_47 : Operation 620 [1/1] (2.32ns)   --->   "%store_ln165 = store i11 0, i4 %moves_node_g_score_V_addr_12" [assessment/toplevel.cpp:165]   --->   Operation 620 'store' 'store_ln165' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_47 : Operation 621 [1/1] (2.32ns)   --->   "%store_ln166 = store i9 0, i4 %moves_node_x_V_addr_12" [assessment/toplevel.cpp:166]   --->   Operation 621 'store' 'store_ln166' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_47 : Operation 622 [1/1] (2.32ns)   --->   "%store_ln167 = store i9 0, i4 %moves_node_y_V_addr_12" [assessment/toplevel.cpp:167]   --->   Operation 622 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_47 : Operation 623 [1/1] (2.32ns)   --->   "%store_ln168 = store i12 0, i4 %moves_target_addr_12" [assessment/toplevel.cpp:168]   --->   Operation 623 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_47 : Operation 624 [1/1] (2.32ns)   --->   "%store_ln164 = store i11 0, i4 %moves_node_f_score_V_addr_13" [assessment/toplevel.cpp:164]   --->   Operation 624 'store' 'store_ln164' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_47 : Operation 625 [1/1] (2.32ns)   --->   "%store_ln165 = store i11 0, i4 %moves_node_g_score_V_addr_13" [assessment/toplevel.cpp:165]   --->   Operation 625 'store' 'store_ln165' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_47 : Operation 626 [1/1] (2.32ns)   --->   "%store_ln166 = store i9 0, i4 %moves_node_x_V_addr_13" [assessment/toplevel.cpp:166]   --->   Operation 626 'store' 'store_ln166' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_47 : Operation 627 [1/1] (2.32ns)   --->   "%store_ln167 = store i9 0, i4 %moves_node_y_V_addr_13" [assessment/toplevel.cpp:167]   --->   Operation 627 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_47 : Operation 628 [1/1] (2.32ns)   --->   "%store_ln168 = store i12 0, i4 %moves_target_addr_13" [assessment/toplevel.cpp:168]   --->   Operation 628 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_47 : Operation 629 [1/1] (2.42ns)   --->   "%icmp_ln182 = icmp_ugt  i16 %index, i16 2" [assessment/toplevel.cpp:182]   --->   Operation 629 'icmp' 'icmp_ln182' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 630 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_1 = load i11 2" [assessment/toplevel.cpp:182]   --->   Operation 630 'load' 'open_set_heap_f_score_V_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 48 <SV = 43> <Delay = 6.30>
ST_48 : Operation 631 [1/1] (2.32ns)   --->   "%store_ln164 = store i11 0, i4 %moves_node_f_score_V_addr_14" [assessment/toplevel.cpp:164]   --->   Operation 631 'store' 'store_ln164' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_48 : Operation 632 [1/1] (2.32ns)   --->   "%store_ln165 = store i11 0, i4 %moves_node_g_score_V_addr_14" [assessment/toplevel.cpp:165]   --->   Operation 632 'store' 'store_ln165' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_48 : Operation 633 [1/1] (2.32ns)   --->   "%store_ln166 = store i9 0, i4 %moves_node_x_V_addr_14" [assessment/toplevel.cpp:166]   --->   Operation 633 'store' 'store_ln166' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_48 : Operation 634 [1/1] (2.32ns)   --->   "%store_ln167 = store i9 0, i4 %moves_node_y_V_addr_14" [assessment/toplevel.cpp:167]   --->   Operation 634 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_48 : Operation 635 [1/1] (2.32ns)   --->   "%store_ln168 = store i12 0, i4 %moves_target_addr_14" [assessment/toplevel.cpp:168]   --->   Operation 635 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_48 : Operation 636 [1/1] (2.32ns)   --->   "%store_ln164 = store i11 0, i4 %moves_node_f_score_V_addr_15" [assessment/toplevel.cpp:164]   --->   Operation 636 'store' 'store_ln164' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_48 : Operation 637 [1/1] (2.32ns)   --->   "%store_ln165 = store i11 0, i4 %moves_node_g_score_V_addr_15" [assessment/toplevel.cpp:165]   --->   Operation 637 'store' 'store_ln165' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_48 : Operation 638 [1/1] (2.32ns)   --->   "%store_ln166 = store i9 0, i4 %moves_node_x_V_addr_15" [assessment/toplevel.cpp:166]   --->   Operation 638 'store' 'store_ln166' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_48 : Operation 639 [1/1] (2.32ns)   --->   "%store_ln167 = store i9 0, i4 %moves_node_y_V_addr_15" [assessment/toplevel.cpp:167]   --->   Operation 639 'store' 'store_ln167' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_48 : Operation 640 [1/1] (2.32ns)   --->   "%store_ln168 = store i12 0, i4 %moves_target_addr_15" [assessment/toplevel.cpp:168]   --->   Operation 640 'store' 'store_ln168' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_48 : Operation 641 [1/1] (0.69ns)   --->   "%select_ln182 = select i1 %icmp_ln182, i11 %open_set_heap_f_score_V_load_1, i11 2047" [assessment/toplevel.cpp:182]   --->   Operation 641 'select' 'select_ln182' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 642 [1/1] (1.88ns)   --->   "%icmp_ln878 = icmp_ult  i11 %node_f_score_V, i11 %open_set_heap_f_score_V_load"   --->   Operation 642 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 643 [1/1] (1.88ns)   --->   "%icmp_ln878_1 = icmp_ult  i11 %node_f_score_V, i11 %select_ln182"   --->   Operation 643 'icmp' 'icmp_ln878_1' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 644 [1/1] (0.97ns)   --->   "%and_ln185 = and i1 %icmp_ln878, i1 %icmp_ln878_1" [assessment/toplevel.cpp:185]   --->   Operation 644 'and' 'and_ln185' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 645 [1/1] (2.75ns)   --->   "%br_ln185 = br i1 %and_ln185, void, void %.loopexit" [assessment/toplevel.cpp:185]   --->   Operation 645 'br' 'br_ln185' <Predicate = true> <Delay = 2.75>
ST_48 : Operation 646 [1/1] (1.88ns)   --->   "%icmp_ln878_2 = icmp_ult  i11 %open_set_heap_f_score_V_load, i11 %select_ln182"   --->   Operation 646 'icmp' 'icmp_ln878_2' <Predicate = (!and_ln185)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 647 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln878_2, void, void" [assessment/toplevel.cpp:190]   --->   Operation 647 'br' 'br_ln190' <Predicate = (!and_ln185)> <Delay = 0.00>
ST_48 : Operation 648 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_1 = load i11 2" [assessment/toplevel.cpp:150]   --->   Operation 648 'load' 'open_set_heap_g_score_V_load_1' <Predicate = (!and_ln185 & !icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_48 : Operation 649 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_1 = load i9 2" [assessment/toplevel.cpp:151]   --->   Operation 649 'load' 'open_set_heap_x_V_load_1' <Predicate = (!and_ln185 & !icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_48 : Operation 650 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_1 = load i9 2" [assessment/toplevel.cpp:152]   --->   Operation 650 'load' 'open_set_heap_y_V_load_1' <Predicate = (!and_ln185 & !icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_48 : Operation 651 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load = load i11 1" [assessment/toplevel.cpp:150]   --->   Operation 651 'load' 'open_set_heap_g_score_V_load' <Predicate = (!and_ln185 & icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_48 : Operation 652 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load = load i9 1" [assessment/toplevel.cpp:151]   --->   Operation 652 'load' 'open_set_heap_x_V_load' <Predicate = (!and_ln185 & icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_48 : Operation 653 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load = load i9 1" [assessment/toplevel.cpp:152]   --->   Operation 653 'load' 'open_set_heap_y_V_load' <Predicate = (!and_ln185 & icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>

State 49 <SV = 44> <Delay = 4.64>
ST_49 : Operation 654 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_1, i4 %moves_node_f_score_V_addr" [assessment/toplevel.cpp:149]   --->   Operation 654 'store' 'store_ln149' <Predicate = (!icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_49 : Operation 655 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_1 = load i11 2" [assessment/toplevel.cpp:150]   --->   Operation 655 'load' 'open_set_heap_g_score_V_load_1' <Predicate = (!icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_49 : Operation 656 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_1, i4 %moves_node_g_score_V_addr" [assessment/toplevel.cpp:150]   --->   Operation 656 'store' 'store_ln150' <Predicate = (!icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_49 : Operation 657 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_1 = load i9 2" [assessment/toplevel.cpp:151]   --->   Operation 657 'load' 'open_set_heap_x_V_load_1' <Predicate = (!icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_49 : Operation 658 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_1, i4 %moves_node_x_V_addr" [assessment/toplevel.cpp:151]   --->   Operation 658 'store' 'store_ln151' <Predicate = (!icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_49 : Operation 659 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_1 = load i9 2" [assessment/toplevel.cpp:152]   --->   Operation 659 'load' 'open_set_heap_y_V_load_1' <Predicate = (!icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_49 : Operation 660 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.1_ifconv"   --->   Operation 660 'br' 'br_ln0' <Predicate = (!icmp_ln878_2)> <Delay = 1.58>
ST_49 : Operation 661 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load, i4 %moves_node_f_score_V_addr" [assessment/toplevel.cpp:149]   --->   Operation 661 'store' 'store_ln149' <Predicate = (icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_49 : Operation 662 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load = load i11 1" [assessment/toplevel.cpp:150]   --->   Operation 662 'load' 'open_set_heap_g_score_V_load' <Predicate = (icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_49 : Operation 663 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load, i4 %moves_node_g_score_V_addr" [assessment/toplevel.cpp:150]   --->   Operation 663 'store' 'store_ln150' <Predicate = (icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_49 : Operation 664 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load = load i9 1" [assessment/toplevel.cpp:151]   --->   Operation 664 'load' 'open_set_heap_x_V_load' <Predicate = (icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_49 : Operation 665 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load, i4 %moves_node_x_V_addr" [assessment/toplevel.cpp:151]   --->   Operation 665 'store' 'store_ln151' <Predicate = (icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_49 : Operation 666 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load = load i9 1" [assessment/toplevel.cpp:152]   --->   Operation 666 'load' 'open_set_heap_y_V_load' <Predicate = (icmp_ln878_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_49 : Operation 667 [1/1] (1.58ns)   --->   "%br_ln196 = br void %.preheader.1_ifconv" [assessment/toplevel.cpp:196]   --->   Operation 667 'br' 'br_ln196' <Predicate = (icmp_ln878_2)> <Delay = 1.58>
ST_49 : Operation 668 [1/1] (0.00ns)   --->   "%current_3_0 = phi i2 1, void, i2 2, void"   --->   Operation 668 'phi' 'current_3_0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 669 [1/1] (2.32ns)   --->   "%store_ln193 = store i12 0, i4 %moves_target_addr" [assessment/toplevel.cpp:193]   --->   Operation 669 'store' 'store_ln193' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_49 : Operation 670 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %current_3_0, i1 0" [assessment/toplevel.cpp:176]   --->   Operation 670 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 671 [1/1] (0.00ns)   --->   "%or_ln176 = or i3 %shl_ln1, i3 1" [assessment/toplevel.cpp:176]   --->   Operation 671 'or' 'or_ln176' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 672 [1/1] (1.65ns)   --->   "%add_ln177 = add i3 %shl_ln1, i3 2" [assessment/toplevel.cpp:177]   --->   Operation 672 'add' 'add_ln177' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i3 %or_ln176" [assessment/toplevel.cpp:181]   --->   Operation 673 'zext' 'zext_ln181' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 674 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_1 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln181" [assessment/toplevel.cpp:181]   --->   Operation 674 'getelementptr' 'open_set_heap_f_score_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 675 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_7 = load i12 %open_set_heap_f_score_V_addr_1" [assessment/toplevel.cpp:181]   --->   Operation 675 'load' 'open_set_heap_f_score_V_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 50 <SV = 45> <Delay = 2.32>
ST_50 : Operation 676 [1/1] (0.00ns)   --->   "%storemerge3_0 = phi i9 %open_set_heap_y_V_load, void, i9 %open_set_heap_y_V_load_1, void" [assessment/toplevel.cpp:152]   --->   Operation 676 'phi' 'storemerge3_0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 677 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %storemerge3_0, i4 %moves_node_y_V_addr" [assessment/toplevel.cpp:152]   --->   Operation 677 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_50 : Operation 678 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_7 = load i12 %open_set_heap_f_score_V_addr_1" [assessment/toplevel.cpp:181]   --->   Operation 678 'load' 'open_set_heap_f_score_V_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_50 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln182 = zext i3 %add_ln177" [assessment/toplevel.cpp:182]   --->   Operation 679 'zext' 'zext_ln182' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 680 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_2 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln182" [assessment/toplevel.cpp:182]   --->   Operation 680 'getelementptr' 'open_set_heap_f_score_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 681 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_8 = load i12 %open_set_heap_f_score_V_addr_2" [assessment/toplevel.cpp:182]   --->   Operation 681 'load' 'open_set_heap_f_score_V_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 51 <SV = 46> <Delay = 2.42>
ST_51 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i3 %or_ln176" [assessment/toplevel.cpp:177]   --->   Operation 682 'zext' 'zext_ln177' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln181_15 = zext i3 %add_ln177" [assessment/toplevel.cpp:181]   --->   Operation 683 'zext' 'zext_ln181_15' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 684 [1/1] (2.42ns)   --->   "%icmp_ln181 = icmp_ult  i16 %zext_ln177, i16 %index" [assessment/toplevel.cpp:181]   --->   Operation 684 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 685 [1/1] (2.42ns)   --->   "%icmp_ln182_1 = icmp_ult  i16 %zext_ln181_15, i16 %index" [assessment/toplevel.cpp:182]   --->   Operation 685 'icmp' 'icmp_ln182_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 686 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_8 = load i12 %open_set_heap_f_score_V_addr_2" [assessment/toplevel.cpp:182]   --->   Operation 686 'load' 'open_set_heap_f_score_V_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 52 <SV = 47> <Delay = 6.30>
ST_52 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i2 %current_3_0" [assessment/toplevel.cpp:152]   --->   Operation 687 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 688 [1/1] (0.69ns)   --->   "%select_ln181 = select i1 %icmp_ln181, i11 %open_set_heap_f_score_V_load_7, i11 2047" [assessment/toplevel.cpp:181]   --->   Operation 688 'select' 'select_ln181' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 689 [1/1] (0.69ns)   --->   "%select_ln182_1 = select i1 %icmp_ln182_1, i11 %open_set_heap_f_score_V_load_8, i11 2047" [assessment/toplevel.cpp:182]   --->   Operation 689 'select' 'select_ln182_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 690 [1/1] (1.88ns)   --->   "%icmp_ln878_16 = icmp_ult  i11 %node_f_score_V, i11 %select_ln181"   --->   Operation 690 'icmp' 'icmp_ln878_16' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 691 [1/1] (1.88ns)   --->   "%icmp_ln878_17 = icmp_ult  i11 %node_f_score_V, i11 %select_ln182_1"   --->   Operation 691 'icmp' 'icmp_ln878_17' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 692 [1/1] (0.97ns)   --->   "%and_ln185_1 = and i1 %icmp_ln878_16, i1 %icmp_ln878_17" [assessment/toplevel.cpp:185]   --->   Operation 692 'and' 'and_ln185_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 693 [1/1] (2.75ns)   --->   "%br_ln185 = br i1 %and_ln185_1, void, void %.loopexit" [assessment/toplevel.cpp:185]   --->   Operation 693 'br' 'br_ln185' <Predicate = true> <Delay = 2.75>
ST_52 : Operation 694 [1/1] (1.88ns)   --->   "%icmp_ln878_18 = icmp_ult  i11 %select_ln181, i11 %select_ln182_1"   --->   Operation 694 'icmp' 'icmp_ln878_18' <Predicate = (!and_ln185_1)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 695 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln878_18, void, void" [assessment/toplevel.cpp:190]   --->   Operation 695 'br' 'br_ln190' <Predicate = (!and_ln185_1)> <Delay = 0.00>
ST_52 : Operation 696 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_8, i4 %moves_node_f_score_V_addr_1" [assessment/toplevel.cpp:149]   --->   Operation 696 'store' 'store_ln149' <Predicate = (!and_ln185_1 & !icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_52 : Operation 697 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_2 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln182" [assessment/toplevel.cpp:150]   --->   Operation 697 'getelementptr' 'open_set_heap_g_score_V_addr_2' <Predicate = (!and_ln185_1 & !icmp_ln878_18)> <Delay = 0.00>
ST_52 : Operation 698 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_17 = load i12 %open_set_heap_g_score_V_addr_2" [assessment/toplevel.cpp:150]   --->   Operation 698 'load' 'open_set_heap_g_score_V_load_17' <Predicate = (!and_ln185_1 & !icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_52 : Operation 699 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_2 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln182" [assessment/toplevel.cpp:151]   --->   Operation 699 'getelementptr' 'open_set_heap_x_V_addr_2' <Predicate = (!and_ln185_1 & !icmp_ln878_18)> <Delay = 0.00>
ST_52 : Operation 700 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_17 = load i12 %open_set_heap_x_V_addr_2" [assessment/toplevel.cpp:151]   --->   Operation 700 'load' 'open_set_heap_x_V_load_17' <Predicate = (!and_ln185_1 & !icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_52 : Operation 701 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_2 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln182" [assessment/toplevel.cpp:152]   --->   Operation 701 'getelementptr' 'open_set_heap_y_V_addr_2' <Predicate = (!and_ln185_1 & !icmp_ln878_18)> <Delay = 0.00>
ST_52 : Operation 702 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_17 = load i12 %open_set_heap_y_V_addr_2" [assessment/toplevel.cpp:152]   --->   Operation 702 'load' 'open_set_heap_y_V_load_17' <Predicate = (!and_ln185_1 & !icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_52 : Operation 703 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_7, i4 %moves_node_f_score_V_addr_1" [assessment/toplevel.cpp:149]   --->   Operation 703 'store' 'store_ln149' <Predicate = (!and_ln185_1 & icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_52 : Operation 704 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_1 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln181" [assessment/toplevel.cpp:150]   --->   Operation 704 'getelementptr' 'open_set_heap_g_score_V_addr_1' <Predicate = (!and_ln185_1 & icmp_ln878_18)> <Delay = 0.00>
ST_52 : Operation 705 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_16 = load i12 %open_set_heap_g_score_V_addr_1" [assessment/toplevel.cpp:150]   --->   Operation 705 'load' 'open_set_heap_g_score_V_load_16' <Predicate = (!and_ln185_1 & icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_52 : Operation 706 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_1 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln181" [assessment/toplevel.cpp:151]   --->   Operation 706 'getelementptr' 'open_set_heap_x_V_addr_1' <Predicate = (!and_ln185_1 & icmp_ln878_18)> <Delay = 0.00>
ST_52 : Operation 707 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_16 = load i12 %open_set_heap_x_V_addr_1" [assessment/toplevel.cpp:151]   --->   Operation 707 'load' 'open_set_heap_x_V_load_16' <Predicate = (!and_ln185_1 & icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_52 : Operation 708 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_1 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln181" [assessment/toplevel.cpp:152]   --->   Operation 708 'getelementptr' 'open_set_heap_y_V_addr_1' <Predicate = (!and_ln185_1 & icmp_ln878_18)> <Delay = 0.00>
ST_52 : Operation 709 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_16 = load i12 %open_set_heap_y_V_addr_1" [assessment/toplevel.cpp:152]   --->   Operation 709 'load' 'open_set_heap_y_V_load_16' <Predicate = (!and_ln185_1 & icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>

State 53 <SV = 48> <Delay = 4.64>
ST_53 : Operation 710 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_17 = load i12 %open_set_heap_g_score_V_addr_2" [assessment/toplevel.cpp:150]   --->   Operation 710 'load' 'open_set_heap_g_score_V_load_17' <Predicate = (!icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_53 : Operation 711 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_17, i4 %moves_node_g_score_V_addr_1" [assessment/toplevel.cpp:150]   --->   Operation 711 'store' 'store_ln150' <Predicate = (!icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_53 : Operation 712 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_17 = load i12 %open_set_heap_x_V_addr_2" [assessment/toplevel.cpp:151]   --->   Operation 712 'load' 'open_set_heap_x_V_load_17' <Predicate = (!icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_53 : Operation 713 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_17, i4 %moves_node_x_V_addr_1" [assessment/toplevel.cpp:151]   --->   Operation 713 'store' 'store_ln151' <Predicate = (!icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_53 : Operation 714 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_17 = load i12 %open_set_heap_y_V_addr_2" [assessment/toplevel.cpp:152]   --->   Operation 714 'load' 'open_set_heap_y_V_load_17' <Predicate = (!icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_53 : Operation 715 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.2_ifconv"   --->   Operation 715 'br' 'br_ln0' <Predicate = (!icmp_ln878_18)> <Delay = 1.58>
ST_53 : Operation 716 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_16 = load i12 %open_set_heap_g_score_V_addr_1" [assessment/toplevel.cpp:150]   --->   Operation 716 'load' 'open_set_heap_g_score_V_load_16' <Predicate = (icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_53 : Operation 717 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_16, i4 %moves_node_g_score_V_addr_1" [assessment/toplevel.cpp:150]   --->   Operation 717 'store' 'store_ln150' <Predicate = (icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_53 : Operation 718 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_16 = load i12 %open_set_heap_x_V_addr_1" [assessment/toplevel.cpp:151]   --->   Operation 718 'load' 'open_set_heap_x_V_load_16' <Predicate = (icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_53 : Operation 719 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_16, i4 %moves_node_x_V_addr_1" [assessment/toplevel.cpp:151]   --->   Operation 719 'store' 'store_ln151' <Predicate = (icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_53 : Operation 720 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_16 = load i12 %open_set_heap_y_V_addr_1" [assessment/toplevel.cpp:152]   --->   Operation 720 'load' 'open_set_heap_y_V_load_16' <Predicate = (icmp_ln878_18)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_53 : Operation 721 [1/1] (1.58ns)   --->   "%br_ln196 = br void %.preheader.2_ifconv" [assessment/toplevel.cpp:196]   --->   Operation 721 'br' 'br_ln196' <Predicate = (icmp_ln878_18)> <Delay = 1.58>
ST_53 : Operation 722 [1/1] (0.00ns)   --->   "%current_3_1 = phi i3 %or_ln176, void, i3 %add_ln177, void" [assessment/toplevel.cpp:176]   --->   Operation 722 'phi' 'current_3_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 723 [1/1] (2.32ns)   --->   "%store_ln193 = store i12 %zext_ln152, i4 %moves_target_addr_1" [assessment/toplevel.cpp:193]   --->   Operation 723 'store' 'store_ln193' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_53 : Operation 724 [1/1] (0.00ns)   --->   "%shl_ln176_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %current_3_1, i1 0" [assessment/toplevel.cpp:176]   --->   Operation 724 'bitconcatenate' 'shl_ln176_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 725 [1/1] (0.00ns)   --->   "%or_ln176_1 = or i4 %shl_ln176_1, i4 1" [assessment/toplevel.cpp:176]   --->   Operation 725 'or' 'or_ln176_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln181_1 = zext i4 %or_ln176_1" [assessment/toplevel.cpp:181]   --->   Operation 726 'zext' 'zext_ln181_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 727 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_3 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln181_1" [assessment/toplevel.cpp:181]   --->   Operation 727 'getelementptr' 'open_set_heap_f_score_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 728 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_9 = load i12 %open_set_heap_f_score_V_addr_3" [assessment/toplevel.cpp:181]   --->   Operation 728 'load' 'open_set_heap_f_score_V_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 54 <SV = 49> <Delay = 4.05>
ST_54 : Operation 729 [1/1] (0.00ns)   --->   "%storemerge3_1 = phi i9 %open_set_heap_y_V_load_16, void, i9 %open_set_heap_y_V_load_17, void" [assessment/toplevel.cpp:152]   --->   Operation 729 'phi' 'storemerge3_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 730 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %storemerge3_1, i4 %moves_node_y_V_addr_1" [assessment/toplevel.cpp:152]   --->   Operation 730 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_54 : Operation 731 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i4 %shl_ln176_1" [assessment/toplevel.cpp:176]   --->   Operation 731 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 732 [1/1] (1.73ns)   --->   "%add_ln177_1 = add i5 %zext_ln176, i5 2" [assessment/toplevel.cpp:177]   --->   Operation 732 'add' 'add_ln177_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 733 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_9 = load i12 %open_set_heap_f_score_V_addr_3" [assessment/toplevel.cpp:181]   --->   Operation 733 'load' 'open_set_heap_f_score_V_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_54 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln182_1 = zext i5 %add_ln177_1" [assessment/toplevel.cpp:182]   --->   Operation 734 'zext' 'zext_ln182_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 735 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_4 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln182_1" [assessment/toplevel.cpp:182]   --->   Operation 735 'getelementptr' 'open_set_heap_f_score_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 736 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_10 = load i12 %open_set_heap_f_score_V_addr_4" [assessment/toplevel.cpp:182]   --->   Operation 736 'load' 'open_set_heap_f_score_V_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 55 <SV = 50> <Delay = 2.42>
ST_55 : Operation 737 [1/1] (0.00ns)   --->   "%zext_ln177_1 = zext i4 %or_ln176_1" [assessment/toplevel.cpp:177]   --->   Operation 737 'zext' 'zext_ln177_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln181_16 = zext i5 %add_ln177_1" [assessment/toplevel.cpp:181]   --->   Operation 738 'zext' 'zext_ln181_16' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 739 [1/1] (2.42ns)   --->   "%icmp_ln181_1 = icmp_ult  i16 %zext_ln177_1, i16 %index" [assessment/toplevel.cpp:181]   --->   Operation 739 'icmp' 'icmp_ln181_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 740 [1/1] (2.42ns)   --->   "%icmp_ln182_2 = icmp_ult  i16 %zext_ln181_16, i16 %index" [assessment/toplevel.cpp:182]   --->   Operation 740 'icmp' 'icmp_ln182_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 741 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_10 = load i12 %open_set_heap_f_score_V_addr_4" [assessment/toplevel.cpp:182]   --->   Operation 741 'load' 'open_set_heap_f_score_V_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 56 <SV = 51> <Delay = 6.30>
ST_56 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln152_1 = zext i3 %current_3_1" [assessment/toplevel.cpp:152]   --->   Operation 742 'zext' 'zext_ln152_1' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln177_2 = zext i4 %or_ln176_1" [assessment/toplevel.cpp:177]   --->   Operation 743 'zext' 'zext_ln177_2' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 744 [1/1] (0.69ns)   --->   "%select_ln181_1 = select i1 %icmp_ln181_1, i11 %open_set_heap_f_score_V_load_9, i11 2047" [assessment/toplevel.cpp:181]   --->   Operation 744 'select' 'select_ln181_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 745 [1/1] (0.69ns)   --->   "%select_ln182_2 = select i1 %icmp_ln182_2, i11 %open_set_heap_f_score_V_load_10, i11 2047" [assessment/toplevel.cpp:182]   --->   Operation 745 'select' 'select_ln182_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 746 [1/1] (1.88ns)   --->   "%icmp_ln878_19 = icmp_ult  i11 %node_f_score_V, i11 %select_ln181_1"   --->   Operation 746 'icmp' 'icmp_ln878_19' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 747 [1/1] (1.88ns)   --->   "%icmp_ln878_20 = icmp_ult  i11 %node_f_score_V, i11 %select_ln182_2"   --->   Operation 747 'icmp' 'icmp_ln878_20' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 748 [1/1] (0.97ns)   --->   "%and_ln185_2 = and i1 %icmp_ln878_19, i1 %icmp_ln878_20" [assessment/toplevel.cpp:185]   --->   Operation 748 'and' 'and_ln185_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 749 [1/1] (2.75ns)   --->   "%br_ln185 = br i1 %and_ln185_2, void, void %.loopexit" [assessment/toplevel.cpp:185]   --->   Operation 749 'br' 'br_ln185' <Predicate = true> <Delay = 2.75>
ST_56 : Operation 750 [1/1] (1.88ns)   --->   "%icmp_ln878_21 = icmp_ult  i11 %select_ln181_1, i11 %select_ln182_2"   --->   Operation 750 'icmp' 'icmp_ln878_21' <Predicate = (!and_ln185_2)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 751 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln878_21, void, void" [assessment/toplevel.cpp:190]   --->   Operation 751 'br' 'br_ln190' <Predicate = (!and_ln185_2)> <Delay = 0.00>
ST_56 : Operation 752 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_10, i4 %moves_node_f_score_V_addr_16" [assessment/toplevel.cpp:149]   --->   Operation 752 'store' 'store_ln149' <Predicate = (!and_ln185_2 & !icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_56 : Operation 753 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_18 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln182_1" [assessment/toplevel.cpp:150]   --->   Operation 753 'getelementptr' 'open_set_heap_g_score_V_addr_18' <Predicate = (!and_ln185_2 & !icmp_ln878_21)> <Delay = 0.00>
ST_56 : Operation 754 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_18 = load i12 %open_set_heap_g_score_V_addr_18" [assessment/toplevel.cpp:150]   --->   Operation 754 'load' 'open_set_heap_g_score_V_load_18' <Predicate = (!and_ln185_2 & !icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_56 : Operation 755 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_18 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln182_1" [assessment/toplevel.cpp:151]   --->   Operation 755 'getelementptr' 'open_set_heap_x_V_addr_18' <Predicate = (!and_ln185_2 & !icmp_ln878_21)> <Delay = 0.00>
ST_56 : Operation 756 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_19 = load i12 %open_set_heap_x_V_addr_18" [assessment/toplevel.cpp:151]   --->   Operation 756 'load' 'open_set_heap_x_V_load_19' <Predicate = (!and_ln185_2 & !icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_56 : Operation 757 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_18 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln182_1" [assessment/toplevel.cpp:152]   --->   Operation 757 'getelementptr' 'open_set_heap_y_V_addr_18' <Predicate = (!and_ln185_2 & !icmp_ln878_21)> <Delay = 0.00>
ST_56 : Operation 758 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_19 = load i12 %open_set_heap_y_V_addr_18" [assessment/toplevel.cpp:152]   --->   Operation 758 'load' 'open_set_heap_y_V_load_19' <Predicate = (!and_ln185_2 & !icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_56 : Operation 759 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_9, i4 %moves_node_f_score_V_addr_16" [assessment/toplevel.cpp:149]   --->   Operation 759 'store' 'store_ln149' <Predicate = (!and_ln185_2 & icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_56 : Operation 760 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_17 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln181_1" [assessment/toplevel.cpp:150]   --->   Operation 760 'getelementptr' 'open_set_heap_g_score_V_addr_17' <Predicate = (!and_ln185_2 & icmp_ln878_21)> <Delay = 0.00>
ST_56 : Operation 761 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_2 = load i12 %open_set_heap_g_score_V_addr_17" [assessment/toplevel.cpp:150]   --->   Operation 761 'load' 'open_set_heap_g_score_V_load_2' <Predicate = (!and_ln185_2 & icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_56 : Operation 762 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_17 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln181_1" [assessment/toplevel.cpp:151]   --->   Operation 762 'getelementptr' 'open_set_heap_x_V_addr_17' <Predicate = (!and_ln185_2 & icmp_ln878_21)> <Delay = 0.00>
ST_56 : Operation 763 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_18 = load i12 %open_set_heap_x_V_addr_17" [assessment/toplevel.cpp:151]   --->   Operation 763 'load' 'open_set_heap_x_V_load_18' <Predicate = (!and_ln185_2 & icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_56 : Operation 764 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_17 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln181_1" [assessment/toplevel.cpp:152]   --->   Operation 764 'getelementptr' 'open_set_heap_y_V_addr_17' <Predicate = (!and_ln185_2 & icmp_ln878_21)> <Delay = 0.00>
ST_56 : Operation 765 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_18 = load i12 %open_set_heap_y_V_addr_17" [assessment/toplevel.cpp:152]   --->   Operation 765 'load' 'open_set_heap_y_V_load_18' <Predicate = (!and_ln185_2 & icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>

State 57 <SV = 52> <Delay = 4.64>
ST_57 : Operation 766 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_18 = load i12 %open_set_heap_g_score_V_addr_18" [assessment/toplevel.cpp:150]   --->   Operation 766 'load' 'open_set_heap_g_score_V_load_18' <Predicate = (!icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_57 : Operation 767 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_18, i4 %moves_node_g_score_V_addr_16" [assessment/toplevel.cpp:150]   --->   Operation 767 'store' 'store_ln150' <Predicate = (!icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_57 : Operation 768 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_19 = load i12 %open_set_heap_x_V_addr_18" [assessment/toplevel.cpp:151]   --->   Operation 768 'load' 'open_set_heap_x_V_load_19' <Predicate = (!icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_57 : Operation 769 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_19, i4 %moves_node_x_V_addr_16" [assessment/toplevel.cpp:151]   --->   Operation 769 'store' 'store_ln151' <Predicate = (!icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_57 : Operation 770 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_19 = load i12 %open_set_heap_y_V_addr_18" [assessment/toplevel.cpp:152]   --->   Operation 770 'load' 'open_set_heap_y_V_load_19' <Predicate = (!icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_57 : Operation 771 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.3_ifconv"   --->   Operation 771 'br' 'br_ln0' <Predicate = (!icmp_ln878_21)> <Delay = 1.58>
ST_57 : Operation 772 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_2 = load i12 %open_set_heap_g_score_V_addr_17" [assessment/toplevel.cpp:150]   --->   Operation 772 'load' 'open_set_heap_g_score_V_load_2' <Predicate = (icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_57 : Operation 773 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_2, i4 %moves_node_g_score_V_addr_16" [assessment/toplevel.cpp:150]   --->   Operation 773 'store' 'store_ln150' <Predicate = (icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_57 : Operation 774 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_18 = load i12 %open_set_heap_x_V_addr_17" [assessment/toplevel.cpp:151]   --->   Operation 774 'load' 'open_set_heap_x_V_load_18' <Predicate = (icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_57 : Operation 775 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_18, i4 %moves_node_x_V_addr_16" [assessment/toplevel.cpp:151]   --->   Operation 775 'store' 'store_ln151' <Predicate = (icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_57 : Operation 776 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_18 = load i12 %open_set_heap_y_V_addr_17" [assessment/toplevel.cpp:152]   --->   Operation 776 'load' 'open_set_heap_y_V_load_18' <Predicate = (icmp_ln878_21)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_57 : Operation 777 [1/1] (1.58ns)   --->   "%br_ln196 = br void %.preheader.3_ifconv" [assessment/toplevel.cpp:196]   --->   Operation 777 'br' 'br_ln196' <Predicate = (icmp_ln878_21)> <Delay = 1.58>
ST_57 : Operation 778 [1/1] (0.00ns)   --->   "%current_3_2 = phi i5 %zext_ln177_2, void, i5 %add_ln177_1, void" [assessment/toplevel.cpp:177]   --->   Operation 778 'phi' 'current_3_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 779 [1/1] (2.32ns)   --->   "%store_ln193 = store i12 %zext_ln152_1, i4 %moves_target_addr_16" [assessment/toplevel.cpp:193]   --->   Operation 779 'store' 'store_ln193' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_57 : Operation 780 [1/1] (0.00ns)   --->   "%shl_ln176_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %current_3_2, i1 0" [assessment/toplevel.cpp:176]   --->   Operation 780 'bitconcatenate' 'shl_ln176_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 781 [1/1] (0.00ns)   --->   "%or_ln176_2 = or i6 %shl_ln176_2, i6 1" [assessment/toplevel.cpp:176]   --->   Operation 781 'or' 'or_ln176_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 782 [1/1] (1.82ns)   --->   "%add_ln177_2 = add i6 %shl_ln176_2, i6 2" [assessment/toplevel.cpp:177]   --->   Operation 782 'add' 'add_ln177_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 783 [1/1] (0.00ns)   --->   "%zext_ln181_2 = zext i6 %or_ln176_2" [assessment/toplevel.cpp:181]   --->   Operation 783 'zext' 'zext_ln181_2' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 784 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_19 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln181_2" [assessment/toplevel.cpp:181]   --->   Operation 784 'getelementptr' 'open_set_heap_f_score_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 785 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_11 = load i12 %open_set_heap_f_score_V_addr_19" [assessment/toplevel.cpp:181]   --->   Operation 785 'load' 'open_set_heap_f_score_V_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 58 <SV = 53> <Delay = 2.32>
ST_58 : Operation 786 [1/1] (0.00ns)   --->   "%storemerge3_2 = phi i9 %open_set_heap_y_V_load_18, void, i9 %open_set_heap_y_V_load_19, void" [assessment/toplevel.cpp:152]   --->   Operation 786 'phi' 'storemerge3_2' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 787 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %storemerge3_2, i4 %moves_node_y_V_addr_16" [assessment/toplevel.cpp:152]   --->   Operation 787 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_58 : Operation 788 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_11 = load i12 %open_set_heap_f_score_V_addr_19" [assessment/toplevel.cpp:181]   --->   Operation 788 'load' 'open_set_heap_f_score_V_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_58 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln182_2 = zext i6 %add_ln177_2" [assessment/toplevel.cpp:182]   --->   Operation 789 'zext' 'zext_ln182_2' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 790 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_20 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln182_2" [assessment/toplevel.cpp:182]   --->   Operation 790 'getelementptr' 'open_set_heap_f_score_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 791 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_12 = load i12 %open_set_heap_f_score_V_addr_20" [assessment/toplevel.cpp:182]   --->   Operation 791 'load' 'open_set_heap_f_score_V_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 59 <SV = 54> <Delay = 2.42>
ST_59 : Operation 792 [1/1] (0.00ns)   --->   "%zext_ln177_3 = zext i6 %or_ln176_2" [assessment/toplevel.cpp:177]   --->   Operation 792 'zext' 'zext_ln177_3' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 793 [1/1] (0.00ns)   --->   "%zext_ln181_17 = zext i6 %add_ln177_2" [assessment/toplevel.cpp:181]   --->   Operation 793 'zext' 'zext_ln181_17' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 794 [1/1] (2.42ns)   --->   "%icmp_ln181_2 = icmp_ult  i16 %zext_ln177_3, i16 %index" [assessment/toplevel.cpp:181]   --->   Operation 794 'icmp' 'icmp_ln181_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 795 [1/1] (2.42ns)   --->   "%icmp_ln182_3 = icmp_ult  i16 %zext_ln181_17, i16 %index" [assessment/toplevel.cpp:182]   --->   Operation 795 'icmp' 'icmp_ln182_3' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 796 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_12 = load i12 %open_set_heap_f_score_V_addr_20" [assessment/toplevel.cpp:182]   --->   Operation 796 'load' 'open_set_heap_f_score_V_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 60 <SV = 55> <Delay = 6.30>
ST_60 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln152_2 = zext i5 %current_3_2" [assessment/toplevel.cpp:152]   --->   Operation 797 'zext' 'zext_ln152_2' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 798 [1/1] (0.69ns)   --->   "%select_ln181_2 = select i1 %icmp_ln181_2, i11 %open_set_heap_f_score_V_load_11, i11 2047" [assessment/toplevel.cpp:181]   --->   Operation 798 'select' 'select_ln181_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 799 [1/1] (0.69ns)   --->   "%select_ln182_3 = select i1 %icmp_ln182_3, i11 %open_set_heap_f_score_V_load_12, i11 2047" [assessment/toplevel.cpp:182]   --->   Operation 799 'select' 'select_ln182_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_60 : Operation 800 [1/1] (1.88ns)   --->   "%icmp_ln878_22 = icmp_ult  i11 %node_f_score_V, i11 %select_ln181_2"   --->   Operation 800 'icmp' 'icmp_ln878_22' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 801 [1/1] (1.88ns)   --->   "%icmp_ln878_23 = icmp_ult  i11 %node_f_score_V, i11 %select_ln182_3"   --->   Operation 801 'icmp' 'icmp_ln878_23' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 802 [1/1] (0.97ns)   --->   "%and_ln185_3 = and i1 %icmp_ln878_22, i1 %icmp_ln878_23" [assessment/toplevel.cpp:185]   --->   Operation 802 'and' 'and_ln185_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 803 [1/1] (2.75ns)   --->   "%br_ln185 = br i1 %and_ln185_3, void, void %.loopexit" [assessment/toplevel.cpp:185]   --->   Operation 803 'br' 'br_ln185' <Predicate = true> <Delay = 2.75>
ST_60 : Operation 804 [1/1] (1.88ns)   --->   "%icmp_ln878_24 = icmp_ult  i11 %select_ln181_2, i11 %select_ln182_3"   --->   Operation 804 'icmp' 'icmp_ln878_24' <Predicate = (!and_ln185_3)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 805 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln878_24, void, void" [assessment/toplevel.cpp:190]   --->   Operation 805 'br' 'br_ln190' <Predicate = (!and_ln185_3)> <Delay = 0.00>
ST_60 : Operation 806 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_12, i4 %moves_node_f_score_V_addr_3" [assessment/toplevel.cpp:149]   --->   Operation 806 'store' 'store_ln149' <Predicate = (!and_ln185_3 & !icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_60 : Operation 807 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_20 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln182_2" [assessment/toplevel.cpp:150]   --->   Operation 807 'getelementptr' 'open_set_heap_g_score_V_addr_20' <Predicate = (!and_ln185_3 & !icmp_ln878_24)> <Delay = 0.00>
ST_60 : Operation 808 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_19 = load i12 %open_set_heap_g_score_V_addr_20" [assessment/toplevel.cpp:150]   --->   Operation 808 'load' 'open_set_heap_g_score_V_load_19' <Predicate = (!and_ln185_3 & !icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_60 : Operation 809 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_20 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln182_2" [assessment/toplevel.cpp:151]   --->   Operation 809 'getelementptr' 'open_set_heap_x_V_addr_20' <Predicate = (!and_ln185_3 & !icmp_ln878_24)> <Delay = 0.00>
ST_60 : Operation 810 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_21 = load i12 %open_set_heap_x_V_addr_20" [assessment/toplevel.cpp:151]   --->   Operation 810 'load' 'open_set_heap_x_V_load_21' <Predicate = (!and_ln185_3 & !icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_60 : Operation 811 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_20 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln182_2" [assessment/toplevel.cpp:152]   --->   Operation 811 'getelementptr' 'open_set_heap_y_V_addr_20' <Predicate = (!and_ln185_3 & !icmp_ln878_24)> <Delay = 0.00>
ST_60 : Operation 812 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_21 = load i12 %open_set_heap_y_V_addr_20" [assessment/toplevel.cpp:152]   --->   Operation 812 'load' 'open_set_heap_y_V_load_21' <Predicate = (!and_ln185_3 & !icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_60 : Operation 813 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_11, i4 %moves_node_f_score_V_addr_3" [assessment/toplevel.cpp:149]   --->   Operation 813 'store' 'store_ln149' <Predicate = (!and_ln185_3 & icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_60 : Operation 814 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_19 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln181_2" [assessment/toplevel.cpp:150]   --->   Operation 814 'getelementptr' 'open_set_heap_g_score_V_addr_19' <Predicate = (!and_ln185_3 & icmp_ln878_24)> <Delay = 0.00>
ST_60 : Operation 815 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_3 = load i12 %open_set_heap_g_score_V_addr_19" [assessment/toplevel.cpp:150]   --->   Operation 815 'load' 'open_set_heap_g_score_V_load_3' <Predicate = (!and_ln185_3 & icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_60 : Operation 816 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_19 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln181_2" [assessment/toplevel.cpp:151]   --->   Operation 816 'getelementptr' 'open_set_heap_x_V_addr_19' <Predicate = (!and_ln185_3 & icmp_ln878_24)> <Delay = 0.00>
ST_60 : Operation 817 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_20 = load i12 %open_set_heap_x_V_addr_19" [assessment/toplevel.cpp:151]   --->   Operation 817 'load' 'open_set_heap_x_V_load_20' <Predicate = (!and_ln185_3 & icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_60 : Operation 818 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_19 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln181_2" [assessment/toplevel.cpp:152]   --->   Operation 818 'getelementptr' 'open_set_heap_y_V_addr_19' <Predicate = (!and_ln185_3 & icmp_ln878_24)> <Delay = 0.00>
ST_60 : Operation 819 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_20 = load i12 %open_set_heap_y_V_addr_19" [assessment/toplevel.cpp:152]   --->   Operation 819 'load' 'open_set_heap_y_V_load_20' <Predicate = (!and_ln185_3 & icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>

State 61 <SV = 56> <Delay = 4.64>
ST_61 : Operation 820 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_19 = load i12 %open_set_heap_g_score_V_addr_20" [assessment/toplevel.cpp:150]   --->   Operation 820 'load' 'open_set_heap_g_score_V_load_19' <Predicate = (!icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_61 : Operation 821 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_19, i4 %moves_node_g_score_V_addr_3" [assessment/toplevel.cpp:150]   --->   Operation 821 'store' 'store_ln150' <Predicate = (!icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_61 : Operation 822 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_21 = load i12 %open_set_heap_x_V_addr_20" [assessment/toplevel.cpp:151]   --->   Operation 822 'load' 'open_set_heap_x_V_load_21' <Predicate = (!icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_61 : Operation 823 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_21, i4 %moves_node_x_V_addr_3" [assessment/toplevel.cpp:151]   --->   Operation 823 'store' 'store_ln151' <Predicate = (!icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_61 : Operation 824 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_21 = load i12 %open_set_heap_y_V_addr_20" [assessment/toplevel.cpp:152]   --->   Operation 824 'load' 'open_set_heap_y_V_load_21' <Predicate = (!icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_61 : Operation 825 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.4_ifconv"   --->   Operation 825 'br' 'br_ln0' <Predicate = (!icmp_ln878_24)> <Delay = 1.58>
ST_61 : Operation 826 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_3 = load i12 %open_set_heap_g_score_V_addr_19" [assessment/toplevel.cpp:150]   --->   Operation 826 'load' 'open_set_heap_g_score_V_load_3' <Predicate = (icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_61 : Operation 827 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_3, i4 %moves_node_g_score_V_addr_3" [assessment/toplevel.cpp:150]   --->   Operation 827 'store' 'store_ln150' <Predicate = (icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_61 : Operation 828 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_20 = load i12 %open_set_heap_x_V_addr_19" [assessment/toplevel.cpp:151]   --->   Operation 828 'load' 'open_set_heap_x_V_load_20' <Predicate = (icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_61 : Operation 829 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_20, i4 %moves_node_x_V_addr_3" [assessment/toplevel.cpp:151]   --->   Operation 829 'store' 'store_ln151' <Predicate = (icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_61 : Operation 830 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_20 = load i12 %open_set_heap_y_V_addr_19" [assessment/toplevel.cpp:152]   --->   Operation 830 'load' 'open_set_heap_y_V_load_20' <Predicate = (icmp_ln878_24)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_61 : Operation 831 [1/1] (1.58ns)   --->   "%br_ln196 = br void %.preheader.4_ifconv" [assessment/toplevel.cpp:196]   --->   Operation 831 'br' 'br_ln196' <Predicate = (icmp_ln878_24)> <Delay = 1.58>
ST_61 : Operation 832 [1/1] (0.00ns)   --->   "%current_3_3 = phi i6 %or_ln176_2, void, i6 %add_ln177_2, void" [assessment/toplevel.cpp:176]   --->   Operation 832 'phi' 'current_3_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 833 [1/1] (2.32ns)   --->   "%store_ln193 = store i12 %zext_ln152_2, i4 %moves_target_addr_3" [assessment/toplevel.cpp:193]   --->   Operation 833 'store' 'store_ln193' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_61 : Operation 834 [1/1] (0.00ns)   --->   "%shl_ln176_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %current_3_3, i1 0" [assessment/toplevel.cpp:176]   --->   Operation 834 'bitconcatenate' 'shl_ln176_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 835 [1/1] (0.00ns)   --->   "%or_ln176_3 = or i7 %shl_ln176_3, i7 1" [assessment/toplevel.cpp:176]   --->   Operation 835 'or' 'or_ln176_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 836 [1/1] (0.00ns)   --->   "%zext_ln181_3 = zext i7 %or_ln176_3" [assessment/toplevel.cpp:181]   --->   Operation 836 'zext' 'zext_ln181_3' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 837 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_21 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln181_3" [assessment/toplevel.cpp:181]   --->   Operation 837 'getelementptr' 'open_set_heap_f_score_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 838 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_13 = load i12 %open_set_heap_f_score_V_addr_21" [assessment/toplevel.cpp:181]   --->   Operation 838 'load' 'open_set_heap_f_score_V_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 62 <SV = 57> <Delay = 4.19>
ST_62 : Operation 839 [1/1] (0.00ns)   --->   "%storemerge3_3 = phi i9 %open_set_heap_y_V_load_20, void, i9 %open_set_heap_y_V_load_21, void" [assessment/toplevel.cpp:152]   --->   Operation 839 'phi' 'storemerge3_3' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 840 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %storemerge3_3, i4 %moves_node_y_V_addr_3" [assessment/toplevel.cpp:152]   --->   Operation 840 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_62 : Operation 841 [1/1] (0.00ns)   --->   "%zext_ln176_1 = zext i7 %shl_ln176_3" [assessment/toplevel.cpp:176]   --->   Operation 841 'zext' 'zext_ln176_1' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 842 [1/1] (1.87ns)   --->   "%add_ln177_3 = add i8 %zext_ln176_1, i8 2" [assessment/toplevel.cpp:177]   --->   Operation 842 'add' 'add_ln177_3' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 843 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_13 = load i12 %open_set_heap_f_score_V_addr_21" [assessment/toplevel.cpp:181]   --->   Operation 843 'load' 'open_set_heap_f_score_V_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_62 : Operation 844 [1/1] (0.00ns)   --->   "%zext_ln182_3 = zext i8 %add_ln177_3" [assessment/toplevel.cpp:182]   --->   Operation 844 'zext' 'zext_ln182_3' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 845 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_22 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln182_3" [assessment/toplevel.cpp:182]   --->   Operation 845 'getelementptr' 'open_set_heap_f_score_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 846 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_14 = load i12 %open_set_heap_f_score_V_addr_22" [assessment/toplevel.cpp:182]   --->   Operation 846 'load' 'open_set_heap_f_score_V_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 63 <SV = 58> <Delay = 2.42>
ST_63 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln177_4 = zext i7 %or_ln176_3" [assessment/toplevel.cpp:177]   --->   Operation 847 'zext' 'zext_ln177_4' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 848 [1/1] (0.00ns)   --->   "%zext_ln181_18 = zext i8 %add_ln177_3" [assessment/toplevel.cpp:181]   --->   Operation 848 'zext' 'zext_ln181_18' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 849 [1/1] (2.42ns)   --->   "%icmp_ln181_3 = icmp_ult  i16 %zext_ln177_4, i16 %index" [assessment/toplevel.cpp:181]   --->   Operation 849 'icmp' 'icmp_ln181_3' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 850 [1/1] (2.42ns)   --->   "%icmp_ln182_4 = icmp_ult  i16 %zext_ln181_18, i16 %index" [assessment/toplevel.cpp:182]   --->   Operation 850 'icmp' 'icmp_ln182_4' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 851 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_14 = load i12 %open_set_heap_f_score_V_addr_22" [assessment/toplevel.cpp:182]   --->   Operation 851 'load' 'open_set_heap_f_score_V_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 64 <SV = 59> <Delay = 6.30>
ST_64 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln152_3 = zext i6 %current_3_3" [assessment/toplevel.cpp:152]   --->   Operation 852 'zext' 'zext_ln152_3' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln177_5 = zext i7 %or_ln176_3" [assessment/toplevel.cpp:177]   --->   Operation 853 'zext' 'zext_ln177_5' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 854 [1/1] (0.69ns)   --->   "%select_ln181_3 = select i1 %icmp_ln181_3, i11 %open_set_heap_f_score_V_load_13, i11 2047" [assessment/toplevel.cpp:181]   --->   Operation 854 'select' 'select_ln181_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 855 [1/1] (0.69ns)   --->   "%select_ln182_4 = select i1 %icmp_ln182_4, i11 %open_set_heap_f_score_V_load_14, i11 2047" [assessment/toplevel.cpp:182]   --->   Operation 855 'select' 'select_ln182_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 856 [1/1] (1.88ns)   --->   "%icmp_ln878_25 = icmp_ult  i11 %node_f_score_V, i11 %select_ln181_3"   --->   Operation 856 'icmp' 'icmp_ln878_25' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 857 [1/1] (1.88ns)   --->   "%icmp_ln878_26 = icmp_ult  i11 %node_f_score_V, i11 %select_ln182_4"   --->   Operation 857 'icmp' 'icmp_ln878_26' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 858 [1/1] (0.97ns)   --->   "%and_ln185_4 = and i1 %icmp_ln878_25, i1 %icmp_ln878_26" [assessment/toplevel.cpp:185]   --->   Operation 858 'and' 'and_ln185_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 859 [1/1] (2.75ns)   --->   "%br_ln185 = br i1 %and_ln185_4, void, void %.loopexit" [assessment/toplevel.cpp:185]   --->   Operation 859 'br' 'br_ln185' <Predicate = true> <Delay = 2.75>
ST_64 : Operation 860 [1/1] (1.88ns)   --->   "%icmp_ln878_27 = icmp_ult  i11 %select_ln181_3, i11 %select_ln182_4"   --->   Operation 860 'icmp' 'icmp_ln878_27' <Predicate = (!and_ln185_4)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 861 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln878_27, void, void" [assessment/toplevel.cpp:190]   --->   Operation 861 'br' 'br_ln190' <Predicate = (!and_ln185_4)> <Delay = 0.00>
ST_64 : Operation 862 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_14, i4 %moves_node_f_score_V_addr_4" [assessment/toplevel.cpp:149]   --->   Operation 862 'store' 'store_ln149' <Predicate = (!and_ln185_4 & !icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_64 : Operation 863 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_22 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln182_3" [assessment/toplevel.cpp:150]   --->   Operation 863 'getelementptr' 'open_set_heap_g_score_V_addr_22' <Predicate = (!and_ln185_4 & !icmp_ln878_27)> <Delay = 0.00>
ST_64 : Operation 864 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_20 = load i12 %open_set_heap_g_score_V_addr_22" [assessment/toplevel.cpp:150]   --->   Operation 864 'load' 'open_set_heap_g_score_V_load_20' <Predicate = (!and_ln185_4 & !icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_64 : Operation 865 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_22 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln182_3" [assessment/toplevel.cpp:151]   --->   Operation 865 'getelementptr' 'open_set_heap_x_V_addr_22' <Predicate = (!and_ln185_4 & !icmp_ln878_27)> <Delay = 0.00>
ST_64 : Operation 866 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_23 = load i12 %open_set_heap_x_V_addr_22" [assessment/toplevel.cpp:151]   --->   Operation 866 'load' 'open_set_heap_x_V_load_23' <Predicate = (!and_ln185_4 & !icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_64 : Operation 867 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_22 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln182_3" [assessment/toplevel.cpp:152]   --->   Operation 867 'getelementptr' 'open_set_heap_y_V_addr_22' <Predicate = (!and_ln185_4 & !icmp_ln878_27)> <Delay = 0.00>
ST_64 : Operation 868 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_23 = load i12 %open_set_heap_y_V_addr_22" [assessment/toplevel.cpp:152]   --->   Operation 868 'load' 'open_set_heap_y_V_load_23' <Predicate = (!and_ln185_4 & !icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_64 : Operation 869 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_13, i4 %moves_node_f_score_V_addr_4" [assessment/toplevel.cpp:149]   --->   Operation 869 'store' 'store_ln149' <Predicate = (!and_ln185_4 & icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_64 : Operation 870 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_21 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln181_3" [assessment/toplevel.cpp:150]   --->   Operation 870 'getelementptr' 'open_set_heap_g_score_V_addr_21' <Predicate = (!and_ln185_4 & icmp_ln878_27)> <Delay = 0.00>
ST_64 : Operation 871 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_4 = load i12 %open_set_heap_g_score_V_addr_21" [assessment/toplevel.cpp:150]   --->   Operation 871 'load' 'open_set_heap_g_score_V_load_4' <Predicate = (!and_ln185_4 & icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_64 : Operation 872 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_21 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln181_3" [assessment/toplevel.cpp:151]   --->   Operation 872 'getelementptr' 'open_set_heap_x_V_addr_21' <Predicate = (!and_ln185_4 & icmp_ln878_27)> <Delay = 0.00>
ST_64 : Operation 873 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_22 = load i12 %open_set_heap_x_V_addr_21" [assessment/toplevel.cpp:151]   --->   Operation 873 'load' 'open_set_heap_x_V_load_22' <Predicate = (!and_ln185_4 & icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_64 : Operation 874 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_21 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln181_3" [assessment/toplevel.cpp:152]   --->   Operation 874 'getelementptr' 'open_set_heap_y_V_addr_21' <Predicate = (!and_ln185_4 & icmp_ln878_27)> <Delay = 0.00>
ST_64 : Operation 875 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_22 = load i12 %open_set_heap_y_V_addr_21" [assessment/toplevel.cpp:152]   --->   Operation 875 'load' 'open_set_heap_y_V_load_22' <Predicate = (!and_ln185_4 & icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>

State 65 <SV = 60> <Delay = 4.64>
ST_65 : Operation 876 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_20 = load i12 %open_set_heap_g_score_V_addr_22" [assessment/toplevel.cpp:150]   --->   Operation 876 'load' 'open_set_heap_g_score_V_load_20' <Predicate = (!icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_65 : Operation 877 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_20, i4 %moves_node_g_score_V_addr_4" [assessment/toplevel.cpp:150]   --->   Operation 877 'store' 'store_ln150' <Predicate = (!icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_65 : Operation 878 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_23 = load i12 %open_set_heap_x_V_addr_22" [assessment/toplevel.cpp:151]   --->   Operation 878 'load' 'open_set_heap_x_V_load_23' <Predicate = (!icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_65 : Operation 879 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_23, i4 %moves_node_x_V_addr_4" [assessment/toplevel.cpp:151]   --->   Operation 879 'store' 'store_ln151' <Predicate = (!icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_65 : Operation 880 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_23 = load i12 %open_set_heap_y_V_addr_22" [assessment/toplevel.cpp:152]   --->   Operation 880 'load' 'open_set_heap_y_V_load_23' <Predicate = (!icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_65 : Operation 881 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.5_ifconv"   --->   Operation 881 'br' 'br_ln0' <Predicate = (!icmp_ln878_27)> <Delay = 1.58>
ST_65 : Operation 882 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_4 = load i12 %open_set_heap_g_score_V_addr_21" [assessment/toplevel.cpp:150]   --->   Operation 882 'load' 'open_set_heap_g_score_V_load_4' <Predicate = (icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_65 : Operation 883 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_4, i4 %moves_node_g_score_V_addr_4" [assessment/toplevel.cpp:150]   --->   Operation 883 'store' 'store_ln150' <Predicate = (icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_65 : Operation 884 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_22 = load i12 %open_set_heap_x_V_addr_21" [assessment/toplevel.cpp:151]   --->   Operation 884 'load' 'open_set_heap_x_V_load_22' <Predicate = (icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_65 : Operation 885 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_22, i4 %moves_node_x_V_addr_4" [assessment/toplevel.cpp:151]   --->   Operation 885 'store' 'store_ln151' <Predicate = (icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_65 : Operation 886 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_22 = load i12 %open_set_heap_y_V_addr_21" [assessment/toplevel.cpp:152]   --->   Operation 886 'load' 'open_set_heap_y_V_load_22' <Predicate = (icmp_ln878_27)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_65 : Operation 887 [1/1] (1.58ns)   --->   "%br_ln196 = br void %.preheader.5_ifconv" [assessment/toplevel.cpp:196]   --->   Operation 887 'br' 'br_ln196' <Predicate = (icmp_ln878_27)> <Delay = 1.58>
ST_65 : Operation 888 [1/1] (0.00ns)   --->   "%current_3_4 = phi i8 %zext_ln177_5, void, i8 %add_ln177_3, void" [assessment/toplevel.cpp:177]   --->   Operation 888 'phi' 'current_3_4' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 889 [1/1] (2.32ns)   --->   "%store_ln193 = store i12 %zext_ln152_3, i4 %moves_target_addr_4" [assessment/toplevel.cpp:193]   --->   Operation 889 'store' 'store_ln193' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_65 : Operation 890 [1/1] (0.00ns)   --->   "%shl_ln176_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %current_3_4, i1 0" [assessment/toplevel.cpp:176]   --->   Operation 890 'bitconcatenate' 'shl_ln176_4' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 891 [1/1] (0.00ns)   --->   "%or_ln176_4 = or i9 %shl_ln176_4, i9 1" [assessment/toplevel.cpp:176]   --->   Operation 891 'or' 'or_ln176_4' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 892 [1/1] (1.82ns)   --->   "%add_ln177_4 = add i9 %shl_ln176_4, i9 2" [assessment/toplevel.cpp:177]   --->   Operation 892 'add' 'add_ln177_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln181_4 = zext i9 %or_ln176_4" [assessment/toplevel.cpp:181]   --->   Operation 893 'zext' 'zext_ln181_4' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 894 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_23 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln181_4" [assessment/toplevel.cpp:181]   --->   Operation 894 'getelementptr' 'open_set_heap_f_score_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 895 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_15 = load i12 %open_set_heap_f_score_V_addr_23" [assessment/toplevel.cpp:181]   --->   Operation 895 'load' 'open_set_heap_f_score_V_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 66 <SV = 61> <Delay = 2.32>
ST_66 : Operation 896 [1/1] (0.00ns)   --->   "%storemerge3_4 = phi i9 %open_set_heap_y_V_load_22, void, i9 %open_set_heap_y_V_load_23, void" [assessment/toplevel.cpp:152]   --->   Operation 896 'phi' 'storemerge3_4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 897 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %storemerge3_4, i4 %moves_node_y_V_addr_4" [assessment/toplevel.cpp:152]   --->   Operation 897 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_66 : Operation 898 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_15 = load i12 %open_set_heap_f_score_V_addr_23" [assessment/toplevel.cpp:181]   --->   Operation 898 'load' 'open_set_heap_f_score_V_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_66 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln182_4 = zext i9 %add_ln177_4" [assessment/toplevel.cpp:182]   --->   Operation 899 'zext' 'zext_ln182_4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 900 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_24 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln182_4" [assessment/toplevel.cpp:182]   --->   Operation 900 'getelementptr' 'open_set_heap_f_score_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 901 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_16 = load i12 %open_set_heap_f_score_V_addr_24" [assessment/toplevel.cpp:182]   --->   Operation 901 'load' 'open_set_heap_f_score_V_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 67 <SV = 62> <Delay = 2.42>
ST_67 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln177_6 = zext i9 %or_ln176_4" [assessment/toplevel.cpp:177]   --->   Operation 902 'zext' 'zext_ln177_6' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 903 [1/1] (0.00ns)   --->   "%zext_ln181_19 = zext i9 %add_ln177_4" [assessment/toplevel.cpp:181]   --->   Operation 903 'zext' 'zext_ln181_19' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 904 [1/1] (2.42ns)   --->   "%icmp_ln181_4 = icmp_ult  i16 %zext_ln177_6, i16 %index" [assessment/toplevel.cpp:181]   --->   Operation 904 'icmp' 'icmp_ln181_4' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 905 [1/1] (2.42ns)   --->   "%icmp_ln182_5 = icmp_ult  i16 %zext_ln181_19, i16 %index" [assessment/toplevel.cpp:182]   --->   Operation 905 'icmp' 'icmp_ln182_5' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 906 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_16 = load i12 %open_set_heap_f_score_V_addr_24" [assessment/toplevel.cpp:182]   --->   Operation 906 'load' 'open_set_heap_f_score_V_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 68 <SV = 63> <Delay = 6.30>
ST_68 : Operation 907 [1/1] (0.00ns)   --->   "%zext_ln152_4 = zext i8 %current_3_4" [assessment/toplevel.cpp:152]   --->   Operation 907 'zext' 'zext_ln152_4' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 908 [1/1] (0.69ns)   --->   "%select_ln181_4 = select i1 %icmp_ln181_4, i11 %open_set_heap_f_score_V_load_15, i11 2047" [assessment/toplevel.cpp:181]   --->   Operation 908 'select' 'select_ln181_4' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 909 [1/1] (0.69ns)   --->   "%select_ln182_5 = select i1 %icmp_ln182_5, i11 %open_set_heap_f_score_V_load_16, i11 2047" [assessment/toplevel.cpp:182]   --->   Operation 909 'select' 'select_ln182_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 910 [1/1] (1.88ns)   --->   "%icmp_ln878_28 = icmp_ult  i11 %node_f_score_V, i11 %select_ln181_4"   --->   Operation 910 'icmp' 'icmp_ln878_28' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 911 [1/1] (1.88ns)   --->   "%icmp_ln878_29 = icmp_ult  i11 %node_f_score_V, i11 %select_ln182_5"   --->   Operation 911 'icmp' 'icmp_ln878_29' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 912 [1/1] (0.97ns)   --->   "%and_ln185_5 = and i1 %icmp_ln878_28, i1 %icmp_ln878_29" [assessment/toplevel.cpp:185]   --->   Operation 912 'and' 'and_ln185_5' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 913 [1/1] (2.75ns)   --->   "%br_ln185 = br i1 %and_ln185_5, void, void %.loopexit" [assessment/toplevel.cpp:185]   --->   Operation 913 'br' 'br_ln185' <Predicate = true> <Delay = 2.75>
ST_68 : Operation 914 [1/1] (1.88ns)   --->   "%icmp_ln878_30 = icmp_ult  i11 %select_ln181_4, i11 %select_ln182_5"   --->   Operation 914 'icmp' 'icmp_ln878_30' <Predicate = (!and_ln185_5)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 915 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln878_30, void, void" [assessment/toplevel.cpp:190]   --->   Operation 915 'br' 'br_ln190' <Predicate = (!and_ln185_5)> <Delay = 0.00>
ST_68 : Operation 916 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_16, i4 %moves_node_f_score_V_addr_5" [assessment/toplevel.cpp:149]   --->   Operation 916 'store' 'store_ln149' <Predicate = (!and_ln185_5 & !icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_68 : Operation 917 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_24 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln182_4" [assessment/toplevel.cpp:150]   --->   Operation 917 'getelementptr' 'open_set_heap_g_score_V_addr_24' <Predicate = (!and_ln185_5 & !icmp_ln878_30)> <Delay = 0.00>
ST_68 : Operation 918 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_21 = load i12 %open_set_heap_g_score_V_addr_24" [assessment/toplevel.cpp:150]   --->   Operation 918 'load' 'open_set_heap_g_score_V_load_21' <Predicate = (!and_ln185_5 & !icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_68 : Operation 919 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_24 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln182_4" [assessment/toplevel.cpp:151]   --->   Operation 919 'getelementptr' 'open_set_heap_x_V_addr_24' <Predicate = (!and_ln185_5 & !icmp_ln878_30)> <Delay = 0.00>
ST_68 : Operation 920 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_25 = load i12 %open_set_heap_x_V_addr_24" [assessment/toplevel.cpp:151]   --->   Operation 920 'load' 'open_set_heap_x_V_load_25' <Predicate = (!and_ln185_5 & !icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_68 : Operation 921 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_24 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln182_4" [assessment/toplevel.cpp:152]   --->   Operation 921 'getelementptr' 'open_set_heap_y_V_addr_24' <Predicate = (!and_ln185_5 & !icmp_ln878_30)> <Delay = 0.00>
ST_68 : Operation 922 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_25 = load i12 %open_set_heap_y_V_addr_24" [assessment/toplevel.cpp:152]   --->   Operation 922 'load' 'open_set_heap_y_V_load_25' <Predicate = (!and_ln185_5 & !icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_68 : Operation 923 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_15, i4 %moves_node_f_score_V_addr_5" [assessment/toplevel.cpp:149]   --->   Operation 923 'store' 'store_ln149' <Predicate = (!and_ln185_5 & icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_68 : Operation 924 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_23 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln181_4" [assessment/toplevel.cpp:150]   --->   Operation 924 'getelementptr' 'open_set_heap_g_score_V_addr_23' <Predicate = (!and_ln185_5 & icmp_ln878_30)> <Delay = 0.00>
ST_68 : Operation 925 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_5 = load i12 %open_set_heap_g_score_V_addr_23" [assessment/toplevel.cpp:150]   --->   Operation 925 'load' 'open_set_heap_g_score_V_load_5' <Predicate = (!and_ln185_5 & icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_68 : Operation 926 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_23 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln181_4" [assessment/toplevel.cpp:151]   --->   Operation 926 'getelementptr' 'open_set_heap_x_V_addr_23' <Predicate = (!and_ln185_5 & icmp_ln878_30)> <Delay = 0.00>
ST_68 : Operation 927 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_24 = load i12 %open_set_heap_x_V_addr_23" [assessment/toplevel.cpp:151]   --->   Operation 927 'load' 'open_set_heap_x_V_load_24' <Predicate = (!and_ln185_5 & icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_68 : Operation 928 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_23 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln181_4" [assessment/toplevel.cpp:152]   --->   Operation 928 'getelementptr' 'open_set_heap_y_V_addr_23' <Predicate = (!and_ln185_5 & icmp_ln878_30)> <Delay = 0.00>
ST_68 : Operation 929 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_24 = load i12 %open_set_heap_y_V_addr_23" [assessment/toplevel.cpp:152]   --->   Operation 929 'load' 'open_set_heap_y_V_load_24' <Predicate = (!and_ln185_5 & icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>

State 69 <SV = 64> <Delay = 4.64>
ST_69 : Operation 930 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_21 = load i12 %open_set_heap_g_score_V_addr_24" [assessment/toplevel.cpp:150]   --->   Operation 930 'load' 'open_set_heap_g_score_V_load_21' <Predicate = (!icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_69 : Operation 931 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_21, i4 %moves_node_g_score_V_addr_5" [assessment/toplevel.cpp:150]   --->   Operation 931 'store' 'store_ln150' <Predicate = (!icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_69 : Operation 932 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_25 = load i12 %open_set_heap_x_V_addr_24" [assessment/toplevel.cpp:151]   --->   Operation 932 'load' 'open_set_heap_x_V_load_25' <Predicate = (!icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_69 : Operation 933 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_25, i4 %moves_node_x_V_addr_5" [assessment/toplevel.cpp:151]   --->   Operation 933 'store' 'store_ln151' <Predicate = (!icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_69 : Operation 934 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_25 = load i12 %open_set_heap_y_V_addr_24" [assessment/toplevel.cpp:152]   --->   Operation 934 'load' 'open_set_heap_y_V_load_25' <Predicate = (!icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_69 : Operation 935 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.6_ifconv"   --->   Operation 935 'br' 'br_ln0' <Predicate = (!icmp_ln878_30)> <Delay = 1.58>
ST_69 : Operation 936 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_5 = load i12 %open_set_heap_g_score_V_addr_23" [assessment/toplevel.cpp:150]   --->   Operation 936 'load' 'open_set_heap_g_score_V_load_5' <Predicate = (icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_69 : Operation 937 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_5, i4 %moves_node_g_score_V_addr_5" [assessment/toplevel.cpp:150]   --->   Operation 937 'store' 'store_ln150' <Predicate = (icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_69 : Operation 938 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_24 = load i12 %open_set_heap_x_V_addr_23" [assessment/toplevel.cpp:151]   --->   Operation 938 'load' 'open_set_heap_x_V_load_24' <Predicate = (icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_69 : Operation 939 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_24, i4 %moves_node_x_V_addr_5" [assessment/toplevel.cpp:151]   --->   Operation 939 'store' 'store_ln151' <Predicate = (icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_69 : Operation 940 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_24 = load i12 %open_set_heap_y_V_addr_23" [assessment/toplevel.cpp:152]   --->   Operation 940 'load' 'open_set_heap_y_V_load_24' <Predicate = (icmp_ln878_30)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_69 : Operation 941 [1/1] (1.58ns)   --->   "%br_ln196 = br void %.preheader.6_ifconv" [assessment/toplevel.cpp:196]   --->   Operation 941 'br' 'br_ln196' <Predicate = (icmp_ln878_30)> <Delay = 1.58>
ST_69 : Operation 942 [1/1] (0.00ns)   --->   "%current_3_5 = phi i9 %or_ln176_4, void, i9 %add_ln177_4, void" [assessment/toplevel.cpp:176]   --->   Operation 942 'phi' 'current_3_5' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 943 [1/1] (2.32ns)   --->   "%store_ln193 = store i12 %zext_ln152_4, i4 %moves_target_addr_5" [assessment/toplevel.cpp:193]   --->   Operation 943 'store' 'store_ln193' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_69 : Operation 944 [1/1] (0.00ns)   --->   "%shl_ln176_5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %current_3_5, i1 0" [assessment/toplevel.cpp:176]   --->   Operation 944 'bitconcatenate' 'shl_ln176_5' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 945 [1/1] (0.00ns)   --->   "%or_ln176_5 = or i10 %shl_ln176_5, i10 1" [assessment/toplevel.cpp:176]   --->   Operation 945 'or' 'or_ln176_5' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 946 [1/1] (0.00ns)   --->   "%zext_ln181_5 = zext i10 %or_ln176_5" [assessment/toplevel.cpp:181]   --->   Operation 946 'zext' 'zext_ln181_5' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 947 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_25 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln181_5" [assessment/toplevel.cpp:181]   --->   Operation 947 'getelementptr' 'open_set_heap_f_score_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 948 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_17 = load i12 %open_set_heap_f_score_V_addr_25" [assessment/toplevel.cpp:181]   --->   Operation 948 'load' 'open_set_heap_f_score_V_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 70 <SV = 65> <Delay = 4.05>
ST_70 : Operation 949 [1/1] (0.00ns)   --->   "%storemerge3_5 = phi i9 %open_set_heap_y_V_load_24, void, i9 %open_set_heap_y_V_load_25, void" [assessment/toplevel.cpp:152]   --->   Operation 949 'phi' 'storemerge3_5' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 950 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %storemerge3_5, i4 %moves_node_y_V_addr_5" [assessment/toplevel.cpp:152]   --->   Operation 950 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_70 : Operation 951 [1/1] (0.00ns)   --->   "%zext_ln176_2 = zext i10 %shl_ln176_5" [assessment/toplevel.cpp:176]   --->   Operation 951 'zext' 'zext_ln176_2' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 952 [1/1] (1.73ns)   --->   "%add_ln177_5 = add i11 %zext_ln176_2, i11 2" [assessment/toplevel.cpp:177]   --->   Operation 952 'add' 'add_ln177_5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 953 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_17 = load i12 %open_set_heap_f_score_V_addr_25" [assessment/toplevel.cpp:181]   --->   Operation 953 'load' 'open_set_heap_f_score_V_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_70 : Operation 954 [1/1] (0.00ns)   --->   "%zext_ln182_5 = zext i11 %add_ln177_5" [assessment/toplevel.cpp:182]   --->   Operation 954 'zext' 'zext_ln182_5' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 955 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_26 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln182_5" [assessment/toplevel.cpp:182]   --->   Operation 955 'getelementptr' 'open_set_heap_f_score_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 956 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_18 = load i12 %open_set_heap_f_score_V_addr_26" [assessment/toplevel.cpp:182]   --->   Operation 956 'load' 'open_set_heap_f_score_V_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 71 <SV = 66> <Delay = 2.42>
ST_71 : Operation 957 [1/1] (0.00ns)   --->   "%zext_ln177_7 = zext i10 %or_ln176_5" [assessment/toplevel.cpp:177]   --->   Operation 957 'zext' 'zext_ln177_7' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 958 [1/1] (0.00ns)   --->   "%zext_ln181_20 = zext i11 %add_ln177_5" [assessment/toplevel.cpp:181]   --->   Operation 958 'zext' 'zext_ln181_20' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 959 [1/1] (2.42ns)   --->   "%icmp_ln181_5 = icmp_ult  i16 %zext_ln177_7, i16 %index" [assessment/toplevel.cpp:181]   --->   Operation 959 'icmp' 'icmp_ln181_5' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 960 [1/1] (2.42ns)   --->   "%icmp_ln182_6 = icmp_ult  i16 %zext_ln181_20, i16 %index" [assessment/toplevel.cpp:182]   --->   Operation 960 'icmp' 'icmp_ln182_6' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 961 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_18 = load i12 %open_set_heap_f_score_V_addr_26" [assessment/toplevel.cpp:182]   --->   Operation 961 'load' 'open_set_heap_f_score_V_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 72 <SV = 67> <Delay = 6.30>
ST_72 : Operation 962 [1/1] (0.00ns)   --->   "%zext_ln152_5 = zext i9 %current_3_5" [assessment/toplevel.cpp:152]   --->   Operation 962 'zext' 'zext_ln152_5' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 963 [1/1] (0.00ns)   --->   "%zext_ln177_8 = zext i10 %or_ln176_5" [assessment/toplevel.cpp:177]   --->   Operation 963 'zext' 'zext_ln177_8' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 964 [1/1] (0.69ns)   --->   "%select_ln181_5 = select i1 %icmp_ln181_5, i11 %open_set_heap_f_score_V_load_17, i11 2047" [assessment/toplevel.cpp:181]   --->   Operation 964 'select' 'select_ln181_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 965 [1/1] (0.69ns)   --->   "%select_ln182_6 = select i1 %icmp_ln182_6, i11 %open_set_heap_f_score_V_load_18, i11 2047" [assessment/toplevel.cpp:182]   --->   Operation 965 'select' 'select_ln182_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 966 [1/1] (1.88ns)   --->   "%icmp_ln878_31 = icmp_ult  i11 %node_f_score_V, i11 %select_ln181_5"   --->   Operation 966 'icmp' 'icmp_ln878_31' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 967 [1/1] (1.88ns)   --->   "%icmp_ln878_32 = icmp_ult  i11 %node_f_score_V, i11 %select_ln182_6"   --->   Operation 967 'icmp' 'icmp_ln878_32' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 968 [1/1] (0.97ns)   --->   "%and_ln185_6 = and i1 %icmp_ln878_31, i1 %icmp_ln878_32" [assessment/toplevel.cpp:185]   --->   Operation 968 'and' 'and_ln185_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 969 [1/1] (2.75ns)   --->   "%br_ln185 = br i1 %and_ln185_6, void, void %.loopexit" [assessment/toplevel.cpp:185]   --->   Operation 969 'br' 'br_ln185' <Predicate = true> <Delay = 2.75>
ST_72 : Operation 970 [1/1] (1.88ns)   --->   "%icmp_ln878_33 = icmp_ult  i11 %select_ln181_5, i11 %select_ln182_6"   --->   Operation 970 'icmp' 'icmp_ln878_33' <Predicate = (!and_ln185_6)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 971 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln878_33, void, void" [assessment/toplevel.cpp:190]   --->   Operation 971 'br' 'br_ln190' <Predicate = (!and_ln185_6)> <Delay = 0.00>
ST_72 : Operation 972 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_18, i4 %moves_node_f_score_V_addr_6" [assessment/toplevel.cpp:149]   --->   Operation 972 'store' 'store_ln149' <Predicate = (!and_ln185_6 & !icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_72 : Operation 973 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_26 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln182_5" [assessment/toplevel.cpp:150]   --->   Operation 973 'getelementptr' 'open_set_heap_g_score_V_addr_26' <Predicate = (!and_ln185_6 & !icmp_ln878_33)> <Delay = 0.00>
ST_72 : Operation 974 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_22 = load i12 %open_set_heap_g_score_V_addr_26" [assessment/toplevel.cpp:150]   --->   Operation 974 'load' 'open_set_heap_g_score_V_load_22' <Predicate = (!and_ln185_6 & !icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_72 : Operation 975 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_26 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln182_5" [assessment/toplevel.cpp:151]   --->   Operation 975 'getelementptr' 'open_set_heap_x_V_addr_26' <Predicate = (!and_ln185_6 & !icmp_ln878_33)> <Delay = 0.00>
ST_72 : Operation 976 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_26 = load i12 %open_set_heap_x_V_addr_26" [assessment/toplevel.cpp:151]   --->   Operation 976 'load' 'open_set_heap_x_V_load_26' <Predicate = (!and_ln185_6 & !icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_72 : Operation 977 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_26 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln182_5" [assessment/toplevel.cpp:152]   --->   Operation 977 'getelementptr' 'open_set_heap_y_V_addr_26' <Predicate = (!and_ln185_6 & !icmp_ln878_33)> <Delay = 0.00>
ST_72 : Operation 978 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_26 = load i12 %open_set_heap_y_V_addr_26" [assessment/toplevel.cpp:152]   --->   Operation 978 'load' 'open_set_heap_y_V_load_26' <Predicate = (!and_ln185_6 & !icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_72 : Operation 979 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_17, i4 %moves_node_f_score_V_addr_6" [assessment/toplevel.cpp:149]   --->   Operation 979 'store' 'store_ln149' <Predicate = (!and_ln185_6 & icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_72 : Operation 980 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_25 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln181_5" [assessment/toplevel.cpp:150]   --->   Operation 980 'getelementptr' 'open_set_heap_g_score_V_addr_25' <Predicate = (!and_ln185_6 & icmp_ln878_33)> <Delay = 0.00>
ST_72 : Operation 981 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_6 = load i12 %open_set_heap_g_score_V_addr_25" [assessment/toplevel.cpp:150]   --->   Operation 981 'load' 'open_set_heap_g_score_V_load_6' <Predicate = (!and_ln185_6 & icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_72 : Operation 982 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_25 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln181_5" [assessment/toplevel.cpp:151]   --->   Operation 982 'getelementptr' 'open_set_heap_x_V_addr_25' <Predicate = (!and_ln185_6 & icmp_ln878_33)> <Delay = 0.00>
ST_72 : Operation 983 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_6 = load i12 %open_set_heap_x_V_addr_25" [assessment/toplevel.cpp:151]   --->   Operation 983 'load' 'open_set_heap_x_V_load_6' <Predicate = (!and_ln185_6 & icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_72 : Operation 984 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_25 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln181_5" [assessment/toplevel.cpp:152]   --->   Operation 984 'getelementptr' 'open_set_heap_y_V_addr_25' <Predicate = (!and_ln185_6 & icmp_ln878_33)> <Delay = 0.00>
ST_72 : Operation 985 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_6 = load i12 %open_set_heap_y_V_addr_25" [assessment/toplevel.cpp:152]   --->   Operation 985 'load' 'open_set_heap_y_V_load_6' <Predicate = (!and_ln185_6 & icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>

State 73 <SV = 68> <Delay = 4.64>
ST_73 : Operation 986 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_22 = load i12 %open_set_heap_g_score_V_addr_26" [assessment/toplevel.cpp:150]   --->   Operation 986 'load' 'open_set_heap_g_score_V_load_22' <Predicate = (!icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_73 : Operation 987 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_22, i4 %moves_node_g_score_V_addr_6" [assessment/toplevel.cpp:150]   --->   Operation 987 'store' 'store_ln150' <Predicate = (!icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_73 : Operation 988 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_26 = load i12 %open_set_heap_x_V_addr_26" [assessment/toplevel.cpp:151]   --->   Operation 988 'load' 'open_set_heap_x_V_load_26' <Predicate = (!icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_73 : Operation 989 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_26, i4 %moves_node_x_V_addr_6" [assessment/toplevel.cpp:151]   --->   Operation 989 'store' 'store_ln151' <Predicate = (!icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_73 : Operation 990 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_26 = load i12 %open_set_heap_y_V_addr_26" [assessment/toplevel.cpp:152]   --->   Operation 990 'load' 'open_set_heap_y_V_load_26' <Predicate = (!icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_73 : Operation 991 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.7_ifconv"   --->   Operation 991 'br' 'br_ln0' <Predicate = (!icmp_ln878_33)> <Delay = 1.58>
ST_73 : Operation 992 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_6 = load i12 %open_set_heap_g_score_V_addr_25" [assessment/toplevel.cpp:150]   --->   Operation 992 'load' 'open_set_heap_g_score_V_load_6' <Predicate = (icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_73 : Operation 993 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_6, i4 %moves_node_g_score_V_addr_6" [assessment/toplevel.cpp:150]   --->   Operation 993 'store' 'store_ln150' <Predicate = (icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_73 : Operation 994 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_6 = load i12 %open_set_heap_x_V_addr_25" [assessment/toplevel.cpp:151]   --->   Operation 994 'load' 'open_set_heap_x_V_load_6' <Predicate = (icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_73 : Operation 995 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_6, i4 %moves_node_x_V_addr_6" [assessment/toplevel.cpp:151]   --->   Operation 995 'store' 'store_ln151' <Predicate = (icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_73 : Operation 996 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_6 = load i12 %open_set_heap_y_V_addr_25" [assessment/toplevel.cpp:152]   --->   Operation 996 'load' 'open_set_heap_y_V_load_6' <Predicate = (icmp_ln878_33)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_73 : Operation 997 [1/1] (1.58ns)   --->   "%br_ln196 = br void %.preheader.7_ifconv" [assessment/toplevel.cpp:196]   --->   Operation 997 'br' 'br_ln196' <Predicate = (icmp_ln878_33)> <Delay = 1.58>
ST_73 : Operation 998 [1/1] (0.00ns)   --->   "%current_3_6 = phi i11 %zext_ln177_8, void, i11 %add_ln177_5, void" [assessment/toplevel.cpp:177]   --->   Operation 998 'phi' 'current_3_6' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 999 [1/1] (2.32ns)   --->   "%store_ln193 = store i12 %zext_ln152_5, i4 %moves_target_addr_6" [assessment/toplevel.cpp:193]   --->   Operation 999 'store' 'store_ln193' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_73 : Operation 1000 [1/1] (0.00ns)   --->   "%shl_ln176_6 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %current_3_6, i1 0" [assessment/toplevel.cpp:176]   --->   Operation 1000 'bitconcatenate' 'shl_ln176_6' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1001 [1/1] (0.00ns)   --->   "%or_ln176_6 = or i12 %shl_ln176_6, i12 1" [assessment/toplevel.cpp:176]   --->   Operation 1001 'or' 'or_ln176_6' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1002 [1/1] (1.54ns)   --->   "%add_ln177_6 = add i12 %shl_ln176_6, i12 2" [assessment/toplevel.cpp:177]   --->   Operation 1002 'add' 'add_ln177_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln181_6 = zext i12 %or_ln176_6" [assessment/toplevel.cpp:181]   --->   Operation 1003 'zext' 'zext_ln181_6' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1004 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_27 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln181_6" [assessment/toplevel.cpp:181]   --->   Operation 1004 'getelementptr' 'open_set_heap_f_score_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1005 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_19 = load i12 %open_set_heap_f_score_V_addr_27" [assessment/toplevel.cpp:181]   --->   Operation 1005 'load' 'open_set_heap_f_score_V_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 74 <SV = 69> <Delay = 2.32>
ST_74 : Operation 1006 [1/1] (0.00ns)   --->   "%storemerge3_6 = phi i9 %open_set_heap_y_V_load_6, void, i9 %open_set_heap_y_V_load_26, void" [assessment/toplevel.cpp:152]   --->   Operation 1006 'phi' 'storemerge3_6' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1007 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %storemerge3_6, i4 %moves_node_y_V_addr_6" [assessment/toplevel.cpp:152]   --->   Operation 1007 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_74 : Operation 1008 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_19 = load i12 %open_set_heap_f_score_V_addr_27" [assessment/toplevel.cpp:181]   --->   Operation 1008 'load' 'open_set_heap_f_score_V_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_74 : Operation 1009 [1/1] (0.00ns)   --->   "%zext_ln182_6 = zext i12 %add_ln177_6" [assessment/toplevel.cpp:182]   --->   Operation 1009 'zext' 'zext_ln182_6' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1010 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_28 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln182_6" [assessment/toplevel.cpp:182]   --->   Operation 1010 'getelementptr' 'open_set_heap_f_score_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1011 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_20 = load i12 %open_set_heap_f_score_V_addr_28" [assessment/toplevel.cpp:182]   --->   Operation 1011 'load' 'open_set_heap_f_score_V_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 75 <SV = 70> <Delay = 2.42>
ST_75 : Operation 1012 [1/1] (0.00ns)   --->   "%zext_ln177_9 = zext i12 %or_ln176_6" [assessment/toplevel.cpp:177]   --->   Operation 1012 'zext' 'zext_ln177_9' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1013 [1/1] (0.00ns)   --->   "%zext_ln181_21 = zext i12 %add_ln177_6" [assessment/toplevel.cpp:181]   --->   Operation 1013 'zext' 'zext_ln181_21' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1014 [1/1] (2.42ns)   --->   "%icmp_ln181_6 = icmp_ult  i16 %zext_ln177_9, i16 %index" [assessment/toplevel.cpp:181]   --->   Operation 1014 'icmp' 'icmp_ln181_6' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1015 [1/1] (2.42ns)   --->   "%icmp_ln182_7 = icmp_ult  i16 %zext_ln181_21, i16 %index" [assessment/toplevel.cpp:182]   --->   Operation 1015 'icmp' 'icmp_ln182_7' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 1016 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_20 = load i12 %open_set_heap_f_score_V_addr_28" [assessment/toplevel.cpp:182]   --->   Operation 1016 'load' 'open_set_heap_f_score_V_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 76 <SV = 71> <Delay = 6.30>
ST_76 : Operation 1017 [1/1] (0.00ns)   --->   "%zext_ln152_6 = zext i11 %current_3_6" [assessment/toplevel.cpp:152]   --->   Operation 1017 'zext' 'zext_ln152_6' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1018 [1/1] (0.69ns)   --->   "%select_ln181_6 = select i1 %icmp_ln181_6, i11 %open_set_heap_f_score_V_load_19, i11 2047" [assessment/toplevel.cpp:181]   --->   Operation 1018 'select' 'select_ln181_6' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 1019 [1/1] (0.69ns)   --->   "%select_ln182_7 = select i1 %icmp_ln182_7, i11 %open_set_heap_f_score_V_load_20, i11 2047" [assessment/toplevel.cpp:182]   --->   Operation 1019 'select' 'select_ln182_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 1020 [1/1] (1.88ns)   --->   "%icmp_ln878_7 = icmp_ult  i11 %node_f_score_V, i11 %select_ln181_6"   --->   Operation 1020 'icmp' 'icmp_ln878_7' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1021 [1/1] (1.88ns)   --->   "%icmp_ln878_34 = icmp_ult  i11 %node_f_score_V, i11 %select_ln182_7"   --->   Operation 1021 'icmp' 'icmp_ln878_34' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1022 [1/1] (0.97ns)   --->   "%and_ln185_7 = and i1 %icmp_ln878_7, i1 %icmp_ln878_34" [assessment/toplevel.cpp:185]   --->   Operation 1022 'and' 'and_ln185_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1023 [1/1] (2.75ns)   --->   "%br_ln185 = br i1 %and_ln185_7, void, void %.loopexit" [assessment/toplevel.cpp:185]   --->   Operation 1023 'br' 'br_ln185' <Predicate = true> <Delay = 2.75>
ST_76 : Operation 1024 [1/1] (1.88ns)   --->   "%icmp_ln878_35 = icmp_ult  i11 %select_ln181_6, i11 %select_ln182_7"   --->   Operation 1024 'icmp' 'icmp_ln878_35' <Predicate = (!and_ln185_7)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 1025 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln878_35, void, void" [assessment/toplevel.cpp:190]   --->   Operation 1025 'br' 'br_ln190' <Predicate = (!and_ln185_7)> <Delay = 0.00>
ST_76 : Operation 1026 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_20, i4 %moves_node_f_score_V_addr_7" [assessment/toplevel.cpp:149]   --->   Operation 1026 'store' 'store_ln149' <Predicate = (!and_ln185_7 & !icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_76 : Operation 1027 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_28 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln182_6" [assessment/toplevel.cpp:150]   --->   Operation 1027 'getelementptr' 'open_set_heap_g_score_V_addr_28' <Predicate = (!and_ln185_7 & !icmp_ln878_35)> <Delay = 0.00>
ST_76 : Operation 1028 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_23 = load i12 %open_set_heap_g_score_V_addr_28" [assessment/toplevel.cpp:150]   --->   Operation 1028 'load' 'open_set_heap_g_score_V_load_23' <Predicate = (!and_ln185_7 & !icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_76 : Operation 1029 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_28 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln182_6" [assessment/toplevel.cpp:151]   --->   Operation 1029 'getelementptr' 'open_set_heap_x_V_addr_28' <Predicate = (!and_ln185_7 & !icmp_ln878_35)> <Delay = 0.00>
ST_76 : Operation 1030 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_27 = load i12 %open_set_heap_x_V_addr_28" [assessment/toplevel.cpp:151]   --->   Operation 1030 'load' 'open_set_heap_x_V_load_27' <Predicate = (!and_ln185_7 & !icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_76 : Operation 1031 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_28 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln182_6" [assessment/toplevel.cpp:152]   --->   Operation 1031 'getelementptr' 'open_set_heap_y_V_addr_28' <Predicate = (!and_ln185_7 & !icmp_ln878_35)> <Delay = 0.00>
ST_76 : Operation 1032 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_27 = load i12 %open_set_heap_y_V_addr_28" [assessment/toplevel.cpp:152]   --->   Operation 1032 'load' 'open_set_heap_y_V_load_27' <Predicate = (!and_ln185_7 & !icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_76 : Operation 1033 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_19, i4 %moves_node_f_score_V_addr_7" [assessment/toplevel.cpp:149]   --->   Operation 1033 'store' 'store_ln149' <Predicate = (!and_ln185_7 & icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_76 : Operation 1034 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_27 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln181_6" [assessment/toplevel.cpp:150]   --->   Operation 1034 'getelementptr' 'open_set_heap_g_score_V_addr_27' <Predicate = (!and_ln185_7 & icmp_ln878_35)> <Delay = 0.00>
ST_76 : Operation 1035 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_7 = load i12 %open_set_heap_g_score_V_addr_27" [assessment/toplevel.cpp:150]   --->   Operation 1035 'load' 'open_set_heap_g_score_V_load_7' <Predicate = (!and_ln185_7 & icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_76 : Operation 1036 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_27 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln181_6" [assessment/toplevel.cpp:151]   --->   Operation 1036 'getelementptr' 'open_set_heap_x_V_addr_27' <Predicate = (!and_ln185_7 & icmp_ln878_35)> <Delay = 0.00>
ST_76 : Operation 1037 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_7 = load i12 %open_set_heap_x_V_addr_27" [assessment/toplevel.cpp:151]   --->   Operation 1037 'load' 'open_set_heap_x_V_load_7' <Predicate = (!and_ln185_7 & icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_76 : Operation 1038 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_27 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln181_6" [assessment/toplevel.cpp:152]   --->   Operation 1038 'getelementptr' 'open_set_heap_y_V_addr_27' <Predicate = (!and_ln185_7 & icmp_ln878_35)> <Delay = 0.00>
ST_76 : Operation 1039 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_7 = load i12 %open_set_heap_y_V_addr_27" [assessment/toplevel.cpp:152]   --->   Operation 1039 'load' 'open_set_heap_y_V_load_7' <Predicate = (!and_ln185_7 & icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>

State 77 <SV = 72> <Delay = 4.64>
ST_77 : Operation 1040 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_23 = load i12 %open_set_heap_g_score_V_addr_28" [assessment/toplevel.cpp:150]   --->   Operation 1040 'load' 'open_set_heap_g_score_V_load_23' <Predicate = (!icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_77 : Operation 1041 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_23, i4 %moves_node_g_score_V_addr_7" [assessment/toplevel.cpp:150]   --->   Operation 1041 'store' 'store_ln150' <Predicate = (!icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_77 : Operation 1042 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_27 = load i12 %open_set_heap_x_V_addr_28" [assessment/toplevel.cpp:151]   --->   Operation 1042 'load' 'open_set_heap_x_V_load_27' <Predicate = (!icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_77 : Operation 1043 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_27, i4 %moves_node_x_V_addr_7" [assessment/toplevel.cpp:151]   --->   Operation 1043 'store' 'store_ln151' <Predicate = (!icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_77 : Operation 1044 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_27 = load i12 %open_set_heap_y_V_addr_28" [assessment/toplevel.cpp:152]   --->   Operation 1044 'load' 'open_set_heap_y_V_load_27' <Predicate = (!icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_77 : Operation 1045 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.8_ifconv"   --->   Operation 1045 'br' 'br_ln0' <Predicate = (!icmp_ln878_35)> <Delay = 1.58>
ST_77 : Operation 1046 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_7 = load i12 %open_set_heap_g_score_V_addr_27" [assessment/toplevel.cpp:150]   --->   Operation 1046 'load' 'open_set_heap_g_score_V_load_7' <Predicate = (icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_77 : Operation 1047 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_7, i4 %moves_node_g_score_V_addr_7" [assessment/toplevel.cpp:150]   --->   Operation 1047 'store' 'store_ln150' <Predicate = (icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_77 : Operation 1048 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_7 = load i12 %open_set_heap_x_V_addr_27" [assessment/toplevel.cpp:151]   --->   Operation 1048 'load' 'open_set_heap_x_V_load_7' <Predicate = (icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_77 : Operation 1049 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_7, i4 %moves_node_x_V_addr_7" [assessment/toplevel.cpp:151]   --->   Operation 1049 'store' 'store_ln151' <Predicate = (icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_77 : Operation 1050 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_7 = load i12 %open_set_heap_y_V_addr_27" [assessment/toplevel.cpp:152]   --->   Operation 1050 'load' 'open_set_heap_y_V_load_7' <Predicate = (icmp_ln878_35)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_77 : Operation 1051 [1/1] (1.58ns)   --->   "%br_ln196 = br void %.preheader.8_ifconv" [assessment/toplevel.cpp:196]   --->   Operation 1051 'br' 'br_ln196' <Predicate = (icmp_ln878_35)> <Delay = 1.58>
ST_77 : Operation 1052 [1/1] (0.00ns)   --->   "%current_3_7 = phi i12 %or_ln176_6, void, i12 %add_ln177_6, void" [assessment/toplevel.cpp:176]   --->   Operation 1052 'phi' 'current_3_7' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1053 [1/1] (2.32ns)   --->   "%store_ln193 = store i12 %zext_ln152_6, i4 %moves_target_addr_7" [assessment/toplevel.cpp:193]   --->   Operation 1053 'store' 'store_ln193' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_77 : Operation 1054 [1/1] (0.00ns)   --->   "%shl_ln176_7 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %current_3_7, i1 0" [assessment/toplevel.cpp:176]   --->   Operation 1054 'bitconcatenate' 'shl_ln176_7' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1055 [1/1] (0.00ns)   --->   "%or_ln176_7 = or i13 %shl_ln176_7, i13 1" [assessment/toplevel.cpp:176]   --->   Operation 1055 'or' 'or_ln176_7' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1056 [1/1] (0.00ns)   --->   "%zext_ln181_7 = zext i13 %or_ln176_7" [assessment/toplevel.cpp:181]   --->   Operation 1056 'zext' 'zext_ln181_7' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1057 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_29 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln181_7" [assessment/toplevel.cpp:181]   --->   Operation 1057 'getelementptr' 'open_set_heap_f_score_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1058 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_21 = load i12 %open_set_heap_f_score_V_addr_29" [assessment/toplevel.cpp:181]   --->   Operation 1058 'load' 'open_set_heap_f_score_V_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 78 <SV = 73> <Delay = 4.00>
ST_78 : Operation 1059 [1/1] (0.00ns)   --->   "%storemerge3_7 = phi i9 %open_set_heap_y_V_load_7, void, i9 %open_set_heap_y_V_load_27, void" [assessment/toplevel.cpp:152]   --->   Operation 1059 'phi' 'storemerge3_7' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1060 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %storemerge3_7, i4 %moves_node_y_V_addr_7" [assessment/toplevel.cpp:152]   --->   Operation 1060 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_78 : Operation 1061 [1/1] (0.00ns)   --->   "%zext_ln176_3 = zext i13 %shl_ln176_7" [assessment/toplevel.cpp:176]   --->   Operation 1061 'zext' 'zext_ln176_3' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1062 [1/1] (1.67ns)   --->   "%add_ln177_7 = add i14 %zext_ln176_3, i14 2" [assessment/toplevel.cpp:177]   --->   Operation 1062 'add' 'add_ln177_7' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1063 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_21 = load i12 %open_set_heap_f_score_V_addr_29" [assessment/toplevel.cpp:181]   --->   Operation 1063 'load' 'open_set_heap_f_score_V_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_78 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln182_7 = zext i14 %add_ln177_7" [assessment/toplevel.cpp:182]   --->   Operation 1064 'zext' 'zext_ln182_7' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1065 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_30 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln182_7" [assessment/toplevel.cpp:182]   --->   Operation 1065 'getelementptr' 'open_set_heap_f_score_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1066 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_22 = load i12 %open_set_heap_f_score_V_addr_30" [assessment/toplevel.cpp:182]   --->   Operation 1066 'load' 'open_set_heap_f_score_V_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 79 <SV = 74> <Delay = 2.42>
ST_79 : Operation 1067 [1/1] (0.00ns)   --->   "%zext_ln177_10 = zext i13 %or_ln176_7" [assessment/toplevel.cpp:177]   --->   Operation 1067 'zext' 'zext_ln177_10' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1068 [1/1] (0.00ns)   --->   "%zext_ln181_22 = zext i14 %add_ln177_7" [assessment/toplevel.cpp:181]   --->   Operation 1068 'zext' 'zext_ln181_22' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 1069 [1/1] (2.42ns)   --->   "%icmp_ln181_7 = icmp_ult  i16 %zext_ln177_10, i16 %index" [assessment/toplevel.cpp:181]   --->   Operation 1069 'icmp' 'icmp_ln181_7' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1070 [1/1] (2.42ns)   --->   "%icmp_ln182_8 = icmp_ult  i16 %zext_ln181_22, i16 %index" [assessment/toplevel.cpp:182]   --->   Operation 1070 'icmp' 'icmp_ln182_8' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1071 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_22 = load i12 %open_set_heap_f_score_V_addr_30" [assessment/toplevel.cpp:182]   --->   Operation 1071 'load' 'open_set_heap_f_score_V_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 80 <SV = 75> <Delay = 6.30>
ST_80 : Operation 1072 [1/1] (0.00ns)   --->   "%zext_ln177_11 = zext i13 %or_ln176_7" [assessment/toplevel.cpp:177]   --->   Operation 1072 'zext' 'zext_ln177_11' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 1073 [1/1] (0.69ns)   --->   "%select_ln181_7 = select i1 %icmp_ln181_7, i11 %open_set_heap_f_score_V_load_21, i11 2047" [assessment/toplevel.cpp:181]   --->   Operation 1073 'select' 'select_ln181_7' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 1074 [1/1] (0.69ns)   --->   "%select_ln182_8 = select i1 %icmp_ln182_8, i11 %open_set_heap_f_score_V_load_22, i11 2047" [assessment/toplevel.cpp:182]   --->   Operation 1074 'select' 'select_ln182_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 1075 [1/1] (1.88ns)   --->   "%icmp_ln878_8 = icmp_ult  i11 %node_f_score_V, i11 %select_ln181_7"   --->   Operation 1075 'icmp' 'icmp_ln878_8' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1076 [1/1] (1.88ns)   --->   "%icmp_ln878_36 = icmp_ult  i11 %node_f_score_V, i11 %select_ln182_8"   --->   Operation 1076 'icmp' 'icmp_ln878_36' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1077 [1/1] (0.97ns)   --->   "%and_ln185_8 = and i1 %icmp_ln878_8, i1 %icmp_ln878_36" [assessment/toplevel.cpp:185]   --->   Operation 1077 'and' 'and_ln185_8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1078 [1/1] (2.75ns)   --->   "%br_ln185 = br i1 %and_ln185_8, void, void %.loopexit" [assessment/toplevel.cpp:185]   --->   Operation 1078 'br' 'br_ln185' <Predicate = true> <Delay = 2.75>
ST_80 : Operation 1079 [1/1] (1.88ns)   --->   "%icmp_ln878_37 = icmp_ult  i11 %select_ln181_7, i11 %select_ln182_8"   --->   Operation 1079 'icmp' 'icmp_ln878_37' <Predicate = (!and_ln185_8)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1080 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln878_37, void, void" [assessment/toplevel.cpp:190]   --->   Operation 1080 'br' 'br_ln190' <Predicate = (!and_ln185_8)> <Delay = 0.00>
ST_80 : Operation 1081 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_22, i4 %moves_node_f_score_V_addr_8" [assessment/toplevel.cpp:149]   --->   Operation 1081 'store' 'store_ln149' <Predicate = (!and_ln185_8 & !icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_80 : Operation 1082 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_30 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln182_7" [assessment/toplevel.cpp:150]   --->   Operation 1082 'getelementptr' 'open_set_heap_g_score_V_addr_30' <Predicate = (!and_ln185_8 & !icmp_ln878_37)> <Delay = 0.00>
ST_80 : Operation 1083 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_24 = load i12 %open_set_heap_g_score_V_addr_30" [assessment/toplevel.cpp:150]   --->   Operation 1083 'load' 'open_set_heap_g_score_V_load_24' <Predicate = (!and_ln185_8 & !icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_80 : Operation 1084 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_30 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln182_7" [assessment/toplevel.cpp:151]   --->   Operation 1084 'getelementptr' 'open_set_heap_x_V_addr_30' <Predicate = (!and_ln185_8 & !icmp_ln878_37)> <Delay = 0.00>
ST_80 : Operation 1085 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_28 = load i12 %open_set_heap_x_V_addr_30" [assessment/toplevel.cpp:151]   --->   Operation 1085 'load' 'open_set_heap_x_V_load_28' <Predicate = (!and_ln185_8 & !icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_80 : Operation 1086 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_30 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln182_7" [assessment/toplevel.cpp:152]   --->   Operation 1086 'getelementptr' 'open_set_heap_y_V_addr_30' <Predicate = (!and_ln185_8 & !icmp_ln878_37)> <Delay = 0.00>
ST_80 : Operation 1087 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_28 = load i12 %open_set_heap_y_V_addr_30" [assessment/toplevel.cpp:152]   --->   Operation 1087 'load' 'open_set_heap_y_V_load_28' <Predicate = (!and_ln185_8 & !icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_80 : Operation 1088 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_21, i4 %moves_node_f_score_V_addr_8" [assessment/toplevel.cpp:149]   --->   Operation 1088 'store' 'store_ln149' <Predicate = (!and_ln185_8 & icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_80 : Operation 1089 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_29 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln181_7" [assessment/toplevel.cpp:150]   --->   Operation 1089 'getelementptr' 'open_set_heap_g_score_V_addr_29' <Predicate = (!and_ln185_8 & icmp_ln878_37)> <Delay = 0.00>
ST_80 : Operation 1090 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_8 = load i12 %open_set_heap_g_score_V_addr_29" [assessment/toplevel.cpp:150]   --->   Operation 1090 'load' 'open_set_heap_g_score_V_load_8' <Predicate = (!and_ln185_8 & icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_80 : Operation 1091 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_29 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln181_7" [assessment/toplevel.cpp:151]   --->   Operation 1091 'getelementptr' 'open_set_heap_x_V_addr_29' <Predicate = (!and_ln185_8 & icmp_ln878_37)> <Delay = 0.00>
ST_80 : Operation 1092 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_8 = load i12 %open_set_heap_x_V_addr_29" [assessment/toplevel.cpp:151]   --->   Operation 1092 'load' 'open_set_heap_x_V_load_8' <Predicate = (!and_ln185_8 & icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_80 : Operation 1093 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_29 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln181_7" [assessment/toplevel.cpp:152]   --->   Operation 1093 'getelementptr' 'open_set_heap_y_V_addr_29' <Predicate = (!and_ln185_8 & icmp_ln878_37)> <Delay = 0.00>
ST_80 : Operation 1094 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_8 = load i12 %open_set_heap_y_V_addr_29" [assessment/toplevel.cpp:152]   --->   Operation 1094 'load' 'open_set_heap_y_V_load_8' <Predicate = (!and_ln185_8 & icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>

State 81 <SV = 76> <Delay = 4.64>
ST_81 : Operation 1095 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_24 = load i12 %open_set_heap_g_score_V_addr_30" [assessment/toplevel.cpp:150]   --->   Operation 1095 'load' 'open_set_heap_g_score_V_load_24' <Predicate = (!icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_81 : Operation 1096 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_24, i4 %moves_node_g_score_V_addr_8" [assessment/toplevel.cpp:150]   --->   Operation 1096 'store' 'store_ln150' <Predicate = (!icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_81 : Operation 1097 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_28 = load i12 %open_set_heap_x_V_addr_30" [assessment/toplevel.cpp:151]   --->   Operation 1097 'load' 'open_set_heap_x_V_load_28' <Predicate = (!icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_81 : Operation 1098 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_28, i4 %moves_node_x_V_addr_8" [assessment/toplevel.cpp:151]   --->   Operation 1098 'store' 'store_ln151' <Predicate = (!icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_81 : Operation 1099 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_28 = load i12 %open_set_heap_y_V_addr_30" [assessment/toplevel.cpp:152]   --->   Operation 1099 'load' 'open_set_heap_y_V_load_28' <Predicate = (!icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_81 : Operation 1100 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.9_ifconv"   --->   Operation 1100 'br' 'br_ln0' <Predicate = (!icmp_ln878_37)> <Delay = 1.58>
ST_81 : Operation 1101 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_8 = load i12 %open_set_heap_g_score_V_addr_29" [assessment/toplevel.cpp:150]   --->   Operation 1101 'load' 'open_set_heap_g_score_V_load_8' <Predicate = (icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_81 : Operation 1102 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_8, i4 %moves_node_g_score_V_addr_8" [assessment/toplevel.cpp:150]   --->   Operation 1102 'store' 'store_ln150' <Predicate = (icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_81 : Operation 1103 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_8 = load i12 %open_set_heap_x_V_addr_29" [assessment/toplevel.cpp:151]   --->   Operation 1103 'load' 'open_set_heap_x_V_load_8' <Predicate = (icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_81 : Operation 1104 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_8, i4 %moves_node_x_V_addr_8" [assessment/toplevel.cpp:151]   --->   Operation 1104 'store' 'store_ln151' <Predicate = (icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_81 : Operation 1105 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_8 = load i12 %open_set_heap_y_V_addr_29" [assessment/toplevel.cpp:152]   --->   Operation 1105 'load' 'open_set_heap_y_V_load_8' <Predicate = (icmp_ln878_37)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_81 : Operation 1106 [1/1] (1.58ns)   --->   "%br_ln196 = br void %.preheader.9_ifconv" [assessment/toplevel.cpp:196]   --->   Operation 1106 'br' 'br_ln196' <Predicate = (icmp_ln878_37)> <Delay = 1.58>
ST_81 : Operation 1107 [1/1] (0.00ns)   --->   "%current_3_8 = phi i14 %zext_ln177_11, void, i14 %add_ln177_7, void" [assessment/toplevel.cpp:177]   --->   Operation 1107 'phi' 'current_3_8' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1108 [1/1] (0.00ns)   --->   "%trunc_ln152 = trunc i14 %current_3_8" [assessment/toplevel.cpp:152]   --->   Operation 1108 'trunc' 'trunc_ln152' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1109 [1/1] (2.32ns)   --->   "%store_ln193 = store i12 %current_3_7, i4 %moves_target_addr_8" [assessment/toplevel.cpp:193]   --->   Operation 1109 'store' 'store_ln193' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_81 : Operation 1110 [1/1] (0.00ns)   --->   "%shl_ln176_8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %current_3_8, i1 0" [assessment/toplevel.cpp:176]   --->   Operation 1110 'bitconcatenate' 'shl_ln176_8' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1111 [1/1] (0.00ns)   --->   "%or_ln176_8 = or i15 %shl_ln176_8, i15 1" [assessment/toplevel.cpp:176]   --->   Operation 1111 'or' 'or_ln176_8' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1112 [1/1] (0.00ns)   --->   "%zext_ln181_8 = zext i15 %or_ln176_8" [assessment/toplevel.cpp:181]   --->   Operation 1112 'zext' 'zext_ln181_8' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1113 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_31 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln181_8" [assessment/toplevel.cpp:181]   --->   Operation 1113 'getelementptr' 'open_set_heap_f_score_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 1114 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_23 = load i12 %open_set_heap_f_score_V_addr_31" [assessment/toplevel.cpp:181]   --->   Operation 1114 'load' 'open_set_heap_f_score_V_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 82 <SV = 77> <Delay = 4.26>
ST_82 : Operation 1115 [1/1] (0.00ns)   --->   "%storemerge3_8 = phi i9 %open_set_heap_y_V_load_8, void, i9 %open_set_heap_y_V_load_28, void" [assessment/toplevel.cpp:152]   --->   Operation 1115 'phi' 'storemerge3_8' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1116 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %storemerge3_8, i4 %moves_node_y_V_addr_8" [assessment/toplevel.cpp:152]   --->   Operation 1116 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_82 : Operation 1117 [1/1] (1.94ns)   --->   "%add_ln177_8 = add i15 %shl_ln176_8, i15 2" [assessment/toplevel.cpp:177]   --->   Operation 1117 'add' 'add_ln177_8' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 1118 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_23 = load i12 %open_set_heap_f_score_V_addr_31" [assessment/toplevel.cpp:181]   --->   Operation 1118 'load' 'open_set_heap_f_score_V_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_82 : Operation 1119 [1/1] (0.00ns)   --->   "%zext_ln182_8 = zext i15 %add_ln177_8" [assessment/toplevel.cpp:182]   --->   Operation 1119 'zext' 'zext_ln182_8' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1120 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_32 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln182_8" [assessment/toplevel.cpp:182]   --->   Operation 1120 'getelementptr' 'open_set_heap_f_score_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 1121 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_24 = load i12 %open_set_heap_f_score_V_addr_32" [assessment/toplevel.cpp:182]   --->   Operation 1121 'load' 'open_set_heap_f_score_V_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 83 <SV = 78> <Delay = 2.42>
ST_83 : Operation 1122 [1/1] (0.00ns)   --->   "%zext_ln177_12 = zext i15 %or_ln176_8" [assessment/toplevel.cpp:177]   --->   Operation 1122 'zext' 'zext_ln177_12' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1123 [1/1] (0.00ns)   --->   "%zext_ln181_23 = zext i15 %add_ln177_8" [assessment/toplevel.cpp:181]   --->   Operation 1123 'zext' 'zext_ln181_23' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1124 [1/1] (2.42ns)   --->   "%icmp_ln181_8 = icmp_ult  i16 %zext_ln177_12, i16 %index" [assessment/toplevel.cpp:181]   --->   Operation 1124 'icmp' 'icmp_ln181_8' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1125 [1/1] (2.42ns)   --->   "%icmp_ln182_9 = icmp_ult  i16 %zext_ln181_23, i16 %index" [assessment/toplevel.cpp:182]   --->   Operation 1125 'icmp' 'icmp_ln182_9' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1126 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_24 = load i12 %open_set_heap_f_score_V_addr_32" [assessment/toplevel.cpp:182]   --->   Operation 1126 'load' 'open_set_heap_f_score_V_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 84 <SV = 79> <Delay = 6.30>
ST_84 : Operation 1127 [1/1] (0.69ns)   --->   "%select_ln181_8 = select i1 %icmp_ln181_8, i11 %open_set_heap_f_score_V_load_23, i11 2047" [assessment/toplevel.cpp:181]   --->   Operation 1127 'select' 'select_ln181_8' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1128 [1/1] (0.69ns)   --->   "%select_ln182_9 = select i1 %icmp_ln182_9, i11 %open_set_heap_f_score_V_load_24, i11 2047" [assessment/toplevel.cpp:182]   --->   Operation 1128 'select' 'select_ln182_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1129 [1/1] (1.88ns)   --->   "%icmp_ln878_9 = icmp_ult  i11 %node_f_score_V, i11 %select_ln181_8"   --->   Operation 1129 'icmp' 'icmp_ln878_9' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1130 [1/1] (1.88ns)   --->   "%icmp_ln878_38 = icmp_ult  i11 %node_f_score_V, i11 %select_ln182_9"   --->   Operation 1130 'icmp' 'icmp_ln878_38' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1131 [1/1] (0.97ns)   --->   "%and_ln185_9 = and i1 %icmp_ln878_9, i1 %icmp_ln878_38" [assessment/toplevel.cpp:185]   --->   Operation 1131 'and' 'and_ln185_9' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1132 [1/1] (2.75ns)   --->   "%br_ln185 = br i1 %and_ln185_9, void, void %.loopexit" [assessment/toplevel.cpp:185]   --->   Operation 1132 'br' 'br_ln185' <Predicate = true> <Delay = 2.75>
ST_84 : Operation 1133 [1/1] (1.88ns)   --->   "%icmp_ln878_39 = icmp_ult  i11 %select_ln181_8, i11 %select_ln182_9"   --->   Operation 1133 'icmp' 'icmp_ln878_39' <Predicate = (!and_ln185_9)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1134 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln878_39, void, void" [assessment/toplevel.cpp:190]   --->   Operation 1134 'br' 'br_ln190' <Predicate = (!and_ln185_9)> <Delay = 0.00>
ST_84 : Operation 1135 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_24, i4 %moves_node_f_score_V_addr_9" [assessment/toplevel.cpp:149]   --->   Operation 1135 'store' 'store_ln149' <Predicate = (!and_ln185_9 & !icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_84 : Operation 1136 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_32 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln182_8" [assessment/toplevel.cpp:150]   --->   Operation 1136 'getelementptr' 'open_set_heap_g_score_V_addr_32' <Predicate = (!and_ln185_9 & !icmp_ln878_39)> <Delay = 0.00>
ST_84 : Operation 1137 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_25 = load i12 %open_set_heap_g_score_V_addr_32" [assessment/toplevel.cpp:150]   --->   Operation 1137 'load' 'open_set_heap_g_score_V_load_25' <Predicate = (!and_ln185_9 & !icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_84 : Operation 1138 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_32 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln182_8" [assessment/toplevel.cpp:151]   --->   Operation 1138 'getelementptr' 'open_set_heap_x_V_addr_32' <Predicate = (!and_ln185_9 & !icmp_ln878_39)> <Delay = 0.00>
ST_84 : Operation 1139 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_29 = load i12 %open_set_heap_x_V_addr_32" [assessment/toplevel.cpp:151]   --->   Operation 1139 'load' 'open_set_heap_x_V_load_29' <Predicate = (!and_ln185_9 & !icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_84 : Operation 1140 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_32 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln182_8" [assessment/toplevel.cpp:152]   --->   Operation 1140 'getelementptr' 'open_set_heap_y_V_addr_32' <Predicate = (!and_ln185_9 & !icmp_ln878_39)> <Delay = 0.00>
ST_84 : Operation 1141 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_29 = load i12 %open_set_heap_y_V_addr_32" [assessment/toplevel.cpp:152]   --->   Operation 1141 'load' 'open_set_heap_y_V_load_29' <Predicate = (!and_ln185_9 & !icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_84 : Operation 1142 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_23, i4 %moves_node_f_score_V_addr_9" [assessment/toplevel.cpp:149]   --->   Operation 1142 'store' 'store_ln149' <Predicate = (!and_ln185_9 & icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_84 : Operation 1143 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_31 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln181_8" [assessment/toplevel.cpp:150]   --->   Operation 1143 'getelementptr' 'open_set_heap_g_score_V_addr_31' <Predicate = (!and_ln185_9 & icmp_ln878_39)> <Delay = 0.00>
ST_84 : Operation 1144 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_9 = load i12 %open_set_heap_g_score_V_addr_31" [assessment/toplevel.cpp:150]   --->   Operation 1144 'load' 'open_set_heap_g_score_V_load_9' <Predicate = (!and_ln185_9 & icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_84 : Operation 1145 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_31 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln181_8" [assessment/toplevel.cpp:151]   --->   Operation 1145 'getelementptr' 'open_set_heap_x_V_addr_31' <Predicate = (!and_ln185_9 & icmp_ln878_39)> <Delay = 0.00>
ST_84 : Operation 1146 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_9 = load i12 %open_set_heap_x_V_addr_31" [assessment/toplevel.cpp:151]   --->   Operation 1146 'load' 'open_set_heap_x_V_load_9' <Predicate = (!and_ln185_9 & icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_84 : Operation 1147 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_31 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln181_8" [assessment/toplevel.cpp:152]   --->   Operation 1147 'getelementptr' 'open_set_heap_y_V_addr_31' <Predicate = (!and_ln185_9 & icmp_ln878_39)> <Delay = 0.00>
ST_84 : Operation 1148 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_9 = load i12 %open_set_heap_y_V_addr_31" [assessment/toplevel.cpp:152]   --->   Operation 1148 'load' 'open_set_heap_y_V_load_9' <Predicate = (!and_ln185_9 & icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>

State 85 <SV = 80> <Delay = 4.64>
ST_85 : Operation 1149 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_25 = load i12 %open_set_heap_g_score_V_addr_32" [assessment/toplevel.cpp:150]   --->   Operation 1149 'load' 'open_set_heap_g_score_V_load_25' <Predicate = (!icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_85 : Operation 1150 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_25, i4 %moves_node_g_score_V_addr_9" [assessment/toplevel.cpp:150]   --->   Operation 1150 'store' 'store_ln150' <Predicate = (!icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_85 : Operation 1151 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_29 = load i12 %open_set_heap_x_V_addr_32" [assessment/toplevel.cpp:151]   --->   Operation 1151 'load' 'open_set_heap_x_V_load_29' <Predicate = (!icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_85 : Operation 1152 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_29, i4 %moves_node_x_V_addr_9" [assessment/toplevel.cpp:151]   --->   Operation 1152 'store' 'store_ln151' <Predicate = (!icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_85 : Operation 1153 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_29 = load i12 %open_set_heap_y_V_addr_32" [assessment/toplevel.cpp:152]   --->   Operation 1153 'load' 'open_set_heap_y_V_load_29' <Predicate = (!icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_85 : Operation 1154 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.10_ifconv"   --->   Operation 1154 'br' 'br_ln0' <Predicate = (!icmp_ln878_39)> <Delay = 1.58>
ST_85 : Operation 1155 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_9 = load i12 %open_set_heap_g_score_V_addr_31" [assessment/toplevel.cpp:150]   --->   Operation 1155 'load' 'open_set_heap_g_score_V_load_9' <Predicate = (icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_85 : Operation 1156 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_9, i4 %moves_node_g_score_V_addr_9" [assessment/toplevel.cpp:150]   --->   Operation 1156 'store' 'store_ln150' <Predicate = (icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_85 : Operation 1157 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_9 = load i12 %open_set_heap_x_V_addr_31" [assessment/toplevel.cpp:151]   --->   Operation 1157 'load' 'open_set_heap_x_V_load_9' <Predicate = (icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_85 : Operation 1158 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_9, i4 %moves_node_x_V_addr_9" [assessment/toplevel.cpp:151]   --->   Operation 1158 'store' 'store_ln151' <Predicate = (icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_85 : Operation 1159 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_9 = load i12 %open_set_heap_y_V_addr_31" [assessment/toplevel.cpp:152]   --->   Operation 1159 'load' 'open_set_heap_y_V_load_9' <Predicate = (icmp_ln878_39)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_85 : Operation 1160 [1/1] (1.58ns)   --->   "%br_ln196 = br void %.preheader.10_ifconv" [assessment/toplevel.cpp:196]   --->   Operation 1160 'br' 'br_ln196' <Predicate = (icmp_ln878_39)> <Delay = 1.58>
ST_85 : Operation 1161 [1/1] (0.00ns)   --->   "%current_3_9 = phi i15 %or_ln176_8, void, i15 %add_ln177_8, void" [assessment/toplevel.cpp:176]   --->   Operation 1161 'phi' 'current_3_9' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1162 [1/1] (0.00ns)   --->   "%trunc_ln152_1 = trunc i15 %current_3_9" [assessment/toplevel.cpp:152]   --->   Operation 1162 'trunc' 'trunc_ln152_1' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1163 [1/1] (2.32ns)   --->   "%store_ln193 = store i12 %trunc_ln152, i4 %moves_target_addr_9" [assessment/toplevel.cpp:193]   --->   Operation 1163 'store' 'store_ln193' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_85 : Operation 1164 [1/1] (0.00ns)   --->   "%shl_ln176_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i15.i1, i15 %current_3_9, i1 0" [assessment/toplevel.cpp:176]   --->   Operation 1164 'bitconcatenate' 'shl_ln176_9' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1165 [1/1] (0.00ns)   --->   "%or_ln176_9 = or i16 %shl_ln176_9, i16 1" [assessment/toplevel.cpp:176]   --->   Operation 1165 'or' 'or_ln176_9' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1166 [1/1] (0.00ns)   --->   "%zext_ln181_9 = zext i16 %or_ln176_9" [assessment/toplevel.cpp:181]   --->   Operation 1166 'zext' 'zext_ln181_9' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1167 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_33 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln181_9" [assessment/toplevel.cpp:181]   --->   Operation 1167 'getelementptr' 'open_set_heap_f_score_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1168 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_25 = load i12 %open_set_heap_f_score_V_addr_33" [assessment/toplevel.cpp:181]   --->   Operation 1168 'load' 'open_set_heap_f_score_V_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 86 <SV = 81> <Delay = 4.39>
ST_86 : Operation 1169 [1/1] (0.00ns)   --->   "%storemerge3_9 = phi i9 %open_set_heap_y_V_load_9, void, i9 %open_set_heap_y_V_load_29, void" [assessment/toplevel.cpp:152]   --->   Operation 1169 'phi' 'storemerge3_9' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1170 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %storemerge3_9, i4 %moves_node_y_V_addr_9" [assessment/toplevel.cpp:152]   --->   Operation 1170 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_86 : Operation 1171 [1/1] (2.07ns)   --->   "%add_ln177_9 = add i16 %shl_ln176_9, i16 2" [assessment/toplevel.cpp:177]   --->   Operation 1171 'add' 'add_ln177_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 1172 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_25 = load i12 %open_set_heap_f_score_V_addr_33" [assessment/toplevel.cpp:181]   --->   Operation 1172 'load' 'open_set_heap_f_score_V_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_86 : Operation 1173 [1/1] (0.00ns)   --->   "%zext_ln182_9 = zext i16 %add_ln177_9" [assessment/toplevel.cpp:182]   --->   Operation 1173 'zext' 'zext_ln182_9' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1174 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_34 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln182_9" [assessment/toplevel.cpp:182]   --->   Operation 1174 'getelementptr' 'open_set_heap_f_score_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 1175 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_26 = load i12 %open_set_heap_f_score_V_addr_34" [assessment/toplevel.cpp:182]   --->   Operation 1175 'load' 'open_set_heap_f_score_V_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 87 <SV = 82> <Delay = 2.42>
ST_87 : Operation 1176 [1/1] (2.42ns)   --->   "%icmp_ln181_9 = icmp_ult  i16 %or_ln176_9, i16 %index" [assessment/toplevel.cpp:181]   --->   Operation 1176 'icmp' 'icmp_ln181_9' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1177 [1/1] (2.42ns)   --->   "%icmp_ln182_10 = icmp_ult  i16 %add_ln177_9, i16 %index" [assessment/toplevel.cpp:182]   --->   Operation 1177 'icmp' 'icmp_ln182_10' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 1178 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_26 = load i12 %open_set_heap_f_score_V_addr_34" [assessment/toplevel.cpp:182]   --->   Operation 1178 'load' 'open_set_heap_f_score_V_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 88 <SV = 83> <Delay = 6.30>
ST_88 : Operation 1179 [1/1] (0.69ns)   --->   "%select_ln181_9 = select i1 %icmp_ln181_9, i11 %open_set_heap_f_score_V_load_25, i11 2047" [assessment/toplevel.cpp:181]   --->   Operation 1179 'select' 'select_ln181_9' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 1180 [1/1] (0.69ns)   --->   "%select_ln182_10 = select i1 %icmp_ln182_10, i11 %open_set_heap_f_score_V_load_26, i11 2047" [assessment/toplevel.cpp:182]   --->   Operation 1180 'select' 'select_ln182_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_88 : Operation 1181 [1/1] (1.88ns)   --->   "%icmp_ln878_10 = icmp_ult  i11 %node_f_score_V, i11 %select_ln181_9"   --->   Operation 1181 'icmp' 'icmp_ln878_10' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1182 [1/1] (1.88ns)   --->   "%icmp_ln878_40 = icmp_ult  i11 %node_f_score_V, i11 %select_ln182_10"   --->   Operation 1182 'icmp' 'icmp_ln878_40' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1183 [1/1] (0.97ns)   --->   "%and_ln185_10 = and i1 %icmp_ln878_10, i1 %icmp_ln878_40" [assessment/toplevel.cpp:185]   --->   Operation 1183 'and' 'and_ln185_10' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1184 [1/1] (2.75ns)   --->   "%br_ln185 = br i1 %and_ln185_10, void, void %.loopexit" [assessment/toplevel.cpp:185]   --->   Operation 1184 'br' 'br_ln185' <Predicate = true> <Delay = 2.75>
ST_88 : Operation 1185 [1/1] (1.88ns)   --->   "%icmp_ln878_41 = icmp_ult  i11 %select_ln181_9, i11 %select_ln182_10"   --->   Operation 1185 'icmp' 'icmp_ln878_41' <Predicate = (!and_ln185_10)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 1186 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln878_41, void, void" [assessment/toplevel.cpp:190]   --->   Operation 1186 'br' 'br_ln190' <Predicate = (!and_ln185_10)> <Delay = 0.00>
ST_88 : Operation 1187 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_26, i4 %moves_node_f_score_V_addr_10" [assessment/toplevel.cpp:149]   --->   Operation 1187 'store' 'store_ln149' <Predicate = (!and_ln185_10 & !icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_88 : Operation 1188 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_34 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln182_9" [assessment/toplevel.cpp:150]   --->   Operation 1188 'getelementptr' 'open_set_heap_g_score_V_addr_34' <Predicate = (!and_ln185_10 & !icmp_ln878_41)> <Delay = 0.00>
ST_88 : Operation 1189 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_26 = load i12 %open_set_heap_g_score_V_addr_34" [assessment/toplevel.cpp:150]   --->   Operation 1189 'load' 'open_set_heap_g_score_V_load_26' <Predicate = (!and_ln185_10 & !icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_88 : Operation 1190 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_34 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln182_9" [assessment/toplevel.cpp:151]   --->   Operation 1190 'getelementptr' 'open_set_heap_x_V_addr_34' <Predicate = (!and_ln185_10 & !icmp_ln878_41)> <Delay = 0.00>
ST_88 : Operation 1191 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_30 = load i12 %open_set_heap_x_V_addr_34" [assessment/toplevel.cpp:151]   --->   Operation 1191 'load' 'open_set_heap_x_V_load_30' <Predicate = (!and_ln185_10 & !icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_88 : Operation 1192 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_34 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln182_9" [assessment/toplevel.cpp:152]   --->   Operation 1192 'getelementptr' 'open_set_heap_y_V_addr_34' <Predicate = (!and_ln185_10 & !icmp_ln878_41)> <Delay = 0.00>
ST_88 : Operation 1193 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_30 = load i12 %open_set_heap_y_V_addr_34" [assessment/toplevel.cpp:152]   --->   Operation 1193 'load' 'open_set_heap_y_V_load_30' <Predicate = (!and_ln185_10 & !icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_88 : Operation 1194 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_25, i4 %moves_node_f_score_V_addr_10" [assessment/toplevel.cpp:149]   --->   Operation 1194 'store' 'store_ln149' <Predicate = (!and_ln185_10 & icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_88 : Operation 1195 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_33 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln181_9" [assessment/toplevel.cpp:150]   --->   Operation 1195 'getelementptr' 'open_set_heap_g_score_V_addr_33' <Predicate = (!and_ln185_10 & icmp_ln878_41)> <Delay = 0.00>
ST_88 : Operation 1196 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_10 = load i12 %open_set_heap_g_score_V_addr_33" [assessment/toplevel.cpp:150]   --->   Operation 1196 'load' 'open_set_heap_g_score_V_load_10' <Predicate = (!and_ln185_10 & icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_88 : Operation 1197 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_33 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln181_9" [assessment/toplevel.cpp:151]   --->   Operation 1197 'getelementptr' 'open_set_heap_x_V_addr_33' <Predicate = (!and_ln185_10 & icmp_ln878_41)> <Delay = 0.00>
ST_88 : Operation 1198 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_10 = load i12 %open_set_heap_x_V_addr_33" [assessment/toplevel.cpp:151]   --->   Operation 1198 'load' 'open_set_heap_x_V_load_10' <Predicate = (!and_ln185_10 & icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_88 : Operation 1199 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_33 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln181_9" [assessment/toplevel.cpp:152]   --->   Operation 1199 'getelementptr' 'open_set_heap_y_V_addr_33' <Predicate = (!and_ln185_10 & icmp_ln878_41)> <Delay = 0.00>
ST_88 : Operation 1200 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_10 = load i12 %open_set_heap_y_V_addr_33" [assessment/toplevel.cpp:152]   --->   Operation 1200 'load' 'open_set_heap_y_V_load_10' <Predicate = (!and_ln185_10 & icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>

State 89 <SV = 84> <Delay = 4.64>
ST_89 : Operation 1201 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_26 = load i12 %open_set_heap_g_score_V_addr_34" [assessment/toplevel.cpp:150]   --->   Operation 1201 'load' 'open_set_heap_g_score_V_load_26' <Predicate = (!icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_89 : Operation 1202 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_26, i4 %moves_node_g_score_V_addr_10" [assessment/toplevel.cpp:150]   --->   Operation 1202 'store' 'store_ln150' <Predicate = (!icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_89 : Operation 1203 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_30 = load i12 %open_set_heap_x_V_addr_34" [assessment/toplevel.cpp:151]   --->   Operation 1203 'load' 'open_set_heap_x_V_load_30' <Predicate = (!icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_89 : Operation 1204 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_30, i4 %moves_node_x_V_addr_10" [assessment/toplevel.cpp:151]   --->   Operation 1204 'store' 'store_ln151' <Predicate = (!icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_89 : Operation 1205 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_30 = load i12 %open_set_heap_y_V_addr_34" [assessment/toplevel.cpp:152]   --->   Operation 1205 'load' 'open_set_heap_y_V_load_30' <Predicate = (!icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_89 : Operation 1206 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.11_ifconv"   --->   Operation 1206 'br' 'br_ln0' <Predicate = (!icmp_ln878_41)> <Delay = 1.58>
ST_89 : Operation 1207 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_10 = load i12 %open_set_heap_g_score_V_addr_33" [assessment/toplevel.cpp:150]   --->   Operation 1207 'load' 'open_set_heap_g_score_V_load_10' <Predicate = (icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_89 : Operation 1208 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_10, i4 %moves_node_g_score_V_addr_10" [assessment/toplevel.cpp:150]   --->   Operation 1208 'store' 'store_ln150' <Predicate = (icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_89 : Operation 1209 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_10 = load i12 %open_set_heap_x_V_addr_33" [assessment/toplevel.cpp:151]   --->   Operation 1209 'load' 'open_set_heap_x_V_load_10' <Predicate = (icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_89 : Operation 1210 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_10, i4 %moves_node_x_V_addr_10" [assessment/toplevel.cpp:151]   --->   Operation 1210 'store' 'store_ln151' <Predicate = (icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_89 : Operation 1211 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_10 = load i12 %open_set_heap_y_V_addr_33" [assessment/toplevel.cpp:152]   --->   Operation 1211 'load' 'open_set_heap_y_V_load_10' <Predicate = (icmp_ln878_41)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_89 : Operation 1212 [1/1] (1.58ns)   --->   "%br_ln196 = br void %.preheader.11_ifconv" [assessment/toplevel.cpp:196]   --->   Operation 1212 'br' 'br_ln196' <Predicate = (icmp_ln878_41)> <Delay = 1.58>
ST_89 : Operation 1213 [1/1] (0.00ns)   --->   "%current_3_10_in_in = phi i16 %or_ln176_9, void, i16 %add_ln177_9, void" [assessment/toplevel.cpp:176]   --->   Operation 1213 'phi' 'current_3_10_in_in' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1214 [1/1] (0.00ns)   --->   "%trunc_ln152_2 = trunc i16 %current_3_10_in_in" [assessment/toplevel.cpp:152]   --->   Operation 1214 'trunc' 'trunc_ln152_2' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1215 [1/1] (2.32ns)   --->   "%store_ln193 = store i12 %trunc_ln152_1, i4 %moves_target_addr_10" [assessment/toplevel.cpp:193]   --->   Operation 1215 'store' 'store_ln193' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_89 : Operation 1216 [1/1] (0.00ns)   --->   "%shl_ln176 = shl i16 %current_3_10_in_in, i16 1" [assessment/toplevel.cpp:176]   --->   Operation 1216 'shl' 'shl_ln176' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1217 [1/1] (0.00ns)   --->   "%or_ln176_10 = or i16 %shl_ln176, i16 1" [assessment/toplevel.cpp:176]   --->   Operation 1217 'or' 'or_ln176_10' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1218 [1/1] (0.00ns)   --->   "%zext_ln181_10 = zext i16 %or_ln176_10" [assessment/toplevel.cpp:181]   --->   Operation 1218 'zext' 'zext_ln181_10' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1219 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_35 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln181_10" [assessment/toplevel.cpp:181]   --->   Operation 1219 'getelementptr' 'open_set_heap_f_score_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1220 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_27 = load i12 %open_set_heap_f_score_V_addr_35" [assessment/toplevel.cpp:181]   --->   Operation 1220 'load' 'open_set_heap_f_score_V_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 90 <SV = 85> <Delay = 4.39>
ST_90 : Operation 1221 [1/1] (0.00ns)   --->   "%storemerge3_10 = phi i9 %open_set_heap_y_V_load_10, void, i9 %open_set_heap_y_V_load_30, void" [assessment/toplevel.cpp:152]   --->   Operation 1221 'phi' 'storemerge3_10' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1222 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %storemerge3_10, i4 %moves_node_y_V_addr_10" [assessment/toplevel.cpp:152]   --->   Operation 1222 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_90 : Operation 1223 [1/1] (2.07ns)   --->   "%add_ln177_10 = add i16 %shl_ln176, i16 2" [assessment/toplevel.cpp:177]   --->   Operation 1223 'add' 'add_ln177_10' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 1224 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_27 = load i12 %open_set_heap_f_score_V_addr_35" [assessment/toplevel.cpp:181]   --->   Operation 1224 'load' 'open_set_heap_f_score_V_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_90 : Operation 1225 [1/1] (0.00ns)   --->   "%zext_ln182_10 = zext i16 %add_ln177_10" [assessment/toplevel.cpp:182]   --->   Operation 1225 'zext' 'zext_ln182_10' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1226 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_36 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln182_10" [assessment/toplevel.cpp:182]   --->   Operation 1226 'getelementptr' 'open_set_heap_f_score_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1227 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_28 = load i12 %open_set_heap_f_score_V_addr_36" [assessment/toplevel.cpp:182]   --->   Operation 1227 'load' 'open_set_heap_f_score_V_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 91 <SV = 86> <Delay = 2.42>
ST_91 : Operation 1228 [1/1] (2.42ns)   --->   "%icmp_ln181_10 = icmp_ult  i16 %or_ln176_10, i16 %index" [assessment/toplevel.cpp:181]   --->   Operation 1228 'icmp' 'icmp_ln181_10' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1229 [1/1] (2.42ns)   --->   "%icmp_ln182_11 = icmp_ult  i16 %add_ln177_10, i16 %index" [assessment/toplevel.cpp:182]   --->   Operation 1229 'icmp' 'icmp_ln182_11' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 1230 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_28 = load i12 %open_set_heap_f_score_V_addr_36" [assessment/toplevel.cpp:182]   --->   Operation 1230 'load' 'open_set_heap_f_score_V_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 92 <SV = 87> <Delay = 6.30>
ST_92 : Operation 1231 [1/1] (0.69ns)   --->   "%select_ln181_10 = select i1 %icmp_ln181_10, i11 %open_set_heap_f_score_V_load_27, i11 2047" [assessment/toplevel.cpp:181]   --->   Operation 1231 'select' 'select_ln181_10' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 1232 [1/1] (0.69ns)   --->   "%select_ln182_11 = select i1 %icmp_ln182_11, i11 %open_set_heap_f_score_V_load_28, i11 2047" [assessment/toplevel.cpp:182]   --->   Operation 1232 'select' 'select_ln182_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 1233 [1/1] (1.88ns)   --->   "%icmp_ln878_11 = icmp_ult  i11 %node_f_score_V, i11 %select_ln181_10"   --->   Operation 1233 'icmp' 'icmp_ln878_11' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1234 [1/1] (1.88ns)   --->   "%icmp_ln878_42 = icmp_ult  i11 %node_f_score_V, i11 %select_ln182_11"   --->   Operation 1234 'icmp' 'icmp_ln878_42' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1235 [1/1] (0.97ns)   --->   "%and_ln185_11 = and i1 %icmp_ln878_11, i1 %icmp_ln878_42" [assessment/toplevel.cpp:185]   --->   Operation 1235 'and' 'and_ln185_11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1236 [1/1] (2.75ns)   --->   "%br_ln185 = br i1 %and_ln185_11, void, void %.loopexit" [assessment/toplevel.cpp:185]   --->   Operation 1236 'br' 'br_ln185' <Predicate = true> <Delay = 2.75>
ST_92 : Operation 1237 [1/1] (1.88ns)   --->   "%icmp_ln878_43 = icmp_ult  i11 %select_ln181_10, i11 %select_ln182_11"   --->   Operation 1237 'icmp' 'icmp_ln878_43' <Predicate = (!and_ln185_11)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 1238 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln878_43, void, void" [assessment/toplevel.cpp:190]   --->   Operation 1238 'br' 'br_ln190' <Predicate = (!and_ln185_11)> <Delay = 0.00>
ST_92 : Operation 1239 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_28, i4 %moves_node_f_score_V_addr_11" [assessment/toplevel.cpp:149]   --->   Operation 1239 'store' 'store_ln149' <Predicate = (!and_ln185_11 & !icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_92 : Operation 1240 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_36 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln182_10" [assessment/toplevel.cpp:150]   --->   Operation 1240 'getelementptr' 'open_set_heap_g_score_V_addr_36' <Predicate = (!and_ln185_11 & !icmp_ln878_43)> <Delay = 0.00>
ST_92 : Operation 1241 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_27 = load i12 %open_set_heap_g_score_V_addr_36" [assessment/toplevel.cpp:150]   --->   Operation 1241 'load' 'open_set_heap_g_score_V_load_27' <Predicate = (!and_ln185_11 & !icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_92 : Operation 1242 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_36 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln182_10" [assessment/toplevel.cpp:151]   --->   Operation 1242 'getelementptr' 'open_set_heap_x_V_addr_36' <Predicate = (!and_ln185_11 & !icmp_ln878_43)> <Delay = 0.00>
ST_92 : Operation 1243 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_31 = load i12 %open_set_heap_x_V_addr_36" [assessment/toplevel.cpp:151]   --->   Operation 1243 'load' 'open_set_heap_x_V_load_31' <Predicate = (!and_ln185_11 & !icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_92 : Operation 1244 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_36 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln182_10" [assessment/toplevel.cpp:152]   --->   Operation 1244 'getelementptr' 'open_set_heap_y_V_addr_36' <Predicate = (!and_ln185_11 & !icmp_ln878_43)> <Delay = 0.00>
ST_92 : Operation 1245 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_31 = load i12 %open_set_heap_y_V_addr_36" [assessment/toplevel.cpp:152]   --->   Operation 1245 'load' 'open_set_heap_y_V_load_31' <Predicate = (!and_ln185_11 & !icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_92 : Operation 1246 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_27, i4 %moves_node_f_score_V_addr_11" [assessment/toplevel.cpp:149]   --->   Operation 1246 'store' 'store_ln149' <Predicate = (!and_ln185_11 & icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_92 : Operation 1247 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_35 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln181_10" [assessment/toplevel.cpp:150]   --->   Operation 1247 'getelementptr' 'open_set_heap_g_score_V_addr_35' <Predicate = (!and_ln185_11 & icmp_ln878_43)> <Delay = 0.00>
ST_92 : Operation 1248 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_11 = load i12 %open_set_heap_g_score_V_addr_35" [assessment/toplevel.cpp:150]   --->   Operation 1248 'load' 'open_set_heap_g_score_V_load_11' <Predicate = (!and_ln185_11 & icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_92 : Operation 1249 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_35 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln181_10" [assessment/toplevel.cpp:151]   --->   Operation 1249 'getelementptr' 'open_set_heap_x_V_addr_35' <Predicate = (!and_ln185_11 & icmp_ln878_43)> <Delay = 0.00>
ST_92 : Operation 1250 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_11 = load i12 %open_set_heap_x_V_addr_35" [assessment/toplevel.cpp:151]   --->   Operation 1250 'load' 'open_set_heap_x_V_load_11' <Predicate = (!and_ln185_11 & icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_92 : Operation 1251 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_35 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln181_10" [assessment/toplevel.cpp:152]   --->   Operation 1251 'getelementptr' 'open_set_heap_y_V_addr_35' <Predicate = (!and_ln185_11 & icmp_ln878_43)> <Delay = 0.00>
ST_92 : Operation 1252 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_11 = load i12 %open_set_heap_y_V_addr_35" [assessment/toplevel.cpp:152]   --->   Operation 1252 'load' 'open_set_heap_y_V_load_11' <Predicate = (!and_ln185_11 & icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>

State 93 <SV = 88> <Delay = 4.64>
ST_93 : Operation 1253 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_27 = load i12 %open_set_heap_g_score_V_addr_36" [assessment/toplevel.cpp:150]   --->   Operation 1253 'load' 'open_set_heap_g_score_V_load_27' <Predicate = (!icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_93 : Operation 1254 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_27, i4 %moves_node_g_score_V_addr_11" [assessment/toplevel.cpp:150]   --->   Operation 1254 'store' 'store_ln150' <Predicate = (!icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_93 : Operation 1255 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_31 = load i12 %open_set_heap_x_V_addr_36" [assessment/toplevel.cpp:151]   --->   Operation 1255 'load' 'open_set_heap_x_V_load_31' <Predicate = (!icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_93 : Operation 1256 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_31, i4 %moves_node_x_V_addr_11" [assessment/toplevel.cpp:151]   --->   Operation 1256 'store' 'store_ln151' <Predicate = (!icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_93 : Operation 1257 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_31 = load i12 %open_set_heap_y_V_addr_36" [assessment/toplevel.cpp:152]   --->   Operation 1257 'load' 'open_set_heap_y_V_load_31' <Predicate = (!icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_93 : Operation 1258 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.12_ifconv"   --->   Operation 1258 'br' 'br_ln0' <Predicate = (!icmp_ln878_43)> <Delay = 1.58>
ST_93 : Operation 1259 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_11 = load i12 %open_set_heap_g_score_V_addr_35" [assessment/toplevel.cpp:150]   --->   Operation 1259 'load' 'open_set_heap_g_score_V_load_11' <Predicate = (icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_93 : Operation 1260 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_11, i4 %moves_node_g_score_V_addr_11" [assessment/toplevel.cpp:150]   --->   Operation 1260 'store' 'store_ln150' <Predicate = (icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_93 : Operation 1261 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_11 = load i12 %open_set_heap_x_V_addr_35" [assessment/toplevel.cpp:151]   --->   Operation 1261 'load' 'open_set_heap_x_V_load_11' <Predicate = (icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_93 : Operation 1262 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_11, i4 %moves_node_x_V_addr_11" [assessment/toplevel.cpp:151]   --->   Operation 1262 'store' 'store_ln151' <Predicate = (icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_93 : Operation 1263 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_11 = load i12 %open_set_heap_y_V_addr_35" [assessment/toplevel.cpp:152]   --->   Operation 1263 'load' 'open_set_heap_y_V_load_11' <Predicate = (icmp_ln878_43)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_93 : Operation 1264 [1/1] (1.58ns)   --->   "%br_ln196 = br void %.preheader.12_ifconv" [assessment/toplevel.cpp:196]   --->   Operation 1264 'br' 'br_ln196' <Predicate = (icmp_ln878_43)> <Delay = 1.58>
ST_93 : Operation 1265 [1/1] (0.00ns)   --->   "%current_3_11_in_in = phi i16 %or_ln176_10, void, i16 %add_ln177_10, void" [assessment/toplevel.cpp:176]   --->   Operation 1265 'phi' 'current_3_11_in_in' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1266 [1/1] (0.00ns)   --->   "%trunc_ln152_3 = trunc i16 %current_3_11_in_in" [assessment/toplevel.cpp:152]   --->   Operation 1266 'trunc' 'trunc_ln152_3' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1267 [1/1] (2.32ns)   --->   "%store_ln193 = store i12 %trunc_ln152_2, i4 %moves_target_addr_11" [assessment/toplevel.cpp:193]   --->   Operation 1267 'store' 'store_ln193' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_93 : Operation 1268 [1/1] (0.00ns)   --->   "%shl_ln176_10 = shl i16 %current_3_11_in_in, i16 1" [assessment/toplevel.cpp:176]   --->   Operation 1268 'shl' 'shl_ln176_10' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1269 [1/1] (0.00ns)   --->   "%or_ln176_11 = or i16 %shl_ln176_10, i16 1" [assessment/toplevel.cpp:176]   --->   Operation 1269 'or' 'or_ln176_11' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1270 [1/1] (0.00ns)   --->   "%zext_ln181_11 = zext i16 %or_ln176_11" [assessment/toplevel.cpp:181]   --->   Operation 1270 'zext' 'zext_ln181_11' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1271 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_37 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln181_11" [assessment/toplevel.cpp:181]   --->   Operation 1271 'getelementptr' 'open_set_heap_f_score_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1272 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_29 = load i12 %open_set_heap_f_score_V_addr_37" [assessment/toplevel.cpp:181]   --->   Operation 1272 'load' 'open_set_heap_f_score_V_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 94 <SV = 89> <Delay = 4.39>
ST_94 : Operation 1273 [1/1] (0.00ns)   --->   "%storemerge3_11 = phi i9 %open_set_heap_y_V_load_11, void, i9 %open_set_heap_y_V_load_31, void" [assessment/toplevel.cpp:152]   --->   Operation 1273 'phi' 'storemerge3_11' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1274 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %storemerge3_11, i4 %moves_node_y_V_addr_11" [assessment/toplevel.cpp:152]   --->   Operation 1274 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_94 : Operation 1275 [1/1] (2.07ns)   --->   "%add_ln177_11 = add i16 %shl_ln176_10, i16 2" [assessment/toplevel.cpp:177]   --->   Operation 1275 'add' 'add_ln177_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 1276 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_29 = load i12 %open_set_heap_f_score_V_addr_37" [assessment/toplevel.cpp:181]   --->   Operation 1276 'load' 'open_set_heap_f_score_V_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_94 : Operation 1277 [1/1] (0.00ns)   --->   "%zext_ln182_11 = zext i16 %add_ln177_11" [assessment/toplevel.cpp:182]   --->   Operation 1277 'zext' 'zext_ln182_11' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1278 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_38 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln182_11" [assessment/toplevel.cpp:182]   --->   Operation 1278 'getelementptr' 'open_set_heap_f_score_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1279 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_30 = load i12 %open_set_heap_f_score_V_addr_38" [assessment/toplevel.cpp:182]   --->   Operation 1279 'load' 'open_set_heap_f_score_V_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 95 <SV = 90> <Delay = 2.42>
ST_95 : Operation 1280 [1/1] (2.42ns)   --->   "%icmp_ln181_11 = icmp_ult  i16 %or_ln176_11, i16 %index" [assessment/toplevel.cpp:181]   --->   Operation 1280 'icmp' 'icmp_ln181_11' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1281 [1/1] (2.42ns)   --->   "%icmp_ln182_12 = icmp_ult  i16 %add_ln177_11, i16 %index" [assessment/toplevel.cpp:182]   --->   Operation 1281 'icmp' 'icmp_ln182_12' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 1282 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_30 = load i12 %open_set_heap_f_score_V_addr_38" [assessment/toplevel.cpp:182]   --->   Operation 1282 'load' 'open_set_heap_f_score_V_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 96 <SV = 91> <Delay = 6.30>
ST_96 : Operation 1283 [1/1] (0.69ns)   --->   "%select_ln181_11 = select i1 %icmp_ln181_11, i11 %open_set_heap_f_score_V_load_29, i11 2047" [assessment/toplevel.cpp:181]   --->   Operation 1283 'select' 'select_ln181_11' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 1284 [1/1] (0.69ns)   --->   "%select_ln182_12 = select i1 %icmp_ln182_12, i11 %open_set_heap_f_score_V_load_30, i11 2047" [assessment/toplevel.cpp:182]   --->   Operation 1284 'select' 'select_ln182_12' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_96 : Operation 1285 [1/1] (1.88ns)   --->   "%icmp_ln878_12 = icmp_ult  i11 %node_f_score_V, i11 %select_ln181_11"   --->   Operation 1285 'icmp' 'icmp_ln878_12' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1286 [1/1] (1.88ns)   --->   "%icmp_ln878_44 = icmp_ult  i11 %node_f_score_V, i11 %select_ln182_12"   --->   Operation 1286 'icmp' 'icmp_ln878_44' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1287 [1/1] (0.97ns)   --->   "%and_ln185_12 = and i1 %icmp_ln878_12, i1 %icmp_ln878_44" [assessment/toplevel.cpp:185]   --->   Operation 1287 'and' 'and_ln185_12' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1288 [1/1] (2.75ns)   --->   "%br_ln185 = br i1 %and_ln185_12, void, void %.loopexit" [assessment/toplevel.cpp:185]   --->   Operation 1288 'br' 'br_ln185' <Predicate = true> <Delay = 2.75>
ST_96 : Operation 1289 [1/1] (1.88ns)   --->   "%icmp_ln878_45 = icmp_ult  i11 %select_ln181_11, i11 %select_ln182_12"   --->   Operation 1289 'icmp' 'icmp_ln878_45' <Predicate = (!and_ln185_12)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 1290 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln878_45, void, void" [assessment/toplevel.cpp:190]   --->   Operation 1290 'br' 'br_ln190' <Predicate = (!and_ln185_12)> <Delay = 0.00>
ST_96 : Operation 1291 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_30, i4 %moves_node_f_score_V_addr_12" [assessment/toplevel.cpp:149]   --->   Operation 1291 'store' 'store_ln149' <Predicate = (!and_ln185_12 & !icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_96 : Operation 1292 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_38 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln182_11" [assessment/toplevel.cpp:150]   --->   Operation 1292 'getelementptr' 'open_set_heap_g_score_V_addr_38' <Predicate = (!and_ln185_12 & !icmp_ln878_45)> <Delay = 0.00>
ST_96 : Operation 1293 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_28 = load i12 %open_set_heap_g_score_V_addr_38" [assessment/toplevel.cpp:150]   --->   Operation 1293 'load' 'open_set_heap_g_score_V_load_28' <Predicate = (!and_ln185_12 & !icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_96 : Operation 1294 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_38 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln182_11" [assessment/toplevel.cpp:151]   --->   Operation 1294 'getelementptr' 'open_set_heap_x_V_addr_38' <Predicate = (!and_ln185_12 & !icmp_ln878_45)> <Delay = 0.00>
ST_96 : Operation 1295 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_32 = load i12 %open_set_heap_x_V_addr_38" [assessment/toplevel.cpp:151]   --->   Operation 1295 'load' 'open_set_heap_x_V_load_32' <Predicate = (!and_ln185_12 & !icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_96 : Operation 1296 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_38 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln182_11" [assessment/toplevel.cpp:152]   --->   Operation 1296 'getelementptr' 'open_set_heap_y_V_addr_38' <Predicate = (!and_ln185_12 & !icmp_ln878_45)> <Delay = 0.00>
ST_96 : Operation 1297 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_32 = load i12 %open_set_heap_y_V_addr_38" [assessment/toplevel.cpp:152]   --->   Operation 1297 'load' 'open_set_heap_y_V_load_32' <Predicate = (!and_ln185_12 & !icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_96 : Operation 1298 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_29, i4 %moves_node_f_score_V_addr_12" [assessment/toplevel.cpp:149]   --->   Operation 1298 'store' 'store_ln149' <Predicate = (!and_ln185_12 & icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_96 : Operation 1299 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_37 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln181_11" [assessment/toplevel.cpp:150]   --->   Operation 1299 'getelementptr' 'open_set_heap_g_score_V_addr_37' <Predicate = (!and_ln185_12 & icmp_ln878_45)> <Delay = 0.00>
ST_96 : Operation 1300 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_12 = load i12 %open_set_heap_g_score_V_addr_37" [assessment/toplevel.cpp:150]   --->   Operation 1300 'load' 'open_set_heap_g_score_V_load_12' <Predicate = (!and_ln185_12 & icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_96 : Operation 1301 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_37 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln181_11" [assessment/toplevel.cpp:151]   --->   Operation 1301 'getelementptr' 'open_set_heap_x_V_addr_37' <Predicate = (!and_ln185_12 & icmp_ln878_45)> <Delay = 0.00>
ST_96 : Operation 1302 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_12 = load i12 %open_set_heap_x_V_addr_37" [assessment/toplevel.cpp:151]   --->   Operation 1302 'load' 'open_set_heap_x_V_load_12' <Predicate = (!and_ln185_12 & icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_96 : Operation 1303 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_37 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln181_11" [assessment/toplevel.cpp:152]   --->   Operation 1303 'getelementptr' 'open_set_heap_y_V_addr_37' <Predicate = (!and_ln185_12 & icmp_ln878_45)> <Delay = 0.00>
ST_96 : Operation 1304 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_12 = load i12 %open_set_heap_y_V_addr_37" [assessment/toplevel.cpp:152]   --->   Operation 1304 'load' 'open_set_heap_y_V_load_12' <Predicate = (!and_ln185_12 & icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>

State 97 <SV = 92> <Delay = 4.64>
ST_97 : Operation 1305 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_28 = load i12 %open_set_heap_g_score_V_addr_38" [assessment/toplevel.cpp:150]   --->   Operation 1305 'load' 'open_set_heap_g_score_V_load_28' <Predicate = (!icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_97 : Operation 1306 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_28, i4 %moves_node_g_score_V_addr_12" [assessment/toplevel.cpp:150]   --->   Operation 1306 'store' 'store_ln150' <Predicate = (!icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_97 : Operation 1307 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_32 = load i12 %open_set_heap_x_V_addr_38" [assessment/toplevel.cpp:151]   --->   Operation 1307 'load' 'open_set_heap_x_V_load_32' <Predicate = (!icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_97 : Operation 1308 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_32, i4 %moves_node_x_V_addr_12" [assessment/toplevel.cpp:151]   --->   Operation 1308 'store' 'store_ln151' <Predicate = (!icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_97 : Operation 1309 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_32 = load i12 %open_set_heap_y_V_addr_38" [assessment/toplevel.cpp:152]   --->   Operation 1309 'load' 'open_set_heap_y_V_load_32' <Predicate = (!icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_97 : Operation 1310 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.13_ifconv"   --->   Operation 1310 'br' 'br_ln0' <Predicate = (!icmp_ln878_45)> <Delay = 1.58>
ST_97 : Operation 1311 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_12 = load i12 %open_set_heap_g_score_V_addr_37" [assessment/toplevel.cpp:150]   --->   Operation 1311 'load' 'open_set_heap_g_score_V_load_12' <Predicate = (icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_97 : Operation 1312 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_12, i4 %moves_node_g_score_V_addr_12" [assessment/toplevel.cpp:150]   --->   Operation 1312 'store' 'store_ln150' <Predicate = (icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_97 : Operation 1313 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_12 = load i12 %open_set_heap_x_V_addr_37" [assessment/toplevel.cpp:151]   --->   Operation 1313 'load' 'open_set_heap_x_V_load_12' <Predicate = (icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_97 : Operation 1314 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_12, i4 %moves_node_x_V_addr_12" [assessment/toplevel.cpp:151]   --->   Operation 1314 'store' 'store_ln151' <Predicate = (icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_97 : Operation 1315 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_12 = load i12 %open_set_heap_y_V_addr_37" [assessment/toplevel.cpp:152]   --->   Operation 1315 'load' 'open_set_heap_y_V_load_12' <Predicate = (icmp_ln878_45)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_97 : Operation 1316 [1/1] (1.58ns)   --->   "%br_ln196 = br void %.preheader.13_ifconv" [assessment/toplevel.cpp:196]   --->   Operation 1316 'br' 'br_ln196' <Predicate = (icmp_ln878_45)> <Delay = 1.58>
ST_97 : Operation 1317 [1/1] (0.00ns)   --->   "%current_3_12_in_in = phi i16 %or_ln176_11, void, i16 %add_ln177_11, void" [assessment/toplevel.cpp:176]   --->   Operation 1317 'phi' 'current_3_12_in_in' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1318 [1/1] (0.00ns)   --->   "%trunc_ln152_4 = trunc i16 %current_3_12_in_in" [assessment/toplevel.cpp:152]   --->   Operation 1318 'trunc' 'trunc_ln152_4' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1319 [1/1] (2.32ns)   --->   "%store_ln193 = store i12 %trunc_ln152_3, i4 %moves_target_addr_12" [assessment/toplevel.cpp:193]   --->   Operation 1319 'store' 'store_ln193' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_97 : Operation 1320 [1/1] (0.00ns)   --->   "%shl_ln176_11 = shl i16 %current_3_12_in_in, i16 1" [assessment/toplevel.cpp:176]   --->   Operation 1320 'shl' 'shl_ln176_11' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1321 [1/1] (0.00ns)   --->   "%or_ln176_12 = or i16 %shl_ln176_11, i16 1" [assessment/toplevel.cpp:176]   --->   Operation 1321 'or' 'or_ln176_12' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1322 [1/1] (2.07ns)   --->   "%add_ln177_12 = add i16 %shl_ln176_11, i16 2" [assessment/toplevel.cpp:177]   --->   Operation 1322 'add' 'add_ln177_12' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 1323 [1/1] (0.00ns)   --->   "%zext_ln181_12 = zext i16 %or_ln176_12" [assessment/toplevel.cpp:181]   --->   Operation 1323 'zext' 'zext_ln181_12' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1324 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_39 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln181_12" [assessment/toplevel.cpp:181]   --->   Operation 1324 'getelementptr' 'open_set_heap_f_score_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1325 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_31 = load i12 %open_set_heap_f_score_V_addr_39" [assessment/toplevel.cpp:181]   --->   Operation 1325 'load' 'open_set_heap_f_score_V_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 98 <SV = 93> <Delay = 2.32>
ST_98 : Operation 1326 [1/1] (0.00ns)   --->   "%storemerge3_12 = phi i9 %open_set_heap_y_V_load_12, void, i9 %open_set_heap_y_V_load_32, void" [assessment/toplevel.cpp:152]   --->   Operation 1326 'phi' 'storemerge3_12' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1327 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %storemerge3_12, i4 %moves_node_y_V_addr_12" [assessment/toplevel.cpp:152]   --->   Operation 1327 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_98 : Operation 1328 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_31 = load i12 %open_set_heap_f_score_V_addr_39" [assessment/toplevel.cpp:181]   --->   Operation 1328 'load' 'open_set_heap_f_score_V_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_98 : Operation 1329 [1/1] (0.00ns)   --->   "%zext_ln182_12 = zext i16 %add_ln177_12" [assessment/toplevel.cpp:182]   --->   Operation 1329 'zext' 'zext_ln182_12' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1330 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_40 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln182_12" [assessment/toplevel.cpp:182]   --->   Operation 1330 'getelementptr' 'open_set_heap_f_score_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1331 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_32 = load i12 %open_set_heap_f_score_V_addr_40" [assessment/toplevel.cpp:182]   --->   Operation 1331 'load' 'open_set_heap_f_score_V_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 99 <SV = 94> <Delay = 2.42>
ST_99 : Operation 1332 [1/1] (2.42ns)   --->   "%icmp_ln181_12 = icmp_ult  i16 %or_ln176_12, i16 %index" [assessment/toplevel.cpp:181]   --->   Operation 1332 'icmp' 'icmp_ln181_12' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1333 [1/1] (2.42ns)   --->   "%icmp_ln182_13 = icmp_ult  i16 %add_ln177_12, i16 %index" [assessment/toplevel.cpp:182]   --->   Operation 1333 'icmp' 'icmp_ln182_13' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 1334 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_32 = load i12 %open_set_heap_f_score_V_addr_40" [assessment/toplevel.cpp:182]   --->   Operation 1334 'load' 'open_set_heap_f_score_V_load_32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 100 <SV = 95> <Delay = 6.30>
ST_100 : Operation 1335 [1/1] (0.69ns)   --->   "%select_ln181_12 = select i1 %icmp_ln181_12, i11 %open_set_heap_f_score_V_load_31, i11 2047" [assessment/toplevel.cpp:181]   --->   Operation 1335 'select' 'select_ln181_12' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1336 [1/1] (0.69ns)   --->   "%select_ln182_13 = select i1 %icmp_ln182_13, i11 %open_set_heap_f_score_V_load_32, i11 2047" [assessment/toplevel.cpp:182]   --->   Operation 1336 'select' 'select_ln182_13' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_100 : Operation 1337 [1/1] (1.88ns)   --->   "%icmp_ln878_13 = icmp_ult  i11 %node_f_score_V, i11 %select_ln181_12"   --->   Operation 1337 'icmp' 'icmp_ln878_13' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1338 [1/1] (1.88ns)   --->   "%icmp_ln878_46 = icmp_ult  i11 %node_f_score_V, i11 %select_ln182_13"   --->   Operation 1338 'icmp' 'icmp_ln878_46' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1339 [1/1] (0.97ns)   --->   "%and_ln185_13 = and i1 %icmp_ln878_13, i1 %icmp_ln878_46" [assessment/toplevel.cpp:185]   --->   Operation 1339 'and' 'and_ln185_13' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1340 [1/1] (2.75ns)   --->   "%br_ln185 = br i1 %and_ln185_13, void, void %.loopexit" [assessment/toplevel.cpp:185]   --->   Operation 1340 'br' 'br_ln185' <Predicate = true> <Delay = 2.75>
ST_100 : Operation 1341 [1/1] (1.88ns)   --->   "%icmp_ln878_47 = icmp_ult  i11 %select_ln181_12, i11 %select_ln182_13"   --->   Operation 1341 'icmp' 'icmp_ln878_47' <Predicate = (!and_ln185_13)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_100 : Operation 1342 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln878_47, void, void" [assessment/toplevel.cpp:190]   --->   Operation 1342 'br' 'br_ln190' <Predicate = (!and_ln185_13)> <Delay = 0.00>
ST_100 : Operation 1343 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_32, i4 %moves_node_f_score_V_addr_13" [assessment/toplevel.cpp:149]   --->   Operation 1343 'store' 'store_ln149' <Predicate = (!and_ln185_13 & !icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_100 : Operation 1344 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_40 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln182_12" [assessment/toplevel.cpp:150]   --->   Operation 1344 'getelementptr' 'open_set_heap_g_score_V_addr_40' <Predicate = (!and_ln185_13 & !icmp_ln878_47)> <Delay = 0.00>
ST_100 : Operation 1345 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_29 = load i12 %open_set_heap_g_score_V_addr_40" [assessment/toplevel.cpp:150]   --->   Operation 1345 'load' 'open_set_heap_g_score_V_load_29' <Predicate = (!and_ln185_13 & !icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_100 : Operation 1346 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_40 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln182_12" [assessment/toplevel.cpp:151]   --->   Operation 1346 'getelementptr' 'open_set_heap_x_V_addr_40' <Predicate = (!and_ln185_13 & !icmp_ln878_47)> <Delay = 0.00>
ST_100 : Operation 1347 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_33 = load i12 %open_set_heap_x_V_addr_40" [assessment/toplevel.cpp:151]   --->   Operation 1347 'load' 'open_set_heap_x_V_load_33' <Predicate = (!and_ln185_13 & !icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_100 : Operation 1348 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_40 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln182_12" [assessment/toplevel.cpp:152]   --->   Operation 1348 'getelementptr' 'open_set_heap_y_V_addr_40' <Predicate = (!and_ln185_13 & !icmp_ln878_47)> <Delay = 0.00>
ST_100 : Operation 1349 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_33 = load i12 %open_set_heap_y_V_addr_40" [assessment/toplevel.cpp:152]   --->   Operation 1349 'load' 'open_set_heap_y_V_load_33' <Predicate = (!and_ln185_13 & !icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_100 : Operation 1350 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_31, i4 %moves_node_f_score_V_addr_13" [assessment/toplevel.cpp:149]   --->   Operation 1350 'store' 'store_ln149' <Predicate = (!and_ln185_13 & icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_100 : Operation 1351 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_39 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln181_12" [assessment/toplevel.cpp:150]   --->   Operation 1351 'getelementptr' 'open_set_heap_g_score_V_addr_39' <Predicate = (!and_ln185_13 & icmp_ln878_47)> <Delay = 0.00>
ST_100 : Operation 1352 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_13 = load i12 %open_set_heap_g_score_V_addr_39" [assessment/toplevel.cpp:150]   --->   Operation 1352 'load' 'open_set_heap_g_score_V_load_13' <Predicate = (!and_ln185_13 & icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_100 : Operation 1353 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_39 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln181_12" [assessment/toplevel.cpp:151]   --->   Operation 1353 'getelementptr' 'open_set_heap_x_V_addr_39' <Predicate = (!and_ln185_13 & icmp_ln878_47)> <Delay = 0.00>
ST_100 : Operation 1354 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_13 = load i12 %open_set_heap_x_V_addr_39" [assessment/toplevel.cpp:151]   --->   Operation 1354 'load' 'open_set_heap_x_V_load_13' <Predicate = (!and_ln185_13 & icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_100 : Operation 1355 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_39 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln181_12" [assessment/toplevel.cpp:152]   --->   Operation 1355 'getelementptr' 'open_set_heap_y_V_addr_39' <Predicate = (!and_ln185_13 & icmp_ln878_47)> <Delay = 0.00>
ST_100 : Operation 1356 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_13 = load i12 %open_set_heap_y_V_addr_39" [assessment/toplevel.cpp:152]   --->   Operation 1356 'load' 'open_set_heap_y_V_load_13' <Predicate = (!and_ln185_13 & icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>

State 101 <SV = 96> <Delay = 4.64>
ST_101 : Operation 1357 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_29 = load i12 %open_set_heap_g_score_V_addr_40" [assessment/toplevel.cpp:150]   --->   Operation 1357 'load' 'open_set_heap_g_score_V_load_29' <Predicate = (!icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_101 : Operation 1358 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_29, i4 %moves_node_g_score_V_addr_13" [assessment/toplevel.cpp:150]   --->   Operation 1358 'store' 'store_ln150' <Predicate = (!icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_101 : Operation 1359 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_33 = load i12 %open_set_heap_x_V_addr_40" [assessment/toplevel.cpp:151]   --->   Operation 1359 'load' 'open_set_heap_x_V_load_33' <Predicate = (!icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_101 : Operation 1360 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_33, i4 %moves_node_x_V_addr_13" [assessment/toplevel.cpp:151]   --->   Operation 1360 'store' 'store_ln151' <Predicate = (!icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_101 : Operation 1361 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_33 = load i12 %open_set_heap_y_V_addr_40" [assessment/toplevel.cpp:152]   --->   Operation 1361 'load' 'open_set_heap_y_V_load_33' <Predicate = (!icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_101 : Operation 1362 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.14_ifconv"   --->   Operation 1362 'br' 'br_ln0' <Predicate = (!icmp_ln878_47)> <Delay = 1.58>
ST_101 : Operation 1363 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_13 = load i12 %open_set_heap_g_score_V_addr_39" [assessment/toplevel.cpp:150]   --->   Operation 1363 'load' 'open_set_heap_g_score_V_load_13' <Predicate = (icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_101 : Operation 1364 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_13, i4 %moves_node_g_score_V_addr_13" [assessment/toplevel.cpp:150]   --->   Operation 1364 'store' 'store_ln150' <Predicate = (icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_101 : Operation 1365 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_13 = load i12 %open_set_heap_x_V_addr_39" [assessment/toplevel.cpp:151]   --->   Operation 1365 'load' 'open_set_heap_x_V_load_13' <Predicate = (icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_101 : Operation 1366 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_13, i4 %moves_node_x_V_addr_13" [assessment/toplevel.cpp:151]   --->   Operation 1366 'store' 'store_ln151' <Predicate = (icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_101 : Operation 1367 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_13 = load i12 %open_set_heap_y_V_addr_39" [assessment/toplevel.cpp:152]   --->   Operation 1367 'load' 'open_set_heap_y_V_load_13' <Predicate = (icmp_ln878_47)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_101 : Operation 1368 [1/1] (1.58ns)   --->   "%br_ln196 = br void %.preheader.14_ifconv" [assessment/toplevel.cpp:196]   --->   Operation 1368 'br' 'br_ln196' <Predicate = (icmp_ln878_47)> <Delay = 1.58>
ST_101 : Operation 1369 [1/1] (0.00ns)   --->   "%current_3_13_in_in = phi i16 %or_ln176_12, void, i16 %add_ln177_12, void" [assessment/toplevel.cpp:176]   --->   Operation 1369 'phi' 'current_3_13_in_in' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1370 [1/1] (0.00ns)   --->   "%trunc_ln152_5 = trunc i16 %current_3_13_in_in" [assessment/toplevel.cpp:152]   --->   Operation 1370 'trunc' 'trunc_ln152_5' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1371 [1/1] (2.32ns)   --->   "%store_ln193 = store i12 %trunc_ln152_4, i4 %moves_target_addr_13" [assessment/toplevel.cpp:193]   --->   Operation 1371 'store' 'store_ln193' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_101 : Operation 1372 [1/1] (0.00ns)   --->   "%shl_ln176_12 = shl i16 %current_3_13_in_in, i16 1" [assessment/toplevel.cpp:176]   --->   Operation 1372 'shl' 'shl_ln176_12' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1373 [1/1] (0.00ns)   --->   "%or_ln176_13 = or i16 %shl_ln176_12, i16 1" [assessment/toplevel.cpp:176]   --->   Operation 1373 'or' 'or_ln176_13' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1374 [1/1] (2.07ns)   --->   "%add_ln177_13 = add i16 %shl_ln176_12, i16 2" [assessment/toplevel.cpp:177]   --->   Operation 1374 'add' 'add_ln177_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 1375 [1/1] (0.00ns)   --->   "%zext_ln181_13 = zext i16 %or_ln176_13" [assessment/toplevel.cpp:181]   --->   Operation 1375 'zext' 'zext_ln181_13' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1376 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_41 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln181_13" [assessment/toplevel.cpp:181]   --->   Operation 1376 'getelementptr' 'open_set_heap_f_score_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1377 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_33 = load i12 %open_set_heap_f_score_V_addr_41" [assessment/toplevel.cpp:181]   --->   Operation 1377 'load' 'open_set_heap_f_score_V_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 102 <SV = 97> <Delay = 2.32>
ST_102 : Operation 1378 [1/1] (0.00ns)   --->   "%storemerge3_13 = phi i9 %open_set_heap_y_V_load_13, void, i9 %open_set_heap_y_V_load_33, void" [assessment/toplevel.cpp:152]   --->   Operation 1378 'phi' 'storemerge3_13' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1379 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %storemerge3_13, i4 %moves_node_y_V_addr_13" [assessment/toplevel.cpp:152]   --->   Operation 1379 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_102 : Operation 1380 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_33 = load i12 %open_set_heap_f_score_V_addr_41" [assessment/toplevel.cpp:181]   --->   Operation 1380 'load' 'open_set_heap_f_score_V_load_33' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_102 : Operation 1381 [1/1] (0.00ns)   --->   "%zext_ln182_13 = zext i16 %add_ln177_13" [assessment/toplevel.cpp:182]   --->   Operation 1381 'zext' 'zext_ln182_13' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1382 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_42 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln182_13" [assessment/toplevel.cpp:182]   --->   Operation 1382 'getelementptr' 'open_set_heap_f_score_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1383 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_34 = load i12 %open_set_heap_f_score_V_addr_42" [assessment/toplevel.cpp:182]   --->   Operation 1383 'load' 'open_set_heap_f_score_V_load_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 103 <SV = 98> <Delay = 2.42>
ST_103 : Operation 1384 [1/1] (2.42ns)   --->   "%icmp_ln181_13 = icmp_ult  i16 %or_ln176_13, i16 %index" [assessment/toplevel.cpp:181]   --->   Operation 1384 'icmp' 'icmp_ln181_13' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1385 [1/1] (2.42ns)   --->   "%icmp_ln182_14 = icmp_ult  i16 %add_ln177_13, i16 %index" [assessment/toplevel.cpp:182]   --->   Operation 1385 'icmp' 'icmp_ln182_14' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 1386 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_34 = load i12 %open_set_heap_f_score_V_addr_42" [assessment/toplevel.cpp:182]   --->   Operation 1386 'load' 'open_set_heap_f_score_V_load_34' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 104 <SV = 99> <Delay = 6.30>
ST_104 : Operation 1387 [1/1] (0.69ns)   --->   "%select_ln181_13 = select i1 %icmp_ln181_13, i11 %open_set_heap_f_score_V_load_33, i11 2047" [assessment/toplevel.cpp:181]   --->   Operation 1387 'select' 'select_ln181_13' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_104 : Operation 1388 [1/1] (0.69ns)   --->   "%select_ln182_14 = select i1 %icmp_ln182_14, i11 %open_set_heap_f_score_V_load_34, i11 2047" [assessment/toplevel.cpp:182]   --->   Operation 1388 'select' 'select_ln182_14' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_104 : Operation 1389 [1/1] (1.88ns)   --->   "%icmp_ln878_14 = icmp_ult  i11 %node_f_score_V, i11 %select_ln181_13"   --->   Operation 1389 'icmp' 'icmp_ln878_14' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1390 [1/1] (1.88ns)   --->   "%icmp_ln878_48 = icmp_ult  i11 %node_f_score_V, i11 %select_ln182_14"   --->   Operation 1390 'icmp' 'icmp_ln878_48' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1391 [1/1] (0.97ns)   --->   "%and_ln185_14 = and i1 %icmp_ln878_14, i1 %icmp_ln878_48" [assessment/toplevel.cpp:185]   --->   Operation 1391 'and' 'and_ln185_14' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1392 [1/1] (2.75ns)   --->   "%br_ln185 = br i1 %and_ln185_14, void, void %.loopexit" [assessment/toplevel.cpp:185]   --->   Operation 1392 'br' 'br_ln185' <Predicate = true> <Delay = 2.75>
ST_104 : Operation 1393 [1/1] (1.88ns)   --->   "%icmp_ln878_49 = icmp_ult  i11 %select_ln181_13, i11 %select_ln182_14"   --->   Operation 1393 'icmp' 'icmp_ln878_49' <Predicate = (!and_ln185_14)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 1394 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln878_49, void, void" [assessment/toplevel.cpp:190]   --->   Operation 1394 'br' 'br_ln190' <Predicate = (!and_ln185_14)> <Delay = 0.00>
ST_104 : Operation 1395 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_34, i4 %moves_node_f_score_V_addr_14" [assessment/toplevel.cpp:149]   --->   Operation 1395 'store' 'store_ln149' <Predicate = (!and_ln185_14 & !icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_104 : Operation 1396 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_42 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln182_13" [assessment/toplevel.cpp:150]   --->   Operation 1396 'getelementptr' 'open_set_heap_g_score_V_addr_42' <Predicate = (!and_ln185_14 & !icmp_ln878_49)> <Delay = 0.00>
ST_104 : Operation 1397 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_30 = load i12 %open_set_heap_g_score_V_addr_42" [assessment/toplevel.cpp:150]   --->   Operation 1397 'load' 'open_set_heap_g_score_V_load_30' <Predicate = (!and_ln185_14 & !icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_104 : Operation 1398 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_42 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln182_13" [assessment/toplevel.cpp:151]   --->   Operation 1398 'getelementptr' 'open_set_heap_x_V_addr_42' <Predicate = (!and_ln185_14 & !icmp_ln878_49)> <Delay = 0.00>
ST_104 : Operation 1399 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_34 = load i12 %open_set_heap_x_V_addr_42" [assessment/toplevel.cpp:151]   --->   Operation 1399 'load' 'open_set_heap_x_V_load_34' <Predicate = (!and_ln185_14 & !icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_104 : Operation 1400 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_42 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln182_13" [assessment/toplevel.cpp:152]   --->   Operation 1400 'getelementptr' 'open_set_heap_y_V_addr_42' <Predicate = (!and_ln185_14 & !icmp_ln878_49)> <Delay = 0.00>
ST_104 : Operation 1401 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_34 = load i12 %open_set_heap_y_V_addr_42" [assessment/toplevel.cpp:152]   --->   Operation 1401 'load' 'open_set_heap_y_V_load_34' <Predicate = (!and_ln185_14 & !icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_104 : Operation 1402 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_33, i4 %moves_node_f_score_V_addr_14" [assessment/toplevel.cpp:149]   --->   Operation 1402 'store' 'store_ln149' <Predicate = (!and_ln185_14 & icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_104 : Operation 1403 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_41 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln181_13" [assessment/toplevel.cpp:150]   --->   Operation 1403 'getelementptr' 'open_set_heap_g_score_V_addr_41' <Predicate = (!and_ln185_14 & icmp_ln878_49)> <Delay = 0.00>
ST_104 : Operation 1404 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_14 = load i12 %open_set_heap_g_score_V_addr_41" [assessment/toplevel.cpp:150]   --->   Operation 1404 'load' 'open_set_heap_g_score_V_load_14' <Predicate = (!and_ln185_14 & icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_104 : Operation 1405 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_41 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln181_13" [assessment/toplevel.cpp:151]   --->   Operation 1405 'getelementptr' 'open_set_heap_x_V_addr_41' <Predicate = (!and_ln185_14 & icmp_ln878_49)> <Delay = 0.00>
ST_104 : Operation 1406 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_14 = load i12 %open_set_heap_x_V_addr_41" [assessment/toplevel.cpp:151]   --->   Operation 1406 'load' 'open_set_heap_x_V_load_14' <Predicate = (!and_ln185_14 & icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_104 : Operation 1407 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_41 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln181_13" [assessment/toplevel.cpp:152]   --->   Operation 1407 'getelementptr' 'open_set_heap_y_V_addr_41' <Predicate = (!and_ln185_14 & icmp_ln878_49)> <Delay = 0.00>
ST_104 : Operation 1408 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_14 = load i12 %open_set_heap_y_V_addr_41" [assessment/toplevel.cpp:152]   --->   Operation 1408 'load' 'open_set_heap_y_V_load_14' <Predicate = (!and_ln185_14 & icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>

State 105 <SV = 100> <Delay = 4.64>
ST_105 : Operation 1409 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_30 = load i12 %open_set_heap_g_score_V_addr_42" [assessment/toplevel.cpp:150]   --->   Operation 1409 'load' 'open_set_heap_g_score_V_load_30' <Predicate = (!icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_105 : Operation 1410 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_30, i4 %moves_node_g_score_V_addr_14" [assessment/toplevel.cpp:150]   --->   Operation 1410 'store' 'store_ln150' <Predicate = (!icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_105 : Operation 1411 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_34 = load i12 %open_set_heap_x_V_addr_42" [assessment/toplevel.cpp:151]   --->   Operation 1411 'load' 'open_set_heap_x_V_load_34' <Predicate = (!icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_105 : Operation 1412 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_34, i4 %moves_node_x_V_addr_14" [assessment/toplevel.cpp:151]   --->   Operation 1412 'store' 'store_ln151' <Predicate = (!icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_105 : Operation 1413 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_34 = load i12 %open_set_heap_y_V_addr_42" [assessment/toplevel.cpp:152]   --->   Operation 1413 'load' 'open_set_heap_y_V_load_34' <Predicate = (!icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_105 : Operation 1414 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.15_ifconv"   --->   Operation 1414 'br' 'br_ln0' <Predicate = (!icmp_ln878_49)> <Delay = 1.58>
ST_105 : Operation 1415 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_14 = load i12 %open_set_heap_g_score_V_addr_41" [assessment/toplevel.cpp:150]   --->   Operation 1415 'load' 'open_set_heap_g_score_V_load_14' <Predicate = (icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_105 : Operation 1416 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_14, i4 %moves_node_g_score_V_addr_14" [assessment/toplevel.cpp:150]   --->   Operation 1416 'store' 'store_ln150' <Predicate = (icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_105 : Operation 1417 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_14 = load i12 %open_set_heap_x_V_addr_41" [assessment/toplevel.cpp:151]   --->   Operation 1417 'load' 'open_set_heap_x_V_load_14' <Predicate = (icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_105 : Operation 1418 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_14, i4 %moves_node_x_V_addr_14" [assessment/toplevel.cpp:151]   --->   Operation 1418 'store' 'store_ln151' <Predicate = (icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_105 : Operation 1419 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_14 = load i12 %open_set_heap_y_V_addr_41" [assessment/toplevel.cpp:152]   --->   Operation 1419 'load' 'open_set_heap_y_V_load_14' <Predicate = (icmp_ln878_49)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_105 : Operation 1420 [1/1] (1.58ns)   --->   "%br_ln196 = br void %.preheader.15_ifconv" [assessment/toplevel.cpp:196]   --->   Operation 1420 'br' 'br_ln196' <Predicate = (icmp_ln878_49)> <Delay = 1.58>
ST_105 : Operation 1421 [1/1] (0.00ns)   --->   "%current_3_14_in_in = phi i16 %or_ln176_13, void, i16 %add_ln177_13, void" [assessment/toplevel.cpp:176]   --->   Operation 1421 'phi' 'current_3_14_in_in' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1422 [1/1] (0.00ns)   --->   "%trunc_ln152_6 = trunc i16 %current_3_14_in_in" [assessment/toplevel.cpp:152]   --->   Operation 1422 'trunc' 'trunc_ln152_6' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1423 [1/1] (2.32ns)   --->   "%store_ln193 = store i12 %trunc_ln152_5, i4 %moves_target_addr_14" [assessment/toplevel.cpp:193]   --->   Operation 1423 'store' 'store_ln193' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_105 : Operation 1424 [1/1] (0.00ns)   --->   "%shl_ln176_13 = shl i16 %current_3_14_in_in, i16 1" [assessment/toplevel.cpp:176]   --->   Operation 1424 'shl' 'shl_ln176_13' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1425 [1/1] (0.00ns)   --->   "%or_ln176_14 = or i16 %shl_ln176_13, i16 1" [assessment/toplevel.cpp:176]   --->   Operation 1425 'or' 'or_ln176_14' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1426 [1/1] (2.07ns)   --->   "%add_ln177_14 = add i16 %shl_ln176_13, i16 2" [assessment/toplevel.cpp:177]   --->   Operation 1426 'add' 'add_ln177_14' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 1427 [1/1] (0.00ns)   --->   "%zext_ln181_14 = zext i16 %or_ln176_14" [assessment/toplevel.cpp:181]   --->   Operation 1427 'zext' 'zext_ln181_14' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1428 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_43 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln181_14" [assessment/toplevel.cpp:181]   --->   Operation 1428 'getelementptr' 'open_set_heap_f_score_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1429 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_35 = load i12 %open_set_heap_f_score_V_addr_43" [assessment/toplevel.cpp:181]   --->   Operation 1429 'load' 'open_set_heap_f_score_V_load_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 106 <SV = 101> <Delay = 2.32>
ST_106 : Operation 1430 [1/1] (0.00ns)   --->   "%storemerge3_14 = phi i9 %open_set_heap_y_V_load_14, void, i9 %open_set_heap_y_V_load_34, void" [assessment/toplevel.cpp:152]   --->   Operation 1430 'phi' 'storemerge3_14' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1431 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %storemerge3_14, i4 %moves_node_y_V_addr_14" [assessment/toplevel.cpp:152]   --->   Operation 1431 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_106 : Operation 1432 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_35 = load i12 %open_set_heap_f_score_V_addr_43" [assessment/toplevel.cpp:181]   --->   Operation 1432 'load' 'open_set_heap_f_score_V_load_35' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_106 : Operation 1433 [1/1] (0.00ns)   --->   "%zext_ln182_14 = zext i16 %add_ln177_14" [assessment/toplevel.cpp:182]   --->   Operation 1433 'zext' 'zext_ln182_14' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1434 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_44 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln182_14" [assessment/toplevel.cpp:182]   --->   Operation 1434 'getelementptr' 'open_set_heap_f_score_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1435 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_36 = load i12 %open_set_heap_f_score_V_addr_44" [assessment/toplevel.cpp:182]   --->   Operation 1435 'load' 'open_set_heap_f_score_V_load_36' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 107 <SV = 102> <Delay = 2.42>
ST_107 : Operation 1436 [1/1] (2.42ns)   --->   "%icmp_ln181_14 = icmp_ult  i16 %or_ln176_14, i16 %index" [assessment/toplevel.cpp:181]   --->   Operation 1436 'icmp' 'icmp_ln181_14' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1437 [1/1] (2.42ns)   --->   "%icmp_ln182_15 = icmp_ult  i16 %add_ln177_14, i16 %index" [assessment/toplevel.cpp:182]   --->   Operation 1437 'icmp' 'icmp_ln182_15' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1438 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_36 = load i12 %open_set_heap_f_score_V_addr_44" [assessment/toplevel.cpp:182]   --->   Operation 1438 'load' 'open_set_heap_f_score_V_load_36' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 108 <SV = 103> <Delay = 6.30>
ST_108 : Operation 1439 [1/1] (0.69ns)   --->   "%select_ln181_14 = select i1 %icmp_ln181_14, i11 %open_set_heap_f_score_V_load_35, i11 2047" [assessment/toplevel.cpp:181]   --->   Operation 1439 'select' 'select_ln181_14' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 1440 [1/1] (0.69ns)   --->   "%select_ln182_15 = select i1 %icmp_ln182_15, i11 %open_set_heap_f_score_V_load_36, i11 2047" [assessment/toplevel.cpp:182]   --->   Operation 1440 'select' 'select_ln182_15' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_108 : Operation 1441 [1/1] (1.88ns)   --->   "%icmp_ln878_15 = icmp_ult  i11 %node_f_score_V, i11 %select_ln181_14"   --->   Operation 1441 'icmp' 'icmp_ln878_15' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1442 [1/1] (1.88ns)   --->   "%icmp_ln878_50 = icmp_ult  i11 %node_f_score_V, i11 %select_ln182_15"   --->   Operation 1442 'icmp' 'icmp_ln878_50' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1443 [1/1] (0.97ns)   --->   "%and_ln185_15 = and i1 %icmp_ln878_15, i1 %icmp_ln878_50" [assessment/toplevel.cpp:185]   --->   Operation 1443 'and' 'and_ln185_15' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1444 [1/1] (2.75ns)   --->   "%br_ln185 = br i1 %and_ln185_15, void, void %.loopexit" [assessment/toplevel.cpp:185]   --->   Operation 1444 'br' 'br_ln185' <Predicate = true> <Delay = 2.75>
ST_108 : Operation 1445 [1/1] (1.88ns)   --->   "%icmp_ln878_51 = icmp_ult  i11 %select_ln181_14, i11 %select_ln182_15"   --->   Operation 1445 'icmp' 'icmp_ln878_51' <Predicate = (!and_ln185_15)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1446 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln878_51, void, void" [assessment/toplevel.cpp:190]   --->   Operation 1446 'br' 'br_ln190' <Predicate = (!and_ln185_15)> <Delay = 0.00>
ST_108 : Operation 1447 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_36, i4 %moves_node_f_score_V_addr_15" [assessment/toplevel.cpp:149]   --->   Operation 1447 'store' 'store_ln149' <Predicate = (!and_ln185_15 & !icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_108 : Operation 1448 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_44 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln182_14" [assessment/toplevel.cpp:150]   --->   Operation 1448 'getelementptr' 'open_set_heap_g_score_V_addr_44' <Predicate = (!and_ln185_15 & !icmp_ln878_51)> <Delay = 0.00>
ST_108 : Operation 1449 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_31 = load i12 %open_set_heap_g_score_V_addr_44" [assessment/toplevel.cpp:150]   --->   Operation 1449 'load' 'open_set_heap_g_score_V_load_31' <Predicate = (!and_ln185_15 & !icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_108 : Operation 1450 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_44 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln182_14" [assessment/toplevel.cpp:151]   --->   Operation 1450 'getelementptr' 'open_set_heap_x_V_addr_44' <Predicate = (!and_ln185_15 & !icmp_ln878_51)> <Delay = 0.00>
ST_108 : Operation 1451 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_35 = load i12 %open_set_heap_x_V_addr_44" [assessment/toplevel.cpp:151]   --->   Operation 1451 'load' 'open_set_heap_x_V_load_35' <Predicate = (!and_ln185_15 & !icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_108 : Operation 1452 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_44 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln182_14" [assessment/toplevel.cpp:152]   --->   Operation 1452 'getelementptr' 'open_set_heap_y_V_addr_44' <Predicate = (!and_ln185_15 & !icmp_ln878_51)> <Delay = 0.00>
ST_108 : Operation 1453 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_35 = load i12 %open_set_heap_y_V_addr_44" [assessment/toplevel.cpp:152]   --->   Operation 1453 'load' 'open_set_heap_y_V_load_35' <Predicate = (!and_ln185_15 & !icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_108 : Operation 1454 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %open_set_heap_f_score_V_load_35, i4 %moves_node_f_score_V_addr_15" [assessment/toplevel.cpp:149]   --->   Operation 1454 'store' 'store_ln149' <Predicate = (!and_ln185_15 & icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_108 : Operation 1455 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_43 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln181_14" [assessment/toplevel.cpp:150]   --->   Operation 1455 'getelementptr' 'open_set_heap_g_score_V_addr_43' <Predicate = (!and_ln185_15 & icmp_ln878_51)> <Delay = 0.00>
ST_108 : Operation 1456 [2/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_15 = load i12 %open_set_heap_g_score_V_addr_43" [assessment/toplevel.cpp:150]   --->   Operation 1456 'load' 'open_set_heap_g_score_V_load_15' <Predicate = (!and_ln185_15 & icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_108 : Operation 1457 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_43 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln181_14" [assessment/toplevel.cpp:151]   --->   Operation 1457 'getelementptr' 'open_set_heap_x_V_addr_43' <Predicate = (!and_ln185_15 & icmp_ln878_51)> <Delay = 0.00>
ST_108 : Operation 1458 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_15 = load i12 %open_set_heap_x_V_addr_43" [assessment/toplevel.cpp:151]   --->   Operation 1458 'load' 'open_set_heap_x_V_load_15' <Predicate = (!and_ln185_15 & icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_108 : Operation 1459 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_43 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln181_14" [assessment/toplevel.cpp:152]   --->   Operation 1459 'getelementptr' 'open_set_heap_y_V_addr_43' <Predicate = (!and_ln185_15 & icmp_ln878_51)> <Delay = 0.00>
ST_108 : Operation 1460 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_15 = load i12 %open_set_heap_y_V_addr_43" [assessment/toplevel.cpp:152]   --->   Operation 1460 'load' 'open_set_heap_y_V_load_15' <Predicate = (!and_ln185_15 & icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>

State 109 <SV = 104> <Delay = 6.23>
ST_109 : Operation 1461 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_31 = load i12 %open_set_heap_g_score_V_addr_44" [assessment/toplevel.cpp:150]   --->   Operation 1461 'load' 'open_set_heap_g_score_V_load_31' <Predicate = (!icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_109 : Operation 1462 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_31, i4 %moves_node_g_score_V_addr_15" [assessment/toplevel.cpp:150]   --->   Operation 1462 'store' 'store_ln150' <Predicate = (!icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_109 : Operation 1463 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_35 = load i12 %open_set_heap_x_V_addr_44" [assessment/toplevel.cpp:151]   --->   Operation 1463 'load' 'open_set_heap_x_V_load_35' <Predicate = (!icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_109 : Operation 1464 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_35, i4 %moves_node_x_V_addr_15" [assessment/toplevel.cpp:151]   --->   Operation 1464 'store' 'store_ln151' <Predicate = (!icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_109 : Operation 1465 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_35 = load i12 %open_set_heap_y_V_addr_44" [assessment/toplevel.cpp:152]   --->   Operation 1465 'load' 'open_set_heap_y_V_load_35' <Predicate = (!icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_109 : Operation 1466 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader.16"   --->   Operation 1466 'br' 'br_ln0' <Predicate = (!icmp_ln878_51)> <Delay = 1.58>
ST_109 : Operation 1467 [1/2] (2.32ns)   --->   "%open_set_heap_g_score_V_load_15 = load i12 %open_set_heap_g_score_V_addr_43" [assessment/toplevel.cpp:150]   --->   Operation 1467 'load' 'open_set_heap_g_score_V_load_15' <Predicate = (icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_109 : Operation 1468 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %open_set_heap_g_score_V_load_15, i4 %moves_node_g_score_V_addr_15" [assessment/toplevel.cpp:150]   --->   Operation 1468 'store' 'store_ln150' <Predicate = (icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_109 : Operation 1469 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_15 = load i12 %open_set_heap_x_V_addr_43" [assessment/toplevel.cpp:151]   --->   Operation 1469 'load' 'open_set_heap_x_V_load_15' <Predicate = (icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_109 : Operation 1470 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %open_set_heap_x_V_load_15, i4 %moves_node_x_V_addr_15" [assessment/toplevel.cpp:151]   --->   Operation 1470 'store' 'store_ln151' <Predicate = (icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_109 : Operation 1471 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_15 = load i12 %open_set_heap_y_V_addr_43" [assessment/toplevel.cpp:152]   --->   Operation 1471 'load' 'open_set_heap_y_V_load_15' <Predicate = (icmp_ln878_51)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_109 : Operation 1472 [1/1] (1.58ns)   --->   "%br_ln196 = br void %.preheader.16" [assessment/toplevel.cpp:196]   --->   Operation 1472 'br' 'br_ln196' <Predicate = (icmp_ln878_51)> <Delay = 1.58>
ST_109 : Operation 1473 [1/1] (0.00ns)   --->   "%storemerge3_15 = phi i9 %open_set_heap_y_V_load_15, void, i9 %open_set_heap_y_V_load_35, void" [assessment/toplevel.cpp:152]   --->   Operation 1473 'phi' 'storemerge3_15' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1474 [1/1] (0.00ns)   --->   "%current_3_15_in_in = phi i16 %or_ln176_14, void, i16 %add_ln177_14, void" [assessment/toplevel.cpp:176]   --->   Operation 1474 'phi' 'current_3_15_in_in' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1475 [1/1] (0.00ns)   --->   "%trunc_ln181 = trunc i16 %current_3_15_in_in" [assessment/toplevel.cpp:181]   --->   Operation 1475 'trunc' 'trunc_ln181' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1476 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %storemerge3_15, i4 %moves_node_y_V_addr_15" [assessment/toplevel.cpp:152]   --->   Operation 1476 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_109 : Operation 1477 [1/1] (2.32ns)   --->   "%store_ln193 = store i12 %trunc_ln152_6, i4 %moves_target_addr_15" [assessment/toplevel.cpp:193]   --->   Operation 1477 'store' 'store_ln193' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_109 : Operation 1478 [1/1] (2.75ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 1478 'br' 'br_ln0' <Predicate = true> <Delay = 2.75>

State 110 <SV = 105> <Delay = 1.58>
ST_110 : Operation 1479 [1/1] (0.00ns)   --->   "%current26 = phi i12 %trunc_ln181, void %.preheader.16, i12 0, void %.split21.0, i12 %zext_ln152, void %.preheader.1_ifconv, i12 %zext_ln152_1, void %.preheader.2_ifconv, i12 %zext_ln152_2, void %.preheader.3_ifconv, i12 %zext_ln152_3, void %.preheader.4_ifconv, i12 %zext_ln152_4, void %.preheader.5_ifconv, i12 %zext_ln152_5, void %.preheader.6_ifconv, i12 %zext_ln152_6, void %.preheader.7_ifconv, i12 %current_3_7, void %.preheader.8_ifconv, i12 %trunc_ln152, void %.preheader.9_ifconv, i12 %trunc_ln152_1, void %.preheader.10_ifconv, i12 %trunc_ln152_2, void %.preheader.11_ifconv, i12 %trunc_ln152_3, void %.preheader.12_ifconv, i12 %trunc_ln152_4, void %.preheader.13_ifconv, i12 %trunc_ln152_5, void %.preheader.14_ifconv, i12 %trunc_ln152_6, void %.preheader.15_ifconv" [assessment/toplevel.cpp:181]   --->   Operation 1479 'phi' 'current26' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1480 [1/1] (0.00ns)   --->   "%move_count_0_i_i_i925 = phi i5 16, void %.preheader.16, i5 0, void %.split21.0, i5 1, void %.preheader.1_ifconv, i5 2, void %.preheader.2_ifconv, i5 3, void %.preheader.3_ifconv, i5 4, void %.preheader.4_ifconv, i5 5, void %.preheader.5_ifconv, i5 6, void %.preheader.6_ifconv, i5 7, void %.preheader.7_ifconv, i5 8, void %.preheader.8_ifconv, i5 9, void %.preheader.9_ifconv, i5 10, void %.preheader.10_ifconv, i5 11, void %.preheader.11_ifconv, i5 12, void %.preheader.12_ifconv, i5 13, void %.preheader.13_ifconv, i5 14, void %.preheader.14_ifconv, i5 15, void %.preheader.15_ifconv"   --->   Operation 1480 'phi' 'move_count_0_i_i_i925' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1481 [1/1] (1.36ns)   --->   "%icmp_ln207 = icmp_eq  i5 %move_count_0_i_i_i925, i5 0" [assessment/toplevel.cpp:207]   --->   Operation 1481 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1482 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %icmp_ln207, void %.lr.ph.preheader, void %_Z11os_heap_popv.exit.i" [assessment/toplevel.cpp:207]   --->   Operation 1482 'br' 'br_ln207' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1483 [1/1] (1.58ns)   --->   "%br_ln208 = br void %.lr.ph" [assessment/toplevel.cpp:208]   --->   Operation 1483 'br' 'br_ln208' <Predicate = (!icmp_ln207)> <Delay = 1.58>

State 111 <SV = 106> <Delay = 5.61>
ST_111 : Operation 1484 [1/1] (0.00ns)   --->   "%i_6 = phi i5 %i_7, void %.split25, i5 0, void %.lr.ph.preheader"   --->   Operation 1484 'phi' 'i_6' <Predicate = (!icmp_ln302 & !icmp_ln207)> <Delay = 0.00>
ST_111 : Operation 1485 [1/1] (1.78ns)   --->   "%i_7 = add i5 %i_6, i5 1" [assessment/toplevel.cpp:208]   --->   Operation 1485 'add' 'i_7' <Predicate = (!icmp_ln302 & !icmp_ln207)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1486 [1/1] (1.36ns)   --->   "%icmp_ln208 = icmp_eq  i5 %i_6, i5 %move_count_0_i_i_i925" [assessment/toplevel.cpp:208]   --->   Operation 1486 'icmp' 'icmp_ln208' <Predicate = (!icmp_ln302 & !icmp_ln207)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1487 [1/1] (0.00ns)   --->   "%br_ln208 = br i1 %icmp_ln208, void %.split25, void %._crit_edge" [assessment/toplevel.cpp:208]   --->   Operation 1487 'br' 'br_ln208' <Predicate = (!icmp_ln302 & !icmp_ln207)> <Delay = 0.00>
ST_111 : Operation 1488 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i5 %i_6" [assessment/toplevel.cpp:210]   --->   Operation 1488 'zext' 'zext_ln210' <Predicate = (!icmp_ln302 & !icmp_ln207 & !icmp_ln208)> <Delay = 0.00>
ST_111 : Operation 1489 [1/1] (0.00ns)   --->   "%moves_target_addr_2 = getelementptr i12 %moves_target, i64 0, i64 %zext_ln210" [assessment/toplevel.cpp:210]   --->   Operation 1489 'getelementptr' 'moves_target_addr_2' <Predicate = (!icmp_ln302 & !icmp_ln207 & !icmp_ln208)> <Delay = 0.00>
ST_111 : Operation 1490 [2/2] (2.32ns)   --->   "%moves_target_load = load i4 %moves_target_addr_2" [assessment/toplevel.cpp:210]   --->   Operation 1490 'load' 'moves_target_load' <Predicate = (!icmp_ln302 & !icmp_ln207 & !icmp_ln208)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_111 : Operation 1491 [1/1] (0.00ns)   --->   "%moves_node_f_score_V_addr_2 = getelementptr i11 %moves_node_f_score_V, i64 0, i64 %zext_ln210" [assessment/toplevel.cpp:149]   --->   Operation 1491 'getelementptr' 'moves_node_f_score_V_addr_2' <Predicate = (!icmp_ln302 & !icmp_ln207 & !icmp_ln208)> <Delay = 0.00>
ST_111 : Operation 1492 [2/2] (2.32ns)   --->   "%moves_node_f_score_V_load = load i4 %moves_node_f_score_V_addr_2" [assessment/toplevel.cpp:149]   --->   Operation 1492 'load' 'moves_node_f_score_V_load' <Predicate = (!icmp_ln302 & !icmp_ln207 & !icmp_ln208)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_111 : Operation 1493 [1/1] (0.00ns)   --->   "%moves_node_g_score_V_addr_2 = getelementptr i11 %moves_node_g_score_V, i64 0, i64 %zext_ln210" [assessment/toplevel.cpp:150]   --->   Operation 1493 'getelementptr' 'moves_node_g_score_V_addr_2' <Predicate = (!icmp_ln302 & !icmp_ln207 & !icmp_ln208)> <Delay = 0.00>
ST_111 : Operation 1494 [2/2] (2.32ns)   --->   "%moves_node_g_score_V_load = load i4 %moves_node_g_score_V_addr_2" [assessment/toplevel.cpp:150]   --->   Operation 1494 'load' 'moves_node_g_score_V_load' <Predicate = (!icmp_ln302 & !icmp_ln207 & !icmp_ln208)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_111 : Operation 1495 [1/1] (0.00ns)   --->   "%moves_node_x_V_addr_2 = getelementptr i9 %moves_node_x_V, i64 0, i64 %zext_ln210" [assessment/toplevel.cpp:151]   --->   Operation 1495 'getelementptr' 'moves_node_x_V_addr_2' <Predicate = (!icmp_ln302 & !icmp_ln207 & !icmp_ln208)> <Delay = 0.00>
ST_111 : Operation 1496 [2/2] (2.32ns)   --->   "%moves_node_x_V_load = load i4 %moves_node_x_V_addr_2" [assessment/toplevel.cpp:151]   --->   Operation 1496 'load' 'moves_node_x_V_load' <Predicate = (!icmp_ln302 & !icmp_ln207 & !icmp_ln208)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_111 : Operation 1497 [1/1] (0.00ns)   --->   "%moves_node_y_V_addr_2 = getelementptr i9 %moves_node_y_V, i64 0, i64 %zext_ln210" [assessment/toplevel.cpp:152]   --->   Operation 1497 'getelementptr' 'moves_node_y_V_addr_2' <Predicate = (!icmp_ln302 & !icmp_ln207 & !icmp_ln208)> <Delay = 0.00>
ST_111 : Operation 1498 [2/2] (2.32ns)   --->   "%moves_node_y_V_load = load i4 %moves_node_y_V_addr_2" [assessment/toplevel.cpp:152]   --->   Operation 1498 'load' 'moves_node_y_V_load' <Predicate = (!icmp_ln302 & !icmp_ln207 & !icmp_ln208)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_111 : Operation 1499 [1/1] (0.00ns)   --->   "%zext_ln212 = zext i12 %current26" [assessment/toplevel.cpp:212]   --->   Operation 1499 'zext' 'zext_ln212' <Predicate = (!icmp_ln302 & !icmp_ln207 & icmp_ln208)> <Delay = 0.00>
ST_111 : Operation 1500 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_5 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln212" [assessment/toplevel.cpp:149]   --->   Operation 1500 'getelementptr' 'open_set_heap_f_score_V_addr_5' <Predicate = (!icmp_ln302 & !icmp_ln207 & icmp_ln208)> <Delay = 0.00>
ST_111 : Operation 1501 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %node_f_score_V, i12 %open_set_heap_f_score_V_addr_5" [assessment/toplevel.cpp:149]   --->   Operation 1501 'store' 'store_ln149' <Predicate = (!icmp_ln302 & !icmp_ln207 & icmp_ln208)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_111 : Operation 1502 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_3 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln212" [assessment/toplevel.cpp:150]   --->   Operation 1502 'getelementptr' 'open_set_heap_g_score_V_addr_3' <Predicate = (!icmp_ln302 & !icmp_ln207 & icmp_ln208)> <Delay = 0.00>
ST_111 : Operation 1503 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %node_g_score_V, i12 %open_set_heap_g_score_V_addr_3" [assessment/toplevel.cpp:150]   --->   Operation 1503 'store' 'store_ln150' <Predicate = (!icmp_ln302 & !icmp_ln207 & icmp_ln208)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_111 : Operation 1504 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_3 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln212" [assessment/toplevel.cpp:151]   --->   Operation 1504 'getelementptr' 'open_set_heap_x_V_addr_3' <Predicate = (!icmp_ln302 & !icmp_ln207 & icmp_ln208)> <Delay = 0.00>
ST_111 : Operation 1505 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %node_x_V, i12 %open_set_heap_x_V_addr_3" [assessment/toplevel.cpp:151]   --->   Operation 1505 'store' 'store_ln151' <Predicate = (!icmp_ln302 & !icmp_ln207 & icmp_ln208)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_111 : Operation 1506 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_3 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln212" [assessment/toplevel.cpp:152]   --->   Operation 1506 'getelementptr' 'open_set_heap_y_V_addr_3' <Predicate = (!icmp_ln302 & !icmp_ln207 & icmp_ln208)> <Delay = 0.00>
ST_111 : Operation 1507 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %node_y_V, i12 %open_set_heap_y_V_addr_3" [assessment/toplevel.cpp:152]   --->   Operation 1507 'store' 'store_ln152' <Predicate = (!icmp_ln302 & !icmp_ln207 & icmp_ln208)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_111 : Operation 1508 [1/1] (0.00ns)   --->   "%br_ln213 = br void %_Z11os_heap_popv.exit.i" [assessment/toplevel.cpp:213]   --->   Operation 1508 'br' 'br_ln213' <Predicate = (!icmp_ln302 & !icmp_ln207 & icmp_ln208)> <Delay = 0.00>
ST_111 : Operation 1509 [1/1] (0.00ns)   --->   "%zext_ln870 = zext i9 %current_x_V_4"   --->   Operation 1509 'zext' 'zext_ln870' <Predicate = (icmp_ln208) | (icmp_ln207) | (icmp_ln302)> <Delay = 0.00>
ST_111 : Operation 1510 [1/1] (1.66ns)   --->   "%icmp_ln870 = icmp_eq  i9 %current_x_V_4, i9 %goal_x_V"   --->   Operation 1510 'icmp' 'icmp_ln870' <Predicate = (icmp_ln208) | (icmp_ln207) | (icmp_ln302)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1511 [1/1] (0.00ns)   --->   "%zext_ln870_1 = zext i9 %current_y_V_4"   --->   Operation 1511 'zext' 'zext_ln870_1' <Predicate = (icmp_ln208) | (icmp_ln207) | (icmp_ln302)> <Delay = 0.00>
ST_111 : Operation 1512 [1/1] (1.66ns)   --->   "%icmp_ln870_1 = icmp_eq  i9 %current_y_V_4, i9 %goal_y_V"   --->   Operation 1512 'icmp' 'icmp_ln870_1' <Predicate = (icmp_ln208) | (icmp_ln207) | (icmp_ln302)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1513 [1/1] (0.97ns)   --->   "%and_ln371 = and i1 %icmp_ln870, i1 %icmp_ln870_1" [assessment/toplevel.cpp:371]   --->   Operation 1513 'and' 'and_ln371' <Predicate = (icmp_ln208) | (icmp_ln207) | (icmp_ln302)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1514 [1/1] (0.00ns)   --->   "%br_ln371 = br i1 %and_ln371, void, void %_Z6a_star5CoordS_.exit" [assessment/toplevel.cpp:371]   --->   Operation 1514 'br' 'br_ln371' <Predicate = (icmp_ln208) | (icmp_ln207) | (icmp_ln302)> <Delay = 0.00>
ST_111 : Operation 1515 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln112 = mul i18 %zext_ln358, i18 %zext_ln870_1" [assessment/toplevel.cpp:112]   --->   Operation 1515 'mul' 'mul_ln112' <Predicate = (icmp_ln208 & !and_ln371) | (icmp_ln207 & !and_ln371) | (icmp_ln302 & !and_ln371)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_111 : Operation 1516 [1/1] (0.00ns)   --->   "%zext_ln372 = zext i11 %current_g_score_V" [assessment/toplevel.cpp:372]   --->   Operation 1516 'zext' 'zext_ln372' <Predicate = (icmp_ln208 & and_ln371) | (icmp_ln207 & and_ln371) | (icmp_ln302 & and_ln371)> <Delay = 0.00>
ST_111 : Operation 1517 [1/1] (0.00ns)   --->   "%zext_ln528_2 = zext i11 %current_g_score_V" [assessment/toplevel.cpp:528]   --->   Operation 1517 'zext' 'zext_ln528_2' <Predicate = (icmp_ln208 & and_ln371) | (icmp_ln207 & and_ln371) | (icmp_ln302 & and_ln371)> <Delay = 0.00>
ST_111 : Operation 1518 [1/1] (2.47ns)   --->   "%icmp_ln530 = icmp_eq  i32 %error_flag_1, i32 0" [assessment/toplevel.cpp:530]   --->   Operation 1518 'icmp' 'icmp_ln530' <Predicate = (icmp_ln208 & and_ln371) | (icmp_ln207 & and_ln371) | (icmp_ln302 & and_ln371)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1519 [1/1] (0.00ns)   --->   "%br_ln530 = br i1 %icmp_ln530, void %_Z6a_star5CoordS_.exit.thread.loopexit141, void" [assessment/toplevel.cpp:530]   --->   Operation 1519 'br' 'br_ln530' <Predicate = (icmp_ln208 & and_ln371) | (icmp_ln207 & and_ln371) | (icmp_ln302 & and_ln371)> <Delay = 0.00>
ST_111 : Operation 1520 [1/1] (0.00ns)   --->   "%trunc_ln535 = trunc i20 %total_length" [assessment/toplevel.cpp:535]   --->   Operation 1520 'trunc' 'trunc_ln535' <Predicate = (icmp_ln208 & and_ln371 & icmp_ln530) | (icmp_ln207 & and_ln371 & icmp_ln530) | (icmp_ln302 & and_ln371 & icmp_ln530)> <Delay = 0.00>
ST_111 : Operation 1521 [1/1] (0.00ns)   --->   "%zext_ln535 = zext i11 %current_g_score_V" [assessment/toplevel.cpp:535]   --->   Operation 1521 'zext' 'zext_ln535' <Predicate = (icmp_ln208 & and_ln371 & icmp_ln530) | (icmp_ln207 & and_ln371 & icmp_ln530) | (icmp_ln302 & and_ln371 & icmp_ln530)> <Delay = 0.00>
ST_111 : Operation 1522 [1/1] (2.19ns)   --->   "%total_length_1 = add i20 %zext_ln528_2, i20 %total_length" [assessment/toplevel.cpp:535]   --->   Operation 1522 'add' 'total_length_1' <Predicate = (icmp_ln208 & and_ln371 & icmp_ln530) | (icmp_ln207 & and_ln371 & icmp_ln530) | (icmp_ln302 & and_ln371 & icmp_ln530)> <Delay = 2.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1523 [1/1] (1.81ns)   --->   "%add_ln524 = add i14 %zext_ln535, i14 %trunc_ln535" [assessment/toplevel.cpp:524]   --->   Operation 1523 'add' 'add_ln524' <Predicate = (icmp_ln208 & and_ln371 & icmp_ln530) | (icmp_ln207 & and_ln371 & icmp_ln530) | (icmp_ln302 & and_ln371 & icmp_ln530)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1524 [1/1] (2.44ns)   --->   "%icmp_ln539 = icmp_ult  i20 %total_length_1, i20 8500" [assessment/toplevel.cpp:539]   --->   Operation 1524 'icmp' 'icmp_ln539' <Predicate = (icmp_ln208 & and_ln371 & icmp_ln530) | (icmp_ln207 & and_ln371 & icmp_ln530) | (icmp_ln302 & and_ln371 & icmp_ln530)> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 1525 [1/1] (0.00ns)   --->   "%br_ln539 = br i1 %icmp_ln539, void %.loopexit970, void" [assessment/toplevel.cpp:539]   --->   Operation 1525 'br' 'br_ln539' <Predicate = (icmp_ln208 & and_ln371 & icmp_ln530) | (icmp_ln207 & and_ln371 & icmp_ln530) | (icmp_ln302 & and_ln371 & icmp_ln530)> <Delay = 0.00>
ST_111 : Operation 1526 [2/2] (2.32ns)   --->   "%current_x_V = load i4 %waypoints_x_V_addr_2" [assessment/toplevel.cpp:540]   --->   Operation 1526 'load' 'current_x_V' <Predicate = (icmp_ln208 & and_ln371 & icmp_ln530 & icmp_ln539) | (icmp_ln207 & and_ln371 & icmp_ln530 & icmp_ln539) | (icmp_ln302 & and_ln371 & icmp_ln530 & icmp_ln539)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_111 : Operation 1527 [2/2] (2.32ns)   --->   "%current_y_V = load i4 %waypoints_y_V_addr_2" [assessment/toplevel.cpp:540]   --->   Operation 1527 'load' 'current_y_V' <Predicate = (icmp_ln208 & and_ln371 & icmp_ln530 & icmp_ln539) | (icmp_ln207 & and_ln371 & icmp_ln530 & icmp_ln539) | (icmp_ln302 & and_ln371 & icmp_ln530 & icmp_ln539)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_111 : Operation 1528 [1/1] (1.70ns)   --->   "%br_ln0 = br void %_Z6a_star5CoordS_.exit.thread"   --->   Operation 1528 'br' 'br_ln0' <Predicate = (icmp_ln208 & and_ln371 & !icmp_ln530) | (icmp_ln207 & and_ln371 & !icmp_ln530) | (icmp_ln302 & and_ln371 & !icmp_ln530)> <Delay = 1.70>

State 112 <SV = 107> <Delay = 4.64>
ST_112 : Operation 1529 [1/1] (0.00ns)   --->   "%speclooptripcount_ln208 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 16, i64 8" [assessment/toplevel.cpp:208]   --->   Operation 1529 'speclooptripcount' 'speclooptripcount_ln208' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1530 [1/1] (0.00ns)   --->   "%specloopname_ln208 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [assessment/toplevel.cpp:208]   --->   Operation 1530 'specloopname' 'specloopname_ln208' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1531 [1/2] (2.32ns)   --->   "%moves_target_load = load i4 %moves_target_addr_2" [assessment/toplevel.cpp:210]   --->   Operation 1531 'load' 'moves_target_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 16> <RAM>
ST_112 : Operation 1532 [1/1] (0.00ns)   --->   "%zext_ln210_1 = zext i12 %moves_target_load" [assessment/toplevel.cpp:210]   --->   Operation 1532 'zext' 'zext_ln210_1' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1533 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_6 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln210_1" [assessment/toplevel.cpp:149]   --->   Operation 1533 'getelementptr' 'open_set_heap_f_score_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1534 [1/2] (2.32ns)   --->   "%moves_node_f_score_V_load = load i4 %moves_node_f_score_V_addr_2" [assessment/toplevel.cpp:149]   --->   Operation 1534 'load' 'moves_node_f_score_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_112 : Operation 1535 [1/1] (2.32ns)   --->   "%store_ln149 = store i11 %moves_node_f_score_V_load, i12 %open_set_heap_f_score_V_addr_6" [assessment/toplevel.cpp:149]   --->   Operation 1535 'store' 'store_ln149' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_112 : Operation 1536 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_4 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln210_1" [assessment/toplevel.cpp:150]   --->   Operation 1536 'getelementptr' 'open_set_heap_g_score_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1537 [1/2] (2.32ns)   --->   "%moves_node_g_score_V_load = load i4 %moves_node_g_score_V_addr_2" [assessment/toplevel.cpp:150]   --->   Operation 1537 'load' 'moves_node_g_score_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 16> <RAM>
ST_112 : Operation 1538 [1/1] (2.32ns)   --->   "%store_ln150 = store i11 %moves_node_g_score_V_load, i12 %open_set_heap_g_score_V_addr_4" [assessment/toplevel.cpp:150]   --->   Operation 1538 'store' 'store_ln150' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_112 : Operation 1539 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_4 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln210_1" [assessment/toplevel.cpp:151]   --->   Operation 1539 'getelementptr' 'open_set_heap_x_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1540 [1/2] (2.32ns)   --->   "%moves_node_x_V_load = load i4 %moves_node_x_V_addr_2" [assessment/toplevel.cpp:151]   --->   Operation 1540 'load' 'moves_node_x_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_112 : Operation 1541 [1/1] (2.32ns)   --->   "%store_ln151 = store i9 %moves_node_x_V_load, i12 %open_set_heap_x_V_addr_4" [assessment/toplevel.cpp:151]   --->   Operation 1541 'store' 'store_ln151' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_112 : Operation 1542 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_4 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln210_1" [assessment/toplevel.cpp:152]   --->   Operation 1542 'getelementptr' 'open_set_heap_y_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1543 [1/2] (2.32ns)   --->   "%moves_node_y_V_load = load i4 %moves_node_y_V_addr_2" [assessment/toplevel.cpp:152]   --->   Operation 1543 'load' 'moves_node_y_V_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_112 : Operation 1544 [1/1] (2.32ns)   --->   "%store_ln152 = store i9 %moves_node_y_V_load, i12 %open_set_heap_y_V_addr_4" [assessment/toplevel.cpp:152]   --->   Operation 1544 'store' 'store_ln152' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_112 : Operation 1545 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 1545 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 113 <SV = 107> <Delay = 2.15>
ST_113 : Operation 1546 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln112 = mul i18 %zext_ln358, i18 %zext_ln870_1" [assessment/toplevel.cpp:112]   --->   Operation 1546 'mul' 'mul_ln112' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 114 <SV = 108> <Delay = 2.15>
ST_114 : Operation 1547 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln112 = mul i18 %zext_ln358, i18 %zext_ln870_1" [assessment/toplevel.cpp:112]   --->   Operation 1547 'mul' 'mul_ln112' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 115 <SV = 109> <Delay = 0.00>
ST_115 : Operation 1548 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln112 = mul i18 %zext_ln358, i18 %zext_ln870_1" [assessment/toplevel.cpp:112]   --->   Operation 1548 'mul' 'mul_ln112' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 116 <SV = 110> <Delay = 5.39>
ST_116 : Operation 1549 [1/1] (2.13ns)   --->   "%idx = add i18 %mul_ln112, i18 %zext_ln870" [assessment/toplevel.cpp:112]   --->   Operation 1549 'add' 'idx' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1550 [1/1] (0.00ns)   --->   "%word = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx, i32 5, i32 17" [assessment/toplevel.cpp:113]   --->   Operation 1550 'partselect' 'word' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1551 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i13 %word" [assessment/toplevel.cpp:115]   --->   Operation 1551 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1552 [1/1] (0.00ns)   --->   "%world_closed_addr_1 = getelementptr i32 %world_closed, i64 0, i64 %zext_ln115" [assessment/toplevel.cpp:115]   --->   Operation 1552 'getelementptr' 'world_closed_addr_1' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1553 [2/2] (3.25ns)   --->   "%world_closed_load = load i13 %world_closed_addr_1" [assessment/toplevel.cpp:115]   --->   Operation 1553 'load' 'world_closed_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 117 <SV = 111> <Delay = 5.92>
ST_117 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node or_ln115)   --->   "%bit = trunc i18 %idx" [assessment/toplevel.cpp:112]   --->   Operation 1554 'trunc' 'bit' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node or_ln115)   --->   "%zext_ln114 = zext i5 %bit" [assessment/toplevel.cpp:114]   --->   Operation 1555 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1556 [1/1] (0.00ns) (grouped into LUT with out node or_ln115)   --->   "%shl_ln115 = shl i32 1, i32 %zext_ln114" [assessment/toplevel.cpp:115]   --->   Operation 1556 'shl' 'shl_ln115' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 1557 [1/2] (3.25ns)   --->   "%world_closed_load = load i13 %world_closed_addr_1" [assessment/toplevel.cpp:115]   --->   Operation 1557 'load' 'world_closed_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>
ST_117 : Operation 1558 [1/1] (2.66ns) (out node of the LUT)   --->   "%or_ln115 = or i32 %world_closed_load, i32 %shl_ln115" [assessment/toplevel.cpp:115]   --->   Operation 1558 'or' 'or_ln115' <Predicate = true> <Delay = 2.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 112> <Delay = 6.04>
ST_118 : Operation 1559 [1/1] (3.25ns)   --->   "%store_ln115 = store i32 %or_ln115, i13 %world_closed_addr_1" [assessment/toplevel.cpp:115]   --->   Operation 1559 'store' 'store_ln115' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>
ST_118 : Operation 1560 [1/1] (1.66ns)   --->   "%cmp_i_i239_i = icmp_eq  i9 %current_x_V_4, i9 0" [assessment/toplevel.cpp:296]   --->   Operation 1560 'icmp' 'cmp_i_i239_i' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1561 [1/1] (1.66ns)   --->   "%cmp_i_i233_i = icmp_eq  i9 %current_y_V_4, i9 0" [assessment/toplevel.cpp:296]   --->   Operation 1561 'icmp' 'cmp_i_i233_i' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1562 [1/1] (1.63ns)   --->   "%n_g_score_V = add i11 %current_g_score_V, i11 1" [assessment/toplevel.cpp:296]   --->   Operation 1562 'add' 'n_g_score_V' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1563 [1/1] (1.58ns)   --->   "%br_ln388 = br i1 %cmp_i_i233_i, void, void %._crit_edge95" [assessment/toplevel.cpp:388]   --->   Operation 1563 'br' 'br_ln388' <Predicate = true> <Delay = 1.58>
ST_118 : Operation 1564 [1/1] (1.82ns)   --->   "%n_y_V = add i9 %current_y_V_4, i9 511"   --->   Operation 1564 'add' 'n_y_V' <Predicate = (!cmp_i_i233_i)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1565 [1/1] (1.66ns)   --->   "%icmp_ln882 = icmp_ult  i9 %current_x_V_4, i9 %trunc_ln6"   --->   Operation 1565 'icmp' 'icmp_ln882' <Predicate = (!cmp_i_i233_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node or_ln396)   --->   "%xor_ln882 = xor i1 %icmp_ln882, i1 1"   --->   Operation 1566 'xor' 'xor_ln882' <Predicate = (!cmp_i_i233_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1567 [1/1] (0.00ns)   --->   "%zext_ln882 = zext i9 %n_y_V"   --->   Operation 1567 'zext' 'zext_ln882' <Predicate = (!cmp_i_i233_i)> <Delay = 0.00>
ST_118 : Operation 1568 [1/1] (1.66ns)   --->   "%icmp_ln882_1 = icmp_ult  i9 %n_y_V, i9 %trunc_ln6"   --->   Operation 1568 'icmp' 'icmp_ln882_1' <Predicate = (!cmp_i_i233_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1569 [1/1] (0.00ns) (grouped into LUT with out node or_ln396)   --->   "%xor_ln882_1 = xor i1 %icmp_ln882_1, i1 1"   --->   Operation 1569 'xor' 'xor_ln882_1' <Predicate = (!cmp_i_i233_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1570 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln396 = or i1 %xor_ln882, i1 %xor_ln882_1" [assessment/toplevel.cpp:396]   --->   Operation 1570 'or' 'or_ln396' <Predicate = (!cmp_i_i233_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_118 : Operation 1571 [1/1] (1.58ns)   --->   "%br_ln396 = br i1 %or_ln396, void, void %._crit_edge95" [assessment/toplevel.cpp:396]   --->   Operation 1571 'br' 'br_ln396' <Predicate = (!cmp_i_i233_i)> <Delay = 1.58>
ST_118 : Operation 1572 [3/3] (1.05ns) (grouped into DSP with root node idx_1)   --->   "%mul_ln72 = mul i18 %zext_ln358, i18 %zext_ln882" [assessment/toplevel.cpp:72]   --->   Operation 1572 'mul' 'mul_ln72' <Predicate = (!cmp_i_i233_i & !or_ln396)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 119 <SV = 113> <Delay = 1.05>
ST_119 : Operation 1573 [2/3] (1.05ns) (grouped into DSP with root node idx_1)   --->   "%mul_ln72 = mul i18 %zext_ln358, i18 %zext_ln882" [assessment/toplevel.cpp:72]   --->   Operation 1573 'mul' 'mul_ln72' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 120 <SV = 114> <Delay = 2.10>
ST_120 : Operation 1574 [1/3] (0.00ns) (grouped into DSP with root node idx_1)   --->   "%mul_ln72 = mul i18 %zext_ln358, i18 %zext_ln882" [assessment/toplevel.cpp:72]   --->   Operation 1574 'mul' 'mul_ln72' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_120 : Operation 1575 [2/2] (2.10ns) (root node of the DSP)   --->   "%idx_1 = add i18 %mul_ln72, i18 %zext_ln870" [assessment/toplevel.cpp:72]   --->   Operation 1575 'add' 'idx_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 121 <SV = 115> <Delay = 5.35>
ST_121 : Operation 1576 [1/2] (2.10ns) (root node of the DSP)   --->   "%idx_1 = add i18 %mul_ln72, i18 %zext_ln870" [assessment/toplevel.cpp:72]   --->   Operation 1576 'add' 'idx_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_121 : Operation 1577 [1/1] (0.00ns)   --->   "%bit_1 = trunc i18 %idx_1" [assessment/toplevel.cpp:72]   --->   Operation 1577 'trunc' 'bit_1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1578 [1/1] (0.00ns)   --->   "%word_1 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx_1, i32 5, i32 17" [assessment/toplevel.cpp:73]   --->   Operation 1578 'partselect' 'word_1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1579 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i13 %word_1" [assessment/toplevel.cpp:75]   --->   Operation 1579 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1580 [1/1] (0.00ns)   --->   "%world_blocked_addr_1 = getelementptr i32 %world_blocked, i64 0, i64 %zext_ln75" [assessment/toplevel.cpp:75]   --->   Operation 1580 'getelementptr' 'world_blocked_addr_1' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1581 [2/2] (3.25ns)   --->   "%world_blocked_load = load i13 %world_blocked_addr_1" [assessment/toplevel.cpp:75]   --->   Operation 1581 'load' 'world_blocked_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 122 <SV = 116> <Delay = 3.25>
ST_122 : Operation 1582 [1/2] (3.25ns)   --->   "%world_blocked_load = load i13 %world_blocked_addr_1" [assessment/toplevel.cpp:75]   --->   Operation 1582 'load' 'world_blocked_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 123 <SV = 117> <Delay = 6.00>
ST_123 : Operation 1583 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i5 %bit_1" [assessment/toplevel.cpp:74]   --->   Operation 1583 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1584 [1/1] (4.42ns)   --->   "%lshr_ln75 = lshr i32 %world_blocked_load, i32 %zext_ln74" [assessment/toplevel.cpp:75]   --->   Operation 1584 'lshr' 'lshr_ln75' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1585 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i32 %lshr_ln75" [assessment/toplevel.cpp:75]   --->   Operation 1585 'trunc' 'trunc_ln75' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1586 [1/1] (1.58ns)   --->   "%br_ln401 = br i1 %trunc_ln75, void, void %._crit_edge95" [assessment/toplevel.cpp:401]   --->   Operation 1586 'br' 'br_ln401' <Predicate = true> <Delay = 1.58>
ST_123 : Operation 1587 [1/1] (0.00ns)   --->   "%world_closed_addr_2 = getelementptr i32 %world_closed, i64 0, i64 %zext_ln75" [assessment/toplevel.cpp:107]   --->   Operation 1587 'getelementptr' 'world_closed_addr_2' <Predicate = (!trunc_ln75)> <Delay = 0.00>
ST_123 : Operation 1588 [2/2] (3.25ns)   --->   "%world_closed_load_1 = load i13 %world_closed_addr_2" [assessment/toplevel.cpp:107]   --->   Operation 1588 'load' 'world_closed_load_1' <Predicate = (!trunc_ln75)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 124 <SV = 118> <Delay = 3.25>
ST_124 : Operation 1589 [1/2] (3.25ns)   --->   "%world_closed_load_1 = load i13 %world_closed_addr_2" [assessment/toplevel.cpp:107]   --->   Operation 1589 'load' 'world_closed_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 125 <SV = 119> <Delay = 6.00>
ST_125 : Operation 1590 [1/1] (4.42ns)   --->   "%lshr_ln107 = lshr i32 %world_closed_load_1, i32 %zext_ln74" [assessment/toplevel.cpp:107]   --->   Operation 1590 'lshr' 'lshr_ln107' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_125 : Operation 1591 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i32 %lshr_ln107" [assessment/toplevel.cpp:107]   --->   Operation 1591 'trunc' 'trunc_ln107' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1592 [1/1] (1.58ns)   --->   "%br_ln406 = br i1 %trunc_ln107, void %_Z7abs_subtt.exit17.i132.i, void %._crit_edge95" [assessment/toplevel.cpp:406]   --->   Operation 1592 'br' 'br_ln406' <Predicate = true> <Delay = 1.58>
ST_125 : Operation 1593 [1/1] (0.00ns)   --->   "%world_open_addr_1 = getelementptr i32 %world_open, i64 0, i64 %zext_ln75" [assessment/toplevel.cpp:91]   --->   Operation 1593 'getelementptr' 'world_open_addr_1' <Predicate = (!trunc_ln107)> <Delay = 0.00>
ST_125 : Operation 1594 [2/2] (3.25ns)   --->   "%world_open_load = load i13 %world_open_addr_1" [assessment/toplevel.cpp:91]   --->   Operation 1594 'load' 'world_open_load' <Predicate = (!trunc_ln107)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 126 <SV = 120> <Delay = 3.25>
ST_126 : Operation 1595 [1/2] (3.25ns)   --->   "%world_open_load = load i13 %world_open_addr_1" [assessment/toplevel.cpp:91]   --->   Operation 1595 'load' 'world_open_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 127 <SV = 121> <Delay = 6.26>
ST_127 : Operation 1596 [1/1] (1.66ns)   --->   "%icmp_ln136_2 = icmp_ugt  i9 %current_x_V_4, i9 %goal_x_V" [assessment/toplevel.cpp:136]   --->   Operation 1596 'icmp' 'icmp_ln136_2' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1597 [1/1] (0.00ns)   --->   "%zext_ln136_4 = zext i9 %current_x_V_4" [assessment/toplevel.cpp:136]   --->   Operation 1597 'zext' 'zext_ln136_4' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1598 [1/1] (1.82ns)   --->   "%sub_ln136_4 = sub i10 %zext_ln136_4, i10 %zext_ln136_1" [assessment/toplevel.cpp:136]   --->   Operation 1598 'sub' 'sub_ln136_4' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1599 [1/1] (1.82ns)   --->   "%sub_ln136_5 = sub i10 %zext_ln136_1, i10 %zext_ln136_4" [assessment/toplevel.cpp:136]   --->   Operation 1599 'sub' 'sub_ln136_5' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1600 [1/1] (0.68ns)   --->   "%select_ln136_2 = select i1 %icmp_ln136_2, i10 %sub_ln136_4, i10 %sub_ln136_5" [assessment/toplevel.cpp:136]   --->   Operation 1600 'select' 'select_ln136_2' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_127 : Operation 1601 [1/1] (0.00ns)   --->   "%sext_ln136_1 = sext i10 %select_ln136_2" [assessment/toplevel.cpp:136]   --->   Operation 1601 'sext' 'sext_ln136_1' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1602 [1/1] (1.66ns)   --->   "%icmp_ln136_3 = icmp_ugt  i9 %n_y_V, i9 %goal_y_V" [assessment/toplevel.cpp:136]   --->   Operation 1602 'icmp' 'icmp_ln136_3' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1603 [1/1] (0.00ns)   --->   "%zext_ln136_5 = zext i9 %n_y_V" [assessment/toplevel.cpp:136]   --->   Operation 1603 'zext' 'zext_ln136_5' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1604 [1/1] (1.82ns)   --->   "%sub_ln136_6 = sub i10 %zext_ln136_5, i10 %zext_ln136_3" [assessment/toplevel.cpp:136]   --->   Operation 1604 'sub' 'sub_ln136_6' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1605 [1/1] (1.82ns)   --->   "%sub_ln136_7 = sub i10 %zext_ln136_3, i10 %zext_ln136_5" [assessment/toplevel.cpp:136]   --->   Operation 1605 'sub' 'sub_ln136_7' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1606 [1/1] (0.68ns)   --->   "%select_ln136_3 = select i1 %icmp_ln136_3, i10 %sub_ln136_6, i10 %sub_ln136_7" [assessment/toplevel.cpp:136]   --->   Operation 1606 'select' 'select_ln136_3' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_127 : Operation 1607 [1/1] (0.00ns)   --->   "%sext_ln413 = sext i10 %select_ln136_3" [assessment/toplevel.cpp:413]   --->   Operation 1607 'sext' 'sext_ln413' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1608 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208 = add i11 %n_g_score_V, i11 %sext_ln413"   --->   Operation 1608 'add' 'add_ln208' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_127 : Operation 1609 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%n_f_score_V = add i11 %add_ln208, i11 %sext_ln136_1"   --->   Operation 1609 'add' 'n_f_score_V' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_127 : Operation 1610 [1/1] (4.42ns)   --->   "%lshr_ln91 = lshr i32 %world_open_load, i32 %zext_ln74" [assessment/toplevel.cpp:91]   --->   Operation 1610 'lshr' 'lshr_ln91' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_127 : Operation 1611 [1/1] (0.00ns)   --->   "%n_open = trunc i32 %lshr_ln91" [assessment/toplevel.cpp:91]   --->   Operation 1611 'trunc' 'n_open' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1612 [1/1] (0.00ns)   --->   "%br_ln420 = br i1 %n_open, void %.critedge26, void %.lr.ph945.preheader" [assessment/toplevel.cpp:420]   --->   Operation 1612 'br' 'br_ln420' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1613 [1/1] (1.58ns)   --->   "%br_ln315 = br void %.lr.ph945" [assessment/toplevel.cpp:315]   --->   Operation 1613 'br' 'br_ln315' <Predicate = (n_open)> <Delay = 1.58>

State 128 <SV = 122> <Delay = 2.42>
ST_128 : Operation 1614 [1/1] (0.00ns)   --->   "%index_1 = phi i16 %index_2, void %.split28_ifconv, i16 %index, void %.lr.ph945.preheader"   --->   Operation 1614 'phi' 'index_1' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1615 [1/1] (0.00ns)   --->   "%i_10 = phi i16 %i_11, void %.split28_ifconv, i16 0, void %.lr.ph945.preheader"   --->   Operation 1615 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1616 [1/1] (2.07ns)   --->   "%i_11 = add i16 %i_10, i16 1" [assessment/toplevel.cpp:315]   --->   Operation 1616 'add' 'i_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1617 [1/1] (2.42ns)   --->   "%icmp_ln315 = icmp_eq  i16 %i_10, i16 %index" [assessment/toplevel.cpp:315]   --->   Operation 1617 'icmp' 'icmp_ln315' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 1618 [1/1] (0.00ns)   --->   "%br_ln315 = br i1 %icmp_ln315, void %.split28_ifconv, void %_Z7os_find7ap_uintILi11EES0_.exit.i.loopexit" [assessment/toplevel.cpp:315]   --->   Operation 1618 'br' 'br_ln315' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1619 [1/1] (0.00ns)   --->   "%zext_ln318 = zext i16 %i_10" [assessment/toplevel.cpp:318]   --->   Operation 1619 'zext' 'zext_ln318' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_128 : Operation 1620 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_5 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln318"   --->   Operation 1620 'getelementptr' 'open_set_heap_x_V_addr_5' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_128 : Operation 1621 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_2 = load i12 %open_set_heap_x_V_addr_5"   --->   Operation 1621 'load' 'open_set_heap_x_V_load_2' <Predicate = (!icmp_ln315)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_128 : Operation 1622 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_5 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln318"   --->   Operation 1622 'getelementptr' 'open_set_heap_y_V_addr_5' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_128 : Operation 1623 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_2 = load i12 %open_set_heap_y_V_addr_5"   --->   Operation 1623 'load' 'open_set_heap_y_V_load_2' <Predicate = (!icmp_ln315)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>

State 129 <SV = 123> <Delay = 4.78>
ST_129 : Operation 1624 [1/1] (0.00ns)   --->   "%specpipeline_ln315 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [assessment/toplevel.cpp:315]   --->   Operation 1624 'specpipeline' 'specpipeline_ln315' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_129 : Operation 1625 [1/1] (0.00ns)   --->   "%speclooptripcount_ln315 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 3500, i64 1750" [assessment/toplevel.cpp:315]   --->   Operation 1625 'speclooptripcount' 'speclooptripcount_ln315' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_129 : Operation 1626 [1/1] (0.00ns)   --->   "%specloopname_ln315 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [assessment/toplevel.cpp:315]   --->   Operation 1626 'specloopname' 'specloopname_ln315' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_129 : Operation 1627 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_2 = load i12 %open_set_heap_x_V_addr_5"   --->   Operation 1627 'load' 'open_set_heap_x_V_load_2' <Predicate = (!icmp_ln315)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_129 : Operation 1628 [1/1] (1.66ns)   --->   "%icmp_ln870_2 = icmp_eq  i9 %open_set_heap_x_V_load_2, i9 %current_x_V_4"   --->   Operation 1628 'icmp' 'icmp_ln870_2' <Predicate = (!icmp_ln315)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1629 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_2 = load i12 %open_set_heap_y_V_addr_5"   --->   Operation 1629 'load' 'open_set_heap_y_V_load_2' <Predicate = (!icmp_ln315)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_129 : Operation 1630 [1/1] (1.66ns)   --->   "%icmp_ln870_3 = icmp_eq  i9 %open_set_heap_y_V_load_2, i9 %n_y_V"   --->   Operation 1630 'icmp' 'icmp_ln870_3' <Predicate = (!icmp_ln315)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node index_2)   --->   "%select_ln318 = select i1 %icmp_ln870_3, i16 %i_10, i16 %index_1" [assessment/toplevel.cpp:318]   --->   Operation 1631 'select' 'select_ln318' <Predicate = (!icmp_ln315)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 1632 [1/1] (0.80ns) (out node of the LUT)   --->   "%index_2 = select i1 %icmp_ln870_2, i16 %select_ln318, i16 %index_1"   --->   Operation 1632 'select' 'index_2' <Predicate = (!icmp_ln315)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_129 : Operation 1633 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph945"   --->   Operation 1633 'br' 'br_ln0' <Predicate = (!icmp_ln315)> <Delay = 0.00>

State 130 <SV = 123> <Delay = 5.92>
ST_130 : Operation 1634 [1/1] (2.42ns)   --->   "%icmp_ln422 = icmp_ult  i16 %index_1, i16 %index" [assessment/toplevel.cpp:422]   --->   Operation 1634 'icmp' 'icmp_ln422' <Predicate = (n_open)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1635 [1/1] (0.00ns)   --->   "%br_ln422 = br i1 %icmp_ln422, void %.critedge26, void" [assessment/toplevel.cpp:422]   --->   Operation 1635 'br' 'br_ln422' <Predicate = (n_open)> <Delay = 0.00>
ST_130 : Operation 1636 [1/1] (0.00ns) (grouped into LUT with out node or_ln99)   --->   "%shl_ln99 = shl i32 1, i32 %zext_ln74" [assessment/toplevel.cpp:99]   --->   Operation 1636 'shl' 'shl_ln99' <Predicate = (!icmp_ln422) | (!n_open)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1637 [1/1] (2.66ns) (out node of the LUT)   --->   "%or_ln99 = or i32 %world_open_load, i32 %shl_ln99" [assessment/toplevel.cpp:99]   --->   Operation 1637 'or' 'or_ln99' <Predicate = (!icmp_ln422) | (!n_open)> <Delay = 2.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 1638 [1/1] (3.25ns)   --->   "%store_ln99 = store i32 %or_ln99, i13 %world_open_addr_1" [assessment/toplevel.cpp:99]   --->   Operation 1638 'store' 'store_ln99' <Predicate = (!icmp_ln422) | (!n_open)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>
ST_130 : Operation 1639 [1/1] (0.00ns)   --->   "%word_3 = partselect i14 @_ssdm_op_PartSelect.i14.i18.i32.i32, i18 %idx_1, i32 4, i32 17" [assessment/toplevel.cpp:129]   --->   Operation 1639 'partselect' 'word_3' <Predicate = (!icmp_ln422) | (!n_open)> <Delay = 0.00>
ST_130 : Operation 1640 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i14 %word_3" [assessment/toplevel.cpp:131]   --->   Operation 1640 'zext' 'zext_ln131' <Predicate = (!icmp_ln422) | (!n_open)> <Delay = 0.00>
ST_130 : Operation 1641 [1/1] (0.00ns)   --->   "%world_dir_addr_3 = getelementptr i32 %world_dir, i64 0, i64 %zext_ln131" [assessment/toplevel.cpp:131]   --->   Operation 1641 'getelementptr' 'world_dir_addr_3' <Predicate = (!icmp_ln422) | (!n_open)> <Delay = 0.00>
ST_130 : Operation 1642 [2/2] (3.25ns)   --->   "%world_dir_load_1 = load i14 %world_dir_addr_3" [assessment/toplevel.cpp:131]   --->   Operation 1642 'load' 'world_dir_load_1' <Predicate = (!icmp_ln422) | (!n_open)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>
ST_130 : Operation 1643 [1/1] (0.00ns)   --->   "%zext_ln425 = zext i16 %index_1" [assessment/toplevel.cpp:425]   --->   Operation 1643 'zext' 'zext_ln425' <Predicate = (n_open & icmp_ln422)> <Delay = 0.00>
ST_130 : Operation 1644 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_7 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln425"   --->   Operation 1644 'getelementptr' 'open_set_heap_f_score_V_addr_7' <Predicate = (n_open & icmp_ln422)> <Delay = 0.00>
ST_130 : Operation 1645 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_2 = load i12 %open_set_heap_f_score_V_addr_7"   --->   Operation 1645 'load' 'open_set_heap_f_score_V_load_2' <Predicate = (n_open & icmp_ln422)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 131 <SV = 124> <Delay = 3.25>
ST_131 : Operation 1646 [1/2] (3.25ns)   --->   "%world_dir_load_1 = load i14 %world_dir_addr_3" [assessment/toplevel.cpp:131]   --->   Operation 1646 'load' 'world_dir_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>

State 132 <SV = 125> <Delay = 5.92>
ST_132 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node and_ln131)   --->   "%trunc_ln130 = trunc i18 %idx_1" [assessment/toplevel.cpp:130]   --->   Operation 1647 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node and_ln131)   --->   "%section_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln130, i1 0" [assessment/toplevel.cpp:130]   --->   Operation 1648 'bitconcatenate' 'section_1' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node and_ln131)   --->   "%zext_ln130 = zext i5 %section_1" [assessment/toplevel.cpp:130]   --->   Operation 1649 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node and_ln131)   --->   "%shl_ln131 = shl i32 3, i32 %zext_ln130" [assessment/toplevel.cpp:131]   --->   Operation 1650 'shl' 'shl_ln131' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1651 [1/1] (0.00ns) (grouped into LUT with out node and_ln131)   --->   "%xor_ln131 = xor i32 %shl_ln131, i32 4294967295" [assessment/toplevel.cpp:131]   --->   Operation 1651 'xor' 'xor_ln131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1652 [1/1] (2.66ns) (out node of the LUT)   --->   "%and_ln131 = and i32 %world_dir_load_1, i32 %xor_ln131" [assessment/toplevel.cpp:131]   --->   Operation 1652 'and' 'and_ln131' <Predicate = true> <Delay = 2.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1653 [1/1] (3.25ns)   --->   "%store_ln131 = store i32 %and_ln131, i14 %world_dir_addr_3" [assessment/toplevel.cpp:131]   --->   Operation 1653 'store' 'store_ln131' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>
ST_132 : Operation 1654 [1/1] (2.42ns)   --->   "%icmp_ln273 = icmp_ugt  i16 %index, i16 3499" [assessment/toplevel.cpp:273]   --->   Operation 1654 'icmp' 'icmp_ln273' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1655 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273, void, void" [assessment/toplevel.cpp:273]   --->   Operation 1655 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1656 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i16 %index" [assessment/toplevel.cpp:280]   --->   Operation 1656 'zext' 'zext_ln280' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_132 : Operation 1657 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_9 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln280" [assessment/toplevel.cpp:280]   --->   Operation 1657 'getelementptr' 'open_set_heap_f_score_V_addr_9' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_132 : Operation 1658 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_7 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln280" [assessment/toplevel.cpp:280]   --->   Operation 1658 'getelementptr' 'open_set_heap_g_score_V_addr_7' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_132 : Operation 1659 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_7 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln280" [assessment/toplevel.cpp:280]   --->   Operation 1659 'getelementptr' 'open_set_heap_x_V_addr_7' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_132 : Operation 1660 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_7 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln280" [assessment/toplevel.cpp:280]   --->   Operation 1660 'getelementptr' 'open_set_heap_y_V_addr_7' <Predicate = (!icmp_ln273)> <Delay = 0.00>
ST_132 : Operation 1661 [1/1] (2.32ns)   --->   "%store_ln280 = store i11 %n_f_score_V, i12 %open_set_heap_f_score_V_addr_9" [assessment/toplevel.cpp:280]   --->   Operation 1661 'store' 'store_ln280' <Predicate = (!icmp_ln273)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_132 : Operation 1662 [1/1] (2.32ns)   --->   "%store_ln280 = store i11 %n_g_score_V, i12 %open_set_heap_g_score_V_addr_7" [assessment/toplevel.cpp:280]   --->   Operation 1662 'store' 'store_ln280' <Predicate = (!icmp_ln273)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_132 : Operation 1663 [1/1] (2.32ns)   --->   "%store_ln280 = store i9 %current_x_V_4, i12 %open_set_heap_x_V_addr_7" [assessment/toplevel.cpp:280]   --->   Operation 1663 'store' 'store_ln280' <Predicate = (!icmp_ln273)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_132 : Operation 1664 [1/1] (2.32ns)   --->   "%store_ln280 = store i9 %n_y_V, i12 %open_set_heap_y_V_addr_7" [assessment/toplevel.cpp:280]   --->   Operation 1664 'store' 'store_ln280' <Predicate = (!icmp_ln273)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_132 : Operation 1665 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 1665 'br' 'br_ln0' <Predicate = (!icmp_ln273)> <Delay = 1.58>
ST_132 : Operation 1666 [1/1] (1.54ns)   --->   "%add_ln274 = add i12 %trunc_ln365, i12 4094" [assessment/toplevel.cpp:274]   --->   Operation 1666 'add' 'add_ln274' <Predicate = (icmp_ln273)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1667 [1/1] (0.00ns)   --->   "%zext_ln274 = zext i12 %add_ln274" [assessment/toplevel.cpp:274]   --->   Operation 1667 'zext' 'zext_ln274' <Predicate = (icmp_ln273)> <Delay = 0.00>
ST_132 : Operation 1668 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_8 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln274" [assessment/toplevel.cpp:274]   --->   Operation 1668 'getelementptr' 'open_set_heap_f_score_V_addr_8' <Predicate = (icmp_ln273)> <Delay = 0.00>
ST_132 : Operation 1669 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_6 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln274" [assessment/toplevel.cpp:274]   --->   Operation 1669 'getelementptr' 'open_set_heap_g_score_V_addr_6' <Predicate = (icmp_ln273)> <Delay = 0.00>
ST_132 : Operation 1670 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_6 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln274" [assessment/toplevel.cpp:274]   --->   Operation 1670 'getelementptr' 'open_set_heap_x_V_addr_6' <Predicate = (icmp_ln273)> <Delay = 0.00>
ST_132 : Operation 1671 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_6 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln274" [assessment/toplevel.cpp:274]   --->   Operation 1671 'getelementptr' 'open_set_heap_y_V_addr_6' <Predicate = (icmp_ln273)> <Delay = 0.00>
ST_132 : Operation 1672 [1/1] (2.32ns)   --->   "%store_ln274 = store i11 %n_f_score_V, i12 %open_set_heap_f_score_V_addr_8" [assessment/toplevel.cpp:274]   --->   Operation 1672 'store' 'store_ln274' <Predicate = (icmp_ln273)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_132 : Operation 1673 [1/1] (2.32ns)   --->   "%store_ln274 = store i11 %n_g_score_V, i12 %open_set_heap_g_score_V_addr_6" [assessment/toplevel.cpp:274]   --->   Operation 1673 'store' 'store_ln274' <Predicate = (icmp_ln273)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_132 : Operation 1674 [1/1] (2.32ns)   --->   "%store_ln274 = store i9 %current_x_V_4, i12 %open_set_heap_x_V_addr_6" [assessment/toplevel.cpp:274]   --->   Operation 1674 'store' 'store_ln274' <Predicate = (icmp_ln273)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_132 : Operation 1675 [1/1] (2.32ns)   --->   "%store_ln274 = store i9 %n_y_V, i12 %open_set_heap_y_V_addr_6" [assessment/toplevel.cpp:274]   --->   Operation 1675 'store' 'store_ln274' <Predicate = (icmp_ln273)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_132 : Operation 1676 [1/1] (1.58ns)   --->   "%br_ln276 = br void" [assessment/toplevel.cpp:276]   --->   Operation 1676 'br' 'br_ln276' <Predicate = (icmp_ln273)> <Delay = 1.58>
ST_132 : Operation 1677 [1/1] (0.00ns)   --->   "%open_set_size_1 = phi i16 %index, void, i16 %open_set_size_0, void"   --->   Operation 1677 'phi' 'open_set_size_1' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1678 [1/1] (0.00ns)   --->   "%error_flag_2 = phi i32 20000, void, i32 %error_flag_1, void"   --->   Operation 1678 'phi' 'error_flag_2' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1679 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %open_set_size_1, i32 1, i32 15" [assessment/toplevel.cpp:287]   --->   Operation 1679 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1680 [1/1] (2.31ns)   --->   "%icmp_ln287 = icmp_eq  i15 %tmp_2, i15 0" [assessment/toplevel.cpp:287]   --->   Operation 1680 'icmp' 'icmp_ln287' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1681 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287, void, void %_Z12os_heap_push6ASNode.exit.i" [assessment/toplevel.cpp:287]   --->   Operation 1681 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>

State 133 <SV = 126> <Delay = 6.70>
ST_133 : Operation 1682 [1/1] (2.07ns)   --->   "%add_ln288 = add i16 %open_set_size_1, i16 65535" [assessment/toplevel.cpp:288]   --->   Operation 1682 'add' 'add_ln288' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1683 [2/2] (4.62ns)   --->   "%call_ln288 = call void @os_sift_up, i16 %add_ln288, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:288]   --->   Operation 1683 'call' 'call_ln288' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 134 <SV = 127> <Delay = 7.21>
ST_134 : Operation 1684 [1/2] (0.00ns)   --->   "%call_ln288 = call void @os_sift_up, i16 %add_ln288, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:288]   --->   Operation 1684 'call' 'call_ln288' <Predicate = (!cmp_i_i233_i & !or_ln396 & !trunc_ln75 & !trunc_ln107 & !icmp_ln422 & !icmp_ln287) | (!cmp_i_i233_i & !or_ln396 & !trunc_ln75 & !trunc_ln107 & !n_open & !icmp_ln287)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_134 : Operation 1685 [1/1] (0.00ns)   --->   "%br_ln289 = br void %_Z12os_heap_push6ASNode.exit.i" [assessment/toplevel.cpp:289]   --->   Operation 1685 'br' 'br_ln289' <Predicate = (!cmp_i_i233_i & !or_ln396 & !trunc_ln75 & !trunc_ln107 & !icmp_ln422 & !icmp_ln287) | (!cmp_i_i233_i & !or_ln396 & !trunc_ln75 & !trunc_ln107 & !n_open & !icmp_ln287)> <Delay = 0.00>
ST_134 : Operation 1686 [1/1] (2.47ns)   --->   "%icmp_ln451 = icmp_eq  i32 %error_flag_2, i32 0" [assessment/toplevel.cpp:451]   --->   Operation 1686 'icmp' 'icmp_ln451' <Predicate = (!cmp_i_i233_i & !or_ln396 & !trunc_ln75 & !trunc_ln107 & !icmp_ln422) | (!cmp_i_i233_i & !or_ln396 & !trunc_ln75 & !trunc_ln107 & !n_open)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1687 [1/1] (1.82ns)   --->   "%br_ln451 = br i1 %icmp_ln451, void %_Z6a_star5CoordS_.exit.thread.loopexit, void %._crit_edge95" [assessment/toplevel.cpp:451]   --->   Operation 1687 'br' 'br_ln451' <Predicate = (!cmp_i_i233_i & !or_ln396 & !trunc_ln75 & !trunc_ln107 & !icmp_ln422) | (!cmp_i_i233_i & !or_ln396 & !trunc_ln75 & !trunc_ln107 & !n_open)> <Delay = 1.82>
ST_134 : Operation 1688 [1/1] (0.00ns)   --->   "%index_3 = phi i16 %index, void, i16 %index, void, i16 %open_set_size_1, void %_Z12os_heap_push6ASNode.exit.i, i16 %index, void %._crit_edge99, i16 %index, void, i16 %index, void"   --->   Operation 1688 'phi' 'index_3' <Predicate = (icmp_ln451) | (n_open & icmp_ln422) | (trunc_ln107) | (trunc_ln75) | (or_ln396) | (cmp_i_i233_i)> <Delay = 0.00>
ST_134 : Operation 1689 [1/1] (0.00ns)   --->   "%error_flag_3 = phi i32 %error_flag_1, void, i32 %error_flag_1, void, i32 %error_flag_2, void %_Z12os_heap_push6ASNode.exit.i, i32 %error_flag_1, void %._crit_edge99, i32 %error_flag_1, void, i32 %error_flag_1, void"   --->   Operation 1689 'phi' 'error_flag_3' <Predicate = (icmp_ln451) | (n_open & icmp_ln422) | (trunc_ln107) | (trunc_ln75) | (or_ln396) | (cmp_i_i233_i)> <Delay = 0.00>
ST_134 : Operation 1690 [1/1] (1.58ns)   --->   "%br_ln388 = br i1 %cmp_i_i239_i, void, void %.critedge" [assessment/toplevel.cpp:388]   --->   Operation 1690 'br' 'br_ln388' <Predicate = (icmp_ln451) | (n_open & icmp_ln422) | (trunc_ln107) | (trunc_ln75) | (or_ln396) | (cmp_i_i233_i)> <Delay = 1.58>
ST_134 : Operation 1691 [1/1] (1.82ns)   --->   "%n_x_V = add i9 %current_x_V_4, i9 511"   --->   Operation 1691 'add' 'n_x_V' <Predicate = (icmp_ln451 & !cmp_i_i239_i) | (n_open & icmp_ln422 & !cmp_i_i239_i) | (trunc_ln107 & !cmp_i_i239_i) | (trunc_ln75 & !cmp_i_i239_i) | (or_ln396 & !cmp_i_i239_i) | (cmp_i_i233_i & !cmp_i_i239_i)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1692 [1/1] (0.00ns)   --->   "%zext_ln882_1 = zext i9 %n_x_V"   --->   Operation 1692 'zext' 'zext_ln882_1' <Predicate = (icmp_ln451 & !cmp_i_i239_i) | (n_open & icmp_ln422 & !cmp_i_i239_i) | (trunc_ln107 & !cmp_i_i239_i) | (trunc_ln75 & !cmp_i_i239_i) | (or_ln396 & !cmp_i_i239_i) | (cmp_i_i233_i & !cmp_i_i239_i)> <Delay = 0.00>
ST_134 : Operation 1693 [1/1] (1.66ns)   --->   "%icmp_ln882_2 = icmp_ult  i9 %n_x_V, i9 %trunc_ln6"   --->   Operation 1693 'icmp' 'icmp_ln882_2' <Predicate = (icmp_ln451 & !cmp_i_i239_i) | (n_open & icmp_ln422 & !cmp_i_i239_i) | (trunc_ln107 & !cmp_i_i239_i) | (trunc_ln75 & !cmp_i_i239_i) | (or_ln396 & !cmp_i_i239_i) | (cmp_i_i233_i & !cmp_i_i239_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node or_ln396_1)   --->   "%xor_ln882_2 = xor i1 %icmp_ln882_2, i1 1"   --->   Operation 1694 'xor' 'xor_ln882_2' <Predicate = (icmp_ln451 & !cmp_i_i239_i) | (n_open & icmp_ln422 & !cmp_i_i239_i) | (trunc_ln107 & !cmp_i_i239_i) | (trunc_ln75 & !cmp_i_i239_i) | (or_ln396 & !cmp_i_i239_i) | (cmp_i_i233_i & !cmp_i_i239_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1695 [1/1] (1.66ns)   --->   "%icmp_ln882_3 = icmp_ult  i9 %current_y_V_4, i9 %trunc_ln6"   --->   Operation 1695 'icmp' 'icmp_ln882_3' <Predicate = (icmp_ln451 & !cmp_i_i239_i) | (n_open & icmp_ln422 & !cmp_i_i239_i) | (trunc_ln107 & !cmp_i_i239_i) | (trunc_ln75 & !cmp_i_i239_i) | (or_ln396 & !cmp_i_i239_i) | (cmp_i_i233_i & !cmp_i_i239_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1696 [1/1] (0.00ns) (grouped into LUT with out node or_ln396_1)   --->   "%xor_ln882_3 = xor i1 %icmp_ln882_3, i1 1"   --->   Operation 1696 'xor' 'xor_ln882_3' <Predicate = (icmp_ln451 & !cmp_i_i239_i) | (n_open & icmp_ln422 & !cmp_i_i239_i) | (trunc_ln107 & !cmp_i_i239_i) | (trunc_ln75 & !cmp_i_i239_i) | (or_ln396 & !cmp_i_i239_i) | (cmp_i_i233_i & !cmp_i_i239_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1697 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln396_1 = or i1 %xor_ln882_2, i1 %xor_ln882_3" [assessment/toplevel.cpp:396]   --->   Operation 1697 'or' 'or_ln396_1' <Predicate = (icmp_ln451 & !cmp_i_i239_i) | (n_open & icmp_ln422 & !cmp_i_i239_i) | (trunc_ln107 & !cmp_i_i239_i) | (trunc_ln75 & !cmp_i_i239_i) | (or_ln396 & !cmp_i_i239_i) | (cmp_i_i233_i & !cmp_i_i239_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1698 [1/1] (1.58ns)   --->   "%br_ln396 = br i1 %or_ln396_1, void, void %.critedge" [assessment/toplevel.cpp:396]   --->   Operation 1698 'br' 'br_ln396' <Predicate = (icmp_ln451 & !cmp_i_i239_i) | (n_open & icmp_ln422 & !cmp_i_i239_i) | (trunc_ln107 & !cmp_i_i239_i) | (trunc_ln75 & !cmp_i_i239_i) | (or_ln396 & !cmp_i_i239_i) | (cmp_i_i233_i & !cmp_i_i239_i)> <Delay = 1.58>
ST_134 : Operation 1699 [1/1] (2.13ns)   --->   "%idx_3 = add i18 %mul_ln112, i18 %zext_ln882_1" [assessment/toplevel.cpp:72]   --->   Operation 1699 'add' 'idx_3' <Predicate = (icmp_ln451 & !cmp_i_i239_i & !or_ln396_1) | (n_open & icmp_ln422 & !cmp_i_i239_i & !or_ln396_1) | (trunc_ln107 & !cmp_i_i239_i & !or_ln396_1) | (trunc_ln75 & !cmp_i_i239_i & !or_ln396_1) | (or_ln396 & !cmp_i_i239_i & !or_ln396_1) | (cmp_i_i233_i & !cmp_i_i239_i & !or_ln396_1)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1700 [1/1] (0.00ns)   --->   "%bit_2 = trunc i18 %idx_3" [assessment/toplevel.cpp:72]   --->   Operation 1700 'trunc' 'bit_2' <Predicate = (icmp_ln451 & !cmp_i_i239_i & !or_ln396_1) | (n_open & icmp_ln422 & !cmp_i_i239_i & !or_ln396_1) | (trunc_ln107 & !cmp_i_i239_i & !or_ln396_1) | (trunc_ln75 & !cmp_i_i239_i & !or_ln396_1) | (or_ln396 & !cmp_i_i239_i & !or_ln396_1) | (cmp_i_i233_i & !cmp_i_i239_i & !or_ln396_1)> <Delay = 0.00>
ST_134 : Operation 1701 [1/1] (0.00ns)   --->   "%word_5 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx_3, i32 5, i32 17" [assessment/toplevel.cpp:73]   --->   Operation 1701 'partselect' 'word_5' <Predicate = (icmp_ln451 & !cmp_i_i239_i & !or_ln396_1) | (n_open & icmp_ln422 & !cmp_i_i239_i & !or_ln396_1) | (trunc_ln107 & !cmp_i_i239_i & !or_ln396_1) | (trunc_ln75 & !cmp_i_i239_i & !or_ln396_1) | (or_ln396 & !cmp_i_i239_i & !or_ln396_1) | (cmp_i_i233_i & !cmp_i_i239_i & !or_ln396_1)> <Delay = 0.00>
ST_134 : Operation 1702 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i13 %word_5" [assessment/toplevel.cpp:75]   --->   Operation 1702 'zext' 'zext_ln75_1' <Predicate = (icmp_ln451 & !cmp_i_i239_i & !or_ln396_1) | (n_open & icmp_ln422 & !cmp_i_i239_i & !or_ln396_1) | (trunc_ln107 & !cmp_i_i239_i & !or_ln396_1) | (trunc_ln75 & !cmp_i_i239_i & !or_ln396_1) | (or_ln396 & !cmp_i_i239_i & !or_ln396_1) | (cmp_i_i233_i & !cmp_i_i239_i & !or_ln396_1)> <Delay = 0.00>
ST_134 : Operation 1703 [1/1] (0.00ns)   --->   "%world_blocked_addr_2 = getelementptr i32 %world_blocked, i64 0, i64 %zext_ln75_1" [assessment/toplevel.cpp:75]   --->   Operation 1703 'getelementptr' 'world_blocked_addr_2' <Predicate = (icmp_ln451 & !cmp_i_i239_i & !or_ln396_1) | (n_open & icmp_ln422 & !cmp_i_i239_i & !or_ln396_1) | (trunc_ln107 & !cmp_i_i239_i & !or_ln396_1) | (trunc_ln75 & !cmp_i_i239_i & !or_ln396_1) | (or_ln396 & !cmp_i_i239_i & !or_ln396_1) | (cmp_i_i233_i & !cmp_i_i239_i & !or_ln396_1)> <Delay = 0.00>
ST_134 : Operation 1704 [2/2] (3.25ns)   --->   "%world_blocked_load_1 = load i13 %world_blocked_addr_2" [assessment/toplevel.cpp:75]   --->   Operation 1704 'load' 'world_blocked_load_1' <Predicate = (icmp_ln451 & !cmp_i_i239_i & !or_ln396_1) | (n_open & icmp_ln422 & !cmp_i_i239_i & !or_ln396_1) | (trunc_ln107 & !cmp_i_i239_i & !or_ln396_1) | (trunc_ln75 & !cmp_i_i239_i & !or_ln396_1) | (or_ln396 & !cmp_i_i239_i & !or_ln396_1) | (cmp_i_i233_i & !cmp_i_i239_i & !or_ln396_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 135 <SV = 124> <Delay = 6.52>
ST_135 : Operation 1705 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_2 = load i12 %open_set_heap_f_score_V_addr_7"   --->   Operation 1705 'load' 'open_set_heap_f_score_V_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_135 : Operation 1706 [1/1] (1.88ns)   --->   "%icmp_ln878_3 = icmp_ult  i11 %n_f_score_V, i11 %open_set_heap_f_score_V_load_2"   --->   Operation 1706 'icmp' 'icmp_ln878_3' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1707 [1/1] (0.00ns)   --->   "%br_ln425 = br i1 %icmp_ln878_3, void %._crit_edge99, void" [assessment/toplevel.cpp:425]   --->   Operation 1707 'br' 'br_ln425' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1708 [1/1] (2.32ns)   --->   "%store_ln429 = store i11 %n_f_score_V, i12 %open_set_heap_f_score_V_addr_7" [assessment/toplevel.cpp:429]   --->   Operation 1708 'store' 'store_ln429' <Predicate = (icmp_ln878_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_135 : Operation 1709 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_5 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln425" [assessment/toplevel.cpp:430]   --->   Operation 1709 'getelementptr' 'open_set_heap_g_score_V_addr_5' <Predicate = (icmp_ln878_3)> <Delay = 0.00>
ST_135 : Operation 1710 [1/1] (2.32ns)   --->   "%store_ln430 = store i11 %n_g_score_V, i12 %open_set_heap_g_score_V_addr_5" [assessment/toplevel.cpp:430]   --->   Operation 1710 'store' 'store_ln430' <Predicate = (icmp_ln878_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_135 : Operation 1711 [1/1] (0.00ns)   --->   "%word_4 = partselect i14 @_ssdm_op_PartSelect.i14.i18.i32.i32, i18 %idx_1, i32 4, i32 17" [assessment/toplevel.cpp:129]   --->   Operation 1711 'partselect' 'word_4' <Predicate = (icmp_ln878_3)> <Delay = 0.00>
ST_135 : Operation 1712 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i14 %word_4" [assessment/toplevel.cpp:131]   --->   Operation 1712 'zext' 'zext_ln131_1' <Predicate = (icmp_ln878_3)> <Delay = 0.00>
ST_135 : Operation 1713 [1/1] (0.00ns)   --->   "%world_dir_addr_4 = getelementptr i32 %world_dir, i64 0, i64 %zext_ln131_1" [assessment/toplevel.cpp:131]   --->   Operation 1713 'getelementptr' 'world_dir_addr_4' <Predicate = (icmp_ln878_3)> <Delay = 0.00>
ST_135 : Operation 1714 [2/2] (3.25ns)   --->   "%world_dir_load_2 = load i14 %world_dir_addr_4" [assessment/toplevel.cpp:131]   --->   Operation 1714 'load' 'world_dir_load_2' <Predicate = (icmp_ln878_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>

State 136 <SV = 125> <Delay = 5.92>
ST_136 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node and_ln131_1)   --->   "%trunc_ln130_1 = trunc i18 %idx_1" [assessment/toplevel.cpp:130]   --->   Operation 1715 'trunc' 'trunc_ln130_1' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node and_ln131_1)   --->   "%section_2 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln130_1, i1 0" [assessment/toplevel.cpp:130]   --->   Operation 1716 'bitconcatenate' 'section_2' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node and_ln131_1)   --->   "%zext_ln130_1 = zext i5 %section_2" [assessment/toplevel.cpp:130]   --->   Operation 1717 'zext' 'zext_ln130_1' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1718 [1/2] (3.25ns)   --->   "%world_dir_load_2 = load i14 %world_dir_addr_4" [assessment/toplevel.cpp:131]   --->   Operation 1718 'load' 'world_dir_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>
ST_136 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node and_ln131_1)   --->   "%shl_ln131_1 = shl i32 3, i32 %zext_ln130_1" [assessment/toplevel.cpp:131]   --->   Operation 1719 'shl' 'shl_ln131_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node and_ln131_1)   --->   "%xor_ln131_1 = xor i32 %shl_ln131_1, i32 4294967295" [assessment/toplevel.cpp:131]   --->   Operation 1720 'xor' 'xor_ln131_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1721 [1/1] (2.66ns) (out node of the LUT)   --->   "%and_ln131_1 = and i32 %world_dir_load_2, i32 %xor_ln131_1" [assessment/toplevel.cpp:131]   --->   Operation 1721 'and' 'and_ln131_1' <Predicate = true> <Delay = 2.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1722 [2/2] (4.62ns)   --->   "%call_ln432 = call void @os_sift_up, i16 %index_1, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:432]   --->   Operation 1722 'call' 'call_ln432' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 137 <SV = 126> <Delay = 3.25>
ST_137 : Operation 1723 [1/1] (3.25ns)   --->   "%store_ln131 = store i32 %and_ln131_1, i14 %world_dir_addr_4" [assessment/toplevel.cpp:131]   --->   Operation 1723 'store' 'store_ln131' <Predicate = (icmp_ln878_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>
ST_137 : Operation 1724 [1/2] (0.00ns)   --->   "%call_ln432 = call void @os_sift_up, i16 %index_1, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:432]   --->   Operation 1724 'call' 'call_ln432' <Predicate = (icmp_ln878_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_137 : Operation 1725 [1/1] (0.00ns)   --->   "%br_ln433 = br void %._crit_edge99" [assessment/toplevel.cpp:433]   --->   Operation 1725 'br' 'br_ln433' <Predicate = (icmp_ln878_3)> <Delay = 0.00>
ST_137 : Operation 1726 [1/1] (1.58ns)   --->   "%br_ln444 = br void %._crit_edge95" [assessment/toplevel.cpp:444]   --->   Operation 1726 'br' 'br_ln444' <Predicate = true> <Delay = 1.58>

State 138 <SV = 128> <Delay = 3.25>
ST_138 : Operation 1727 [1/2] (3.25ns)   --->   "%world_blocked_load_1 = load i13 %world_blocked_addr_2" [assessment/toplevel.cpp:75]   --->   Operation 1727 'load' 'world_blocked_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 139 <SV = 129> <Delay = 6.00>
ST_139 : Operation 1728 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i5 %bit_2" [assessment/toplevel.cpp:74]   --->   Operation 1728 'zext' 'zext_ln74_1' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1729 [1/1] (4.42ns)   --->   "%lshr_ln75_1 = lshr i32 %world_blocked_load_1, i32 %zext_ln74_1" [assessment/toplevel.cpp:75]   --->   Operation 1729 'lshr' 'lshr_ln75_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_139 : Operation 1730 [1/1] (0.00ns)   --->   "%trunc_ln75_1 = trunc i32 %lshr_ln75_1" [assessment/toplevel.cpp:75]   --->   Operation 1730 'trunc' 'trunc_ln75_1' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1731 [1/1] (1.58ns)   --->   "%br_ln401 = br i1 %trunc_ln75_1, void, void %.critedge" [assessment/toplevel.cpp:401]   --->   Operation 1731 'br' 'br_ln401' <Predicate = true> <Delay = 1.58>
ST_139 : Operation 1732 [1/1] (0.00ns)   --->   "%world_closed_addr_3 = getelementptr i32 %world_closed, i64 0, i64 %zext_ln75_1" [assessment/toplevel.cpp:107]   --->   Operation 1732 'getelementptr' 'world_closed_addr_3' <Predicate = (!trunc_ln75_1)> <Delay = 0.00>
ST_139 : Operation 1733 [2/2] (3.25ns)   --->   "%world_closed_load_2 = load i13 %world_closed_addr_3" [assessment/toplevel.cpp:107]   --->   Operation 1733 'load' 'world_closed_load_2' <Predicate = (!trunc_ln75_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 140 <SV = 130> <Delay = 3.25>
ST_140 : Operation 1734 [1/2] (3.25ns)   --->   "%world_closed_load_2 = load i13 %world_closed_addr_3" [assessment/toplevel.cpp:107]   --->   Operation 1734 'load' 'world_closed_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 141 <SV = 131> <Delay = 6.00>
ST_141 : Operation 1735 [1/1] (4.42ns)   --->   "%lshr_ln107_1 = lshr i32 %world_closed_load_2, i32 %zext_ln74_1" [assessment/toplevel.cpp:107]   --->   Operation 1735 'lshr' 'lshr_ln107_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_141 : Operation 1736 [1/1] (0.00ns)   --->   "%trunc_ln107_1 = trunc i32 %lshr_ln107_1" [assessment/toplevel.cpp:107]   --->   Operation 1736 'trunc' 'trunc_ln107_1' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1737 [1/1] (1.58ns)   --->   "%br_ln406 = br i1 %trunc_ln107_1, void %_Z7abs_subtt.exit17.i132.i.1, void %.critedge" [assessment/toplevel.cpp:406]   --->   Operation 1737 'br' 'br_ln406' <Predicate = true> <Delay = 1.58>
ST_141 : Operation 1738 [1/1] (0.00ns)   --->   "%world_open_addr_2 = getelementptr i32 %world_open, i64 0, i64 %zext_ln75_1" [assessment/toplevel.cpp:91]   --->   Operation 1738 'getelementptr' 'world_open_addr_2' <Predicate = (!trunc_ln107_1)> <Delay = 0.00>
ST_141 : Operation 1739 [2/2] (3.25ns)   --->   "%world_open_load_1 = load i13 %world_open_addr_2" [assessment/toplevel.cpp:91]   --->   Operation 1739 'load' 'world_open_load_1' <Predicate = (!trunc_ln107_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 142 <SV = 132> <Delay = 3.25>
ST_142 : Operation 1740 [1/2] (3.25ns)   --->   "%world_open_load_1 = load i13 %world_open_addr_2" [assessment/toplevel.cpp:91]   --->   Operation 1740 'load' 'world_open_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 143 <SV = 133> <Delay = 6.26>
ST_143 : Operation 1741 [1/1] (1.66ns)   --->   "%icmp_ln136_4 = icmp_ugt  i9 %n_x_V, i9 %goal_x_V" [assessment/toplevel.cpp:136]   --->   Operation 1741 'icmp' 'icmp_ln136_4' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1742 [1/1] (0.00ns)   --->   "%zext_ln136_6 = zext i9 %n_x_V" [assessment/toplevel.cpp:136]   --->   Operation 1742 'zext' 'zext_ln136_6' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1743 [1/1] (1.82ns)   --->   "%sub_ln136_8 = sub i10 %zext_ln136_6, i10 %zext_ln136_1" [assessment/toplevel.cpp:136]   --->   Operation 1743 'sub' 'sub_ln136_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1744 [1/1] (1.82ns)   --->   "%sub_ln136_9 = sub i10 %zext_ln136_1, i10 %zext_ln136_6" [assessment/toplevel.cpp:136]   --->   Operation 1744 'sub' 'sub_ln136_9' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1745 [1/1] (0.68ns)   --->   "%select_ln136_4 = select i1 %icmp_ln136_4, i10 %sub_ln136_8, i10 %sub_ln136_9" [assessment/toplevel.cpp:136]   --->   Operation 1745 'select' 'select_ln136_4' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 1746 [1/1] (0.00ns)   --->   "%sext_ln136_2 = sext i10 %select_ln136_4" [assessment/toplevel.cpp:136]   --->   Operation 1746 'sext' 'sext_ln136_2' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1747 [1/1] (1.66ns)   --->   "%icmp_ln136_5 = icmp_ugt  i9 %current_y_V_4, i9 %goal_y_V" [assessment/toplevel.cpp:136]   --->   Operation 1747 'icmp' 'icmp_ln136_5' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1748 [1/1] (0.00ns)   --->   "%zext_ln136_7 = zext i9 %current_y_V_4" [assessment/toplevel.cpp:136]   --->   Operation 1748 'zext' 'zext_ln136_7' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1749 [1/1] (1.82ns)   --->   "%sub_ln136_10 = sub i10 %zext_ln136_7, i10 %zext_ln136_3" [assessment/toplevel.cpp:136]   --->   Operation 1749 'sub' 'sub_ln136_10' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1750 [1/1] (1.82ns)   --->   "%sub_ln136_11 = sub i10 %zext_ln136_3, i10 %zext_ln136_7" [assessment/toplevel.cpp:136]   --->   Operation 1750 'sub' 'sub_ln136_11' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1751 [1/1] (0.68ns)   --->   "%select_ln136_5 = select i1 %icmp_ln136_5, i10 %sub_ln136_10, i10 %sub_ln136_11" [assessment/toplevel.cpp:136]   --->   Operation 1751 'select' 'select_ln136_5' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_143 : Operation 1752 [1/1] (0.00ns)   --->   "%sext_ln413_1 = sext i10 %select_ln136_5" [assessment/toplevel.cpp:413]   --->   Operation 1752 'sext' 'sext_ln413_1' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1753 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_2 = add i11 %n_g_score_V, i11 %sext_ln413_1"   --->   Operation 1753 'add' 'add_ln208_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_143 : Operation 1754 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%n_f_score_V_1 = add i11 %add_ln208_2, i11 %sext_ln136_2"   --->   Operation 1754 'add' 'n_f_score_V_1' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_143 : Operation 1755 [1/1] (4.42ns)   --->   "%lshr_ln91_1 = lshr i32 %world_open_load_1, i32 %zext_ln74_1" [assessment/toplevel.cpp:91]   --->   Operation 1755 'lshr' 'lshr_ln91_1' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_143 : Operation 1756 [1/1] (0.00ns)   --->   "%n_open_1 = trunc i32 %lshr_ln91_1" [assessment/toplevel.cpp:91]   --->   Operation 1756 'trunc' 'n_open_1' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1757 [1/1] (0.00ns)   --->   "%br_ln420 = br i1 %n_open_1, void %.critedge28, void %.lr.ph945.1.preheader" [assessment/toplevel.cpp:420]   --->   Operation 1757 'br' 'br_ln420' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1758 [1/1] (1.58ns)   --->   "%br_ln315 = br void %.lr.ph945.1" [assessment/toplevel.cpp:315]   --->   Operation 1758 'br' 'br_ln315' <Predicate = (n_open_1)> <Delay = 1.58>

State 144 <SV = 134> <Delay = 2.42>
ST_144 : Operation 1759 [1/1] (0.00ns)   --->   "%index_4 = phi i16 %index_5, void %.split31_ifconv, i16 %index_3, void %.lr.ph945.1.preheader"   --->   Operation 1759 'phi' 'index_4' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1760 [1/1] (0.00ns)   --->   "%i_12 = phi i16 %i_13, void %.split31_ifconv, i16 0, void %.lr.ph945.1.preheader"   --->   Operation 1760 'phi' 'i_12' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1761 [1/1] (2.07ns)   --->   "%i_13 = add i16 %i_12, i16 1" [assessment/toplevel.cpp:315]   --->   Operation 1761 'add' 'i_13' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1762 [1/1] (2.42ns)   --->   "%icmp_ln315_1 = icmp_eq  i16 %i_12, i16 %index_3" [assessment/toplevel.cpp:315]   --->   Operation 1762 'icmp' 'icmp_ln315_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 1763 [1/1] (0.00ns)   --->   "%br_ln315 = br i1 %icmp_ln315_1, void %.split31_ifconv, void %_Z7os_find7ap_uintILi11EES0_.exit.i.1.loopexit" [assessment/toplevel.cpp:315]   --->   Operation 1763 'br' 'br_ln315' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1764 [1/1] (0.00ns)   --->   "%zext_ln318_1 = zext i16 %i_12" [assessment/toplevel.cpp:318]   --->   Operation 1764 'zext' 'zext_ln318_1' <Predicate = (!icmp_ln315_1)> <Delay = 0.00>
ST_144 : Operation 1765 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_8 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln318_1"   --->   Operation 1765 'getelementptr' 'open_set_heap_x_V_addr_8' <Predicate = (!icmp_ln315_1)> <Delay = 0.00>
ST_144 : Operation 1766 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_3 = load i12 %open_set_heap_x_V_addr_8"   --->   Operation 1766 'load' 'open_set_heap_x_V_load_3' <Predicate = (!icmp_ln315_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_144 : Operation 1767 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_8 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln318_1"   --->   Operation 1767 'getelementptr' 'open_set_heap_y_V_addr_8' <Predicate = (!icmp_ln315_1)> <Delay = 0.00>
ST_144 : Operation 1768 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_3 = load i12 %open_set_heap_y_V_addr_8"   --->   Operation 1768 'load' 'open_set_heap_y_V_load_3' <Predicate = (!icmp_ln315_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>

State 145 <SV = 135> <Delay = 4.78>
ST_145 : Operation 1769 [1/1] (0.00ns)   --->   "%specpipeline_ln315 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [assessment/toplevel.cpp:315]   --->   Operation 1769 'specpipeline' 'specpipeline_ln315' <Predicate = (!icmp_ln315_1)> <Delay = 0.00>
ST_145 : Operation 1770 [1/1] (0.00ns)   --->   "%speclooptripcount_ln315 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 3500, i64 1750" [assessment/toplevel.cpp:315]   --->   Operation 1770 'speclooptripcount' 'speclooptripcount_ln315' <Predicate = (!icmp_ln315_1)> <Delay = 0.00>
ST_145 : Operation 1771 [1/1] (0.00ns)   --->   "%specloopname_ln315 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [assessment/toplevel.cpp:315]   --->   Operation 1771 'specloopname' 'specloopname_ln315' <Predicate = (!icmp_ln315_1)> <Delay = 0.00>
ST_145 : Operation 1772 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_3 = load i12 %open_set_heap_x_V_addr_8"   --->   Operation 1772 'load' 'open_set_heap_x_V_load_3' <Predicate = (!icmp_ln315_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_145 : Operation 1773 [1/1] (1.66ns)   --->   "%icmp_ln870_4 = icmp_eq  i9 %open_set_heap_x_V_load_3, i9 %n_x_V"   --->   Operation 1773 'icmp' 'icmp_ln870_4' <Predicate = (!icmp_ln315_1)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1774 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_3 = load i12 %open_set_heap_y_V_addr_8"   --->   Operation 1774 'load' 'open_set_heap_y_V_load_3' <Predicate = (!icmp_ln315_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_145 : Operation 1775 [1/1] (1.66ns)   --->   "%icmp_ln870_5 = icmp_eq  i9 %open_set_heap_y_V_load_3, i9 %current_y_V_4"   --->   Operation 1775 'icmp' 'icmp_ln870_5' <Predicate = (!icmp_ln315_1)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node index_5)   --->   "%select_ln318_1 = select i1 %icmp_ln870_5, i16 %i_12, i16 %index_4" [assessment/toplevel.cpp:318]   --->   Operation 1776 'select' 'select_ln318_1' <Predicate = (!icmp_ln315_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1777 [1/1] (0.80ns) (out node of the LUT)   --->   "%index_5 = select i1 %icmp_ln870_4, i16 %select_ln318_1, i16 %index_4"   --->   Operation 1777 'select' 'index_5' <Predicate = (!icmp_ln315_1)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_145 : Operation 1778 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph945.1"   --->   Operation 1778 'br' 'br_ln0' <Predicate = (!icmp_ln315_1)> <Delay = 0.00>

State 146 <SV = 135> <Delay = 5.92>
ST_146 : Operation 1779 [1/1] (2.42ns)   --->   "%icmp_ln422_1 = icmp_ult  i16 %index_4, i16 %index_3" [assessment/toplevel.cpp:422]   --->   Operation 1779 'icmp' 'icmp_ln422_1' <Predicate = (n_open_1)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1780 [1/1] (0.00ns)   --->   "%br_ln422 = br i1 %icmp_ln422_1, void %.critedge28, void" [assessment/toplevel.cpp:422]   --->   Operation 1780 'br' 'br_ln422' <Predicate = (n_open_1)> <Delay = 0.00>
ST_146 : Operation 1781 [1/1] (0.00ns) (grouped into LUT with out node or_ln99_1)   --->   "%shl_ln99_1 = shl i32 1, i32 %zext_ln74_1" [assessment/toplevel.cpp:99]   --->   Operation 1781 'shl' 'shl_ln99_1' <Predicate = (!icmp_ln422_1) | (!n_open_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1782 [1/1] (2.66ns) (out node of the LUT)   --->   "%or_ln99_1 = or i32 %world_open_load_1, i32 %shl_ln99_1" [assessment/toplevel.cpp:99]   --->   Operation 1782 'or' 'or_ln99_1' <Predicate = (!icmp_ln422_1) | (!n_open_1)> <Delay = 2.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1783 [1/1] (3.25ns)   --->   "%store_ln99 = store i32 %or_ln99_1, i13 %world_open_addr_2" [assessment/toplevel.cpp:99]   --->   Operation 1783 'store' 'store_ln99' <Predicate = (!icmp_ln422_1) | (!n_open_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>
ST_146 : Operation 1784 [1/1] (0.00ns)   --->   "%word_6 = partselect i14 @_ssdm_op_PartSelect.i14.i18.i32.i32, i18 %idx_3, i32 4, i32 17" [assessment/toplevel.cpp:129]   --->   Operation 1784 'partselect' 'word_6' <Predicate = (!icmp_ln422_1) | (!n_open_1)> <Delay = 0.00>
ST_146 : Operation 1785 [1/1] (0.00ns)   --->   "%zext_ln131_2 = zext i14 %word_6" [assessment/toplevel.cpp:131]   --->   Operation 1785 'zext' 'zext_ln131_2' <Predicate = (!icmp_ln422_1) | (!n_open_1)> <Delay = 0.00>
ST_146 : Operation 1786 [1/1] (0.00ns)   --->   "%world_dir_addr_5 = getelementptr i32 %world_dir, i64 0, i64 %zext_ln131_2" [assessment/toplevel.cpp:131]   --->   Operation 1786 'getelementptr' 'world_dir_addr_5' <Predicate = (!icmp_ln422_1) | (!n_open_1)> <Delay = 0.00>
ST_146 : Operation 1787 [2/2] (3.25ns)   --->   "%world_dir_load_3 = load i14 %world_dir_addr_5" [assessment/toplevel.cpp:131]   --->   Operation 1787 'load' 'world_dir_load_3' <Predicate = (!icmp_ln422_1) | (!n_open_1)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>
ST_146 : Operation 1788 [1/1] (0.00ns)   --->   "%zext_ln425_1 = zext i16 %index_4" [assessment/toplevel.cpp:425]   --->   Operation 1788 'zext' 'zext_ln425_1' <Predicate = (n_open_1 & icmp_ln422_1)> <Delay = 0.00>
ST_146 : Operation 1789 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_10 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln425_1"   --->   Operation 1789 'getelementptr' 'open_set_heap_f_score_V_addr_10' <Predicate = (n_open_1 & icmp_ln422_1)> <Delay = 0.00>
ST_146 : Operation 1790 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_3 = load i12 %open_set_heap_f_score_V_addr_10"   --->   Operation 1790 'load' 'open_set_heap_f_score_V_load_3' <Predicate = (n_open_1 & icmp_ln422_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 147 <SV = 136> <Delay = 5.92>
ST_147 : Operation 1791 [1/1] (0.00ns)   --->   "%trunc_ln130_2 = trunc i18 %idx_3" [assessment/toplevel.cpp:130]   --->   Operation 1791 'trunc' 'trunc_ln130_2' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1792 [1/1] (0.00ns)   --->   "%section_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln130_2, i1 0" [assessment/toplevel.cpp:130]   --->   Operation 1792 'bitconcatenate' 'section_3' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1793 [1/1] (0.00ns)   --->   "%zext_ln130_2 = zext i5 %section_3" [assessment/toplevel.cpp:130]   --->   Operation 1793 'zext' 'zext_ln130_2' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1794 [1/2] (3.25ns)   --->   "%world_dir_load_3 = load i14 %world_dir_addr_5" [assessment/toplevel.cpp:131]   --->   Operation 1794 'load' 'world_dir_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>
ST_147 : Operation 1795 [1/1] (0.00ns) (grouped into LUT with out node or_ln131)   --->   "%shl_ln131_2 = shl i32 3, i32 %zext_ln130_2" [assessment/toplevel.cpp:131]   --->   Operation 1795 'shl' 'shl_ln131_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1796 [1/1] (0.00ns) (grouped into LUT with out node or_ln131)   --->   "%xor_ln131_2 = xor i32 %shl_ln131_2, i32 4294967295" [assessment/toplevel.cpp:131]   --->   Operation 1796 'xor' 'xor_ln131_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node or_ln131)   --->   "%and_ln131_2 = and i32 %world_dir_load_3, i32 %xor_ln131_2" [assessment/toplevel.cpp:131]   --->   Operation 1797 'and' 'and_ln131_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1798 [1/1] (0.00ns) (grouped into LUT with out node or_ln131)   --->   "%shl_ln131_3 = shl i32 1, i32 %zext_ln130_2" [assessment/toplevel.cpp:131]   --->   Operation 1798 'shl' 'shl_ln131_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1799 [1/1] (2.66ns) (out node of the LUT)   --->   "%or_ln131 = or i32 %and_ln131_2, i32 %shl_ln131_3" [assessment/toplevel.cpp:131]   --->   Operation 1799 'or' 'or_ln131' <Predicate = true> <Delay = 2.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 137> <Delay = 5.98>
ST_148 : Operation 1800 [1/1] (3.25ns)   --->   "%store_ln131 = store i32 %or_ln131, i14 %world_dir_addr_5" [assessment/toplevel.cpp:131]   --->   Operation 1800 'store' 'store_ln131' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>
ST_148 : Operation 1801 [1/1] (0.00ns)   --->   "%trunc_ln273 = trunc i16 %index_3" [assessment/toplevel.cpp:273]   --->   Operation 1801 'trunc' 'trunc_ln273' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1802 [1/1] (2.42ns)   --->   "%icmp_ln273_1 = icmp_ugt  i16 %index_3, i16 3499" [assessment/toplevel.cpp:273]   --->   Operation 1802 'icmp' 'icmp_ln273_1' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1803 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_1, void, void" [assessment/toplevel.cpp:273]   --->   Operation 1803 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1804 [1/1] (0.00ns)   --->   "%zext_ln280_1 = zext i16 %index_3" [assessment/toplevel.cpp:280]   --->   Operation 1804 'zext' 'zext_ln280_1' <Predicate = (!icmp_ln273_1)> <Delay = 0.00>
ST_148 : Operation 1805 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_12 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln280_1" [assessment/toplevel.cpp:280]   --->   Operation 1805 'getelementptr' 'open_set_heap_f_score_V_addr_12' <Predicate = (!icmp_ln273_1)> <Delay = 0.00>
ST_148 : Operation 1806 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_10 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln280_1" [assessment/toplevel.cpp:280]   --->   Operation 1806 'getelementptr' 'open_set_heap_g_score_V_addr_10' <Predicate = (!icmp_ln273_1)> <Delay = 0.00>
ST_148 : Operation 1807 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_10 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln280_1" [assessment/toplevel.cpp:280]   --->   Operation 1807 'getelementptr' 'open_set_heap_x_V_addr_10' <Predicate = (!icmp_ln273_1)> <Delay = 0.00>
ST_148 : Operation 1808 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_10 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln280_1" [assessment/toplevel.cpp:280]   --->   Operation 1808 'getelementptr' 'open_set_heap_y_V_addr_10' <Predicate = (!icmp_ln273_1)> <Delay = 0.00>
ST_148 : Operation 1809 [1/1] (2.32ns)   --->   "%store_ln280 = store i11 %n_f_score_V_1, i12 %open_set_heap_f_score_V_addr_12" [assessment/toplevel.cpp:280]   --->   Operation 1809 'store' 'store_ln280' <Predicate = (!icmp_ln273_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_148 : Operation 1810 [1/1] (2.32ns)   --->   "%store_ln280 = store i11 %n_g_score_V, i12 %open_set_heap_g_score_V_addr_10" [assessment/toplevel.cpp:280]   --->   Operation 1810 'store' 'store_ln280' <Predicate = (!icmp_ln273_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_148 : Operation 1811 [1/1] (2.32ns)   --->   "%store_ln280 = store i9 %n_x_V, i12 %open_set_heap_x_V_addr_10" [assessment/toplevel.cpp:280]   --->   Operation 1811 'store' 'store_ln280' <Predicate = (!icmp_ln273_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_148 : Operation 1812 [1/1] (2.32ns)   --->   "%store_ln280 = store i9 %current_y_V_4, i12 %open_set_heap_y_V_addr_10" [assessment/toplevel.cpp:280]   --->   Operation 1812 'store' 'store_ln280' <Predicate = (!icmp_ln273_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_148 : Operation 1813 [1/1] (2.07ns)   --->   "%add_ln281 = add i16 %index_3, i16 1" [assessment/toplevel.cpp:281]   --->   Operation 1813 'add' 'add_ln281' <Predicate = (!icmp_ln273_1)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1814 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 1814 'br' 'br_ln0' <Predicate = (!icmp_ln273_1)> <Delay = 1.58>
ST_148 : Operation 1815 [1/1] (1.54ns)   --->   "%add_ln274_1 = add i12 %trunc_ln273, i12 4095" [assessment/toplevel.cpp:274]   --->   Operation 1815 'add' 'add_ln274_1' <Predicate = (icmp_ln273_1)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1816 [1/1] (0.00ns)   --->   "%zext_ln274_1 = zext i12 %add_ln274_1" [assessment/toplevel.cpp:274]   --->   Operation 1816 'zext' 'zext_ln274_1' <Predicate = (icmp_ln273_1)> <Delay = 0.00>
ST_148 : Operation 1817 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_11 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln274_1" [assessment/toplevel.cpp:274]   --->   Operation 1817 'getelementptr' 'open_set_heap_f_score_V_addr_11' <Predicate = (icmp_ln273_1)> <Delay = 0.00>
ST_148 : Operation 1818 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_9 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln274_1" [assessment/toplevel.cpp:274]   --->   Operation 1818 'getelementptr' 'open_set_heap_g_score_V_addr_9' <Predicate = (icmp_ln273_1)> <Delay = 0.00>
ST_148 : Operation 1819 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_9 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln274_1" [assessment/toplevel.cpp:274]   --->   Operation 1819 'getelementptr' 'open_set_heap_x_V_addr_9' <Predicate = (icmp_ln273_1)> <Delay = 0.00>
ST_148 : Operation 1820 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_9 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln274_1" [assessment/toplevel.cpp:274]   --->   Operation 1820 'getelementptr' 'open_set_heap_y_V_addr_9' <Predicate = (icmp_ln273_1)> <Delay = 0.00>
ST_148 : Operation 1821 [1/1] (2.32ns)   --->   "%store_ln274 = store i11 %n_f_score_V_1, i12 %open_set_heap_f_score_V_addr_11" [assessment/toplevel.cpp:274]   --->   Operation 1821 'store' 'store_ln274' <Predicate = (icmp_ln273_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_148 : Operation 1822 [1/1] (2.32ns)   --->   "%store_ln274 = store i11 %n_g_score_V, i12 %open_set_heap_g_score_V_addr_9" [assessment/toplevel.cpp:274]   --->   Operation 1822 'store' 'store_ln274' <Predicate = (icmp_ln273_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_148 : Operation 1823 [1/1] (2.32ns)   --->   "%store_ln274 = store i9 %n_x_V, i12 %open_set_heap_x_V_addr_9" [assessment/toplevel.cpp:274]   --->   Operation 1823 'store' 'store_ln274' <Predicate = (icmp_ln273_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_148 : Operation 1824 [1/1] (2.32ns)   --->   "%store_ln274 = store i9 %current_y_V_4, i12 %open_set_heap_y_V_addr_9" [assessment/toplevel.cpp:274]   --->   Operation 1824 'store' 'store_ln274' <Predicate = (icmp_ln273_1)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_148 : Operation 1825 [1/1] (1.58ns)   --->   "%br_ln276 = br void" [assessment/toplevel.cpp:276]   --->   Operation 1825 'br' 'br_ln276' <Predicate = (icmp_ln273_1)> <Delay = 1.58>
ST_148 : Operation 1826 [1/1] (0.00ns)   --->   "%open_set_size_4 = phi i16 %index_3, void, i16 %add_ln281, void"   --->   Operation 1826 'phi' 'open_set_size_4' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1827 [1/1] (0.00ns)   --->   "%error_flag_4 = phi i32 20000, void, i32 %error_flag_3, void"   --->   Operation 1827 'phi' 'error_flag_4' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1828 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %open_set_size_4, i32 1, i32 15" [assessment/toplevel.cpp:287]   --->   Operation 1828 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1829 [1/1] (2.31ns)   --->   "%icmp_ln287_1 = icmp_eq  i15 %tmp_3, i15 0" [assessment/toplevel.cpp:287]   --->   Operation 1829 'icmp' 'icmp_ln287_1' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1830 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_1, void, void %_Z12os_heap_push6ASNode.exit.i.1" [assessment/toplevel.cpp:287]   --->   Operation 1830 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>

State 149 <SV = 138> <Delay = 6.70>
ST_149 : Operation 1831 [1/1] (2.07ns)   --->   "%add_ln288_1 = add i16 %open_set_size_4, i16 65535" [assessment/toplevel.cpp:288]   --->   Operation 1831 'add' 'add_ln288_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1832 [2/2] (4.62ns)   --->   "%call_ln288 = call void @os_sift_up, i16 %add_ln288_1, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:288]   --->   Operation 1832 'call' 'call_ln288' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 150 <SV = 139> <Delay = 6.04>
ST_150 : Operation 1833 [1/2] (0.00ns)   --->   "%call_ln288 = call void @os_sift_up, i16 %add_ln288_1, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:288]   --->   Operation 1833 'call' 'call_ln288' <Predicate = (!cmp_i_i239_i & !or_ln396_1 & !trunc_ln75_1 & !trunc_ln107_1 & !icmp_ln422_1 & !icmp_ln287_1) | (!cmp_i_i239_i & !or_ln396_1 & !trunc_ln75_1 & !trunc_ln107_1 & !n_open_1 & !icmp_ln287_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_150 : Operation 1834 [1/1] (0.00ns)   --->   "%br_ln289 = br void %_Z12os_heap_push6ASNode.exit.i.1" [assessment/toplevel.cpp:289]   --->   Operation 1834 'br' 'br_ln289' <Predicate = (!cmp_i_i239_i & !or_ln396_1 & !trunc_ln75_1 & !trunc_ln107_1 & !icmp_ln422_1 & !icmp_ln287_1) | (!cmp_i_i239_i & !or_ln396_1 & !trunc_ln75_1 & !trunc_ln107_1 & !n_open_1 & !icmp_ln287_1)> <Delay = 0.00>
ST_150 : Operation 1835 [1/1] (2.47ns)   --->   "%icmp_ln451_1 = icmp_eq  i32 %error_flag_4, i32 0" [assessment/toplevel.cpp:451]   --->   Operation 1835 'icmp' 'icmp_ln451_1' <Predicate = (!cmp_i_i239_i & !or_ln396_1 & !trunc_ln75_1 & !trunc_ln107_1 & !icmp_ln422_1) | (!cmp_i_i239_i & !or_ln396_1 & !trunc_ln75_1 & !trunc_ln107_1 & !n_open_1)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1836 [1/1] (1.82ns)   --->   "%br_ln451 = br i1 %icmp_ln451_1, void %_Z6a_star5CoordS_.exit.thread.loopexit, void %.critedge" [assessment/toplevel.cpp:451]   --->   Operation 1836 'br' 'br_ln451' <Predicate = (!cmp_i_i239_i & !or_ln396_1 & !trunc_ln75_1 & !trunc_ln107_1 & !icmp_ln422_1) | (!cmp_i_i239_i & !or_ln396_1 & !trunc_ln75_1 & !trunc_ln107_1 & !n_open_1)> <Delay = 1.82>
ST_150 : Operation 1837 [1/1] (0.00ns)   --->   "%index_6 = phi i16 %index_3, void %._crit_edge95, i16 %index_3, void, i16 %open_set_size_4, void %_Z12os_heap_push6ASNode.exit.i.1, i16 %index_3, void %._crit_edge103, i16 %index_3, void, i16 %index_3, void"   --->   Operation 1837 'phi' 'index_6' <Predicate = (icmp_ln451_1) | (n_open_1 & icmp_ln422_1) | (trunc_ln107_1) | (trunc_ln75_1) | (or_ln396_1) | (cmp_i_i239_i)> <Delay = 0.00>
ST_150 : Operation 1838 [1/1] (0.00ns)   --->   "%error_flag_5 = phi i32 %error_flag_3, void %._crit_edge95, i32 %error_flag_3, void, i32 %error_flag_4, void %_Z12os_heap_push6ASNode.exit.i.1, i32 %error_flag_3, void %._crit_edge103, i32 %error_flag_3, void, i32 %error_flag_3, void"   --->   Operation 1838 'phi' 'error_flag_5' <Predicate = (icmp_ln451_1) | (n_open_1 & icmp_ln422_1) | (trunc_ln107_1) | (trunc_ln75_1) | (or_ln396_1) | (cmp_i_i239_i)> <Delay = 0.00>
ST_150 : Operation 1839 [1/1] (1.82ns)   --->   "%n_y_V_1 = add i9 %current_y_V_4, i9 1"   --->   Operation 1839 'add' 'n_y_V_1' <Predicate = (icmp_ln451_1) | (n_open_1 & icmp_ln422_1) | (trunc_ln107_1) | (trunc_ln75_1) | (or_ln396_1) | (cmp_i_i239_i)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1840 [1/1] (1.66ns)   --->   "%icmp_ln882_4 = icmp_ult  i9 %current_x_V_4, i9 %trunc_ln6"   --->   Operation 1840 'icmp' 'icmp_ln882_4' <Predicate = (icmp_ln451_1) | (n_open_1 & icmp_ln422_1) | (trunc_ln107_1) | (trunc_ln75_1) | (or_ln396_1) | (cmp_i_i239_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node or_ln396_2)   --->   "%xor_ln882_4 = xor i1 %icmp_ln882_4, i1 1"   --->   Operation 1841 'xor' 'xor_ln882_4' <Predicate = (icmp_ln451_1) | (n_open_1 & icmp_ln422_1) | (trunc_ln107_1) | (trunc_ln75_1) | (or_ln396_1) | (cmp_i_i239_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1842 [1/1] (0.00ns)   --->   "%zext_ln882_2 = zext i9 %n_y_V_1"   --->   Operation 1842 'zext' 'zext_ln882_2' <Predicate = (icmp_ln451_1) | (n_open_1 & icmp_ln422_1) | (trunc_ln107_1) | (trunc_ln75_1) | (or_ln396_1) | (cmp_i_i239_i)> <Delay = 0.00>
ST_150 : Operation 1843 [1/1] (1.66ns)   --->   "%icmp_ln882_5 = icmp_ult  i9 %n_y_V_1, i9 %trunc_ln6"   --->   Operation 1843 'icmp' 'icmp_ln882_5' <Predicate = (icmp_ln451_1) | (n_open_1 & icmp_ln422_1) | (trunc_ln107_1) | (trunc_ln75_1) | (or_ln396_1) | (cmp_i_i239_i)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1844 [1/1] (0.00ns) (grouped into LUT with out node or_ln396_2)   --->   "%xor_ln882_5 = xor i1 %icmp_ln882_5, i1 1"   --->   Operation 1844 'xor' 'xor_ln882_5' <Predicate = (icmp_ln451_1) | (n_open_1 & icmp_ln422_1) | (trunc_ln107_1) | (trunc_ln75_1) | (or_ln396_1) | (cmp_i_i239_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1845 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln396_2 = or i1 %xor_ln882_4, i1 %xor_ln882_5" [assessment/toplevel.cpp:396]   --->   Operation 1845 'or' 'or_ln396_2' <Predicate = (icmp_ln451_1) | (n_open_1 & icmp_ln422_1) | (trunc_ln107_1) | (trunc_ln75_1) | (or_ln396_1) | (cmp_i_i239_i)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_150 : Operation 1846 [1/1] (1.58ns)   --->   "%br_ln396 = br i1 %or_ln396_2, void, void %.critedge._crit_edge" [assessment/toplevel.cpp:396]   --->   Operation 1846 'br' 'br_ln396' <Predicate = (icmp_ln451_1) | (n_open_1 & icmp_ln422_1) | (trunc_ln107_1) | (trunc_ln75_1) | (or_ln396_1) | (cmp_i_i239_i)> <Delay = 1.58>
ST_150 : Operation 1847 [3/3] (1.05ns) (grouped into DSP with root node idx_4)   --->   "%mul_ln72_1 = mul i18 %zext_ln358, i18 %zext_ln882_2" [assessment/toplevel.cpp:72]   --->   Operation 1847 'mul' 'mul_ln72_1' <Predicate = (icmp_ln451_1 & !or_ln396_2) | (n_open_1 & icmp_ln422_1 & !or_ln396_2) | (trunc_ln107_1 & !or_ln396_2) | (trunc_ln75_1 & !or_ln396_2) | (or_ln396_1 & !or_ln396_2) | (cmp_i_i239_i & !or_ln396_2)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 151 <SV = 136> <Delay = 6.52>
ST_151 : Operation 1848 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_3 = load i12 %open_set_heap_f_score_V_addr_10"   --->   Operation 1848 'load' 'open_set_heap_f_score_V_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_151 : Operation 1849 [1/1] (1.88ns)   --->   "%icmp_ln878_4 = icmp_ult  i11 %n_f_score_V_1, i11 %open_set_heap_f_score_V_load_3"   --->   Operation 1849 'icmp' 'icmp_ln878_4' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_151 : Operation 1850 [1/1] (0.00ns)   --->   "%br_ln425 = br i1 %icmp_ln878_4, void %._crit_edge103, void" [assessment/toplevel.cpp:425]   --->   Operation 1850 'br' 'br_ln425' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1851 [1/1] (2.32ns)   --->   "%store_ln429 = store i11 %n_f_score_V_1, i12 %open_set_heap_f_score_V_addr_10" [assessment/toplevel.cpp:429]   --->   Operation 1851 'store' 'store_ln429' <Predicate = (icmp_ln878_4)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_151 : Operation 1852 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_8 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln425_1" [assessment/toplevel.cpp:430]   --->   Operation 1852 'getelementptr' 'open_set_heap_g_score_V_addr_8' <Predicate = (icmp_ln878_4)> <Delay = 0.00>
ST_151 : Operation 1853 [1/1] (2.32ns)   --->   "%store_ln430 = store i11 %n_g_score_V, i12 %open_set_heap_g_score_V_addr_8" [assessment/toplevel.cpp:430]   --->   Operation 1853 'store' 'store_ln430' <Predicate = (icmp_ln878_4)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_151 : Operation 1854 [1/1] (0.00ns)   --->   "%word_7 = partselect i14 @_ssdm_op_PartSelect.i14.i18.i32.i32, i18 %idx_3, i32 4, i32 17" [assessment/toplevel.cpp:129]   --->   Operation 1854 'partselect' 'word_7' <Predicate = (icmp_ln878_4)> <Delay = 0.00>
ST_151 : Operation 1855 [1/1] (0.00ns)   --->   "%trunc_ln130_3 = trunc i18 %idx_3" [assessment/toplevel.cpp:130]   --->   Operation 1855 'trunc' 'trunc_ln130_3' <Predicate = (icmp_ln878_4)> <Delay = 0.00>
ST_151 : Operation 1856 [1/1] (0.00ns)   --->   "%zext_ln131_3 = zext i14 %word_7" [assessment/toplevel.cpp:131]   --->   Operation 1856 'zext' 'zext_ln131_3' <Predicate = (icmp_ln878_4)> <Delay = 0.00>
ST_151 : Operation 1857 [1/1] (0.00ns)   --->   "%world_dir_addr_6 = getelementptr i32 %world_dir, i64 0, i64 %zext_ln131_3" [assessment/toplevel.cpp:131]   --->   Operation 1857 'getelementptr' 'world_dir_addr_6' <Predicate = (icmp_ln878_4)> <Delay = 0.00>
ST_151 : Operation 1858 [2/2] (3.25ns)   --->   "%world_dir_load_4 = load i14 %world_dir_addr_6" [assessment/toplevel.cpp:131]   --->   Operation 1858 'load' 'world_dir_load_4' <Predicate = (icmp_ln878_4)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>

State 152 <SV = 137> <Delay = 5.92>
ST_152 : Operation 1859 [1/1] (0.00ns)   --->   "%section_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln130_3, i1 0" [assessment/toplevel.cpp:130]   --->   Operation 1859 'bitconcatenate' 'section_4' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1860 [1/1] (0.00ns)   --->   "%zext_ln130_3 = zext i5 %section_4" [assessment/toplevel.cpp:130]   --->   Operation 1860 'zext' 'zext_ln130_3' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1861 [1/2] (3.25ns)   --->   "%world_dir_load_4 = load i14 %world_dir_addr_6" [assessment/toplevel.cpp:131]   --->   Operation 1861 'load' 'world_dir_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>
ST_152 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node or_ln131_1)   --->   "%shl_ln131_4 = shl i32 3, i32 %zext_ln130_3" [assessment/toplevel.cpp:131]   --->   Operation 1862 'shl' 'shl_ln131_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node or_ln131_1)   --->   "%xor_ln131_3 = xor i32 %shl_ln131_4, i32 4294967295" [assessment/toplevel.cpp:131]   --->   Operation 1863 'xor' 'xor_ln131_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1864 [1/1] (0.00ns) (grouped into LUT with out node or_ln131_1)   --->   "%and_ln131_3 = and i32 %world_dir_load_4, i32 %xor_ln131_3" [assessment/toplevel.cpp:131]   --->   Operation 1864 'and' 'and_ln131_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node or_ln131_1)   --->   "%shl_ln131_5 = shl i32 1, i32 %zext_ln130_3" [assessment/toplevel.cpp:131]   --->   Operation 1865 'shl' 'shl_ln131_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1866 [1/1] (2.66ns) (out node of the LUT)   --->   "%or_ln131_1 = or i32 %and_ln131_3, i32 %shl_ln131_5" [assessment/toplevel.cpp:131]   --->   Operation 1866 'or' 'or_ln131_1' <Predicate = true> <Delay = 2.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_152 : Operation 1867 [2/2] (4.62ns)   --->   "%call_ln432 = call void @os_sift_up, i16 %index_4, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:432]   --->   Operation 1867 'call' 'call_ln432' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 153 <SV = 138> <Delay = 3.25>
ST_153 : Operation 1868 [1/1] (3.25ns)   --->   "%store_ln131 = store i32 %or_ln131_1, i14 %world_dir_addr_6" [assessment/toplevel.cpp:131]   --->   Operation 1868 'store' 'store_ln131' <Predicate = (icmp_ln878_4)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>
ST_153 : Operation 1869 [1/2] (0.00ns)   --->   "%call_ln432 = call void @os_sift_up, i16 %index_4, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:432]   --->   Operation 1869 'call' 'call_ln432' <Predicate = (icmp_ln878_4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_153 : Operation 1870 [1/1] (0.00ns)   --->   "%br_ln433 = br void %._crit_edge103" [assessment/toplevel.cpp:433]   --->   Operation 1870 'br' 'br_ln433' <Predicate = (icmp_ln878_4)> <Delay = 0.00>
ST_153 : Operation 1871 [1/1] (1.58ns)   --->   "%br_ln444 = br void %.critedge" [assessment/toplevel.cpp:444]   --->   Operation 1871 'br' 'br_ln444' <Predicate = true> <Delay = 1.58>

State 154 <SV = 140> <Delay = 1.05>
ST_154 : Operation 1872 [2/3] (1.05ns) (grouped into DSP with root node idx_4)   --->   "%mul_ln72_1 = mul i18 %zext_ln358, i18 %zext_ln882_2" [assessment/toplevel.cpp:72]   --->   Operation 1872 'mul' 'mul_ln72_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 155 <SV = 141> <Delay = 2.10>
ST_155 : Operation 1873 [1/3] (0.00ns) (grouped into DSP with root node idx_4)   --->   "%mul_ln72_1 = mul i18 %zext_ln358, i18 %zext_ln882_2" [assessment/toplevel.cpp:72]   --->   Operation 1873 'mul' 'mul_ln72_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 1874 [2/2] (2.10ns) (root node of the DSP)   --->   "%idx_4 = add i18 %mul_ln72_1, i18 %zext_ln870" [assessment/toplevel.cpp:72]   --->   Operation 1874 'add' 'idx_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 156 <SV = 142> <Delay = 5.35>
ST_156 : Operation 1875 [1/2] (2.10ns) (root node of the DSP)   --->   "%idx_4 = add i18 %mul_ln72_1, i18 %zext_ln870" [assessment/toplevel.cpp:72]   --->   Operation 1875 'add' 'idx_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_156 : Operation 1876 [1/1] (0.00ns)   --->   "%bit_3 = trunc i18 %idx_4" [assessment/toplevel.cpp:72]   --->   Operation 1876 'trunc' 'bit_3' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1877 [1/1] (0.00ns)   --->   "%word_8 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx_4, i32 5, i32 17" [assessment/toplevel.cpp:73]   --->   Operation 1877 'partselect' 'word_8' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1878 [1/1] (0.00ns)   --->   "%zext_ln75_2 = zext i13 %word_8" [assessment/toplevel.cpp:75]   --->   Operation 1878 'zext' 'zext_ln75_2' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1879 [1/1] (0.00ns)   --->   "%world_blocked_addr_3 = getelementptr i32 %world_blocked, i64 0, i64 %zext_ln75_2" [assessment/toplevel.cpp:75]   --->   Operation 1879 'getelementptr' 'world_blocked_addr_3' <Predicate = true> <Delay = 0.00>
ST_156 : Operation 1880 [2/2] (3.25ns)   --->   "%world_blocked_load_2 = load i13 %world_blocked_addr_3" [assessment/toplevel.cpp:75]   --->   Operation 1880 'load' 'world_blocked_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 157 <SV = 143> <Delay = 3.25>
ST_157 : Operation 1881 [1/2] (3.25ns)   --->   "%world_blocked_load_2 = load i13 %world_blocked_addr_3" [assessment/toplevel.cpp:75]   --->   Operation 1881 'load' 'world_blocked_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 158 <SV = 144> <Delay = 6.00>
ST_158 : Operation 1882 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i5 %bit_3" [assessment/toplevel.cpp:74]   --->   Operation 1882 'zext' 'zext_ln74_2' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1883 [1/1] (4.42ns)   --->   "%lshr_ln75_2 = lshr i32 %world_blocked_load_2, i32 %zext_ln74_2" [assessment/toplevel.cpp:75]   --->   Operation 1883 'lshr' 'lshr_ln75_2' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1884 [1/1] (0.00ns)   --->   "%trunc_ln75_2 = trunc i32 %lshr_ln75_2" [assessment/toplevel.cpp:75]   --->   Operation 1884 'trunc' 'trunc_ln75_2' <Predicate = true> <Delay = 0.00>
ST_158 : Operation 1885 [1/1] (1.58ns)   --->   "%br_ln401 = br i1 %trunc_ln75_2, void, void %.critedge._crit_edge" [assessment/toplevel.cpp:401]   --->   Operation 1885 'br' 'br_ln401' <Predicate = true> <Delay = 1.58>
ST_158 : Operation 1886 [1/1] (0.00ns)   --->   "%world_closed_addr_4 = getelementptr i32 %world_closed, i64 0, i64 %zext_ln75_2" [assessment/toplevel.cpp:107]   --->   Operation 1886 'getelementptr' 'world_closed_addr_4' <Predicate = (!trunc_ln75_2)> <Delay = 0.00>
ST_158 : Operation 1887 [2/2] (3.25ns)   --->   "%world_closed_load_3 = load i13 %world_closed_addr_4" [assessment/toplevel.cpp:107]   --->   Operation 1887 'load' 'world_closed_load_3' <Predicate = (!trunc_ln75_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 159 <SV = 145> <Delay = 3.25>
ST_159 : Operation 1888 [1/2] (3.25ns)   --->   "%world_closed_load_3 = load i13 %world_closed_addr_4" [assessment/toplevel.cpp:107]   --->   Operation 1888 'load' 'world_closed_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 160 <SV = 146> <Delay = 6.00>
ST_160 : Operation 1889 [1/1] (4.42ns)   --->   "%lshr_ln107_2 = lshr i32 %world_closed_load_3, i32 %zext_ln74_2" [assessment/toplevel.cpp:107]   --->   Operation 1889 'lshr' 'lshr_ln107_2' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1890 [1/1] (0.00ns)   --->   "%trunc_ln107_2 = trunc i32 %lshr_ln107_2" [assessment/toplevel.cpp:107]   --->   Operation 1890 'trunc' 'trunc_ln107_2' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1891 [1/1] (1.58ns)   --->   "%br_ln406 = br i1 %trunc_ln107_2, void %_Z7abs_subtt.exit17.i132.i.2, void %.critedge._crit_edge" [assessment/toplevel.cpp:406]   --->   Operation 1891 'br' 'br_ln406' <Predicate = true> <Delay = 1.58>
ST_160 : Operation 1892 [1/1] (0.00ns)   --->   "%world_open_addr_3 = getelementptr i32 %world_open, i64 0, i64 %zext_ln75_2" [assessment/toplevel.cpp:91]   --->   Operation 1892 'getelementptr' 'world_open_addr_3' <Predicate = (!trunc_ln107_2)> <Delay = 0.00>
ST_160 : Operation 1893 [2/2] (3.25ns)   --->   "%world_open_load_2 = load i13 %world_open_addr_3" [assessment/toplevel.cpp:91]   --->   Operation 1893 'load' 'world_open_load_2' <Predicate = (!trunc_ln107_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 161 <SV = 147> <Delay = 3.25>
ST_161 : Operation 1894 [1/2] (3.25ns)   --->   "%world_open_load_2 = load i13 %world_open_addr_3" [assessment/toplevel.cpp:91]   --->   Operation 1894 'load' 'world_open_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 162 <SV = 148> <Delay = 6.26>
ST_162 : Operation 1895 [1/1] (1.66ns)   --->   "%icmp_ln136_6 = icmp_ugt  i9 %current_x_V_4, i9 %goal_x_V" [assessment/toplevel.cpp:136]   --->   Operation 1895 'icmp' 'icmp_ln136_6' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1896 [1/1] (0.00ns)   --->   "%zext_ln136_8 = zext i9 %current_x_V_4" [assessment/toplevel.cpp:136]   --->   Operation 1896 'zext' 'zext_ln136_8' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1897 [1/1] (1.82ns)   --->   "%sub_ln136_12 = sub i10 %zext_ln136_8, i10 %zext_ln136_1" [assessment/toplevel.cpp:136]   --->   Operation 1897 'sub' 'sub_ln136_12' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1898 [1/1] (1.82ns)   --->   "%sub_ln136_13 = sub i10 %zext_ln136_1, i10 %zext_ln136_8" [assessment/toplevel.cpp:136]   --->   Operation 1898 'sub' 'sub_ln136_13' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1899 [1/1] (0.68ns)   --->   "%select_ln136_6 = select i1 %icmp_ln136_6, i10 %sub_ln136_12, i10 %sub_ln136_13" [assessment/toplevel.cpp:136]   --->   Operation 1899 'select' 'select_ln136_6' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 1900 [1/1] (0.00ns)   --->   "%sext_ln136_3 = sext i10 %select_ln136_6" [assessment/toplevel.cpp:136]   --->   Operation 1900 'sext' 'sext_ln136_3' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1901 [1/1] (1.66ns)   --->   "%icmp_ln136_7 = icmp_ugt  i9 %n_y_V_1, i9 %goal_y_V" [assessment/toplevel.cpp:136]   --->   Operation 1901 'icmp' 'icmp_ln136_7' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1902 [1/1] (0.00ns)   --->   "%zext_ln136_9 = zext i9 %n_y_V_1" [assessment/toplevel.cpp:136]   --->   Operation 1902 'zext' 'zext_ln136_9' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1903 [1/1] (1.82ns)   --->   "%sub_ln136_14 = sub i10 %zext_ln136_9, i10 %zext_ln136_3" [assessment/toplevel.cpp:136]   --->   Operation 1903 'sub' 'sub_ln136_14' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1904 [1/1] (1.82ns)   --->   "%sub_ln136_15 = sub i10 %zext_ln136_3, i10 %zext_ln136_9" [assessment/toplevel.cpp:136]   --->   Operation 1904 'sub' 'sub_ln136_15' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1905 [1/1] (0.68ns)   --->   "%select_ln136_7 = select i1 %icmp_ln136_7, i10 %sub_ln136_14, i10 %sub_ln136_15" [assessment/toplevel.cpp:136]   --->   Operation 1905 'select' 'select_ln136_7' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_162 : Operation 1906 [1/1] (0.00ns)   --->   "%sext_ln413_2 = sext i10 %select_ln136_7" [assessment/toplevel.cpp:413]   --->   Operation 1906 'sext' 'sext_ln413_2' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1907 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_4 = add i11 %n_g_score_V, i11 %sext_ln413_2"   --->   Operation 1907 'add' 'add_ln208_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_162 : Operation 1908 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%n_f_score_V_2 = add i11 %add_ln208_4, i11 %sext_ln136_3"   --->   Operation 1908 'add' 'n_f_score_V_2' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_162 : Operation 1909 [1/1] (4.42ns)   --->   "%lshr_ln91_2 = lshr i32 %world_open_load_2, i32 %zext_ln74_2" [assessment/toplevel.cpp:91]   --->   Operation 1909 'lshr' 'lshr_ln91_2' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1910 [1/1] (0.00ns)   --->   "%n_open_2 = trunc i32 %lshr_ln91_2" [assessment/toplevel.cpp:91]   --->   Operation 1910 'trunc' 'n_open_2' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1911 [1/1] (0.00ns)   --->   "%br_ln420 = br i1 %n_open_2, void %.critedge30, void %.lr.ph945.2.preheader" [assessment/toplevel.cpp:420]   --->   Operation 1911 'br' 'br_ln420' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1912 [1/1] (1.58ns)   --->   "%br_ln315 = br void %.lr.ph945.2" [assessment/toplevel.cpp:315]   --->   Operation 1912 'br' 'br_ln315' <Predicate = (n_open_2)> <Delay = 1.58>

State 163 <SV = 149> <Delay = 2.42>
ST_163 : Operation 1913 [1/1] (0.00ns)   --->   "%index_7 = phi i16 %index_8, void %.split34_ifconv, i16 %index_6, void %.lr.ph945.2.preheader"   --->   Operation 1913 'phi' 'index_7' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1914 [1/1] (0.00ns)   --->   "%i_14 = phi i16 %i_15, void %.split34_ifconv, i16 0, void %.lr.ph945.2.preheader"   --->   Operation 1914 'phi' 'i_14' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1915 [1/1] (2.07ns)   --->   "%i_15 = add i16 %i_14, i16 1" [assessment/toplevel.cpp:315]   --->   Operation 1915 'add' 'i_15' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1916 [1/1] (2.42ns)   --->   "%icmp_ln315_2 = icmp_eq  i16 %i_14, i16 %index_6" [assessment/toplevel.cpp:315]   --->   Operation 1916 'icmp' 'icmp_ln315_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_163 : Operation 1917 [1/1] (0.00ns)   --->   "%br_ln315 = br i1 %icmp_ln315_2, void %.split34_ifconv, void %_Z7os_find7ap_uintILi11EES0_.exit.i.2.loopexit" [assessment/toplevel.cpp:315]   --->   Operation 1917 'br' 'br_ln315' <Predicate = true> <Delay = 0.00>
ST_163 : Operation 1918 [1/1] (0.00ns)   --->   "%zext_ln318_2 = zext i16 %i_14" [assessment/toplevel.cpp:318]   --->   Operation 1918 'zext' 'zext_ln318_2' <Predicate = (!icmp_ln315_2)> <Delay = 0.00>
ST_163 : Operation 1919 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_11 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln318_2"   --->   Operation 1919 'getelementptr' 'open_set_heap_x_V_addr_11' <Predicate = (!icmp_ln315_2)> <Delay = 0.00>
ST_163 : Operation 1920 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_4 = load i12 %open_set_heap_x_V_addr_11"   --->   Operation 1920 'load' 'open_set_heap_x_V_load_4' <Predicate = (!icmp_ln315_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_163 : Operation 1921 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_11 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln318_2"   --->   Operation 1921 'getelementptr' 'open_set_heap_y_V_addr_11' <Predicate = (!icmp_ln315_2)> <Delay = 0.00>
ST_163 : Operation 1922 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_4 = load i12 %open_set_heap_y_V_addr_11"   --->   Operation 1922 'load' 'open_set_heap_y_V_load_4' <Predicate = (!icmp_ln315_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>

State 164 <SV = 150> <Delay = 4.78>
ST_164 : Operation 1923 [1/1] (0.00ns)   --->   "%specpipeline_ln315 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [assessment/toplevel.cpp:315]   --->   Operation 1923 'specpipeline' 'specpipeline_ln315' <Predicate = (!icmp_ln315_2)> <Delay = 0.00>
ST_164 : Operation 1924 [1/1] (0.00ns)   --->   "%speclooptripcount_ln315 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 3500, i64 1750" [assessment/toplevel.cpp:315]   --->   Operation 1924 'speclooptripcount' 'speclooptripcount_ln315' <Predicate = (!icmp_ln315_2)> <Delay = 0.00>
ST_164 : Operation 1925 [1/1] (0.00ns)   --->   "%specloopname_ln315 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [assessment/toplevel.cpp:315]   --->   Operation 1925 'specloopname' 'specloopname_ln315' <Predicate = (!icmp_ln315_2)> <Delay = 0.00>
ST_164 : Operation 1926 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_4 = load i12 %open_set_heap_x_V_addr_11"   --->   Operation 1926 'load' 'open_set_heap_x_V_load_4' <Predicate = (!icmp_ln315_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_164 : Operation 1927 [1/1] (1.66ns)   --->   "%icmp_ln870_6 = icmp_eq  i9 %open_set_heap_x_V_load_4, i9 %current_x_V_4"   --->   Operation 1927 'icmp' 'icmp_ln870_6' <Predicate = (!icmp_ln315_2)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1928 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_4 = load i12 %open_set_heap_y_V_addr_11"   --->   Operation 1928 'load' 'open_set_heap_y_V_load_4' <Predicate = (!icmp_ln315_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_164 : Operation 1929 [1/1] (1.66ns)   --->   "%icmp_ln870_7 = icmp_eq  i9 %open_set_heap_y_V_load_4, i9 %n_y_V_1"   --->   Operation 1929 'icmp' 'icmp_ln870_7' <Predicate = (!icmp_ln315_2)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_164 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node index_8)   --->   "%select_ln318_2 = select i1 %icmp_ln870_7, i16 %i_14, i16 %index_7" [assessment/toplevel.cpp:318]   --->   Operation 1930 'select' 'select_ln318_2' <Predicate = (!icmp_ln315_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_164 : Operation 1931 [1/1] (0.80ns) (out node of the LUT)   --->   "%index_8 = select i1 %icmp_ln870_6, i16 %select_ln318_2, i16 %index_7"   --->   Operation 1931 'select' 'index_8' <Predicate = (!icmp_ln315_2)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_164 : Operation 1932 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph945.2"   --->   Operation 1932 'br' 'br_ln0' <Predicate = (!icmp_ln315_2)> <Delay = 0.00>

State 165 <SV = 150> <Delay = 5.92>
ST_165 : Operation 1933 [1/1] (2.42ns)   --->   "%icmp_ln422_2 = icmp_ult  i16 %index_7, i16 %index_6" [assessment/toplevel.cpp:422]   --->   Operation 1933 'icmp' 'icmp_ln422_2' <Predicate = (n_open_2)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1934 [1/1] (0.00ns)   --->   "%br_ln422 = br i1 %icmp_ln422_2, void %.critedge30, void" [assessment/toplevel.cpp:422]   --->   Operation 1934 'br' 'br_ln422' <Predicate = (n_open_2)> <Delay = 0.00>
ST_165 : Operation 1935 [1/1] (0.00ns) (grouped into LUT with out node or_ln99_2)   --->   "%shl_ln99_2 = shl i32 1, i32 %zext_ln74_2" [assessment/toplevel.cpp:99]   --->   Operation 1935 'shl' 'shl_ln99_2' <Predicate = (!icmp_ln422_2) | (!n_open_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1936 [1/1] (2.66ns) (out node of the LUT)   --->   "%or_ln99_2 = or i32 %world_open_load_2, i32 %shl_ln99_2" [assessment/toplevel.cpp:99]   --->   Operation 1936 'or' 'or_ln99_2' <Predicate = (!icmp_ln422_2) | (!n_open_2)> <Delay = 2.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_165 : Operation 1937 [1/1] (3.25ns)   --->   "%store_ln99 = store i32 %or_ln99_2, i13 %world_open_addr_3" [assessment/toplevel.cpp:99]   --->   Operation 1937 'store' 'store_ln99' <Predicate = (!icmp_ln422_2) | (!n_open_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>
ST_165 : Operation 1938 [1/1] (0.00ns)   --->   "%word_9 = partselect i14 @_ssdm_op_PartSelect.i14.i18.i32.i32, i18 %idx_4, i32 4, i32 17" [assessment/toplevel.cpp:129]   --->   Operation 1938 'partselect' 'word_9' <Predicate = (!icmp_ln422_2) | (!n_open_2)> <Delay = 0.00>
ST_165 : Operation 1939 [1/1] (0.00ns)   --->   "%zext_ln131_4 = zext i14 %word_9" [assessment/toplevel.cpp:131]   --->   Operation 1939 'zext' 'zext_ln131_4' <Predicate = (!icmp_ln422_2) | (!n_open_2)> <Delay = 0.00>
ST_165 : Operation 1940 [1/1] (0.00ns)   --->   "%world_dir_addr_7 = getelementptr i32 %world_dir, i64 0, i64 %zext_ln131_4" [assessment/toplevel.cpp:131]   --->   Operation 1940 'getelementptr' 'world_dir_addr_7' <Predicate = (!icmp_ln422_2) | (!n_open_2)> <Delay = 0.00>
ST_165 : Operation 1941 [2/2] (3.25ns)   --->   "%world_dir_load_5 = load i14 %world_dir_addr_7" [assessment/toplevel.cpp:131]   --->   Operation 1941 'load' 'world_dir_load_5' <Predicate = (!icmp_ln422_2) | (!n_open_2)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>
ST_165 : Operation 1942 [1/1] (0.00ns)   --->   "%zext_ln425_2 = zext i16 %index_7" [assessment/toplevel.cpp:425]   --->   Operation 1942 'zext' 'zext_ln425_2' <Predicate = (n_open_2 & icmp_ln422_2)> <Delay = 0.00>
ST_165 : Operation 1943 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_13 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln425_2"   --->   Operation 1943 'getelementptr' 'open_set_heap_f_score_V_addr_13' <Predicate = (n_open_2 & icmp_ln422_2)> <Delay = 0.00>
ST_165 : Operation 1944 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_4 = load i12 %open_set_heap_f_score_V_addr_13"   --->   Operation 1944 'load' 'open_set_heap_f_score_V_load_4' <Predicate = (n_open_2 & icmp_ln422_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 166 <SV = 151> <Delay = 5.92>
ST_166 : Operation 1945 [1/1] (0.00ns)   --->   "%trunc_ln130_4 = trunc i18 %idx_4" [assessment/toplevel.cpp:130]   --->   Operation 1945 'trunc' 'trunc_ln130_4' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1946 [1/1] (0.00ns)   --->   "%section_5 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln130_4, i1 0" [assessment/toplevel.cpp:130]   --->   Operation 1946 'bitconcatenate' 'section_5' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1947 [1/1] (0.00ns)   --->   "%zext_ln130_4 = zext i5 %section_5" [assessment/toplevel.cpp:130]   --->   Operation 1947 'zext' 'zext_ln130_4' <Predicate = true> <Delay = 0.00>
ST_166 : Operation 1948 [1/2] (3.25ns)   --->   "%world_dir_load_5 = load i14 %world_dir_addr_7" [assessment/toplevel.cpp:131]   --->   Operation 1948 'load' 'world_dir_load_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>
ST_166 : Operation 1949 [1/1] (0.00ns) (grouped into LUT with out node or_ln131_2)   --->   "%shl_ln131_6 = shl i32 3, i32 %zext_ln130_4" [assessment/toplevel.cpp:131]   --->   Operation 1949 'shl' 'shl_ln131_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node or_ln131_2)   --->   "%xor_ln131_4 = xor i32 %shl_ln131_6, i32 4294967295" [assessment/toplevel.cpp:131]   --->   Operation 1950 'xor' 'xor_ln131_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1951 [1/1] (0.00ns) (grouped into LUT with out node or_ln131_2)   --->   "%and_ln131_4 = and i32 %world_dir_load_5, i32 %xor_ln131_4" [assessment/toplevel.cpp:131]   --->   Operation 1951 'and' 'and_ln131_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1952 [1/1] (0.00ns) (grouped into LUT with out node or_ln131_2)   --->   "%shl_ln131_7 = shl i32 2, i32 %zext_ln130_4" [assessment/toplevel.cpp:131]   --->   Operation 1952 'shl' 'shl_ln131_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_166 : Operation 1953 [1/1] (2.66ns) (out node of the LUT)   --->   "%or_ln131_2 = or i32 %and_ln131_4, i32 %shl_ln131_7" [assessment/toplevel.cpp:131]   --->   Operation 1953 'or' 'or_ln131_2' <Predicate = true> <Delay = 2.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 152> <Delay = 5.98>
ST_167 : Operation 1954 [1/1] (3.25ns)   --->   "%store_ln131 = store i32 %or_ln131_2, i14 %world_dir_addr_7" [assessment/toplevel.cpp:131]   --->   Operation 1954 'store' 'store_ln131' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>
ST_167 : Operation 1955 [1/1] (0.00ns)   --->   "%trunc_ln273_1 = trunc i16 %index_6" [assessment/toplevel.cpp:273]   --->   Operation 1955 'trunc' 'trunc_ln273_1' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1956 [1/1] (2.42ns)   --->   "%icmp_ln273_2 = icmp_ugt  i16 %index_6, i16 3499" [assessment/toplevel.cpp:273]   --->   Operation 1956 'icmp' 'icmp_ln273_2' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1957 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_2, void, void" [assessment/toplevel.cpp:273]   --->   Operation 1957 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1958 [1/1] (0.00ns)   --->   "%zext_ln280_2 = zext i16 %index_6" [assessment/toplevel.cpp:280]   --->   Operation 1958 'zext' 'zext_ln280_2' <Predicate = (!icmp_ln273_2)> <Delay = 0.00>
ST_167 : Operation 1959 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_15 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln280_2" [assessment/toplevel.cpp:280]   --->   Operation 1959 'getelementptr' 'open_set_heap_f_score_V_addr_15' <Predicate = (!icmp_ln273_2)> <Delay = 0.00>
ST_167 : Operation 1960 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_13 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln280_2" [assessment/toplevel.cpp:280]   --->   Operation 1960 'getelementptr' 'open_set_heap_g_score_V_addr_13' <Predicate = (!icmp_ln273_2)> <Delay = 0.00>
ST_167 : Operation 1961 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_13 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln280_2" [assessment/toplevel.cpp:280]   --->   Operation 1961 'getelementptr' 'open_set_heap_x_V_addr_13' <Predicate = (!icmp_ln273_2)> <Delay = 0.00>
ST_167 : Operation 1962 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_13 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln280_2" [assessment/toplevel.cpp:280]   --->   Operation 1962 'getelementptr' 'open_set_heap_y_V_addr_13' <Predicate = (!icmp_ln273_2)> <Delay = 0.00>
ST_167 : Operation 1963 [1/1] (2.32ns)   --->   "%store_ln280 = store i11 %n_f_score_V_2, i12 %open_set_heap_f_score_V_addr_15" [assessment/toplevel.cpp:280]   --->   Operation 1963 'store' 'store_ln280' <Predicate = (!icmp_ln273_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_167 : Operation 1964 [1/1] (2.32ns)   --->   "%store_ln280 = store i11 %n_g_score_V, i12 %open_set_heap_g_score_V_addr_13" [assessment/toplevel.cpp:280]   --->   Operation 1964 'store' 'store_ln280' <Predicate = (!icmp_ln273_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_167 : Operation 1965 [1/1] (2.32ns)   --->   "%store_ln280 = store i9 %current_x_V_4, i12 %open_set_heap_x_V_addr_13" [assessment/toplevel.cpp:280]   --->   Operation 1965 'store' 'store_ln280' <Predicate = (!icmp_ln273_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_167 : Operation 1966 [1/1] (2.32ns)   --->   "%store_ln280 = store i9 %n_y_V_1, i12 %open_set_heap_y_V_addr_13" [assessment/toplevel.cpp:280]   --->   Operation 1966 'store' 'store_ln280' <Predicate = (!icmp_ln273_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_167 : Operation 1967 [1/1] (2.07ns)   --->   "%add_ln281_1 = add i16 %index_6, i16 1" [assessment/toplevel.cpp:281]   --->   Operation 1967 'add' 'add_ln281_1' <Predicate = (!icmp_ln273_2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1968 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 1968 'br' 'br_ln0' <Predicate = (!icmp_ln273_2)> <Delay = 1.58>
ST_167 : Operation 1969 [1/1] (1.54ns)   --->   "%add_ln274_2 = add i12 %trunc_ln273_1, i12 4095" [assessment/toplevel.cpp:274]   --->   Operation 1969 'add' 'add_ln274_2' <Predicate = (icmp_ln273_2)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1970 [1/1] (0.00ns)   --->   "%zext_ln274_2 = zext i12 %add_ln274_2" [assessment/toplevel.cpp:274]   --->   Operation 1970 'zext' 'zext_ln274_2' <Predicate = (icmp_ln273_2)> <Delay = 0.00>
ST_167 : Operation 1971 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_14 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln274_2" [assessment/toplevel.cpp:274]   --->   Operation 1971 'getelementptr' 'open_set_heap_f_score_V_addr_14' <Predicate = (icmp_ln273_2)> <Delay = 0.00>
ST_167 : Operation 1972 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_12 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln274_2" [assessment/toplevel.cpp:274]   --->   Operation 1972 'getelementptr' 'open_set_heap_g_score_V_addr_12' <Predicate = (icmp_ln273_2)> <Delay = 0.00>
ST_167 : Operation 1973 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_12 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln274_2" [assessment/toplevel.cpp:274]   --->   Operation 1973 'getelementptr' 'open_set_heap_x_V_addr_12' <Predicate = (icmp_ln273_2)> <Delay = 0.00>
ST_167 : Operation 1974 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_12 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln274_2" [assessment/toplevel.cpp:274]   --->   Operation 1974 'getelementptr' 'open_set_heap_y_V_addr_12' <Predicate = (icmp_ln273_2)> <Delay = 0.00>
ST_167 : Operation 1975 [1/1] (2.32ns)   --->   "%store_ln274 = store i11 %n_f_score_V_2, i12 %open_set_heap_f_score_V_addr_14" [assessment/toplevel.cpp:274]   --->   Operation 1975 'store' 'store_ln274' <Predicate = (icmp_ln273_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_167 : Operation 1976 [1/1] (2.32ns)   --->   "%store_ln274 = store i11 %n_g_score_V, i12 %open_set_heap_g_score_V_addr_12" [assessment/toplevel.cpp:274]   --->   Operation 1976 'store' 'store_ln274' <Predicate = (icmp_ln273_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_167 : Operation 1977 [1/1] (2.32ns)   --->   "%store_ln274 = store i9 %current_x_V_4, i12 %open_set_heap_x_V_addr_12" [assessment/toplevel.cpp:274]   --->   Operation 1977 'store' 'store_ln274' <Predicate = (icmp_ln273_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_167 : Operation 1978 [1/1] (2.32ns)   --->   "%store_ln274 = store i9 %n_y_V_1, i12 %open_set_heap_y_V_addr_12" [assessment/toplevel.cpp:274]   --->   Operation 1978 'store' 'store_ln274' <Predicate = (icmp_ln273_2)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_167 : Operation 1979 [1/1] (1.58ns)   --->   "%br_ln276 = br void" [assessment/toplevel.cpp:276]   --->   Operation 1979 'br' 'br_ln276' <Predicate = (icmp_ln273_2)> <Delay = 1.58>
ST_167 : Operation 1980 [1/1] (0.00ns)   --->   "%open_set_size_6 = phi i16 %index_6, void, i16 %add_ln281_1, void"   --->   Operation 1980 'phi' 'open_set_size_6' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1981 [1/1] (0.00ns)   --->   "%error_flag_6 = phi i32 20000, void, i32 %error_flag_5, void"   --->   Operation 1981 'phi' 'error_flag_6' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1982 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %open_set_size_6, i32 1, i32 15" [assessment/toplevel.cpp:287]   --->   Operation 1982 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_167 : Operation 1983 [1/1] (2.31ns)   --->   "%icmp_ln287_2 = icmp_eq  i15 %tmp_4, i15 0" [assessment/toplevel.cpp:287]   --->   Operation 1983 'icmp' 'icmp_ln287_2' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_167 : Operation 1984 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_2, void, void %_Z12os_heap_push6ASNode.exit.i.2" [assessment/toplevel.cpp:287]   --->   Operation 1984 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>

State 168 <SV = 153> <Delay = 6.70>
ST_168 : Operation 1985 [1/1] (2.07ns)   --->   "%add_ln288_2 = add i16 %open_set_size_6, i16 65535" [assessment/toplevel.cpp:288]   --->   Operation 1985 'add' 'add_ln288_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1986 [2/2] (4.62ns)   --->   "%call_ln288 = call void @os_sift_up, i16 %add_ln288_2, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:288]   --->   Operation 1986 'call' 'call_ln288' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 169 <SV = 154> <Delay = 7.21>
ST_169 : Operation 1987 [1/2] (0.00ns)   --->   "%call_ln288 = call void @os_sift_up, i16 %add_ln288_2, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:288]   --->   Operation 1987 'call' 'call_ln288' <Predicate = (!or_ln396_2 & !trunc_ln75_2 & !trunc_ln107_2 & !icmp_ln422_2 & !icmp_ln287_2) | (!or_ln396_2 & !trunc_ln75_2 & !trunc_ln107_2 & !n_open_2 & !icmp_ln287_2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_169 : Operation 1988 [1/1] (0.00ns)   --->   "%br_ln289 = br void %_Z12os_heap_push6ASNode.exit.i.2" [assessment/toplevel.cpp:289]   --->   Operation 1988 'br' 'br_ln289' <Predicate = (!or_ln396_2 & !trunc_ln75_2 & !trunc_ln107_2 & !icmp_ln422_2 & !icmp_ln287_2) | (!or_ln396_2 & !trunc_ln75_2 & !trunc_ln107_2 & !n_open_2 & !icmp_ln287_2)> <Delay = 0.00>
ST_169 : Operation 1989 [1/1] (2.47ns)   --->   "%icmp_ln451_2 = icmp_eq  i32 %error_flag_6, i32 0" [assessment/toplevel.cpp:451]   --->   Operation 1989 'icmp' 'icmp_ln451_2' <Predicate = (!or_ln396_2 & !trunc_ln75_2 & !trunc_ln107_2 & !icmp_ln422_2) | (!or_ln396_2 & !trunc_ln75_2 & !trunc_ln107_2 & !n_open_2)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1990 [1/1] (1.82ns)   --->   "%br_ln451 = br i1 %icmp_ln451_2, void %_Z6a_star5CoordS_.exit.thread.loopexit, void %.critedge._crit_edge" [assessment/toplevel.cpp:451]   --->   Operation 1990 'br' 'br_ln451' <Predicate = (!or_ln396_2 & !trunc_ln75_2 & !trunc_ln107_2 & !icmp_ln422_2) | (!or_ln396_2 & !trunc_ln75_2 & !trunc_ln107_2 & !n_open_2)> <Delay = 1.82>
ST_169 : Operation 1991 [1/1] (0.00ns)   --->   "%index_9 = phi i16 %index_6, void %.critedge, i16 %open_set_size_6, void %_Z12os_heap_push6ASNode.exit.i.2, i16 %index_6, void %._crit_edge106, i16 %index_6, void, i16 %index_6, void"   --->   Operation 1991 'phi' 'index_9' <Predicate = (icmp_ln451_2) | (n_open_2 & icmp_ln422_2) | (trunc_ln107_2) | (trunc_ln75_2) | (or_ln396_2)> <Delay = 0.00>
ST_169 : Operation 1992 [1/1] (0.00ns)   --->   "%error_flag_7 = phi i32 %error_flag_5, void %.critedge, i32 %error_flag_6, void %_Z12os_heap_push6ASNode.exit.i.2, i32 %error_flag_5, void %._crit_edge106, i32 %error_flag_5, void, i32 %error_flag_5, void"   --->   Operation 1992 'phi' 'error_flag_7' <Predicate = (icmp_ln451_2) | (n_open_2 & icmp_ln422_2) | (trunc_ln107_2) | (trunc_ln75_2) | (or_ln396_2)> <Delay = 0.00>
ST_169 : Operation 1993 [1/1] (1.82ns)   --->   "%n_x_V_2 = add i9 %current_x_V_4, i9 1"   --->   Operation 1993 'add' 'n_x_V_2' <Predicate = (icmp_ln451_2) | (n_open_2 & icmp_ln422_2) | (trunc_ln107_2) | (trunc_ln75_2) | (or_ln396_2)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1994 [1/1] (0.00ns)   --->   "%zext_ln882_3 = zext i9 %n_x_V_2"   --->   Operation 1994 'zext' 'zext_ln882_3' <Predicate = (icmp_ln451_2) | (n_open_2 & icmp_ln422_2) | (trunc_ln107_2) | (trunc_ln75_2) | (or_ln396_2)> <Delay = 0.00>
ST_169 : Operation 1995 [1/1] (1.66ns)   --->   "%icmp_ln882_6 = icmp_ult  i9 %n_x_V_2, i9 %trunc_ln6"   --->   Operation 1995 'icmp' 'icmp_ln882_6' <Predicate = (icmp_ln451_2) | (n_open_2 & icmp_ln422_2) | (trunc_ln107_2) | (trunc_ln75_2) | (or_ln396_2)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node or_ln396_3)   --->   "%xor_ln882_6 = xor i1 %icmp_ln882_6, i1 1"   --->   Operation 1996 'xor' 'xor_ln882_6' <Predicate = (icmp_ln451_2) | (n_open_2 & icmp_ln422_2) | (trunc_ln107_2) | (trunc_ln75_2) | (or_ln396_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1997 [1/1] (1.66ns)   --->   "%icmp_ln882_7 = icmp_ult  i9 %current_y_V_4, i9 %trunc_ln6"   --->   Operation 1997 'icmp' 'icmp_ln882_7' <Predicate = (icmp_ln451_2) | (n_open_2 & icmp_ln422_2) | (trunc_ln107_2) | (trunc_ln75_2) | (or_ln396_2)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node or_ln396_3)   --->   "%xor_ln882_7 = xor i1 %icmp_ln882_7, i1 1"   --->   Operation 1998 'xor' 'xor_ln882_7' <Predicate = (icmp_ln451_2) | (n_open_2 & icmp_ln422_2) | (trunc_ln107_2) | (trunc_ln75_2) | (or_ln396_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 1999 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln396_3 = or i1 %xor_ln882_6, i1 %xor_ln882_7" [assessment/toplevel.cpp:396]   --->   Operation 1999 'or' 'or_ln396_3' <Predicate = (icmp_ln451_2) | (n_open_2 & icmp_ln422_2) | (trunc_ln107_2) | (trunc_ln75_2) | (or_ln396_2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 2000 [1/1] (1.58ns)   --->   "%br_ln396 = br i1 %or_ln396_3, void, void %._crit_edge107" [assessment/toplevel.cpp:396]   --->   Operation 2000 'br' 'br_ln396' <Predicate = (icmp_ln451_2) | (n_open_2 & icmp_ln422_2) | (trunc_ln107_2) | (trunc_ln75_2) | (or_ln396_2)> <Delay = 1.58>
ST_169 : Operation 2001 [1/1] (2.13ns)   --->   "%idx_5 = add i18 %mul_ln112, i18 %zext_ln882_3" [assessment/toplevel.cpp:72]   --->   Operation 2001 'add' 'idx_5' <Predicate = (icmp_ln451_2 & !or_ln396_3) | (n_open_2 & icmp_ln422_2 & !or_ln396_3) | (trunc_ln107_2 & !or_ln396_3) | (trunc_ln75_2 & !or_ln396_3) | (or_ln396_2 & !or_ln396_3)> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_169 : Operation 2002 [1/1] (0.00ns)   --->   "%bit_4 = trunc i18 %idx_5" [assessment/toplevel.cpp:72]   --->   Operation 2002 'trunc' 'bit_4' <Predicate = (icmp_ln451_2 & !or_ln396_3) | (n_open_2 & icmp_ln422_2 & !or_ln396_3) | (trunc_ln107_2 & !or_ln396_3) | (trunc_ln75_2 & !or_ln396_3) | (or_ln396_2 & !or_ln396_3)> <Delay = 0.00>
ST_169 : Operation 2003 [1/1] (0.00ns)   --->   "%word_10 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %idx_5, i32 5, i32 17" [assessment/toplevel.cpp:73]   --->   Operation 2003 'partselect' 'word_10' <Predicate = (icmp_ln451_2 & !or_ln396_3) | (n_open_2 & icmp_ln422_2 & !or_ln396_3) | (trunc_ln107_2 & !or_ln396_3) | (trunc_ln75_2 & !or_ln396_3) | (or_ln396_2 & !or_ln396_3)> <Delay = 0.00>
ST_169 : Operation 2004 [1/1] (0.00ns)   --->   "%zext_ln75_3 = zext i13 %word_10" [assessment/toplevel.cpp:75]   --->   Operation 2004 'zext' 'zext_ln75_3' <Predicate = (icmp_ln451_2 & !or_ln396_3) | (n_open_2 & icmp_ln422_2 & !or_ln396_3) | (trunc_ln107_2 & !or_ln396_3) | (trunc_ln75_2 & !or_ln396_3) | (or_ln396_2 & !or_ln396_3)> <Delay = 0.00>
ST_169 : Operation 2005 [1/1] (0.00ns)   --->   "%world_blocked_addr_4 = getelementptr i32 %world_blocked, i64 0, i64 %zext_ln75_3" [assessment/toplevel.cpp:75]   --->   Operation 2005 'getelementptr' 'world_blocked_addr_4' <Predicate = (icmp_ln451_2 & !or_ln396_3) | (n_open_2 & icmp_ln422_2 & !or_ln396_3) | (trunc_ln107_2 & !or_ln396_3) | (trunc_ln75_2 & !or_ln396_3) | (or_ln396_2 & !or_ln396_3)> <Delay = 0.00>
ST_169 : Operation 2006 [2/2] (3.25ns)   --->   "%world_blocked_load_3 = load i13 %world_blocked_addr_4" [assessment/toplevel.cpp:75]   --->   Operation 2006 'load' 'world_blocked_load_3' <Predicate = (icmp_ln451_2 & !or_ln396_3) | (n_open_2 & icmp_ln422_2 & !or_ln396_3) | (trunc_ln107_2 & !or_ln396_3) | (trunc_ln75_2 & !or_ln396_3) | (or_ln396_2 & !or_ln396_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 170 <SV = 151> <Delay = 6.52>
ST_170 : Operation 2007 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_4 = load i12 %open_set_heap_f_score_V_addr_13"   --->   Operation 2007 'load' 'open_set_heap_f_score_V_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_170 : Operation 2008 [1/1] (1.88ns)   --->   "%icmp_ln878_5 = icmp_ult  i11 %n_f_score_V_2, i11 %open_set_heap_f_score_V_load_4"   --->   Operation 2008 'icmp' 'icmp_ln878_5' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_170 : Operation 2009 [1/1] (0.00ns)   --->   "%br_ln425 = br i1 %icmp_ln878_5, void %._crit_edge106, void" [assessment/toplevel.cpp:425]   --->   Operation 2009 'br' 'br_ln425' <Predicate = true> <Delay = 0.00>
ST_170 : Operation 2010 [1/1] (2.32ns)   --->   "%store_ln429 = store i11 %n_f_score_V_2, i12 %open_set_heap_f_score_V_addr_13" [assessment/toplevel.cpp:429]   --->   Operation 2010 'store' 'store_ln429' <Predicate = (icmp_ln878_5)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_170 : Operation 2011 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_11 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln425_2" [assessment/toplevel.cpp:430]   --->   Operation 2011 'getelementptr' 'open_set_heap_g_score_V_addr_11' <Predicate = (icmp_ln878_5)> <Delay = 0.00>
ST_170 : Operation 2012 [1/1] (2.32ns)   --->   "%store_ln430 = store i11 %n_g_score_V, i12 %open_set_heap_g_score_V_addr_11" [assessment/toplevel.cpp:430]   --->   Operation 2012 'store' 'store_ln430' <Predicate = (icmp_ln878_5)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_170 : Operation 2013 [1/1] (0.00ns)   --->   "%word_s = partselect i14 @_ssdm_op_PartSelect.i14.i18.i32.i32, i18 %idx_4, i32 4, i32 17" [assessment/toplevel.cpp:129]   --->   Operation 2013 'partselect' 'word_s' <Predicate = (icmp_ln878_5)> <Delay = 0.00>
ST_170 : Operation 2014 [1/1] (0.00ns)   --->   "%trunc_ln130_5 = trunc i18 %idx_4" [assessment/toplevel.cpp:130]   --->   Operation 2014 'trunc' 'trunc_ln130_5' <Predicate = (icmp_ln878_5)> <Delay = 0.00>
ST_170 : Operation 2015 [1/1] (0.00ns)   --->   "%zext_ln131_5 = zext i14 %word_s" [assessment/toplevel.cpp:131]   --->   Operation 2015 'zext' 'zext_ln131_5' <Predicate = (icmp_ln878_5)> <Delay = 0.00>
ST_170 : Operation 2016 [1/1] (0.00ns)   --->   "%world_dir_addr_8 = getelementptr i32 %world_dir, i64 0, i64 %zext_ln131_5" [assessment/toplevel.cpp:131]   --->   Operation 2016 'getelementptr' 'world_dir_addr_8' <Predicate = (icmp_ln878_5)> <Delay = 0.00>
ST_170 : Operation 2017 [2/2] (3.25ns)   --->   "%world_dir_load_6 = load i14 %world_dir_addr_8" [assessment/toplevel.cpp:131]   --->   Operation 2017 'load' 'world_dir_load_6' <Predicate = (icmp_ln878_5)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>

State 171 <SV = 152> <Delay = 5.92>
ST_171 : Operation 2018 [1/1] (0.00ns)   --->   "%section_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln130_5, i1 0" [assessment/toplevel.cpp:130]   --->   Operation 2018 'bitconcatenate' 'section_6' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2019 [1/1] (0.00ns)   --->   "%zext_ln130_5 = zext i5 %section_6" [assessment/toplevel.cpp:130]   --->   Operation 2019 'zext' 'zext_ln130_5' <Predicate = true> <Delay = 0.00>
ST_171 : Operation 2020 [1/2] (3.25ns)   --->   "%world_dir_load_6 = load i14 %world_dir_addr_8" [assessment/toplevel.cpp:131]   --->   Operation 2020 'load' 'world_dir_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>
ST_171 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node or_ln131_3)   --->   "%shl_ln131_8 = shl i32 3, i32 %zext_ln130_5" [assessment/toplevel.cpp:131]   --->   Operation 2021 'shl' 'shl_ln131_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node or_ln131_3)   --->   "%xor_ln131_5 = xor i32 %shl_ln131_8, i32 4294967295" [assessment/toplevel.cpp:131]   --->   Operation 2022 'xor' 'xor_ln131_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2023 [1/1] (0.00ns) (grouped into LUT with out node or_ln131_3)   --->   "%and_ln131_5 = and i32 %world_dir_load_6, i32 %xor_ln131_5" [assessment/toplevel.cpp:131]   --->   Operation 2023 'and' 'and_ln131_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node or_ln131_3)   --->   "%shl_ln131_9 = shl i32 2, i32 %zext_ln130_5" [assessment/toplevel.cpp:131]   --->   Operation 2024 'shl' 'shl_ln131_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2025 [1/1] (2.66ns) (out node of the LUT)   --->   "%or_ln131_3 = or i32 %and_ln131_5, i32 %shl_ln131_9" [assessment/toplevel.cpp:131]   --->   Operation 2025 'or' 'or_ln131_3' <Predicate = true> <Delay = 2.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 2026 [2/2] (4.62ns)   --->   "%call_ln432 = call void @os_sift_up, i16 %index_7, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:432]   --->   Operation 2026 'call' 'call_ln432' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 172 <SV = 153> <Delay = 3.25>
ST_172 : Operation 2027 [1/1] (3.25ns)   --->   "%store_ln131 = store i32 %or_ln131_3, i14 %world_dir_addr_8" [assessment/toplevel.cpp:131]   --->   Operation 2027 'store' 'store_ln131' <Predicate = (icmp_ln878_5)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>
ST_172 : Operation 2028 [1/2] (0.00ns)   --->   "%call_ln432 = call void @os_sift_up, i16 %index_7, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:432]   --->   Operation 2028 'call' 'call_ln432' <Predicate = (icmp_ln878_5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_172 : Operation 2029 [1/1] (0.00ns)   --->   "%br_ln433 = br void %._crit_edge106" [assessment/toplevel.cpp:433]   --->   Operation 2029 'br' 'br_ln433' <Predicate = (icmp_ln878_5)> <Delay = 0.00>
ST_172 : Operation 2030 [1/1] (1.58ns)   --->   "%br_ln444 = br void %.critedge._crit_edge" [assessment/toplevel.cpp:444]   --->   Operation 2030 'br' 'br_ln444' <Predicate = true> <Delay = 1.58>

State 173 <SV = 155> <Delay = 3.25>
ST_173 : Operation 2031 [1/2] (3.25ns)   --->   "%world_blocked_load_3 = load i13 %world_blocked_addr_4" [assessment/toplevel.cpp:75]   --->   Operation 2031 'load' 'world_blocked_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 174 <SV = 156> <Delay = 6.00>
ST_174 : Operation 2032 [1/1] (0.00ns)   --->   "%zext_ln74_3 = zext i5 %bit_4" [assessment/toplevel.cpp:74]   --->   Operation 2032 'zext' 'zext_ln74_3' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 2033 [1/1] (4.42ns)   --->   "%lshr_ln75_3 = lshr i32 %world_blocked_load_3, i32 %zext_ln74_3" [assessment/toplevel.cpp:75]   --->   Operation 2033 'lshr' 'lshr_ln75_3' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 2034 [1/1] (0.00ns)   --->   "%trunc_ln75_3 = trunc i32 %lshr_ln75_3" [assessment/toplevel.cpp:75]   --->   Operation 2034 'trunc' 'trunc_ln75_3' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 2035 [1/1] (1.58ns)   --->   "%br_ln401 = br i1 %trunc_ln75_3, void, void %._crit_edge107" [assessment/toplevel.cpp:401]   --->   Operation 2035 'br' 'br_ln401' <Predicate = true> <Delay = 1.58>
ST_174 : Operation 2036 [1/1] (0.00ns)   --->   "%world_closed_addr_5 = getelementptr i32 %world_closed, i64 0, i64 %zext_ln75_3" [assessment/toplevel.cpp:107]   --->   Operation 2036 'getelementptr' 'world_closed_addr_5' <Predicate = (!trunc_ln75_3)> <Delay = 0.00>
ST_174 : Operation 2037 [2/2] (3.25ns)   --->   "%world_closed_load_4 = load i13 %world_closed_addr_5" [assessment/toplevel.cpp:107]   --->   Operation 2037 'load' 'world_closed_load_4' <Predicate = (!trunc_ln75_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 175 <SV = 157> <Delay = 3.25>
ST_175 : Operation 2038 [1/2] (3.25ns)   --->   "%world_closed_load_4 = load i13 %world_closed_addr_5" [assessment/toplevel.cpp:107]   --->   Operation 2038 'load' 'world_closed_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 176 <SV = 158> <Delay = 6.26>
ST_176 : Operation 2039 [1/1] (4.42ns)   --->   "%lshr_ln107_3 = lshr i32 %world_closed_load_4, i32 %zext_ln74_3" [assessment/toplevel.cpp:107]   --->   Operation 2039 'lshr' 'lshr_ln107_3' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2040 [1/1] (0.00ns)   --->   "%trunc_ln107_3 = trunc i32 %lshr_ln107_3" [assessment/toplevel.cpp:107]   --->   Operation 2040 'trunc' 'trunc_ln107_3' <Predicate = true> <Delay = 0.00>
ST_176 : Operation 2041 [1/1] (1.58ns)   --->   "%br_ln406 = br i1 %trunc_ln107_3, void %_Z7abs_subtt.exit17.i132.i.3, void %._crit_edge107" [assessment/toplevel.cpp:406]   --->   Operation 2041 'br' 'br_ln406' <Predicate = true> <Delay = 1.58>
ST_176 : Operation 2042 [1/1] (1.66ns)   --->   "%icmp_ln136_8 = icmp_ugt  i9 %n_x_V_2, i9 %goal_x_V" [assessment/toplevel.cpp:136]   --->   Operation 2042 'icmp' 'icmp_ln136_8' <Predicate = (!trunc_ln107_3)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2043 [1/1] (0.00ns)   --->   "%zext_ln136_10 = zext i9 %n_x_V_2" [assessment/toplevel.cpp:136]   --->   Operation 2043 'zext' 'zext_ln136_10' <Predicate = (!trunc_ln107_3)> <Delay = 0.00>
ST_176 : Operation 2044 [1/1] (1.82ns)   --->   "%sub_ln136_16 = sub i10 %zext_ln136_10, i10 %zext_ln136_1" [assessment/toplevel.cpp:136]   --->   Operation 2044 'sub' 'sub_ln136_16' <Predicate = (!trunc_ln107_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2045 [1/1] (1.82ns)   --->   "%sub_ln136_17 = sub i10 %zext_ln136_1, i10 %zext_ln136_10" [assessment/toplevel.cpp:136]   --->   Operation 2045 'sub' 'sub_ln136_17' <Predicate = (!trunc_ln107_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2046 [1/1] (0.68ns)   --->   "%select_ln136_8 = select i1 %icmp_ln136_8, i10 %sub_ln136_16, i10 %sub_ln136_17" [assessment/toplevel.cpp:136]   --->   Operation 2046 'select' 'select_ln136_8' <Predicate = (!trunc_ln107_3)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_176 : Operation 2047 [1/1] (0.00ns)   --->   "%sext_ln136_4 = sext i10 %select_ln136_8" [assessment/toplevel.cpp:136]   --->   Operation 2047 'sext' 'sext_ln136_4' <Predicate = (!trunc_ln107_3)> <Delay = 0.00>
ST_176 : Operation 2048 [1/1] (1.66ns)   --->   "%icmp_ln136_9 = icmp_ugt  i9 %current_y_V_4, i9 %goal_y_V" [assessment/toplevel.cpp:136]   --->   Operation 2048 'icmp' 'icmp_ln136_9' <Predicate = (!trunc_ln107_3)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2049 [1/1] (0.00ns)   --->   "%zext_ln136_11 = zext i9 %current_y_V_4" [assessment/toplevel.cpp:136]   --->   Operation 2049 'zext' 'zext_ln136_11' <Predicate = (!trunc_ln107_3)> <Delay = 0.00>
ST_176 : Operation 2050 [1/1] (1.82ns)   --->   "%sub_ln136_18 = sub i10 %zext_ln136_11, i10 %zext_ln136_3" [assessment/toplevel.cpp:136]   --->   Operation 2050 'sub' 'sub_ln136_18' <Predicate = (!trunc_ln107_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2051 [1/1] (1.82ns)   --->   "%sub_ln136_19 = sub i10 %zext_ln136_3, i10 %zext_ln136_11" [assessment/toplevel.cpp:136]   --->   Operation 2051 'sub' 'sub_ln136_19' <Predicate = (!trunc_ln107_3)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_176 : Operation 2052 [1/1] (0.68ns)   --->   "%select_ln136_9 = select i1 %icmp_ln136_9, i10 %sub_ln136_18, i10 %sub_ln136_19" [assessment/toplevel.cpp:136]   --->   Operation 2052 'select' 'select_ln136_9' <Predicate = (!trunc_ln107_3)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_176 : Operation 2053 [1/1] (0.00ns)   --->   "%sext_ln413_3 = sext i10 %select_ln136_9" [assessment/toplevel.cpp:413]   --->   Operation 2053 'sext' 'sext_ln413_3' <Predicate = (!trunc_ln107_3)> <Delay = 0.00>
ST_176 : Operation 2054 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln208_6 = add i11 %n_g_score_V, i11 %sext_ln413_3"   --->   Operation 2054 'add' 'add_ln208_6' <Predicate = (!trunc_ln107_3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_176 : Operation 2055 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%n_f_score_V_3 = add i11 %add_ln208_6, i11 %sext_ln136_4"   --->   Operation 2055 'add' 'n_f_score_V_3' <Predicate = (!trunc_ln107_3)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_176 : Operation 2056 [1/1] (0.00ns)   --->   "%world_open_addr_4 = getelementptr i32 %world_open, i64 0, i64 %zext_ln75_3" [assessment/toplevel.cpp:91]   --->   Operation 2056 'getelementptr' 'world_open_addr_4' <Predicate = (!trunc_ln107_3)> <Delay = 0.00>
ST_176 : Operation 2057 [2/2] (3.25ns)   --->   "%world_open_load_3 = load i13 %world_open_addr_4" [assessment/toplevel.cpp:91]   --->   Operation 2057 'load' 'world_open_load_3' <Predicate = (!trunc_ln107_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 177 <SV = 159> <Delay = 3.25>
ST_177 : Operation 2058 [1/2] (3.25ns)   --->   "%world_open_load_3 = load i13 %world_open_addr_4" [assessment/toplevel.cpp:91]   --->   Operation 2058 'load' 'world_open_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>

State 178 <SV = 160> <Delay = 4.42>
ST_178 : Operation 2059 [1/1] (4.42ns)   --->   "%lshr_ln91_3 = lshr i32 %world_open_load_3, i32 %zext_ln74_3" [assessment/toplevel.cpp:91]   --->   Operation 2059 'lshr' 'lshr_ln91_3' <Predicate = true> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_178 : Operation 2060 [1/1] (0.00ns)   --->   "%n_open_3 = trunc i32 %lshr_ln91_3" [assessment/toplevel.cpp:91]   --->   Operation 2060 'trunc' 'n_open_3' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2061 [1/1] (0.00ns)   --->   "%br_ln420 = br i1 %n_open_3, void %.critedge32, void %.lr.ph945.3.preheader" [assessment/toplevel.cpp:420]   --->   Operation 2061 'br' 'br_ln420' <Predicate = true> <Delay = 0.00>
ST_178 : Operation 2062 [1/1] (1.58ns)   --->   "%br_ln315 = br void %.lr.ph945.3" [assessment/toplevel.cpp:315]   --->   Operation 2062 'br' 'br_ln315' <Predicate = (n_open_3)> <Delay = 1.58>

State 179 <SV = 161> <Delay = 2.42>
ST_179 : Operation 2063 [1/1] (0.00ns)   --->   "%index_10 = phi i16 %index_11, void %.split37_ifconv, i16 %index_9, void %.lr.ph945.3.preheader"   --->   Operation 2063 'phi' 'index_10' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2064 [1/1] (0.00ns)   --->   "%i_16 = phi i16 %i_17, void %.split37_ifconv, i16 0, void %.lr.ph945.3.preheader"   --->   Operation 2064 'phi' 'i_16' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2065 [1/1] (2.07ns)   --->   "%i_17 = add i16 %i_16, i16 1" [assessment/toplevel.cpp:315]   --->   Operation 2065 'add' 'i_17' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 2066 [1/1] (2.42ns)   --->   "%icmp_ln315_3 = icmp_eq  i16 %i_16, i16 %index_9" [assessment/toplevel.cpp:315]   --->   Operation 2066 'icmp' 'icmp_ln315_3' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_179 : Operation 2067 [1/1] (0.00ns)   --->   "%br_ln315 = br i1 %icmp_ln315_3, void %.split37_ifconv, void %_Z7os_find7ap_uintILi11EES0_.exit.i.3.loopexit" [assessment/toplevel.cpp:315]   --->   Operation 2067 'br' 'br_ln315' <Predicate = true> <Delay = 0.00>
ST_179 : Operation 2068 [1/1] (0.00ns)   --->   "%zext_ln318_3 = zext i16 %i_16" [assessment/toplevel.cpp:318]   --->   Operation 2068 'zext' 'zext_ln318_3' <Predicate = (!icmp_ln315_3)> <Delay = 0.00>
ST_179 : Operation 2069 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_14 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln318_3"   --->   Operation 2069 'getelementptr' 'open_set_heap_x_V_addr_14' <Predicate = (!icmp_ln315_3)> <Delay = 0.00>
ST_179 : Operation 2070 [2/2] (2.32ns)   --->   "%open_set_heap_x_V_load_5 = load i12 %open_set_heap_x_V_addr_14"   --->   Operation 2070 'load' 'open_set_heap_x_V_load_5' <Predicate = (!icmp_ln315_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_179 : Operation 2071 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_14 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln318_3"   --->   Operation 2071 'getelementptr' 'open_set_heap_y_V_addr_14' <Predicate = (!icmp_ln315_3)> <Delay = 0.00>
ST_179 : Operation 2072 [2/2] (2.32ns)   --->   "%open_set_heap_y_V_load_5 = load i12 %open_set_heap_y_V_addr_14"   --->   Operation 2072 'load' 'open_set_heap_y_V_load_5' <Predicate = (!icmp_ln315_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>

State 180 <SV = 162> <Delay = 4.78>
ST_180 : Operation 2073 [1/1] (0.00ns)   --->   "%specpipeline_ln315 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [assessment/toplevel.cpp:315]   --->   Operation 2073 'specpipeline' 'specpipeline_ln315' <Predicate = (!icmp_ln315_3)> <Delay = 0.00>
ST_180 : Operation 2074 [1/1] (0.00ns)   --->   "%speclooptripcount_ln315 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 3500, i64 1750" [assessment/toplevel.cpp:315]   --->   Operation 2074 'speclooptripcount' 'speclooptripcount_ln315' <Predicate = (!icmp_ln315_3)> <Delay = 0.00>
ST_180 : Operation 2075 [1/1] (0.00ns)   --->   "%specloopname_ln315 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [assessment/toplevel.cpp:315]   --->   Operation 2075 'specloopname' 'specloopname_ln315' <Predicate = (!icmp_ln315_3)> <Delay = 0.00>
ST_180 : Operation 2076 [1/2] (2.32ns)   --->   "%open_set_heap_x_V_load_5 = load i12 %open_set_heap_x_V_addr_14"   --->   Operation 2076 'load' 'open_set_heap_x_V_load_5' <Predicate = (!icmp_ln315_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_180 : Operation 2077 [1/1] (1.66ns)   --->   "%icmp_ln870_8 = icmp_eq  i9 %open_set_heap_x_V_load_5, i9 %n_x_V_2"   --->   Operation 2077 'icmp' 'icmp_ln870_8' <Predicate = (!icmp_ln315_3)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2078 [1/2] (2.32ns)   --->   "%open_set_heap_y_V_load_5 = load i12 %open_set_heap_y_V_addr_14"   --->   Operation 2078 'load' 'open_set_heap_y_V_load_5' <Predicate = (!icmp_ln315_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_180 : Operation 2079 [1/1] (1.66ns)   --->   "%icmp_ln870_9 = icmp_eq  i9 %open_set_heap_y_V_load_5, i9 %current_y_V_4"   --->   Operation 2079 'icmp' 'icmp_ln870_9' <Predicate = (!icmp_ln315_3)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_180 : Operation 2080 [1/1] (0.00ns) (grouped into LUT with out node index_11)   --->   "%select_ln318_3 = select i1 %icmp_ln870_9, i16 %i_16, i16 %index_10" [assessment/toplevel.cpp:318]   --->   Operation 2080 'select' 'select_ln318_3' <Predicate = (!icmp_ln315_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_180 : Operation 2081 [1/1] (0.80ns) (out node of the LUT)   --->   "%index_11 = select i1 %icmp_ln870_8, i16 %select_ln318_3, i16 %index_10"   --->   Operation 2081 'select' 'index_11' <Predicate = (!icmp_ln315_3)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_180 : Operation 2082 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph945.3"   --->   Operation 2082 'br' 'br_ln0' <Predicate = (!icmp_ln315_3)> <Delay = 0.00>

State 181 <SV = 162> <Delay = 5.92>
ST_181 : Operation 2083 [1/1] (2.42ns)   --->   "%icmp_ln422_3 = icmp_ult  i16 %index_10, i16 %index_9" [assessment/toplevel.cpp:422]   --->   Operation 2083 'icmp' 'icmp_ln422_3' <Predicate = (n_open_3)> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2084 [1/1] (0.00ns)   --->   "%br_ln422 = br i1 %icmp_ln422_3, void %.critedge32, void" [assessment/toplevel.cpp:422]   --->   Operation 2084 'br' 'br_ln422' <Predicate = (n_open_3)> <Delay = 0.00>
ST_181 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node or_ln99_3)   --->   "%shl_ln99_3 = shl i32 1, i32 %zext_ln74_3" [assessment/toplevel.cpp:99]   --->   Operation 2085 'shl' 'shl_ln99_3' <Predicate = (!icmp_ln422_3) | (!n_open_3)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2086 [1/1] (2.66ns) (out node of the LUT)   --->   "%or_ln99_3 = or i32 %world_open_load_3, i32 %shl_ln99_3" [assessment/toplevel.cpp:99]   --->   Operation 2086 'or' 'or_ln99_3' <Predicate = (!icmp_ln422_3) | (!n_open_3)> <Delay = 2.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 2087 [1/1] (3.25ns)   --->   "%store_ln99 = store i32 %or_ln99_3, i13 %world_open_addr_4" [assessment/toplevel.cpp:99]   --->   Operation 2087 'store' 'store_ln99' <Predicate = (!icmp_ln422_3) | (!n_open_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 7813> <RAM>
ST_181 : Operation 2088 [1/1] (0.00ns)   --->   "%word_11 = partselect i14 @_ssdm_op_PartSelect.i14.i18.i32.i32, i18 %idx_5, i32 4, i32 17" [assessment/toplevel.cpp:129]   --->   Operation 2088 'partselect' 'word_11' <Predicate = (!icmp_ln422_3) | (!n_open_3)> <Delay = 0.00>
ST_181 : Operation 2089 [1/1] (0.00ns)   --->   "%zext_ln131_6 = zext i14 %word_11" [assessment/toplevel.cpp:131]   --->   Operation 2089 'zext' 'zext_ln131_6' <Predicate = (!icmp_ln422_3) | (!n_open_3)> <Delay = 0.00>
ST_181 : Operation 2090 [1/1] (0.00ns)   --->   "%world_dir_addr_9 = getelementptr i32 %world_dir, i64 0, i64 %zext_ln131_6" [assessment/toplevel.cpp:131]   --->   Operation 2090 'getelementptr' 'world_dir_addr_9' <Predicate = (!icmp_ln422_3) | (!n_open_3)> <Delay = 0.00>
ST_181 : Operation 2091 [2/2] (3.25ns)   --->   "%world_dir_load_7 = load i14 %world_dir_addr_9" [assessment/toplevel.cpp:131]   --->   Operation 2091 'load' 'world_dir_load_7' <Predicate = (!icmp_ln422_3) | (!n_open_3)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>
ST_181 : Operation 2092 [1/1] (0.00ns)   --->   "%zext_ln425_3 = zext i16 %index_10" [assessment/toplevel.cpp:425]   --->   Operation 2092 'zext' 'zext_ln425_3' <Predicate = (n_open_3 & icmp_ln422_3)> <Delay = 0.00>
ST_181 : Operation 2093 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_16 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln425_3"   --->   Operation 2093 'getelementptr' 'open_set_heap_f_score_V_addr_16' <Predicate = (n_open_3 & icmp_ln422_3)> <Delay = 0.00>
ST_181 : Operation 2094 [2/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_5 = load i12 %open_set_heap_f_score_V_addr_16"   --->   Operation 2094 'load' 'open_set_heap_f_score_V_load_5' <Predicate = (n_open_3 & icmp_ln422_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>

State 182 <SV = 163> <Delay = 3.25>
ST_182 : Operation 2095 [1/2] (3.25ns)   --->   "%world_dir_load_7 = load i14 %world_dir_addr_9" [assessment/toplevel.cpp:131]   --->   Operation 2095 'load' 'world_dir_load_7' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>

State 183 <SV = 164> <Delay = 5.98>
ST_183 : Operation 2096 [1/1] (0.00ns) (grouped into LUT with out node or_ln131_4)   --->   "%trunc_ln130_6 = trunc i18 %idx_5" [assessment/toplevel.cpp:130]   --->   Operation 2096 'trunc' 'trunc_ln130_6' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2097 [1/1] (0.00ns) (grouped into LUT with out node or_ln131_4)   --->   "%section_7 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln130_6, i1 0" [assessment/toplevel.cpp:130]   --->   Operation 2097 'bitconcatenate' 'section_7' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node or_ln131_4)   --->   "%zext_ln130_6 = zext i5 %section_7" [assessment/toplevel.cpp:130]   --->   Operation 2098 'zext' 'zext_ln130_6' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node or_ln131_4)   --->   "%shl_ln131_10 = shl i32 3, i32 %zext_ln130_6" [assessment/toplevel.cpp:131]   --->   Operation 2099 'shl' 'shl_ln131_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2100 [1/1] (2.66ns) (out node of the LUT)   --->   "%or_ln131_4 = or i32 %world_dir_load_7, i32 %shl_ln131_10" [assessment/toplevel.cpp:131]   --->   Operation 2100 'or' 'or_ln131_4' <Predicate = true> <Delay = 2.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2101 [1/1] (3.25ns)   --->   "%store_ln131 = store i32 %or_ln131_4, i14 %world_dir_addr_9" [assessment/toplevel.cpp:131]   --->   Operation 2101 'store' 'store_ln131' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>
ST_183 : Operation 2102 [1/1] (0.00ns)   --->   "%trunc_ln273_2 = trunc i16 %index_9" [assessment/toplevel.cpp:273]   --->   Operation 2102 'trunc' 'trunc_ln273_2' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2103 [1/1] (2.42ns)   --->   "%icmp_ln273_3 = icmp_ugt  i16 %index_9, i16 3499" [assessment/toplevel.cpp:273]   --->   Operation 2103 'icmp' 'icmp_ln273_3' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2104 [1/1] (0.00ns)   --->   "%br_ln273 = br i1 %icmp_ln273_3, void, void" [assessment/toplevel.cpp:273]   --->   Operation 2104 'br' 'br_ln273' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2105 [1/1] (0.00ns)   --->   "%zext_ln280_3 = zext i16 %index_9" [assessment/toplevel.cpp:280]   --->   Operation 2105 'zext' 'zext_ln280_3' <Predicate = (!icmp_ln273_3)> <Delay = 0.00>
ST_183 : Operation 2106 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_18 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln280_3" [assessment/toplevel.cpp:280]   --->   Operation 2106 'getelementptr' 'open_set_heap_f_score_V_addr_18' <Predicate = (!icmp_ln273_3)> <Delay = 0.00>
ST_183 : Operation 2107 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_16 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln280_3" [assessment/toplevel.cpp:280]   --->   Operation 2107 'getelementptr' 'open_set_heap_g_score_V_addr_16' <Predicate = (!icmp_ln273_3)> <Delay = 0.00>
ST_183 : Operation 2108 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_16 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln280_3" [assessment/toplevel.cpp:280]   --->   Operation 2108 'getelementptr' 'open_set_heap_x_V_addr_16' <Predicate = (!icmp_ln273_3)> <Delay = 0.00>
ST_183 : Operation 2109 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_16 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln280_3" [assessment/toplevel.cpp:280]   --->   Operation 2109 'getelementptr' 'open_set_heap_y_V_addr_16' <Predicate = (!icmp_ln273_3)> <Delay = 0.00>
ST_183 : Operation 2110 [1/1] (2.32ns)   --->   "%store_ln280 = store i11 %n_f_score_V_3, i12 %open_set_heap_f_score_V_addr_18" [assessment/toplevel.cpp:280]   --->   Operation 2110 'store' 'store_ln280' <Predicate = (!icmp_ln273_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_183 : Operation 2111 [1/1] (2.32ns)   --->   "%store_ln280 = store i11 %n_g_score_V, i12 %open_set_heap_g_score_V_addr_16" [assessment/toplevel.cpp:280]   --->   Operation 2111 'store' 'store_ln280' <Predicate = (!icmp_ln273_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_183 : Operation 2112 [1/1] (2.32ns)   --->   "%store_ln280 = store i9 %n_x_V_2, i12 %open_set_heap_x_V_addr_16" [assessment/toplevel.cpp:280]   --->   Operation 2112 'store' 'store_ln280' <Predicate = (!icmp_ln273_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_183 : Operation 2113 [1/1] (2.32ns)   --->   "%store_ln280 = store i9 %current_y_V_4, i12 %open_set_heap_y_V_addr_16" [assessment/toplevel.cpp:280]   --->   Operation 2113 'store' 'store_ln280' <Predicate = (!icmp_ln273_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_183 : Operation 2114 [1/1] (2.07ns)   --->   "%add_ln281_2 = add i16 %index_9, i16 1" [assessment/toplevel.cpp:281]   --->   Operation 2114 'add' 'add_ln281_2' <Predicate = (!icmp_ln273_3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2115 [1/1] (1.58ns)   --->   "%br_ln0 = br void"   --->   Operation 2115 'br' 'br_ln0' <Predicate = (!icmp_ln273_3)> <Delay = 1.58>
ST_183 : Operation 2116 [1/1] (1.54ns)   --->   "%add_ln274_3 = add i12 %trunc_ln273_2, i12 4095" [assessment/toplevel.cpp:274]   --->   Operation 2116 'add' 'add_ln274_3' <Predicate = (icmp_ln273_3)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2117 [1/1] (0.00ns)   --->   "%zext_ln274_3 = zext i12 %add_ln274_3" [assessment/toplevel.cpp:274]   --->   Operation 2117 'zext' 'zext_ln274_3' <Predicate = (icmp_ln273_3)> <Delay = 0.00>
ST_183 : Operation 2118 [1/1] (0.00ns)   --->   "%open_set_heap_f_score_V_addr_17 = getelementptr i11 %open_set_heap_f_score_V, i64 0, i64 %zext_ln274_3" [assessment/toplevel.cpp:274]   --->   Operation 2118 'getelementptr' 'open_set_heap_f_score_V_addr_17' <Predicate = (icmp_ln273_3)> <Delay = 0.00>
ST_183 : Operation 2119 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_15 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln274_3" [assessment/toplevel.cpp:274]   --->   Operation 2119 'getelementptr' 'open_set_heap_g_score_V_addr_15' <Predicate = (icmp_ln273_3)> <Delay = 0.00>
ST_183 : Operation 2120 [1/1] (0.00ns)   --->   "%open_set_heap_x_V_addr_15 = getelementptr i9 %open_set_heap_x_V, i64 0, i64 %zext_ln274_3" [assessment/toplevel.cpp:274]   --->   Operation 2120 'getelementptr' 'open_set_heap_x_V_addr_15' <Predicate = (icmp_ln273_3)> <Delay = 0.00>
ST_183 : Operation 2121 [1/1] (0.00ns)   --->   "%open_set_heap_y_V_addr_15 = getelementptr i9 %open_set_heap_y_V, i64 0, i64 %zext_ln274_3" [assessment/toplevel.cpp:274]   --->   Operation 2121 'getelementptr' 'open_set_heap_y_V_addr_15' <Predicate = (icmp_ln273_3)> <Delay = 0.00>
ST_183 : Operation 2122 [1/1] (2.32ns)   --->   "%store_ln274 = store i11 %n_f_score_V_3, i12 %open_set_heap_f_score_V_addr_17" [assessment/toplevel.cpp:274]   --->   Operation 2122 'store' 'store_ln274' <Predicate = (icmp_ln273_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_183 : Operation 2123 [1/1] (2.32ns)   --->   "%store_ln274 = store i11 %n_g_score_V, i12 %open_set_heap_g_score_V_addr_15" [assessment/toplevel.cpp:274]   --->   Operation 2123 'store' 'store_ln274' <Predicate = (icmp_ln273_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_183 : Operation 2124 [1/1] (2.32ns)   --->   "%store_ln274 = store i9 %n_x_V_2, i12 %open_set_heap_x_V_addr_15" [assessment/toplevel.cpp:274]   --->   Operation 2124 'store' 'store_ln274' <Predicate = (icmp_ln273_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_183 : Operation 2125 [1/1] (2.32ns)   --->   "%store_ln274 = store i9 %current_y_V_4, i12 %open_set_heap_y_V_addr_15" [assessment/toplevel.cpp:274]   --->   Operation 2125 'store' 'store_ln274' <Predicate = (icmp_ln273_3)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 3500> <RAM>
ST_183 : Operation 2126 [1/1] (1.58ns)   --->   "%br_ln276 = br void" [assessment/toplevel.cpp:276]   --->   Operation 2126 'br' 'br_ln276' <Predicate = (icmp_ln273_3)> <Delay = 1.58>
ST_183 : Operation 2127 [1/1] (0.00ns)   --->   "%open_set_size_8 = phi i16 %index_9, void, i16 %add_ln281_2, void"   --->   Operation 2127 'phi' 'open_set_size_8' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2128 [1/1] (0.00ns)   --->   "%error_flag_8 = phi i32 20000, void, i32 %error_flag_7, void"   --->   Operation 2128 'phi' 'error_flag_8' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2129 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %open_set_size_8, i32 1, i32 15" [assessment/toplevel.cpp:287]   --->   Operation 2129 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_183 : Operation 2130 [1/1] (2.31ns)   --->   "%icmp_ln287_3 = icmp_eq  i15 %tmp_5, i15 0" [assessment/toplevel.cpp:287]   --->   Operation 2130 'icmp' 'icmp_ln287_3' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_183 : Operation 2131 [1/1] (0.00ns)   --->   "%br_ln287 = br i1 %icmp_ln287_3, void, void %_Z12os_heap_push6ASNode.exit.i.3" [assessment/toplevel.cpp:287]   --->   Operation 2131 'br' 'br_ln287' <Predicate = true> <Delay = 0.00>

State 184 <SV = 165> <Delay = 6.70>
ST_184 : Operation 2132 [1/1] (2.07ns)   --->   "%add_ln288_3 = add i16 %open_set_size_8, i16 65535" [assessment/toplevel.cpp:288]   --->   Operation 2132 'add' 'add_ln288_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 2133 [2/2] (4.62ns)   --->   "%call_ln288 = call void @os_sift_up, i16 %add_ln288_3, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:288]   --->   Operation 2133 'call' 'call_ln288' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 185 <SV = 166> <Delay = 4.29>
ST_185 : Operation 2134 [1/2] (0.00ns)   --->   "%call_ln288 = call void @os_sift_up, i16 %add_ln288_3, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:288]   --->   Operation 2134 'call' 'call_ln288' <Predicate = (!icmp_ln287_3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_185 : Operation 2135 [1/1] (0.00ns)   --->   "%br_ln289 = br void %_Z12os_heap_push6ASNode.exit.i.3" [assessment/toplevel.cpp:289]   --->   Operation 2135 'br' 'br_ln289' <Predicate = (!icmp_ln287_3)> <Delay = 0.00>
ST_185 : Operation 2136 [1/1] (2.47ns)   --->   "%icmp_ln451_3 = icmp_eq  i32 %error_flag_8, i32 0" [assessment/toplevel.cpp:451]   --->   Operation 2136 'icmp' 'icmp_ln451_3' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 2137 [1/1] (1.82ns)   --->   "%br_ln451 = br i1 %icmp_ln451_3, void %_Z6a_star5CoordS_.exit.thread.loopexit, void %._crit_edge107" [assessment/toplevel.cpp:451]   --->   Operation 2137 'br' 'br_ln451' <Predicate = true> <Delay = 1.82>

State 186 <SV = 167> <Delay = 4.25>
ST_186 : Operation 2138 [1/1] (0.00ns)   --->   "%p_ph = phi i32 %error_flag_2, void %_Z12os_heap_push6ASNode.exit.i, i32 %error_flag_4, void %_Z12os_heap_push6ASNode.exit.i.1, i32 %error_flag_6, void %_Z12os_heap_push6ASNode.exit.i.2, i32 %error_flag_8, void %_Z12os_heap_push6ASNode.exit.i.3"   --->   Operation 2138 'phi' 'p_ph' <Predicate = (icmp_ln525 & !icmp_ln362 & icmp_ln362_1 & !icmp_ln365 & !and_ln371)> <Delay = 0.00>
ST_186 : Operation 2139 [1/1] (1.70ns)   --->   "%br_ln0 = br void %_Z6a_star5CoordS_.exit.thread"   --->   Operation 2139 'br' 'br_ln0' <Predicate = (icmp_ln525 & !icmp_ln362 & icmp_ln362_1 & !icmp_ln365 & !and_ln371)> <Delay = 1.70>
ST_186 : Operation 2140 [1/1] (0.00ns)   --->   "%empty_35 = phi i32 %select_ln471, void %.loopexit920, i32 %p_ph, void %_Z6a_star5CoordS_.exit.thread.loopexit, i32 %error_flag_1, void %_Z6a_star5CoordS_.exit.thread.loopexit141" [assessment/toplevel.cpp:471]   --->   Operation 2140 'phi' 'empty_35' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_186 : Operation 2141 [1/1] (0.00ns)   --->   "%zext_ln528_3 = zext i8 %i_9" [assessment/toplevel.cpp:528]   --->   Operation 2141 'zext' 'zext_ln528_3' <Predicate = (icmp_ln525)> <Delay = 0.00>
ST_186 : Operation 2142 [1/1] (2.55ns)   --->   "%add_ln531 = add i32 %empty_35, i32 %zext_ln528_3" [assessment/toplevel.cpp:531]   --->   Operation 2142 'add' 'add_ln531' <Predicate = (icmp_ln525)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2143 [1/1] (1.58ns)   --->   "%br_ln532 = br void %.loopexit921" [assessment/toplevel.cpp:532]   --->   Operation 2143 'br' 'br_ln532' <Predicate = (icmp_ln525)> <Delay = 1.58>
ST_186 : Operation 2144 [1/1] (3.52ns)   --->   "%add_ln560 = add i64 %ram_read, i64 4" [assessment/toplevel.cpp:560]   --->   Operation 2144 'add' 'add_ln560' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 2145 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln560, i32 2, i32 63" [assessment/toplevel.cpp:560]   --->   Operation 2145 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2146 [1/1] (0.00ns)   --->   "%sext_ln560 = sext i62 %trunc_ln7" [assessment/toplevel.cpp:560]   --->   Operation 2146 'sext' 'sext_ln560' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 2147 [1/1] (0.00ns)   --->   "%MAXI_addr_5 = getelementptr i32 %MAXI, i64 %sext_ln560" [assessment/toplevel.cpp:560]   --->   Operation 2147 'getelementptr' 'MAXI_addr_5' <Predicate = true> <Delay = 0.00>

State 187 <SV = 163> <Delay = 6.52>
ST_187 : Operation 2148 [1/2] (2.32ns)   --->   "%open_set_heap_f_score_V_load_5 = load i12 %open_set_heap_f_score_V_addr_16"   --->   Operation 2148 'load' 'open_set_heap_f_score_V_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_187 : Operation 2149 [1/1] (1.88ns)   --->   "%icmp_ln878_6 = icmp_ult  i11 %n_f_score_V_3, i11 %open_set_heap_f_score_V_load_5"   --->   Operation 2149 'icmp' 'icmp_ln878_6' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 2150 [1/1] (0.00ns)   --->   "%br_ln425 = br i1 %icmp_ln878_6, void %._crit_edge110, void" [assessment/toplevel.cpp:425]   --->   Operation 2150 'br' 'br_ln425' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 2151 [1/1] (2.32ns)   --->   "%store_ln429 = store i11 %n_f_score_V_3, i12 %open_set_heap_f_score_V_addr_16" [assessment/toplevel.cpp:429]   --->   Operation 2151 'store' 'store_ln429' <Predicate = (icmp_ln878_6)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_187 : Operation 2152 [1/1] (0.00ns)   --->   "%open_set_heap_g_score_V_addr_14 = getelementptr i11 %open_set_heap_g_score_V, i64 0, i64 %zext_ln425_3" [assessment/toplevel.cpp:430]   --->   Operation 2152 'getelementptr' 'open_set_heap_g_score_V_addr_14' <Predicate = (icmp_ln878_6)> <Delay = 0.00>
ST_187 : Operation 2153 [1/1] (2.32ns)   --->   "%store_ln430 = store i11 %n_g_score_V, i12 %open_set_heap_g_score_V_addr_14" [assessment/toplevel.cpp:430]   --->   Operation 2153 'store' 'store_ln430' <Predicate = (icmp_ln878_6)> <Delay = 2.32> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 87 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 11> <Depth = 3500> <RAM>
ST_187 : Operation 2154 [1/1] (0.00ns)   --->   "%word_12 = partselect i14 @_ssdm_op_PartSelect.i14.i18.i32.i32, i18 %idx_5, i32 4, i32 17" [assessment/toplevel.cpp:129]   --->   Operation 2154 'partselect' 'word_12' <Predicate = (icmp_ln878_6)> <Delay = 0.00>
ST_187 : Operation 2155 [1/1] (0.00ns)   --->   "%zext_ln131_7 = zext i14 %word_12" [assessment/toplevel.cpp:131]   --->   Operation 2155 'zext' 'zext_ln131_7' <Predicate = (icmp_ln878_6)> <Delay = 0.00>
ST_187 : Operation 2156 [1/1] (0.00ns)   --->   "%world_dir_addr_10 = getelementptr i32 %world_dir, i64 0, i64 %zext_ln131_7" [assessment/toplevel.cpp:131]   --->   Operation 2156 'getelementptr' 'world_dir_addr_10' <Predicate = (icmp_ln878_6)> <Delay = 0.00>
ST_187 : Operation 2157 [2/2] (3.25ns)   --->   "%world_dir_load_8 = load i14 %world_dir_addr_10" [assessment/toplevel.cpp:131]   --->   Operation 2157 'load' 'world_dir_load_8' <Predicate = (icmp_ln878_6)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>

State 188 <SV = 164> <Delay = 5.92>
ST_188 : Operation 2158 [1/1] (0.00ns) (grouped into LUT with out node or_ln131_5)   --->   "%trunc_ln130_7 = trunc i18 %idx_5" [assessment/toplevel.cpp:130]   --->   Operation 2158 'trunc' 'trunc_ln130_7' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node or_ln131_5)   --->   "%section_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln130_7, i1 0" [assessment/toplevel.cpp:130]   --->   Operation 2159 'bitconcatenate' 'section_8' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2160 [1/1] (0.00ns) (grouped into LUT with out node or_ln131_5)   --->   "%zext_ln130_7 = zext i5 %section_8" [assessment/toplevel.cpp:130]   --->   Operation 2160 'zext' 'zext_ln130_7' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 2161 [1/2] (3.25ns)   --->   "%world_dir_load_8 = load i14 %world_dir_addr_10" [assessment/toplevel.cpp:131]   --->   Operation 2161 'load' 'world_dir_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>
ST_188 : Operation 2162 [1/1] (0.00ns) (grouped into LUT with out node or_ln131_5)   --->   "%shl_ln131_11 = shl i32 3, i32 %zext_ln130_7" [assessment/toplevel.cpp:131]   --->   Operation 2162 'shl' 'shl_ln131_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2163 [1/1] (2.66ns) (out node of the LUT)   --->   "%or_ln131_5 = or i32 %world_dir_load_8, i32 %shl_ln131_11" [assessment/toplevel.cpp:131]   --->   Operation 2163 'or' 'or_ln131_5' <Predicate = true> <Delay = 2.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 2164 [2/2] (4.62ns)   --->   "%call_ln432 = call void @os_sift_up, i16 %index_10, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:432]   --->   Operation 2164 'call' 'call_ln432' <Predicate = true> <Delay = 4.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 189 <SV = 165> <Delay = 3.25>
ST_189 : Operation 2165 [1/1] (3.25ns)   --->   "%store_ln131 = store i32 %or_ln131_5, i14 %world_dir_addr_10" [assessment/toplevel.cpp:131]   --->   Operation 2165 'store' 'store_ln131' <Predicate = (icmp_ln878_6)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>
ST_189 : Operation 2166 [1/2] (0.00ns)   --->   "%call_ln432 = call void @os_sift_up, i16 %index_10, i11 %open_set_heap_f_score_V, i11 %open_set_heap_g_score_V, i9 %open_set_heap_x_V, i9 %open_set_heap_y_V" [assessment/toplevel.cpp:432]   --->   Operation 2166 'call' 'call_ln432' <Predicate = (icmp_ln878_6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_189 : Operation 2167 [1/1] (0.00ns)   --->   "%br_ln433 = br void %._crit_edge110" [assessment/toplevel.cpp:433]   --->   Operation 2167 'br' 'br_ln433' <Predicate = (icmp_ln878_6)> <Delay = 0.00>
ST_189 : Operation 2168 [1/1] (1.58ns)   --->   "%br_ln444 = br void %._crit_edge107" [assessment/toplevel.cpp:444]   --->   Operation 2168 'br' 'br_ln444' <Predicate = true> <Delay = 1.58>

State 190 <SV = 167> <Delay = 0.00>
ST_190 : Operation 2169 [1/1] (0.00ns)   --->   "%open_set_size_9 = phi i16 %index_9, void %.critedge._crit_edge, i16 %open_set_size_8, void %_Z12os_heap_push6ASNode.exit.i.3, i16 %index_9, void %._crit_edge110, i16 %index_9, void, i16 %index_9, void"   --->   Operation 2169 'phi' 'open_set_size_9' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2170 [1/1] (0.00ns)   --->   "%error_flag_9 = phi i32 %error_flag_7, void %.critedge._crit_edge, i32 %error_flag_8, void %_Z12os_heap_push6ASNode.exit.i.3, i32 %error_flag_7, void %._crit_edge110, i32 %error_flag_7, void, i32 %error_flag_7, void"   --->   Operation 2170 'phi' 'error_flag_9' <Predicate = true> <Delay = 0.00>
ST_190 : Operation 2171 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph953"   --->   Operation 2171 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 191 <SV = 107> <Delay = 2.32>
ST_191 : Operation 2172 [1/2] (2.32ns)   --->   "%current_x_V = load i4 %waypoints_x_V_addr_2" [assessment/toplevel.cpp:540]   --->   Operation 2172 'load' 'current_x_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_191 : Operation 2173 [1/2] (2.32ns)   --->   "%current_y_V = load i4 %waypoints_y_V_addr_2" [assessment/toplevel.cpp:540]   --->   Operation 2173 'load' 'current_y_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 16> <RAM>
ST_191 : Operation 2174 [1/1] (1.63ns)   --->   "%add_ln542 = add i12 %zext_ln372, i12 1" [assessment/toplevel.cpp:542]   --->   Operation 2174 'add' 'add_ln542' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2175 [1/1] (1.81ns)   --->   "%add_ln545 = add i14 %add_ln524, i14 18" [assessment/toplevel.cpp:545]   --->   Operation 2175 'add' 'add_ln545' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_191 : Operation 2176 [1/1] (0.00ns)   --->   "%zext_ln542 = zext i14 %add_ln545" [assessment/toplevel.cpp:542]   --->   Operation 2176 'zext' 'zext_ln542' <Predicate = true> <Delay = 0.00>
ST_191 : Operation 2177 [1/1] (1.58ns)   --->   "%br_ln542 = br void" [assessment/toplevel.cpp:542]   --->   Operation 2177 'br' 'br_ln542' <Predicate = true> <Delay = 1.58>

State 192 <SV = 108> <Delay = 5.33>
ST_192 : Operation 2178 [1/1] (0.00ns)   --->   "%i_8 = phi i12 0, void, i12 %add_ln542_1, void %.split42" [assessment/toplevel.cpp:542]   --->   Operation 2178 'phi' 'i_8' <Predicate = (icmp_ln539)> <Delay = 0.00>
ST_192 : Operation 2179 [1/1] (0.00ns)   --->   "%current_y_V_1 = phi i9 %current_y_V, void, i9 %current_y_V_3, void %.split42"   --->   Operation 2179 'phi' 'current_y_V_1' <Predicate = (icmp_ln539)> <Delay = 0.00>
ST_192 : Operation 2180 [1/1] (0.00ns)   --->   "%current_x_V_1 = phi i9 %current_x_V, void, i9 %current_x_V_3, void %.split42"   --->   Operation 2180 'phi' 'current_x_V_1' <Predicate = (icmp_ln539)> <Delay = 0.00>
ST_192 : Operation 2181 [1/1] (1.54ns)   --->   "%add_ln542_1 = add i12 %i_8, i12 1" [assessment/toplevel.cpp:542]   --->   Operation 2181 'add' 'add_ln542_1' <Predicate = (icmp_ln539)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2182 [1/1] (1.99ns)   --->   "%icmp_ln542 = icmp_eq  i12 %i_8, i12 %add_ln542" [assessment/toplevel.cpp:542]   --->   Operation 2182 'icmp' 'icmp_ln542' <Predicate = (icmp_ln539)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2183 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 2048, i64 0"   --->   Operation 2183 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln539)> <Delay = 0.00>
ST_192 : Operation 2184 [1/1] (0.00ns)   --->   "%br_ln542 = br i1 %icmp_ln542, void %.split42, void %.loopexit970.loopexit" [assessment/toplevel.cpp:542]   --->   Operation 2184 'br' 'br_ln542' <Predicate = (icmp_ln539)> <Delay = 0.00>
ST_192 : Operation 2185 [1/1] (0.00ns)   --->   "%trunc_ln545 = trunc i12 %i_8" [assessment/toplevel.cpp:545]   --->   Operation 2185 'trunc' 'trunc_ln545' <Predicate = (icmp_ln539 & !icmp_ln542)> <Delay = 0.00>
ST_192 : Operation 2186 [1/1] (0.00ns)   --->   "%zext_ln545 = zext i11 %trunc_ln545" [assessment/toplevel.cpp:545]   --->   Operation 2186 'zext' 'zext_ln545' <Predicate = (icmp_ln539 & !icmp_ln542)> <Delay = 0.00>
ST_192 : Operation 2187 [1/1] (1.81ns)   --->   "%node_index = sub i15 %zext_ln542, i15 %zext_ln545" [assessment/toplevel.cpp:545]   --->   Operation 2187 'sub' 'node_index' <Predicate = (icmp_ln539 & !icmp_ln542)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2188 [1/1] (0.00ns)   --->   "%zext_ln546_1 = zext i9 %current_y_V_1" [assessment/toplevel.cpp:546]   --->   Operation 2188 'zext' 'zext_ln546_1' <Predicate = (icmp_ln539 & !icmp_ln542)> <Delay = 0.00>
ST_192 : Operation 2189 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i15.i2, i15 %node_index, i2 0" [assessment/toplevel.cpp:546]   --->   Operation 2189 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln539 & !icmp_ln542)> <Delay = 0.00>
ST_192 : Operation 2190 [1/1] (0.00ns)   --->   "%sext_ln546_1 = sext i17 %tmp_6" [assessment/toplevel.cpp:546]   --->   Operation 2190 'sext' 'sext_ln546_1' <Predicate = (icmp_ln539 & !icmp_ln542)> <Delay = 0.00>
ST_192 : Operation 2191 [1/1] (0.00ns)   --->   "%zext_ln546_3 = zext i34 %sext_ln546_1" [assessment/toplevel.cpp:546]   --->   Operation 2191 'zext' 'zext_ln546_3' <Predicate = (icmp_ln539 & !icmp_ln542)> <Delay = 0.00>
ST_192 : Operation 2192 [1/1] (3.52ns)   --->   "%add_ln546 = add i64 %zext_ln546_3, i64 %ram_read" [assessment/toplevel.cpp:546]   --->   Operation 2192 'add' 'add_ln546' <Predicate = (icmp_ln539 & !icmp_ln542)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_192 : Operation 2193 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln546, i32 2, i32 63" [assessment/toplevel.cpp:546]   --->   Operation 2193 'partselect' 'trunc_ln2' <Predicate = (icmp_ln539 & !icmp_ln542)> <Delay = 0.00>
ST_192 : Operation 2194 [1/1] (0.00ns)   --->   "%sext_ln546 = sext i62 %trunc_ln2" [assessment/toplevel.cpp:546]   --->   Operation 2194 'sext' 'sext_ln546' <Predicate = (icmp_ln539 & !icmp_ln542)> <Delay = 0.00>
ST_192 : Operation 2195 [1/1] (0.00ns)   --->   "%MAXI_addr_4 = getelementptr i32 %MAXI, i64 %sext_ln546" [assessment/toplevel.cpp:546]   --->   Operation 2195 'getelementptr' 'MAXI_addr_4' <Predicate = (icmp_ln539 & !icmp_ln542)> <Delay = 0.00>
ST_192 : Operation 2196 [3/3] (1.05ns) (grouped into DSP with root node idx_2)   --->   "%mul_ln120 = mul i18 %zext_ln358, i18 %zext_ln546_1" [assessment/toplevel.cpp:120]   --->   Operation 2196 'mul' 'mul_ln120' <Predicate = (icmp_ln539 & !icmp_ln542)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_192 : Operation 2197 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit970"   --->   Operation 2197 'br' 'br_ln0' <Predicate = (icmp_ln539 & icmp_ln542)> <Delay = 0.00>
ST_192 : Operation 2198 [1/1] (0.00ns)   --->   "%br_ln525 = br void" [assessment/toplevel.cpp:525]   --->   Operation 2198 'br' 'br_ln525' <Predicate = (icmp_ln542) | (!icmp_ln539)> <Delay = 0.00>

State 193 <SV = 109> <Delay = 7.30>
ST_193 : Operation 2199 [1/1] (7.30ns)   --->   "%MAXI_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %MAXI_addr_4, i32 1" [assessment/toplevel.cpp:546]   --->   Operation 2199 'writereq' 'MAXI_addr_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_193 : Operation 2200 [2/3] (1.05ns) (grouped into DSP with root node idx_2)   --->   "%mul_ln120 = mul i18 %zext_ln358, i18 %zext_ln546_1" [assessment/toplevel.cpp:120]   --->   Operation 2200 'mul' 'mul_ln120' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 194 <SV = 110> <Delay = 7.30>
ST_194 : Operation 2201 [1/1] (0.00ns)   --->   "%zext_ln546 = zext i9 %current_x_V_1" [assessment/toplevel.cpp:546]   --->   Operation 2201 'zext' 'zext_ln546' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2202 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i9.i7.i9, i9 %current_x_V_1, i7 0, i9 %current_y_V_1" [assessment/toplevel.cpp:546]   --->   Operation 2202 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2203 [1/1] (0.00ns)   --->   "%zext_ln546_2 = zext i25 %tmp" [assessment/toplevel.cpp:546]   --->   Operation 2203 'zext' 'zext_ln546_2' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 2204 [1/1] (7.30ns)   --->   "%write_ln546 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %MAXI_addr_4, i32 %zext_ln546_2, i4 15" [assessment/toplevel.cpp:546]   --->   Operation 2204 'write' 'write_ln546' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_194 : Operation 2205 [1/3] (0.00ns) (grouped into DSP with root node idx_2)   --->   "%mul_ln120 = mul i18 %zext_ln358, i18 %zext_ln546_1" [assessment/toplevel.cpp:120]   --->   Operation 2205 'mul' 'mul_ln120' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_194 : Operation 2206 [2/2] (2.10ns) (root node of the DSP)   --->   "%idx_2 = add i18 %mul_ln120, i18 %zext_ln546" [assessment/toplevel.cpp:120]   --->   Operation 2206 'add' 'idx_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 195 <SV = 111> <Delay = 7.30>
ST_195 : Operation 2207 [5/5] (7.30ns)   --->   "%MAXI_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_4" [assessment/toplevel.cpp:546]   --->   Operation 2207 'writeresp' 'MAXI_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_195 : Operation 2208 [1/2] (2.10ns) (root node of the DSP)   --->   "%idx_2 = add i18 %mul_ln120, i18 %zext_ln546" [assessment/toplevel.cpp:120]   --->   Operation 2208 'add' 'idx_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_195 : Operation 2209 [1/1] (0.00ns)   --->   "%word_2 = partselect i14 @_ssdm_op_PartSelect.i14.i18.i32.i32, i18 %idx_2, i32 4, i32 17" [assessment/toplevel.cpp:121]   --->   Operation 2209 'partselect' 'word_2' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2210 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i14 %word_2" [assessment/toplevel.cpp:123]   --->   Operation 2210 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2211 [1/1] (0.00ns)   --->   "%world_dir_addr_2 = getelementptr i32 %world_dir, i64 0, i64 %zext_ln123" [assessment/toplevel.cpp:123]   --->   Operation 2211 'getelementptr' 'world_dir_addr_2' <Predicate = true> <Delay = 0.00>
ST_195 : Operation 2212 [2/2] (3.25ns)   --->   "%world_dir_load = load i14 %world_dir_addr_2" [assessment/toplevel.cpp:123]   --->   Operation 2212 'load' 'world_dir_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>

State 196 <SV = 112> <Delay = 7.30>
ST_196 : Operation 2213 [4/5] (7.30ns)   --->   "%MAXI_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_4" [assessment/toplevel.cpp:546]   --->   Operation 2213 'writeresp' 'MAXI_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_196 : Operation 2214 [1/2] (3.25ns)   --->   "%world_dir_load = load i14 %world_dir_addr_2" [assessment/toplevel.cpp:123]   --->   Operation 2214 'load' 'world_dir_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15626> <RAM>

State 197 <SV = 113> <Delay = 7.30>
ST_197 : Operation 2215 [3/5] (7.30ns)   --->   "%MAXI_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_4" [assessment/toplevel.cpp:546]   --->   Operation 2215 'writeresp' 'MAXI_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_197 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node back_dir)   --->   "%trunc_ln122 = trunc i18 %idx_2" [assessment/toplevel.cpp:122]   --->   Operation 2216 'trunc' 'trunc_ln122' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2217 [1/1] (0.00ns) (grouped into LUT with out node back_dir)   --->   "%section = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln122, i1 0" [assessment/toplevel.cpp:122]   --->   Operation 2217 'bitconcatenate' 'section' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2218 [1/1] (0.00ns) (grouped into LUT with out node back_dir)   --->   "%zext_ln122 = zext i5 %section" [assessment/toplevel.cpp:122]   --->   Operation 2218 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node back_dir)   --->   "%lshr_ln123 = lshr i32 %world_dir_load, i32 %zext_ln122" [assessment/toplevel.cpp:123]   --->   Operation 2219 'lshr' 'lshr_ln123' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2220 [1/1] (0.00ns) (grouped into LUT with out node back_dir)   --->   "%trunc_ln123 = trunc i32 %lshr_ln123" [assessment/toplevel.cpp:123]   --->   Operation 2220 'trunc' 'trunc_ln123' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2221 [1/1] (4.42ns) (out node of the LUT)   --->   "%back_dir = xor i2 %trunc_ln123, i2 2" [assessment/toplevel.cpp:548]   --->   Operation 2221 'xor' 'back_dir' <Predicate = true> <Delay = 4.42> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 2222 [1/1] (0.00ns)   --->   "%zext_ln552 = zext i2 %back_dir" [assessment/toplevel.cpp:552]   --->   Operation 2222 'zext' 'zext_ln552' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2223 [1/1] (0.00ns)   --->   "%dx_addr = getelementptr i2 %dx, i64 0, i64 %zext_ln552" [assessment/toplevel.cpp:552]   --->   Operation 2223 'getelementptr' 'dx_addr' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2224 [2/2] (2.32ns)   --->   "%dx_load = load i2 %dx_addr" [assessment/toplevel.cpp:552]   --->   Operation 2224 'load' 'dx_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 4> <ROM>
ST_197 : Operation 2225 [1/1] (0.00ns)   --->   "%dy_addr = getelementptr i2 %dy, i64 0, i64 %zext_ln552" [assessment/toplevel.cpp:553]   --->   Operation 2225 'getelementptr' 'dy_addr' <Predicate = true> <Delay = 0.00>
ST_197 : Operation 2226 [2/2] (2.32ns)   --->   "%dy_load = load i2 %dy_addr" [assessment/toplevel.cpp:553]   --->   Operation 2226 'load' 'dy_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 4> <ROM>

State 198 <SV = 114> <Delay = 7.30>
ST_198 : Operation 2227 [2/5] (7.30ns)   --->   "%MAXI_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_4" [assessment/toplevel.cpp:546]   --->   Operation 2227 'writeresp' 'MAXI_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_198 : Operation 2228 [1/2] (2.32ns)   --->   "%dx_load = load i2 %dx_addr" [assessment/toplevel.cpp:552]   --->   Operation 2228 'load' 'dx_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 4> <ROM>
ST_198 : Operation 2229 [1/1] (0.00ns)   --->   "%sext_ln691 = sext i2 %dx_load"   --->   Operation 2229 'sext' 'sext_ln691' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2230 [1/1] (1.82ns)   --->   "%current_x_V_3 = add i9 %sext_ln691, i9 %current_x_V_1"   --->   Operation 2230 'add' 'current_x_V_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 2231 [1/2] (2.32ns)   --->   "%dy_load = load i2 %dy_addr" [assessment/toplevel.cpp:553]   --->   Operation 2231 'load' 'dy_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 2> <Depth = 4> <ROM>
ST_198 : Operation 2232 [1/1] (0.00ns)   --->   "%sext_ln691_1 = sext i2 %dy_load"   --->   Operation 2232 'sext' 'sext_ln691_1' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 2233 [1/1] (1.82ns)   --->   "%current_y_V_3 = add i9 %sext_ln691_1, i9 %current_y_V_1"   --->   Operation 2233 'add' 'current_y_V_3' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 199 <SV = 115> <Delay = 7.30>
ST_199 : Operation 2234 [1/1] (0.00ns)   --->   "%specloopname_ln540 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [assessment/toplevel.cpp:540]   --->   Operation 2234 'specloopname' 'specloopname_ln540' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 2235 [1/5] (7.30ns)   --->   "%MAXI_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_4" [assessment/toplevel.cpp:546]   --->   Operation 2235 'writeresp' 'MAXI_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_199 : Operation 2236 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2236 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 200 <SV = 125> <Delay = 2.42>
ST_200 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln471)   --->   "%open_set_size_3 = phi i16 %open_set_size_0, void %.loopexit920.loopexit, i16 1, void %.loopexit920.loopexit142" [assessment/toplevel.cpp:298]   --->   Operation 2237 'phi' 'open_set_size_3' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 2238 [1/1] (2.42ns) (out node of the LUT)   --->   "%icmp_ln471 = icmp_eq  i16 %open_set_size_3, i16 0" [assessment/toplevel.cpp:471]   --->   Operation 2238 'icmp' 'icmp_ln471' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 201 <SV = 126> <Delay = 0.00>

State 202 <SV = 127> <Delay = 0.00>

State 203 <SV = 128> <Delay = 0.00>

State 204 <SV = 129> <Delay = 0.00>

State 205 <SV = 130> <Delay = 0.00>

State 206 <SV = 131> <Delay = 0.00>

State 207 <SV = 132> <Delay = 0.00>

State 208 <SV = 133> <Delay = 0.00>

State 209 <SV = 134> <Delay = 0.00>

State 210 <SV = 135> <Delay = 0.00>

State 211 <SV = 136> <Delay = 0.00>

State 212 <SV = 137> <Delay = 0.00>

State 213 <SV = 138> <Delay = 0.00>

State 214 <SV = 139> <Delay = 0.00>

State 215 <SV = 140> <Delay = 0.00>

State 216 <SV = 141> <Delay = 0.00>

State 217 <SV = 142> <Delay = 0.00>

State 218 <SV = 143> <Delay = 0.00>

State 219 <SV = 144> <Delay = 0.00>

State 220 <SV = 145> <Delay = 0.00>

State 221 <SV = 146> <Delay = 0.00>

State 222 <SV = 147> <Delay = 0.00>

State 223 <SV = 148> <Delay = 0.00>

State 224 <SV = 149> <Delay = 0.00>

State 225 <SV = 150> <Delay = 0.00>

State 226 <SV = 151> <Delay = 0.00>

State 227 <SV = 152> <Delay = 0.00>

State 228 <SV = 153> <Delay = 0.00>

State 229 <SV = 154> <Delay = 0.00>

State 230 <SV = 155> <Delay = 0.00>

State 231 <SV = 156> <Delay = 0.00>

State 232 <SV = 157> <Delay = 0.00>

State 233 <SV = 158> <Delay = 0.00>

State 234 <SV = 159> <Delay = 0.00>

State 235 <SV = 160> <Delay = 0.00>

State 236 <SV = 161> <Delay = 0.00>

State 237 <SV = 162> <Delay = 0.00>

State 238 <SV = 163> <Delay = 0.00>

State 239 <SV = 164> <Delay = 0.00>

State 240 <SV = 165> <Delay = 0.00>

State 241 <SV = 166> <Delay = 1.70>
ST_241 : Operation 2239 [1/1] (0.78ns)   --->   "%select_ln471 = select i1 %icmp_ln471, i32 30000, i32 40000" [assessment/toplevel.cpp:471]   --->   Operation 2239 'select' 'select_ln471' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_241 : Operation 2240 [1/1] (1.70ns)   --->   "%br_ln471 = br void %_Z6a_star5CoordS_.exit.thread" [assessment/toplevel.cpp:471]   --->   Operation 2240 'br' 'br_ln471' <Predicate = true> <Delay = 1.70>

State 242 <SV = 168> <Delay = 7.30>
ST_242 : Operation 2241 [1/1] (7.30ns)   --->   "%MAXI_addr_5_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %MAXI_addr_5, i32 1" [assessment/toplevel.cpp:560]   --->   Operation 2241 'writereq' 'MAXI_addr_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 243 <SV = 169> <Delay = 7.30>
ST_243 : Operation 2242 [1/1] (0.00ns)   --->   "%zext_ln525_2 = zext i20 %total_length" [assessment/toplevel.cpp:525]   --->   Operation 2242 'zext' 'zext_ln525_2' <Predicate = true> <Delay = 0.00>
ST_243 : Operation 2243 [1/1] (7.30ns)   --->   "%write_ln560 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %MAXI_addr_5, i32 %zext_ln525_2, i4 15" [assessment/toplevel.cpp:560]   --->   Operation 2243 'write' 'write_ln560' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_243 : Operation 2244 [1/1] (2.44ns)   --->   "%icmp_ln562 = icmp_ugt  i20 %total_length, i20 8500" [assessment/toplevel.cpp:562]   --->   Operation 2244 'icmp' 'icmp_ln562' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 244 <SV = 170> <Delay = 7.30>
ST_244 : Operation 2245 [5/5] (7.30ns)   --->   "%MAXI_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_5" [assessment/toplevel.cpp:560]   --->   Operation 2245 'writeresp' 'MAXI_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 245 <SV = 171> <Delay = 7.30>
ST_245 : Operation 2246 [4/5] (7.30ns)   --->   "%MAXI_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_5" [assessment/toplevel.cpp:560]   --->   Operation 2246 'writeresp' 'MAXI_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 246 <SV = 172> <Delay = 7.30>
ST_246 : Operation 2247 [3/5] (7.30ns)   --->   "%MAXI_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_5" [assessment/toplevel.cpp:560]   --->   Operation 2247 'writeresp' 'MAXI_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 247 <SV = 173> <Delay = 7.30>
ST_247 : Operation 2248 [2/5] (7.30ns)   --->   "%MAXI_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_5" [assessment/toplevel.cpp:560]   --->   Operation 2248 'writeresp' 'MAXI_addr_5_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 248 <SV = 174> <Delay = 7.30>
ST_248 : Operation 2249 [1/1] (0.00ns)   --->   "%empty_36 = phi i32 %add_ln531, void %_Z6a_star5CoordS_.exit.thread, i32 0, void %.loopexit921.loopexit" [assessment/toplevel.cpp:531]   --->   Operation 2249 'phi' 'empty_36' <Predicate = (!or_ln506_1)> <Delay = 0.00>
ST_248 : Operation 2250 [1/5] (7.30ns)   --->   "%MAXI_addr_5_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_5" [assessment/toplevel.cpp:560]   --->   Operation 2250 'writeresp' 'MAXI_addr_5_resp' <Predicate = (!or_ln506_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_248 : Operation 2251 [1/1] (1.70ns)   --->   "%br_ln562 = br i1 %icmp_ln562, void %.loopexit921._crit_edge, void" [assessment/toplevel.cpp:562]   --->   Operation 2251 'br' 'br_ln562' <Predicate = (!or_ln506_1)> <Delay = 1.70>
ST_248 : Operation 2252 [1/1] (2.55ns)   --->   "%add_ln563 = add i32 %empty_36, i32 500" [assessment/toplevel.cpp:563]   --->   Operation 2252 'add' 'add_ln563' <Predicate = (!or_ln506_1 & icmp_ln562)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_248 : Operation 2253 [1/1] (1.70ns)   --->   "%br_ln564 = br void %.loopexit921._crit_edge" [assessment/toplevel.cpp:564]   --->   Operation 2253 'br' 'br_ln564' <Predicate = (!or_ln506_1 & icmp_ln562)> <Delay = 1.70>
ST_248 : Operation 2254 [1/1] (0.00ns)   --->   "%storemerge = phi i32 10000, void, i32 %add_ln563, void, i32 %empty_36, void %.loopexit921" [assessment/toplevel.cpp:563]   --->   Operation 2254 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_248 : Operation 2255 [1/1] (1.00ns)   --->   "%write_ln508 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %code, i32 %storemerge" [assessment/toplevel.cpp:508]   --->   Operation 2255 'write' 'write_ln508' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_248 : Operation 2256 [1/1] (0.00ns)   --->   "%ret_ln567 = ret" [assessment/toplevel.cpp:567]   --->   Operation 2256 'ret' 'ret_ln567' <Predicate = true> <Delay = 0.00>

State 249 <SV = 18> <Delay = 7.30>
ST_249 : Operation 2257 [1/1] (7.30ns)   --->   "%MAXI_addr_2_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %MAXI_addr_2, i32 1" [assessment/toplevel.cpp:507]   --->   Operation 2257 'writereq' 'MAXI_addr_2_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 250 <SV = 19> <Delay = 7.30>
ST_250 : Operation 2258 [1/1] (7.30ns)   --->   "%write_ln507 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %MAXI_addr_2, i32 0, i4 15" [assessment/toplevel.cpp:507]   --->   Operation 2258 'write' 'write_ln507' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 251 <SV = 20> <Delay = 7.30>
ST_251 : Operation 2259 [5/5] (7.30ns)   --->   "%MAXI_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_2" [assessment/toplevel.cpp:507]   --->   Operation 2259 'writeresp' 'MAXI_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 252 <SV = 21> <Delay = 7.30>
ST_252 : Operation 2260 [4/5] (7.30ns)   --->   "%MAXI_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_2" [assessment/toplevel.cpp:507]   --->   Operation 2260 'writeresp' 'MAXI_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 253 <SV = 22> <Delay = 7.30>
ST_253 : Operation 2261 [3/5] (7.30ns)   --->   "%MAXI_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_2" [assessment/toplevel.cpp:507]   --->   Operation 2261 'writeresp' 'MAXI_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 254 <SV = 23> <Delay = 7.30>
ST_254 : Operation 2262 [2/5] (7.30ns)   --->   "%MAXI_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_2" [assessment/toplevel.cpp:507]   --->   Operation 2262 'writeresp' 'MAXI_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 255 <SV = 24> <Delay = 7.30>
ST_255 : Operation 2263 [1/5] (7.30ns)   --->   "%MAXI_addr_2_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %MAXI_addr_2" [assessment/toplevel.cpp:507]   --->   Operation 2263 'writeresp' 'MAXI_addr_2_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_255 : Operation 2264 [1/1] (1.70ns)   --->   "%br_ln509 = br void %.loopexit921._crit_edge" [assessment/toplevel.cpp:509]   --->   Operation 2264 'br' 'br_ln509' <Predicate = true> <Delay = 1.70>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.52ns
The critical path consists of the following:
	s_axi read on port 'ram' [33]  (1 ns)
	'add' operation ('add_ln498', assessment/toplevel.cpp:498) [47]  (3.52 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:498) [51]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:498) [51]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:498) [51]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:498) [51]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:498) [51]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:498) [51]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:498) [51]  (7.3 ns)

 <State 9>: 2.1ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:498) [54]  (0 ns)
	'icmp' operation ('icmp_ln498', assessment/toplevel.cpp:498) [57]  (2.1 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus read on port 'MAXI' (assessment/toplevel.cpp:499) [62]  (7.3 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('world_blocked_addr', assessment/toplevel.cpp:499) [64]  (0 ns)
	'store' operation ('store_ln499', assessment/toplevel.cpp:499) of variable 'MAXI_addr_read', assessment/toplevel.cpp:499 on array 'world_blocked' [65]  (3.25 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('MAXI_addr_1', assessment/toplevel.cpp:503) [70]  (0 ns)
	bus request on port 'MAXI' (assessment/toplevel.cpp:503) [71]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:503) [71]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:503) [71]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:503) [71]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:503) [71]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:503) [71]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:503) [71]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus read on port 'MAXI' (assessment/toplevel.cpp:503) [72]  (7.3 ns)

 <State 20>: 4.55ns
The critical path consists of the following:
	'add' operation ('add_ln506', assessment/toplevel.cpp:506) [80]  (1.92 ns)
	'icmp' operation ('icmp_ln506_2', assessment/toplevel.cpp:506) [81]  (1.66 ns)
	'or' operation ('or_ln506', assessment/toplevel.cpp:506) [82]  (0 ns)
	'or' operation ('or_ln506_1', assessment/toplevel.cpp:506) [83]  (0.978 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:513) [93]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:513) [93]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:513) [93]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:513) [93]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:513) [93]  (7.3 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:513) [93]  (7.3 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:513) [93]  (7.3 ns)

 <State 28>: 1.92ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:513) [96]  (0 ns)
	'add' operation ('i', assessment/toplevel.cpp:513) [97]  (1.92 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	bus read on port 'MAXI' (assessment/toplevel.cpp:514) [103]  (7.3 ns)

 <State 30>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('waypoints_x_V_addr', assessment/toplevel.cpp:515) [106]  (0 ns)
	'store' operation ('store_ln515', assessment/toplevel.cpp:515) of variable 'trunc_ln5' on array 'waypoints_x_V' [107]  (2.32 ns)

 <State 31>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[117] ('iteration_limit', assessment/toplevel.cpp:358) [117]  (2.15 ns)

 <State 32>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[117] ('iteration_limit', assessment/toplevel.cpp:358) [117]  (2.15 ns)

 <State 33>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[117] ('iteration_limit', assessment/toplevel.cpp:358) [117]  (2.15 ns)

 <State 34>: 2.43ns
The critical path consists of the following:
	'mul' operation of DSP[117] ('iteration_limit', assessment/toplevel.cpp:358) [117]  (0 ns)
	'icmp' operation ('icmp_ln362', assessment/toplevel.cpp:362) [118]  (2.43 ns)

 <State 35>: 4.24ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:526) [202]  (0 ns)
	'add' operation ('i', assessment/toplevel.cpp:526) [208]  (1.92 ns)
	'getelementptr' operation ('waypoints_x_V_addr_2', assessment/toplevel.cpp:528) [218]  (0 ns)
	'load' operation ('goal.x.V', assessment/toplevel.cpp:528) on array 'waypoints_x_V' [220]  (2.32 ns)

 <State 36>: 2.32ns
The critical path consists of the following:
	'load' operation ('start.x.V', assessment/toplevel.cpp:528) on array 'waypoints_x_V' [215]  (2.32 ns)

 <State 37>: 5.35ns
The critical path consists of the following:
	'phi' operation ('i', assessment/toplevel.cpp:331) with incoming values : ('add_ln331', assessment/toplevel.cpp:331) [224]  (0 ns)
	'getelementptr' operation ('world_open_addr', assessment/toplevel.cpp:334) [233]  (0 ns)
	'store' operation ('store_ln334', assessment/toplevel.cpp:334) of constant 0 on array 'world_open' [234]  (3.25 ns)
	blocking operation 2.1 ns on control path)

 <State 38>: 5.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln136', assessment/toplevel.cpp:136) [250]  (1.82 ns)
	'select' operation ('select_ln136', assessment/toplevel.cpp:136) [252]  (0 ns)
	'add' operation ('h_start.V') [261]  (1.73 ns)
	'store' operation ('store_ln280', assessment/toplevel.cpp:280) of variable 'h_start.V' on array 'open_set_heap_f_score_V' [262]  (2.32 ns)

 <State 39>: 2.43ns
The critical path consists of the following:
	'phi' operation ('iteration') with incoming values : ('iteration', assessment/toplevel.cpp:362) [272]  (0 ns)
	'icmp' operation ('icmp_ln362_1', assessment/toplevel.cpp:362) [273]  (2.43 ns)

 <State 40>: 3.87ns
The critical path consists of the following:
	'add' operation ('add_ln297', assessment/toplevel.cpp:297) [286]  (1.55 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr', assessment/toplevel.cpp:297) [288]  (0 ns)
	'load' operation ('node.f_score.V', assessment/toplevel.cpp:297) on array 'open_set_heap_f_score_V' [292]  (2.32 ns)

 <State 41>: 6.72ns
The critical path consists of the following:
	'load' operation ('node.f_score.V', assessment/toplevel.cpp:297) on array 'open_set_heap_f_score_V' [292]  (2.32 ns)
	'store' operation ('store_ln297', assessment/toplevel.cpp:297) of variable 'node.f_score.V', assessment/toplevel.cpp:297 on array 'open_set_heap_f_score_V' [296]  (2.32 ns)
	blocking operation 2.07 ns on control path)

 <State 42>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln164', assessment/toplevel.cpp:164) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:160 [315]  (2.32 ns)

 <State 43>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln164', assessment/toplevel.cpp:164) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:160 [325]  (2.32 ns)

 <State 44>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln164', assessment/toplevel.cpp:164) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:160 [335]  (2.32 ns)

 <State 45>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln164', assessment/toplevel.cpp:164) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:160 [345]  (2.32 ns)

 <State 46>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln164', assessment/toplevel.cpp:164) of constant 0 on array 'moves.node.f_score.V', assessment/toplevel.cpp:160 [355]  (2.32 ns)

 <State 47>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln182', assessment/toplevel.cpp:182) [386]  (2.43 ns)

 <State 48>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln182', assessment/toplevel.cpp:182) [388]  (0.692 ns)
	'icmp' operation ('icmp_ln878_1') [390]  (1.88 ns)
	'and' operation ('and_ln185', assessment/toplevel.cpp:185) [391]  (0.978 ns)
	multiplexor before 'phi' operation ('current26', assessment/toplevel.cpp:181) with incoming values : ('zext_ln152', assessment/toplevel.cpp:152) ('zext_ln152_1', assessment/toplevel.cpp:152) ('zext_ln152_2', assessment/toplevel.cpp:152) ('zext_ln152_3', assessment/toplevel.cpp:152) ('zext_ln152_4', assessment/toplevel.cpp:152) ('zext_ln152_5', assessment/toplevel.cpp:152) ('zext_ln152_6', assessment/toplevel.cpp:152) ('or_ln176_6', assessment/toplevel.cpp:176) ('add_ln177_6', assessment/toplevel.cpp:177) ('trunc_ln152', assessment/toplevel.cpp:152) ('trunc_ln152_1', assessment/toplevel.cpp:152) ('trunc_ln152_2', assessment/toplevel.cpp:152) ('trunc_ln152_3', assessment/toplevel.cpp:152) ('trunc_ln152_4', assessment/toplevel.cpp:152) ('trunc_ln152_5', assessment/toplevel.cpp:152) ('trunc_ln152_6', assessment/toplevel.cpp:152) ('trunc_ln181', assessment/toplevel.cpp:181) [1165]  (2.75 ns)

 <State 49>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load', assessment/toplevel.cpp:150) on array 'open_set_heap_g_score_V' [406]  (2.32 ns)
	'store' operation ('store_ln150', assessment/toplevel.cpp:150) of variable 'open_set_heap_g_score_V_load', assessment/toplevel.cpp:150 on array 'moves.node.g_score.V', assessment/toplevel.cpp:160 [407]  (2.32 ns)

 <State 50>: 2.32ns
The critical path consists of the following:
	'phi' operation ('storemerge3_0', assessment/toplevel.cpp:152) with incoming values : ('open_set_heap_y_V_load_1', assessment/toplevel.cpp:152) ('open_set_heap_y_V_load', assessment/toplevel.cpp:152) [413]  (0 ns)
	'store' operation ('store_ln152', assessment/toplevel.cpp:152) of variable 'storemerge3_0', assessment/toplevel.cpp:152 on array 'moves.node.y.V', assessment/toplevel.cpp:160 [416]  (2.32 ns)

 <State 51>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln181', assessment/toplevel.cpp:181) [423]  (2.43 ns)

 <State 52>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln181', assessment/toplevel.cpp:181) [427]  (0.692 ns)
	'icmp' operation ('icmp_ln878_16') [433]  (1.88 ns)
	'and' operation ('and_ln185_1', assessment/toplevel.cpp:185) [435]  (0.978 ns)
	multiplexor before 'phi' operation ('current26', assessment/toplevel.cpp:181) with incoming values : ('zext_ln152', assessment/toplevel.cpp:152) ('zext_ln152_1', assessment/toplevel.cpp:152) ('zext_ln152_2', assessment/toplevel.cpp:152) ('zext_ln152_3', assessment/toplevel.cpp:152) ('zext_ln152_4', assessment/toplevel.cpp:152) ('zext_ln152_5', assessment/toplevel.cpp:152) ('zext_ln152_6', assessment/toplevel.cpp:152) ('or_ln176_6', assessment/toplevel.cpp:176) ('add_ln177_6', assessment/toplevel.cpp:177) ('trunc_ln152', assessment/toplevel.cpp:152) ('trunc_ln152_1', assessment/toplevel.cpp:152) ('trunc_ln152_2', assessment/toplevel.cpp:152) ('trunc_ln152_3', assessment/toplevel.cpp:152) ('trunc_ln152_4', assessment/toplevel.cpp:152) ('trunc_ln152_5', assessment/toplevel.cpp:152) ('trunc_ln152_6', assessment/toplevel.cpp:152) ('trunc_ln181', assessment/toplevel.cpp:181) [1165]  (2.75 ns)

 <State 53>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_17', assessment/toplevel.cpp:150) on array 'open_set_heap_g_score_V' [443]  (2.32 ns)
	'store' operation ('store_ln150', assessment/toplevel.cpp:150) of variable 'open_set_heap_g_score_V_load_17', assessment/toplevel.cpp:150 on array 'moves.node.g_score.V', assessment/toplevel.cpp:160 [444]  (2.32 ns)

 <State 54>: 4.06ns
The critical path consists of the following:
	'add' operation ('add_ln177_1', assessment/toplevel.cpp:177) [473]  (1.74 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_4', assessment/toplevel.cpp:182) [482]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_10', assessment/toplevel.cpp:182) on array 'open_set_heap_f_score_V' [483]  (2.32 ns)

 <State 55>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln181_1', assessment/toplevel.cpp:181) [475]  (2.43 ns)

 <State 56>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln181_1', assessment/toplevel.cpp:181) [479]  (0.692 ns)
	'icmp' operation ('icmp_ln878_19') [485]  (1.88 ns)
	'and' operation ('and_ln185_2', assessment/toplevel.cpp:185) [487]  (0.978 ns)
	multiplexor before 'phi' operation ('current26', assessment/toplevel.cpp:181) with incoming values : ('zext_ln152', assessment/toplevel.cpp:152) ('zext_ln152_1', assessment/toplevel.cpp:152) ('zext_ln152_2', assessment/toplevel.cpp:152) ('zext_ln152_3', assessment/toplevel.cpp:152) ('zext_ln152_4', assessment/toplevel.cpp:152) ('zext_ln152_5', assessment/toplevel.cpp:152) ('zext_ln152_6', assessment/toplevel.cpp:152) ('or_ln176_6', assessment/toplevel.cpp:176) ('add_ln177_6', assessment/toplevel.cpp:177) ('trunc_ln152', assessment/toplevel.cpp:152) ('trunc_ln152_1', assessment/toplevel.cpp:152) ('trunc_ln152_2', assessment/toplevel.cpp:152) ('trunc_ln152_3', assessment/toplevel.cpp:152) ('trunc_ln152_4', assessment/toplevel.cpp:152) ('trunc_ln152_5', assessment/toplevel.cpp:152) ('trunc_ln152_6', assessment/toplevel.cpp:152) ('trunc_ln181', assessment/toplevel.cpp:181) [1165]  (2.75 ns)

 <State 57>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_18', assessment/toplevel.cpp:150) on array 'open_set_heap_g_score_V' [495]  (2.32 ns)
	'store' operation ('store_ln150', assessment/toplevel.cpp:150) of variable 'open_set_heap_g_score_V_load_18', assessment/toplevel.cpp:150 on array 'moves.node.g_score.V', assessment/toplevel.cpp:160 [496]  (2.32 ns)

 <State 58>: 2.32ns
The critical path consists of the following:
	'phi' operation ('storemerge3_2', assessment/toplevel.cpp:152) with incoming values : ('open_set_heap_y_V_load_19', assessment/toplevel.cpp:152) ('open_set_heap_y_V_load_18', assessment/toplevel.cpp:152) [515]  (0 ns)
	'store' operation ('store_ln152', assessment/toplevel.cpp:152) of variable 'storemerge3_2', assessment/toplevel.cpp:152 on array 'moves.node.y.V', assessment/toplevel.cpp:160 [518]  (2.32 ns)

 <State 59>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln181_2', assessment/toplevel.cpp:181) [525]  (2.43 ns)

 <State 60>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln181_2', assessment/toplevel.cpp:181) [529]  (0.692 ns)
	'icmp' operation ('icmp_ln878_22') [535]  (1.88 ns)
	'and' operation ('and_ln185_3', assessment/toplevel.cpp:185) [537]  (0.978 ns)
	multiplexor before 'phi' operation ('current26', assessment/toplevel.cpp:181) with incoming values : ('zext_ln152', assessment/toplevel.cpp:152) ('zext_ln152_1', assessment/toplevel.cpp:152) ('zext_ln152_2', assessment/toplevel.cpp:152) ('zext_ln152_3', assessment/toplevel.cpp:152) ('zext_ln152_4', assessment/toplevel.cpp:152) ('zext_ln152_5', assessment/toplevel.cpp:152) ('zext_ln152_6', assessment/toplevel.cpp:152) ('or_ln176_6', assessment/toplevel.cpp:176) ('add_ln177_6', assessment/toplevel.cpp:177) ('trunc_ln152', assessment/toplevel.cpp:152) ('trunc_ln152_1', assessment/toplevel.cpp:152) ('trunc_ln152_2', assessment/toplevel.cpp:152) ('trunc_ln152_3', assessment/toplevel.cpp:152) ('trunc_ln152_4', assessment/toplevel.cpp:152) ('trunc_ln152_5', assessment/toplevel.cpp:152) ('trunc_ln152_6', assessment/toplevel.cpp:152) ('trunc_ln181', assessment/toplevel.cpp:181) [1165]  (2.75 ns)

 <State 61>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_19', assessment/toplevel.cpp:150) on array 'open_set_heap_g_score_V' [545]  (2.32 ns)
	'store' operation ('store_ln150', assessment/toplevel.cpp:150) of variable 'open_set_heap_g_score_V_load_19', assessment/toplevel.cpp:150 on array 'moves.node.g_score.V', assessment/toplevel.cpp:160 [546]  (2.32 ns)

 <State 62>: 4.19ns
The critical path consists of the following:
	'add' operation ('add_ln177_3', assessment/toplevel.cpp:177) [575]  (1.87 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_22', assessment/toplevel.cpp:182) [584]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_14', assessment/toplevel.cpp:182) on array 'open_set_heap_f_score_V' [585]  (2.32 ns)

 <State 63>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln181_3', assessment/toplevel.cpp:181) [577]  (2.43 ns)

 <State 64>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln181_3', assessment/toplevel.cpp:181) [581]  (0.692 ns)
	'icmp' operation ('icmp_ln878_25') [587]  (1.88 ns)
	'and' operation ('and_ln185_4', assessment/toplevel.cpp:185) [589]  (0.978 ns)
	multiplexor before 'phi' operation ('current26', assessment/toplevel.cpp:181) with incoming values : ('zext_ln152', assessment/toplevel.cpp:152) ('zext_ln152_1', assessment/toplevel.cpp:152) ('zext_ln152_2', assessment/toplevel.cpp:152) ('zext_ln152_3', assessment/toplevel.cpp:152) ('zext_ln152_4', assessment/toplevel.cpp:152) ('zext_ln152_5', assessment/toplevel.cpp:152) ('zext_ln152_6', assessment/toplevel.cpp:152) ('or_ln176_6', assessment/toplevel.cpp:176) ('add_ln177_6', assessment/toplevel.cpp:177) ('trunc_ln152', assessment/toplevel.cpp:152) ('trunc_ln152_1', assessment/toplevel.cpp:152) ('trunc_ln152_2', assessment/toplevel.cpp:152) ('trunc_ln152_3', assessment/toplevel.cpp:152) ('trunc_ln152_4', assessment/toplevel.cpp:152) ('trunc_ln152_5', assessment/toplevel.cpp:152) ('trunc_ln152_6', assessment/toplevel.cpp:152) ('trunc_ln181', assessment/toplevel.cpp:181) [1165]  (2.75 ns)

 <State 65>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_20', assessment/toplevel.cpp:150) on array 'open_set_heap_g_score_V' [597]  (2.32 ns)
	'store' operation ('store_ln150', assessment/toplevel.cpp:150) of variable 'open_set_heap_g_score_V_load_20', assessment/toplevel.cpp:150 on array 'moves.node.g_score.V', assessment/toplevel.cpp:160 [598]  (2.32 ns)

 <State 66>: 2.32ns
The critical path consists of the following:
	'phi' operation ('storemerge3_4', assessment/toplevel.cpp:152) with incoming values : ('open_set_heap_y_V_load_23', assessment/toplevel.cpp:152) ('open_set_heap_y_V_load_22', assessment/toplevel.cpp:152) [617]  (0 ns)
	'store' operation ('store_ln152', assessment/toplevel.cpp:152) of variable 'storemerge3_4', assessment/toplevel.cpp:152 on array 'moves.node.y.V', assessment/toplevel.cpp:160 [620]  (2.32 ns)

 <State 67>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln181_4', assessment/toplevel.cpp:181) [627]  (2.43 ns)

 <State 68>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln181_4', assessment/toplevel.cpp:181) [631]  (0.692 ns)
	'icmp' operation ('icmp_ln878_28') [637]  (1.88 ns)
	'and' operation ('and_ln185_5', assessment/toplevel.cpp:185) [639]  (0.978 ns)
	multiplexor before 'phi' operation ('current26', assessment/toplevel.cpp:181) with incoming values : ('zext_ln152', assessment/toplevel.cpp:152) ('zext_ln152_1', assessment/toplevel.cpp:152) ('zext_ln152_2', assessment/toplevel.cpp:152) ('zext_ln152_3', assessment/toplevel.cpp:152) ('zext_ln152_4', assessment/toplevel.cpp:152) ('zext_ln152_5', assessment/toplevel.cpp:152) ('zext_ln152_6', assessment/toplevel.cpp:152) ('or_ln176_6', assessment/toplevel.cpp:176) ('add_ln177_6', assessment/toplevel.cpp:177) ('trunc_ln152', assessment/toplevel.cpp:152) ('trunc_ln152_1', assessment/toplevel.cpp:152) ('trunc_ln152_2', assessment/toplevel.cpp:152) ('trunc_ln152_3', assessment/toplevel.cpp:152) ('trunc_ln152_4', assessment/toplevel.cpp:152) ('trunc_ln152_5', assessment/toplevel.cpp:152) ('trunc_ln152_6', assessment/toplevel.cpp:152) ('trunc_ln181', assessment/toplevel.cpp:181) [1165]  (2.75 ns)

 <State 69>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_21', assessment/toplevel.cpp:150) on array 'open_set_heap_g_score_V' [647]  (2.32 ns)
	'store' operation ('store_ln150', assessment/toplevel.cpp:150) of variable 'open_set_heap_g_score_V_load_21', assessment/toplevel.cpp:150 on array 'moves.node.g_score.V', assessment/toplevel.cpp:160 [648]  (2.32 ns)

 <State 70>: 4.05ns
The critical path consists of the following:
	'add' operation ('add_ln177_5', assessment/toplevel.cpp:177) [677]  (1.73 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_26', assessment/toplevel.cpp:182) [686]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_18', assessment/toplevel.cpp:182) on array 'open_set_heap_f_score_V' [687]  (2.32 ns)

 <State 71>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln181_5', assessment/toplevel.cpp:181) [679]  (2.43 ns)

 <State 72>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln181_5', assessment/toplevel.cpp:181) [683]  (0.692 ns)
	'icmp' operation ('icmp_ln878_31') [689]  (1.88 ns)
	'and' operation ('and_ln185_6', assessment/toplevel.cpp:185) [691]  (0.978 ns)
	multiplexor before 'phi' operation ('current26', assessment/toplevel.cpp:181) with incoming values : ('zext_ln152', assessment/toplevel.cpp:152) ('zext_ln152_1', assessment/toplevel.cpp:152) ('zext_ln152_2', assessment/toplevel.cpp:152) ('zext_ln152_3', assessment/toplevel.cpp:152) ('zext_ln152_4', assessment/toplevel.cpp:152) ('zext_ln152_5', assessment/toplevel.cpp:152) ('zext_ln152_6', assessment/toplevel.cpp:152) ('or_ln176_6', assessment/toplevel.cpp:176) ('add_ln177_6', assessment/toplevel.cpp:177) ('trunc_ln152', assessment/toplevel.cpp:152) ('trunc_ln152_1', assessment/toplevel.cpp:152) ('trunc_ln152_2', assessment/toplevel.cpp:152) ('trunc_ln152_3', assessment/toplevel.cpp:152) ('trunc_ln152_4', assessment/toplevel.cpp:152) ('trunc_ln152_5', assessment/toplevel.cpp:152) ('trunc_ln152_6', assessment/toplevel.cpp:152) ('trunc_ln181', assessment/toplevel.cpp:181) [1165]  (2.75 ns)

 <State 73>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_6', assessment/toplevel.cpp:150) on array 'open_set_heap_g_score_V' [710]  (2.32 ns)
	'store' operation ('store_ln150', assessment/toplevel.cpp:150) of variable 'open_set_heap_g_score_V_load_6', assessment/toplevel.cpp:150 on array 'moves.node.g_score.V', assessment/toplevel.cpp:160 [711]  (2.32 ns)

 <State 74>: 2.32ns
The critical path consists of the following:
	'phi' operation ('storemerge3_6', assessment/toplevel.cpp:152) with incoming values : ('open_set_heap_y_V_load_26', assessment/toplevel.cpp:152) ('open_set_heap_y_V_load_6', assessment/toplevel.cpp:152) [719]  (0 ns)
	'store' operation ('store_ln152', assessment/toplevel.cpp:152) of variable 'storemerge3_6', assessment/toplevel.cpp:152 on array 'moves.node.y.V', assessment/toplevel.cpp:160 [722]  (2.32 ns)

 <State 75>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln181_6', assessment/toplevel.cpp:181) [729]  (2.43 ns)

 <State 76>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln181_6', assessment/toplevel.cpp:181) [733]  (0.692 ns)
	'icmp' operation ('icmp_ln878_7') [739]  (1.88 ns)
	'and' operation ('and_ln185_7', assessment/toplevel.cpp:185) [741]  (0.978 ns)
	multiplexor before 'phi' operation ('current26', assessment/toplevel.cpp:181) with incoming values : ('zext_ln152', assessment/toplevel.cpp:152) ('zext_ln152_1', assessment/toplevel.cpp:152) ('zext_ln152_2', assessment/toplevel.cpp:152) ('zext_ln152_3', assessment/toplevel.cpp:152) ('zext_ln152_4', assessment/toplevel.cpp:152) ('zext_ln152_5', assessment/toplevel.cpp:152) ('zext_ln152_6', assessment/toplevel.cpp:152) ('or_ln176_6', assessment/toplevel.cpp:176) ('add_ln177_6', assessment/toplevel.cpp:177) ('trunc_ln152', assessment/toplevel.cpp:152) ('trunc_ln152_1', assessment/toplevel.cpp:152) ('trunc_ln152_2', assessment/toplevel.cpp:152) ('trunc_ln152_3', assessment/toplevel.cpp:152) ('trunc_ln152_4', assessment/toplevel.cpp:152) ('trunc_ln152_5', assessment/toplevel.cpp:152) ('trunc_ln152_6', assessment/toplevel.cpp:152) ('trunc_ln181', assessment/toplevel.cpp:181) [1165]  (2.75 ns)

 <State 77>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_7', assessment/toplevel.cpp:150) on array 'open_set_heap_g_score_V' [760]  (2.32 ns)
	'store' operation ('store_ln150', assessment/toplevel.cpp:150) of variable 'open_set_heap_g_score_V_load_7', assessment/toplevel.cpp:150 on array 'moves.node.g_score.V', assessment/toplevel.cpp:160 [761]  (2.32 ns)

 <State 78>: 4ns
The critical path consists of the following:
	'add' operation ('add_ln177_7', assessment/toplevel.cpp:177) [778]  (1.68 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_30', assessment/toplevel.cpp:182) [787]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_22', assessment/toplevel.cpp:182) on array 'open_set_heap_f_score_V' [788]  (2.32 ns)

 <State 79>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln181_7', assessment/toplevel.cpp:181) [780]  (2.43 ns)

 <State 80>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln181_7', assessment/toplevel.cpp:181) [784]  (0.692 ns)
	'icmp' operation ('icmp_ln878_8') [790]  (1.88 ns)
	'and' operation ('and_ln185_8', assessment/toplevel.cpp:185) [792]  (0.978 ns)
	multiplexor before 'phi' operation ('current26', assessment/toplevel.cpp:181) with incoming values : ('zext_ln152', assessment/toplevel.cpp:152) ('zext_ln152_1', assessment/toplevel.cpp:152) ('zext_ln152_2', assessment/toplevel.cpp:152) ('zext_ln152_3', assessment/toplevel.cpp:152) ('zext_ln152_4', assessment/toplevel.cpp:152) ('zext_ln152_5', assessment/toplevel.cpp:152) ('zext_ln152_6', assessment/toplevel.cpp:152) ('or_ln176_6', assessment/toplevel.cpp:176) ('add_ln177_6', assessment/toplevel.cpp:177) ('trunc_ln152', assessment/toplevel.cpp:152) ('trunc_ln152_1', assessment/toplevel.cpp:152) ('trunc_ln152_2', assessment/toplevel.cpp:152) ('trunc_ln152_3', assessment/toplevel.cpp:152) ('trunc_ln152_4', assessment/toplevel.cpp:152) ('trunc_ln152_5', assessment/toplevel.cpp:152) ('trunc_ln152_6', assessment/toplevel.cpp:152) ('trunc_ln181', assessment/toplevel.cpp:181) [1165]  (2.75 ns)

 <State 81>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_8', assessment/toplevel.cpp:150) on array 'open_set_heap_g_score_V' [811]  (2.32 ns)
	'store' operation ('store_ln150', assessment/toplevel.cpp:150) of variable 'open_set_heap_g_score_V_load_8', assessment/toplevel.cpp:150 on array 'moves.node.g_score.V', assessment/toplevel.cpp:160 [812]  (2.32 ns)

 <State 82>: 4.27ns
The critical path consists of the following:
	'add' operation ('add_ln177_8', assessment/toplevel.cpp:177) [828]  (1.94 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_32', assessment/toplevel.cpp:182) [837]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_24', assessment/toplevel.cpp:182) on array 'open_set_heap_f_score_V' [838]  (2.32 ns)

 <State 83>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln181_8', assessment/toplevel.cpp:181) [830]  (2.43 ns)

 <State 84>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln181_8', assessment/toplevel.cpp:181) [834]  (0.692 ns)
	'icmp' operation ('icmp_ln878_9') [840]  (1.88 ns)
	'and' operation ('and_ln185_9', assessment/toplevel.cpp:185) [842]  (0.978 ns)
	multiplexor before 'phi' operation ('current26', assessment/toplevel.cpp:181) with incoming values : ('zext_ln152', assessment/toplevel.cpp:152) ('zext_ln152_1', assessment/toplevel.cpp:152) ('zext_ln152_2', assessment/toplevel.cpp:152) ('zext_ln152_3', assessment/toplevel.cpp:152) ('zext_ln152_4', assessment/toplevel.cpp:152) ('zext_ln152_5', assessment/toplevel.cpp:152) ('zext_ln152_6', assessment/toplevel.cpp:152) ('or_ln176_6', assessment/toplevel.cpp:176) ('add_ln177_6', assessment/toplevel.cpp:177) ('trunc_ln152', assessment/toplevel.cpp:152) ('trunc_ln152_1', assessment/toplevel.cpp:152) ('trunc_ln152_2', assessment/toplevel.cpp:152) ('trunc_ln152_3', assessment/toplevel.cpp:152) ('trunc_ln152_4', assessment/toplevel.cpp:152) ('trunc_ln152_5', assessment/toplevel.cpp:152) ('trunc_ln152_6', assessment/toplevel.cpp:152) ('trunc_ln181', assessment/toplevel.cpp:181) [1165]  (2.75 ns)

 <State 85>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_9', assessment/toplevel.cpp:150) on array 'open_set_heap_g_score_V' [861]  (2.32 ns)
	'store' operation ('store_ln150', assessment/toplevel.cpp:150) of variable 'open_set_heap_g_score_V_load_9', assessment/toplevel.cpp:150 on array 'moves.node.g_score.V', assessment/toplevel.cpp:160 [862]  (2.32 ns)

 <State 86>: 4.4ns
The critical path consists of the following:
	'add' operation ('add_ln177_9', assessment/toplevel.cpp:177) [877]  (2.08 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_34', assessment/toplevel.cpp:182) [885]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_26', assessment/toplevel.cpp:182) on array 'open_set_heap_f_score_V' [886]  (2.32 ns)

 <State 87>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln181_9', assessment/toplevel.cpp:181) [878]  (2.43 ns)

 <State 88>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln181_9', assessment/toplevel.cpp:181) [882]  (0.692 ns)
	'icmp' operation ('icmp_ln878_10') [888]  (1.88 ns)
	'and' operation ('and_ln185_10', assessment/toplevel.cpp:185) [890]  (0.978 ns)
	multiplexor before 'phi' operation ('current26', assessment/toplevel.cpp:181) with incoming values : ('zext_ln152', assessment/toplevel.cpp:152) ('zext_ln152_1', assessment/toplevel.cpp:152) ('zext_ln152_2', assessment/toplevel.cpp:152) ('zext_ln152_3', assessment/toplevel.cpp:152) ('zext_ln152_4', assessment/toplevel.cpp:152) ('zext_ln152_5', assessment/toplevel.cpp:152) ('zext_ln152_6', assessment/toplevel.cpp:152) ('or_ln176_6', assessment/toplevel.cpp:176) ('add_ln177_6', assessment/toplevel.cpp:177) ('trunc_ln152', assessment/toplevel.cpp:152) ('trunc_ln152_1', assessment/toplevel.cpp:152) ('trunc_ln152_2', assessment/toplevel.cpp:152) ('trunc_ln152_3', assessment/toplevel.cpp:152) ('trunc_ln152_4', assessment/toplevel.cpp:152) ('trunc_ln152_5', assessment/toplevel.cpp:152) ('trunc_ln152_6', assessment/toplevel.cpp:152) ('trunc_ln181', assessment/toplevel.cpp:181) [1165]  (2.75 ns)

 <State 89>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_26', assessment/toplevel.cpp:150) on array 'open_set_heap_g_score_V' [898]  (2.32 ns)
	'store' operation ('store_ln150', assessment/toplevel.cpp:150) of variable 'open_set_heap_g_score_V_load_26', assessment/toplevel.cpp:150 on array 'moves.node.g_score.V', assessment/toplevel.cpp:160 [899]  (2.32 ns)

 <State 90>: 4.4ns
The critical path consists of the following:
	'add' operation ('add_ln177_10', assessment/toplevel.cpp:177) [925]  (2.08 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_36', assessment/toplevel.cpp:182) [933]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_28', assessment/toplevel.cpp:182) on array 'open_set_heap_f_score_V' [934]  (2.32 ns)

 <State 91>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln181_10', assessment/toplevel.cpp:181) [926]  (2.43 ns)

 <State 92>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln181_10', assessment/toplevel.cpp:181) [930]  (0.692 ns)
	'icmp' operation ('icmp_ln878_11') [936]  (1.88 ns)
	'and' operation ('and_ln185_11', assessment/toplevel.cpp:185) [938]  (0.978 ns)
	multiplexor before 'phi' operation ('current26', assessment/toplevel.cpp:181) with incoming values : ('zext_ln152', assessment/toplevel.cpp:152) ('zext_ln152_1', assessment/toplevel.cpp:152) ('zext_ln152_2', assessment/toplevel.cpp:152) ('zext_ln152_3', assessment/toplevel.cpp:152) ('zext_ln152_4', assessment/toplevel.cpp:152) ('zext_ln152_5', assessment/toplevel.cpp:152) ('zext_ln152_6', assessment/toplevel.cpp:152) ('or_ln176_6', assessment/toplevel.cpp:176) ('add_ln177_6', assessment/toplevel.cpp:177) ('trunc_ln152', assessment/toplevel.cpp:152) ('trunc_ln152_1', assessment/toplevel.cpp:152) ('trunc_ln152_2', assessment/toplevel.cpp:152) ('trunc_ln152_3', assessment/toplevel.cpp:152) ('trunc_ln152_4', assessment/toplevel.cpp:152) ('trunc_ln152_5', assessment/toplevel.cpp:152) ('trunc_ln152_6', assessment/toplevel.cpp:152) ('trunc_ln181', assessment/toplevel.cpp:181) [1165]  (2.75 ns)

 <State 93>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_27', assessment/toplevel.cpp:150) on array 'open_set_heap_g_score_V' [946]  (2.32 ns)
	'store' operation ('store_ln150', assessment/toplevel.cpp:150) of variable 'open_set_heap_g_score_V_load_27', assessment/toplevel.cpp:150 on array 'moves.node.g_score.V', assessment/toplevel.cpp:160 [947]  (2.32 ns)

 <State 94>: 4.4ns
The critical path consists of the following:
	'add' operation ('add_ln177_11', assessment/toplevel.cpp:177) [973]  (2.08 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_38', assessment/toplevel.cpp:182) [981]  (0 ns)
	'load' operation ('open_set_heap_f_score_V_load_30', assessment/toplevel.cpp:182) on array 'open_set_heap_f_score_V' [982]  (2.32 ns)

 <State 95>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln181_11', assessment/toplevel.cpp:181) [974]  (2.43 ns)

 <State 96>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln181_11', assessment/toplevel.cpp:181) [978]  (0.692 ns)
	'icmp' operation ('icmp_ln878_12') [984]  (1.88 ns)
	'and' operation ('and_ln185_12', assessment/toplevel.cpp:185) [986]  (0.978 ns)
	multiplexor before 'phi' operation ('current26', assessment/toplevel.cpp:181) with incoming values : ('zext_ln152', assessment/toplevel.cpp:152) ('zext_ln152_1', assessment/toplevel.cpp:152) ('zext_ln152_2', assessment/toplevel.cpp:152) ('zext_ln152_3', assessment/toplevel.cpp:152) ('zext_ln152_4', assessment/toplevel.cpp:152) ('zext_ln152_5', assessment/toplevel.cpp:152) ('zext_ln152_6', assessment/toplevel.cpp:152) ('or_ln176_6', assessment/toplevel.cpp:176) ('add_ln177_6', assessment/toplevel.cpp:177) ('trunc_ln152', assessment/toplevel.cpp:152) ('trunc_ln152_1', assessment/toplevel.cpp:152) ('trunc_ln152_2', assessment/toplevel.cpp:152) ('trunc_ln152_3', assessment/toplevel.cpp:152) ('trunc_ln152_4', assessment/toplevel.cpp:152) ('trunc_ln152_5', assessment/toplevel.cpp:152) ('trunc_ln152_6', assessment/toplevel.cpp:152) ('trunc_ln181', assessment/toplevel.cpp:181) [1165]  (2.75 ns)

 <State 97>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_28', assessment/toplevel.cpp:150) on array 'open_set_heap_g_score_V' [994]  (2.32 ns)
	'store' operation ('store_ln150', assessment/toplevel.cpp:150) of variable 'open_set_heap_g_score_V_load_28', assessment/toplevel.cpp:150 on array 'moves.node.g_score.V', assessment/toplevel.cpp:160 [995]  (2.32 ns)

 <State 98>: 2.32ns
The critical path consists of the following:
	'phi' operation ('storemerge3_12', assessment/toplevel.cpp:152) with incoming values : ('open_set_heap_y_V_load_32', assessment/toplevel.cpp:152) ('open_set_heap_y_V_load_12', assessment/toplevel.cpp:152) [1014]  (0 ns)
	'store' operation ('store_ln152', assessment/toplevel.cpp:152) of variable 'storemerge3_12', assessment/toplevel.cpp:152 on array 'moves.node.y.V', assessment/toplevel.cpp:160 [1017]  (2.32 ns)

 <State 99>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln181_12', assessment/toplevel.cpp:181) [1022]  (2.43 ns)

 <State 100>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln181_12', assessment/toplevel.cpp:181) [1026]  (0.692 ns)
	'icmp' operation ('icmp_ln878_13') [1032]  (1.88 ns)
	'and' operation ('and_ln185_13', assessment/toplevel.cpp:185) [1034]  (0.978 ns)
	multiplexor before 'phi' operation ('current26', assessment/toplevel.cpp:181) with incoming values : ('zext_ln152', assessment/toplevel.cpp:152) ('zext_ln152_1', assessment/toplevel.cpp:152) ('zext_ln152_2', assessment/toplevel.cpp:152) ('zext_ln152_3', assessment/toplevel.cpp:152) ('zext_ln152_4', assessment/toplevel.cpp:152) ('zext_ln152_5', assessment/toplevel.cpp:152) ('zext_ln152_6', assessment/toplevel.cpp:152) ('or_ln176_6', assessment/toplevel.cpp:176) ('add_ln177_6', assessment/toplevel.cpp:177) ('trunc_ln152', assessment/toplevel.cpp:152) ('trunc_ln152_1', assessment/toplevel.cpp:152) ('trunc_ln152_2', assessment/toplevel.cpp:152) ('trunc_ln152_3', assessment/toplevel.cpp:152) ('trunc_ln152_4', assessment/toplevel.cpp:152) ('trunc_ln152_5', assessment/toplevel.cpp:152) ('trunc_ln152_6', assessment/toplevel.cpp:152) ('trunc_ln181', assessment/toplevel.cpp:181) [1165]  (2.75 ns)

 <State 101>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_13', assessment/toplevel.cpp:150) on array 'open_set_heap_g_score_V' [1053]  (2.32 ns)
	'store' operation ('store_ln150', assessment/toplevel.cpp:150) of variable 'open_set_heap_g_score_V_load_13', assessment/toplevel.cpp:150 on array 'moves.node.g_score.V', assessment/toplevel.cpp:160 [1054]  (2.32 ns)

 <State 102>: 2.32ns
The critical path consists of the following:
	'phi' operation ('storemerge3_13', assessment/toplevel.cpp:152) with incoming values : ('open_set_heap_y_V_load_33', assessment/toplevel.cpp:152) ('open_set_heap_y_V_load_13', assessment/toplevel.cpp:152) [1062]  (0 ns)
	'store' operation ('store_ln152', assessment/toplevel.cpp:152) of variable 'storemerge3_13', assessment/toplevel.cpp:152 on array 'moves.node.y.V', assessment/toplevel.cpp:160 [1065]  (2.32 ns)

 <State 103>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln181_13', assessment/toplevel.cpp:181) [1070]  (2.43 ns)

 <State 104>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln181_13', assessment/toplevel.cpp:181) [1074]  (0.692 ns)
	'icmp' operation ('icmp_ln878_14') [1080]  (1.88 ns)
	'and' operation ('and_ln185_14', assessment/toplevel.cpp:185) [1082]  (0.978 ns)
	multiplexor before 'phi' operation ('current26', assessment/toplevel.cpp:181) with incoming values : ('zext_ln152', assessment/toplevel.cpp:152) ('zext_ln152_1', assessment/toplevel.cpp:152) ('zext_ln152_2', assessment/toplevel.cpp:152) ('zext_ln152_3', assessment/toplevel.cpp:152) ('zext_ln152_4', assessment/toplevel.cpp:152) ('zext_ln152_5', assessment/toplevel.cpp:152) ('zext_ln152_6', assessment/toplevel.cpp:152) ('or_ln176_6', assessment/toplevel.cpp:176) ('add_ln177_6', assessment/toplevel.cpp:177) ('trunc_ln152', assessment/toplevel.cpp:152) ('trunc_ln152_1', assessment/toplevel.cpp:152) ('trunc_ln152_2', assessment/toplevel.cpp:152) ('trunc_ln152_3', assessment/toplevel.cpp:152) ('trunc_ln152_4', assessment/toplevel.cpp:152) ('trunc_ln152_5', assessment/toplevel.cpp:152) ('trunc_ln152_6', assessment/toplevel.cpp:152) ('trunc_ln181', assessment/toplevel.cpp:181) [1165]  (2.75 ns)

 <State 105>: 4.64ns
The critical path consists of the following:
	'load' operation ('open_set_heap_g_score_V_load_30', assessment/toplevel.cpp:150) on array 'open_set_heap_g_score_V' [1090]  (2.32 ns)
	'store' operation ('store_ln150', assessment/toplevel.cpp:150) of variable 'open_set_heap_g_score_V_load_30', assessment/toplevel.cpp:150 on array 'moves.node.g_score.V', assessment/toplevel.cpp:160 [1091]  (2.32 ns)

 <State 106>: 2.32ns
The critical path consists of the following:
	'phi' operation ('storemerge3_14', assessment/toplevel.cpp:152) with incoming values : ('open_set_heap_y_V_load_34', assessment/toplevel.cpp:152) ('open_set_heap_y_V_load_14', assessment/toplevel.cpp:152) [1110]  (0 ns)
	'store' operation ('store_ln152', assessment/toplevel.cpp:152) of variable 'storemerge3_14', assessment/toplevel.cpp:152 on array 'moves.node.y.V', assessment/toplevel.cpp:160 [1113]  (2.32 ns)

 <State 107>: 2.43ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln181_14', assessment/toplevel.cpp:181) [1118]  (2.43 ns)

 <State 108>: 6.3ns
The critical path consists of the following:
	'select' operation ('select_ln181_14', assessment/toplevel.cpp:181) [1122]  (0.692 ns)
	'icmp' operation ('icmp_ln878_15') [1128]  (1.88 ns)
	'and' operation ('and_ln185_15', assessment/toplevel.cpp:185) [1130]  (0.978 ns)
	multiplexor before 'phi' operation ('current26', assessment/toplevel.cpp:181) with incoming values : ('zext_ln152', assessment/toplevel.cpp:152) ('zext_ln152_1', assessment/toplevel.cpp:152) ('zext_ln152_2', assessment/toplevel.cpp:152) ('zext_ln152_3', assessment/toplevel.cpp:152) ('zext_ln152_4', assessment/toplevel.cpp:152) ('zext_ln152_5', assessment/toplevel.cpp:152) ('zext_ln152_6', assessment/toplevel.cpp:152) ('or_ln176_6', assessment/toplevel.cpp:176) ('add_ln177_6', assessment/toplevel.cpp:177) ('trunc_ln152', assessment/toplevel.cpp:152) ('trunc_ln152_1', assessment/toplevel.cpp:152) ('trunc_ln152_2', assessment/toplevel.cpp:152) ('trunc_ln152_3', assessment/toplevel.cpp:152) ('trunc_ln152_4', assessment/toplevel.cpp:152) ('trunc_ln152_5', assessment/toplevel.cpp:152) ('trunc_ln152_6', assessment/toplevel.cpp:152) ('trunc_ln181', assessment/toplevel.cpp:181) [1165]  (2.75 ns)

 <State 109>: 6.23ns
The critical path consists of the following:
	'load' operation ('open_set_heap_y_V_load_35', assessment/toplevel.cpp:152) on array 'open_set_heap_y_V' [1144]  (2.32 ns)
	multiplexor before 'phi' operation ('storemerge3_15', assessment/toplevel.cpp:152) with incoming values : ('open_set_heap_y_V_load_35', assessment/toplevel.cpp:152) ('open_set_heap_y_V_load_15', assessment/toplevel.cpp:152) [1158]  (1.59 ns)
	'phi' operation ('storemerge3_15', assessment/toplevel.cpp:152) with incoming values : ('open_set_heap_y_V_load_35', assessment/toplevel.cpp:152) ('open_set_heap_y_V_load_15', assessment/toplevel.cpp:152) [1158]  (0 ns)
	'store' operation ('store_ln152', assessment/toplevel.cpp:152) of variable 'storemerge3_15', assessment/toplevel.cpp:152 on array 'moves.node.y.V', assessment/toplevel.cpp:160 [1161]  (2.32 ns)

 <State 110>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:208) [1172]  (1.59 ns)

 <State 111>: 5.61ns
The critical path consists of the following:
	'add' operation ('total_length', assessment/toplevel.cpp:535) [1867]  (2.2 ns)
	'icmp' operation ('icmp_ln539', assessment/toplevel.cpp:539) [1869]  (2.44 ns)
	blocking operation 0.978 ns on control path)

 <State 112>: 4.64ns
The critical path consists of the following:
	'load' operation ('moves_target_load', assessment/toplevel.cpp:210) on array 'moves.target', assessment/toplevel.cpp:160 [1181]  (2.32 ns)
	'getelementptr' operation ('open_set_heap_f_score_V_addr_6', assessment/toplevel.cpp:149) [1184]  (0 ns)
	'store' operation ('store_ln149', assessment/toplevel.cpp:149) of variable 'moves_node_f_score_V_load', assessment/toplevel.cpp:149 on array 'open_set_heap_f_score_V' [1186]  (2.32 ns)

 <State 113>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[1219] ('mul_ln112', assessment/toplevel.cpp:112) [1219]  (2.15 ns)

 <State 114>: 2.15ns
The critical path consists of the following:
	'mul' operation of DSP[1219] ('mul_ln112', assessment/toplevel.cpp:112) [1219]  (2.15 ns)

 <State 115>: 0ns
The critical path consists of the following:

 <State 116>: 5.39ns
The critical path consists of the following:
	'add' operation ('idx', assessment/toplevel.cpp:112) [1220]  (2.14 ns)
	'getelementptr' operation ('world_closed_addr_1', assessment/toplevel.cpp:115) [1226]  (0 ns)
	'load' operation ('world_closed_load', assessment/toplevel.cpp:115) on array 'world_closed' [1227]  (3.25 ns)

 <State 117>: 5.92ns
The critical path consists of the following:
	'load' operation ('world_closed_load', assessment/toplevel.cpp:115) on array 'world_closed' [1227]  (3.25 ns)
	'or' operation ('or_ln115', assessment/toplevel.cpp:115) [1228]  (2.67 ns)

 <State 118>: 6.05ns
The critical path consists of the following:
	'add' operation ('n_y.V') [1235]  (1.82 ns)
	'icmp' operation ('icmp_ln882_1') [1239]  (1.66 ns)
	'xor' operation ('xor_ln882_1') [1240]  (0 ns)
	'or' operation ('or_ln396', assessment/toplevel.cpp:396) [1241]  (0.978 ns)
	multiplexor before 'phi' operation ('index') with incoming values : ('index', assessment/toplevel.cpp:298) ('add_ln281', assessment/toplevel.cpp:281) ('add_ln281_1', assessment/toplevel.cpp:281) ('add_ln281_2', assessment/toplevel.cpp:281) [1385]  (1.59 ns)

 <State 119>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[1245] ('mul_ln72', assessment/toplevel.cpp:72) [1244]  (1.05 ns)

 <State 120>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[1245] ('mul_ln72', assessment/toplevel.cpp:72) [1244]  (0 ns)
	'add' operation of DSP[1245] ('idx', assessment/toplevel.cpp:72) [1245]  (2.1 ns)

 <State 121>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[1245] ('idx', assessment/toplevel.cpp:72) [1245]  (2.1 ns)
	'getelementptr' operation ('world_blocked_addr_1', assessment/toplevel.cpp:75) [1250]  (0 ns)
	'load' operation ('world_blocked_load', assessment/toplevel.cpp:75) on array 'world_blocked' [1251]  (3.25 ns)

 <State 122>: 3.25ns
The critical path consists of the following:
	'load' operation ('world_blocked_load', assessment/toplevel.cpp:75) on array 'world_blocked' [1251]  (3.25 ns)

 <State 123>: 6.01ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln75', assessment/toplevel.cpp:75) [1252]  (4.42 ns)
	multiplexor before 'phi' operation ('index') with incoming values : ('index', assessment/toplevel.cpp:298) ('add_ln281', assessment/toplevel.cpp:281) ('add_ln281_1', assessment/toplevel.cpp:281) ('add_ln281_2', assessment/toplevel.cpp:281) [1385]  (1.59 ns)

 <State 124>: 3.25ns
The critical path consists of the following:
	'load' operation ('world_closed_load_1', assessment/toplevel.cpp:107) on array 'world_closed' [1257]  (3.25 ns)

 <State 125>: 6.01ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln107', assessment/toplevel.cpp:107) [1258]  (4.42 ns)
	multiplexor before 'phi' operation ('index') with incoming values : ('index', assessment/toplevel.cpp:298) ('add_ln281', assessment/toplevel.cpp:281) ('add_ln281_1', assessment/toplevel.cpp:281) ('add_ln281_2', assessment/toplevel.cpp:281) [1385]  (1.59 ns)

 <State 126>: 3.25ns
The critical path consists of the following:
	'load' operation ('world_open_load', assessment/toplevel.cpp:91) on array 'world_open' [1277]  (3.25 ns)

 <State 127>: 6.27ns
The critical path consists of the following:
	'sub' operation ('sub_ln136_4', assessment/toplevel.cpp:136) [1264]  (1.82 ns)
	'select' operation ('select_ln136_2', assessment/toplevel.cpp:136) [1266]  (0.687 ns)
	'add' operation ('n_f_score.V') [1275]  (3.76 ns)

 <State 128>: 2.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:315) [1285]  (0 ns)
	'icmp' operation ('icmp_ln315', assessment/toplevel.cpp:315) [1287]  (2.43 ns)

 <State 129>: 4.79ns
The critical path consists of the following:
	'load' operation ('open_set_heap_x_V_load_2') on array 'open_set_heap_x_V' [1295]  (2.32 ns)
	'icmp' operation ('icmp_ln870_2') [1296]  (1.66 ns)
	'select' operation ('index') [1301]  (0.805 ns)

 <State 130>: 5.92ns
The critical path consists of the following:
	'shl' operation ('shl_ln99', assessment/toplevel.cpp:99) [1307]  (0 ns)
	'or' operation ('or_ln99', assessment/toplevel.cpp:99) [1308]  (2.67 ns)
	'store' operation ('store_ln99', assessment/toplevel.cpp:99) of variable 'or_ln99', assessment/toplevel.cpp:99 on array 'world_open' [1309]  (3.25 ns)

 <State 131>: 3.25ns
The critical path consists of the following:
	'load' operation ('world_dir_load_1', assessment/toplevel.cpp:131) on array 'world_dir' [1316]  (3.25 ns)

 <State 132>: 5.92ns
The critical path consists of the following:
	'shl' operation ('shl_ln131', assessment/toplevel.cpp:131) [1317]  (0 ns)
	'xor' operation ('xor_ln131', assessment/toplevel.cpp:131) [1318]  (0 ns)
	'and' operation ('and_ln131', assessment/toplevel.cpp:131) [1319]  (2.67 ns)
	'store' operation ('store_ln131', assessment/toplevel.cpp:131) of variable 'and_ln131', assessment/toplevel.cpp:131 on array 'world_dir' [1320]  (3.25 ns)

 <State 133>: 6.7ns
The critical path consists of the following:
	'add' operation ('add_ln288', assessment/toplevel.cpp:288) [1353]  (2.08 ns)
	'call' operation ('call_ln288', assessment/toplevel.cpp:288) to 'os_sift_up' [1354]  (4.63 ns)

 <State 134>: 7.21ns
The critical path consists of the following:
	'add' operation ('n_x.V') [1389]  (1.82 ns)
	'add' operation ('idx', assessment/toplevel.cpp:72) [1398]  (2.14 ns)
	'getelementptr' operation ('world_blocked_addr_2', assessment/toplevel.cpp:75) [1403]  (0 ns)
	'load' operation ('world_blocked_load_1', assessment/toplevel.cpp:75) on array 'world_blocked' [1404]  (3.25 ns)

 <State 135>: 6.52ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_2') on array 'open_set_heap_f_score_V' [1362]  (2.32 ns)
	'icmp' operation ('icmp_ln878_3') [1363]  (1.88 ns)
	blocking operation 2.32 ns on control path)

 <State 136>: 5.92ns
The critical path consists of the following:
	'load' operation ('world_dir_load_2', assessment/toplevel.cpp:131) on array 'world_dir' [1375]  (3.25 ns)
	'and' operation ('and_ln131_1', assessment/toplevel.cpp:131) [1378]  (2.67 ns)

 <State 137>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln131', assessment/toplevel.cpp:131) of variable 'and_ln131_1', assessment/toplevel.cpp:131 on array 'world_dir' [1379]  (3.25 ns)

 <State 138>: 3.25ns
The critical path consists of the following:
	'load' operation ('world_blocked_load_1', assessment/toplevel.cpp:75) on array 'world_blocked' [1404]  (3.25 ns)

 <State 139>: 6.01ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln75_1', assessment/toplevel.cpp:75) [1405]  (4.42 ns)
	multiplexor before 'phi' operation ('index') with incoming values : ('index', assessment/toplevel.cpp:298) ('add_ln281', assessment/toplevel.cpp:281) ('add_ln281_1', assessment/toplevel.cpp:281) ('add_ln281_2', assessment/toplevel.cpp:281) [1544]  (1.59 ns)

 <State 140>: 3.25ns
The critical path consists of the following:
	'load' operation ('world_closed_load_2', assessment/toplevel.cpp:107) on array 'world_closed' [1410]  (3.25 ns)

 <State 141>: 6.01ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln107_1', assessment/toplevel.cpp:107) [1411]  (4.42 ns)
	multiplexor before 'phi' operation ('index') with incoming values : ('index', assessment/toplevel.cpp:298) ('add_ln281', assessment/toplevel.cpp:281) ('add_ln281_1', assessment/toplevel.cpp:281) ('add_ln281_2', assessment/toplevel.cpp:281) [1544]  (1.59 ns)

 <State 142>: 3.25ns
The critical path consists of the following:
	'load' operation ('world_open_load_1', assessment/toplevel.cpp:91) on array 'world_open' [1430]  (3.25 ns)

 <State 143>: 6.27ns
The critical path consists of the following:
	'sub' operation ('sub_ln136_9', assessment/toplevel.cpp:136) [1418]  (1.82 ns)
	'select' operation ('select_ln136_4', assessment/toplevel.cpp:136) [1419]  (0.687 ns)
	'add' operation ('n_f_score.V') [1428]  (3.76 ns)

 <State 144>: 2.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:315) [1438]  (0 ns)
	'icmp' operation ('icmp_ln315_1', assessment/toplevel.cpp:315) [1440]  (2.43 ns)

 <State 145>: 4.79ns
The critical path consists of the following:
	'load' operation ('open_set_heap_x_V_load_3') on array 'open_set_heap_x_V' [1448]  (2.32 ns)
	'icmp' operation ('icmp_ln870_4') [1449]  (1.66 ns)
	'select' operation ('index') [1454]  (0.805 ns)

 <State 146>: 5.92ns
The critical path consists of the following:
	'shl' operation ('shl_ln99_1', assessment/toplevel.cpp:99) [1460]  (0 ns)
	'or' operation ('or_ln99_1', assessment/toplevel.cpp:99) [1461]  (2.67 ns)
	'store' operation ('store_ln99', assessment/toplevel.cpp:99) of variable 'or_ln99_1', assessment/toplevel.cpp:99 on array 'world_open' [1462]  (3.25 ns)

 <State 147>: 5.92ns
The critical path consists of the following:
	'load' operation ('world_dir_load_3', assessment/toplevel.cpp:131) on array 'world_dir' [1469]  (3.25 ns)
	'and' operation ('and_ln131_2', assessment/toplevel.cpp:131) [1472]  (0 ns)
	'or' operation ('or_ln131', assessment/toplevel.cpp:131) [1474]  (2.67 ns)

 <State 148>: 5.98ns
The critical path consists of the following:
	'add' operation ('add_ln281', assessment/toplevel.cpp:281) [1489]  (2.08 ns)
	multiplexor before 'phi' operation ('index') with incoming values : ('index', assessment/toplevel.cpp:298) ('add_ln281', assessment/toplevel.cpp:281) ('add_ln281_1', assessment/toplevel.cpp:281) ('add_ln281_2', assessment/toplevel.cpp:281) [1504]  (1.59 ns)
	'phi' operation ('index') with incoming values : ('index', assessment/toplevel.cpp:298) ('add_ln281', assessment/toplevel.cpp:281) ('add_ln281_1', assessment/toplevel.cpp:281) ('add_ln281_2', assessment/toplevel.cpp:281) [1504]  (0 ns)
	'icmp' operation ('icmp_ln287_1', assessment/toplevel.cpp:287) [1507]  (2.32 ns)

 <State 149>: 6.7ns
The critical path consists of the following:
	'add' operation ('add_ln288_1', assessment/toplevel.cpp:288) [1510]  (2.08 ns)
	'call' operation ('call_ln288', assessment/toplevel.cpp:288) to 'os_sift_up' [1511]  (4.63 ns)

 <State 150>: 6.05ns
The critical path consists of the following:
	'add' operation ('n_y.V') [1546]  (1.82 ns)
	'icmp' operation ('icmp_ln882_5') [1550]  (1.66 ns)
	'xor' operation ('xor_ln882_5') [1551]  (0 ns)
	'or' operation ('or_ln396_2', assessment/toplevel.cpp:396) [1552]  (0.978 ns)
	multiplexor before 'phi' operation ('index') with incoming values : ('index', assessment/toplevel.cpp:298) ('add_ln281', assessment/toplevel.cpp:281) ('add_ln281_1', assessment/toplevel.cpp:281) ('add_ln281_2', assessment/toplevel.cpp:281) [1702]  (1.59 ns)

 <State 151>: 6.52ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_3') on array 'open_set_heap_f_score_V' [1519]  (2.32 ns)
	'icmp' operation ('icmp_ln878_4') [1520]  (1.88 ns)
	blocking operation 2.32 ns on control path)

 <State 152>: 5.92ns
The critical path consists of the following:
	'load' operation ('world_dir_load_4', assessment/toplevel.cpp:131) on array 'world_dir' [1532]  (3.25 ns)
	'and' operation ('and_ln131_3', assessment/toplevel.cpp:131) [1535]  (0 ns)
	'or' operation ('or_ln131_1', assessment/toplevel.cpp:131) [1537]  (2.67 ns)

 <State 153>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln131', assessment/toplevel.cpp:131) of variable 'or_ln131_1', assessment/toplevel.cpp:131 on array 'world_dir' [1538]  (3.25 ns)

 <State 154>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[1556] ('mul_ln72_1', assessment/toplevel.cpp:72) [1555]  (1.05 ns)

 <State 155>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[1556] ('mul_ln72_1', assessment/toplevel.cpp:72) [1555]  (0 ns)
	'add' operation of DSP[1556] ('idx', assessment/toplevel.cpp:72) [1556]  (2.1 ns)

 <State 156>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[1556] ('idx', assessment/toplevel.cpp:72) [1556]  (2.1 ns)
	'getelementptr' operation ('world_blocked_addr_3', assessment/toplevel.cpp:75) [1561]  (0 ns)
	'load' operation ('world_blocked_load_2', assessment/toplevel.cpp:75) on array 'world_blocked' [1562]  (3.25 ns)

 <State 157>: 3.25ns
The critical path consists of the following:
	'load' operation ('world_blocked_load_2', assessment/toplevel.cpp:75) on array 'world_blocked' [1562]  (3.25 ns)

 <State 158>: 6.01ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln75_2', assessment/toplevel.cpp:75) [1563]  (4.42 ns)
	multiplexor before 'phi' operation ('index') with incoming values : ('index', assessment/toplevel.cpp:298) ('add_ln281', assessment/toplevel.cpp:281) ('add_ln281_1', assessment/toplevel.cpp:281) ('add_ln281_2', assessment/toplevel.cpp:281) [1702]  (1.59 ns)

 <State 159>: 3.25ns
The critical path consists of the following:
	'load' operation ('world_closed_load_3', assessment/toplevel.cpp:107) on array 'world_closed' [1568]  (3.25 ns)

 <State 160>: 6.01ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln107_2', assessment/toplevel.cpp:107) [1569]  (4.42 ns)
	multiplexor before 'phi' operation ('index') with incoming values : ('index', assessment/toplevel.cpp:298) ('add_ln281', assessment/toplevel.cpp:281) ('add_ln281_1', assessment/toplevel.cpp:281) ('add_ln281_2', assessment/toplevel.cpp:281) [1702]  (1.59 ns)

 <State 161>: 3.25ns
The critical path consists of the following:
	'load' operation ('world_open_load_2', assessment/toplevel.cpp:91) on array 'world_open' [1588]  (3.25 ns)

 <State 162>: 6.27ns
The critical path consists of the following:
	'sub' operation ('sub_ln136_12', assessment/toplevel.cpp:136) [1575]  (1.82 ns)
	'select' operation ('select_ln136_6', assessment/toplevel.cpp:136) [1577]  (0.687 ns)
	'add' operation ('n_f_score.V') [1586]  (3.76 ns)

 <State 163>: 2.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:315) [1596]  (0 ns)
	'icmp' operation ('icmp_ln315_2', assessment/toplevel.cpp:315) [1598]  (2.43 ns)

 <State 164>: 4.79ns
The critical path consists of the following:
	'load' operation ('open_set_heap_x_V_load_4') on array 'open_set_heap_x_V' [1606]  (2.32 ns)
	'icmp' operation ('icmp_ln870_6') [1607]  (1.66 ns)
	'select' operation ('index') [1612]  (0.805 ns)

 <State 165>: 5.92ns
The critical path consists of the following:
	'shl' operation ('shl_ln99_2', assessment/toplevel.cpp:99) [1618]  (0 ns)
	'or' operation ('or_ln99_2', assessment/toplevel.cpp:99) [1619]  (2.67 ns)
	'store' operation ('store_ln99', assessment/toplevel.cpp:99) of variable 'or_ln99_2', assessment/toplevel.cpp:99 on array 'world_open' [1620]  (3.25 ns)

 <State 166>: 5.92ns
The critical path consists of the following:
	'load' operation ('world_dir_load_5', assessment/toplevel.cpp:131) on array 'world_dir' [1627]  (3.25 ns)
	'and' operation ('and_ln131_4', assessment/toplevel.cpp:131) [1630]  (0 ns)
	'or' operation ('or_ln131_2', assessment/toplevel.cpp:131) [1632]  (2.67 ns)

 <State 167>: 5.98ns
The critical path consists of the following:
	'add' operation ('add_ln281_1', assessment/toplevel.cpp:281) [1647]  (2.08 ns)
	multiplexor before 'phi' operation ('index') with incoming values : ('index', assessment/toplevel.cpp:298) ('add_ln281', assessment/toplevel.cpp:281) ('add_ln281_1', assessment/toplevel.cpp:281) ('add_ln281_2', assessment/toplevel.cpp:281) [1662]  (1.59 ns)
	'phi' operation ('index') with incoming values : ('index', assessment/toplevel.cpp:298) ('add_ln281', assessment/toplevel.cpp:281) ('add_ln281_1', assessment/toplevel.cpp:281) ('add_ln281_2', assessment/toplevel.cpp:281) [1662]  (0 ns)
	'icmp' operation ('icmp_ln287_2', assessment/toplevel.cpp:287) [1665]  (2.32 ns)

 <State 168>: 6.7ns
The critical path consists of the following:
	'add' operation ('add_ln288_2', assessment/toplevel.cpp:288) [1668]  (2.08 ns)
	'call' operation ('call_ln288', assessment/toplevel.cpp:288) to 'os_sift_up' [1669]  (4.63 ns)

 <State 169>: 7.21ns
The critical path consists of the following:
	'add' operation ('n_x.V') [1704]  (1.82 ns)
	'add' operation ('idx', assessment/toplevel.cpp:72) [1713]  (2.14 ns)
	'getelementptr' operation ('world_blocked_addr_4', assessment/toplevel.cpp:75) [1718]  (0 ns)
	'load' operation ('world_blocked_load_3', assessment/toplevel.cpp:75) on array 'world_blocked' [1719]  (3.25 ns)

 <State 170>: 6.52ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_4') on array 'open_set_heap_f_score_V' [1677]  (2.32 ns)
	'icmp' operation ('icmp_ln878_5') [1678]  (1.88 ns)
	blocking operation 2.32 ns on control path)

 <State 171>: 5.92ns
The critical path consists of the following:
	'load' operation ('world_dir_load_6', assessment/toplevel.cpp:131) on array 'world_dir' [1690]  (3.25 ns)
	'and' operation ('and_ln131_5', assessment/toplevel.cpp:131) [1693]  (0 ns)
	'or' operation ('or_ln131_3', assessment/toplevel.cpp:131) [1695]  (2.67 ns)

 <State 172>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln131', assessment/toplevel.cpp:131) of variable 'or_ln131_3', assessment/toplevel.cpp:131 on array 'world_dir' [1696]  (3.25 ns)

 <State 173>: 3.25ns
The critical path consists of the following:
	'load' operation ('world_blocked_load_3', assessment/toplevel.cpp:75) on array 'world_blocked' [1719]  (3.25 ns)

 <State 174>: 6.01ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln75_3', assessment/toplevel.cpp:75) [1720]  (4.42 ns)
	multiplexor before 'phi' operation ('index') with incoming values : ('index', assessment/toplevel.cpp:298) ('add_ln281', assessment/toplevel.cpp:281) ('add_ln281_1', assessment/toplevel.cpp:281) ('add_ln281_2', assessment/toplevel.cpp:281) [1856]  (1.59 ns)

 <State 175>: 3.25ns
The critical path consists of the following:
	'load' operation ('world_closed_load_4', assessment/toplevel.cpp:107) on array 'world_closed' [1725]  (3.25 ns)

 <State 176>: 6.27ns
The critical path consists of the following:
	'sub' operation ('sub_ln136_16', assessment/toplevel.cpp:136) [1732]  (1.82 ns)
	'select' operation ('select_ln136_8', assessment/toplevel.cpp:136) [1734]  (0.687 ns)
	'add' operation ('n_f_score.V') [1743]  (3.76 ns)

 <State 177>: 3.25ns
The critical path consists of the following:
	'load' operation ('world_open_load_3', assessment/toplevel.cpp:91) on array 'world_open' [1745]  (3.25 ns)

 <State 178>: 4.42ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln91_3', assessment/toplevel.cpp:91) [1746]  (4.42 ns)

 <State 179>: 2.43ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', assessment/toplevel.cpp:315) [1753]  (0 ns)
	'icmp' operation ('icmp_ln315_3', assessment/toplevel.cpp:315) [1755]  (2.43 ns)

 <State 180>: 4.79ns
The critical path consists of the following:
	'load' operation ('open_set_heap_x_V_load_5') on array 'open_set_heap_x_V' [1763]  (2.32 ns)
	'icmp' operation ('icmp_ln870_8') [1764]  (1.66 ns)
	'select' operation ('index') [1769]  (0.805 ns)

 <State 181>: 5.92ns
The critical path consists of the following:
	'shl' operation ('shl_ln99_3', assessment/toplevel.cpp:99) [1775]  (0 ns)
	'or' operation ('or_ln99_3', assessment/toplevel.cpp:99) [1776]  (2.67 ns)
	'store' operation ('store_ln99', assessment/toplevel.cpp:99) of variable 'or_ln99_3', assessment/toplevel.cpp:99 on array 'world_open' [1777]  (3.25 ns)

 <State 182>: 3.25ns
The critical path consists of the following:
	'load' operation ('world_dir_load_7', assessment/toplevel.cpp:131) on array 'world_dir' [1784]  (3.25 ns)

 <State 183>: 5.98ns
The critical path consists of the following:
	'add' operation ('add_ln281_2', assessment/toplevel.cpp:281) [1801]  (2.08 ns)
	multiplexor before 'phi' operation ('index') with incoming values : ('index', assessment/toplevel.cpp:298) ('add_ln281', assessment/toplevel.cpp:281) ('add_ln281_1', assessment/toplevel.cpp:281) ('add_ln281_2', assessment/toplevel.cpp:281) [1816]  (1.59 ns)
	'phi' operation ('index') with incoming values : ('index', assessment/toplevel.cpp:298) ('add_ln281', assessment/toplevel.cpp:281) ('add_ln281_1', assessment/toplevel.cpp:281) ('add_ln281_2', assessment/toplevel.cpp:281) [1816]  (0 ns)
	'icmp' operation ('icmp_ln287_3', assessment/toplevel.cpp:287) [1819]  (2.32 ns)

 <State 184>: 6.7ns
The critical path consists of the following:
	'add' operation ('add_ln288_3', assessment/toplevel.cpp:288) [1822]  (2.08 ns)
	'call' operation ('call_ln288', assessment/toplevel.cpp:288) to 'os_sift_up' [1823]  (4.63 ns)

 <State 185>: 4.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln451_3', assessment/toplevel.cpp:451) [1826]  (2.47 ns)
	multiplexor before 'phi' operation ('index') with incoming values : ('index', assessment/toplevel.cpp:298) ('add_ln281', assessment/toplevel.cpp:281) ('add_ln281_1', assessment/toplevel.cpp:281) ('add_ln281_2', assessment/toplevel.cpp:281) [1856]  (1.83 ns)

 <State 186>: 4.26ns
The critical path consists of the following:
	'phi' operation ('p_ph') [1829]  (0 ns)
	multiplexor before 'phi' operation ('empty_35', assessment/toplevel.cpp:471) with incoming values : ('select_ln471', assessment/toplevel.cpp:471) [1943]  (1.71 ns)
	'phi' operation ('empty_35', assessment/toplevel.cpp:471) with incoming values : ('select_ln471', assessment/toplevel.cpp:471) [1943]  (0 ns)
	'add' operation ('add_ln531', assessment/toplevel.cpp:531) [1945]  (2.55 ns)

 <State 187>: 6.52ns
The critical path consists of the following:
	'load' operation ('open_set_heap_f_score_V_load_5') on array 'open_set_heap_f_score_V' [1834]  (2.32 ns)
	'icmp' operation ('icmp_ln878_6') [1835]  (1.88 ns)
	blocking operation 2.32 ns on control path)

 <State 188>: 5.92ns
The critical path consists of the following:
	'load' operation ('world_dir_load_8', assessment/toplevel.cpp:131) on array 'world_dir' [1847]  (3.25 ns)
	'or' operation ('or_ln131_5', assessment/toplevel.cpp:131) [1849]  (2.67 ns)

 <State 189>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln131', assessment/toplevel.cpp:131) of variable 'or_ln131_5', assessment/toplevel.cpp:131 on array 'world_dir' [1850]  (3.25 ns)

 <State 190>: 0ns
The critical path consists of the following:

 <State 191>: 2.32ns
The critical path consists of the following:
	'load' operation ('current.x.V', assessment/toplevel.cpp:540) on array 'waypoints_x_V' [1872]  (2.32 ns)

 <State 192>: 5.33ns
The critical path consists of the following:
	'phi' operation ('i', assessment/toplevel.cpp:542) with incoming values : ('add_ln542_1', assessment/toplevel.cpp:542) [1879]  (0 ns)
	'sub' operation ('node_index', assessment/toplevel.cpp:545) [1890]  (1.81 ns)
	'add' operation ('add_ln546', assessment/toplevel.cpp:546) [1898]  (3.52 ns)

 <State 193>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:546) [1902]  (7.3 ns)

 <State 194>: 7.3ns
The critical path consists of the following:
	bus write on port 'MAXI' (assessment/toplevel.cpp:546) [1903]  (7.3 ns)

 <State 195>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:546) [1904]  (7.3 ns)

 <State 196>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:546) [1904]  (7.3 ns)

 <State 197>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:546) [1904]  (7.3 ns)

 <State 198>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:546) [1904]  (7.3 ns)

 <State 199>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:546) [1904]  (7.3 ns)

 <State 200>: 2.43ns
The critical path consists of the following:
	'phi' operation ('open_set_size_3', assessment/toplevel.cpp:298) with incoming values : ('index', assessment/toplevel.cpp:298) ('add_ln281', assessment/toplevel.cpp:281) ('add_ln281_1', assessment/toplevel.cpp:281) ('add_ln281_2', assessment/toplevel.cpp:281) [1938]  (0 ns)
	'icmp' operation ('icmp_ln471', assessment/toplevel.cpp:471) [1939]  (2.43 ns)

 <State 201>: 0ns
The critical path consists of the following:

 <State 202>: 0ns
The critical path consists of the following:

 <State 203>: 0ns
The critical path consists of the following:

 <State 204>: 0ns
The critical path consists of the following:

 <State 205>: 0ns
The critical path consists of the following:

 <State 206>: 0ns
The critical path consists of the following:

 <State 207>: 0ns
The critical path consists of the following:

 <State 208>: 0ns
The critical path consists of the following:

 <State 209>: 0ns
The critical path consists of the following:

 <State 210>: 0ns
The critical path consists of the following:

 <State 211>: 0ns
The critical path consists of the following:

 <State 212>: 0ns
The critical path consists of the following:

 <State 213>: 0ns
The critical path consists of the following:

 <State 214>: 0ns
The critical path consists of the following:

 <State 215>: 0ns
The critical path consists of the following:

 <State 216>: 0ns
The critical path consists of the following:

 <State 217>: 0ns
The critical path consists of the following:

 <State 218>: 0ns
The critical path consists of the following:

 <State 219>: 0ns
The critical path consists of the following:

 <State 220>: 0ns
The critical path consists of the following:

 <State 221>: 0ns
The critical path consists of the following:

 <State 222>: 0ns
The critical path consists of the following:

 <State 223>: 0ns
The critical path consists of the following:

 <State 224>: 0ns
The critical path consists of the following:

 <State 225>: 0ns
The critical path consists of the following:

 <State 226>: 0ns
The critical path consists of the following:

 <State 227>: 0ns
The critical path consists of the following:

 <State 228>: 0ns
The critical path consists of the following:

 <State 229>: 0ns
The critical path consists of the following:

 <State 230>: 0ns
The critical path consists of the following:

 <State 231>: 0ns
The critical path consists of the following:

 <State 232>: 0ns
The critical path consists of the following:

 <State 233>: 0ns
The critical path consists of the following:

 <State 234>: 0ns
The critical path consists of the following:

 <State 235>: 0ns
The critical path consists of the following:

 <State 236>: 0ns
The critical path consists of the following:

 <State 237>: 0ns
The critical path consists of the following:

 <State 238>: 0ns
The critical path consists of the following:

 <State 239>: 0ns
The critical path consists of the following:

 <State 240>: 0ns
The critical path consists of the following:

 <State 241>: 1.71ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_35', assessment/toplevel.cpp:471) with incoming values : ('select_ln471', assessment/toplevel.cpp:471) [1943]  (1.71 ns)

 <State 242>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:560) [1956]  (7.3 ns)

 <State 243>: 7.3ns
The critical path consists of the following:
	bus write on port 'MAXI' (assessment/toplevel.cpp:560) [1957]  (7.3 ns)

 <State 244>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:560) [1958]  (7.3 ns)

 <State 245>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:560) [1958]  (7.3 ns)

 <State 246>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:560) [1958]  (7.3 ns)

 <State 247>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:560) [1958]  (7.3 ns)

 <State 248>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:560) [1958]  (7.3 ns)

 <State 249>: 7.3ns
The critical path consists of the following:
	bus request on port 'MAXI' (assessment/toplevel.cpp:507) [1969]  (7.3 ns)

 <State 250>: 7.3ns
The critical path consists of the following:
	bus write on port 'MAXI' (assessment/toplevel.cpp:507) [1970]  (7.3 ns)

 <State 251>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:507) [1971]  (7.3 ns)

 <State 252>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:507) [1971]  (7.3 ns)

 <State 253>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:507) [1971]  (7.3 ns)

 <State 254>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:507) [1971]  (7.3 ns)

 <State 255>: 7.3ns
The critical path consists of the following:
	bus response on port 'MAXI' (assessment/toplevel.cpp:507) [1971]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211
	State 212
	State 213
	State 214
	State 215
	State 216
	State 217
	State 218
	State 219
	State 220
	State 221
	State 222
	State 223
	State 224
	State 225
	State 226
	State 227
	State 228
	State 229
	State 230
	State 231
	State 232
	State 233
	State 234
	State 235
	State 236
	State 237
	State 238
	State 239
	State 240
	State 241
	State 242
	State 243
	State 244
	State 245
	State 246
	State 247
	State 248
	State 249
	State 250
	State 251
	State 252
	State 253
	State 254
	State 255


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
