{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1432441053794 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1432441053794 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 24 01:17:33 2015 " "Processing started: Sun May 24 01:17:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1432441053794 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1432441053794 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DES -c DES " "Command: quartus_map --read_settings_files=on --write_settings_files=off DES -c DES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1432441053794 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1432441054558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "des.vhd 2 1 " "Found 2 design units, including 1 entities, in source file des.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DES-DES_behav " "Found design unit 1: DES-DES_behav" {  } { { "DES.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/DES.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432441055104 ""} { "Info" "ISGN_ENTITY_NAME" "1 DES " "Found entity 1: DES" {  } { { "DES.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/DES.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432441055104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432441055104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-ram_arch " "Found design unit 1: ram-ram_arch" {  } { { "ram.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/ram.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432441055151 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432441055151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432441055151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 chave-chave_behav " "Found design unit 1: chave-chave_behav" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/chave.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432441055182 ""} { "Info" "ISGN_ENTITY_NAME" "1 chave " "Found entity 1: chave" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/chave.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1432441055182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1432441055182 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DES " "Elaborating entity \"DES\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1432441055260 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_output DES.vhd(46) " "Verilog HDL or VHDL warning at DES.vhd(46): object \"sig_output\" assigned a value but never read" {  } { { "DES.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/DES.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432441055260 "|DES"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chave chave:geracaoChave " "Elaborating entity \"chave\" for hierarchy \"chave:geracaoChave\"" {  } { { "DES.vhd" "geracaoChave" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/DES.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432441055432 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "output chave.vhd(18) " "VHDL Signal Declaration warning at chave.vhd(18): used implicit default value for signal \"output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/chave.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1432441055463 "|DES|chave:geracaoChave"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sig_ram_clock chave.vhd(42) " "VHDL Signal Declaration warning at chave.vhd(42): used implicit default value for signal \"sig_ram_clock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/chave.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1432441055463 "|DES|chave:geracaoChave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sig_ram_dataout chave.vhd(46) " "Verilog HDL or VHDL warning at chave.vhd(46): object \"sig_ram_dataout\" assigned a value but never read" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/chave.vhd" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1432441055463 "|DES|chave:geracaoChave"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sig_ram_datain chave.vhd(75) " "VHDL Process Statement warning at chave.vhd(75): inferring latch(es) for signal or variable \"sig_ram_datain\", which holds its previous value in one or more paths through the process" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/chave.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1432441055479 "|DES|chave:geracaoChave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[0\] chave.vhd(75) " "Inferred latch for \"sig_ram_datain\[0\]\" at chave.vhd(75)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/chave.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432441055479 "|DES|chave:geracaoChave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[1\] chave.vhd(75) " "Inferred latch for \"sig_ram_datain\[1\]\" at chave.vhd(75)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/chave.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432441055479 "|DES|chave:geracaoChave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[2\] chave.vhd(75) " "Inferred latch for \"sig_ram_datain\[2\]\" at chave.vhd(75)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/chave.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432441055479 "|DES|chave:geracaoChave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[3\] chave.vhd(75) " "Inferred latch for \"sig_ram_datain\[3\]\" at chave.vhd(75)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/chave.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432441055479 "|DES|chave:geracaoChave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[4\] chave.vhd(75) " "Inferred latch for \"sig_ram_datain\[4\]\" at chave.vhd(75)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/chave.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432441055479 "|DES|chave:geracaoChave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[5\] chave.vhd(75) " "Inferred latch for \"sig_ram_datain\[5\]\" at chave.vhd(75)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/chave.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432441055479 "|DES|chave:geracaoChave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[6\] chave.vhd(75) " "Inferred latch for \"sig_ram_datain\[6\]\" at chave.vhd(75)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/chave.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432441055479 "|DES|chave:geracaoChave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[7\] chave.vhd(75) " "Inferred latch for \"sig_ram_datain\[7\]\" at chave.vhd(75)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/chave.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432441055479 "|DES|chave:geracaoChave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[8\] chave.vhd(75) " "Inferred latch for \"sig_ram_datain\[8\]\" at chave.vhd(75)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/chave.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432441055479 "|DES|chave:geracaoChave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[9\] chave.vhd(75) " "Inferred latch for \"sig_ram_datain\[9\]\" at chave.vhd(75)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/chave.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432441055479 "|DES|chave:geracaoChave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[10\] chave.vhd(75) " "Inferred latch for \"sig_ram_datain\[10\]\" at chave.vhd(75)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/chave.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432441055479 "|DES|chave:geracaoChave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[11\] chave.vhd(75) " "Inferred latch for \"sig_ram_datain\[11\]\" at chave.vhd(75)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/chave.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432441055479 "|DES|chave:geracaoChave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[12\] chave.vhd(75) " "Inferred latch for \"sig_ram_datain\[12\]\" at chave.vhd(75)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/chave.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432441055479 "|DES|chave:geracaoChave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[13\] chave.vhd(75) " "Inferred latch for \"sig_ram_datain\[13\]\" at chave.vhd(75)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/chave.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432441055479 "|DES|chave:geracaoChave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[14\] chave.vhd(75) " "Inferred latch for \"sig_ram_datain\[14\]\" at chave.vhd(75)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/chave.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432441055479 "|DES|chave:geracaoChave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ram_datain\[15\] chave.vhd(75) " "Inferred latch for \"sig_ram_datain\[15\]\" at chave.vhd(75)" {  } { { "chave.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/chave.vhd" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1432441055479 "|DES|chave:geracaoChave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram chave:geracaoChave\|ram:map_Ram " "Elaborating entity \"ram\" for hierarchy \"chave:geracaoChave\|ram:map_Ram\"" {  } { { "chave.vhd" "map_Ram" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/chave.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1432441055681 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1432441057429 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1432441058957 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432441058957 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_input\[0\] " "No output dependent on input pin \"key_input\[0\]\"" {  } { { "DES.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/DES.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432441061625 "|DES|key_input[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_input\[1\] " "No output dependent on input pin \"key_input\[1\]\"" {  } { { "DES.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/DES.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432441061625 "|DES|key_input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_input\[2\] " "No output dependent on input pin \"key_input\[2\]\"" {  } { { "DES.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/DES.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432441061625 "|DES|key_input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_input\[3\] " "No output dependent on input pin \"key_input\[3\]\"" {  } { { "DES.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/DES.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432441061625 "|DES|key_input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_input\[4\] " "No output dependent on input pin \"key_input\[4\]\"" {  } { { "DES.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/DES.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432441061625 "|DES|key_input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_input\[5\] " "No output dependent on input pin \"key_input\[5\]\"" {  } { { "DES.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/DES.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432441061625 "|DES|key_input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_input\[6\] " "No output dependent on input pin \"key_input\[6\]\"" {  } { { "DES.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/DES.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432441061625 "|DES|key_input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_input\[7\] " "No output dependent on input pin \"key_input\[7\]\"" {  } { { "DES.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/DES.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432441061625 "|DES|key_input[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_input\[8\] " "No output dependent on input pin \"key_input\[8\]\"" {  } { { "DES.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/DES.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432441061625 "|DES|key_input[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_input\[9\] " "No output dependent on input pin \"key_input\[9\]\"" {  } { { "DES.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/DES.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432441061625 "|DES|key_input[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_input\[10\] " "No output dependent on input pin \"key_input\[10\]\"" {  } { { "DES.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/DES.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432441061625 "|DES|key_input[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_input\[11\] " "No output dependent on input pin \"key_input\[11\]\"" {  } { { "DES.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/DES.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432441061625 "|DES|key_input[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_input\[12\] " "No output dependent on input pin \"key_input\[12\]\"" {  } { { "DES.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/DES.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432441061625 "|DES|key_input[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_input\[13\] " "No output dependent on input pin \"key_input\[13\]\"" {  } { { "DES.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/DES.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432441061625 "|DES|key_input[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_input\[14\] " "No output dependent on input pin \"key_input\[14\]\"" {  } { { "DES.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/DES.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432441061625 "|DES|key_input[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key_input\[15\] " "No output dependent on input pin \"key_input\[15\]\"" {  } { { "DES.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/DES.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432441061625 "|DES|key_input[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "DES.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/DES.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432441061625 "|DES|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "DES.vhd" "" { Text "//psf/Home/Documents/Nuvem/MEGA/Pesquisas/Criptografia em Hardware/Códigos/VHD/DES/DES.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1432441061625 "|DES|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1432441061625 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1432441061750 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1432441061750 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1432441061750 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "389 " "Peak virtual memory: 389 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1432441061797 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 24 01:17:41 2015 " "Processing ended: Sun May 24 01:17:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1432441061797 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1432441061797 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1432441061797 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1432441061797 ""}
