#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Sep  5 11:50:28 2022
# Process ID: 1404045
# Current directory: /home/harshad/Project/boards/vcu_128_setups/Processor_1x1x32/ip/virtual_reset
# Command line: vivado
# Log file: /home/harshad/Project/boards/vcu_128_setups/Processor_1x1x32/ip/virtual_reset/vivado.log
# Journal file: /home/harshad/Project/boards/vcu_128_setups/Processor_1x1x32/ip/virtual_reset/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/harshad/Project/boards/vcu_128_setups/Processor_1x1x32/ip/virtual_reset/virtual_reset.xpr
INFO: [Project 1-313] Project file moved from '/home/harshad/Project/boards/vcu_128_setups/hello_world/ip/virtual_reset' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/tools_shared/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.C_NUM_PROBE_OUT {5} CONFIG.C_NUM_PROBE_IN {3}] [get_ips vio_0]
generate_target all [get_files  /home/harshad/Project/boards/vcu_128_setups/Processor_1x1x32/ip/virtual_reset/virtual_reset.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_0'...
catch { config_ip_cache -export [get_ips -all vio_0] }
export_ip_user_files -of_objects [get_files /home/harshad/Project/boards/vcu_128_setups/Processor_1x1x32/ip/virtual_reset/virtual_reset.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -sync -force -quiet
reset_run vio_0_synth_1
launch_runs -jobs 16 vio_0_synth_1
[Mon Sep  5 11:52:31 2022] Launched vio_0_synth_1...
Run output will be captured here: /home/harshad/Project/boards/vcu_128_setups/Processor_1x1x32/ip/virtual_reset/virtual_reset.runs/vio_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/harshad/Project/boards/vcu_128_setups/Processor_1x1x32/ip/virtual_reset/virtual_reset.srcs/sources_1/ip/vio_0/vio_0.xci] -directory /home/harshad/Project/boards/vcu_128_setups/Processor_1x1x32/ip/virtual_reset/virtual_reset.ip_user_files/sim_scripts -ip_user_files_dir /home/harshad/Project/boards/vcu_128_setups/Processor_1x1x32/ip/virtual_reset/virtual_reset.ip_user_files -ipstatic_source_dir /home/harshad/Project/boards/vcu_128_setups/Processor_1x1x32/ip/virtual_reset/virtual_reset.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/harshad/Project/boards/vcu_128_setups/Processor_1x1x32/ip/virtual_reset/virtual_reset.cache/compile_simlib/modelsim} {questa=/home/harshad/Project/boards/vcu_128_setups/Processor_1x1x32/ip/virtual_reset/virtual_reset.cache/compile_simlib/questa} {ies=/home/harshad/Project/boards/vcu_128_setups/Processor_1x1x32/ip/virtual_reset/virtual_reset.cache/compile_simlib/ies} {xcelium=/home/harshad/Project/boards/vcu_128_setups/Processor_1x1x32/ip/virtual_reset/virtual_reset.cache/compile_simlib/xcelium} {vcs=/home/harshad/Project/boards/vcu_128_setups/Processor_1x1x32/ip/virtual_reset/virtual_reset.cache/compile_simlib/vcs} {riviera=/home/harshad/Project/boards/vcu_128_setups/Processor_1x1x32/ip/virtual_reset/virtual_reset.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep  5 11:55:20 2022...
