// Seed: 2180013077
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  supply1 id_9 = 1;
  wire id_10 = id_3, id_11;
  wire id_12;
  wire id_13;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output uwire id_2,
    input wand id_3,
    output wor id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign id_6 = !1;
  always @(posedge id_0, posedge id_0) assert (1'b0);
  wire id_7, id_8;
endmodule
