#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Feb  8 22:03:15 2024
# Process ID: 20256
# Current directory: C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24416 C:\Users\marco\OneDrive\Desktop\Progetto_Finale_Copia2\AXI_and_merge\Only_AXI.xpr
# Log file: C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge/vivado.log
# Journal file: C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge\vivado.jou
# Running On: PC-di-Marco, OS: Windows, CPU Frequency: 2808 MHz, CPU Physical cores: 4, Host memory: 8469 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge/Only_AXI.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia/AXI_and_merge' since last save.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/ip_repo', nor could it be found using path 'C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia/ip_repo'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/Block_Design/ip_repo2', nor could it be found using path 'C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia/Block_Design/ip_repo2'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/ip_repo/myip_1_0', nor could it be found using path 'C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia/ip_repo/myip_1_0'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge/Only_AXI.gen/sources_1'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/ip_repo/component.xml', nor could it be found using path 'C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia/ip_repo/component.xml'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/Block_Design/ip_repo2'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/ip_repo/myip_1_0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 1476.668 ; gain = 404.695
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge/Only_AXI.srcs/utils_1/imports/synth_1/AXI_FIFO.dcp with file C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge/Only_AXI.runs/synth_1/AXI_FIFO.dcp
launch_runs synth_1 -jobs 8
[Thu Feb  8 22:11:22 2024] Launched synth_1...
Run output will be captured here: C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge/Only_AXI.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation  -mode post-synthesis -type functional
INFO: [Vivado 12-12493] Simulation top is 'top_sim'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge/Only_AXI.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.723 . Memory (MB): peak = 1937.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4626 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.272 . Memory (MB): peak = 2094.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2184.156 ; gain = 439.965
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge/Only_AXI.sim/sim_1/synth/func/xsim/top_sim_func_synth.vhd"
write_vhdl: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 2236.379 ; gain = 49.980
INFO: [SIM-utils-36] Netlist generated:C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge/Only_AXI.sim/sim_1/synth/func/xsim/top_sim_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge/Only_AXI.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj top_sim_vhdl.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge/Only_AXI.sim/sim_1/synth/func/xsim/top_sim_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_master'
INFO: [VRFC 10-3107] analyzing entity 'AXI_slave'
INFO: [VRFC 10-3107] analyzing entity 'Merge_1'
INFO: [VRFC 10-3107] analyzing entity 'Merge_1_159'
INFO: [VRFC 10-3107] analyzing entity 'Merge_1_160'
INFO: [VRFC 10-3107] analyzing entity 'Merge_1_161'
INFO: [VRFC 10-3107] analyzing entity 'Merge_1_162'
INFO: [VRFC 10-3107] analyzing entity 'Merge_1_163'
INFO: [VRFC 10-3107] analyzing entity 'Merge_1_164'
INFO: [VRFC 10-3107] analyzing entity 'Merge_1_165'
INFO: [VRFC 10-3107] analyzing entity 'Merge_1_166'
INFO: [VRFC 10-3107] analyzing entity 'Merge_1_167'
INFO: [VRFC 10-3107] analyzing entity 'Merge_1_168'
INFO: [VRFC 10-3107] analyzing entity 'Merge_1_169'
INFO: [VRFC 10-3107] analyzing entity 'Merge_1_170'
INFO: [VRFC 10-3107] analyzing entity 'Merge_1_171'
INFO: [VRFC 10-3107] analyzing entity 'Merge_1_172'
INFO: [VRFC 10-3107] analyzing entity 'Merge_1_173'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_0'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_1'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_10'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_100'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_101'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_102'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_103'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_104'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_105'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_106'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_107'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_108'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_109'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_11'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_110'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_111'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_112'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_113'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_114'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_115'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_116'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_117'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_118'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_119'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_12'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_120'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_121'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_122'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_123'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_124'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_125'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_126'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_127'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_128'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_129'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_13'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_130'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_131'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_132'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_133'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_134'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_135'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_136'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_137'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_138'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_139'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_14'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_140'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_141'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_142'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_143'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_144'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_145'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_146'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_147'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_148'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_149'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_15'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_150'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_151'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_152'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_153'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_154'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_155'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_156'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_157'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_158'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_16'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_17'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_18'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_19'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_2'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_20'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_21'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_22'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_23'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_24'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_25'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_26'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_27'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_28'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_29'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_3'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_30'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_31'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_32'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_33'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_34'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_35'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_36'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_37'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_38'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_39'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_4'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_40'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_41'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_42'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_43'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_44'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_45'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_46'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_47'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_48'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_49'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_5'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_50'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_51'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_52'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_53'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_54'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_55'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_56'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_57'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_58'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_59'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_6'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_60'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_61'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_62'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_63'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_64'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_65'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_66'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_67'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_68'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_69'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_7'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_70'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_71'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_72'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_73'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_74'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_75'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_76'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_77'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_78'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_79'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_8'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_80'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_81'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_82'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_83'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_84'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_85'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_86'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_87'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_88'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_89'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_9'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_90'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_91'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_92'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_93'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_94'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_95'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_96'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_97'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_98'
INFO: [VRFC 10-3107] analyzing entity 'Reg_no_on_99'
INFO: [VRFC 10-3107] analyzing entity 'Merge_Sort'
INFO: [VRFC 10-3107] analyzing entity 'AXI_FIFO'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge/Only_AXI.srcs/sim_1/new/top_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_sim'
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2637.441 ; gain = 388.340
INFO: [USF-XSim-69] 'compile' step finished in '15' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge/Only_AXI.sim/sim_1/synth/func/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_func_synth xil_defaultlib.top_sim -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_sim_func_synth xil_defaultlib.top_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100000001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100010100000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100000001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000001110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000011101111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100110011001100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000111111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101011111010111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001100101001010011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011110000111100001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101101001011011011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101100101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110100000010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001000000001001")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101000001010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011011")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001001000010010010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000100101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111000101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111001000001101...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01100101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000101000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101000000101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001010110010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111001000000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1101")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111011111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110111111111111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000001...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010001010000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010010110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11010010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000010011001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110110101111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011111111111010010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011100001111001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111110111010111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010111111111110010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111100011011000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111110001010000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011100110010011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011000100000011110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111100011000111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100110011010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011100110010010011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101010011001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101100001101100011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001001111101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001111111011110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111000111101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111110010000010010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000111000111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000111111000010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011110111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110011111101111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110110100100111001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110011111001110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010011110011001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001101001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011100110010010011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011011110011010011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110110110011000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100001100001111000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100110010110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101011101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010111011111010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101100001111001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111000011100001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010011110010011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111000010110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100011001101101100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111111111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010000000000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11000110110011000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010100000000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001100110010011001...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01011101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110011111110110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110001011100111100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011110")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101101")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111101111111111110...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111101111111111101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111110111010111110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111110")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111011101011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010011111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10011111")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100111111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111110111010111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010110100101011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110010000000000010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11011111111111011111...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000111111111011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111000010110000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010111101111011011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111100110011000110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010011001101111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011101101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101101010011010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110110011011001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011100001110011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010100010101000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101011001010101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101010110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100010111110110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011100001110010011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001011110100100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000111111100101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110111111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111101110101111101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101011100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111010101110111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111011101110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000100010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110111001111110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000110000001...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101000000100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111011111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111101111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100110011001010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111011010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110010001001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100001000111100001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100110011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111110111001111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000011110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111100100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000011011111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000111100001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010011010")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111101111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111101111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110100000011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100110011001010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110110111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111101101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101111")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01100011110001100011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001111100001111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100011110001100011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100111110000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111110111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11111001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100111111001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110110111001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100000011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100110011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010010011010100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01011101111101111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100110011001100110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001011001011010010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000100010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010010011011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111011111101111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110000111111111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011111")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100011011000110110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111100001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100011001000110010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111100000110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011100100111001001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010010011010011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110110000111001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100110011011000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100100111100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111110111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111101011100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100010101010101000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110011111101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01011101010101010111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001100000010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111000100000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000001100110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101100100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000111")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010110100000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001011111100000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00011000")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010110100001101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001101001010101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101001000101101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111110111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100011110001100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011100001110011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010101110110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111110111111111110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01011101010101011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100100111111111110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101111100111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010010011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111001110110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110010010011010010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111101000000100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110111111001101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111110011101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111111001101101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111001001001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110111011111010111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101101110011010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010000000001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111000100000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011111010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00101111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011101110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11010010110100101101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010101100101011001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101001100110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101001100110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111010101010011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111010101010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011001100000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101000")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00010111")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101001")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010001000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11000101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010000010111110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111010000000000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000101001110100000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111011101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001011101111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010111011111100111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010001110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010111011111100111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111010011110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010110011001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000101111101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110000000000110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000001000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111010111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110111111111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000010000111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011001000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100110010000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110000000100000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100000100000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100011101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100110010110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111110111111111...]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on [reg_no_on_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_0 [reg_no_on_0_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_1 [reg_no_on_1_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_2 [reg_no_on_2_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_3 [reg_no_on_3_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_4 [reg_no_on_4_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_5 [reg_no_on_5_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_6 [reg_no_on_6_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_7 [reg_no_on_7_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_8 [reg_no_on_8_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_9 [reg_no_on_9_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_10 [reg_no_on_10_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_11 [reg_no_on_11_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_12 [reg_no_on_12_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_13 [reg_no_on_13_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_14 [reg_no_on_14_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_15 [reg_no_on_15_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_16 [reg_no_on_16_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_17 [reg_no_on_17_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_18 [reg_no_on_18_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_19 [reg_no_on_19_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_20 [reg_no_on_20_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_21 [reg_no_on_21_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_22 [reg_no_on_22_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_23 [reg_no_on_23_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_24 [reg_no_on_24_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_25 [reg_no_on_25_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_26 [reg_no_on_26_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_27 [reg_no_on_27_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_28 [reg_no_on_28_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_29 [reg_no_on_29_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_30 [reg_no_on_30_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_31 [reg_no_on_31_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_32 [reg_no_on_32_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_33 [reg_no_on_33_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_34 [reg_no_on_34_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_35 [reg_no_on_35_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_36 [reg_no_on_36_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_37 [reg_no_on_37_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_38 [reg_no_on_38_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_39 [reg_no_on_39_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_40 [reg_no_on_40_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_41 [reg_no_on_41_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_42 [reg_no_on_42_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_43 [reg_no_on_43_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_44 [reg_no_on_44_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_45 [reg_no_on_45_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_46 [reg_no_on_46_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_47 [reg_no_on_47_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_48 [reg_no_on_48_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_49 [reg_no_on_49_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_50 [reg_no_on_50_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_51 [reg_no_on_51_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_52 [reg_no_on_52_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110101")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_53 [reg_no_on_53_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_54 [reg_no_on_54_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_55 [reg_no_on_55_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_56 [reg_no_on_56_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_57 [reg_no_on_57_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_58 [reg_no_on_58_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_59 [reg_no_on_59_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_60 [reg_no_on_60_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_61 [reg_no_on_61_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_62 [reg_no_on_62_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010000010101010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100000001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111001000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100100010011101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110110001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11011111001000001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100100010011101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000010000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110010111100001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010101011001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011000000000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000100101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010101")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001010101010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010100000000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101001011010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010110011010011001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000000010110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101000000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111110110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100101010101100110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100110010101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010111011111110101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111101110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010100110101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001010101110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000010110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010110101010011010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100100101111001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110010101010101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101001100101011010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000011101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_63 [reg_no_on_63_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_64 [reg_no_on_64_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_65 [reg_no_on_65_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000111")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_66 [reg_no_on_66_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_67 [reg_no_on_67_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_68 [reg_no_on_68_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_69 [reg_no_on_69_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010000000100010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001010100010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010000010111111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001100001111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110101010100000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000100010001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000000000001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101010100111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101110111111101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000000010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011101000111010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010100011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100000110011111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111010101110101011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101110011000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111110011111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000101110001011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11010000110111011101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001101011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001010101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101111001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111010101110101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111110010101100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010001100111010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010001000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000111111111110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001111110010101100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101011111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000000010001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010000000100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000010001010111100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100000001010")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000111010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000000000010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001011101110111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000011001010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010111000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110011010110101100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000100010111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000101010000000001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010011010100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01001010010010100100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000100010001000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100101101001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010111010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101010111110101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001001100110010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001011111110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010101011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010101010101100101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010000010100011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000101110001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100010001000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11100001111000011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101010101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000110010100000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010001000100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001010001101010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000011000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101101001101110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100100011100100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110100010001000100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001011")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000001001111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000000111111...]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_70 [reg_no_on_70_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_71 [reg_no_on_71_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_72 [reg_no_on_72_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_73 [reg_no_on_73_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_74 [reg_no_on_74_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_75 [reg_no_on_75_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_76 [reg_no_on_76_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_77 [reg_no_on_77_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_78 [reg_no_on_78_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100000101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101000100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000000010101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100010101000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000101010001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000001000010011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111011000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000000110010110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100010001110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110111101100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001100010010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001000011011100001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000110100011100001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001011001111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111100100")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111010101110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000110000101111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000001101010011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110101100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100111011100101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111000000000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000001000010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000010001110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010111011111110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010110011010011110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101001100101111001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001100000011000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111011110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000011001111100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001111100010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000001001111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00001101")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111111111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111101111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101100001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000101110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00111101110101101101...]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_79 [reg_no_on_79_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_80 [reg_no_on_80_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_81 [reg_no_on_81_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_82 [reg_no_on_82_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_83 [reg_no_on_83_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_84 [reg_no_on_84_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_85 [reg_no_on_85_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_86 [reg_no_on_86_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_87 [reg_no_on_87_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_88 [reg_no_on_88_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_89 [reg_no_on_89_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_90 [reg_no_on_90_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_91 [reg_no_on_91_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_92 [reg_no_on_92_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010000000101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000000001101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100000101111101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111100100000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001011100010001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011111110111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001100110011001100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010111010101111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111110110000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010000010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100010111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110100011101110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010000010100000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000000010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10100000101000111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100101000001010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110111011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111010101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101010111011111110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111101110111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000000000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111101111111011...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111010101111111010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000110010101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010001011110000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101010001010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01011111010111011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111011101110101011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010000010111110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001100110111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01010010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100010101000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101010001000001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010110000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100010001000100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000010001110100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010100110000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01011001101010010000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110000000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000100010111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100010000001")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101110001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101000100000011000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011001011111111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110110011001100110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00111110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00011111000111110001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000100000000000100...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101100110101001")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010011001010110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10011010")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010001000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000100000001001011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000110011110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111010001110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001100110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000111011111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011110011110011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101100000011111010...]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_93 [reg_no_on_93_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_94 [reg_no_on_94_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101000100010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001101001010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01110111011101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01101100001101100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000000001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101000100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010010000100010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110100101111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000111000000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110111000010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100110100110101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110111011101110111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001001111001001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000001001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111110111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000011111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101111111010111")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011100110011000011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110011001100110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111110110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000100010001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100010000010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010001000010000001...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111100010000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111111101111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11110010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111010000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11110110101100101101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110111111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110000010011111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111110111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100000000111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111011111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010001001011")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010011110010011100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011111101000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110100")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111111111111110100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11100001000111100001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010101010101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010000010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000111101111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01110001000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001100000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000010111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111101100110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111010000001011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010100111100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011010000000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010110100")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110100010010110100...]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_95 [reg_no_on_95_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_96 [reg_no_on_96_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_97 [reg_no_on_97_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_98 [reg_no_on_98_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_99 [reg_no_on_99_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_100 [reg_no_on_100_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_101 [reg_no_on_101_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101000000010...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101110010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001001001111011...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00111010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011101111111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101001100110101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101111111011")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100010101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101000000010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000001000101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010000010111110101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000001110100011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010001010110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110000001111110101...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101011101111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101000000000001000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0110100000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011100110011000011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011100110011001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00011011101100010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111000011110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100011111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011000001001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001011010000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111011111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01100011")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001010101010101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000001010001000100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000010111111010100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000000011111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01011001011001010110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01000000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010101010101010110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000001000101110111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101101001011010010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10000001111010000111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000001101111101101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000011000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001111110010000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101000100000010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001000100010001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100100110110111000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001000000001000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000001000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001100011100111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010011110010011100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100011001110111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111011101101110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11000100110000001100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111000011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000011110010001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111110100000000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000010000000000101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101110111011101110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111000011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000001000000010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101010100000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000101000001010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01110100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000101111110100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011110001010101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000010101111010010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001100110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10110010111010000100...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11001000100000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001000100000010010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000110111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000011111111000")(0...]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_102 [reg_no_on_102_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_103 [reg_no_on_103_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_104 [reg_no_on_104_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_105 [reg_no_on_105_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_106 [reg_no_on_106_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_107 [reg_no_on_107_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_108 [reg_no_on_108_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_109 [reg_no_on_109_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_110 [reg_no_on_110_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_111 [reg_no_on_111_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_112 [reg_no_on_112_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_113 [reg_no_on_113_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_114 [reg_no_on_114_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_115 [reg_no_on_115_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_116 [reg_no_on_116_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_117 [reg_no_on_117_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_118 [reg_no_on_118_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_119 [reg_no_on_119_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_120 [reg_no_on_120_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_121 [reg_no_on_121_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_122 [reg_no_on_122_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_123 [reg_no_on_123_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_124 [reg_no_on_124_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_125 [reg_no_on_125_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_126 [reg_no_on_126_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_127 [reg_no_on_127_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_128 [reg_no_on_128_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_129 [reg_no_on_129_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_130 [reg_no_on_130_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_131 [reg_no_on_131_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_132 [reg_no_on_132_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_133 [reg_no_on_133_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_134 [reg_no_on_134_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_135 [reg_no_on_135_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_136 [reg_no_on_136_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_137 [reg_no_on_137_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_138 [reg_no_on_138_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_139 [reg_no_on_139_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_140 [reg_no_on_140_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_141 [reg_no_on_141_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_142 [reg_no_on_142_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_143 [reg_no_on_143_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_144 [reg_no_on_144_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_145 [reg_no_on_145_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_146 [reg_no_on_146_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_147 [reg_no_on_147_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_148 [reg_no_on_148_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_149 [reg_no_on_149_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_150 [reg_no_on_150_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_151 [reg_no_on_151_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_152 [reg_no_on_152_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_153 [reg_no_on_153_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_154 [reg_no_on_154_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_155 [reg_no_on_155_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_156 [reg_no_on_156_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_157 [reg_no_on_157_default]
Compiling architecture structure of entity xil_defaultlib.Reg_no_on_158 [reg_no_on_158_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101010100000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010100110101000001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010101010101000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101111111111001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000100010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010100010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000101010000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000101010001010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01000000011111000100...]
Compiling architecture structure of entity xil_defaultlib.Merge_1 [merge_1_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000110011001010")(0...]
Compiling architecture structure of entity xil_defaultlib.Merge_1_159 [merge_1_159_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100010100000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000101000101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000000010101000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101100101000")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000100000001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10000010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010000000000110101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00010100000101111101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010110100101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101100101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100000001000...]
Compiling architecture structure of entity xil_defaultlib.Merge_1_160 [merge_1_160_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000001110000010011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111001100110101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111010101010101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00110000000001010011...]
Compiling architecture structure of entity xil_defaultlib.Merge_1_161 [merge_1_161_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000000010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000101010101000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101010011010111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001111001100110011...]
Compiling architecture structure of entity xil_defaultlib.Merge_1_162 [merge_1_162_default]
Compiling architecture structure of entity xil_defaultlib.Merge_1_163 [merge_1_163_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001000011011100001...]
Compiling architecture structure of entity xil_defaultlib.Merge_1_164 [merge_1_164_default]
Compiling architecture structure of entity xil_defaultlib.Merge_1_165 [merge_1_165_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100010101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100010101000101000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000011001101011111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000011111000100...]
Compiling architecture structure of entity xil_defaultlib.Merge_1_166 [merge_1_166_default]
Compiling architecture structure of entity xil_defaultlib.Merge_1_167 [merge_1_167_default]
Compiling architecture structure of entity xil_defaultlib.Merge_1_168 [merge_1_168_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0011111000000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100000111111101")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01010011001100000101...]
Compiling architecture structure of entity xil_defaultlib.Merge_1_169 [merge_1_169_default]
Compiling architecture structure of entity xil_defaultlib.Merge_1_170 [merge_1_170_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10100000101010001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000100010101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010001010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000100010101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000100010101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010100010101010...]
Compiling architecture structure of entity xil_defaultlib.Merge_1_171 [merge_1_171_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101100110011111010...]
Compiling architecture structure of entity xil_defaultlib.Merge_1_172 [merge_1_172_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001010100000001000...]
Compiling architecture structure of entity xil_defaultlib.Merge_1_173 [merge_1_173_default]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100110011101100")(0...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture structure of entity xil_defaultlib.Merge_Sort [merge_sort_default]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00100011001100110011...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01000000010000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111110111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110010111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111100000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111000111111110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111101111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110001100000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111000001000000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture structure of entity xil_defaultlib.AXI_master [axi_master_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010111000000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111001010100000...]
Compiling architecture structure of entity xil_defaultlib.AXI_slave [axi_slave_default]
Compiling architecture structure of entity xil_defaultlib.AXI_FIFO [axi_fifo_default]
Compiling architecture arch_imp of entity xil_defaultlib.top_sim
Built simulation snapshot top_sim_func_synth
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:03:13 . Memory (MB): peak = 2648.164 ; gain = 10.723
INFO: [USF-XSim-69] 'elaborate' step finished in '192' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge/Only_AXI.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_func_synth -key {Post-Synthesis:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -view {C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge/top_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge/top_sim_behav.wcfg
WARNING: Simulation object /top_sim/myip_v1_0_inst/Merge_inst/input_done was not found in the design.
WARNING: Simulation object /top_sim/myip_v1_0_inst/FIFO_inst/dout was not found in the design.
WARNING: Simulation object /top_sim/myip_v1_0_inst/Merge_inst/merge_stream_in was not found in the design.
WARNING: Simulation object /top_sim/myip_v1_0_inst/Merge_inst/SIPO_out was not found in the design.
WARNING: Simulation object /top_sim/myip_v1_0_inst/Merge_inst/reg_stage2 was not found in the design.
WARNING: Simulation object /top_sim/myip_v1_0_inst/Merge_inst/reg_stage2_out was not found in the design.
WARNING: Simulation object /top_sim/myip_v1_0_inst/Merge_inst/reg_stage8_out was not found in the design.
WARNING: Simulation object /top_sim/myip_v1_0_inst/Merge_inst/counter_conversion was not found in the design.
WARNING: Simulation object /top_sim/myip_v1_0_inst/Merge_inst/S_AXIS_TVALID was not found in the design.
WARNING: Simulation object /top_sim/myip_v1_0_inst/Merge_inst/merge_stream_out was not found in the design.
WARNING: Simulation object /top_sim/myip_v1_0_inst/FIFO_inst_2/dout was not found in the design.
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2715.375 ; gain = 67.211
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:24 ; elapsed = 00:04:17 . Memory (MB): peak = 2715.375 ; gain = 971.184
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
ipx::package_project -root_dir C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/ip_repo -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -archive_source_project true
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis_aresetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's00_axis_aclk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aclk': Added interface parameter 'ASSOCIATED_BUSIF' with value 's00_axis'.
INFO: [IP_Flow 19-4728] Bus Interface 'm00_axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 'm00_axis_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axis_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axis_aresetn'.
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge/.Xil/Vivado-20256-PC-di-Marco' for archiving project
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/Block_Design/ip_repo2'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/ip_repo/myip_1_0'.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge/Only_AXI.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge/.Xil/Vivado-20256-PC-di-Marco/PrjAr/_X_'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge/.Xil/Vivado-20256-PC-di-Marco/PrjAr/_X_/Only_AXI.cache/ip 
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'utils_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'utils_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (c:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/ip_repo/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2721.965 ; gain = 0.000
ipx::update_source_project_archive: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2721.965 ; gain = 0.000
WARNING: [IP_Flow 19-11770] Clock interface 'm00_axis_aclk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 's00_axis_aclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2721.965 ; gain = 0.000
ipx::unload_core c:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/ip_repo/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/ip_repo c:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/ip_repo/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/ip_repo'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/Block_Design/ip_repo2'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/ip_repo/myip_1_0'. The path is contained within another repository.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:AXI_FIFO:1.0'. The one found in IP location 'c:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge' will take precedence over the same IP in location c:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/ip_repo
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2721.965 ; gain = 0.000
update_compile_order -fileset sources_1
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core] -include
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge/.Xil/Vivado-20256-PC-di-Marco' for archiving project
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'c:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/Block_Design/ip_repo2'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'c:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/ip_repo/myip_1_0'.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'c:/users/marco/onedrive/desktop/progetto_finale_copia2/ip_repo/tmp_edit_project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge/.Xil/Vivado-20256-PC-di-Marco/PrjAr/_X_'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge/.Xil/Vivado-20256-PC-di-Marco/PrjAr/_X_/tmp_edit_project.cache/ip 
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (c:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/ip_repo/ip_project_archive.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2737.074 ; gain = 0.000
ipx::update_source_project_archive: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2737.074 ; gain = 0.000
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
WARNING: [IP_Flow 19-11770] Clock interface 'm00_axis_aclk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-11770] Clock interface 's00_axis_aclk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::check_integrity -quiet -xrt [ipx::current_core]
ipx::archive_core {c:\Users\marco\OneDrive\Desktop\Progetto_Finale_Copia2\ip_repo\xilinx.com_user_AXI_FIFO_1.0.zip} [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/ip_repo'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:AXI_FIFO:1.0'. The one found in IP location 'c:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/ip_repo' will take precedence over the same IP in location c:/Users/marco/OneDrive/Desktop/Progetto_Finale_Copia2/AXI_and_merge
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb  9 01:06:55 2024...
