Timing Analyzer report for MIPSProcessor
Tue Aug  7 23:40:22 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clkIn'
 14. Slow 1200mV 85C Model Setup: 'clk'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'clk'
 17. Slow 1200mV 85C Model Hold: 'clkIn'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Recovery: 'clk'
 21. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'clk'
 23. Slow 1200mV 85C Model Metastability Summary
 24. Slow 1200mV 0C Model Fmax Summary
 25. Slow 1200mV 0C Model Setup Summary
 26. Slow 1200mV 0C Model Hold Summary
 27. Slow 1200mV 0C Model Recovery Summary
 28. Slow 1200mV 0C Model Removal Summary
 29. Slow 1200mV 0C Model Minimum Pulse Width Summary
 30. Slow 1200mV 0C Model Setup: 'clkIn'
 31. Slow 1200mV 0C Model Setup: 'clk'
 32. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Hold: 'clkIn'
 34. Slow 1200mV 0C Model Hold: 'clk'
 35. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 36. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 37. Slow 1200mV 0C Model Recovery: 'clk'
 38. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 39. Slow 1200mV 0C Model Removal: 'clk'
 40. Slow 1200mV 0C Model Metastability Summary
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'clkIn'
 47. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 48. Fast 1200mV 0C Model Setup: 'clk'
 49. Fast 1200mV 0C Model Hold: 'clk'
 50. Fast 1200mV 0C Model Hold: 'clkIn'
 51. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 52. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 53. Fast 1200mV 0C Model Recovery: 'clk'
 54. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 55. Fast 1200mV 0C Model Removal: 'clk'
 56. Fast 1200mV 0C Model Metastability Summary
 57. Multicorner Timing Analysis Summary
 58. Board Trace Model Assignments
 59. Input Transition Times
 60. Signal Integrity Metrics (Slow 1200mv 0c Model)
 61. Signal Integrity Metrics (Slow 1200mv 85c Model)
 62. Signal Integrity Metrics (Fast 1200mv 0c Model)
 63. Setup Transfers
 64. Hold Transfers
 65. Recovery Transfers
 66. Removal Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths Summary
 70. Clock Status Summary
 71. Unconstrained Input Ports
 72. Unconstrained Output Ports
 73. Unconstrained Input Ports
 74. Unconstrained Output Ports
 75. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; MIPSProcessor                                       ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.43        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  43.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------+
; SDC File List                                             ;
+-----------------------+--------+--------------------------+
; SDC File Path         ; Status ; Read at                  ;
+-----------------------+--------+--------------------------+
; MIPSProcessor.out.sdc ; OK     ; Tue Aug  7 23:40:13 2018 ;
+-----------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                         ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base      ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clk                 ; Generated ; 120.000 ; 8.33 MHz  ; 0.000 ; 60.000 ;            ; 6         ; 1           ;       ;        ;           ;            ; false    ; clkIn  ; clkIn  ; { clk|q }               ;
; clkIn               ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clkIn }               ;
+---------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                 ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note                                                          ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
; 10.27 MHz  ; 10.27 MHz       ; clk                 ;                                                               ;
; 57.85 MHz  ; 57.85 MHz       ; altera_reserved_tck ;                                                               ;
; 401.12 MHz ; 250.0 MHz       ; clkIn               ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clkIn               ; 17.507 ; 0.000         ;
; clk                 ; 22.664 ; 0.000         ;
; altera_reserved_tck ; 41.357 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk                 ; 0.331 ; 0.000         ;
; clkIn               ; 0.383 ; 0.000         ;
; altera_reserved_tck ; 0.403 ; 0.000         ;
+---------------------+-------+---------------+


+-----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary        ;
+---------------------+---------+---------------+
; Clock               ; Slack   ; End Point TNS ;
+---------------------+---------+---------------+
; altera_reserved_tck ; 95.308  ; 0.000         ;
; clk                 ; 109.280 ; 0.000         ;
+---------------------+---------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.169 ; 0.000         ;
; clk                 ; 9.509 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; clkIn               ; 9.756  ; 0.000              ;
; altera_reserved_tck ; 49.575 ; 0.000              ;
; clk                 ; 59.581 ; 0.000              ;
+---------------------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clkIn'                                                                         ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 17.507 ; clkCounter[1] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 2.411      ;
; 17.675 ; clkCounter[0] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 2.243      ;
; 17.754 ; clkCounter[1] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 2.164      ;
; 17.773 ; clkCounter[1] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 2.145      ;
; 17.778 ; clkCounter[0] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 2.140      ;
; 17.886 ; clkCounter[1] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 2.032      ;
; 17.905 ; clkCounter[1] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 2.013      ;
; 17.910 ; clkCounter[0] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 2.008      ;
; 17.929 ; clkCounter[0] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.989      ;
; 17.942 ; clkCounter[4] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.976      ;
; 17.999 ; clkCounter[4] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.919      ;
; 18.037 ; clkCounter[1] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.881      ;
; 18.037 ; clkCounter[2] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.881      ;
; 18.040 ; clkCounter[3] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.878      ;
; 18.042 ; clkCounter[0] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.876      ;
; 18.059 ; clkCounter[3] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.859      ;
; 18.061 ; clkCounter[0] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.857      ;
; 18.096 ; clkCounter[5] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.822      ;
; 18.111 ; clkCounter[4] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.807      ;
; 18.124 ; clkCounter[2] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.794      ;
; 18.131 ; clkCounter[4] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.787      ;
; 18.148 ; clkCounter[2] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.770      ;
; 18.158 ; clkCounter[3] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.760      ;
; 18.169 ; clkCounter[2] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.749      ;
; 18.172 ; clkCounter[5] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.746      ;
; 18.172 ; clkCounter[3] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.746      ;
; 18.174 ; clkCounter[0] ; clkCounter[1] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.744      ;
; 18.191 ; clkCounter[5] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.727      ;
; 18.191 ; clkCounter[3] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.727      ;
; 18.199 ; clkCounter[2] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.719      ;
; 18.203 ; clkCounter[2] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.715      ;
; 18.209 ; clkCounter[3] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.709      ;
; 18.213 ; clkCounter[3] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.705      ;
; 18.256 ; clkCounter[2] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.662      ;
; 18.276 ; clkCounter[4] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.642      ;
; 18.277 ; clkCounter[6] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.641      ;
; 18.283 ; clkCounter[4] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.635      ;
; 18.286 ; clkCounter[0] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.632      ;
; 18.301 ; clkCounter[6] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.617      ;
; 18.301 ; clkCounter[2] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.617      ;
; 18.341 ; clkCounter[0] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.577      ;
; 18.389 ; clkCounter[1] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.529      ;
; 18.397 ; clkCounter[7] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.521      ;
; 18.430 ; clkCounter[5] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.488      ;
; 18.437 ; clkCounter[5] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.481      ;
; 18.444 ; clkCounter[1] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.474      ;
; 18.611 ; clkCounter[6] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.307      ;
; 18.618 ; clkCounter[6] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.300      ;
; 18.622 ; clkCounter[4] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.296      ;
; 18.640 ; clkCounter[1] ; clkCounter[1] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.278      ;
; 18.731 ; clkCounter[7] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.187      ;
; 18.738 ; clkCounter[7] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.180      ;
; 18.769 ; clkCounter[6] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.149      ;
; 18.794 ; clkCounter[5] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.124      ;
; 18.794 ; clkCounter[3] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 1.124      ;
; 19.111 ; clkCounter[7] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.080     ; 0.807      ;
; 19.153 ; clk|q         ; clk           ; clk          ; clkIn       ; 20.000       ; -0.312     ; 0.533      ;
; 19.184 ; clk|q         ; clk           ; clk          ; clkIn       ; 20.000       ; -0.312     ; 0.502      ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                              ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 22.664 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.122      ; 97.486     ;
; 22.744 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.123      ; 97.407     ;
; 22.951 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.115      ; 97.192     ;
; 23.131 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.123      ; 97.020     ;
; 23.181 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.123      ; 96.970     ;
; 23.269 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFStage[0]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.120      ; 96.879     ;
; 23.341 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFStage[1]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.140      ; 96.827     ;
; 23.412 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[27]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.123      ; 96.739     ;
; 23.427 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.123      ; 96.724     ;
; 23.508 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.128      ; 96.648     ;
; 23.513 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.128      ; 96.643     ;
; 23.562 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[26]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.123      ; 96.589     ;
; 23.563 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[25]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.123      ; 96.588     ;
; 23.568 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.128      ; 96.588     ;
; 23.807 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.128      ; 96.349     ;
; 23.862 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[0]              ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.136      ; 96.302     ;
; 23.920 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[2]              ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.130      ; 96.238     ;
; 23.932 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[26] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.128      ; 96.224     ;
; 23.939 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[27] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.128      ; 96.217     ;
; 23.969 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[21][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.120     ; 95.899     ;
; 23.972 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[1]              ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.130      ; 96.186     ;
; 23.974 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[25] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.128      ; 96.182     ;
; 23.991 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[29][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.121     ; 95.876     ;
; 23.992 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[17][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.119     ; 95.877     ;
; 23.994 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[25][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.119     ; 95.875     ;
; 23.997 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[5]  ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.139      ; 96.170     ;
; 24.037 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[2]  ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.139      ; 96.130     ;
; 24.042 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[5]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.131      ; 96.117     ;
; 24.045 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFNumerator[15]   ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.139      ; 96.122     ;
; 24.055 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFStage[2]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.140      ; 96.113     ;
; 24.062 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[0]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.131      ; 96.097     ;
; 24.073 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[2]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.131      ; 96.086     ;
; 24.073 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[20] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.126      ; 96.081     ;
; 24.081 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.128      ; 96.075     ;
; 24.097 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFStage[3]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.140      ; 96.071     ;
; 24.097 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFStage[12]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.139      ; 96.070     ;
; 24.106 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[3]  ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.139      ; 96.061     ;
; 24.120 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[8]              ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.139      ; 96.047     ;
; 24.123 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[1]  ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.139      ; 96.044     ;
; 24.125 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[3]              ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.130      ; 96.033     ;
; 24.134 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|RegisterFile:registerFile|registers[21][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.121     ; 95.733     ;
; 24.156 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|RegisterFile:registerFile|registers[29][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.122     ; 95.710     ;
; 24.157 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|RegisterFile:registerFile|registers[17][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.120     ; 95.711     ;
; 24.159 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|RegisterFile:registerFile|registers[25][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.120     ; 95.709     ;
; 24.161 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.129      ; 95.996     ;
; 24.164 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[1]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.131      ; 95.995     ;
; 24.168 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[4]  ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.139      ; 95.999     ;
; 24.176 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|RegisterFile:registerFile|registers[21][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.128     ; 95.684     ;
; 24.180 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFStage[8]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.137      ; 95.985     ;
; 24.198 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|RegisterFile:registerFile|registers[29][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.129     ; 95.661     ;
; 24.199 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|RegisterFile:registerFile|registers[17][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.127     ; 95.662     ;
; 24.201 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|RegisterFile:registerFile|registers[25][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.127     ; 95.660     ;
; 24.208 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[4]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.131      ; 95.951     ;
; 24.214 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFStage[4]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.140      ; 95.954     ;
; 24.223 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[23]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.123      ; 95.928     ;
; 24.224 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[20][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.120     ; 95.644     ;
; 24.225 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[24][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.120     ; 95.643     ;
; 24.230 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[28][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.118     ; 95.640     ;
; 24.230 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[24]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.123      ; 95.921     ;
; 24.232 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFStage[5]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.140      ; 95.936     ;
; 24.233 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[16][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.118     ; 95.637     ;
; 24.257 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[5]              ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.130      ; 95.901     ;
; 24.282 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[17][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.119     ; 95.587     ;
; 24.283 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[25][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.119     ; 95.586     ;
; 24.287 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFStage[9]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.137      ; 95.878     ;
; 24.295 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[3]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.131      ; 95.864     ;
; 24.299 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[6]  ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.139      ; 95.868     ;
; 24.313 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[23][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.116     ; 95.559     ;
; 24.315 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[27][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.116     ; 95.557     ;
; 24.320 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFStage[6]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.140      ; 95.848     ;
; 24.325 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[19][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.115     ; 95.548     ;
; 24.325 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[31][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.115     ; 95.548     ;
; 24.331 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[27][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.114     ; 95.543     ;
; 24.331 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[23][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.114     ; 95.543     ;
; 24.331 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[4]              ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.130      ; 95.827     ;
; 24.341 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[31][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.115     ; 95.532     ;
; 24.342 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[19][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.115     ; 95.531     ;
; 24.343 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[6]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.131      ; 95.816     ;
; 24.351 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[9]              ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.134      ; 95.811     ;
; 24.356 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30]       ; Processor:processor|RegisterFile:registerFile|registers[21][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.120     ; 95.512     ;
; 24.368 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.121      ; 95.781     ;
; 24.378 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30]       ; Processor:processor|RegisterFile:registerFile|registers[29][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.121     ; 95.489     ;
; 24.379 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30]       ; Processor:processor|RegisterFile:registerFile|registers[17][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.119     ; 95.490     ;
; 24.381 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[7]              ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.130      ; 95.777     ;
; 24.381 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30]       ; Processor:processor|RegisterFile:registerFile|registers[25][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.119     ; 95.488     ;
; 24.388 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[22][24]                                                                              ; clk          ; clk         ; 120.000      ; -0.122     ; 95.478     ;
; 24.389 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[30][24]                                                                              ; clk          ; clk         ; 120.000      ; -0.122     ; 95.477     ;
; 24.392 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFStage[7]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.140      ; 95.776     ;
; 24.395 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[24] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.128      ; 95.761     ;
; 24.396 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|RegisterFile:registerFile|registers[20][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.121     ; 95.471     ;
; 24.397 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|RegisterFile:registerFile|registers[24][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.121     ; 95.470     ;
; 24.402 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|RegisterFile:registerFile|registers[28][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.119     ; 95.467     ;
; 24.405 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|RegisterFile:registerFile|registers[16][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.119     ; 95.464     ;
; 24.406 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28]       ; Processor:processor|RegisterFile:registerFile|registers[21][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.120     ; 95.462     ;
; 24.421 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[7]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.131      ; 95.738     ;
; 24.424 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[10]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.134      ; 95.738     ;
; 24.428 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28]       ; Processor:processor|RegisterFile:registerFile|registers[29][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.121     ; 95.439     ;
; 24.429 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28]       ; Processor:processor|RegisterFile:registerFile|registers[17][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.119     ; 95.440     ;
; 24.431 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[8]  ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.139      ; 95.736     ;
; 24.431 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[9][15]                                                                               ; clk          ; clk         ; 120.000      ; -0.110     ; 95.447     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.357 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 8.743      ;
; 41.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.074      ; 8.629      ;
; 41.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.072      ; 8.304      ;
; 41.889 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.072      ; 8.201      ;
; 42.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 7.765      ;
; 42.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 7.645      ;
; 43.382 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.073      ; 6.709      ;
; 43.558 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 6.543      ;
; 43.818 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.094      ; 6.294      ;
; 44.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.087      ; 5.667      ;
; 44.442 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 5.658      ;
; 44.514 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.100      ; 5.604      ;
; 44.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 5.286      ;
; 45.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 5.021      ;
; 45.111 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 4.991      ;
; 45.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.070      ; 4.804      ;
; 45.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 4.477      ;
; 45.682 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 4.419      ;
; 46.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 3.572      ;
; 46.617 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 3.485      ;
; 46.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 3.458      ;
; 46.881 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 3.212      ;
; 46.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.084      ; 3.190      ;
; 47.234 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.074      ; 2.858      ;
; 47.376 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.071      ; 2.713      ;
; 47.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.071      ; 2.637      ;
; 47.684 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 2.416      ;
; 47.892 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.083      ; 2.209      ;
; 47.907 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.082      ; 2.193      ;
; 48.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.081      ; 2.057      ;
; 92.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.527      ;
; 92.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.527      ;
; 92.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.431      ;
; 92.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.431      ;
; 92.747 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 7.200      ;
; 92.835 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 7.104      ;
; 92.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.065      ;
; 92.872 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.065      ;
; 92.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.989      ;
; 92.948 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.989      ;
; 93.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.743      ;
; 93.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.662      ;
; 93.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.526      ;
; 93.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.526      ;
; 93.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.406      ;
; 93.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.406      ;
; 93.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.288      ;
; 93.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.288      ;
; 93.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.288      ;
; 93.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.288      ;
; 93.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.288      ;
; 93.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.288      ;
; 93.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 6.288      ;
; 93.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.194      ;
; 93.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.194      ;
; 93.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.194      ;
; 93.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.194      ;
; 93.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.194      ;
; 93.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.194      ;
; 93.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 6.194      ;
; 93.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 6.165      ;
; 93.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 6.165      ;
; 93.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 6.165      ;
; 93.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 6.165      ;
; 93.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 6.165      ;
; 93.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 6.165      ;
; 93.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 6.165      ;
; 93.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.204      ;
; 93.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.070      ;
; 93.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.070      ;
; 93.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.070      ;
; 93.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.070      ;
; 93.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.070      ;
; 93.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.070      ;
; 93.829 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.070      ;
; 93.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 6.071      ;
; 93.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 6.071      ;
; 93.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 6.071      ;
; 93.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 6.071      ;
; 93.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 6.071      ;
; 93.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 6.071      ;
; 93.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 6.071      ;
; 93.864 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 6.084      ;
; 93.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.976      ;
; 93.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.976      ;
; 93.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.976      ;
; 93.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.976      ;
; 93.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.976      ;
; 93.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.976      ;
; 93.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.976      ;
; 94.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.931      ;
; 94.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.931      ;
; 94.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.931      ;
; 94.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.931      ;
; 94.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.931      ;
; 94.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.931      ;
; 94.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.931      ;
; 94.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.931      ;
; 94.012 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.931      ;
; 94.026 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 5.930      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                               ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.440      ; 0.993      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 0.996      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.437      ; 0.998      ;
; 0.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.452      ; 1.014      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.003      ;
; 0.345 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.440      ; 1.007      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.440      ; 1.010      ;
; 0.349 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.010      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.440      ; 1.012      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.465      ; 1.041      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.015      ;
; 0.358 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.019      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.021      ;
; 0.364 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.025      ;
; 0.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.452      ; 1.039      ;
; 0.366 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.440      ; 1.028      ;
; 0.366 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.027      ;
; 0.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.440      ; 1.029      ;
; 0.368 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.440      ; 1.030      ;
; 0.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.032      ;
; 0.372 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.440      ; 1.034      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.035      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.465      ; 1.062      ;
; 0.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.040      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.048      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.439      ; 1.052      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.440      ; 1.063      ;
; 0.402 ; Processor:processor|PC:pc|currentPC[0]                                                                                                  ; Processor:processor|PC:pc|currentPC[0]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PC:pc|currentPC[1]                                                                                                  ; Processor:processor|PC:pc|currentPC[1]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|matrix_settings.secondary_buffer                                                                                    ; Processor:processor|matrix_settings.secondary_buffer                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|ALU:alu|lo[31]                                                                                                      ; Processor:processor|ALU:alu|lo[31]                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|ALU:alu|hi[31]                                                                                                      ; Processor:processor|ALU:alu|hi[31]                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[94]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[94]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[85]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[85]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[93]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[93]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[31]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[31]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[23]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[23]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[29]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[29]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[21]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[21]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[15]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[15]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[14]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[14]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[4]                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[4]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[5]                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[5]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[7]                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[7]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[6]                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[6]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|matrix_use_secondary_buffer                                                                                         ; Processor:processor|matrix_use_secondary_buffer                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[71]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[71]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[119]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[119]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[87]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[87]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[99]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[99]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[115]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[115]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[67]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[67]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[95]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[95]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[123]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[123]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[107]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[107]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[70]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[70]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[102]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[102]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[118]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[118]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[86]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[86]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[98]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[98]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[114]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[114]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[66]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[66]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[122]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[122]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[110]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[110]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[84]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[84]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[68]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[68]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[100]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[100]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[116]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[116]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[124]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[124]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[92]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[92]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[76]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[76]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[108]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[108]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[64]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[64]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[80]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[80]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[112]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[112]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[72]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[72]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[88]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[88]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[104]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[104]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[120]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[120]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[69]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[69]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[101]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[101]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[117]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[117]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[113]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[113]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[65]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[65]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[109]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[109]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[121]                                                                             ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[121]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[54]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[54]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[62]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[62]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[50]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[50]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[58]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[58]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[51]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[51]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[55]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[55]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[63]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[63]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[59]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[59]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[49]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[49]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[53]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[53]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[61]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[61]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[57]                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[57]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.080      ; 0.669      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clkIn'                                                                         ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 0.383 ; clk|q         ; clk           ; clk          ; clkIn       ; 0.000        ; -0.152     ; 0.437      ;
; 0.390 ; clk|q         ; clk           ; clk          ; clkIn       ; 0.000        ; -0.152     ; 0.444      ;
; 0.428 ; clkCounter[7] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 0.694      ;
; 0.646 ; clkCounter[6] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; clkCounter[5] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; clkCounter[3] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 0.912      ;
; 0.793 ; clkCounter[7] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.059      ;
; 0.803 ; clkCounter[7] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.069      ;
; 0.809 ; clkCounter[4] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.075      ;
; 0.819 ; clkCounter[1] ; clkCounter[1] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.085      ;
; 0.916 ; clkCounter[6] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.182      ;
; 0.926 ; clkCounter[6] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.192      ;
; 0.962 ; clkCounter[0] ; clkCounter[1] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.228      ;
; 0.963 ; clkCounter[5] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.229      ;
; 0.963 ; clkCounter[3] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.229      ;
; 0.972 ; clkCounter[2] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.238      ;
; 0.973 ; clkCounter[6] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.239      ;
; 0.977 ; clkCounter[2] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.243      ;
; 0.982 ; clkCounter[0] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.248      ;
; 1.019 ; clkCounter[1] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.285      ;
; 1.044 ; clkCounter[1] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.310      ;
; 1.084 ; clkCounter[3] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.350      ;
; 1.084 ; clkCounter[5] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.350      ;
; 1.088 ; clkCounter[0] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.354      ;
; 1.089 ; clkCounter[3] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.355      ;
; 1.098 ; clkCounter[2] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.364      ;
; 1.103 ; clkCounter[2] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.369      ;
; 1.106 ; clkCounter[5] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.372      ;
; 1.110 ; clkCounter[7] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.376      ;
; 1.113 ; clkCounter[1] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.379      ;
; 1.116 ; clkCounter[2] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.382      ;
; 1.116 ; clkCounter[5] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.382      ;
; 1.136 ; clkCounter[4] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.402      ;
; 1.141 ; clkCounter[4] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.407      ;
; 1.163 ; clkCounter[0] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.429      ;
; 1.179 ; clkCounter[0] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.445      ;
; 1.209 ; clkCounter[0] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.475      ;
; 1.210 ; clkCounter[3] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.476      ;
; 1.214 ; clkCounter[0] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.480      ;
; 1.224 ; clkCounter[2] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.490      ;
; 1.233 ; clkCounter[6] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.499      ;
; 1.256 ; clkCounter[1] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.522      ;
; 1.262 ; clkCounter[4] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.528      ;
; 1.262 ; clkCounter[1] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.528      ;
; 1.268 ; clkCounter[4] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.534      ;
; 1.278 ; clkCounter[4] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.544      ;
; 1.286 ; clkCounter[2] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.552      ;
; 1.287 ; clkCounter[3] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.553      ;
; 1.303 ; clkCounter[3] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.569      ;
; 1.335 ; clkCounter[0] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.601      ;
; 1.340 ; clkCounter[0] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.606      ;
; 1.356 ; clkCounter[2] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.622      ;
; 1.357 ; clkCounter[3] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.623      ;
; 1.382 ; clkCounter[1] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.648      ;
; 1.388 ; clkCounter[1] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.654      ;
; 1.423 ; clkCounter[5] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.689      ;
; 1.508 ; clkCounter[1] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.774      ;
; 1.585 ; clkCounter[4] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.080      ; 1.851      ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.669      ;
; 0.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.674      ;
; 0.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.674      ;
; 0.422 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.687      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_154|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_154|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_127|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_127|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_151|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_151|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_145|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_145|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.698      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.697      ;
; 0.433 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.697      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 95.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.592      ;
; 95.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.592      ;
; 95.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.592      ;
; 95.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.592      ;
; 95.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.592      ;
; 95.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.592      ;
; 95.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 4.592      ;
; 95.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.594      ;
; 95.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.594      ;
; 95.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.594      ;
; 95.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.594      ;
; 95.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.594      ;
; 95.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.594      ;
; 95.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.594      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.614      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.612      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.612      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.612      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.612      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.612      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.612      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.612      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_159|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.612      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_158|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.611      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_157|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.611      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_157|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.611      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_157|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.611      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_143|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.618      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.618      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.618      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.618      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_140|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.618      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.618      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.618      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.618      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_125|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.615      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_124|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.615      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_124|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.615      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_124|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.615      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_121|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.615      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_121|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.615      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_121|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.615      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_99|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.612      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.612      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.612      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.612      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_96|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.612      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.612      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.612      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.612      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_69|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.620      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.620      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.620      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.620      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.620      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.620      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.620      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.615      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.615      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.615      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.615      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.615      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.615      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.615      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.615      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.611      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.612      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.612      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.612      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.612      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.612      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.612      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.612      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.612      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.617      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_11|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.619      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.619      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.619      ;
; 95.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.619      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                                                                       ;
+---------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[2]               ; clk          ; clk         ; 120.000      ; -0.177     ; 10.531     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[2]               ; clk          ; clk         ; 120.000      ; -0.181     ; 10.527     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[13]              ; clk          ; clk         ; 120.000      ; -0.179     ; 10.529     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[16]              ; clk          ; clk         ; 120.000      ; -0.179     ; 10.529     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[11]              ; clk          ; clk         ; 120.000      ; -0.191     ; 10.517     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[31]              ; clk          ; clk         ; 120.000      ; -0.181     ; 10.527     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[31]              ; clk          ; clk         ; 120.000      ; -0.178     ; 10.530     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[24]              ; clk          ; clk         ; 120.000      ; -0.179     ; 10.529     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[9]               ; clk          ; clk         ; 120.000      ; -0.187     ; 10.521     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[12]              ; clk          ; clk         ; 120.000      ; -0.191     ; 10.517     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[14][27] ; clk          ; clk         ; 120.000      ; -0.185     ; 10.523     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[1]               ; clk          ; clk         ; 120.000      ; -0.181     ; 10.527     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[0]               ; clk          ; clk         ; 120.000      ; -0.178     ; 10.530     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][0]  ; clk          ; clk         ; 120.000      ; -0.192     ; 10.516     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[0]               ; clk          ; clk         ; 120.000      ; -0.179     ; 10.529     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[0]                            ; clk          ; clk         ; 120.000      ; -0.187     ; 10.521     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[12]                        ; clk          ; clk         ; 120.000      ; -0.177     ; 10.531     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[1]                            ; clk          ; clk         ; 120.000      ; -0.187     ; 10.521     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[15]                        ; clk          ; clk         ; 120.000      ; -0.177     ; 10.531     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[3]                     ; clk          ; clk         ; 120.000      ; -0.191     ; 10.517     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[4]                     ; clk          ; clk         ; 120.000      ; -0.191     ; 10.517     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[5]                     ; clk          ; clk         ; 120.000      ; -0.191     ; 10.517     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[5]                      ; clk          ; clk         ; 120.000      ; -0.191     ; 10.517     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[6]                     ; clk          ; clk         ; 120.000      ; -0.191     ; 10.517     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[7]                     ; clk          ; clk         ; 120.000      ; -0.191     ; 10.517     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[8]                     ; clk          ; clk         ; 120.000      ; -0.191     ; 10.517     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[9]                     ; clk          ; clk         ; 120.000      ; -0.191     ; 10.517     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[10]                    ; clk          ; clk         ; 120.000      ; -0.191     ; 10.517     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[11]                    ; clk          ; clk         ; 120.000      ; -0.191     ; 10.517     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[11]                     ; clk          ; clk         ; 120.000      ; -0.191     ; 10.517     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[12]                    ; clk          ; clk         ; 120.000      ; -0.191     ; 10.517     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[13]                    ; clk          ; clk         ; 120.000      ; -0.191     ; 10.517     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[14]                        ; clk          ; clk         ; 120.000      ; -0.177     ; 10.531     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|funct_d0[3]                         ; clk          ; clk         ; 120.000      ; -0.188     ; 10.520     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[23]                        ; clk          ; clk         ; 120.000      ; -0.177     ; 10.531     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[5]                            ; clk          ; clk         ; 120.000      ; -0.195     ; 10.513     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_registerWriteSource_d1[0]           ; clk          ; clk         ; 120.000      ; -0.192     ; 10.516     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[26]                        ; clk          ; clk         ; 120.000      ; -0.177     ; 10.531     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[21]                        ; clk          ; clk         ; 120.000      ; -0.177     ; 10.531     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[25]                        ; clk          ; clk         ; 120.000      ; -0.177     ; 10.531     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[26]                     ; clk          ; clk         ; 120.000      ; -0.177     ; 10.531     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[26]                     ; clk          ; clk         ; 120.000      ; -0.178     ; 10.530     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[6]                            ; clk          ; clk         ; 120.000      ; -0.186     ; 10.522     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[8]                            ; clk          ; clk         ; 120.000      ; -0.188     ; 10.520     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[13]                           ; clk          ; clk         ; 120.000      ; -0.185     ; 10.523     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[14]        ; clk          ; clk         ; 120.000      ; -0.193     ; 10.515     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[20]                     ; clk          ; clk         ; 120.000      ; -0.177     ; 10.531     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[20]                     ; clk          ; clk         ; 120.000      ; -0.178     ; 10.530     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[21]                     ; clk          ; clk         ; 120.000      ; -0.178     ; 10.530     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[27]                              ; clk          ; clk         ; 120.000      ; -0.196     ; 10.512     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[27]                              ; clk          ; clk         ; 120.000      ; -0.196     ; 10.512     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[14]                              ; clk          ; clk         ; 120.000      ; -0.196     ; 10.512     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[14]                              ; clk          ; clk         ; 120.000      ; -0.196     ; 10.512     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[14]                           ; clk          ; clk         ; 120.000      ; -0.188     ; 10.520     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[25]                     ; clk          ; clk         ; 120.000      ; -0.178     ; 10.530     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[25]                     ; clk          ; clk         ; 120.000      ; -0.178     ; 10.530     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[28]                     ; clk          ; clk         ; 120.000      ; -0.178     ; 10.530     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[28]                     ; clk          ; clk         ; 120.000      ; -0.178     ; 10.530     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[18]                     ; clk          ; clk         ; 120.000      ; -0.177     ; 10.531     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[18]                     ; clk          ; clk         ; 120.000      ; -0.178     ; 10.530     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[18]                        ; clk          ; clk         ; 120.000      ; -0.177     ; 10.531     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[19]                     ; clk          ; clk         ; 120.000      ; -0.177     ; 10.531     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[19]                     ; clk          ; clk         ; 120.000      ; -0.178     ; 10.530     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[22]                     ; clk          ; clk         ; 120.000      ; -0.177     ; 10.531     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[22]                     ; clk          ; clk         ; 120.000      ; -0.178     ; 10.530     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[23]                     ; clk          ; clk         ; 120.000      ; -0.177     ; 10.531     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[23]                     ; clk          ; clk         ; 120.000      ; -0.178     ; 10.530     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[24]                     ; clk          ; clk         ; 120.000      ; -0.192     ; 10.516     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[24]                     ; clk          ; clk         ; 120.000      ; -0.178     ; 10.530     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[27]                     ; clk          ; clk         ; 120.000      ; -0.177     ; 10.531     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[27]                     ; clk          ; clk         ; 120.000      ; -0.178     ; 10.530     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[29]                     ; clk          ; clk         ; 120.000      ; -0.179     ; 10.529     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[29]                     ; clk          ; clk         ; 120.000      ; -0.178     ; 10.530     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[30]                     ; clk          ; clk         ; 120.000      ; -0.177     ; 10.531     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[30]                     ; clk          ; clk         ; 120.000      ; -0.178     ; 10.530     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[31]                     ; clk          ; clk         ; 120.000      ; -0.177     ; 10.531     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[31]                     ; clk          ; clk         ; 120.000      ; -0.178     ; 10.530     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[0]                         ; clk          ; clk         ; 120.000      ; -0.187     ; 10.521     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[0]                      ; clk          ; clk         ; 120.000      ; -0.192     ; 10.516     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[0]                      ; clk          ; clk         ; 120.000      ; -0.192     ; 10.516     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[26]                              ; clk          ; clk         ; 120.000      ; -0.192     ; 10.516     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[26]                              ; clk          ; clk         ; 120.000      ; -0.192     ; 10.516     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[15]                    ; clk          ; clk         ; 120.000      ; -0.191     ; 10.517     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[15]                     ; clk          ; clk         ; 120.000      ; -0.191     ; 10.517     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_registerWriteSource_d1[1]           ; clk          ; clk         ; 120.000      ; -0.192     ; 10.516     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[14]                    ; clk          ; clk         ; 120.000      ; -0.191     ; 10.517     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[16]                    ; clk          ; clk         ; 120.000      ; -0.191     ; 10.517     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[17]                     ; clk          ; clk         ; 120.000      ; -0.179     ; 10.529     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[22]                              ; clk          ; clk         ; 120.000      ; -0.189     ; 10.519     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[29]                              ; clk          ; clk         ; 120.000      ; -0.198     ; 10.510     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[1]                         ; clk          ; clk         ; 120.000      ; -0.187     ; 10.521     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[1]                      ; clk          ; clk         ; 120.000      ; -0.192     ; 10.516     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[1]                      ; clk          ; clk         ; 120.000      ; -0.192     ; 10.516     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[5]                               ; clk          ; clk         ; 120.000      ; -0.198     ; 10.510     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[6]                               ; clk          ; clk         ; 120.000      ; -0.198     ; 10.510     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[7]                               ; clk          ; clk         ; 120.000      ; -0.195     ; 10.513     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[7]                            ; clk          ; clk         ; 120.000      ; -0.195     ; 10.513     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[21]                              ; clk          ; clk         ; 120.000      ; -0.198     ; 10.510     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[13]                              ; clk          ; clk         ; 120.000      ; -0.185     ; 10.523     ;
; 109.280 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[13]                              ; clk          ; clk         ; 120.000      ; -0.196     ; 10.512     ;
+---------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.435      ;
; 1.169 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.435      ;
; 1.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.670      ;
; 1.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.670      ;
; 1.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.670      ;
; 1.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.670      ;
; 1.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.670      ;
; 1.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.670      ;
; 1.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.670      ;
; 1.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.670      ;
; 1.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.670      ;
; 1.406 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.670      ;
; 1.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.699      ;
; 1.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.699      ;
; 1.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.699      ;
; 1.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.699      ;
; 1.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.699      ;
; 1.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.699      ;
; 1.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.699      ;
; 1.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.699      ;
; 1.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.699      ;
; 1.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.699      ;
; 1.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.699      ;
; 1.436 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.699      ;
; 1.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.715      ;
; 1.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.715      ;
; 1.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.715      ;
; 1.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.715      ;
; 1.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.715      ;
; 1.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.715      ;
; 1.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.715      ;
; 1.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.715      ;
; 1.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.715      ;
; 1.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.715      ;
; 1.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.715      ;
; 1.533 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 1.808      ;
; 1.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 2.010      ;
; 1.790 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.048      ;
; 4.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.393      ;
; 4.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.393      ;
; 4.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.393      ;
; 4.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.393      ;
; 4.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.393      ;
; 4.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.393      ;
; 4.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 4.393      ;
; 4.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.392      ;
; 4.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.392      ;
; 4.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.392      ;
; 4.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.392      ;
; 4.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.392      ;
; 4.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.392      ;
; 4.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.392      ;
; 4.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_137|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.403      ;
; 4.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.403      ;
; 4.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 4.403      ;
; 4.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 4.402      ;
; 4.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_134|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 4.402      ;
; 4.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 4.402      ;
; 4.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 4.402      ;
; 4.127 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 4.402      ;
; 4.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_131|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.391      ;
; 4.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_130|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.391      ;
; 4.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_130|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.391      ;
; 4.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_130|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.391      ;
; 4.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.391      ;
; 4.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_127|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.391      ;
; 4.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_127|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.391      ;
; 4.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_127|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.391      ;
; 4.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.389      ;
; 4.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.389      ;
; 4.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.389      ;
; 4.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.389      ;
; 4.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.389      ;
; 4.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.389      ;
; 4.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.389      ;
; 4.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.389      ;
; 4.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 4.389      ;
; 4.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 4.374      ;
; 4.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 4.374      ;
; 4.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 4.374      ;
; 4.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 4.374      ;
; 4.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 4.374      ;
; 4.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 4.374      ;
; 4.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 4.374      ;
; 4.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 4.374      ;
; 4.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 4.374      ;
; 4.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 4.374      ;
; 4.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 4.374      ;
; 4.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 4.374      ;
; 4.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 4.374      ;
; 4.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 4.374      ;
; 4.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 4.374      ;
; 4.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 4.374      ;
; 4.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 4.366      ;
; 4.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 4.366      ;
; 4.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 4.366      ;
; 4.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_143|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.408      ;
; 4.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.408      ;
; 4.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.408      ;
; 4.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 4.408      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                                                                      ;
+-------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.509 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[20]                        ; clk          ; clk         ; 0.000        ; 0.275      ; 9.970      ;
; 9.509 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[16]                        ; clk          ; clk         ; 0.000        ; 0.275      ; 9.970      ;
; 9.509 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_rtIn_d0[2]                      ; clk          ; clk         ; 0.000        ; 0.275      ; 9.970      ;
; 9.510 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[6]                         ; clk          ; clk         ; 0.000        ; 0.276      ; 9.972      ;
; 9.510 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[2]                     ; clk          ; clk         ; 0.000        ; 0.276      ; 9.972      ;
; 9.510 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[2]                      ; clk          ; clk         ; 0.000        ; 0.276      ; 9.972      ;
; 9.510 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[8]                         ; clk          ; clk         ; 0.000        ; 0.276      ; 9.972      ;
; 9.510 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[2]                         ; clk          ; clk         ; 0.000        ; 0.276      ; 9.972      ;
; 9.511 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[10]              ; clk          ; clk         ; 0.000        ; 0.277      ; 9.974      ;
; 9.511 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[22]                        ; clk          ; clk         ; 0.000        ; 0.277      ; 9.974      ;
; 9.511 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[11]        ; clk          ; clk         ; 0.000        ; 0.278      ; 9.975      ;
; 9.511 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|matrix_settings.secondary_buffer            ; clk          ; clk         ; 0.000        ; 0.277      ; 9.974      ;
; 9.511 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[10]                        ; clk          ; clk         ; 0.000        ; 0.277      ; 9.974      ;
; 9.511 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[13]                        ; clk          ; clk         ; 0.000        ; 0.278      ; 9.975      ;
; 9.512 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_writeAddress_d0[2]             ; clk          ; clk         ; 0.000        ; 0.268      ; 9.966      ;
; 9.512 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_registerWrite_d0                    ; clk          ; clk         ; 0.000        ; 0.267      ; 9.965      ;
; 9.512 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_writeAddress_d0[4]             ; clk          ; clk         ; 0.000        ; 0.268      ; 9.966      ;
; 9.512 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_rtIn_d0[3]                      ; clk          ; clk         ; 0.000        ; 0.268      ; 9.966      ;
; 9.512 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_writeAddress_d0[3]             ; clk          ; clk         ; 0.000        ; 0.268      ; 9.966      ;
; 9.512 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_writeAddress_d0[0]             ; clk          ; clk         ; 0.000        ; 0.268      ; 9.966      ;
; 9.512 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_writeAddress_d0[1]             ; clk          ; clk         ; 0.000        ; 0.268      ; 9.966      ;
; 9.512 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_branchMode_d0[2]                    ; clk          ; clk         ; 0.000        ; 0.268      ; 9.966      ;
; 9.512 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_branchMode_d0[0]                    ; clk          ; clk         ; 0.000        ; 0.268      ; 9.966      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[3]               ; clk          ; clk         ; 0.000        ; 0.279      ; 9.983      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[13]              ; clk          ; clk         ; 0.000        ; 0.290      ; 9.994      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[16]              ; clk          ; clk         ; 0.000        ; 0.290      ; 9.994      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[31]              ; clk          ; clk         ; 0.000        ; 0.291      ; 9.995      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[24]              ; clk          ; clk         ; 0.000        ; 0.290      ; 9.994      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[7]               ; clk          ; clk         ; 0.000        ; 0.270      ; 9.974      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[14][27] ; clk          ; clk         ; 0.000        ; 0.283      ; 9.987      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[0]               ; clk          ; clk         ; 0.000        ; 0.291      ; 9.995      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[0]               ; clk          ; clk         ; 0.000        ; 0.290      ; 9.994      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[0]                            ; clk          ; clk         ; 0.000        ; 0.281      ; 9.985      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[12]                        ; clk          ; clk         ; 0.000        ; 0.292      ; 9.996      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[1]                            ; clk          ; clk         ; 0.000        ; 0.281      ; 9.985      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[15]                        ; clk          ; clk         ; 0.000        ; 0.292      ; 9.996      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[14]                        ; clk          ; clk         ; 0.000        ; 0.292      ; 9.996      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[3]                            ; clk          ; clk         ; 0.000        ; 0.279      ; 9.983      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[23]                        ; clk          ; clk         ; 0.000        ; 0.292      ; 9.996      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[12]                           ; clk          ; clk         ; 0.000        ; 0.277      ; 9.981      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[26]                        ; clk          ; clk         ; 0.000        ; 0.292      ; 9.996      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[21]                        ; clk          ; clk         ; 0.000        ; 0.292      ; 9.996      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[25]                        ; clk          ; clk         ; 0.000        ; 0.292      ; 9.996      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[26]                     ; clk          ; clk         ; 0.000        ; 0.291      ; 9.995      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[26]                     ; clk          ; clk         ; 0.000        ; 0.290      ; 9.994      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[8]                            ; clk          ; clk         ; 0.000        ; 0.281      ; 9.985      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[13]                           ; clk          ; clk         ; 0.000        ; 0.284      ; 9.988      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[15]                           ; clk          ; clk         ; 0.000        ; 0.275      ; 9.979      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[14]        ; clk          ; clk         ; 0.000        ; 0.275      ; 9.979      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[20]                     ; clk          ; clk         ; 0.000        ; 0.291      ; 9.995      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[20]                     ; clk          ; clk         ; 0.000        ; 0.290      ; 9.994      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[21]                     ; clk          ; clk         ; 0.000        ; 0.290      ; 9.994      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[23]                              ; clk          ; clk         ; 0.000        ; 0.271      ; 9.975      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[23]                              ; clk          ; clk         ; 0.000        ; 0.277      ; 9.981      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[14]                           ; clk          ; clk         ; 0.000        ; 0.281      ; 9.985      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[25]                     ; clk          ; clk         ; 0.000        ; 0.290      ; 9.994      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[25]                     ; clk          ; clk         ; 0.000        ; 0.290      ; 9.994      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[28]                     ; clk          ; clk         ; 0.000        ; 0.290      ; 9.994      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[28]                     ; clk          ; clk         ; 0.000        ; 0.290      ; 9.994      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[18]                     ; clk          ; clk         ; 0.000        ; 0.291      ; 9.995      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[18]                     ; clk          ; clk         ; 0.000        ; 0.290      ; 9.994      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[18]                        ; clk          ; clk         ; 0.000        ; 0.292      ; 9.996      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[19]                     ; clk          ; clk         ; 0.000        ; 0.291      ; 9.995      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[19]                     ; clk          ; clk         ; 0.000        ; 0.290      ; 9.994      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[22]                     ; clk          ; clk         ; 0.000        ; 0.291      ; 9.995      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[22]                     ; clk          ; clk         ; 0.000        ; 0.290      ; 9.994      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[23]                     ; clk          ; clk         ; 0.000        ; 0.291      ; 9.995      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[23]                     ; clk          ; clk         ; 0.000        ; 0.290      ; 9.994      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[24]                     ; clk          ; clk         ; 0.000        ; 0.290      ; 9.994      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[27]                     ; clk          ; clk         ; 0.000        ; 0.291      ; 9.995      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[27]                     ; clk          ; clk         ; 0.000        ; 0.290      ; 9.994      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[29]                     ; clk          ; clk         ; 0.000        ; 0.290      ; 9.994      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[29]                     ; clk          ; clk         ; 0.000        ; 0.290      ; 9.994      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[30]                     ; clk          ; clk         ; 0.000        ; 0.291      ; 9.995      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[30]                     ; clk          ; clk         ; 0.000        ; 0.290      ; 9.994      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[31]                     ; clk          ; clk         ; 0.000        ; 0.291      ; 9.995      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[31]                     ; clk          ; clk         ; 0.000        ; 0.290      ; 9.994      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[0]                         ; clk          ; clk         ; 0.000        ; 0.281      ; 9.985      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[17]                     ; clk          ; clk         ; 0.000        ; 0.290      ; 9.994      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[2]                               ; clk          ; clk         ; 0.000        ; 0.274      ; 9.978      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[15]                              ; clk          ; clk         ; 0.000        ; 0.270      ; 9.974      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[3]                               ; clk          ; clk         ; 0.000        ; 0.277      ; 9.981      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[1]                         ; clk          ; clk         ; 0.000        ; 0.281      ; 9.985      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[5]                               ; clk          ; clk         ; 0.000        ; 0.270      ; 9.974      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|funct_d0[1]                         ; clk          ; clk         ; 0.000        ; 0.275      ; 9.979      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[6]                               ; clk          ; clk         ; 0.000        ; 0.270      ; 9.974      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[21]                              ; clk          ; clk         ; 0.000        ; 0.277      ; 9.981      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[13]                              ; clk          ; clk         ; 0.000        ; 0.284      ; 9.988      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[12]                              ; clk          ; clk         ; 0.000        ; 0.271      ; 9.975      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[12]                              ; clk          ; clk         ; 0.000        ; 0.277      ; 9.981      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[1]                               ; clk          ; clk         ; 0.000        ; 0.274      ; 9.978      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[4]                               ; clk          ; clk         ; 0.000        ; 0.278      ; 9.982      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[4]                               ; clk          ; clk         ; 0.000        ; 0.270      ; 9.974      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[4]                            ; clk          ; clk         ; 0.000        ; 0.278      ; 9.982      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[5]                         ; clk          ; clk         ; 0.000        ; 0.292      ; 9.996      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[11]                        ; clk          ; clk         ; 0.000        ; 0.292      ; 9.996      ;
; 9.518 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[0]                               ; clk          ; clk         ; 0.000        ; 0.274      ; 9.978      ;
; 9.519 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[22][8]  ; clk          ; clk         ; 0.000        ; 0.250      ; 9.955      ;
; 9.519 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[18][8]  ; clk          ; clk         ; 0.000        ; 0.251      ; 9.956      ;
; 9.519 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[30][8]  ; clk          ; clk         ; 0.000        ; 0.250      ; 9.955      ;
+-------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 230.756 ns




+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                  ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note                                                          ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
; 11.37 MHz  ; 11.37 MHz       ; clk                 ;                                                               ;
; 63.17 MHz  ; 63.17 MHz       ; altera_reserved_tck ;                                                               ;
; 449.03 MHz ; 250.0 MHz       ; clkIn               ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clkIn               ; 17.773 ; 0.000         ;
; clk                 ; 32.079 ; 0.000         ;
; altera_reserved_tck ; 42.085 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clkIn               ; 0.334 ; 0.000         ;
; clk                 ; 0.336 ; 0.000         ;
; altera_reserved_tck ; 0.354 ; 0.000         ;
+---------------------+-------+---------------+


+-----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary         ;
+---------------------+---------+---------------+
; Clock               ; Slack   ; End Point TNS ;
+---------------------+---------+---------------+
; altera_reserved_tck ; 95.748  ; 0.000         ;
; clk                 ; 110.303 ; 0.000         ;
+---------------------+---------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.070 ; 0.000         ;
; clk                 ; 8.652 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clkIn               ; 9.778  ; 0.000             ;
; altera_reserved_tck ; 49.500 ; 0.000             ;
; clk                 ; 59.675 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clkIn'                                                                          ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 17.773 ; clkCounter[1] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 2.154      ;
; 17.924 ; clkCounter[0] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 2.003      ;
; 17.994 ; clkCounter[1] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.933      ;
; 18.015 ; clkCounter[0] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.912      ;
; 18.023 ; clkCounter[1] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.904      ;
; 18.110 ; clkCounter[1] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.817      ;
; 18.131 ; clkCounter[0] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.796      ;
; 18.139 ; clkCounter[1] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.788      ;
; 18.141 ; clkCounter[4] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.786      ;
; 18.160 ; clkCounter[0] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.767      ;
; 18.180 ; clkCounter[4] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.747      ;
; 18.233 ; clkCounter[2] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.694      ;
; 18.245 ; clkCounter[3] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.682      ;
; 18.247 ; clkCounter[0] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.680      ;
; 18.255 ; clkCounter[1] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.672      ;
; 18.274 ; clkCounter[3] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.653      ;
; 18.276 ; clkCounter[0] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.651      ;
; 18.283 ; clkCounter[5] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.644      ;
; 18.296 ; clkCounter[4] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.631      ;
; 18.308 ; clkCounter[4] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.619      ;
; 18.316 ; clkCounter[2] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.611      ;
; 18.327 ; clkCounter[2] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.600      ;
; 18.336 ; clkCounter[3] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.591      ;
; 18.349 ; clkCounter[2] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.578      ;
; 18.361 ; clkCounter[5] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.566      ;
; 18.361 ; clkCounter[3] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.566      ;
; 18.363 ; clkCounter[0] ; clkCounter[1] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.564      ;
; 18.373 ; clkCounter[2] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.554      ;
; 18.378 ; clkCounter[2] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.549      ;
; 18.382 ; clkCounter[3] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.545      ;
; 18.387 ; clkCounter[3] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.540      ;
; 18.390 ; clkCounter[5] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.537      ;
; 18.390 ; clkCounter[3] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.537      ;
; 18.432 ; clkCounter[2] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.495      ;
; 18.432 ; clkCounter[4] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.495      ;
; 18.436 ; clkCounter[6] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.491      ;
; 18.439 ; clkCounter[4] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.488      ;
; 18.443 ; clkCounter[0] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.484      ;
; 18.465 ; clkCounter[2] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.462      ;
; 18.466 ; clkCounter[6] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.461      ;
; 18.494 ; clkCounter[0] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.433      ;
; 18.548 ; clkCounter[1] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.379      ;
; 18.550 ; clkCounter[7] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.377      ;
; 18.577 ; clkCounter[5] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.350      ;
; 18.593 ; clkCounter[5] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.334      ;
; 18.597 ; clkCounter[1] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.330      ;
; 18.730 ; clkCounter[6] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.197      ;
; 18.746 ; clkCounter[6] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.181      ;
; 18.769 ; clkCounter[4] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.158      ;
; 18.777 ; clkCounter[1] ; clkCounter[1] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.150      ;
; 18.844 ; clkCounter[7] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.083      ;
; 18.860 ; clkCounter[7] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.067      ;
; 18.897 ; clkCounter[6] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.030      ;
; 18.912 ; clkCounter[5] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.015      ;
; 18.912 ; clkCounter[3] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 1.015      ;
; 19.194 ; clkCounter[7] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.072     ; 0.733      ;
; 19.244 ; clk|q         ; clk           ; clk          ; clkIn       ; 20.000       ; -0.285     ; 0.470      ;
; 19.272 ; clk|q         ; clk           ; clk          ; clkIn       ; 20.000       ; -0.285     ; 0.442      ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                              ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 32.079 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.092      ; 88.033     ;
; 32.127 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.092      ; 87.985     ;
; 32.346 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.085      ; 87.759     ;
; 32.461 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.092      ; 87.651     ;
; 32.505 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.092      ; 87.607     ;
; 32.638 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFStage[0]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.090      ; 87.472     ;
; 32.713 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFStage[1]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.109      ; 87.416     ;
; 32.724 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.092      ; 87.388     ;
; 32.730 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[27]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.092      ; 87.382     ;
; 32.797 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.096      ; 87.319     ;
; 32.802 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.096      ; 87.314     ;
; 32.847 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.096      ; 87.269     ;
; 32.859 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[26]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.092      ; 87.253     ;
; 32.859 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[25]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.092      ; 87.253     ;
; 33.061 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.096      ; 87.055     ;
; 33.184 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[26] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.096      ; 86.932     ;
; 33.193 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[0]              ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.106      ; 86.933     ;
; 33.193 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[27] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.096      ; 86.923     ;
; 33.224 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[25] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.096      ; 86.892     ;
; 33.227 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[21][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.109     ; 86.653     ;
; 33.235 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[2]              ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.100      ; 86.885     ;
; 33.242 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[29][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.110     ; 86.637     ;
; 33.245 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[17][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.108     ; 86.636     ;
; 33.247 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[25][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.108     ; 86.634     ;
; 33.252 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.098      ; 86.866     ;
; 33.268 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[5]  ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.108      ; 86.860     ;
; 33.299 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[1]              ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.100      ; 86.821     ;
; 33.300 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.098      ; 86.818     ;
; 33.338 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[20] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.095      ; 86.777     ;
; 33.339 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFStage[2]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.109      ; 86.790     ;
; 33.363 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFStage[12]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.108      ; 86.765     ;
; 33.387 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFNumerator[15]   ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.108      ; 86.741     ;
; 33.389 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[2]  ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.108      ; 86.739     ;
; 33.393 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|RegisterFile:registerFile|registers[21][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.109     ; 86.487     ;
; 33.395 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[5]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.101      ; 86.726     ;
; 33.399 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[3]  ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.108      ; 86.729     ;
; 33.401 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[0]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.101      ; 86.720     ;
; 33.406 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[8]              ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.109      ; 86.723     ;
; 33.408 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|RegisterFile:registerFile|registers[29][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.110     ; 86.471     ;
; 33.411 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|RegisterFile:registerFile|registers[17][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.108     ; 86.470     ;
; 33.413 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|RegisterFile:registerFile|registers[25][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.108     ; 86.468     ;
; 33.414 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFStage[3]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.109      ; 86.715     ;
; 33.420 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[2]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.101      ; 86.701     ;
; 33.422 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[20][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.108     ; 86.459     ;
; 33.423 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[28][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.106     ; 86.460     ;
; 33.424 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[24][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.108     ; 86.457     ;
; 33.427 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[16][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.106     ; 86.456     ;
; 33.433 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[3]              ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.100      ; 86.687     ;
; 33.446 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFStage[8]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.106      ; 86.680     ;
; 33.446 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|RegisterFile:registerFile|registers[21][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.116     ; 86.427     ;
; 33.456 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[1]  ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.108      ; 86.672     ;
; 33.461 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|RegisterFile:registerFile|registers[29][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.117     ; 86.411     ;
; 33.464 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|RegisterFile:registerFile|registers[17][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.115     ; 86.410     ;
; 33.466 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|RegisterFile:registerFile|registers[25][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.115     ; 86.408     ;
; 33.476 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[17][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.108     ; 86.405     ;
; 33.477 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[25][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.108     ; 86.404     ;
; 33.478 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFStage[4]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.109      ; 86.651     ;
; 33.482 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[23]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.093      ; 86.631     ;
; 33.488 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[24]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.093      ; 86.625     ;
; 33.499 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[1]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.101      ; 86.622     ;
; 33.505 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[4]  ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.108      ; 86.623     ;
; 33.519 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[19][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.102     ; 86.368     ;
; 33.519 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[31][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.102     ; 86.368     ;
; 33.519 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.091      ; 86.592     ;
; 33.523 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[27][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.101     ; 86.365     ;
; 33.524 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[23][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.101     ; 86.364     ;
; 33.532 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFStage[5]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.109      ; 86.597     ;
; 33.539 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[4]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.101      ; 86.582     ;
; 33.544 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[23][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.103     ; 86.342     ;
; 33.546 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[27][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.103     ; 86.340     ;
; 33.549 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[5]              ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.100      ; 86.571     ;
; 33.561 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFStage[9]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.106      ; 86.565     ;
; 33.561 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30]       ; Processor:processor|RegisterFile:registerFile|registers[21][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.109     ; 86.319     ;
; 33.570 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[31][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.102     ; 86.317     ;
; 33.571 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[19][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.102     ; 86.316     ;
; 33.572 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFStage[6]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.109      ; 86.557     ;
; 33.576 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30]       ; Processor:processor|RegisterFile:registerFile|registers[29][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.110     ; 86.303     ;
; 33.579 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30]       ; Processor:processor|RegisterFile:registerFile|registers[17][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.108     ; 86.302     ;
; 33.581 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30]       ; Processor:processor|RegisterFile:registerFile|registers[25][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.108     ; 86.300     ;
; 33.588 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|RegisterFile:registerFile|registers[20][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.108     ; 86.293     ;
; 33.589 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|RegisterFile:registerFile|registers[28][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.106     ; 86.294     ;
; 33.590 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|RegisterFile:registerFile|registers[24][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.108     ; 86.291     ;
; 33.593 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|RegisterFile:registerFile|registers[16][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.106     ; 86.290     ;
; 33.605 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28]       ; Processor:processor|RegisterFile:registerFile|registers[21][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.109     ; 86.275     ;
; 33.614 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[3]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.101      ; 86.507     ;
; 33.616 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[9][15]                                                                               ; clk          ; clk         ; 120.000      ; -0.097     ; 86.276     ;
; 33.616 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[4]              ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.100      ; 86.504     ;
; 33.618 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[8][15]                                                                               ; clk          ; clk         ; 120.000      ; -0.097     ; 86.274     ;
; 33.618 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[9]              ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.103      ; 86.505     ;
; 33.620 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[6]  ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.108      ; 86.508     ;
; 33.620 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28]       ; Processor:processor|RegisterFile:registerFile|registers[29][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.110     ; 86.259     ;
; 33.623 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28]       ; Processor:processor|RegisterFile:registerFile|registers[17][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.108     ; 86.258     ;
; 33.625 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28]       ; Processor:processor|RegisterFile:registerFile|registers[25][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.108     ; 86.256     ;
; 33.627 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[24] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.095      ; 86.488     ;
; 33.629 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[30][24]                                                                              ; clk          ; clk         ; 120.000      ; -0.111     ; 86.249     ;
; 33.629 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[22][24]                                                                              ; clk          ; clk         ; 120.000      ; -0.111     ; 86.249     ;
; 33.634 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.098      ; 86.484     ;
; 33.641 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|RegisterFile:registerFile|registers[20][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.115     ; 86.233     ;
; 33.642 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|RegisterFile:registerFile|registers[28][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.113     ; 86.234     ;
; 33.642 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|RegisterFile:registerFile|registers[17][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.108     ; 86.239     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 8.080      ;
; 42.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 7.946      ;
; 42.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 7.654      ;
; 42.568 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 7.586      ;
; 43.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 7.138      ;
; 43.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 7.018      ;
; 43.907 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 6.249      ;
; 44.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 6.056      ;
; 44.308 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.160      ; 5.871      ;
; 44.900 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 5.266      ;
; 44.920 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 5.252      ;
; 44.993 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.165      ; 5.191      ;
; 45.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 4.828      ;
; 45.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 4.650      ;
; 45.563 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 4.605      ;
; 45.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.134      ; 4.474      ;
; 46.039 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 4.129      ;
; 46.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 4.059      ;
; 46.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 3.275      ;
; 47.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 3.163      ;
; 47.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 3.140      ;
; 47.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.139      ; 2.894      ;
; 47.300 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 2.868      ;
; 47.552 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 2.605      ;
; 47.723 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 2.431      ;
; 47.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.135      ; 2.369      ;
; 48.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 2.160      ;
; 48.192 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 1.974      ;
; 48.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.146      ; 1.966      ;
; 48.309 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.145      ; 1.855      ;
; 93.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.921      ;
; 93.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.921      ;
; 93.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.787      ;
; 93.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.787      ;
; 93.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 6.618      ;
; 93.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.495      ;
; 93.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.495      ;
; 93.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.484      ;
; 93.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.427      ;
; 93.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.427      ;
; 93.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.192      ;
; 93.820 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.124      ;
; 93.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.979      ;
; 93.977 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.979      ;
; 94.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.859      ;
; 94.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.859      ;
; 94.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.670      ;
; 94.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.670      ;
; 94.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.670      ;
; 94.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.670      ;
; 94.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.670      ;
; 94.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.670      ;
; 94.251 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 5.670      ;
; 94.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.676      ;
; 94.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.631      ;
; 94.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.631      ;
; 94.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.631      ;
; 94.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.631      ;
; 94.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.631      ;
; 94.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.631      ;
; 94.282 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 5.631      ;
; 94.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.596      ;
; 94.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.596      ;
; 94.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.596      ;
; 94.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.596      ;
; 94.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.596      ;
; 94.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.596      ;
; 94.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 5.596      ;
; 94.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.557      ;
; 94.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.557      ;
; 94.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.557      ;
; 94.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.557      ;
; 94.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.557      ;
; 94.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.557      ;
; 94.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 5.557      ;
; 94.400 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 5.556      ;
; 94.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.487      ;
; 94.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.487      ;
; 94.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.487      ;
; 94.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.487      ;
; 94.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.487      ;
; 94.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.487      ;
; 94.423 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.487      ;
; 94.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.449      ;
; 94.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.447      ;
; 94.488 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.447      ;
; 94.491 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.444      ;
; 94.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.443      ;
; 94.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.438      ;
; 94.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.437      ;
; 94.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.436      ;
; 94.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.413      ;
; 94.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.413      ;
; 94.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.413      ;
; 94.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.413      ;
; 94.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.413      ;
; 94.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.413      ;
; 94.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 5.413      ;
; 94.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.435      ;
; 94.532 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.403      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clkIn'                                                                          ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 0.334 ; clk|q         ; clk           ; clk          ; clkIn       ; 0.000        ; -0.141     ; 0.384      ;
; 0.349 ; clk|q         ; clk           ; clk          ; clkIn       ; 0.000        ; -0.141     ; 0.399      ;
; 0.387 ; clkCounter[7] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 0.630      ;
; 0.588 ; clkCounter[6] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 0.831      ;
; 0.590 ; clkCounter[3] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; clkCounter[5] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 0.834      ;
; 0.714 ; clkCounter[7] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 0.957      ;
; 0.729 ; clkCounter[7] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 0.972      ;
; 0.751 ; clkCounter[4] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 0.994      ;
; 0.762 ; clkCounter[1] ; clkCounter[1] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.005      ;
; 0.827 ; clkCounter[6] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.070      ;
; 0.842 ; clkCounter[6] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.085      ;
; 0.876 ; clkCounter[6] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.119      ;
; 0.877 ; clkCounter[2] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.120      ;
; 0.877 ; clkCounter[3] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.120      ;
; 0.877 ; clkCounter[0] ; clkCounter[1] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.120      ;
; 0.878 ; clkCounter[5] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.121      ;
; 0.888 ; clkCounter[2] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.131      ;
; 0.895 ; clkCounter[0] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.138      ;
; 0.936 ; clkCounter[1] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.179      ;
; 0.960 ; clkCounter[1] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.203      ;
; 0.976 ; clkCounter[3] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.219      ;
; 0.977 ; clkCounter[5] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.220      ;
; 0.987 ; clkCounter[3] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.230      ;
; 0.987 ; clkCounter[0] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.230      ;
; 0.987 ; clkCounter[2] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.230      ;
; 0.998 ; clkCounter[2] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.241      ;
; 1.002 ; clkCounter[5] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.245      ;
; 1.002 ; clkCounter[7] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.245      ;
; 1.017 ; clkCounter[5] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.260      ;
; 1.021 ; clkCounter[2] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.264      ;
; 1.021 ; clkCounter[1] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.264      ;
; 1.039 ; clkCounter[4] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.282      ;
; 1.045 ; clkCounter[0] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.288      ;
; 1.050 ; clkCounter[4] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.293      ;
; 1.065 ; clkCounter[0] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.308      ;
; 1.086 ; clkCounter[3] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.329      ;
; 1.086 ; clkCounter[0] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.329      ;
; 1.097 ; clkCounter[0] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.340      ;
; 1.097 ; clkCounter[2] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.340      ;
; 1.115 ; clkCounter[6] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.358      ;
; 1.122 ; clkCounter[1] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.365      ;
; 1.149 ; clkCounter[4] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.392      ;
; 1.151 ; clkCounter[4] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.394      ;
; 1.157 ; clkCounter[4] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.400      ;
; 1.159 ; clkCounter[1] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.402      ;
; 1.160 ; clkCounter[3] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.403      ;
; 1.163 ; clkCounter[2] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.406      ;
; 1.180 ; clkCounter[3] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.423      ;
; 1.196 ; clkCounter[0] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.439      ;
; 1.207 ; clkCounter[0] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.450      ;
; 1.231 ; clkCounter[3] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.474      ;
; 1.232 ; clkCounter[1] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.475      ;
; 1.234 ; clkCounter[2] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.477      ;
; 1.269 ; clkCounter[1] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.512      ;
; 1.290 ; clkCounter[5] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.533      ;
; 1.342 ; clkCounter[1] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.585      ;
; 1.445 ; clkCounter[4] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.072      ; 1.688      ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.405      ; 0.942      ;
; 0.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.391      ; 0.935      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.391      ; 0.936      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.392      ; 0.937      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.391      ; 0.939      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.391      ; 0.940      ;
; 0.348 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.390      ; 0.939      ;
; 0.350 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.392      ; 0.943      ;
; 0.351 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.392      ; 0.944      ;
; 0.354 ; Processor:processor|pc_resetAddress[3]                                                                                                                                                                                   ; Processor:processor|pc_resetAddress[3]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|pc_resetAddress[25]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[25]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|pc_resetAddress[15]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[15]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.419      ; 0.974      ;
; 0.354 ; Processor:processor|PC:pc|currentPC[0]                                                                                                                                                                                   ; Processor:processor|PC:pc|currentPC[0]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PC:pc|currentPC[1]                                                                                                                                                                                   ; Processor:processor|PC:pc|currentPC[1]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|matrix_settings.secondary_buffer                                                                                                                                                                     ; Processor:processor|matrix_settings.secondary_buffer                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|matrix_use_secondary_buffer                                                                                                                                                                          ; Processor:processor|matrix_use_secondary_buffer                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[67]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[67]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[66]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[66]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[64]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[64]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[65]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[65]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[62]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[62]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[58]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[58]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[60]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[60]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[20]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[20]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[16]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[16]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[28]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[28]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[24]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[24]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[18]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[18]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[22]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[22]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[30]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[30]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[26]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[26]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[12]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[12]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[3]                                                                                                                                                                ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[3]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[0]                                                                                                                                                                ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[0]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[2]                                                                                                                                                                ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[2]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[8]                                                                                                                                                                ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[8]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[10]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[10]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[212]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[212]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[220]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[220]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[193]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[193]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[192]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[192]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[194]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[194]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[195]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[195]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|LEDDisplay:ledDisplay1|state~7                                                                                                                                                                       ; Processor:processor|LEDDisplay:ledDisplay1|state~7                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Processor:processor|LEDDisplay:ledDisplay1|row[0]                                                                                                                                                                        ; Processor:processor|LEDDisplay:ledDisplay1|row[0]                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[2]                                                                                                                                                                                   ; Processor:processor|pc_resetAddress[2]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[9]                                                                                                                                                                                   ; Processor:processor|pc_resetAddress[9]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[4]                                                                                                                                                                                   ; Processor:processor|pc_resetAddress[4]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[11]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[11]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[14]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[14]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[17]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[17]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[29]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[29]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[18]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[18]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[22]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[22]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[19]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[19]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[28]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[28]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[12]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[12]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[31]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[31]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[30]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[30]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[23]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[23]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[6]                                                                                                                                                                                   ; Processor:processor|pc_resetAddress[6]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[24]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[24]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[27]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[27]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[21]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[21]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[5]                                                                                                                                                                                   ; Processor:processor|pc_resetAddress[5]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[13]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[13]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|pc_resetAddress[10]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[10]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                            ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.406      ; 0.962      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|ALU:alu|lo[31]                                                                                                                                                                                       ; Processor:processor|ALU:alu|lo[31]                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|ALU:alu|hi[31]                                                                                                                                                                                       ; Processor:processor|ALU:alu|hi[31]                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[15]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[15]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[14]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[14]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[4]                                                                                                                                                                ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[4]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[5]                                                                                                                                                                ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[5]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[7]                                                                                                                                                                ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[7]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[6]                                                                                                                                                                ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[6]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[103]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[103]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[71]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[71]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[119]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[119]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[87]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[87]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[99]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[99]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[115]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[115]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[95]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[95]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[123]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[123]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[107]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[107]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[70]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[70]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[102]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[102]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[118]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[118]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[86]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[86]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[98]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[98]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[114]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[114]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[82]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[82]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.597      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.608      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.623      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.631      ;
; 0.389 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.632      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.636      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_154|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_154|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.638      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_151|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_151|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_145|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_145|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_127|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_127|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_148|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_148|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.642      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.164      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.164      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.164      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.164      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.164      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.164      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.164      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.166      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.166      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.166      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.166      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.166      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.166      ;
; 95.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.166      ;
; 95.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.179      ;
; 95.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_149|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.181      ;
; 95.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_148|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.181      ;
; 95.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_148|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.181      ;
; 95.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_148|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.181      ;
; 95.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_146|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.181      ;
; 95.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_145|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.181      ;
; 95.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_145|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.181      ;
; 95.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_145|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.181      ;
; 95.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.183      ;
; 95.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.183      ;
; 95.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.183      ;
; 95.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.183      ;
; 95.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_117|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.183      ;
; 95.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.183      ;
; 95.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.183      ;
; 95.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.182      ;
; 95.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.182      ;
; 95.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.182      ;
; 95.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.182      ;
; 95.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.182      ;
; 95.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.182      ;
; 95.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.182      ;
; 95.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.182      ;
; 95.768 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.182      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.163      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.163      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.163      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.163      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.163      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.163      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.163      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.163      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.157      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.157      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.157      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.157      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.157      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.157      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.157      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.157      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.157      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.157      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.157      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.157      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.157      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.157      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.176      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.176      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.176      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.175      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.175      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.175      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.175      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.175      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.175      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.175      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.175      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.176      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.176      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.176      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.176      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.177      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_160|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.177      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_160|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.177      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_160|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.177      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_159|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.177      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_159|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.177      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_159|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.176      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_158|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.175      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_157|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.175      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_157|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.175      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_157|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.175      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_155|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.178      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_154|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.178      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_154|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.178      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_154|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.178      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_152|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.178      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_151|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.178      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_151|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.178      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_151|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.178      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_143|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.182      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.182      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.182      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.182      ;
; 95.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_140|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.182      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                                                                        ;
+---------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 110.303 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[26]                     ; clk          ; clk         ; 120.000      ; -0.128     ; 9.558      ;
; 110.303 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[20]                     ; clk          ; clk         ; 120.000      ; -0.128     ; 9.558      ;
; 110.303 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[21]                     ; clk          ; clk         ; 120.000      ; -0.128     ; 9.558      ;
; 110.303 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[25]                     ; clk          ; clk         ; 120.000      ; -0.128     ; 9.558      ;
; 110.303 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[25]                     ; clk          ; clk         ; 120.000      ; -0.128     ; 9.558      ;
; 110.303 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[28]                     ; clk          ; clk         ; 120.000      ; -0.128     ; 9.558      ;
; 110.303 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[28]                     ; clk          ; clk         ; 120.000      ; -0.128     ; 9.558      ;
; 110.303 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[18]                     ; clk          ; clk         ; 120.000      ; -0.128     ; 9.558      ;
; 110.303 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[19]                     ; clk          ; clk         ; 120.000      ; -0.128     ; 9.558      ;
; 110.303 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[22]                     ; clk          ; clk         ; 120.000      ; -0.128     ; 9.558      ;
; 110.303 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[23]                     ; clk          ; clk         ; 120.000      ; -0.128     ; 9.558      ;
; 110.303 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[24]                     ; clk          ; clk         ; 120.000      ; -0.128     ; 9.558      ;
; 110.303 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[27]                     ; clk          ; clk         ; 120.000      ; -0.128     ; 9.558      ;
; 110.303 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[29]                     ; clk          ; clk         ; 120.000      ; -0.128     ; 9.558      ;
; 110.303 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[30]                     ; clk          ; clk         ; 120.000      ; -0.128     ; 9.558      ;
; 110.303 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[31]                     ; clk          ; clk         ; 120.000      ; -0.128     ; 9.558      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[8]               ; clk          ; clk         ; 120.000      ; -0.147     ; 9.538      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][8]   ; clk          ; clk         ; 120.000      ; -0.150     ; 9.535      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[11][8]  ; clk          ; clk         ; 120.000      ; -0.150     ; 9.535      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[12][8]  ; clk          ; clk         ; 120.000      ; -0.145     ; 9.540      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[13][8]  ; clk          ; clk         ; 120.000      ; -0.149     ; 9.536      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[14][8]  ; clk          ; clk         ; 120.000      ; -0.152     ; 9.533      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[15][8]  ; clk          ; clk         ; 120.000      ; -0.149     ; 9.536      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[24][8]  ; clk          ; clk         ; 120.000      ; -0.154     ; 9.531      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[20][8]  ; clk          ; clk         ; 120.000      ; -0.154     ; 9.531      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[3]               ; clk          ; clk         ; 120.000      ; -0.138     ; 9.547      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[3]               ; clk          ; clk         ; 120.000      ; -0.142     ; 9.543      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[7][3]   ; clk          ; clk         ; 120.000      ; -0.149     ; 9.536      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[5][3]   ; clk          ; clk         ; 120.000      ; -0.149     ; 9.536      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[4][3]   ; clk          ; clk         ; 120.000      ; -0.148     ; 9.537      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[3][3]   ; clk          ; clk         ; 120.000      ; -0.143     ; 9.542      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][3]   ; clk          ; clk         ; 120.000      ; -0.151     ; 9.534      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[11][3]  ; clk          ; clk         ; 120.000      ; -0.151     ; 9.534      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[13][3]  ; clk          ; clk         ; 120.000      ; -0.144     ; 9.541      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[15][3]  ; clk          ; clk         ; 120.000      ; -0.152     ; 9.533      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[14][3]  ; clk          ; clk         ; 120.000      ; -0.152     ; 9.533      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[30][3]  ; clk          ; clk         ; 120.000      ; -0.146     ; 9.539      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[18][3]  ; clk          ; clk         ; 120.000      ; -0.146     ; 9.539      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[21][3]  ; clk          ; clk         ; 120.000      ; -0.154     ; 9.531      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[14][10] ; clk          ; clk         ; 120.000      ; -0.144     ; 9.541      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[15][10] ; clk          ; clk         ; 120.000      ; -0.145     ; 9.540      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[12][10] ; clk          ; clk         ; 120.000      ; -0.145     ; 9.540      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[13][10] ; clk          ; clk         ; 120.000      ; -0.144     ; 9.541      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[30][10] ; clk          ; clk         ; 120.000      ; -0.150     ; 9.535      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[18][10] ; clk          ; clk         ; 120.000      ; -0.146     ; 9.539      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[22][10] ; clk          ; clk         ; 120.000      ; -0.150     ; 9.535      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[20][10] ; clk          ; clk         ; 120.000      ; -0.154     ; 9.531      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[24][10] ; clk          ; clk         ; 120.000      ; -0.154     ; 9.531      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[2]               ; clk          ; clk         ; 120.000      ; -0.126     ; 9.559      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[2]               ; clk          ; clk         ; 120.000      ; -0.129     ; 9.556      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[18][2]  ; clk          ; clk         ; 120.000      ; -0.146     ; 9.539      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[3][2]   ; clk          ; clk         ; 120.000      ; -0.143     ; 9.542      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[15][2]  ; clk          ; clk         ; 120.000      ; -0.152     ; 9.533      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[14][2]  ; clk          ; clk         ; 120.000      ; -0.146     ; 9.539      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[12][2]  ; clk          ; clk         ; 120.000      ; -0.145     ; 9.540      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[5][2]   ; clk          ; clk         ; 120.000      ; -0.147     ; 9.538      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[6][2]   ; clk          ; clk         ; 120.000      ; -0.146     ; 9.539      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[13]              ; clk          ; clk         ; 120.000      ; -0.142     ; 9.543      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[13]              ; clk          ; clk         ; 120.000      ; -0.128     ; 9.557      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[22][13] ; clk          ; clk         ; 120.000      ; -0.150     ; 9.535      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[18][13] ; clk          ; clk         ; 120.000      ; -0.150     ; 9.535      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[4][13]  ; clk          ; clk         ; 120.000      ; -0.150     ; 9.535      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[15][13] ; clk          ; clk         ; 120.000      ; -0.145     ; 9.540      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[14][13] ; clk          ; clk         ; 120.000      ; -0.144     ; 9.541      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[13][13] ; clk          ; clk         ; 120.000      ; -0.144     ; 9.541      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[12][13] ; clk          ; clk         ; 120.000      ; -0.145     ; 9.540      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[16]              ; clk          ; clk         ; 120.000      ; -0.128     ; 9.557      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[30][16] ; clk          ; clk         ; 120.000      ; -0.150     ; 9.535      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[22][16] ; clk          ; clk         ; 120.000      ; -0.150     ; 9.535      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[6][16]  ; clk          ; clk         ; 120.000      ; -0.153     ; 9.532      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[4][16]  ; clk          ; clk         ; 120.000      ; -0.150     ; 9.535      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[7][16]  ; clk          ; clk         ; 120.000      ; -0.149     ; 9.536      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[14][16] ; clk          ; clk         ; 120.000      ; -0.144     ; 9.541      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[13][16] ; clk          ; clk         ; 120.000      ; -0.144     ; 9.541      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[10][16] ; clk          ; clk         ; 120.000      ; -0.152     ; 9.533      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[11][16] ; clk          ; clk         ; 120.000      ; -0.152     ; 9.533      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[4][11]  ; clk          ; clk         ; 120.000      ; -0.150     ; 9.535      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[13][11] ; clk          ; clk         ; 120.000      ; -0.144     ; 9.541      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[12][11] ; clk          ; clk         ; 120.000      ; -0.145     ; 9.540      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[14][11] ; clk          ; clk         ; 120.000      ; -0.144     ; 9.541      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[15][11] ; clk          ; clk         ; 120.000      ; -0.145     ; 9.540      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[22][11] ; clk          ; clk         ; 120.000      ; -0.146     ; 9.539      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[30][11] ; clk          ; clk         ; 120.000      ; -0.146     ; 9.539      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[20][11] ; clk          ; clk         ; 120.000      ; -0.154     ; 9.531      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[24][11] ; clk          ; clk         ; 120.000      ; -0.154     ; 9.531      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[14]              ; clk          ; clk         ; 120.000      ; -0.142     ; 9.543      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[22][14] ; clk          ; clk         ; 120.000      ; -0.150     ; 9.535      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[30][14] ; clk          ; clk         ; 120.000      ; -0.150     ; 9.535      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[4][14]  ; clk          ; clk         ; 120.000      ; -0.150     ; 9.535      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[7][14]  ; clk          ; clk         ; 120.000      ; -0.149     ; 9.536      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[15][14] ; clk          ; clk         ; 120.000      ; -0.145     ; 9.540      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[14][14] ; clk          ; clk         ; 120.000      ; -0.144     ; 9.541      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[13][14] ; clk          ; clk         ; 120.000      ; -0.144     ; 9.541      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[12][14] ; clk          ; clk         ; 120.000      ; -0.145     ; 9.540      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[31]              ; clk          ; clk         ; 120.000      ; -0.129     ; 9.556      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[12][31] ; clk          ; clk         ; 120.000      ; -0.143     ; 9.542      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[15][31] ; clk          ; clk         ; 120.000      ; -0.143     ; 9.542      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[3][31]  ; clk          ; clk         ; 120.000      ; -0.149     ; 9.536      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[1][31]  ; clk          ; clk         ; 120.000      ; -0.149     ; 9.536      ;
; 110.304 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[7][31]  ; clk          ; clk         ; 120.000      ; -0.149     ; 9.536      ;
+---------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.313      ;
; 1.070 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.313      ;
; 1.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.533      ;
; 1.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.533      ;
; 1.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.533      ;
; 1.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.533      ;
; 1.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.533      ;
; 1.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.533      ;
; 1.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.533      ;
; 1.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.533      ;
; 1.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.533      ;
; 1.292 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.533      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.536      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.536      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.536      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.536      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.536      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.536      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.536      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.536      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.536      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.536      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.536      ;
; 1.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.536      ;
; 1.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.571      ;
; 1.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.571      ;
; 1.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.571      ;
; 1.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.571      ;
; 1.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.571      ;
; 1.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.571      ;
; 1.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.571      ;
; 1.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.571      ;
; 1.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.571      ;
; 1.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.571      ;
; 1.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.571      ;
; 1.404 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.657      ;
; 1.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 1.819      ;
; 1.625 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.859      ;
; 3.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.929      ;
; 3.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.929      ;
; 3.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.929      ;
; 3.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.929      ;
; 3.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.929      ;
; 3.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.929      ;
; 3.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.929      ;
; 3.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.931      ;
; 3.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.931      ;
; 3.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.931      ;
; 3.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.931      ;
; 3.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.931      ;
; 3.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.931      ;
; 3.679 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 3.931      ;
; 3.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_137|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.942      ;
; 3.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.942      ;
; 3.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 3.942      ;
; 3.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.941      ;
; 3.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_134|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.941      ;
; 3.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.941      ;
; 3.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.941      ;
; 3.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.941      ;
; 3.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_131|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.929      ;
; 3.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_130|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.929      ;
; 3.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_130|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.929      ;
; 3.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_130|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.929      ;
; 3.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.929      ;
; 3.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_127|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.929      ;
; 3.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_127|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.929      ;
; 3.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_127|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 3.929      ;
; 3.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.927      ;
; 3.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.927      ;
; 3.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.927      ;
; 3.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.927      ;
; 3.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.927      ;
; 3.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.927      ;
; 3.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.927      ;
; 3.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.927      ;
; 3.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 3.927      ;
; 3.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.912      ;
; 3.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.912      ;
; 3.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.912      ;
; 3.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.912      ;
; 3.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.912      ;
; 3.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.912      ;
; 3.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.912      ;
; 3.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.912      ;
; 3.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.912      ;
; 3.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.912      ;
; 3.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.912      ;
; 3.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.912      ;
; 3.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.912      ;
; 3.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.912      ;
; 3.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.912      ;
; 3.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 3.912      ;
; 3.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 3.904      ;
; 3.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 3.904      ;
; 3.693 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 3.904      ;
; 3.698 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.942      ;
; 3.698 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.942      ;
; 3.698 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.942      ;
; 3.698 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 3.942      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                                                                       ;
+-------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.652 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[10]              ; clk          ; clk         ; 0.000        ; 0.279      ; 9.102      ;
; 8.652 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[6]                         ; clk          ; clk         ; 0.000        ; 0.279      ; 9.102      ;
; 8.652 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[2]                     ; clk          ; clk         ; 0.000        ; 0.279      ; 9.102      ;
; 8.652 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[2]                      ; clk          ; clk         ; 0.000        ; 0.279      ; 9.102      ;
; 8.652 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_writeAddress_d0[2]             ; clk          ; clk         ; 0.000        ; 0.270      ; 9.093      ;
; 8.652 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_registerWrite_d0                    ; clk          ; clk         ; 0.000        ; 0.269      ; 9.092      ;
; 8.652 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_writeAddress_d0[4]             ; clk          ; clk         ; 0.000        ; 0.270      ; 9.093      ;
; 8.652 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[20]                        ; clk          ; clk         ; 0.000        ; 0.277      ; 9.100      ;
; 8.652 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_rtIn_d0[3]                      ; clk          ; clk         ; 0.000        ; 0.270      ; 9.093      ;
; 8.652 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[22]                        ; clk          ; clk         ; 0.000        ; 0.279      ; 9.102      ;
; 8.652 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[11]        ; clk          ; clk         ; 0.000        ; 0.280      ; 9.103      ;
; 8.652 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|matrix_settings.secondary_buffer            ; clk          ; clk         ; 0.000        ; 0.279      ; 9.102      ;
; 8.652 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_writeAddress_d0[3]             ; clk          ; clk         ; 0.000        ; 0.270      ; 9.093      ;
; 8.652 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[16]                        ; clk          ; clk         ; 0.000        ; 0.277      ; 9.100      ;
; 8.652 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_writeAddress_d0[0]             ; clk          ; clk         ; 0.000        ; 0.270      ; 9.093      ;
; 8.652 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_writeAddress_d0[1]             ; clk          ; clk         ; 0.000        ; 0.270      ; 9.093      ;
; 8.652 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[8]                         ; clk          ; clk         ; 0.000        ; 0.279      ; 9.102      ;
; 8.652 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_rtIn_d0[2]                      ; clk          ; clk         ; 0.000        ; 0.277      ; 9.100      ;
; 8.652 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_branchMode_d0[2]                    ; clk          ; clk         ; 0.000        ; 0.270      ; 9.093      ;
; 8.652 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[10]                        ; clk          ; clk         ; 0.000        ; 0.279      ; 9.102      ;
; 8.652 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[13]                        ; clk          ; clk         ; 0.000        ; 0.280      ; 9.103      ;
; 8.652 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[2]                         ; clk          ; clk         ; 0.000        ; 0.279      ; 9.102      ;
; 8.652 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_branchMode_d0[0]                    ; clk          ; clk         ; 0.000        ; 0.270      ; 9.093      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[2]               ; clk          ; clk         ; 0.000        ; 0.293      ; 9.125      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[2]               ; clk          ; clk         ; 0.000        ; 0.290      ; 9.122      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[13]              ; clk          ; clk         ; 0.000        ; 0.291      ; 9.123      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[16]              ; clk          ; clk         ; 0.000        ; 0.291      ; 9.123      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[31]              ; clk          ; clk         ; 0.000        ; 0.290      ; 9.122      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[31]              ; clk          ; clk         ; 0.000        ; 0.292      ; 9.124      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[24]              ; clk          ; clk         ; 0.000        ; 0.291      ; 9.123      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[14][27] ; clk          ; clk         ; 0.000        ; 0.284      ; 9.116      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[1]               ; clk          ; clk         ; 0.000        ; 0.290      ; 9.122      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[0]               ; clk          ; clk         ; 0.000        ; 0.292      ; 9.124      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[0]               ; clk          ; clk         ; 0.000        ; 0.291      ; 9.123      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[0]                            ; clk          ; clk         ; 0.000        ; 0.283      ; 9.115      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[12]                        ; clk          ; clk         ; 0.000        ; 0.293      ; 9.125      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[1]                            ; clk          ; clk         ; 0.000        ; 0.283      ; 9.115      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[15]                        ; clk          ; clk         ; 0.000        ; 0.293      ; 9.125      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[14]                        ; clk          ; clk         ; 0.000        ; 0.293      ; 9.125      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|funct_d0[2]                         ; clk          ; clk         ; 0.000        ; 0.273      ; 9.105      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|funct_d0[4]                         ; clk          ; clk         ; 0.000        ; 0.273      ; 9.105      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|funct_d0[5]                         ; clk          ; clk         ; 0.000        ; 0.273      ; 9.105      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[15]        ; clk          ; clk         ; 0.000        ; 0.274      ; 9.106      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[23]                        ; clk          ; clk         ; 0.000        ; 0.293      ; 9.125      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[5]                            ; clk          ; clk         ; 0.000        ; 0.276      ; 9.108      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[26]                        ; clk          ; clk         ; 0.000        ; 0.293      ; 9.125      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[21]                        ; clk          ; clk         ; 0.000        ; 0.293      ; 9.125      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[25]                        ; clk          ; clk         ; 0.000        ; 0.293      ; 9.125      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[26]                     ; clk          ; clk         ; 0.000        ; 0.292      ; 9.124      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[26]                     ; clk          ; clk         ; 0.000        ; 0.291      ; 9.123      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[6]                            ; clk          ; clk         ; 0.000        ; 0.285      ; 9.117      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[8]                            ; clk          ; clk         ; 0.000        ; 0.282      ; 9.114      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[13]                           ; clk          ; clk         ; 0.000        ; 0.285      ; 9.117      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[8]         ; clk          ; clk         ; 0.000        ; 0.273      ; 9.105      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[7]         ; clk          ; clk         ; 0.000        ; 0.273      ; 9.105      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[15]                           ; clk          ; clk         ; 0.000        ; 0.276      ; 9.108      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[20]                     ; clk          ; clk         ; 0.000        ; 0.292      ; 9.124      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[20]                     ; clk          ; clk         ; 0.000        ; 0.291      ; 9.123      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[21]                     ; clk          ; clk         ; 0.000        ; 0.291      ; 9.123      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[6]         ; clk          ; clk         ; 0.000        ; 0.273      ; 9.105      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[27]                              ; clk          ; clk         ; 0.000        ; 0.274      ; 9.106      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[27]                              ; clk          ; clk         ; 0.000        ; 0.274      ; 9.106      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_shamt_d0[4]                         ; clk          ; clk         ; 0.000        ; 0.273      ; 9.105      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_shamt_d0[3]                         ; clk          ; clk         ; 0.000        ; 0.273      ; 9.105      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_shamt_d0[2]                         ; clk          ; clk         ; 0.000        ; 0.273      ; 9.105      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_shamt_d0[0]                         ; clk          ; clk         ; 0.000        ; 0.273      ; 9.105      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_shamt_d0[1]                         ; clk          ; clk         ; 0.000        ; 0.273      ; 9.105      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[14]                              ; clk          ; clk         ; 0.000        ; 0.274      ; 9.106      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[14]                              ; clk          ; clk         ; 0.000        ; 0.274      ; 9.106      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[14]                           ; clk          ; clk         ; 0.000        ; 0.282      ; 9.114      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[20]                              ; clk          ; clk         ; 0.000        ; 0.273      ; 9.105      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[25]                     ; clk          ; clk         ; 0.000        ; 0.291      ; 9.123      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[25]                     ; clk          ; clk         ; 0.000        ; 0.291      ; 9.123      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[28]                     ; clk          ; clk         ; 0.000        ; 0.291      ; 9.123      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[28]                     ; clk          ; clk         ; 0.000        ; 0.291      ; 9.123      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[18]                     ; clk          ; clk         ; 0.000        ; 0.292      ; 9.124      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[18]                     ; clk          ; clk         ; 0.000        ; 0.291      ; 9.123      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[18]                        ; clk          ; clk         ; 0.000        ; 0.293      ; 9.125      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[19]                     ; clk          ; clk         ; 0.000        ; 0.292      ; 9.124      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[19]                     ; clk          ; clk         ; 0.000        ; 0.291      ; 9.123      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[22]                     ; clk          ; clk         ; 0.000        ; 0.292      ; 9.124      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[22]                     ; clk          ; clk         ; 0.000        ; 0.291      ; 9.123      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[23]                     ; clk          ; clk         ; 0.000        ; 0.292      ; 9.124      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[23]                     ; clk          ; clk         ; 0.000        ; 0.291      ; 9.123      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[24]                     ; clk          ; clk         ; 0.000        ; 0.291      ; 9.123      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[27]                     ; clk          ; clk         ; 0.000        ; 0.292      ; 9.124      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[27]                     ; clk          ; clk         ; 0.000        ; 0.291      ; 9.123      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[29]                     ; clk          ; clk         ; 0.000        ; 0.291      ; 9.123      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[30]                     ; clk          ; clk         ; 0.000        ; 0.292      ; 9.124      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[30]                     ; clk          ; clk         ; 0.000        ; 0.291      ; 9.123      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[31]                     ; clk          ; clk         ; 0.000        ; 0.292      ; 9.124      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[31]                     ; clk          ; clk         ; 0.000        ; 0.291      ; 9.123      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[17]                              ; clk          ; clk         ; 0.000        ; 0.273      ; 9.105      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[0]                         ; clk          ; clk         ; 0.000        ; 0.283      ; 9.115      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[22]                              ; clk          ; clk         ; 0.000        ; 0.283      ; 9.115      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[29]                              ; clk          ; clk         ; 0.000        ; 0.273      ; 9.105      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[3]                               ; clk          ; clk         ; 0.000        ; 0.271      ; 9.103      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[1]                         ; clk          ; clk         ; 0.000        ; 0.283      ; 9.115      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[5]                               ; clk          ; clk         ; 0.000        ; 0.273      ; 9.105      ;
; 8.661 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|funct_d0[1]                         ; clk          ; clk         ; 0.000        ; 0.276      ; 9.108      ;
+-------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 231.468 ns




+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clkIn               ; 18.786 ; 0.000         ;
; altera_reserved_tck ; 45.912 ; 0.000         ;
; clk                 ; 71.412 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk                 ; 0.132 ; 0.000         ;
; clkIn               ; 0.162 ; 0.000         ;
; altera_reserved_tck ; 0.180 ; 0.000         ;
+---------------------+-------+---------------+


+-----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary         ;
+---------------------+---------+---------------+
; Clock               ; Slack   ; End Point TNS ;
+---------------------+---------+---------------+
; altera_reserved_tck ; 97.468  ; 0.000         ;
; clk                 ; 114.270 ; 0.000         ;
+---------------------+---------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.556 ; 0.000         ;
; clk                 ; 5.027 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clkIn               ; 9.437  ; 0.000             ;
; altera_reserved_tck ; 49.458 ; 0.000             ;
; clk                 ; 59.537 ; 0.000             ;
+---------------------+--------+-------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clkIn'                                                                          ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 18.786 ; clkCounter[1] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 1.160      ;
; 18.865 ; clkCounter[0] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 1.081      ;
; 18.892 ; clkCounter[1] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 1.054      ;
; 18.896 ; clkCounter[1] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 1.050      ;
; 18.911 ; clkCounter[0] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 1.035      ;
; 18.960 ; clkCounter[1] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.986      ;
; 18.964 ; clkCounter[1] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.982      ;
; 18.975 ; clkCounter[0] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.971      ;
; 18.979 ; clkCounter[0] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.967      ;
; 18.999 ; clkCounter[4] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.947      ;
; 19.028 ; clkCounter[1] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.918      ;
; 19.043 ; clkCounter[3] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.903      ;
; 19.043 ; clkCounter[0] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.903      ;
; 19.047 ; clkCounter[3] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.899      ;
; 19.047 ; clkCounter[0] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.899      ;
; 19.056 ; clkCounter[4] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.890      ;
; 19.057 ; clkCounter[2] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.889      ;
; 19.082 ; clkCounter[4] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.864      ;
; 19.085 ; clkCounter[5] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.861      ;
; 19.091 ; clkCounter[2] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.855      ;
; 19.104 ; clkCounter[2] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.842      ;
; 19.111 ; clkCounter[5] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.835      ;
; 19.111 ; clkCounter[3] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.835      ;
; 19.114 ; clkCounter[3] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.832      ;
; 19.115 ; clkCounter[0] ; clkCounter[1] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.831      ;
; 19.115 ; clkCounter[5] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.831      ;
; 19.115 ; clkCounter[3] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.831      ;
; 19.124 ; clkCounter[4] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.822      ;
; 19.125 ; clkCounter[2] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.821      ;
; 19.127 ; clkCounter[2] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.819      ;
; 19.132 ; clkCounter[2] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.814      ;
; 19.137 ; clkCounter[3] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.809      ;
; 19.142 ; clkCounter[3] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.804      ;
; 19.154 ; clkCounter[4] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.792      ;
; 19.159 ; clkCounter[2] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.787      ;
; 19.161 ; clkCounter[4] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.785      ;
; 19.182 ; clkCounter[6] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.764      ;
; 19.186 ; clkCounter[0] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.760      ;
; 19.193 ; clkCounter[2] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.753      ;
; 19.194 ; clkCounter[6] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.752      ;
; 19.211 ; clkCounter[1] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.735      ;
; 19.214 ; clkCounter[0] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.732      ;
; 19.235 ; clkCounter[7] ; clkCounter[0] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.711      ;
; 19.239 ; clkCounter[1] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.707      ;
; 19.240 ; clkCounter[5] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.706      ;
; 19.247 ; clkCounter[5] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.699      ;
; 19.317 ; clkCounter[4] ; clkCounter[4] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.629      ;
; 19.325 ; clkCounter[1] ; clkCounter[1] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.621      ;
; 19.337 ; clkCounter[6] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.609      ;
; 19.344 ; clkCounter[6] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.602      ;
; 19.390 ; clkCounter[7] ; clk           ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.556      ;
; 19.397 ; clkCounter[7] ; clkCounter[2] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.549      ;
; 19.399 ; clkCounter[6] ; clkCounter[6] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.547      ;
; 19.408 ; clkCounter[5] ; clkCounter[5] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.538      ;
; 19.408 ; clkCounter[3] ; clkCounter[3] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.538      ;
; 19.568 ; clkCounter[7] ; clkCounter[7] ; clkIn        ; clkIn       ; 20.000       ; -0.041     ; 0.378      ;
; 19.587 ; clk|q         ; clk           ; clk          ; clkIn       ; 20.000       ; -0.146     ; 0.254      ;
; 19.596 ; clk|q         ; clk           ; clk          ; clkIn       ; 20.000       ; -0.146     ; 0.245      ;
+--------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 4.367      ;
; 46.009 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 4.267      ;
; 46.143 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 4.130      ;
; 46.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 4.087      ;
; 46.415 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 3.866      ;
; 46.483 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 3.798      ;
; 46.892 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 3.383      ;
; 47.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 3.219      ;
; 47.092 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 3.200      ;
; 47.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.285      ; 2.862      ;
; 47.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.277      ; 2.840      ;
; 47.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.295      ; 2.854      ;
; 47.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 2.649      ;
; 47.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 2.511      ;
; 47.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.482      ;
; 47.866 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 2.407      ;
; 48.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 2.222      ;
; 48.072 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 2.209      ;
; 48.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.770      ;
; 48.571 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.711      ;
; 48.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.660      ;
; 48.683 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.594      ;
; 48.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.275      ; 1.563      ;
; 48.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.426      ;
; 48.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.334      ;
; 48.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.301      ;
; 49.114 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.165      ;
; 49.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 1.082      ;
; 49.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.272      ; 1.066      ;
; 49.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 0.968      ;
; 96.231 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.737      ;
; 96.232 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.736      ;
; 96.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.637      ;
; 96.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.636      ;
; 96.397 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 3.571      ;
; 96.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.500      ;
; 96.463 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.499      ;
; 96.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 3.471      ;
; 96.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.457      ;
; 96.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.456      ;
; 96.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.382      ;
; 96.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.382      ;
; 96.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.382      ;
; 96.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.382      ;
; 96.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.382      ;
; 96.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.382      ;
; 96.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.382      ;
; 96.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.323      ;
; 96.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.323      ;
; 96.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.323      ;
; 96.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.323      ;
; 96.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.323      ;
; 96.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.323      ;
; 96.622 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.323      ;
; 96.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.334      ;
; 96.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.269      ;
; 96.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.269      ;
; 96.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.269      ;
; 96.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.269      ;
; 96.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.269      ;
; 96.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.269      ;
; 96.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.269      ;
; 96.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.291      ;
; 96.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.260      ;
; 96.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.260      ;
; 96.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.260      ;
; 96.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.260      ;
; 96.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.260      ;
; 96.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.260      ;
; 96.676 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.260      ;
; 96.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.210      ;
; 96.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.210      ;
; 96.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.210      ;
; 96.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.210      ;
; 96.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.210      ;
; 96.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.210      ;
; 96.732 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.210      ;
; 96.734 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.236      ;
; 96.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.235      ;
; 96.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.201      ;
; 96.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.201      ;
; 96.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.201      ;
; 96.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.201      ;
; 96.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.201      ;
; 96.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.201      ;
; 96.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.201      ;
; 96.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.168      ;
; 96.803 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 3.167      ;
; 96.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.142      ;
; 96.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.142      ;
; 96.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.142      ;
; 96.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.142      ;
; 96.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.142      ;
; 96.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.142      ;
; 96.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.142      ;
; 96.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.142      ;
; 96.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.142      ;
; 96.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.140      ;
; 96.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_134|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.140      ;
; 96.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 3.140      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                              ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 71.412 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.085      ; 48.672     ;
; 71.517 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.084      ; 48.566     ;
; 71.550 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.080      ; 48.529     ;
; 71.594 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.085      ; 48.490     ;
; 71.620 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.085      ; 48.464     ;
; 71.732 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[27]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.085      ; 48.352     ;
; 71.737 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[31]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.085      ; 48.347     ;
; 71.799 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[25]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.085      ; 48.285     ;
; 71.809 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[26]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.085      ; 48.275     ;
; 71.809 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFStage[0]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.083      ; 48.273     ;
; 71.856 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFStage[1]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.100      ; 48.243     ;
; 71.886 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[21][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.070     ; 48.021     ;
; 71.893 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[17][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.069     ; 48.015     ;
; 71.895 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[25][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.069     ; 48.013     ;
; 71.898 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[29][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.071     ; 48.008     ;
; 71.936 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[0]              ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.099      ; 48.162     ;
; 71.966 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[2]              ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.091      ; 48.124     ;
; 71.977 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[31] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.091      ; 48.113     ;
; 71.981 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[28][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.073     ; 47.923     ;
; 71.982 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[20][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.073     ; 47.922     ;
; 71.982 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[29] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.091      ; 48.108     ;
; 71.984 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[24][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.073     ; 47.920     ;
; 71.985 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[16][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.073     ; 47.919     ;
; 72.007 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[28] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.091      ; 48.083     ;
; 72.018 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[17][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.069     ; 47.890     ;
; 72.019 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[25][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.069     ; 47.889     ;
; 72.024 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|RegisterFile:registerFile|registers[21][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.075     ; 47.878     ;
; 72.031 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|RegisterFile:registerFile|registers[17][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.074     ; 47.872     ;
; 72.033 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|RegisterFile:registerFile|registers[25][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.074     ; 47.870     ;
; 72.036 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|RegisterFile:registerFile|registers[29][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.076     ; 47.865     ;
; 72.044 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.094      ; 48.049     ;
; 72.058 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[19][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.064     ; 47.855     ;
; 72.059 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[31][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.064     ; 47.854     ;
; 72.065 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[27][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.063     ; 47.849     ;
; 72.065 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[23][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.063     ; 47.849     ;
; 72.065 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[5]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.092      ; 48.026     ;
; 72.068 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30]       ; Processor:processor|RegisterFile:registerFile|registers[21][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.070     ; 47.839     ;
; 72.071 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[1]              ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.091      ; 48.019     ;
; 72.071 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|RegisterFile:registerFile|registers[21][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.071     ; 47.835     ;
; 72.075 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30]       ; Processor:processor|RegisterFile:registerFile|registers[17][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.069     ; 47.833     ;
; 72.077 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[8]              ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.104      ; 48.026     ;
; 72.077 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30]       ; Processor:processor|RegisterFile:registerFile|registers[25][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.069     ; 47.831     ;
; 72.078 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|RegisterFile:registerFile|registers[17][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.070     ; 47.829     ;
; 72.080 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30]       ; Processor:processor|RegisterFile:registerFile|registers[29][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.071     ; 47.826     ;
; 72.080 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|RegisterFile:registerFile|registers[25][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.070     ; 47.827     ;
; 72.081 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[23][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.066     ; 47.830     ;
; 72.083 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[27][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.066     ; 47.828     ;
; 72.083 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|RegisterFile:registerFile|registers[29][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.072     ; 47.822     ;
; 72.084 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[2]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.092      ; 48.007     ;
; 72.094 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28]       ; Processor:processor|RegisterFile:registerFile|registers[21][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.070     ; 47.813     ;
; 72.095 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[0]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.092      ; 47.996     ;
; 72.101 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28]       ; Processor:processor|RegisterFile:registerFile|registers[17][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.069     ; 47.807     ;
; 72.103 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28]       ; Processor:processor|RegisterFile:registerFile|registers[25][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.069     ; 47.805     ;
; 72.106 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28]       ; Processor:processor|RegisterFile:registerFile|registers[29][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.071     ; 47.800     ;
; 72.108 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[31][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.064     ; 47.805     ;
; 72.109 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[19][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.064     ; 47.804     ;
; 72.119 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|RegisterFile:registerFile|registers[28][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.078     ; 47.780     ;
; 72.120 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|RegisterFile:registerFile|registers[20][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.078     ; 47.779     ;
; 72.122 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[30] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.091      ; 47.968     ;
; 72.122 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|RegisterFile:registerFile|registers[24][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.078     ; 47.777     ;
; 72.123 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|RegisterFile:registerFile|registers[16][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.078     ; 47.776     ;
; 72.133 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[1]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.092      ; 47.958     ;
; 72.138 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[24]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.086      ; 47.947     ;
; 72.141 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[23]       ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.086      ; 47.944     ;
; 72.142 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[5]  ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.099      ; 47.956     ;
; 72.149 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[28][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.073     ; 47.755     ;
; 72.149 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.093      ; 47.943     ;
; 72.150 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[9][15]                                                                               ; clk          ; clk         ; 120.000      ; -0.058     ; 47.769     ;
; 72.150 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[3]              ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.091      ; 47.940     ;
; 72.151 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[8][15]                                                                               ; clk          ; clk         ; 120.000      ; -0.058     ; 47.768     ;
; 72.151 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[16][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.073     ; 47.753     ;
; 72.156 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[4]        ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.092      ; 47.935     ;
; 72.156 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|RegisterFile:registerFile|registers[17][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.074     ; 47.747     ;
; 72.157 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|RegisterFile:registerFile|registers[25][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.074     ; 47.746     ;
; 72.160 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFStage[4]              ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.091      ; 47.930     ;
; 72.163 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30]       ; Processor:processor|RegisterFile:registerFile|registers[28][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.073     ; 47.741     ;
; 72.164 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30]       ; Processor:processor|RegisterFile:registerFile|registers[20][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.073     ; 47.740     ;
; 72.166 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30]       ; Processor:processor|RegisterFile:registerFile|registers[24][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.073     ; 47.738     ;
; 72.166 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|RegisterFile:registerFile|registers[28][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.074     ; 47.737     ;
; 72.167 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[30]       ; Processor:processor|RegisterFile:registerFile|registers[16][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.073     ; 47.737     ;
; 72.167 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|RegisterFile:registerFile|registers[20][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.074     ; 47.736     ;
; 72.168 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[2]  ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.099      ; 47.930     ;
; 72.169 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|RegisterFile:registerFile|registers[24][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.074     ; 47.734     ;
; 72.170 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[24][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.069     ; 47.738     ;
; 72.170 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[20][19]                                                                              ; clk          ; clk         ; 120.000      ; -0.069     ; 47.738     ;
; 72.170 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[0]  ; Processor:processor|RegisterFile:registerFile|registers[16][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.074     ; 47.733     ;
; 72.177 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[22][24]                                                                              ; clk          ; clk         ; 120.000      ; -0.072     ; 47.728     ;
; 72.178 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[30][24]                                                                              ; clk          ; clk         ; 120.000      ; -0.072     ; 47.727     ;
; 72.178 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[3][19]                                                                               ; clk          ; clk         ; 120.000      ; -0.066     ; 47.733     ;
; 72.178 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[29]       ; Processor:processor|RegisterFile:registerFile|registers[1][19]                                                                               ; clk          ; clk         ; 120.000      ; -0.066     ; 47.733     ;
; 72.181 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[26] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.091      ; 47.909     ;
; 72.181 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[20] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.091      ; 47.909     ;
; 72.182 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 120.000      ; 0.089      ; 47.906     ;
; 72.187 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFNumerator[15]   ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.099      ; 47.911     ;
; 72.189 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28]       ; Processor:processor|RegisterFile:registerFile|registers[28][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.073     ; 47.715     ;
; 72.190 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28]       ; Processor:processor|RegisterFile:registerFile|registers[20][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.073     ; 47.714     ;
; 72.192 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28]       ; Processor:processor|RegisterFile:registerFile|registers[24][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.073     ; 47.712     ;
; 72.193 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFDenominator[28]       ; Processor:processor|RegisterFile:registerFile|registers[16][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.073     ; 47.711     ;
; 72.196 ; Processor:processor|ALU:alu|ALUDIV1:dividerunsigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_jev:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_nrf:divider|DFFDenominator[27] ; Processor:processor|Memory:vram0|RAM32Bit:ram|altsyncram:altsyncram_component|altsyncram_m3i2:auto_generated|ram_block1a24~porta_datain_reg0 ; clk          ; clk         ; 120.000      ; 0.091      ; 47.894     ;
; 72.196 ; Processor:processor|ALU:alu|ALUDIV1:dividersigned|lpm_divide:LPM_DIVIDE_component|lpm_divide_d0v:auto_generated|abs_divider_lug:divider|alt_u_div_nrf:divider|DFFNumerator[15]         ; Processor:processor|RegisterFile:registerFile|registers[19][15]                                                                              ; clk          ; clk         ; 120.000      ; -0.069     ; 47.712     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.237      ; 0.473      ;
; 0.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][19]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.252      ; 0.488      ;
; 0.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][38]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.462      ;
; 0.134 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][13]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.463      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.467      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.238      ; 0.480      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.252      ; 0.495      ;
; 0.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][12]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.222      ; 0.465      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][48]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.469      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.469      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][44]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.470      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.472      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.472      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.473      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.476      ;
; 0.147 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.476      ;
; 0.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][40]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.477      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][49]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.478      ;
; 0.149 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.478      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][45]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.479      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][47]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.479      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.479      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][22]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.480      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.484      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.486      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.225      ; 0.487      ;
; 0.164 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][36]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0524:auto_generated|ram_block1a36~porta_datain_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.493      ;
; 0.178 ; Processor:processor|pc_resetAddress[9]                                                                                                                                                                                   ; Processor:processor|pc_resetAddress[9]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[3]                                                                                                                                                                                   ; Processor:processor|pc_resetAddress[3]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[14]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[14]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[17]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[17]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[22]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[22]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[28]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[28]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[31]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[31]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[30]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[30]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[15]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[15]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[23]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[23]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[6]                                                                                                                                                                                   ; Processor:processor|pc_resetAddress[6]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[5]                                                                                                                                                                                   ; Processor:processor|pc_resetAddress[5]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Processor:processor|pc_resetAddress[13]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[13]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; Processor:processor|pc_resetAddress[2]                                                                                                                                                                                   ; Processor:processor|pc_resetAddress[2]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Processor:processor|pc_resetAddress[4]                                                                                                                                                                                   ; Processor:processor|pc_resetAddress[4]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Processor:processor|pc_resetAddress[11]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[11]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Processor:processor|pc_resetAddress[29]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[29]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Processor:processor|pc_resetAddress[18]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[18]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Processor:processor|pc_resetAddress[25]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[25]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Processor:processor|pc_resetAddress[19]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[19]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Processor:processor|pc_resetAddress[12]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[12]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Processor:processor|pc_resetAddress[8]                                                                                                                                                                                   ; Processor:processor|pc_resetAddress[8]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Processor:processor|pc_resetAddress[24]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[24]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Processor:processor|pc_resetAddress[27]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[27]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Processor:processor|pc_resetAddress[7]                                                                                                                                                                                   ; Processor:processor|pc_resetAddress[7]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Processor:processor|pc_resetAddress[21]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[21]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Processor:processor|pc_resetAddress[20]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[20]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Processor:processor|pc_resetAddress[26]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[26]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Processor:processor|pc_resetAddress[16]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[16]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Processor:processor|pc_resetAddress[10]                                                                                                                                                                                  ; Processor:processor|pc_resetAddress[10]                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Processor:processor|genericCounter[0]                                                                                                                                                                                    ; Processor:processor|genericCounter[0]                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; SerialCommandProcessor:serialCP|WordTX_currentByte_reg[2]                                                                                                                                                                ; SerialCommandProcessor:serialCP|WordTX_currentByte_reg[2]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; SerialCommandProcessor:serialCP|WordTX_state~5                                                                                                                                                                           ; SerialCommandProcessor:serialCP|WordTX_state~5                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; SerialCommandProcessor:serialCP|WordTX_currentByte_reg[1]                                                                                                                                                                ; SerialCommandProcessor:serialCP|WordTX_currentByte_reg[1]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; RS232:rs|TX_state~5                                                                                                                                                                                                      ; RS232:rs|TX_state~5                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; RS232:rs|RX_currentBit[1]                                                                                                                                                                                                ; RS232:rs|RX_currentBit[1]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; RS232:rs|RX_currentBit[2]                                                                                                                                                                                                ; RS232:rs|RX_currentBit[2]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; SerialCommandProcessor:serialCP|SCP_state~5                                                                                                                                                                              ; SerialCommandProcessor:serialCP|SCP_state~5                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; SerialCommandProcessor:serialCP|SCP_state~4                                                                                                                                                                              ; SerialCommandProcessor:serialCP|SCP_state~4                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; SerialCommandProcessor:serialCP|WordRX_currentByte_reg[1]                                                                                                                                                                ; SerialCommandProcessor:serialCP|WordRX_currentByte_reg[1]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; SerialCommandProcessor:serialCP|WordRX_currentByte_reg[0]                                                                                                                                                                ; SerialCommandProcessor:serialCP|WordRX_currentByte_reg[0]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Processor:processor|PC:pc|currentPC[0]                                                                                                                                                                                   ; Processor:processor|PC:pc|currentPC[0]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Processor:processor|PC:pc|currentPC[1]                                                                                                                                                                                   ; Processor:processor|PC:pc|currentPC[1]                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Processor:processor|matrix_settings.secondary_buffer                                                                                                                                                                     ; Processor:processor|matrix_settings.secondary_buffer                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Processor:processor|ALU:alu|lo[31]                                                                                                                                                                                       ; Processor:processor|ALU:alu|lo[31]                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Processor:processor|ALU:alu|hi[31]                                                                                                                                                                                       ; Processor:processor|ALU:alu|hi[31]                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Processor:processor|matrix_use_secondary_buffer                                                                                                                                                                          ; Processor:processor|matrix_use_secondary_buffer                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; Processor:processor|genericCounterHighRes[0]                                                                                                                                                                             ; Processor:processor|genericCounterHighRes[0]                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SerialCommandProcessor:serialCP|force_rst                                                                                                                                                                                ; SerialCommandProcessor:serialCP|force_rst                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                            ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                          ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                     ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed   ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[15]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[15]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[14]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[14]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[4]                                                                                                                                                                ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[4]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[5]                                                                                                                                                                ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[5]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[7]                                                                                                                                                                ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[7]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[6]                                                                                                                                                                ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[6]                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[71]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[71]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[119]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[119]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[87]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[87]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[99]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[99]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[67]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[67]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[95]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[95]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[123]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[123]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[107]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[107]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[102]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[102]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[118]                                                                                                                                                              ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[118]                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[86]                                                                                                                                                               ; Processor:processor|PS2KeyboardMemory:ps2kbm|keyMemory[86]                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.042      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clkIn'                                                                          ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node     ; To Node       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+
; 0.162 ; clk|q         ; clk           ; clk          ; clkIn       ; 0.000        ; -0.064     ; 0.202      ;
; 0.169 ; clk|q         ; clk           ; clk          ; clkIn       ; 0.000        ; -0.064     ; 0.209      ;
; 0.193 ; clkCounter[7] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.318      ;
; 0.295 ; clkCounter[6] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; clkCounter[5] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; clkCounter[3] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.420      ;
; 0.363 ; clkCounter[4] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.488      ;
; 0.368 ; clkCounter[1] ; clkCounter[1] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.493      ;
; 0.374 ; clkCounter[7] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.499      ;
; 0.377 ; clkCounter[7] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.502      ;
; 0.430 ; clkCounter[6] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.555      ;
; 0.433 ; clkCounter[6] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.558      ;
; 0.444 ; clkCounter[5] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.569      ;
; 0.444 ; clkCounter[3] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.569      ;
; 0.444 ; clkCounter[0] ; clkCounter[1] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.569      ;
; 0.451 ; clkCounter[0] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.576      ;
; 0.453 ; clkCounter[6] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.578      ;
; 0.455 ; clkCounter[2] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.580      ;
; 0.458 ; clkCounter[2] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.583      ;
; 0.462 ; clkCounter[1] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.587      ;
; 0.476 ; clkCounter[1] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.601      ;
; 0.507 ; clkCounter[3] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.632      ;
; 0.507 ; clkCounter[5] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.632      ;
; 0.510 ; clkCounter[2] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.635      ;
; 0.510 ; clkCounter[3] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.635      ;
; 0.510 ; clkCounter[1] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.635      ;
; 0.510 ; clkCounter[0] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.635      ;
; 0.514 ; clkCounter[5] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.639      ;
; 0.517 ; clkCounter[5] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.642      ;
; 0.521 ; clkCounter[4] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.646      ;
; 0.521 ; clkCounter[2] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.646      ;
; 0.524 ; clkCounter[4] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.649      ;
; 0.524 ; clkCounter[2] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.649      ;
; 0.535 ; clkCounter[7] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.660      ;
; 0.545 ; clkCounter[0] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.670      ;
; 0.559 ; clkCounter[0] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.684      ;
; 0.573 ; clkCounter[3] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.698      ;
; 0.573 ; clkCounter[0] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.698      ;
; 0.576 ; clkCounter[0] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.701      ;
; 0.580 ; clkCounter[1] ; clkCounter[3] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.705      ;
; 0.581 ; clkCounter[4] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.706      ;
; 0.583 ; clkCounter[1] ; clkCounter[4] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.708      ;
; 0.584 ; clkCounter[4] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.709      ;
; 0.587 ; clkCounter[4] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.712      ;
; 0.587 ; clkCounter[2] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.712      ;
; 0.591 ; clkCounter[6] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.716      ;
; 0.605 ; clkCounter[3] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.730      ;
; 0.606 ; clkCounter[2] ; clk           ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.731      ;
; 0.617 ; clkCounter[3] ; clkCounter[2] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.742      ;
; 0.639 ; clkCounter[0] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.764      ;
; 0.642 ; clkCounter[0] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.767      ;
; 0.644 ; clkCounter[3] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.769      ;
; 0.645 ; clkCounter[2] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.770      ;
; 0.646 ; clkCounter[1] ; clkCounter[5] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.771      ;
; 0.649 ; clkCounter[1] ; clkCounter[6] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.774      ;
; 0.675 ; clkCounter[5] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.800      ;
; 0.712 ; clkCounter[1] ; clkCounter[7] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.837      ;
; 0.742 ; clkCounter[4] ; clkCounter[0] ; clkIn        ; clkIn       ; 0.000        ; 0.041      ; 0.867      ;
+-------+---------------+---------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.313      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_154|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_154|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_32|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_127|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_127|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_89|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_83|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_80|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_44|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_10|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_151|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_151|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_145|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_145|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_86|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_74|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.316      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[1]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_7|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                       ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_140|dffs[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_107|dffs[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_107|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[1]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.317      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.470      ;
; 97.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.470      ;
; 97.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.470      ;
; 97.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.470      ;
; 97.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.470      ;
; 97.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.470      ;
; 97.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.470      ;
; 97.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.473      ;
; 97.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.473      ;
; 97.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.473      ;
; 97.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.473      ;
; 97.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.473      ;
; 97.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.473      ;
; 97.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.473      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 2.485      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_159|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.483      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_143|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.491      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.491      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.491      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_142|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.491      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_140|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.491      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.491      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.491      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_139|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.491      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_125|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.487      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_124|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.487      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_124|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.487      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_124|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.487      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_121|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.487      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_121|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.487      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_121|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.487      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_120|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.492      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.492      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.492      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_119|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.492      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_117|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.492      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.492      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.492      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_116|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.490      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_114|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.490      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.490      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.490      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_113|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.490      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_111|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.490      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.490      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.490      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_110|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.490      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_99|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.482      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.482      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.482      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_98|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.482      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_96|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.482      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.482      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.482      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_95|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.482      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_93|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.493      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.493      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.493      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_92|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.493      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_71|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.489      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_69|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.489      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.489      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.489      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_68|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.489      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_66|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.489      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.489      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.489      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_65|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.489      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_63|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.494      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.494      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.494      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_62|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.494      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_60|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.494      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.494      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.494      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_59|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.486      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_57|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.486      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.486      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.486      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_56|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.486      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_54|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.486      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.486      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.486      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_42|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.483      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.483      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.483      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_41|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.483      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_39|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.483      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.483      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.483      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_38|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.483      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_36|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.491      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.491      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.491      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_35|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.491      ;
; 97.480 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_4|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.483      ;
; 97.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.482      ;
; 97.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.482      ;
; 97.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.482      ;
; 97.481 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.481      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                                                                        ;
+---------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                 ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 114.270 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[12]                        ; clk          ; clk         ; 120.000      ; -0.131     ; 5.576      ;
; 114.270 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[15]                        ; clk          ; clk         ; 120.000      ; -0.131     ; 5.576      ;
; 114.270 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[14]                        ; clk          ; clk         ; 120.000      ; -0.131     ; 5.576      ;
; 114.270 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[23]                        ; clk          ; clk         ; 120.000      ; -0.131     ; 5.576      ;
; 114.270 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[26]                        ; clk          ; clk         ; 120.000      ; -0.131     ; 5.576      ;
; 114.270 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[21]                        ; clk          ; clk         ; 120.000      ; -0.131     ; 5.576      ;
; 114.270 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[25]                        ; clk          ; clk         ; 120.000      ; -0.131     ; 5.576      ;
; 114.270 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[18]                        ; clk          ; clk         ; 120.000      ; -0.131     ; 5.576      ;
; 114.270 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[5]                         ; clk          ; clk         ; 120.000      ; -0.131     ; 5.576      ;
; 114.270 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[11]                        ; clk          ; clk         ; 120.000      ; -0.131     ; 5.576      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[8][8]   ; clk          ; clk         ; 120.000      ; -0.146     ; 5.560      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[11][8]  ; clk          ; clk         ; 120.000      ; -0.146     ; 5.560      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[6][8]   ; clk          ; clk         ; 120.000      ; -0.144     ; 5.562      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[5][8]   ; clk          ; clk         ; 120.000      ; -0.144     ; 5.562      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[8]               ; clk          ; clk         ; 120.000      ; -0.146     ; 5.560      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[3]               ; clk          ; clk         ; 120.000      ; -0.139     ; 5.567      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[3]               ; clk          ; clk         ; 120.000      ; -0.141     ; 5.565      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[7][3]   ; clk          ; clk         ; 120.000      ; -0.145     ; 5.561      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[5][3]   ; clk          ; clk         ; 120.000      ; -0.145     ; 5.561      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[4][3]   ; clk          ; clk         ; 120.000      ; -0.144     ; 5.562      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[6][3]   ; clk          ; clk         ; 120.000      ; -0.144     ; 5.562      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[1][3]   ; clk          ; clk         ; 120.000      ; -0.146     ; 5.560      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[3][3]   ; clk          ; clk         ; 120.000      ; -0.143     ; 5.563      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[13][3]  ; clk          ; clk         ; 120.000      ; -0.143     ; 5.563      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[12][3]  ; clk          ; clk         ; 120.000      ; -0.146     ; 5.560      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[10]              ; clk          ; clk         ; 120.000      ; -0.146     ; 5.560      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[14][10] ; clk          ; clk         ; 120.000      ; -0.143     ; 5.563      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[13][10] ; clk          ; clk         ; 120.000      ; -0.143     ; 5.563      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[6][10]  ; clk          ; clk         ; 120.000      ; -0.144     ; 5.562      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[5][10]  ; clk          ; clk         ; 120.000      ; -0.144     ; 5.562      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[2]               ; clk          ; clk         ; 120.000      ; -0.131     ; 5.575      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[2]               ; clk          ; clk         ; 120.000      ; -0.132     ; 5.574      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[1][2]   ; clk          ; clk         ; 120.000      ; -0.146     ; 5.560      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[3][2]   ; clk          ; clk         ; 120.000      ; -0.143     ; 5.563      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[13]              ; clk          ; clk         ; 120.000      ; -0.141     ; 5.565      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[13]              ; clk          ; clk         ; 120.000      ; -0.131     ; 5.575      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][13] ; clk          ; clk         ; 120.000      ; -0.153     ; 5.553      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][13] ; clk          ; clk         ; 120.000      ; -0.153     ; 5.553      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[7][13]  ; clk          ; clk         ; 120.000      ; -0.149     ; 5.557      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[5][13]  ; clk          ; clk         ; 120.000      ; -0.149     ; 5.557      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[14][13] ; clk          ; clk         ; 120.000      ; -0.143     ; 5.563      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[13][13] ; clk          ; clk         ; 120.000      ; -0.143     ; 5.563      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[16]              ; clk          ; clk         ; 120.000      ; -0.146     ; 5.560      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[16]              ; clk          ; clk         ; 120.000      ; -0.131     ; 5.575      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[21][16] ; clk          ; clk         ; 120.000      ; -0.151     ; 5.555      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[29][16] ; clk          ; clk         ; 120.000      ; -0.151     ; 5.555      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][16] ; clk          ; clk         ; 120.000      ; -0.153     ; 5.553      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][16] ; clk          ; clk         ; 120.000      ; -0.153     ; 5.553      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[6][16]  ; clk          ; clk         ; 120.000      ; -0.148     ; 5.558      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[5][16]  ; clk          ; clk         ; 120.000      ; -0.144     ; 5.562      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[7][16]  ; clk          ; clk         ; 120.000      ; -0.145     ; 5.561      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[14][16] ; clk          ; clk         ; 120.000      ; -0.143     ; 5.563      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[13][16] ; clk          ; clk         ; 120.000      ; -0.143     ; 5.563      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[11]              ; clk          ; clk         ; 120.000      ; -0.146     ; 5.560      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[11]              ; clk          ; clk         ; 120.000      ; -0.140     ; 5.566      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[7][11]  ; clk          ; clk         ; 120.000      ; -0.149     ; 5.557      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[5][11]  ; clk          ; clk         ; 120.000      ; -0.149     ; 5.557      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[13][11] ; clk          ; clk         ; 120.000      ; -0.143     ; 5.563      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[14][11] ; clk          ; clk         ; 120.000      ; -0.143     ; 5.563      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[14]              ; clk          ; clk         ; 120.000      ; -0.141     ; 5.565      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[23][14] ; clk          ; clk         ; 120.000      ; -0.153     ; 5.553      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[27][14] ; clk          ; clk         ; 120.000      ; -0.153     ; 5.553      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[6][14]  ; clk          ; clk         ; 120.000      ; -0.144     ; 5.562      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[5][14]  ; clk          ; clk         ; 120.000      ; -0.144     ; 5.562      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[14][14] ; clk          ; clk         ; 120.000      ; -0.143     ; 5.563      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[13][14] ; clk          ; clk         ; 120.000      ; -0.143     ; 5.563      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[31]              ; clk          ; clk         ; 120.000      ; -0.132     ; 5.574      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[12][31] ; clk          ; clk         ; 120.000      ; -0.142     ; 5.564      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[15][31] ; clk          ; clk         ; 120.000      ; -0.142     ; 5.564      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[3][31]  ; clk          ; clk         ; 120.000      ; -0.145     ; 5.561      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[1][31]  ; clk          ; clk         ; 120.000      ; -0.145     ; 5.561      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[7][31]  ; clk          ; clk         ; 120.000      ; -0.145     ; 5.561      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[5][31]  ; clk          ; clk         ; 120.000      ; -0.145     ; 5.561      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[22][31] ; clk          ; clk         ; 120.000      ; -0.145     ; 5.561      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[26][31] ; clk          ; clk         ; 120.000      ; -0.145     ; 5.561      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[31]              ; clk          ; clk         ; 120.000      ; -0.131     ; 5.575      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[24]              ; clk          ; clk         ; 120.000      ; -0.146     ; 5.560      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[24]              ; clk          ; clk         ; 120.000      ; -0.131     ; 5.575      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[5]               ; clk          ; clk         ; 120.000      ; -0.145     ; 5.561      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[4][5]   ; clk          ; clk         ; 120.000      ; -0.144     ; 5.562      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[5][5]   ; clk          ; clk         ; 120.000      ; -0.144     ; 5.562      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][5]   ; clk          ; clk         ; 120.000      ; -0.144     ; 5.562      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[5]               ; clk          ; clk         ; 120.000      ; -0.146     ; 5.560      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[26]              ; clk          ; clk         ; 120.000      ; -0.141     ; 5.565      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[15][26] ; clk          ; clk         ; 120.000      ; -0.142     ; 5.564      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[12][26] ; clk          ; clk         ; 120.000      ; -0.142     ; 5.564      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[7]               ; clk          ; clk         ; 120.000      ; -0.141     ; 5.565      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[14][7]  ; clk          ; clk         ; 120.000      ; -0.144     ; 5.562      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[5][7]   ; clk          ; clk         ; 120.000      ; -0.149     ; 5.557      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][7]   ; clk          ; clk         ; 120.000      ; -0.144     ; 5.562      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[7]               ; clk          ; clk         ; 120.000      ; -0.145     ; 5.561      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[9]               ; clk          ; clk         ; 120.000      ; -0.135     ; 5.571      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[14][9]  ; clk          ; clk         ; 120.000      ; -0.144     ; 5.562      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[12][9]  ; clk          ; clk         ; 120.000      ; -0.146     ; 5.560      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[9][9]   ; clk          ; clk         ; 120.000      ; -0.144     ; 5.562      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[7][9]   ; clk          ; clk         ; 120.000      ; -0.149     ; 5.557      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[5][9]   ; clk          ; clk         ; 120.000      ; -0.149     ; 5.557      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[9]               ; clk          ; clk         ; 120.000      ; -0.141     ; 5.565      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[6][20]  ; clk          ; clk         ; 120.000      ; -0.144     ; 5.562      ;
; 114.271 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[5][20]  ; clk          ; clk         ; 120.000      ; -0.144     ; 5.562      ;
+---------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.683      ;
; 0.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.683      ;
; 0.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.667 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.791      ;
; 0.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.793      ;
; 0.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.793      ;
; 0.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.793      ;
; 0.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.793      ;
; 0.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.793      ;
; 0.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.793      ;
; 0.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.793      ;
; 0.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.793      ;
; 0.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.793      ;
; 0.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.793      ;
; 0.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.793      ;
; 0.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.793      ;
; 0.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.811      ;
; 0.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.811      ;
; 0.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.811      ;
; 0.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.811      ;
; 0.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.811      ;
; 0.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.811      ;
; 0.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.811      ;
; 0.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.811      ;
; 0.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.811      ;
; 0.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.811      ;
; 0.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.811      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.048      ; 0.859      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.953      ;
; 0.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.970      ;
; 2.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.247      ;
; 2.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_15|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.247      ;
; 2.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_16|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.247      ;
; 2.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.247      ;
; 2.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.247      ;
; 2.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_18|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.247      ;
; 2.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_19|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 2.247      ;
; 2.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.250      ;
; 2.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.250      ;
; 2.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.250      ;
; 2.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_22|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.250      ;
; 2.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.250      ;
; 2.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.250      ;
; 2.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 2.250      ;
; 2.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_137|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.264      ;
; 2.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.264      ;
; 2.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 2.264      ;
; 2.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_53|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.249      ;
; 2.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_51|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.249      ;
; 2.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.249      ;
; 2.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.249      ;
; 2.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_50|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.249      ;
; 2.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_48|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.249      ;
; 2.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.249      ;
; 2.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.249      ;
; 2.128 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_47|dffs[2]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 2.249      ;
; 2.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_136|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.264      ;
; 2.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_134|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.264      ;
; 2.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.264      ;
; 2.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.264      ;
; 2.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_133|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 2.264      ;
; 2.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_131|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.253      ;
; 2.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_130|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.253      ;
; 2.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_130|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.253      ;
; 2.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_130|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.253      ;
; 2.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_128|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.253      ;
; 2.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_127|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.253      ;
; 2.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_127|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.253      ;
; 2.129 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_127|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 2.253      ;
; 2.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 2.234      ;
; 2.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 2.234      ;
; 2.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 2.234      ;
; 2.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 2.234      ;
; 2.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 2.234      ;
; 2.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 2.234      ;
; 2.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 2.234      ;
; 2.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 2.234      ;
; 2.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 2.234      ;
; 2.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 2.234      ;
; 2.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 2.234      ;
; 2.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 2.234      ;
; 2.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 2.234      ;
; 2.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 2.234      ;
; 2.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 2.234      ;
; 2.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.020      ; 2.234      ;
; 2.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.012      ; 2.226      ;
; 2.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.012      ; 2.226      ;
; 2.130 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.012      ; 2.226      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_125|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.262      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_124|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.262      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_124|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.262      ;
; 2.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_lap:auto_generated|sld_reserved_MIPSProcessor_auto_signaltap_0_1_9808:mgl_prim1|lpm_shiftreg:config_shiftreg_124|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 2.262      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                                                                       ;
+-------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.027 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[10]              ; clk          ; clk         ; 0.000        ; 0.115      ; 5.226      ;
; 5.027 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[22]                        ; clk          ; clk         ; 0.000        ; 0.115      ; 5.226      ;
; 5.027 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[11]        ; clk          ; clk         ; 0.000        ; 0.115      ; 5.226      ;
; 5.027 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|matrix_settings.secondary_buffer            ; clk          ; clk         ; 0.000        ; 0.115      ; 5.226      ;
; 5.027 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[10]                        ; clk          ; clk         ; 0.000        ; 0.115      ; 5.226      ;
; 5.027 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[13]                        ; clk          ; clk         ; 0.000        ; 0.115      ; 5.226      ;
; 5.028 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_writeAddress_d0[2]             ; clk          ; clk         ; 0.000        ; 0.109      ; 5.221      ;
; 5.028 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_registerWrite_d0                    ; clk          ; clk         ; 0.000        ; 0.108      ; 5.220      ;
; 5.028 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_writeAddress_d0[4]             ; clk          ; clk         ; 0.000        ; 0.109      ; 5.221      ;
; 5.028 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_rtIn_d0[3]                      ; clk          ; clk         ; 0.000        ; 0.109      ; 5.221      ;
; 5.028 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_writeAddress_d0[3]             ; clk          ; clk         ; 0.000        ; 0.109      ; 5.221      ;
; 5.028 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_writeAddress_d0[0]             ; clk          ; clk         ; 0.000        ; 0.109      ; 5.221      ;
; 5.028 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_writeAddress_d0[1]             ; clk          ; clk         ; 0.000        ; 0.109      ; 5.221      ;
; 5.028 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_branchMode_d0[2]                    ; clk          ; clk         ; 0.000        ; 0.109      ; 5.221      ;
; 5.028 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|control_branchMode_d0[0]                    ; clk          ; clk         ; 0.000        ; 0.109      ; 5.221      ;
; 5.029 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[6]                         ; clk          ; clk         ; 0.000        ; 0.114      ; 5.227      ;
; 5.029 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_dIF[2]                     ; clk          ; clk         ; 0.000        ; 0.114      ; 5.227      ;
; 5.029 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[2]                      ; clk          ; clk         ; 0.000        ; 0.114      ; 5.227      ;
; 5.029 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[20]                        ; clk          ; clk         ; 0.000        ; 0.112      ; 5.225      ;
; 5.029 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[16]                        ; clk          ; clk         ; 0.000        ; 0.113      ; 5.226      ;
; 5.029 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[8]                         ; clk          ; clk         ; 0.000        ; 0.114      ; 5.227      ;
; 5.029 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_rtIn_d0[2]                      ; clk          ; clk         ; 0.000        ; 0.112      ; 5.225      ;
; 5.029 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[2]                         ; clk          ; clk         ; 0.000        ; 0.114      ; 5.227      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[2]               ; clk          ; clk         ; 0.000        ; 0.125      ; 5.241      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[13]              ; clk          ; clk         ; 0.000        ; 0.124      ; 5.240      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[16]              ; clk          ; clk         ; 0.000        ; 0.124      ; 5.240      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[24]              ; clk          ; clk         ; 0.000        ; 0.124      ; 5.240      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[14][27] ; clk          ; clk         ; 0.000        ; 0.121      ; 5.237      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[0]               ; clk          ; clk         ; 0.000        ; 0.124      ; 5.240      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[12]                        ; clk          ; clk         ; 0.000        ; 0.125      ; 5.241      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[15]                        ; clk          ; clk         ; 0.000        ; 0.125      ; 5.241      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[14]                        ; clk          ; clk         ; 0.000        ; 0.125      ; 5.241      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|instruction_immediateExtended_d0[15]        ; clk          ; clk         ; 0.000        ; 0.113      ; 5.229      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[23]                        ; clk          ; clk         ; 0.000        ; 0.125      ; 5.241      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[5]                            ; clk          ; clk         ; 0.000        ; 0.115      ; 5.231      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[26]                        ; clk          ; clk         ; 0.000        ; 0.125      ; 5.241      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[21]                        ; clk          ; clk         ; 0.000        ; 0.125      ; 5.241      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[25]                        ; clk          ; clk         ; 0.000        ; 0.125      ; 5.241      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[8]                            ; clk          ; clk         ; 0.000        ; 0.118      ; 5.234      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[14]                           ; clk          ; clk         ; 0.000        ; 0.118      ; 5.234      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[25]                              ; clk          ; clk         ; 0.000        ; 0.117      ; 5.233      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[25]                              ; clk          ; clk         ; 0.000        ; 0.117      ; 5.233      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[18]                        ; clk          ; clk         ; 0.000        ; 0.125      ; 5.241      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d0[29]                     ; clk          ; clk         ; 0.000        ; 0.124      ; 5.240      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_nextPCAddress_d1[17]                     ; clk          ; clk         ; 0.000        ; 0.124      ; 5.240      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|lo[22]                              ; clk          ; clk         ; 0.000        ; 0.114      ; 5.230      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[22]                              ; clk          ; clk         ; 0.000        ; 0.118      ; 5.234      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|ALU:alu|hi[7]                               ; clk          ; clk         ; 0.000        ; 0.115      ; 5.231      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|alu_result_d1[7]                            ; clk          ; clk         ; 0.000        ; 0.115      ; 5.231      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[5]                         ; clk          ; clk         ; 0.000        ; 0.125      ; 5.241      ;
; 5.032 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|pc_pcAddress_dIF[11]                        ; clk          ; clk         ; 0.000        ; 0.125      ; 5.241      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][8]  ; clk          ; clk         ; 0.000        ; 0.101      ; 5.218      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][8]  ; clk          ; clk         ; 0.000        ; 0.101      ; 5.218      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[3]               ; clk          ; clk         ; 0.000        ; 0.116      ; 5.233      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][3]  ; clk          ; clk         ; 0.000        ; 0.106      ; 5.223      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[22][3]  ; clk          ; clk         ; 0.000        ; 0.106      ; 5.223      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[2]               ; clk          ; clk         ; 0.000        ; 0.123      ; 5.240      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[22][2]  ; clk          ; clk         ; 0.000        ; 0.106      ; 5.223      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][2]  ; clk          ; clk         ; 0.000        ; 0.106      ; 5.223      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[14][2]  ; clk          ; clk         ; 0.000        ; 0.109      ; 5.226      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[5][2]   ; clk          ; clk         ; 0.000        ; 0.109      ; 5.226      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[6][2]   ; clk          ; clk         ; 0.000        ; 0.109      ; 5.226      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][13] ; clk          ; clk         ; 0.000        ; 0.101      ; 5.218      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][13] ; clk          ; clk         ; 0.000        ; 0.101      ; 5.218      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][11] ; clk          ; clk         ; 0.000        ; 0.101      ; 5.218      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][11] ; clk          ; clk         ; 0.000        ; 0.101      ; 5.218      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][14] ; clk          ; clk         ; 0.000        ; 0.101      ; 5.218      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][14] ; clk          ; clk         ; 0.000        ; 0.101      ; 5.218      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[7][14]  ; clk          ; clk         ; 0.000        ; 0.111      ; 5.228      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[31]              ; clk          ; clk         ; 0.000        ; 0.123      ; 5.240      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][31] ; clk          ; clk         ; 0.000        ; 0.101      ; 5.218      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue1_d0[31]              ; clk          ; clk         ; 0.000        ; 0.124      ; 5.241      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[5][24]  ; clk          ; clk         ; 0.000        ; 0.109      ; 5.226      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[7][5]   ; clk          ; clk         ; 0.000        ; 0.111      ; 5.228      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[6][5]   ; clk          ; clk         ; 0.000        ; 0.111      ; 5.228      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][5]  ; clk          ; clk         ; 0.000        ; 0.106      ; 5.223      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[7][26]  ; clk          ; clk         ; 0.000        ; 0.109      ; 5.226      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[6][26]  ; clk          ; clk         ; 0.000        ; 0.109      ; 5.226      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[5][26]  ; clk          ; clk         ; 0.000        ; 0.109      ; 5.226      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[14][26] ; clk          ; clk         ; 0.000        ; 0.109      ; 5.226      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][7]  ; clk          ; clk         ; 0.000        ; 0.106      ; 5.223      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[22][7]  ; clk          ; clk         ; 0.000        ; 0.106      ; 5.223      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[7][7]   ; clk          ; clk         ; 0.000        ; 0.111      ; 5.228      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[6][7]   ; clk          ; clk         ; 0.000        ; 0.111      ; 5.228      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|registerFile_readValue0_d0[9]               ; clk          ; clk         ; 0.000        ; 0.120      ; 5.237      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[22][9]  ; clk          ; clk         ; 0.000        ; 0.106      ; 5.223      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[22][4]  ; clk          ; clk         ; 0.000        ; 0.106      ; 5.223      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][4]  ; clk          ; clk         ; 0.000        ; 0.106      ; 5.223      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[14][4]  ; clk          ; clk         ; 0.000        ; 0.109      ; 5.226      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[6][4]   ; clk          ; clk         ; 0.000        ; 0.109      ; 5.226      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[14][28] ; clk          ; clk         ; 0.000        ; 0.109      ; 5.226      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[5][28]  ; clk          ; clk         ; 0.000        ; 0.109      ; 5.226      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[6][28]  ; clk          ; clk         ; 0.000        ; 0.109      ; 5.226      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[7][28]  ; clk          ; clk         ; 0.000        ; 0.109      ; 5.226      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[31][12] ; clk          ; clk         ; 0.000        ; 0.101      ; 5.218      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][12] ; clk          ; clk         ; 0.000        ; 0.101      ; 5.218      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][29] ; clk          ; clk         ; 0.000        ; 0.101      ; 5.218      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[14][30] ; clk          ; clk         ; 0.000        ; 0.109      ; 5.226      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[5][30]  ; clk          ; clk         ; 0.000        ; 0.109      ; 5.226      ;
; 5.033 ; SerialCommandProcessor:serialCP|force_rst ; Processor:processor|RegisterFile:registerFile|registers[19][15] ; clk          ; clk         ; 0.000        ; 0.101      ; 5.218      ;
+-------+-------------------------------------------+-----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 235.333 ns




+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 17.507 ; 0.132 ; 95.308   ; 0.556   ; 9.437               ;
;  altera_reserved_tck ; 41.357 ; 0.180 ; 95.308   ; 0.556   ; 49.458              ;
;  clk                 ; 22.664 ; 0.132 ; 109.280  ; 5.027   ; 59.537              ;
;  clkIn               ; 17.507 ; 0.162 ; N/A      ; N/A     ; 9.437               ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk                 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clkIn               ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; UART_RTS            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rowDecoder[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rowDecoder[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rowDecoder[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rowDecoder[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rowDecoder[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixelClk            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; columnPixels0[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; columnPixels0[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; columnPixels0[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; columnPixels1[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; columnPixels1[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; columnPixels1[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; columnLatch         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blank               ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg7[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg7[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg7[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg7[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg7[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg7[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg7[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg6[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg6[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg6[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg6[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg6[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg6[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg6[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg5[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg5[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg5[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg5[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg5[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg5[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg5[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg4[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg4[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg4[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg4[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg4[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg4[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg4[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg3[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED1                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3                ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; UART_CTS                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rstIn                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clkIn                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_DAT                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_CLK                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_RTS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; UART_TXD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; rowDecoder[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rowDecoder[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rowDecoder[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rowDecoder[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; rowDecoder[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pixelClk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; columnPixels0[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; columnPixels0[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; columnPixels0[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; columnPixels1[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; columnPixels1[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; columnPixels1[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; columnLatch         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; blank               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; seg6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; seg5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; seg3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; seg3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; seg1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; seg1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; seg0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; seg0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; seg0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; seg0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; seg0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LED1                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED2                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LED3                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_RTS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; rowDecoder[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rowDecoder[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rowDecoder[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rowDecoder[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; rowDecoder[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pixelClk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; columnPixels0[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; columnPixels0[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; columnPixels0[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; columnPixels1[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; columnPixels1[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; columnPixels1[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; columnLatch         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; blank               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; seg6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; seg5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; seg3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; seg3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; seg1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; seg1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; seg0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; seg0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; seg0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; seg0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; seg0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LED1                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED2                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LED3                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_RTS            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; rowDecoder[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rowDecoder[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rowDecoder[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rowDecoder[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; rowDecoder[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixelClk            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; columnPixels0[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; columnPixels0[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; columnPixels0[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; columnPixels1[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; columnPixels1[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; columnPixels1[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; columnLatch         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; blank               ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg7[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg7[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg7[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg7[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg7[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg7[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg7[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg6[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg6[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg6[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg6[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg6[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg6[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg6[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg5[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg5[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg5[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg5[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg5[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg5[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg5[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg4[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg4[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg4[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg4[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg4[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg4[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg4[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg3[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg3[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg3[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg3[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg3[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; seg1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; seg0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; seg0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LED1                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED2                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LED3                ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+---------------------+---------------------+----------+------------+------------+--------------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths   ; RF Paths   ; FF Paths     ;
+---------------------+---------------------+----------+------------+------------+--------------+
; altera_reserved_tck ; altera_reserved_tck ; 6281     ; 0          ; 58         ; 0            ;
; clk                 ; altera_reserved_tck ; 0        ; false path ; 0          ; 0            ;
; altera_reserved_tck ; clk                 ; 0        ; 0          ; false path ; 0            ;
; clk                 ; clk                 ; 0        ; 0          ; 0          ; > 2147483647 ;
; clk                 ; clkIn               ; 1        ; 1          ; 0          ; 0            ;
; clkIn               ; clkIn               ; 60       ; 0          ; 0          ; 0            ;
+---------------------+---------------------+----------+------------+------------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+---------------------+---------------------+----------+------------+------------+--------------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths   ; RF Paths   ; FF Paths     ;
+---------------------+---------------------+----------+------------+------------+--------------+
; altera_reserved_tck ; altera_reserved_tck ; 6281     ; 0          ; 58         ; 0            ;
; clk                 ; altera_reserved_tck ; 0        ; false path ; 0          ; 0            ;
; altera_reserved_tck ; clk                 ; 0        ; 0          ; false path ; 0            ;
; clk                 ; clk                 ; 0        ; 0          ; 0          ; > 2147483647 ;
; clk                 ; clkIn               ; 1        ; 1          ; 0          ; 0            ;
; clkIn               ; clkIn               ; 60       ; 0          ; 0          ; 0            ;
+---------------------+---------------------+----------+------------+------------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+----------+----------+------------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths   ; FF Paths ;
+---------------------+---------------------+----------+----------+------------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 355      ; 0        ; 0          ; 0        ;
; altera_reserved_tck ; clk                 ; 0        ; 0        ; false path ; 0        ;
; clk                 ; clk                 ; 0        ; 0        ; 0          ; 1489     ;
+---------------------+---------------------+----------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+----------+----------+------------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths   ; FF Paths ;
+---------------------+---------------------+----------+----------+------------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 355      ; 0        ; 0          ; 0        ;
; altera_reserved_tck ; clk                 ; 0        ; 0        ; false path ; 0        ;
; clk                 ; clk                 ; 0        ; 0        ; 0          ; 1489     ;
+---------------------+---------------------+----------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 2454  ; 2454 ;
; Unconstrained Output Ports      ; 75    ; 75   ;
; Unconstrained Output Port Paths ; 330   ; 330  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------+
; Clock Status Summary                                                ;
+---------------------+---------------------+-----------+-------------+
; Target              ; Clock               ; Type      ; Status      ;
+---------------------+---------------------+-----------+-------------+
; altera_reserved_tck ; altera_reserved_tck ; Base      ; Constrained ;
; clkIn               ; clkIn               ; Base      ; Constrained ;
; clk|q               ; clk                 ; Generated ; Constrained ;
+---------------------+---------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; PS2_CLK             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_DAT             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rstIn               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; LED1                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED2                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED3                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blank               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnLatch         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnPixels0[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnPixels0[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnPixels0[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnPixels1[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnPixels1[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnPixels1[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixelClk            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rowDecoder[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rowDecoder[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rowDecoder[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rowDecoder[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rowDecoder[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; PS2_CLK             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PS2_DAT             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rstIn               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; LED1                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED2                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED3                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blank               ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnLatch         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnPixels0[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnPixels0[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnPixels0[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnPixels1[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnPixels1[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; columnPixels1[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pixelClk            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rowDecoder[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rowDecoder[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rowDecoder[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rowDecoder[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rowDecoder[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg0[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg1[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg2[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg3[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg4[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg5[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg6[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[0]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[1]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[2]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[3]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[4]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[5]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; seg7[6]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Tue Aug  7 23:40:12 2018
Info: Command: quartus_sta MIPSProcessor -c MIPSProcessor
Info: qsta_default_script.tcl version: #2
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'MIPSProcessor.out.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 17.507
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.507               0.000 clkIn 
    Info (332119):    22.664               0.000 clk 
    Info (332119):    41.357               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.331
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.331               0.000 clk 
    Info (332119):     0.383               0.000 clkIn 
    Info (332119):     0.403               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 95.308
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    95.308               0.000 altera_reserved_tck 
    Info (332119):   109.280               0.000 clk 
Info (332146): Worst-case removal slack is 1.169
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.169               0.000 altera_reserved_tck 
    Info (332119):     9.509               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.756
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.756               0.000 clkIn 
    Info (332119):    49.575               0.000 altera_reserved_tck 
    Info (332119):    59.581               0.000 clk 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 230.756 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 17.773
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.773               0.000 clkIn 
    Info (332119):    32.079               0.000 clk 
    Info (332119):    42.085               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.334
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.334               0.000 clkIn 
    Info (332119):     0.336               0.000 clk 
    Info (332119):     0.354               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 95.748
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    95.748               0.000 altera_reserved_tck 
    Info (332119):   110.303               0.000 clk 
Info (332146): Worst-case removal slack is 1.070
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.070               0.000 altera_reserved_tck 
    Info (332119):     8.652               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.778
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.778               0.000 clkIn 
    Info (332119):    49.500               0.000 altera_reserved_tck 
    Info (332119):    59.675               0.000 clk 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 231.468 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 18.786
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.786               0.000 clkIn 
    Info (332119):    45.912               0.000 altera_reserved_tck 
    Info (332119):    71.412               0.000 clk 
Info (332146): Worst-case hold slack is 0.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.132               0.000 clk 
    Info (332119):     0.162               0.000 clkIn 
    Info (332119):     0.180               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 97.468
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    97.468               0.000 altera_reserved_tck 
    Info (332119):   114.270               0.000 clk 
Info (332146): Worst-case removal slack is 0.556
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.556               0.000 altera_reserved_tck 
    Info (332119):     5.027               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.437
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.437               0.000 clkIn 
    Info (332119):    49.458               0.000 altera_reserved_tck 
    Info (332119):    59.537               0.000 clk 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 235.333 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 1049 megabytes
    Info: Processing ended: Tue Aug  7 23:40:22 2018
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:10


