{"Source Block": ["hdl/library/axi_ad9162/axi_ad9162_core.v@94:114@HdlStmProcess", "    \n    assign dac_valid = 1'b1;\n    \n    // processor read interface\n    \n    always @(negedge up_rstn or posedge up_clk) begin\n      if (up_rstn == 0) begin\n        up_rdata <= 'd0;\n        up_rack <= 'd0;\n        up_wack <= 'd0;\n      end else begin\n        up_rdata <= up_rdata_s | up_rdata_0_s;\n        up_rack <= up_rack_s | up_rack_0_s;\n        up_wack <= up_wack_s | up_wack_0_s;\n      end\n    end\n    \n    // dac channel\n    \n    axi_ad9162_channel #(\n      .CHANNEL_ID (0),\n"], "Clone Blocks": [["hdl/library/axi_ad9122/axi_ad9122_core.v@132:152", "\n  assign dac_sync_s = (ID == 0) ? dac_sync_out : dac_sync_in;\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_rdata <= 'd0;\n      up_rack <= 'd0;\n      up_wack <= 'd0;\n    end else begin\n      up_rdata <= up_rdata_s | up_rdata_0_s | up_rdata_1_s;\n      up_rack <= up_rack_s | up_rack_0_s | up_rack_1_s;\n      up_wack <= up_wack_s | up_wack_0_s | up_wack_1_s;\n    end\n  end\n\n  // dac channel\n\n  axi_ad9122_channel #(\n    .CHANNEL_ID(0),\n"], ["hdl/library/axi_ad9739a/axi_ad9739a_core.v@101:121", "\n  assign dac_valid = 1'b1;\n\n  // processor read interface\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n      up_rdata <= 'd0;\n      up_rack <= 'd0;\n      up_wack <= 'd0;\n    end else begin\n      up_rdata <= up_rdata_s | up_rdata_0_s;\n      up_rack <= up_rack_s | up_rack_0_s;\n      up_wack <= up_wack_s | up_wack_0_s;\n    end\n  end\n\n  // dac channel\n  \n  axi_ad9739a_channel #(\n    .CHANNEL_ID(0),\n"]], "Diff Content": {"Delete": [[99, "    always @(negedge up_rstn or posedge up_clk) begin\n"], [100, "      if (up_rstn == 0) begin\n"], [101, "        up_rdata <= 'd0;\n"], [102, "        up_rack <= 'd0;\n"], [103, "        up_wack <= 'd0;\n"], [104, "      end else begin\n"], [105, "        up_rdata <= up_rdata_s | up_rdata_0_s;\n"], [106, "        up_rack <= up_rack_s | up_rack_0_s;\n"], [107, "        up_wack <= up_wack_s | up_wack_0_s;\n"], [108, "      end\n"]], "Add": [[108, "  wire                    dac_sync_s;\n"], [108, "  wire                    dac_datafmt_s;\n"], [108, "  wire    [ 31:0]         up_rdata_0_s;\n"], [108, "  wire                    up_rack_0_s;\n"], [108, "  wire                    up_wack_0_s;\n"], [108, "  wire    [ 31:0]         up_rdata_s;\n"], [108, "  wire                    up_rack_s;\n"], [108, "  wire                    up_wack_s;\n"], [108, "  assign dac_valid = 1'b1;\n"], [108, "  always @(negedge up_rstn or posedge up_clk) begin\n"], [108, "    if (up_rstn == 0) begin\n"], [108, "      up_rdata <= 'd0;\n"], [108, "      up_rack <= 'd0;\n"], [108, "      up_wack <= 'd0;\n"], [108, "    end else begin\n"], [108, "      up_rdata <= up_rdata_s | up_rdata_0_s;\n"], [108, "      up_rack <= up_rack_s | up_rack_0_s;\n"], [108, "      up_wack <= up_wack_s | up_wack_0_s;\n"]]}}