{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 13:18:40 2018 " "Info: Processing started: Mon May 21 13:18:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "M " "Info: Assuming node \"M\" is an undefined clock" {  } { { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -496 344 512 -480 "M" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "M register register mov:inst13\|74198:inst\|119 mov:inst13\|74198:inst\|119 405.02 MHz Internal " "Info: Clock \"M\" Internal fmax is restricted to 405.02 MHz between source register \"mov:inst13\|74198:inst\|119\" and destination register \"mov:inst13\|74198:inst\|119\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.820 ns + Longest register register " "Info: + Longest register to register delay is 1.820 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mov:inst13\|74198:inst\|119 1 REG LCFF_X19_Y4_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y4_N9; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mov:inst13|74198:inst|119 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 680 744 1264 "119" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.322 ns) 0.999 ns mov:inst13\|74198:inst\|127~134 2 COMB LCCOMB_X18_Y4_N12 1 " "Info: 2: + IC(0.677 ns) + CELL(0.322 ns) = 0.999 ns; Loc. = LCCOMB_X18_Y4_N12; Fanout = 1; COMB Node = 'mov:inst13\|74198:inst\|127~134'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { mov:inst13|74198:inst|119 mov:inst13|74198:inst|127~134 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 576 640 1224 "127" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.178 ns) 1.724 ns mov:inst13\|74198:inst\|127~135 3 COMB LCCOMB_X19_Y4_N8 1 " "Info: 3: + IC(0.547 ns) + CELL(0.178 ns) = 1.724 ns; Loc. = LCCOMB_X19_Y4_N8; Fanout = 1; COMB Node = 'mov:inst13\|74198:inst\|127~135'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.725 ns" { mov:inst13|74198:inst|127~134 mov:inst13|74198:inst|127~135 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 576 640 1224 "127" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.820 ns mov:inst13\|74198:inst\|119 4 REG LCFF_X19_Y4_N9 4 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.820 ns; Loc. = LCFF_X19_Y4_N9; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { mov:inst13|74198:inst|127~135 mov:inst13|74198:inst|119 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 680 744 1264 "119" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.596 ns ( 32.75 % ) " "Info: Total cell delay = 0.596 ns ( 32.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.224 ns ( 67.25 % ) " "Info: Total interconnect delay = 1.224 ns ( 67.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { mov:inst13|74198:inst|119 mov:inst13|74198:inst|127~134 mov:inst13|74198:inst|127~135 mov:inst13|74198:inst|119 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.820 ns" { mov:inst13|74198:inst|119 {} mov:inst13|74198:inst|127~134 {} mov:inst13|74198:inst|127~135 {} mov:inst13|74198:inst|119 {} } { 0.000ns 0.677ns 0.547ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M destination 3.228 ns + Shortest register " "Info: + Shortest clock path from clock \"M\" to destination register is 3.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns M 1 CLK PIN_82 16 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_82; Fanout = 16; CLK Node = 'M'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -496 344 512 -480 "M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(0.602 ns) 3.228 ns mov:inst13\|74198:inst\|119 2 REG LCFF_X19_Y4_N9 4 " "Info: 2: + IC(1.723 ns) + CELL(0.602 ns) = 3.228 ns; Loc. = LCFF_X19_Y4_N9; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.325 ns" { M mov:inst13|74198:inst|119 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 680 744 1264 "119" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 46.62 % ) " "Info: Total cell delay = 1.505 ns ( 46.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.723 ns ( 53.38 % ) " "Info: Total interconnect delay = 1.723 ns ( 53.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.228 ns" { M mov:inst13|74198:inst|119 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.228 ns" { M {} M~combout {} mov:inst13|74198:inst|119 {} } { 0.000ns 0.000ns 1.723ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M source 3.228 ns - Longest register " "Info: - Longest clock path from clock \"M\" to source register is 3.228 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns M 1 CLK PIN_82 16 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_82; Fanout = 16; CLK Node = 'M'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -496 344 512 -480 "M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.723 ns) + CELL(0.602 ns) 3.228 ns mov:inst13\|74198:inst\|119 2 REG LCFF_X19_Y4_N9 4 " "Info: 2: + IC(1.723 ns) + CELL(0.602 ns) = 3.228 ns; Loc. = LCFF_X19_Y4_N9; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.325 ns" { M mov:inst13|74198:inst|119 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 680 744 1264 "119" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 46.62 % ) " "Info: Total cell delay = 1.505 ns ( 46.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.723 ns ( 53.38 % ) " "Info: Total interconnect delay = 1.723 ns ( 53.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.228 ns" { M mov:inst13|74198:inst|119 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.228 ns" { M {} M~combout {} mov:inst13|74198:inst|119 {} } { 0.000ns 0.000ns 1.723ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.228 ns" { M mov:inst13|74198:inst|119 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.228 ns" { M {} M~combout {} mov:inst13|74198:inst|119 {} } { 0.000ns 0.000ns 1.723ns } { 0.000ns 0.903ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.228 ns" { M {} M~combout {} mov:inst13|74198:inst|119 {} } { 0.000ns 0.000ns 1.723ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 680 744 1264 "119" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 680 744 1264 "119" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { mov:inst13|74198:inst|119 mov:inst13|74198:inst|127~134 mov:inst13|74198:inst|127~135 mov:inst13|74198:inst|119 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.820 ns" { mov:inst13|74198:inst|119 {} mov:inst13|74198:inst|127~134 {} mov:inst13|74198:inst|127~135 {} mov:inst13|74198:inst|119 {} } { 0.000ns 0.677ns 0.547ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.228 ns" { M mov:inst13|74198:inst|119 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.228 ns" { M {} M~combout {} mov:inst13|74198:inst|119 {} } { 0.000ns 0.000ns 1.723ns } { 0.000ns 0.903ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.228 ns" { M {} M~combout {} mov:inst13|74198:inst|119 {} } { 0.000ns 0.000ns 1.723ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mov:inst13|74198:inst|119 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { mov:inst13|74198:inst|119 {} } {  } {  } "" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 680 744 1264 "119" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "mov:inst13\|74198:inst\|115 A2 M 5.659 ns register " "Info: tsu for register \"mov:inst13\|74198:inst\|115\" (data pin = \"A2\", clock pin = \"M\") is 5.659 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.945 ns + Longest pin register " "Info: + Longest pin to register delay is 8.945 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns A2 1 PIN PIN_69 20 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_69; Fanout = 20; PIN Node = 'A2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2 } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -736 344 512 -720 "A2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.382 ns) + CELL(0.544 ns) 8.849 ns mov:inst13\|74198:inst\|123~135 2 COMB LCCOMB_X18_Y4_N20 1 " "Info: 2: + IC(7.382 ns) + CELL(0.544 ns) = 8.849 ns; Loc. = LCCOMB_X18_Y4_N20; Fanout = 1; COMB Node = 'mov:inst13\|74198:inst\|123~135'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.926 ns" { A2 mov:inst13|74198:inst|123~135 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 480 576 640 520 "123" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.945 ns mov:inst13\|74198:inst\|115 3 REG LCFF_X18_Y4_N21 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 8.945 ns; Loc. = LCFF_X18_Y4_N21; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|115'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { mov:inst13|74198:inst|123~135 mov:inst13|74198:inst|115 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 480 680 744 560 "115" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.563 ns ( 17.47 % ) " "Info: Total cell delay = 1.563 ns ( 17.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.382 ns ( 82.53 % ) " "Info: Total interconnect delay = 7.382 ns ( 82.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.945 ns" { A2 mov:inst13|74198:inst|123~135 mov:inst13|74198:inst|115 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.945 ns" { A2 {} A2~combout {} mov:inst13|74198:inst|123~135 {} mov:inst13|74198:inst|115 {} } { 0.000ns 0.000ns 7.382ns 0.000ns } { 0.000ns 0.923ns 0.544ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 480 680 744 560 "115" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M destination 3.248 ns - Shortest register " "Info: - Shortest clock path from clock \"M\" to destination register is 3.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns M 1 CLK PIN_82 16 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_82; Fanout = 16; CLK Node = 'M'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -496 344 512 -480 "M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.743 ns) + CELL(0.602 ns) 3.248 ns mov:inst13\|74198:inst\|115 2 REG LCFF_X18_Y4_N21 4 " "Info: 2: + IC(1.743 ns) + CELL(0.602 ns) = 3.248 ns; Loc. = LCFF_X18_Y4_N21; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|115'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { M mov:inst13|74198:inst|115 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 480 680 744 560 "115" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 46.34 % ) " "Info: Total cell delay = 1.505 ns ( 46.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.743 ns ( 53.66 % ) " "Info: Total interconnect delay = 1.743 ns ( 53.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.248 ns" { M mov:inst13|74198:inst|115 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.248 ns" { M {} M~combout {} mov:inst13|74198:inst|115 {} } { 0.000ns 0.000ns 1.743ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.945 ns" { A2 mov:inst13|74198:inst|123~135 mov:inst13|74198:inst|115 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.945 ns" { A2 {} A2~combout {} mov:inst13|74198:inst|123~135 {} mov:inst13|74198:inst|115 {} } { 0.000ns 0.000ns 7.382ns 0.000ns } { 0.000ns 0.923ns 0.544ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.248 ns" { M mov:inst13|74198:inst|115 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.248 ns" { M {} M~combout {} mov:inst13|74198:inst|115 {} } { 0.000ns 0.000ns 1.743ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "M O1 mov:inst13\|74198:inst\|114 12.554 ns register " "Info: tco from clock \"M\" to destination pin \"O1\" through register \"mov:inst13\|74198:inst\|114\" is 12.554 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M source 3.248 ns + Longest register " "Info: + Longest clock path from clock \"M\" to source register is 3.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns M 1 CLK PIN_82 16 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_82; Fanout = 16; CLK Node = 'M'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -496 344 512 -480 "M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.743 ns) + CELL(0.602 ns) 3.248 ns mov:inst13\|74198:inst\|114 2 REG LCFF_X18_Y4_N1 4 " "Info: 2: + IC(1.743 ns) + CELL(0.602 ns) = 3.248 ns; Loc. = LCFF_X18_Y4_N1; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|114'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { M mov:inst13|74198:inst|114 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 304 680 744 384 "114" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 46.34 % ) " "Info: Total cell delay = 1.505 ns ( 46.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.743 ns ( 53.66 % ) " "Info: Total interconnect delay = 1.743 ns ( 53.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.248 ns" { M mov:inst13|74198:inst|114 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.248 ns" { M {} M~combout {} mov:inst13|74198:inst|114 {} } { 0.000ns 0.000ns 1.743ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 304 680 744 384 "114" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.029 ns + Longest register pin " "Info: + Longest register to pin delay is 9.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mov:inst13\|74198:inst\|114 1 REG LCFF_X18_Y4_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y4_N1; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|114'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mov:inst13|74198:inst|114 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 304 680 744 384 "114" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.322 ns) 2.018 ns 3C1:inst14\|inst1~203 2 COMB LCCOMB_X15_Y10_N12 1 " "Info: 2: + IC(1.696 ns) + CELL(0.322 ns) = 2.018 ns; Loc. = LCCOMB_X15_Y10_N12; Fanout = 1; COMB Node = '3C1:inst14\|inst1~203'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.018 ns" { mov:inst13|74198:inst|114 3C1:inst14|inst1~203 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/3c1/3C1.bdf" { { 144 680 744 192 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.545 ns) 3.783 ns 3C1:inst14\|inst1~205 3 COMB LCCOMB_X18_Y7_N4 1 " "Info: 3: + IC(1.220 ns) + CELL(0.545 ns) = 3.783 ns; Loc. = LCCOMB_X18_Y7_N4; Fanout = 1; COMB Node = '3C1:inst14\|inst1~205'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.765 ns" { 3C1:inst14|inst1~203 3C1:inst14|inst1~205 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/3c1/3C1.bdf" { { 144 680 744 192 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.346 ns) + CELL(2.900 ns) 9.029 ns O1 4 PIN PIN_143 0 " "Info: 4: + IC(2.346 ns) + CELL(2.900 ns) = 9.029 ns; Loc. = PIN_143; Fanout = 0; PIN Node = 'O1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.246 ns" { 3C1:inst14|inst1~205 O1 } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -552 976 1152 -536 "O1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.767 ns ( 41.72 % ) " "Info: Total cell delay = 3.767 ns ( 41.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.262 ns ( 58.28 % ) " "Info: Total interconnect delay = 5.262 ns ( 58.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.029 ns" { mov:inst13|74198:inst|114 3C1:inst14|inst1~203 3C1:inst14|inst1~205 O1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.029 ns" { mov:inst13|74198:inst|114 {} 3C1:inst14|inst1~203 {} 3C1:inst14|inst1~205 {} O1 {} } { 0.000ns 1.696ns 1.220ns 2.346ns } { 0.000ns 0.322ns 0.545ns 2.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.248 ns" { M mov:inst13|74198:inst|114 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.248 ns" { M {} M~combout {} mov:inst13|74198:inst|114 {} } { 0.000ns 0.000ns 1.743ns } { 0.000ns 0.903ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.029 ns" { mov:inst13|74198:inst|114 3C1:inst14|inst1~203 3C1:inst14|inst1~205 O1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.029 ns" { mov:inst13|74198:inst|114 {} 3C1:inst14|inst1~203 {} 3C1:inst14|inst1~205 {} O1 {} } { 0.000ns 1.696ns 1.220ns 2.346ns } { 0.000ns 0.322ns 0.545ns 2.900ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A1 O5 23.229 ns Longest " "Info: Longest tpd from source pin \"A1\" to destination pin \"O5\" is 23.229 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns A1 1 PIN PIN_68 20 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_68; Fanout = 20; PIN Node = 'A1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -752 344 512 -736 "A1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.813 ns) + CELL(0.322 ns) 8.058 ns MUL:inst12\|74285:inst1\|53~9 2 COMB LCCOMB_X18_Y7_N22 3 " "Info: 2: + IC(6.813 ns) + CELL(0.322 ns) = 8.058 ns; Loc. = LCCOMB_X18_Y7_N22; Fanout = 3; COMB Node = 'MUL:inst12\|74285:inst1\|53~9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.135 ns" { A1 MUL:inst12|74285:inst1|53~9 } "NODE_NAME" } } { "74285.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74285.bdf" { { 1216 376 440 1320 "53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.516 ns) 10.049 ns MUL:inst12\|74284:inst\|25 3 COMB LCCOMB_X24_Y10_N22 5 " "Info: 3: + IC(1.475 ns) + CELL(0.516 ns) = 10.049 ns; Loc. = LCCOMB_X24_Y10_N22; Fanout = 5; COMB Node = 'MUL:inst12\|74284:inst\|25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { MUL:inst12|74285:inst1|53~9 MUL:inst12|74284:inst|25 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 576 528 592 616 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.806 ns) + CELL(0.545 ns) 12.400 ns MUL:inst12\|74284:inst\|99~210 4 COMB LCCOMB_X14_Y11_N30 1 " "Info: 4: + IC(1.806 ns) + CELL(0.545 ns) = 12.400 ns; Loc. = LCCOMB_X14_Y11_N30; Fanout = 1; COMB Node = 'MUL:inst12\|74284:inst\|99~210'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { MUL:inst12|74284:inst|25 MUL:inst12|74284:inst|99~210 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 648 952 1016 688 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.521 ns) 13.211 ns MUL:inst12\|74284:inst\|98 5 COMB LCCOMB_X14_Y11_N24 1 " "Info: 5: + IC(0.290 ns) + CELL(0.521 ns) = 13.211 ns; Loc. = LCCOMB_X14_Y11_N24; Fanout = 1; COMB Node = 'MUL:inst12\|74284:inst\|98'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { MUL:inst12|74284:inst|99~210 MUL:inst12|74284:inst|98 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 704 1032 1096 744 "98" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.319 ns) 13.827 ns MUL:inst12\|74284:inst\|107~679 6 COMB LCCOMB_X14_Y11_N26 1 " "Info: 6: + IC(0.297 ns) + CELL(0.319 ns) = 13.827 ns; Loc. = LCCOMB_X14_Y11_N26; Fanout = 1; COMB Node = 'MUL:inst12\|74284:inst\|107~679'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.616 ns" { MUL:inst12|74284:inst|98 MUL:inst12|74284:inst|107~679 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1304 1328 1392 1344 "107" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.789 ns) + CELL(0.521 ns) 16.137 ns 3C1:inst14\|inst14 7 COMB LCCOMB_X26_Y8_N10 1 " "Info: 7: + IC(1.789 ns) + CELL(0.521 ns) = 16.137 ns; Loc. = LCCOMB_X26_Y8_N10; Fanout = 1; COMB Node = '3C1:inst14\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.310 ns" { MUL:inst12|74284:inst|107~679 3C1:inst14|inst14 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/3c1/3C1.bdf" { { 344 304 368 392 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.712 ns) + CELL(0.178 ns) 18.027 ns 3C1:inst14\|inst5 8 COMB LCCOMB_X15_Y10_N28 1 " "Info: 8: + IC(1.712 ns) + CELL(0.178 ns) = 18.027 ns; Loc. = LCCOMB_X15_Y10_N28; Fanout = 1; COMB Node = '3C1:inst14\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.890 ns" { 3C1:inst14|inst14 3C1:inst14|inst5 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/3c1/3C1.bdf" { { 336 680 744 384 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.292 ns) + CELL(2.910 ns) 23.229 ns O5 9 PIN PIN_147 0 " "Info: 9: + IC(2.292 ns) + CELL(2.910 ns) = 23.229 ns; Loc. = PIN_147; Fanout = 0; PIN Node = 'O5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.202 ns" { 3C1:inst14|inst5 O5 } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -488 976 1152 -472 "O5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.755 ns ( 29.08 % ) " "Info: Total cell delay = 6.755 ns ( 29.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.474 ns ( 70.92 % ) " "Info: Total interconnect delay = 16.474 ns ( 70.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "23.229 ns" { A1 MUL:inst12|74285:inst1|53~9 MUL:inst12|74284:inst|25 MUL:inst12|74284:inst|99~210 MUL:inst12|74284:inst|98 MUL:inst12|74284:inst|107~679 3C1:inst14|inst14 3C1:inst14|inst5 O5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "23.229 ns" { A1 {} A1~combout {} MUL:inst12|74285:inst1|53~9 {} MUL:inst12|74284:inst|25 {} MUL:inst12|74284:inst|99~210 {} MUL:inst12|74284:inst|98 {} MUL:inst12|74284:inst|107~679 {} 3C1:inst14|inst14 {} 3C1:inst14|inst5 {} O5 {} } { 0.000ns 0.000ns 6.813ns 1.475ns 1.806ns 0.290ns 0.297ns 1.789ns 1.712ns 2.292ns } { 0.000ns 0.923ns 0.322ns 0.516ns 0.545ns 0.521ns 0.319ns 0.521ns 0.178ns 2.910ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "mov:inst13\|74198:inst\|117 A4 M -3.104 ns register " "Info: th for register \"mov:inst13\|74198:inst\|117\" (data pin = \"A4\", clock pin = \"M\") is -3.104 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M destination 3.248 ns + Longest register " "Info: + Longest clock path from clock \"M\" to destination register is 3.248 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns M 1 CLK PIN_82 16 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_82; Fanout = 16; CLK Node = 'M'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -496 344 512 -480 "M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.743 ns) + CELL(0.602 ns) 3.248 ns mov:inst13\|74198:inst\|117 2 REG LCFF_X18_Y4_N25 4 " "Info: 2: + IC(1.743 ns) + CELL(0.602 ns) = 3.248 ns; Loc. = LCFF_X18_Y4_N25; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|117'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.345 ns" { M mov:inst13|74198:inst|117 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 680 744 912 "117" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 46.34 % ) " "Info: Total cell delay = 1.505 ns ( 46.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.743 ns ( 53.66 % ) " "Info: Total interconnect delay = 1.743 ns ( 53.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.248 ns" { M mov:inst13|74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.248 ns" { M {} M~combout {} mov:inst13|74198:inst|117 {} } { 0.000ns 0.000ns 1.743ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 680 744 912 "117" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.638 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.638 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns A4 1 PIN PIN_72 3 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_72; Fanout = 3; PIN Node = 'A4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4 } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/microprogram/ALU/MUL/ALU.bdf" { { -704 344 512 -688 "A4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.471 ns) + CELL(0.178 ns) 6.542 ns mov:inst13\|74198:inst\|125~135 2 COMB LCCOMB_X18_Y4_N24 1 " "Info: 2: + IC(5.471 ns) + CELL(0.178 ns) = 6.542 ns; Loc. = LCCOMB_X18_Y4_N24; Fanout = 1; COMB Node = 'mov:inst13\|74198:inst\|125~135'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.649 ns" { A4 mov:inst13|74198:inst|125~135 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 576 640 872 "125" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.638 ns mov:inst13\|74198:inst\|117 3 REG LCFF_X18_Y4_N25 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.638 ns; Loc. = LCFF_X18_Y4_N25; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|117'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { mov:inst13|74198:inst|125~135 mov:inst13|74198:inst|117 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 680 744 912 "117" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.167 ns ( 17.58 % ) " "Info: Total cell delay = 1.167 ns ( 17.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.471 ns ( 82.42 % ) " "Info: Total interconnect delay = 5.471 ns ( 82.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.638 ns" { A4 mov:inst13|74198:inst|125~135 mov:inst13|74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.638 ns" { A4 {} A4~combout {} mov:inst13|74198:inst|125~135 {} mov:inst13|74198:inst|117 {} } { 0.000ns 0.000ns 5.471ns 0.000ns } { 0.000ns 0.893ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.248 ns" { M mov:inst13|74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.248 ns" { M {} M~combout {} mov:inst13|74198:inst|117 {} } { 0.000ns 0.000ns 1.743ns } { 0.000ns 0.903ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.638 ns" { A4 mov:inst13|74198:inst|125~135 mov:inst13|74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.638 ns" { A4 {} A4~combout {} mov:inst13|74198:inst|125~135 {} mov:inst13|74198:inst|117 {} } { 0.000ns 0.000ns 5.471ns 0.000ns } { 0.000ns 0.893ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 13:18:40 2018 " "Info: Processing ended: Mon May 21 13:18:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
