#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x5564bc1bf6d0 .scope module, "top_level" "top_level" 2 9;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rstn"
P_0x5564bc1cfa30 .param/l "ADDR_SIZE" 1 2 140, +C4<00000000000000000000000000000101>;
P_0x5564bc1cfa70 .param/l "DATA_SIZE" 1 2 139, +C4<00000000000000000000000000000110>;
P_0x5564bc1cfab0 .param/l "PC_SIZE" 1 2 119, +C4<00000000000000000000000000000101>;
P_0x5564bc1cfaf0 .param/l "SIZE" 0 2 10, +C4<00000000000000000000000000001000>;
enum0x5564bc16b450 .enum4 (2)
   "FETCH" 2'b00,
   "DECODE" 2'b01,
   "EXEC" 2'b10,
   "WRITE_BACK" 2'b11
 ;
L_0x5564bc195160 .functor BUFZ 8, v0x5564bc1c61e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5564bc1f62b0 .functor BUFZ 8, v0x5564bc1f4090_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5564bc1f43d0_0 .var "ACC_CE_latch", 0 0;
v0x5564bc1f4490_0 .net "ACC_CE_w", 0 0, L_0x5564bc1f60e0;  1 drivers
v0x5564bc1f4580_0 .var "ADDR_latch", 1 0;
v0x5564bc1f4620_0 .net "ADDR_w", 1 0, L_0x5564bc1f5cc0;  1 drivers
v0x5564bc1f46c0_0 .net "ALU_left_operand_w", 7 0, L_0x5564bc195160;  1 drivers
v0x5564bc1f47b0_0 .net "ALU_op_out_w", 7 0, L_0x5564bc198290;  1 drivers
v0x5564bc1f4850_0 .net "ALU_out_val_w", 7 0, v0x5564bc1c61e0_0;  1 drivers
v0x5564bc1f48f0_0 .net "ALU_right_operand_w", 7 0, L_0x5564bc1f62b0;  1 drivers
v0x5564bc1f49c0_0 .var "CE_latch", 3 0;
v0x5564bc1f4a90_0 .net "CE_w", 3 0, L_0x5564bc1f59e0;  1 drivers
v0x5564bc1f4b60_0 .var "ID_CE_w", 0 0;
v0x5564bc1f4c30_0 .var "OP_CODE_latch", 2 0;
v0x5564bc1f4d00_0 .net "OP_CODE_w", 2 0, L_0x5564bc1f5e80;  1 drivers
v0x5564bc1f4dd0_0 .net "PC_ADDR_r", 4 0, v0x5564bc1f22b0_0;  1 drivers
v0x5564bc1f4e70_0 .var "PC_inc_w", 0 0;
v0x5564bc1f4f10_0 .net "PROG_MEM_INSTRUCTION_r", 5 0, L_0x5564bc1b6140;  1 drivers
v0x5564bc1f5000_0 .net "REG_FILE_DATA_OUT_w", 7 0, v0x5564bc1f4090_0;  1 drivers
v0x5564bc1f51b0_0 .net "carry_out_r", 0 0, L_0x5564bc1b6040;  1 drivers
o0x7fd246a7b048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5564bc1f52a0_0 .net "clk", 0 0, o0x7fd246a7b048;  0 drivers
v0x5564bc1f5340_0 .var "curr_state", 1 0;
v0x5564bc1f5400_0 .net "max_size_reached_r", 0 0, L_0x5564bc1a48c0;  1 drivers
v0x5564bc1f54a0_0 .var "next_state", 1 0;
o0x7fd246a7b108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5564bc1f5560_0 .net "rstn", 0 0, o0x7fd246a7b108;  0 drivers
S_0x5564bc197df0 .scope module, "ACU_inst" "ACU" 2 209, 3 6 0, S_0x5564bc1bf6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rstn"
    .port_info 2 /INPUT 1 "CE"
    .port_info 3 /INPUT 8 "in_val"
    .port_info 4 /OUTPUT 8 "out_val"
P_0x5564bc1aab00 .param/l "SIZE" 0 3 8, +C4<00000000000000000000000000001000>;
v0x5564bc1c7b90_0 .net "CE", 0 0, v0x5564bc1f43d0_0;  1 drivers
v0x5564bc1c7c30_0 .net "clk", 0 0, o0x7fd246a7b048;  alias, 0 drivers
v0x5564bc16e350_0 .net "in_val", 7 0, L_0x5564bc198290;  alias, 1 drivers
v0x5564bc1c61e0_0 .var "int_val_r", 7 0;
v0x5564bc1ca780_0 .net "out_val", 7 0, v0x5564bc1c61e0_0;  alias, 1 drivers
v0x5564bc1c9bd0_0 .net "rstn", 0 0, o0x7fd246a7b108;  alias, 0 drivers
E_0x5564bc196680/0 .event negedge, v0x5564bc1c9bd0_0;
E_0x5564bc196680/1 .event posedge, v0x5564bc1c7c30_0;
E_0x5564bc196680 .event/or E_0x5564bc196680/0, E_0x5564bc196680/1;
S_0x5564bc1f0380 .scope module, "ALU_inst" "ALU" 2 189, 4 10 0, S_0x5564bc1bf6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CE"
    .port_info 1 /INPUT 3 "OP_CODE"
    .port_info 2 /INPUT 8 "left_operand"
    .port_info 3 /INPUT 8 "right_operand"
    .port_info 4 /INPUT 1 "carry_in"
    .port_info 5 /OUTPUT 1 "carry_out"
    .port_info 6 /OUTPUT 8 "op_out"
P_0x5564bc1ca820 .param/l "SIZE" 0 4 11, +C4<00000000000000000000000000001000>;
L_0x5564bc1b6040 .functor BUFZ 1, v0x5564bc1f08b0_0, C4<0>, C4<0>, C4<0>;
L_0x5564bc198290 .functor BUFZ 8, v0x5564bc1f0b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5564bc1c9060_0 .net "CE", 0 0, L_0x5564bc1f60e0;  alias, 1 drivers
v0x5564bc1f0690_0 .net "OP_CODE", 2 0, v0x5564bc1f4c30_0;  1 drivers
v0x5564bc1f0770_0 .net "carry_in", 0 0, L_0x5564bc1b6040;  alias, 1 drivers
v0x5564bc1f0810_0 .net "carry_out", 0 0, L_0x5564bc1b6040;  alias, 1 drivers
v0x5564bc1f08b0_0 .var "carry_out_w", 0 0;
v0x5564bc1f09a0_0 .net "left_operand", 7 0, L_0x5564bc195160;  alias, 1 drivers
v0x5564bc1f0a80_0 .net "op_out", 7 0, L_0x5564bc198290;  alias, 1 drivers
v0x5564bc1f0b40_0 .var "op_out_w", 7 0;
v0x5564bc1f0c00_0 .net "right_operand", 7 0, L_0x5564bc1f62b0;  alias, 1 drivers
E_0x5564bc195690/0 .event edge, v0x5564bc1c9060_0, v0x5564bc1f0690_0, v0x5564bc1f09a0_0, v0x5564bc1f0c00_0;
E_0x5564bc195690/1 .event edge, v0x5564bc1f0770_0;
E_0x5564bc195690 .event/or E_0x5564bc195690/0, E_0x5564bc195690/1;
S_0x5564bc1f0dc0 .scope module, "ID_inst" "ID" 2 169, 5 8 0, S_0x5564bc1bf6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "INSTR"
    .port_info 1 /INPUT 1 "ID_CE"
    .port_info 2 /OUTPUT 3 "OP_CODE"
    .port_info 3 /OUTPUT 2 "ADDR"
    .port_info 4 /OUTPUT 4 "CE"
    .port_info 5 /OUTPUT 1 "ACC_CE"
v0x5564bc1f1000_0 .net "ACC_CE", 0 0, L_0x5564bc1f60e0;  alias, 1 drivers
v0x5564bc1f10c0_0 .net "ADDR", 1 0, L_0x5564bc1f5cc0;  alias, 1 drivers
v0x5564bc1f1180_0 .net "CE", 3 0, L_0x5564bc1f59e0;  alias, 1 drivers
v0x5564bc1f1240_0 .var "CE_w", 3 0;
v0x5564bc1f1320_0 .net "ID_CE", 0 0, v0x5564bc1f4b60_0;  1 drivers
v0x5564bc1f1430_0 .net "INSTR", 5 0, L_0x5564bc1b6140;  alias, 1 drivers
v0x5564bc1f1510_0 .net "OP_CODE", 2 0, L_0x5564bc1f5e80;  alias, 1 drivers
L_0x7fd246a32060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5564bc1f15f0_0 .net/2u *"_s0", 3 0, L_0x7fd246a32060;  1 drivers
v0x5564bc1f16d0_0 .net *"_s11", 2 0, L_0x5564bc1f5db0;  1 drivers
o0x7fd246a7b648 .functor BUFZ 3, C4<zzz>; HiZ drive
; Elide local net with no drivers, v0x5564bc1f1840_0 name=_s12
v0x5564bc1f1920_0 .net *"_s17", 0 0, L_0x5564bc1f6000;  1 drivers
o0x7fd246a7b6a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5564bc1f1a00_0 name=_s18
v0x5564bc1f1ae0_0 .net *"_s5", 1 0, L_0x5564bc1f5b90;  1 drivers
o0x7fd246a7b708 .functor BUFZ 2, C4<zz>; HiZ drive
; Elide local net with no drivers, v0x5564bc1f1bc0_0 name=_s6
E_0x5564bc1d3b00 .event edge, v0x5564bc1f1430_0;
L_0x5564bc1f59e0 .functor MUXZ 4, L_0x7fd246a32060, v0x5564bc1f1240_0, v0x5564bc1f4b60_0, C4<>;
L_0x5564bc1f5b90 .part L_0x5564bc1b6140, 0, 2;
L_0x5564bc1f5cc0 .functor MUXZ 2, o0x7fd246a7b708, L_0x5564bc1f5b90, v0x5564bc1f4b60_0, C4<>;
L_0x5564bc1f5db0 .part L_0x5564bc1b6140, 2, 3;
L_0x5564bc1f5e80 .functor MUXZ 3, o0x7fd246a7b648, L_0x5564bc1f5db0, v0x5564bc1f4b60_0, C4<>;
L_0x5564bc1f6000 .part L_0x5564bc1b6140, 5, 1;
L_0x5564bc1f60e0 .functor MUXZ 1, o0x7fd246a7b6a8, L_0x5564bc1f6000, v0x5564bc1f4b60_0, C4<>;
S_0x5564bc1f1da0 .scope module, "PC_inst" "PC" 2 126, 6 6 0, S_0x5564bc1bf6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "inc"
    .port_info 2 /INPUT 1 "rstn"
    .port_info 3 /OUTPUT 5 "cnt_val"
    .port_info 4 /OUTPUT 1 "max_size_reached"
P_0x5564bc1f1f20 .param/l "MAX_VAL" 1 6 21, C4<11111>;
P_0x5564bc1f1f60 .param/l "SIZE" 0 6 8, +C4<00000000000000000000000000000101>;
P_0x5564bc1f1fa0 .param/l "SIZEMINONE" 1 6 20, +C4<000000000000000000000000000000100>;
L_0x5564bc1a48c0 .functor BUFZ 1, v0x5564bc1f2630_0, C4<0>, C4<0>, C4<0>;
v0x5564bc1f21e0_0 .net "clk", 0 0, o0x7fd246a7b048;  alias, 0 drivers
v0x5564bc1f22b0_0 .var "cnt_r", 4 0;
v0x5564bc1f2370_0 .net "cnt_val", 4 0, v0x5564bc1f22b0_0;  alias, 1 drivers
v0x5564bc1f2460_0 .net "inc", 0 0, v0x5564bc1f4e70_0;  1 drivers
v0x5564bc1f2520_0 .net "max_size_reached", 0 0, L_0x5564bc1a48c0;  alias, 1 drivers
v0x5564bc1f2630_0 .var "max_size_reached_r", 0 0;
v0x5564bc1f26f0_0 .net "rstn", 0 0, o0x7fd246a7b108;  alias, 0 drivers
S_0x5564bc1f2840 .scope module, "PROG_MEM_inst" "PROG_MEM" 2 147, 7 6 0, S_0x5564bc1bf6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rstn"
    .port_info 2 /INPUT 5 "ADDR"
    .port_info 3 /OUTPUT 6 "DATA"
P_0x5564bc1f20d0 .param/l "ADDR_SIZE" 0 7 8, +C4<00000000000000000000000000000101>;
P_0x5564bc1f2110 .param/l "DATA_SIZE" 0 7 7, +C4<00000000000000000000000000000110>;
L_0x5564bc1b6140 .functor BUFZ 6, L_0x5564bc1f5740, C4<000000>, C4<000000>, C4<000000>;
v0x5564bc1f2eb0_0 .net "ADDR", 4 0, v0x5564bc1f22b0_0;  alias, 1 drivers
v0x5564bc1f2fc0_0 .net "DATA", 5 0, L_0x5564bc1b6140;  alias, 1 drivers
v0x5564bc1f3090_0 .net *"_s0", 5 0, L_0x5564bc1f5740;  1 drivers
v0x5564bc1f3160_0 .net *"_s2", 6 0, L_0x5564bc1f5840;  1 drivers
L_0x7fd246a32018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5564bc1f3240_0 .net *"_s5", 1 0, L_0x7fd246a32018;  1 drivers
v0x5564bc1f3370_0 .net "clk", 0 0, o0x7fd246a7b048;  alias, 0 drivers
v0x5564bc1f3460 .array "int_mem_r", 0 31, 5 0;
v0x5564bc1f3520_0 .net "rstn", 0 0, o0x7fd246a7b108;  alias, 0 drivers
L_0x5564bc1f5740 .array/port v0x5564bc1f3460, L_0x5564bc1f5840;
L_0x5564bc1f5840 .concat [ 5 2 0 0], v0x5564bc1f22b0_0, L_0x7fd246a32018;
S_0x5564bc1f2bc0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 7 21, 7 21 0, S_0x5564bc1f2840;
 .timescale -9 -12;
v0x5564bc1f2db0_0 .var/2s "i", 31 0;
S_0x5564bc1f3690 .scope module, "REG_FILE_inst" "REG_FILE" 2 224, 8 6 0, S_0x5564bc1bf6d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RSTN"
    .port_info 2 /INPUT 2 "ADDR"
    .port_info 3 /INPUT 4 "CE"
    .port_info 4 /INPUT 8 "DATA_IN"
    .port_info 5 /OUTPUT 8 "DATA_OUT"
v0x5564bc1f3bf0_0 .net "ADDR", 1 0, v0x5564bc1f4580_0;  1 drivers
v0x5564bc1f3cf0_0 .net "CE", 3 0, v0x5564bc1f49c0_0;  1 drivers
v0x5564bc1f3dd0_0 .net "CLK", 0 0, o0x7fd246a7b048;  alias, 0 drivers
v0x5564bc1f3e70_0 .net "DATA_IN", 7 0, L_0x5564bc198290;  alias, 1 drivers
v0x5564bc1f3f60_0 .net "DATA_OUT", 7 0, v0x5564bc1f4090_0;  alias, 1 drivers
v0x5564bc1f4090_0 .var "DATA_OUT_r", 7 0;
v0x5564bc1f4170 .array "DATA_r", 0 3, 7 0;
v0x5564bc1f4230_0 .net "RSTN", 0 0, o0x7fd246a7b108;  alias, 0 drivers
S_0x5564bc1f3900 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 21, 8 21 0, S_0x5564bc1f3690;
 .timescale -9 -12;
v0x5564bc1f3af0_0 .var/2s "i", 31 0;
    .scope S_0x5564bc1f1da0;
T_0 ;
    %wait E_0x5564bc196680;
    %load/vec4 v0x5564bc1f26f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5564bc1f22b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5564bc1f2630_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5564bc1f2460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5564bc1f22b0_0;
    %cmpi/u 31, 0, 5;
    %flag_or 5, 4;
    %jmp/0xz  T_0.4, 5;
    %load/vec4 v0x5564bc1f22b0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x5564bc1f22b0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5564bc1f2630_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5564bc1f2840;
T_1 ;
    %wait E_0x5564bc196680;
    %load/vec4 v0x5564bc1f3520_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %fork t_1, S_0x5564bc1f2bc0;
    %jmp t_0;
    .scope S_0x5564bc1f2bc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5564bc1f2db0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5564bc1f2db0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 6;
    %ix/getv/s 3, v0x5564bc1f2db0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5564bc1f3460, 0, 4;
    %load/vec4 v0x5564bc1f2db0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5564bc1f2db0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x5564bc1f2840;
t_0 %join;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5564bc1f0dc0;
T_2 ;
    %wait E_0x5564bc1d3b00;
    %load/vec4 v0x5564bc1f1430_0;
    %parti/s 3, 2, 3;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5564bc1f1240_0, 0;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v0x5564bc1f1430_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5564bc1f1240_0, 0;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5564bc1f1240_0, 0;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5564bc1f1240_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5564bc1f1240_0, 0;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5564bc1f1240_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5564bc1f0380;
T_3 ;
    %wait E_0x5564bc195690;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5564bc1f08b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5564bc1f0b40_0, 0, 8;
    %load/vec4 v0x5564bc1c9060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5564bc1f0690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v0x5564bc1f0b40_0, 0, 8;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v0x5564bc1f09a0_0;
    %pad/u 9;
    %load/vec4 v0x5564bc1f0c00_0;
    %pad/u 9;
    %add;
    %load/vec4 v0x5564bc1f0770_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0x5564bc1f0b40_0, 0, 8;
    %store/vec4 v0x5564bc1f08b0_0, 0, 1;
    %jmp T_3.11;
T_3.3 ;
    %load/vec4 v0x5564bc1f09a0_0;
    %pad/u 9;
    %load/vec4 v0x5564bc1f0c00_0;
    %pad/u 9;
    %sub;
    %load/vec4 v0x5564bc1f0770_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0x5564bc1f0b40_0, 0, 8;
    %store/vec4 v0x5564bc1f08b0_0, 0, 1;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v0x5564bc1f09a0_0;
    %load/vec4 v0x5564bc1f0c00_0;
    %and;
    %store/vec4 v0x5564bc1f0b40_0, 0, 8;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v0x5564bc1f09a0_0;
    %load/vec4 v0x5564bc1f0c00_0;
    %or;
    %store/vec4 v0x5564bc1f0b40_0, 0, 8;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v0x5564bc1f09a0_0;
    %load/vec4 v0x5564bc1f0c00_0;
    %xor;
    %store/vec4 v0x5564bc1f0b40_0, 0, 8;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x5564bc1f09a0_0;
    %inv;
    %store/vec4 v0x5564bc1f0b40_0, 0, 8;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x5564bc1f0c00_0;
    %store/vec4 v0x5564bc1f0b40_0, 0, 8;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x5564bc1f09a0_0;
    %store/vec4 v0x5564bc1f0b40_0, 0, 8;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5564bc197df0;
T_4 ;
    %wait E_0x5564bc196680;
    %load/vec4 v0x5564bc1c9bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5564bc1c61e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5564bc1c7b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5564bc16e350_0;
    %assign/vec4 v0x5564bc1c61e0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5564bc1f3690;
T_5 ;
    %wait E_0x5564bc196680;
    %load/vec4 v0x5564bc1f4230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_3, S_0x5564bc1f3900;
    %jmp t_2;
    .scope S_0x5564bc1f3900;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5564bc1f3af0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x5564bc1f3af0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 255, 8;
    %ix/getv/s 3, v0x5564bc1f3af0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5564bc1f4170, 0, 4;
    %load/vec4 v0x5564bc1f3af0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5564bc1f3af0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x5564bc1f3690;
t_2 %join;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5564bc1f3bf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0x5564bc1f3cf0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x5564bc1f3e70_0;
    %load/vec4 v0x5564bc1f3bf0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5564bc1f4170, 0, 4;
T_5.9 ;
    %load/vec4 v0x5564bc1f3bf0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5564bc1f4170, 4;
    %assign/vec4 v0x5564bc1f4090_0, 0;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0x5564bc1f3cf0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x5564bc1f3e70_0;
    %load/vec4 v0x5564bc1f3bf0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5564bc1f4170, 0, 4;
T_5.11 ;
    %load/vec4 v0x5564bc1f3bf0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5564bc1f4170, 4;
    %assign/vec4 v0x5564bc1f4090_0, 0;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0x5564bc1f3cf0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %load/vec4 v0x5564bc1f3e70_0;
    %load/vec4 v0x5564bc1f3bf0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5564bc1f4170, 0, 4;
T_5.13 ;
    %load/vec4 v0x5564bc1f3bf0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5564bc1f4170, 4;
    %assign/vec4 v0x5564bc1f4090_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x5564bc1f3cf0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x5564bc1f3e70_0;
    %load/vec4 v0x5564bc1f3bf0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5564bc1f4170, 0, 4;
T_5.15 ;
    %load/vec4 v0x5564bc1f3bf0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5564bc1f4170, 4;
    %assign/vec4 v0x5564bc1f4090_0, 0;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5564bc1bf6d0;
T_6 ;
    %wait E_0x5564bc196680;
    %load/vec4 v0x5564bc1f5560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5564bc1f5340_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5564bc1f54a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5564bc1f54a0_0;
    %assign/vec4 v0x5564bc1f5340_0, 0;
    %load/vec4 v0x5564bc1f5340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5564bc1f5340_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5564bc1f54a0_0, 0;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x5564bc1f5400_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_6.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5564bc1f4e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5564bc1f4b60_0, 0;
T_6.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5564bc1f54a0_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5564bc1f4e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5564bc1f4b60_0, 0;
    %load/vec4 v0x5564bc1f4d00_0;
    %assign/vec4 v0x5564bc1f4c30_0, 0;
    %load/vec4 v0x5564bc1f4620_0;
    %assign/vec4 v0x5564bc1f4580_0, 0;
    %load/vec4 v0x5564bc1f4490_0;
    %assign/vec4 v0x5564bc1f43d0_0, 0;
    %load/vec4 v0x5564bc1f4a90_0;
    %assign/vec4 v0x5564bc1f49c0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x5564bc1f54a0_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5564bc1f4e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5564bc1f4b60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5564bc1f54a0_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "top_level.sv";
    "./rtl/ACU.sv";
    "./rtl/ALU.sv";
    "./rtl/ID.sv";
    "./rtl/PC.sv";
    "./rtl/PROG_MEM.sv";
    "./rtl/REG_FILE.sv";
