# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 7
attribute \cells_not_processed 1
attribute \src "dut.sv:3.1-9.10"
module \gate
  attribute \src "dut.sv:3.13-3.14"
  wire width 33 output 1 \a
  wire \genblk1[0].x
  wire $auto$module.cpp:771:import_continuous_assign$2
  wire width 2 \genblk1[1].x
  wire width 2 $auto$module.cpp:771:import_continuous_assign$4
  wire width 33 $auto$module.cpp:738:import_continuous_assign$5
  cell $pos $auto$module.cpp:739:import_continuous_assign$6
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 33
    connect \A { 1'0 \genblk1[0].x 1'0 \genblk1[1].x 1'0 }
    connect \Y $auto$module.cpp:738:import_continuous_assign$5
  end
  attribute \src "dut.sv:5.14-5.15"
  process $proc$dut.sv:5$1
    assign $auto$module.cpp:771:import_continuous_assign$2 1'1
    sync always
    sync init
      update \genblk1[0].x $auto$module.cpp:771:import_continuous_assign$2
  end
  attribute \src "dut.sv:5.14-5.15"
  process $proc$dut.sv:5$3
    assign $auto$module.cpp:771:import_continuous_assign$4 2'11
    sync always
    sync init
      update \genblk1[1].x $auto$module.cpp:771:import_continuous_assign$4
  end
  connect \a $auto$module.cpp:738:import_continuous_assign$5
end
