{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713753524932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713753524932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 21 22:38:44 2024 " "Processing started: Sun Apr 21 22:38:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713753524932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753524932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong -c pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753524932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713753525028 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713753525028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-rtl " "Found design unit 1: decoder7seg-rtl" {  } { { "decoder7seg.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/decoder7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753528318 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "decoder7seg.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/decoder7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753528318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753528318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-Behavioral " "Found design unit 1: clk_div-Behavioral" {  } { { "clk_div.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/clk_div.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753528319 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/clk_div.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753528319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753528319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_tb-TB " "Found design unit 1: vga_tb-TB" {  } { { "vga_tb.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753528319 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Found entity 1: vga_tb" {  } { { "vga_tb.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753528319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753528319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sync_gen-bhv " "Found design unit 1: vga_sync_gen-bhv" {  } { { "vga_sync_gen.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga_sync_gen.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753528319 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sync_gen " "Found entity 1: vga_sync_gen" {  } { { "vga_sync_gen.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga_sync_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753528319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753528319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_lib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vga_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_LIB " "Found design unit 1: VGA_LIB" {  } { { "vga_lib.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga_lib.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753528319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753528319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_basic_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_basic_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_basic_tb-TB " "Found design unit 1: vga_basic_tb-TB" {  } { { "vga_basic_tb.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga_basic_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753528319 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_basic_tb " "Found entity 1: vga_basic_tb" {  } { { "vga_basic_tb.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga_basic_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753528319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753528319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-default_arch " "Found design unit 1: vga-default_arch" {  } { { "vga.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753528320 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753528320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753528320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-STR " "Found design unit 1: top_level-STR" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753528320 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753528320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753528320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_LITE_Golden_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file DE10_LITE_Golden_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753528321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753528321 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713753528341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:U_VGA " "Elaborating entity \"vga\" for hierarchy \"vga:U_VGA\"" {  } { { "top_level.vhd" "U_VGA" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713753528344 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "x_pos_p1_score vga.vhd(278) " "VHDL Signal Declaration warning at vga.vhd(278): used explicit default value for signal \"x_pos_p1_score\" because signal was never assigned a value" {  } { { "vga.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 278 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713753528346 "|top_level|vga:U_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "y_pos_p1_score vga.vhd(279) " "VHDL Signal Declaration warning at vga.vhd(279): used explicit default value for signal \"y_pos_p1_score\" because signal was never assigned a value" {  } { { "vga.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 279 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713753528346 "|top_level|vga:U_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "x_pos_p2_score vga.vhd(282) " "VHDL Signal Declaration warning at vga.vhd(282): used explicit default value for signal \"x_pos_p2_score\" because signal was never assigned a value" {  } { { "vga.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 282 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713753528346 "|top_level|vga:U_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "y_pos_p2_score vga.vhd(283) " "VHDL Signal Declaration warning at vga.vhd(283): used explicit default value for signal \"y_pos_p2_score\" because signal was never assigned a value" {  } { { "vga.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 283 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713753528346 "|top_level|vga:U_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "x_pos_p vga.vhd(287) " "VHDL Signal Declaration warning at vga.vhd(287): used explicit default value for signal \"x_pos_p\" because signal was never assigned a value" {  } { { "vga.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 287 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713753528346 "|top_level|vga:U_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "y_pos_p vga.vhd(288) " "VHDL Signal Declaration warning at vga.vhd(288): used explicit default value for signal \"y_pos_p\" because signal was never assigned a value" {  } { { "vga.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 288 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713753528346 "|top_level|vga:U_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "x_pos_o vga.vhd(291) " "VHDL Signal Declaration warning at vga.vhd(291): used explicit default value for signal \"x_pos_o\" because signal was never assigned a value" {  } { { "vga.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 291 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713753528346 "|top_level|vga:U_VGA"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "y_pos_o vga.vhd(292) " "VHDL Signal Declaration warning at vga.vhd(292): used explicit default value for signal \"y_pos_o\" because signal was never assigned a value" {  } { { "vga.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 292 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1713753528346 "|top_level|vga:U_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "game_state vga.vhd(396) " "VHDL Process Statement warning at vga.vhd(396): signal \"game_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 396 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713753528346 "|top_level|vga:U_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mov_x vga.vhd(437) " "VHDL Process Statement warning at vga.vhd(437): signal \"mov_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 437 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713753528346 "|top_level|vga:U_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mov_y vga.vhd(438) " "VHDL Process Statement warning at vga.vhd(438): signal \"mov_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713753528346 "|top_level|vga:U_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_pos vga.vhd(439) " "VHDL Process Statement warning at vga.vhd(439): signal \"x_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713753528346 "|top_level|vga:U_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_pos vga.vhd(440) " "VHDL Process Statement warning at vga.vhd(440): signal \"y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 440 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713753528346 "|top_level|vga:U_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_pos_p1 vga.vhd(497) " "VHDL Process Statement warning at vga.vhd(497): signal \"y_pos_p1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 497 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713753528346 "|top_level|vga:U_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_pos_p1 vga.vhd(498) " "VHDL Process Statement warning at vga.vhd(498): signal \"x_pos_p1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 498 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713753528346 "|top_level|vga:U_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "y_pos_p2 vga.vhd(522) " "VHDL Process Statement warning at vga.vhd(522): signal \"y_pos_p2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 522 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713753528346 "|top_level|vga:U_VGA"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_pos_p2 vga.vhd(523) " "VHDL Process Statement warning at vga.vhd(523): signal \"x_pos_p2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 523 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1713753528346 "|top_level|vga:U_VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div vga:U_VGA\|clk_div:clk_div " "Elaborating entity \"clk_div\" for hierarchy \"vga:U_VGA\|clk_div:clk_div\"" {  } { { "vga.vhd" "clk_div" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713753528346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync_gen vga:U_VGA\|vga_sync_gen:sync " "Elaborating entity \"vga_sync_gen\" for hierarchy \"vga:U_VGA\|vga_sync_gen:sync\"" {  } { { "vga.vhd" "sync" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713753528347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:U_CLK_DIV " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:U_CLK_DIV\"" {  } { { "top_level.vhd" "U_CLK_DIV" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713753528347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:U_LED5 " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:U_LED5\"" {  } { { "top_level.vhd" "U_LED5" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713753528348 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:U_VGA\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:U_VGA\|Div4\"" {  } { { "vga.vhd" "Div4" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 670 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713753528620 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:U_VGA\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:U_VGA\|Div3\"" {  } { { "vga.vhd" "Div3" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 670 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713753528620 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:U_VGA\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:U_VGA\|Div2\"" {  } { { "vga.vhd" "Div2" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 653 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713753528620 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:U_VGA\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:U_VGA\|Div1\"" {  } { { "vga.vhd" "Div1" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 567 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713753528620 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga:U_VGA\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga:U_VGA\|Div0\"" {  } { { "vga.vhd" "Div0" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 553 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1713753528620 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1713753528620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:U_VGA\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"vga:U_VGA\|lpm_divide:Div4\"" {  } { { "vga.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 670 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713753528637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:U_VGA\|lpm_divide:Div4 " "Instantiated megafunction \"vga:U_VGA\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713753528637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713753528637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713753528637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713753528637 ""}  } { { "vga.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 670 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713753528637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gtl " "Found entity 1: lpm_divide_gtl" {  } { { "db/lpm_divide_gtl.tdf" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/db/lpm_divide_gtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753528651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753528651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ilh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ilh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ilh " "Found entity 1: sign_div_unsign_ilh" {  } { { "db/sign_div_unsign_ilh.tdf" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/db/sign_div_unsign_ilh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753528652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753528652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ehe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ehe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ehe " "Found entity 1: alt_u_div_ehe" {  } { { "db/alt_u_div_ehe.tdf" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/db/alt_u_div_ehe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753528654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753528654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753528669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753528669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753528684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753528684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:U_VGA\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"vga:U_VGA\|lpm_divide:Div3\"" {  } { { "vga.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 670 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713753528685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:U_VGA\|lpm_divide:Div3 " "Instantiated megafunction \"vga:U_VGA\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713753528685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713753528685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713753528685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713753528685 ""}  } { { "vga.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 670 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713753528685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_htl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_htl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_htl " "Found entity 1: lpm_divide_htl" {  } { { "db/lpm_divide_htl.tdf" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/db/lpm_divide_htl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753528700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753528700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_jlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_jlh " "Found entity 1: sign_div_unsign_jlh" {  } { { "db/sign_div_unsign_jlh.tdf" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/db/sign_div_unsign_jlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753528701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753528701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ghe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ghe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ghe " "Found entity 1: alt_u_div_ghe" {  } { { "db/alt_u_div_ghe.tdf" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/db/alt_u_div_ghe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713753528703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753528703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga:U_VGA\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"vga:U_VGA\|lpm_divide:Div1\"" {  } { { "vga.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 567 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713753528707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga:U_VGA\|lpm_divide:Div1 " "Instantiated megafunction \"vga:U_VGA\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713753528707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713753528707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713753528707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1713753528707 ""}  } { { "vga.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/vga.vhd" 567 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1713753528707 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[0\] GND " "Pin \"led0\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[1\] GND " "Pin \"led0\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[2\] GND " "Pin \"led0\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[3\] GND " "Pin \"led0\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[4\] GND " "Pin \"led0\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[5\] GND " "Pin \"led0\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0\[6\] VCC " "Pin \"led0\[6\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led0_dp VCC " "Pin \"led0_dp\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led0_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[0\] GND " "Pin \"led1\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[1\] GND " "Pin \"led1\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[2\] GND " "Pin \"led1\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[3\] GND " "Pin \"led1\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[4\] GND " "Pin \"led1\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[5\] GND " "Pin \"led1\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1\[6\] VCC " "Pin \"led1\[6\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led1_dp VCC " "Pin \"led1_dp\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led1_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[0\] GND " "Pin \"led2\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[1\] GND " "Pin \"led2\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[2\] GND " "Pin \"led2\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[3\] GND " "Pin \"led2\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[4\] GND " "Pin \"led2\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[5\] GND " "Pin \"led2\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2\[6\] VCC " "Pin \"led2\[6\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2_dp VCC " "Pin \"led2_dp\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led2_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[0\] GND " "Pin \"led3\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[1\] GND " "Pin \"led3\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[2\] GND " "Pin \"led3\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[3\] GND " "Pin \"led3\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[4\] GND " "Pin \"led3\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[5\] GND " "Pin \"led3\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3\[6\] VCC " "Pin \"led3\[6\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3_dp VCC " "Pin \"led3_dp\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led3_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4\[0\] GND " "Pin \"led4\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4\[1\] GND " "Pin \"led4\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4\[2\] GND " "Pin \"led4\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4\[3\] GND " "Pin \"led4\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4\[4\] GND " "Pin \"led4\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4\[5\] GND " "Pin \"led4\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4\[6\] VCC " "Pin \"led4\[6\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4_dp VCC " "Pin \"led4_dp\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led4_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5\[0\] GND " "Pin \"led5\[0\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5\[1\] GND " "Pin \"led5\[1\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5\[2\] GND " "Pin \"led5\[2\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5\[3\] GND " "Pin \"led5\[3\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5\[4\] GND " "Pin \"led5\[4\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5\[5\] GND " "Pin \"led5\[5\]\" is stuck at GND" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5\[6\] VCC " "Pin \"led5\[6\]\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5_dp VCC " "Pin \"led5_dp\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713753529010 "|top_level|led5_dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713753529010 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713753529057 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1713753529621 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713753529705 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713753529705 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[4\] " "No output dependent on input pin \"switch\[4\]\"" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713753529751 "|top_level|switch[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[5\] " "No output dependent on input pin \"switch\[5\]\"" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713753529751 "|top_level|switch[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[6\] " "No output dependent on input pin \"switch\[6\]\"" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713753529751 "|top_level|switch[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[7\] " "No output dependent on input pin \"switch\[7\]\"" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713753529751 "|top_level|switch[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[8\] " "No output dependent on input pin \"switch\[8\]\"" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713753529751 "|top_level|switch[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switch\[9\] " "No output dependent on input pin \"switch\[9\]\"" {  } { { "top_level.vhd" "" { Text "/home/crott/Documents/spring24/dd/lab5/pong/top_level.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1713753529751 "|top_level|switch[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1713753529751 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1697 " "Implemented 1697 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713753529751 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713753529751 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1622 " "Implemented 1622 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713753529751 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713753529751 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "520 " "Peak virtual memory: 520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713753529755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 21 22:38:49 2024 " "Processing ended: Sun Apr 21 22:38:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713753529755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713753529755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713753529755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713753529755 ""}
