Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Sun Dec 13 00:11:38 2020
| Host         : LAPTOP-J5R9FCMI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.701        0.000                      0                   70        0.178        0.000                      0                   70        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               5.701        0.000                      0                   70        0.178        0.000                      0                   70        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        5.701ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.701ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/notice_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.857ns (21.666%)  route 3.099ns (78.334%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.620     5.141    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  sl_ctrl_0/cnt_0/count_reg[15]/Q
                         net (fo=2, routed)           0.814     6.412    sl_ctrl_0/cnt_0/count[15]
    SLICE_X4Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.536 r  sl_ctrl_0/cnt_0/count[26]_i_4/O
                         net (fo=1, routed)           0.820     7.355    sl_ctrl_0/cnt_0/count[26]_i_4_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.479 r  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=30, routed)          0.904     8.383    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y25          LUT4 (Prop_lut4_I0_O)        0.153     8.536 r  sl_ctrl_0/cnt_0/notice_i_2/O
                         net (fo=1, routed)           0.561     9.097    sl_ctrl_0/next_notice
    SLICE_X1Y25          FDRE                                         r  sl_ctrl_0/notice_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502    14.843    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X1Y25          FDRE                                         r  sl_ctrl_0/notice_reg/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y25          FDRE (Setup_fdre_C_D)       -0.270    14.798    sl_ctrl_0/notice_reg
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                  5.701    

Slack (MET) :             6.177ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 2.083ns (54.529%)  route 1.737ns (45.471%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.625     5.146    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sl_ctrl_0/cnt_0/count_reg[4]/Q
                         net (fo=2, routed)           0.758     6.360    sl_ctrl_0/cnt_0/count[4]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.860 r  sl_ctrl_0/cnt_0/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.860    sl_ctrl_0/cnt_0/next_count0_carry_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.977 r  sl_ctrl_0/cnt_0/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.977    sl_ctrl_0/cnt_0/next_count0_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.094 r  sl_ctrl_0/cnt_0/next_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.094    sl_ctrl_0/cnt_0/next_count0_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.211 r  sl_ctrl_0/cnt_0/next_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.211    sl_ctrl_0/cnt_0/next_count0_carry__2_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.328 r  sl_ctrl_0/cnt_0/next_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.337    sl_ctrl_0/cnt_0/next_count0_carry__3_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.454 r  sl_ctrl_0/cnt_0/next_count0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.454    sl_ctrl_0/cnt_0/next_count0_carry__4_n_0
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.673 r  sl_ctrl_0/cnt_0/next_count0_carry__5/O[0]
                         net (fo=1, routed)           0.970     8.643    sl_ctrl_0/cnt_0/data0[25]
    SLICE_X3Y25          LUT3 (Prop_lut3_I2_O)        0.323     8.966 r  sl_ctrl_0/cnt_0/count[25]_i_1/O
                         net (fo=1, routed)           0.000     8.966    sl_ctrl_0/cnt_0/next_count[25]
    SLICE_X3Y25          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502    14.843    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[25]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)        0.075    15.143    sl_ctrl_0/cnt_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  6.177    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 1.966ns (52.646%)  route 1.768ns (47.354%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.625     5.146    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sl_ctrl_0/cnt_0/count_reg[4]/Q
                         net (fo=2, routed)           0.758     6.360    sl_ctrl_0/cnt_0/count[4]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.860 r  sl_ctrl_0/cnt_0/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.860    sl_ctrl_0/cnt_0/next_count0_carry_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.977 r  sl_ctrl_0/cnt_0/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.977    sl_ctrl_0/cnt_0/next_count0_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.094 r  sl_ctrl_0/cnt_0/next_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.094    sl_ctrl_0/cnt_0/next_count0_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.211 r  sl_ctrl_0/cnt_0/next_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.211    sl_ctrl_0/cnt_0/next_count0_carry__2_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.328 r  sl_ctrl_0/cnt_0/next_count0_carry__3/CO[3]
                         net (fo=1, routed)           0.009     7.337    sl_ctrl_0/cnt_0/next_count0_carry__3_n_0
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.556 r  sl_ctrl_0/cnt_0/next_count0_carry__4/O[0]
                         net (fo=1, routed)           1.001     8.558    sl_ctrl_0/cnt_0/data0[21]
    SLICE_X3Y24          LUT3 (Prop_lut3_I2_O)        0.323     8.881 r  sl_ctrl_0/cnt_0/count[21]_i_1/O
                         net (fo=1, routed)           0.000     8.881    sl_ctrl_0/cnt_0/next_count[21]
    SLICE_X3Y24          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502    14.843    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[21]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X3Y24          FDRE (Setup_fdre_C_D)        0.075    15.157    sl_ctrl_0/cnt_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -8.881    
  -------------------------------------------------------------------
                         slack                                  6.276    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 0.963ns (26.367%)  route 2.689ns (73.633%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.618     5.139    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.419     5.558 f  sl_ctrl_0/cnt_0/count_reg[24]/Q
                         net (fo=2, routed)           1.064     6.623    sl_ctrl_0/cnt_0/count[24]
    SLICE_X3Y25          LUT6 (Prop_lut6_I3_O)        0.296     6.919 r  sl_ctrl_0/cnt_0/count[26]_i_9/O
                         net (fo=1, routed)           0.433     7.352    sl_ctrl_0/cnt_0/count[26]_i_9_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I5_O)        0.124     7.476 r  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=30, routed)          1.192     8.668    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y20          LUT3 (Prop_lut3_I1_O)        0.124     8.792 r  sl_ctrl_0/cnt_0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     8.792    sl_ctrl_0/cnt_0/next_count[2]
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.508    14.849    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[2]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y20          FDRE (Setup_fdre_C_D)        0.031    15.105    sl_ctrl_0/cnt_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -8.792    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.313ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.963ns (26.382%)  route 2.687ns (73.618%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.618     5.139    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.419     5.558 f  sl_ctrl_0/cnt_0/count_reg[24]/Q
                         net (fo=2, routed)           1.064     6.623    sl_ctrl_0/cnt_0/count[24]
    SLICE_X3Y25          LUT6 (Prop_lut6_I3_O)        0.296     6.919 r  sl_ctrl_0/cnt_0/count[26]_i_9/O
                         net (fo=1, routed)           0.433     7.352    sl_ctrl_0/cnt_0/count[26]_i_9_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I5_O)        0.124     7.476 r  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=30, routed)          1.190     8.666    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.124     8.790 r  sl_ctrl_0/cnt_0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     8.790    sl_ctrl_0/cnt_0/next_count[0]
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.508    14.849    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y20          FDRE (Setup_fdre_C_D)        0.029    15.103    sl_ctrl_0/cnt_0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                  6.313    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.991ns (26.927%)  route 2.689ns (73.073%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.618     5.139    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.419     5.558 f  sl_ctrl_0/cnt_0/count_reg[24]/Q
                         net (fo=2, routed)           1.064     6.623    sl_ctrl_0/cnt_0/count[24]
    SLICE_X3Y25          LUT6 (Prop_lut6_I3_O)        0.296     6.919 r  sl_ctrl_0/cnt_0/count[26]_i_9/O
                         net (fo=1, routed)           0.433     7.352    sl_ctrl_0/cnt_0/count[26]_i_9_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I5_O)        0.124     7.476 r  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=30, routed)          1.192     8.668    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y20          LUT3 (Prop_lut3_I1_O)        0.152     8.820 r  sl_ctrl_0/cnt_0/count[3]_i_1/O
                         net (fo=1, routed)           0.000     8.820    sl_ctrl_0/cnt_0/next_count[3]
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.508    14.849    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[3]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y20          FDRE (Setup_fdre_C_D)        0.075    15.149    sl_ctrl_0/cnt_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -8.820    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.331ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.678ns  (logic 0.991ns (26.942%)  route 2.687ns (73.058%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.618     5.139    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.419     5.558 f  sl_ctrl_0/cnt_0/count_reg[24]/Q
                         net (fo=2, routed)           1.064     6.623    sl_ctrl_0/cnt_0/count[24]
    SLICE_X3Y25          LUT6 (Prop_lut6_I3_O)        0.296     6.919 r  sl_ctrl_0/cnt_0/count[26]_i_9/O
                         net (fo=1, routed)           0.433     7.352    sl_ctrl_0/cnt_0/count[26]_i_9_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I5_O)        0.124     7.476 r  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=30, routed)          1.190     8.666    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y20          LUT3 (Prop_lut3_I1_O)        0.152     8.818 r  sl_ctrl_0/cnt_0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     8.818    sl_ctrl_0/cnt_0/next_count[1]
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.508    14.849    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[1]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X3Y20          FDRE (Setup_fdre_C_D)        0.075    15.149    sl_ctrl_0/cnt_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -8.818    
  -------------------------------------------------------------------
                         slack                                  6.331    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.828ns (23.437%)  route 2.705ns (76.563%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.620     5.141    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  sl_ctrl_0/cnt_0/count_reg[15]/Q
                         net (fo=2, routed)           0.814     6.412    sl_ctrl_0/cnt_0/count[15]
    SLICE_X4Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.536 r  sl_ctrl_0/cnt_0/count[26]_i_4/O
                         net (fo=1, routed)           0.820     7.355    sl_ctrl_0/cnt_0/count[26]_i_4_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.479 r  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=30, routed)          1.071     8.550    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I1_O)        0.124     8.674 r  sl_ctrl_0/cnt_0/count[23]_i_1/O
                         net (fo=1, routed)           0.000     8.674    sl_ctrl_0/cnt_0/next_count[23]
    SLICE_X3Y25          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502    14.843    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[23]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)        0.031    15.099    sl_ctrl_0/cnt_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.425ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 0.828ns (23.450%)  route 2.703ns (76.550%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.620     5.141    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 f  sl_ctrl_0/cnt_0/count_reg[15]/Q
                         net (fo=2, routed)           0.814     6.412    sl_ctrl_0/cnt_0/count[15]
    SLICE_X4Y23          LUT4 (Prop_lut4_I1_O)        0.124     6.536 r  sl_ctrl_0/cnt_0/count[26]_i_4/O
                         net (fo=1, routed)           0.820     7.355    sl_ctrl_0/cnt_0/count[26]_i_4_n_0
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124     7.479 r  sl_ctrl_0/cnt_0/count[26]_i_3/O
                         net (fo=30, routed)          1.069     8.548    sl_ctrl_0/cnt_0/count[26]_i_3_n_0
    SLICE_X3Y25          LUT3 (Prop_lut3_I1_O)        0.124     8.672 r  sl_ctrl_0/cnt_0/count[22]_i_1/O
                         net (fo=1, routed)           0.000     8.672    sl_ctrl_0/cnt_0/next_count[22]
    SLICE_X3Y25          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.502    14.843    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[22]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y25          FDRE (Setup_fdre_C_D)        0.029    15.097    sl_ctrl_0/cnt_0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  6.425    

Slack (MET) :             6.437ns  (required time - arrival time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 1.849ns (51.706%)  route 1.727ns (48.294%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.625     5.146    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.456     5.602 r  sl_ctrl_0/cnt_0/count_reg[4]/Q
                         net (fo=2, routed)           0.758     6.360    sl_ctrl_0/cnt_0/count[4]
    SLICE_X2Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.500     6.860 r  sl_ctrl_0/cnt_0/next_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.860    sl_ctrl_0/cnt_0/next_count0_carry_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.977 r  sl_ctrl_0/cnt_0/next_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.977    sl_ctrl_0/cnt_0/next_count0_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.094 r  sl_ctrl_0/cnt_0/next_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.094    sl_ctrl_0/cnt_0/next_count0_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.211 r  sl_ctrl_0/cnt_0/next_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.211    sl_ctrl_0/cnt_0/next_count0_carry__2_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.430 r  sl_ctrl_0/cnt_0/next_count0_carry__3/O[0]
                         net (fo=1, routed)           0.969     8.399    sl_ctrl_0/cnt_0/data0[17]
    SLICE_X3Y23          LUT3 (Prop_lut3_I2_O)        0.323     8.722 r  sl_ctrl_0/cnt_0/count[17]_i_1/O
                         net (fo=1, routed)           0.000     8.722    sl_ctrl_0/cnt_0/next_count[17]
    SLICE_X3Y23          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.504    14.845    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[17]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y23          FDRE (Setup_fdre_C_D)        0.075    15.159    sl_ctrl_0/cnt_0/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.722    
  -------------------------------------------------------------------
                         slack                                  6.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_0/pb_one_pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.422%)  route 0.109ns (36.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.582     1.465    db_0/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  db_0/DFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  db_0/DFF_reg[1]/Q
                         net (fo=3, routed)           0.109     1.715    db_0/DFF[1]
    SLICE_X0Y24          LUT5 (Prop_lut5_I0_O)        0.048     1.763 r  db_0/pb_one_pulse_i_1/O
                         net (fo=1, routed)           0.000     1.763    op_0/pb_one_pulse_reg_1
    SLICE_X0Y24          FDRE                                         r  op_0/pb_one_pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.850     1.977    op_0/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  op_0/pb_one_pulse_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.107     1.585    op_0/pb_one_pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            op_0/pb_debounced_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.582     1.465    db_0/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  db_0/DFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  db_0/DFF_reg[1]/Q
                         net (fo=3, routed)           0.109     1.715    db_0/DFF[1]
    SLICE_X0Y24          LUT4 (Prop_lut4_I3_O)        0.045     1.760 r  db_0/pb_debounced/O
                         net (fo=1, routed)           0.000     1.760    op_0/db_rst_n
    SLICE_X0Y24          FDRE                                         r  op_0/pb_debounced_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.850     1.977    op_0/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  op_0/pb_debounced_delay_reg/C
                         clock pessimism             -0.499     1.478    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.091     1.569    op_0/pb_debounced_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.190ns (52.927%)  route 0.169ns (47.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.586     1.469    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=31, routed)          0.169     1.779    sl_ctrl_0/cnt_0/count[0]
    SLICE_X3Y21          LUT3 (Prop_lut3_I0_O)        0.049     1.828 r  sl_ctrl_0/cnt_0/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.828    sl_ctrl_0/cnt_0/next_count[8]
    SLICE_X3Y21          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.854     1.981    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[8]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.107     1.589    sl_ctrl_0/cnt_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_0/DFF_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.582     1.465    db_0/clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  db_0/DFF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  db_0/DFF_reg[1]/Q
                         net (fo=3, routed)           0.181     1.788    db_0/DFF[1]
    SLICE_X0Y24          FDRE                                         r  db_0/DFF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.850     1.977    db_0/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  db_0/DFF_reg[2]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.066     1.544    db_0/DFF_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.397%)  route 0.169ns (47.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.586     1.469    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=31, routed)          0.169     1.779    sl_ctrl_0/cnt_0/count[0]
    SLICE_X3Y21          LUT3 (Prop_lut3_I0_O)        0.045     1.824 r  sl_ctrl_0/cnt_0/count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.824    sl_ctrl_0/cnt_0/next_count[7]
    SLICE_X3Y21          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.854     1.981    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[7]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.092     1.574    sl_ctrl_0/cnt_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 op_0/pb_one_pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.227ns (56.592%)  route 0.174ns (43.407%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.582     1.465    op_0/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  op_0/pb_one_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.128     1.593 f  op_0/pb_one_pulse_reg/Q
                         net (fo=7, routed)           0.174     1.767    sl_ctrl_0/cnt_0/SR[0]
    SLICE_X0Y25          LUT6 (Prop_lut6_I5_O)        0.099     1.866 r  sl_ctrl_0/cnt_0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.866    sl_ctrl_0/cnt_0_n_0
    SLICE_X0Y25          FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.850     1.977    sl_ctrl_0/clk_IBUF_BUFG
    SLICE_X0Y25          FDRE                                         r  sl_ctrl_0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.091     1.590    sl_ctrl_0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.189ns (44.798%)  route 0.233ns (55.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.586     1.469    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=31, routed)          0.233     1.843    sl_ctrl_0/cnt_0/count[0]
    SLICE_X3Y22          LUT3 (Prop_lut3_I0_O)        0.048     1.891 r  sl_ctrl_0/cnt_0/count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.891    sl_ctrl_0/cnt_0/next_count[12]
    SLICE_X3Y22          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.853     1.980    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y22          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[12]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y22          FDRE (Hold_fdre_C_D)         0.107     1.588    sl_ctrl_0/cnt_0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.183ns (43.060%)  route 0.242ns (56.940%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.586     1.469    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=31, routed)          0.242     1.852    sl_ctrl_0/cnt_0/count[0]
    SLICE_X3Y21          LUT3 (Prop_lut3_I0_O)        0.042     1.894 r  sl_ctrl_0/cnt_0/count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.894    sl_ctrl_0/cnt_0/next_count[9]
    SLICE_X3Y21          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.854     1.981    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[9]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.107     1.589    sl_ctrl_0/cnt_0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 sl_ctrl_0/cnt_0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sl_ctrl_0/cnt_0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.683%)  route 0.230ns (55.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.586     1.469    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sl_ctrl_0/cnt_0/count_reg[0]/Q
                         net (fo=31, routed)          0.230     1.840    sl_ctrl_0/cnt_0/count[0]
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.045     1.885 r  sl_ctrl_0/cnt_0/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.885    sl_ctrl_0/cnt_0/next_count[3]
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.855     1.982    sl_ctrl_0/cnt_0/clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  sl_ctrl_0/cnt_0/count_reg[3]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.107     1.576    sl_ctrl_0/cnt_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 db_0/DFF_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_0/DFF_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.940%)  route 0.241ns (63.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.582     1.465    db_0/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  db_0/DFF_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  db_0/DFF_reg[2]/Q
                         net (fo=3, routed)           0.241     1.847    db_0/DFF[2]
    SLICE_X0Y24          FDRE                                         r  db_0/DFF_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.850     1.977    db_0/clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  db_0/DFF_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.070     1.535    db_0/DFF_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y19    db_0/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y24    db_0/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24    db_0/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24    db_0/DFF_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24    op_0/pb_debounced_delay_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y24    op_0/pb_one_pulse_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25    sl_ctrl_0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25    sl_ctrl_0/ack_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y20    sl_ctrl_0/cnt_0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y19    db_0/DFF_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    db_0/DFF_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    db_0/DFF_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    db_0/DFF_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    op_0/pb_debounced_delay_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    op_0/pb_one_pulse_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    sl_ctrl_0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    sl_ctrl_0/ack_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y20    sl_ctrl_0/cnt_0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    sl_ctrl_0/cnt_0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    db_0/DFF_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    db_0/DFF_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    db_0/DFF_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    op_0/pb_debounced_delay_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y24    op_0/pb_one_pulse_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    sl_ctrl_0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    sl_ctrl_0/ack_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y23    sl_ctrl_0/cnt_0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    sl_ctrl_0/cnt_0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y22    sl_ctrl_0/cnt_0/count_reg[12]/C



