{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559135817185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559135817190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 29 21:16:57 2019 " "Processing started: Wed May 29 21:16:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559135817190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135817190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arr_2_4ch_U2 -c stx_4_1ch " "Command: quartus_map --read_settings_files=on --write_settings_files=off arr_2_4ch_U2 -c stx_4_1ch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135817190 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559135817570 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559135817570 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "clk_buffer.qsys " "Elaborating Platform Designer system entity \"clk_buffer.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135830014 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.21:17:15 Progress: Loading clk_buffer/clk_buffer.qsys " "2019.05.29.21:17:15 Progress: Loading clk_buffer/clk_buffer.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135835491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.21:17:15 Progress: Reading input file " "2019.05.29.21:17:15 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135835835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.21:17:15 Progress: Adding altclkctrl_0 \[altclkctrl 18.0\] " "2019.05.29.21:17:15 Progress: Adding altclkctrl_0 \[altclkctrl 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135835901 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Altclkctrl_0: Used altclkctrl 18.1 (instead of 18.0) " "Altclkctrl_0: Used altclkctrl 18.1 (instead of 18.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135836099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.21:17:16 Progress: Parameterizing module altclkctrl_0 " "2019.05.29.21:17:16 Progress: Parameterizing module altclkctrl_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135836100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.21:17:16 Progress: Building connections " "2019.05.29.21:17:16 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135836102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.21:17:16 Progress: Parameterizing connections " "2019.05.29.21:17:16 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135836102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.21:17:16 Progress: Validating " "2019.05.29.21:17:16 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135836131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.21:17:17 Progress: Done reading input file " "2019.05.29.21:17:17 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135837012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.21:17:17 : clk_buffer.altclkctrl_0: Targeting device family: Arria II GX. " "2019.05.29.21:17:17 : clk_buffer.altclkctrl_0: Targeting device family: Arria II GX." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135837207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.21:17:17 : clk_buffer.altclkctrl_0: Selecting AUTO allows the compiler to pick the best clock buffer to use, while other values restrict usage to only the given clock buffer. " "2019.05.29.21:17:17 : clk_buffer.altclkctrl_0: Selecting AUTO allows the compiler to pick the best clock buffer to use, while other values restrict usage to only the given clock buffer." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135837207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2019.05.29.21:17:17 : clk_buffer.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added.  " "2019.05.29.21:17:17 : clk_buffer.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. " {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135837207 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clk_buffer: Generating clk_buffer \"clk_buffer\" for QUARTUS_SYNTH " "Clk_buffer: Generating clk_buffer \"clk_buffer\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135837744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: Generating top-level entity clk_buffer_altclkctrl_0. " "Altclkctrl_0: Generating top-level entity clk_buffer_altclkctrl_0." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135837884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Altclkctrl_0: \"clk_buffer\" instantiated altclkctrl \"altclkctrl_0\" " "Altclkctrl_0: \"clk_buffer\" instantiated altclkctrl \"altclkctrl_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135837916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Clk_buffer: Done \"clk_buffer\" with 2 modules, 2 files " "Clk_buffer: Done \"clk_buffer\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135837918 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "clk_buffer.qsys " "Finished elaborating Platform Designer system entity \"clk_buffer.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135838728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encoder_16b20b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encoder_16b20b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_16b20b-arch " "Found design unit 1: encoder_16b20b-arch" {  } { { "../src/openscr8B10B/encoder_16b20b.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encoder_16b20b.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839127 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_16b20b " "Found entity 1: encoder_16b20b" {  } { { "../src/openscr8B10B/encoder_16b20b.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encoder_16b20b.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135839127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encode_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encode_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 encode_v " "Found entity 1: encode_v" {  } { { "../src/openscr8B10B/encode_v.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encode_v.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135839129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decoder_16b20b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decoder_16b20b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_16b20b-arch " "Found design unit 1: decoder_16b20b-arch" {  } { { "../src/openscr8B10B/decoder_16b20b.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decoder_16b20b.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839129 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_16b20b " "Found entity 1: decoder_16b20b" {  } { { "../src/openscr8B10B/decoder_16b20b.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decoder_16b20b.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135839129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_v " "Found entity 1: decode_v" {  } { { "../src/openscr8B10B/decode_v.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135839130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/ch_sync_buf_2ch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/ch_sync_buf_2ch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ch_sync_buffer_2ch-top " "Found design unit 1: ch_sync_buffer_2ch-top" {  } { { "../src/ch_sync_buf_2ch/ch_sync_buf_2ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/ch_sync_buf_2ch.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839131 ""} { "Info" "ISGN_ENTITY_NAME" "1 ch_sync_buffer_2ch " "Found entity 1: ch_sync_buffer_2ch" {  } { { "../src/ch_sync_buf_2ch/ch_sync_buf_2ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/ch_sync_buf_2ch.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135839131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/ch_sync_buf_out_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/ch_sync_buf_out_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ch_sync_buf_out_mux-Behavioral " "Found design unit 1: ch_sync_buf_out_mux-Behavioral" {  } { { "../src/ch_sync_buf_2ch/ch_sync_buf_out_mux.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/ch_sync_buf_out_mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839132 ""} { "Info" "ISGN_ENTITY_NAME" "1 ch_sync_buf_out_mux " "Found entity 1: ch_sync_buf_out_mux" {  } { { "../src/ch_sync_buf_2ch/ch_sync_buf_out_mux.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/ch_sync_buf_out_mux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135839132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/D_FF_sync_buf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/D_FF_sync_buf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF_sync_buf-Behavioral " "Found design unit 1: D_FF_sync_buf-Behavioral" {  } { { "../src/ch_sync_buf_2ch/D_FF_sync_buf.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/D_FF_sync_buf.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839132 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF_sync_buf " "Found entity 1: D_FF_sync_buf" {  } { { "../src/ch_sync_buf_2ch/D_FF_sync_buf.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/ch_sync_buf_2ch/D_FF_sync_buf.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135839132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/traffic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/traffic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traffic-top " "Found design unit 1: traffic-top" {  } { { "../src/traffic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/traffic.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839133 ""} { "Info" "ISGN_ENTITY_NAME" "1 traffic " "Found entity 1: traffic" {  } { { "../src/traffic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/traffic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135839133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/reset_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/reset_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_logic-Behavioral " "Found design unit 1: reset_logic-Behavioral" {  } { { "../src/reset_logic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/reset_logic.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839134 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_logic " "Found entity 1: reset_logic" {  } { { "../src/reset_logic.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/reset_logic.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135839134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XCVR_Reconfig_3125_4ch_alt_dprio_kuj-RTL " "Found design unit 1: XCVR_Reconfig_3125_4ch_alt_dprio_kuj-RTL" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839171 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm-RTL " "Found design unit 2: XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm-RTL" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1248 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839171 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 xcvr_reconfig_3125_4ch-RTL " "Found design unit 3: xcvr_reconfig_3125_4ch-RTL" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1440 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839171 ""} { "Info" "ISGN_ENTITY_NAME" "1 XCVR_Reconfig_3125_4ch_alt_dprio_kuj " "Found entity 1: XCVR_Reconfig_3125_4ch_alt_dprio_kuj" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839171 ""} { "Info" "ISGN_ENTITY_NAME" "2 XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm " "Found entity 2: XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839171 ""} { "Info" "ISGN_ENTITY_NAME" "3 XCVR_Reconfig_3125_4ch " "Found entity 3: XCVR_Reconfig_3125_4ch" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1429 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135839171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XCVR_3125_4ch_alt4gxb-RTL " "Found design unit 1: XCVR_3125_4ch_alt4gxb-RTL" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839212 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 xcvr_3125_4ch-RTL " "Found design unit 2: xcvr_3125_4ch-RTL" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2198 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839212 ""} { "Info" "ISGN_ENTITY_NAME" "1 XCVR_3125_4ch_alt4gxb " "Found entity 1: XCVR_3125_4ch_alt4gxb" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839212 ""} { "Info" "ISGN_ENTITY_NAME" "2 XCVR_3125_4ch " "Found entity 2: XCVR_3125_4ch" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135839212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XCVR_TOP-XCVR_TOP_connect " "Found design unit 1: XCVR_TOP-XCVR_TOP_connect" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839213 ""} { "Info" "ISGN_ENTITY_NAME" "1 XCVR_TOP " "Found entity 1: XCVR_TOP" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135839213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XCVR_8B10B_interconnect-Top " "Found design unit 1: XCVR_8B10B_interconnect-Top" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839214 ""} { "Info" "ISGN_ENTITY_NAME" "1 XCVR_8B10B_interconnect " "Found entity 1: XCVR_8B10B_interconnect" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135839214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FRAME_GEN-RTL " "Found design unit 1: FRAME_GEN-RTL" {  } { { "../src/frame_gen.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_gen.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839214 ""} { "Info" "ISGN_ENTITY_NAME" "1 FRAME_GEN " "Found entity 1: FRAME_GEN" {  } { { "../src/frame_gen.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_gen.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135839214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FRAME_CHECK-RTL " "Found design unit 1: FRAME_CHECK-RTL" {  } { { "../src/frame_check.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_check.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839215 ""} { "Info" "ISGN_ENTITY_NAME" "1 FRAME_CHECK " "Found entity 1: FRAME_CHECK" {  } { { "../src/frame_check.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_check.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135839215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/DataStruct_param_def_header.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/DataStruct_param_def_header.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataStruct_param_def_header " "Found design unit 1: DataStruct_param_def_header" {  } { { "../src/DataStruct_param_def_header.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/DataStruct_param_def_header.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135839215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divider-clock_divider_RTL " "Found design unit 1: clock_divider-clock_divider_RTL" {  } { { "../src/clock_divider.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/clock_divider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839216 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "../src/clock_divider.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/clock_divider.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135839216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clk_buffer/clk_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/clk_buffer/clk_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_buffer " "Found entity 1: clk_buffer" {  } { { "db/ip/clk_buffer/clk_buffer.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/clk_buffer/clk_buffer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135839216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_buffer_altclkctrl_0_sub " "Found entity 1: clk_buffer_altclkctrl_0_sub" {  } { { "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839248 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_buffer_altclkctrl_0 " "Found entity 2: clk_buffer_altclkctrl_0" {  } { { "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135839248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135839248 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "XCVR_top " "Elaborating entity \"XCVR_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559135840119 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Ref_clock_ckh_LED XCVR_top.vhd(27) " "VHDL Signal Declaration warning at XCVR_top.vhd(27): used implicit default value for signal \"Ref_clock_ckh_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559135840121 "|XCVR_top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clk_div_out XCVR_top.vhd(28) " "VHDL Signal Declaration warning at XCVR_top.vhd(28): used implicit default value for signal \"clk_div_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559135840121 "|XCVR_top"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tx_Para_data_bank " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tx_Para_data_bank\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1559135840124 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rx_Para_data_bank " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rx_Para_data_bank\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1559135840124 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "error_cnt_ch_bank " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"error_cnt_ch_bank\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1559135840124 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tx_Para_data_bank_buf " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tx_Para_data_bank_buf\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1559135840124 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rx_Para_data_bank_buf " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rx_Para_data_bank_buf\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1559135840124 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "error_cnt_ch_bank_buf " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"error_cnt_ch_bank_buf\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1559135840124 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tx_Para_data_bank " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tx_Para_data_bank\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1559135840124 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "rx_Para_data_bank " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"rx_Para_data_bank\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1559135840124 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "error_cnt_ch_bank " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"error_cnt_ch_bank\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1559135840124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XCVR_8B10B_interconnect XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen " "Elaborating entity \"XCVR_8B10B_interconnect\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\"" {  } { { "../src/XCVR_top.vhd" "\\Connect_XVCR_Module_loop:0:XCVR_Module_gen" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135840129 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rx_Para_data_from_sync_buf_ch XCVR_8B10B_interconnect.vhd(123) " "VHDL Signal Declaration warning at XCVR_8B10B_interconnect.vhd(123): used implicit default value for signal \"rx_Para_data_from_sync_buf_ch\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/XCVR_8B10B_interconnect.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 123 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559135840130 "|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_Para_data_to_sync_buf_ch XCVR_8B10B_interconnect.vhd(124) " "Verilog HDL or VHDL warning at XCVR_8B10B_interconnect.vhd(124): object \"rx_Para_data_to_sync_buf_ch\" assigned a value but never read" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559135840130 "|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "elastic_can_start_sync XCVR_8B10B_interconnect.vhd(126) " "Verilog HDL or VHDL warning at XCVR_8B10B_interconnect.vhd(126): object \"elastic_can_start_sync\" assigned a value but never read" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559135840130 "|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "RX_para_external_ch\[0\] XCVR_8B10B_interconnect.vhd(23) " "Using initial value X (don't care) for net \"RX_para_external_ch\[0\]\" at XCVR_8B10B_interconnect.vhd(23)" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 23 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135840134 "|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "TX_para_external_clk_ch\[0\] XCVR_8B10B_interconnect.vhd(24) " "Using initial value X (don't care) for net \"TX_para_external_clk_ch\[0\]\" at XCVR_8B10B_interconnect.vhd(24)" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 24 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135840134 "|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "RX_para_external_clk_ch\[0\] XCVR_8B10B_interconnect.vhd(25) " "Using initial value X (don't care) for net \"RX_para_external_clk_ch\[0\]\" at XCVR_8B10B_interconnect.vhd(25)" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135840134 "|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "tx_traffic_ready_ext_ch XCVR_8B10B_interconnect.vhd(26) " "Using initial value X (don't care) for net \"tx_traffic_ready_ext_ch\" at XCVR_8B10B_interconnect.vhd(26)" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135840134 "|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "rx_traffic_ready_ext_ch XCVR_8B10B_interconnect.vhd(27) " "Using initial value X (don't care) for net \"rx_traffic_ready_ext_ch\" at XCVR_8B10B_interconnect.vhd(27)" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 27 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135840134 "|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XCVR_3125_4ch XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR " "Elaborating entity \"XCVR_3125_4ch\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\"" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "XCVR" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135840147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XCVR_3125_4ch_alt4gxb XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component " "Elaborating entity \"XCVR_3125_4ch_alt4gxb\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_3125_4ch:XCVR\|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component\"" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "XCVR_3125_4ch_alt4gxb_component" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 2264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135840162 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_receive_pcs0_signaldetect XCVR_3125_4ch.vhd(172) " "Verilog HDL or VHDL warning at XCVR_3125_4ch.vhd(172): object \"wire_receive_pcs0_signaldetect\" assigned a value but never read" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559135840178 "|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_3125_4ch:XCVR|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_transmit_pcs0_forceelecidleout XCVR_3125_4ch.vhd(192) " "Verilog HDL or VHDL warning at XCVR_3125_4ch.vhd(192): object \"wire_transmit_pcs0_forceelecidleout\" assigned a value but never read" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559135840178 "|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_3125_4ch:XCVR|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wire_w_coreclkout_wire_range129w XCVR_3125_4ch.vhd(332) " "Verilog HDL or VHDL warning at XCVR_3125_4ch.vhd(332): object \"wire_w_coreclkout_wire_range129w\" assigned a value but never read" {  } { { "../src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_3125_4ch/XCVR_3125_4ch.vhd" 332 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559135840202 "|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|XCVR_3125_4ch:XCVR|XCVR_3125_4ch_alt4gxb:XCVR_3125_4ch_alt4gxb_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XCVR_Reconfig_3125_4ch XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig " "Elaborating entity \"XCVR_Reconfig_3125_4ch\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\"" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "XCVR_reconfig" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135840980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component " "Elaborating entity \"XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135840989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration " "Elaborating entity \"alt_cal\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "calibration" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration " "Elaborated megafunction instantiation \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1369 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration " "Instantiated megafunction \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CHANNEL_ADDRESS_WIDTH 2 " "Parameter \"CHANNEL_ADDRESS_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_CHANNELS 4 " "Parameter \"NUMBER_OF_CHANNELS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SIM_MODEL_MODE FALSE " "Parameter \"SIM_MODEL_MODE\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type alt_cal " "Parameter \"lpm_type\" = \"alt_cal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841100 ""}  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1369 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559135841100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\"" {  } { { "alt_cal.v" "alt_cal_mux_gen.testbus_mux" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841114 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration " "Elaborated megafunction instantiation \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\", which is child of megafunction instantiation \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\"" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 205 0 0 } } { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1369 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_snc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_snc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_snc " "Found entity 1: mux_snc" {  } { { "db/mux_snc.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/mux_snc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135841151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135841151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_snc XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_snc:auto_generated " "Elaborating entity \"mux_snc\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|lpm_mux:alt_cal_mux_gen.testbus_mux\|mux_snc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cal_edge_detect XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|alt_cal_edge_detect:pd0_det " "Elaborating entity \"alt_cal_edge_detect\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|alt_cal_edge_detect:pd0_det\"" {  } { { "alt_cal.v" "pd0_det" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841154 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|alt_cal_edge_detect:pd0_det XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration " "Elaborated megafunction instantiation \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\|alt_cal_edge_detect:pd0_det\", which is child of megafunction instantiation \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|alt_cal:calibration\"" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 240 0 0 } } { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1369 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XCVR_Reconfig_3125_4ch_alt_dprio_kuj XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio " "Elaborating entity \"XCVR_Reconfig_3125_4ch_alt_dprio_kuj\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "dprio" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:pre_amble_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:pre_amble_cmpr\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "pre_amble_cmpr" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:pre_amble_cmpr " "Elaborated megafunction instantiation \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:pre_amble_cmpr\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:pre_amble_cmpr " "Instantiated megafunction \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:pre_amble_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841219 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841219 ""}  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559135841219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_19i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_19i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_19i " "Found entity 1: cmpr_19i" {  } { { "db/cmpr_19i.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_19i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135841253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135841253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_19i XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:pre_amble_cmpr\|cmpr_19i:auto_generated " "Elaborating entity \"cmpr_19i\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:pre_amble_cmpr\|cmpr_19i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:rd_data_output_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:rd_data_output_cmpr\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "rd_data_output_cmpr" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:rd_data_output_cmpr " "Elaborated megafunction instantiation \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:rd_data_output_cmpr\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1185 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:rd_data_output_cmpr " "Instantiated megafunction \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:rd_data_output_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841262 ""}  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1185 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559135841262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dci " "Found entity 1: cmpr_dci" {  } { { "db/cmpr_dci.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_dci.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135841295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135841295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dci XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:rd_data_output_cmpr\|cmpr_dci:auto_generated " "Elaborating entity \"cmpr_dci\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:rd_data_output_cmpr\|cmpr_dci:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:state_mc_cmpr " "Elaborating entity \"lpm_compare\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:state_mc_cmpr\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "state_mc_cmpr" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841299 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:state_mc_cmpr " "Elaborated megafunction instantiation \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:state_mc_cmpr\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1196 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:state_mc_cmpr " "Instantiated megafunction \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:state_mc_cmpr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841304 ""}  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1196 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559135841304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_nuh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_nuh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_nuh " "Found entity 1: cmpr_nuh" {  } { { "db/cmpr_nuh.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_nuh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135841337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135841337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_nuh XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:state_mc_cmpr\|cmpr_nuh:auto_generated " "Elaborating entity \"cmpr_nuh\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_compare:state_mc_cmpr\|cmpr_nuh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_counter:state_mc_counter " "Elaborating entity \"lpm_counter\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_counter:state_mc_counter\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "state_mc_counter" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_counter:state_mc_counter " "Elaborated megafunction instantiation \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_counter:state_mc_counter\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_counter:state_mc_counter " "Instantiated megafunction \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_counter:state_mc_counter\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_avalue 0 " "Parameter \"lpm_avalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DEFAULT " "Parameter \"lpm_direction\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 0 " "Parameter \"lpm_modulus\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pvalue 0 " "Parameter \"lpm_pvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_svalue 0 " "Parameter \"lpm_svalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_counter " "Parameter \"lpm_type\" = \"lpm_counter\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841358 ""}  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559135841358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u4o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u4o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u4o " "Found entity 1: cntr_u4o" {  } { { "db/cntr_u4o.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_u4o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135841392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135841392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u4o XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_counter:state_mc_counter\|cntr_u4o:auto_generated " "Elaborating entity \"cntr_u4o\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_counter:state_mc_counter\|cntr_u4o:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_decode:state_mc_decode " "Elaborating entity \"lpm_decode\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_decode:state_mc_decode\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "state_mc_decode" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_decode:state_mc_decode " "Elaborated megafunction instantiation \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_decode:state_mc_decode\"" {  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841406 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_decode:state_mc_decode " "Instantiated megafunction \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_decode:state_mc_decode\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 8 " "Parameter \"LPM_DECODES\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841406 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_decode " "Parameter \"lpm_type\" = \"lpm_decode\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1559135841406 ""}  } { { "../src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/IP/XCVR_module/XCVR_Reconfig_3125_4ch/XCVR_Reconfig_3125_4ch.vhd" 1218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1559135841406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8kg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8kg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8kg " "Found entity 1: decode_8kg" {  } { { "db/decode_8kg.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/decode_8kg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135841440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135841440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8kg XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_decode:state_mc_decode\|decode_8kg:auto_generated " "Elaborating entity \"decode_8kg\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|XCVR_Reconfig_3125_4ch:XCVR_reconfig\|XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm:XCVR_Reconfig_3125_4ch_alt2gxb_reconfig_vfm_component\|XCVR_Reconfig_3125_4ch_alt_dprio_kuj:dprio\|lpm_decode:state_mc_decode\|decode_8kg:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FRAME_GEN XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|FRAME_GEN:\\Data_gen_loop:0:judg_if_data_is_internal:Data_gen " "Elaborating entity \"FRAME_GEN\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|FRAME_GEN:\\Data_gen_loop:0:judg_if_data_is_internal:Data_gen\"" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "\\Data_gen_loop:0:judg_if_data_is_internal:Data_gen" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841443 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "frame_gen.vhd(30) " "Verilog HDL or VHDL warning at frame_gen.vhd(30): conditional expression evaluates to a constant" {  } { { "../src/frame_gen.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/frame_gen.vhd" 30 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1559135841444 "|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|FRAME_GEN:\Data_gen_loop:0:judg_if_data_is_internal:Data_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FRAME_CHECK XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|FRAME_CHECK:\\Data_check_loop:0:judg_if_data_is_internal:Data_check " "Elaborating entity \"FRAME_CHECK\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|FRAME_CHECK:\\Data_check_loop:0:judg_if_data_is_internal:Data_check\"" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "\\Data_check_loop:0:judg_if_data_is_internal:Data_check" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic " "Elaborating entity \"traffic\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|traffic:\\generate_traffic_loop:0:traffic\"" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "\\generate_traffic_loop:0:traffic" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_logic XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|reset_logic:rst_logic " "Elaborating entity \"reset_logic\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|reset_logic:rst_logic\"" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "rst_logic" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_16b20b XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|encoder_16b20b:\\generate_16B20B_enc_loop:0:enc " "Elaborating entity \"encoder_16b20b\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|encoder_16b20b:\\generate_16B20B_enc_loop:0:enc\"" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "\\generate_16B20B_enc_loop:0:enc" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encode_v XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|encoder_16b20b:\\generate_16B20B_enc_loop:0:enc\|encode_v:encoder_0 " "Elaborating entity \"encode_v\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|encoder_16b20b:\\generate_16B20B_enc_loop:0:enc\|encode_v:encoder_0\"" {  } { { "../src/openscr8B10B/encoder_16b20b.vhd" "encoder_0" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encoder_16b20b.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841490 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "illegalk encode_v.v(96) " "Verilog HDL or VHDL warning at encode_v.v(96): object \"illegalk\" assigned a value but never read" {  } { { "../src/openscr8B10B/encode_v.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/encode_v.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559135841490 "|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|encoder_16b20b:\generate_16B20B_enc_loop:0:enc|encode_v:encoder_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_16b20b XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|decoder_16b20b:\\generate_16B20B_dec_loop:0:dec " "Elaborating entity \"decoder_16b20b\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|decoder_16b20b:\\generate_16B20B_dec_loop:0:dec\"" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "\\generate_16B20B_dec_loop:0:dec" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_v XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|decoder_16b20b:\\generate_16B20B_dec_loop:0:dec\|decode_v:decoder_0 " "Elaborating entity \"decode_v\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|decoder_16b20b:\\generate_16B20B_dec_loop:0:dec\|decode_v:decoder_0\"" {  } { { "../src/openscr8B10B/decoder_16b20b.vhd" "decoder_0" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decoder_16b20b.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841501 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cdei decode_v.v(64) " "Verilog HDL or VHDL warning at decode_v.v(64): object \"cdei\" assigned a value but never read" {  } { { "../src/openscr8B10B/decode_v.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559135841501 "|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|decode_v:decoder_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p22enin decode_v.v(68) " "Verilog HDL or VHDL warning at decode_v.v(68): object \"p22enin\" assigned a value but never read" {  } { { "../src/openscr8B10B/decode_v.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559135841501 "|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|decode_v:decoder_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p22ei decode_v.v(69) " "Verilog HDL or VHDL warning at decode_v.v(69): object \"p22ei\" assigned a value but never read" {  } { { "../src/openscr8B10B/decode_v.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559135841502 "|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|decode_v:decoder_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p31dnenin decode_v.v(72) " "Verilog HDL or VHDL warning at decode_v.v(72): object \"p31dnenin\" assigned a value but never read" {  } { { "../src/openscr8B10B/decode_v.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559135841502 "|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|decode_v:decoder_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p31e decode_v.v(74) " "Verilog HDL or VHDL warning at decode_v.v(74): object \"p31e\" assigned a value but never read" {  } { { "../src/openscr8B10B/decode_v.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v" 74 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559135841502 "|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|decode_v:decoder_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alt7 decode_v.v(114) " "Verilog HDL or VHDL warning at decode_v.v(114): object \"alt7\" assigned a value but never read" {  } { { "../src/openscr8B10B/decode_v.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559135841502 "|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|decode_v:decoder_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "k28 decode_v.v(116) " "Verilog HDL or VHDL warning at decode_v.v(116): object \"k28\" assigned a value but never read" {  } { { "../src/openscr8B10B/decode_v.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559135841502 "|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|decode_v:decoder_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 decode_v.v(136) " "Verilog HDL assignment warning at decode_v.v(136): truncated value with size 32 to match size of target (1)" {  } { { "../src/openscr8B10B/decode_v.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559135841504 "|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|decode_v:decoder_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 decode_v.v(156) " "Verilog HDL assignment warning at decode_v.v(156): truncated value with size 32 to match size of target (1)" {  } { { "../src/openscr8B10B/decode_v.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/openscr8B10B/decode_v.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1559135841504 "|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|decoder_16b20b:\generate_16B20B_dec_loop:0:dec|decode_v:decoder_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_buffer XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG " "Elaborating entity \"clk_buffer\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\"" {  } { { "../src/XCVR_8B10B_interconnect.vhd" "\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_8B10B_interconnect.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_buffer_altclkctrl_0 XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0 " "Elaborating entity \"clk_buffer_altclkctrl_0\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\"" {  } { { "db/ip/clk_buffer/clk_buffer.v" "altclkctrl_0" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/clk_buffer/clk_buffer.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_buffer_altclkctrl_0_sub XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component " "Elaborating entity \"clk_buffer_altclkctrl_0_sub\" for hierarchy \"XCVR_8B10B_interconnect:\\Connect_XVCR_Module_loop:0:XCVR_Module_gen\|clk_buffer:\\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG\|clk_buffer_altclkctrl_0:altclkctrl_0\|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component\"" {  } { { "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" "clk_buffer_altclkctrl_0_sub_component" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135841514 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkselect clk_buffer_altclkctrl_0.v(46) " "Verilog HDL or VHDL warning at clk_buffer_altclkctrl_0.v(46): object \"clkselect\" assigned a value but never read" {  } { { "db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/clk_buffer/submodules/clk_buffer_altclkctrl_0.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559135841514 "|XCVR_top|XCVR_8B10B_interconnect:\Connect_XVCR_Module_loop:0:XCVR_Module_gen|clk_buffer:\generate_TX_BUFG_loop:0:xcvr_tx_data_clk_buf_used_assert:gen_TX_BUFG|clk_buffer_altclkctrl_0:altclkctrl_0|clk_buffer_altclkctrl_0_sub:clk_buffer_altclkctrl_0_sub_component"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5l84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5l84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5l84 " "Found entity 1: altsyncram_5l84" {  } { { "db/altsyncram_5l84.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/altsyncram_5l84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135843620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135843620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8pc " "Found entity 1: mux_8pc" {  } { { "db/mux_8pc.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/mux_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135843752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135843752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_srf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_srf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_srf " "Found entity 1: decode_srf" {  } { { "db/decode_srf.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/decode_srf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135843803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135843803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5di.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5di.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5di " "Found entity 1: cntr_5di" {  } { { "db/cntr_5di.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_5di.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135843873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135843873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_bdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bdc " "Found entity 1: cmpr_bdc" {  } { { "db/cmpr_bdc.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_bdc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135843930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135843930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n5j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n5j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n5j " "Found entity 1: cntr_n5j" {  } { { "db/cntr_n5j.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_n5j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135844002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135844002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rci " "Found entity 1: cntr_rci" {  } { { "db/cntr_rci.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_rci.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135844091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135844091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_adc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_adc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_adc " "Found entity 1: cmpr_adc" {  } { { "db/cmpr_adc.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_adc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135844147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135844147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hvi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hvi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hvi " "Found entity 1: cntr_hvi" {  } { { "db/cntr_hvi.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_hvi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135844209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135844209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6dc " "Found entity 1: cmpr_6dc" {  } { { "db/cmpr_6dc.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cmpr_6dc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135844247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135844247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lk84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lk84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lk84 " "Found entity 1: altsyncram_lk84" {  } { { "db/altsyncram_lk84.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/altsyncram_lk84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135845057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135845057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sci " "Found entity 1: cntr_sci" {  } { { "db/cntr_sci.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_sci.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135845163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135845163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vh84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vh84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vh84 " "Found entity 1: altsyncram_vh84" {  } { { "db/altsyncram_vh84.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/altsyncram_vh84.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135845441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135845441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ebi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ebi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ebi " "Found entity 1: cntr_ebi" {  } { { "db/cntr_ebi.tdf" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/cntr_ebi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135845535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135845535 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "RX " "Analysis and Synthesis generated Signal Tap or debug node instance \"RX\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135845726 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "TX " "Analysis and Synthesis generated Signal Tap or debug node instance \"TX\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135845728 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "init " "Analysis and Synthesis generated Signal Tap or debug node instance \"init\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135845728 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1559135845944 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.05.29.21:17:31 Progress: Loading sldde52b15d/alt_sld_fab_wrapper_hw.tcl " "2019.05.29.21:17:31 Progress: Loading sldde52b15d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135851928 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135854734 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135854928 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135856120 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135856272 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135856430 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135856609 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135856612 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135856612 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1559135857290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde52b15d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde52b15d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldde52b15d/alt_sld_fab.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135857580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135857580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135857717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135857717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135857718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135857718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135857817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135857817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135857943 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135857943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135857943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/U2/db/ip/sldde52b15d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559135858050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135858050 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_cal.v" "" { Text "/opt/intelFPGA/18.1/quartus/libraries/megafunctions/alt_cal.v" 54 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1559135861366 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1559135861366 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[0\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[0\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|rx_Para_data_bank[0][0][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[1\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[1\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|rx_Para_data_bank[0][0][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[2\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[2\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|rx_Para_data_bank[0][0][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[3\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[3\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|rx_Para_data_bank[0][0][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[4\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[4\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|rx_Para_data_bank[0][0][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[5\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[5\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|rx_Para_data_bank[0][0][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[6\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[6\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|rx_Para_data_bank[0][0][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[7\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[7\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|rx_Para_data_bank[0][0][7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[8\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[8\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|rx_Para_data_bank[0][0][8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[9\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[9\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|rx_Para_data_bank[0][0][9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[10\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[10\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|rx_Para_data_bank[0][0][10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[11\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[11\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|rx_Para_data_bank[0][0][11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[12\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[12\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|rx_Para_data_bank[0][0][12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[13\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[13\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|rx_Para_data_bank[0][0][13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[14\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[14\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|rx_Para_data_bank[0][0][14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_Para_data_bank\[0\]\[0\]\[15\] GND " "Pin \"rx_Para_data_bank\[0\]\[0\]\[15\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|rx_Para_data_bank[0][0][15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ext_tx_para_data_clk_bank\[0\]\[0\] GND " "Pin \"ext_tx_para_data_clk_bank\[0\]\[0\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|ext_tx_para_data_clk_bank[0][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ext_rx_para_data_clk_bank\[0\]\[0\] GND " "Pin \"ext_rx_para_data_clk_bank\[0\]\[0\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|ext_rx_para_data_clk_bank[0][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_traffic_ready_ext_bank\[0\] GND " "Pin \"tx_traffic_ready_ext_bank\[0\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|tx_traffic_ready_ext_bank[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_traffic_ready_ext_bank\[0\] GND " "Pin \"rx_traffic_ready_ext_bank\[0\]\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|rx_traffic_ready_ext_bank[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Ref_clock_ckh_LED GND " "Pin \"Ref_clock_ckh_LED\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|Ref_clock_ckh_LED"} { "Warning" "WMLS_MLS_STUCK_PIN" "clk_div_out GND " "Pin \"clk_div_out\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|clk_div_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "RJ45_CLK_BUF_EN_0_N GND " "Pin \"RJ45_CLK_BUF_EN_0_N\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|RJ45_CLK_BUF_EN_0_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "RJ45_CLK_BUF_EN_1_N GND " "Pin \"RJ45_CLK_BUF_EN_1_N\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|RJ45_CLK_BUF_EN_1_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "opt0_en VCC " "Pin \"opt0_en\" is stuck at VCC" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|opt0_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "opt1_en VCC " "Pin \"opt1_en\" is stuck at VCC" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|opt1_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "opt0_dis GND " "Pin \"opt0_dis\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|opt0_dis"} { "Warning" "WMLS_MLS_STUCK_PIN" "opt1_dis GND " "Pin \"opt1_dis\" is stuck at GND" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|opt1_dis"} { "Warning" "WMLS_MLS_STUCK_PIN" "opt0_reset_n VCC " "Pin \"opt0_reset_n\" is stuck at VCC" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|opt0_reset_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "opt1_reset_n VCC " "Pin \"opt1_reset_n\" is stuck at VCC" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559135864809 "|XCVR_TOP|opt1_reset_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559135864809 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135864979 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1559135871044 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "TX 81 93 0 0 12 " "Partially connected in-system debug instance \"TX\" to 81 of its 93 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 12 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1559135873282 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "RX 115 127 0 0 12 " "Partially connected in-system debug instance \"RX\" to 115 of its 127 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 12 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1559135873290 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "init 49 " "Successfully connected in-system debug instance \"init\" to all 49 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1559135873295 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "11 0 0 0 0 " "Adding 11 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559135873596 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559135873596 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "18 " "Design contains 18 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XCVR_Ref_Clock_internal " "No output dependent on input pin \"XCVR_Ref_Clock_internal\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559135874173 "|XCVR_TOP|XCVR_Ref_Clock_internal"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "init_clk " "No output dependent on input pin \"init_clk\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559135874173 "|XCVR_TOP|init_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[0\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[0\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559135874173 "|XCVR_TOP|tx_Para_data_bank[0][0][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[1\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[1\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559135874173 "|XCVR_TOP|tx_Para_data_bank[0][0][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[2\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[2\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559135874173 "|XCVR_TOP|tx_Para_data_bank[0][0][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[3\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[3\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559135874173 "|XCVR_TOP|tx_Para_data_bank[0][0][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[4\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[4\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559135874173 "|XCVR_TOP|tx_Para_data_bank[0][0][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[5\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[5\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559135874173 "|XCVR_TOP|tx_Para_data_bank[0][0][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[6\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[6\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559135874173 "|XCVR_TOP|tx_Para_data_bank[0][0][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[7\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[7\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559135874173 "|XCVR_TOP|tx_Para_data_bank[0][0][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[8\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[8\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559135874173 "|XCVR_TOP|tx_Para_data_bank[0][0][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[9\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[9\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559135874173 "|XCVR_TOP|tx_Para_data_bank[0][0][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[10\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[10\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559135874173 "|XCVR_TOP|tx_Para_data_bank[0][0][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[11\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[11\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559135874173 "|XCVR_TOP|tx_Para_data_bank[0][0][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[12\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[12\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559135874173 "|XCVR_TOP|tx_Para_data_bank[0][0][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[13\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[13\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559135874173 "|XCVR_TOP|tx_Para_data_bank[0][0][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[14\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[14\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559135874173 "|XCVR_TOP|tx_Para_data_bank[0][0][14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_Para_data_bank\[0\]\[0\]\[15\] " "No output dependent on input pin \"tx_Para_data_bank\[0\]\[0\]\[15\]\"" {  } { { "../src/XCVR_top.vhd" "" { Text "/home/dewei/WorkSpace/BelleII/MyCode/altera/Arria2/MergerGP_opensrc_1ch/src/XCVR_top.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559135874173 "|XCVR_TOP|tx_Para_data_bank[0][0][15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559135874173 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3742 " "Implemented 3742 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559135874184 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559135874184 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3573 " "Implemented 3573 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559135874184 ""} { "Info" "ICUT_CUT_TM_RAMS" "85 " "Implemented 85 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1559135874184 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559135874184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1202 " "Peak virtual memory: 1202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559135874220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 29 21:17:54 2019 " "Processing ended: Wed May 29 21:17:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559135874220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559135874220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:49 " "Total CPU time (on all processors): 00:01:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559135874220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559135874220 ""}
