,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/SymbioticEDA/riscv-formal.git,2016-11-28 17:47:50+00:00,RISC-V Formal Verification Framework,96,SymbioticEDA/riscv-formal,74998636,Verilog,riscv-formal,745,551,2024-04-02 18:58:11+00:00,[],https://api.github.com/licenses/isc
1,https://github.com/sheldonucr/ucr-eecs168-lab.git,2017-01-04 04:42:31+00:00,The lab schedules for EECS168 at UC Riverside,31,sheldonucr/ucr-eecs168-lab,77981188,Verilog,ucr-eecs168-lab,27481,449,2024-04-12 00:03:41+00:00,[],None
2,https://github.com/openasic-org/xk265.git,2016-12-21 02:10:15+00:00,xk265ÔºöHEVC/H.265 Video Encoder IP Core (RTL),69,openasic-org/xk265,77007455,Verilog,xk265,3196,202,2024-03-19 11:11:44+00:00,"['core', 'encoder', 'h265', 'hevc', 'ip']",None
3,https://github.com/CMU-SAFARI/SoftMC.git,2017-01-16 14:16:55+00:00,"SoftMC is an experimental FPGA-based memory controller design that can be used to develop tests for DDR3 SODIMMs using a C++ based API. The design, the interface, and its capabilities and limitations are discussed in our HPCA 2017 paper: ""SoftMC: A Flexible and Practical Open-Source Infrastructure for Enabling Experimental DRAM Studies"" <https://people.inf.ethz.ch/omutlu/pub/softMC_hpca17.pdf>",26,CMU-SAFARI/SoftMC,79125355,Verilog,SoftMC,3239,118,2024-04-04 18:08:50+00:00,[],https://api.github.com/licenses/mit
4,https://github.com/stanford-ppl/spatial-lang.git,2017-01-12 01:47:41+00:00,"Spatial: ""Specify Parameterized Accelerators Through Inordinately Abstract Language""",12,stanford-ppl/spatial-lang,78697642,Verilog,spatial-lang,95308,99,2024-03-13 07:17:42+00:00,[],https://api.github.com/licenses/mit
5,https://github.com/NXP/i3c-slave-design.git,2017-01-03 15:42:18+00:00,MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.,33,NXP/i3c-slave-design,77930290,Verilog,i3c-slave-design,15070,98,2024-04-02 02:23:58+00:00,[],
6,https://github.com/Bearzeng/h.265_encoder.git,2016-12-23 15:49:43+00:00,,37,Bearzeng/h.265_encoder,77235356,Verilog,h.265_encoder,14872,74,2024-01-24 18:16:45+00:00,[],None
7,https://github.com/sheldonucr/ee260_lab.git,2016-12-13 06:06:39+00:00,EE 260 Winter 2017: Advanced VLSI Design,25,sheldonucr/ee260_lab,76328262,Verilog,ee260_lab,16604,52,2024-03-03 07:32:45+00:00,[],None
8,https://github.com/ZipCPU/zbasic.git,2017-01-15 01:46:33+00:00,"A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems",6,ZipCPU/zbasic,78985404,Verilog,zbasic,3179,40,2024-01-31 23:02:44+00:00,"['zipcpu', 'verilator', 'verilog', 'fpga', 'system-on-chip']",None
9,https://github.com/Cosmos-OpenSSD/Cosmos-OpenSSD.git,2017-01-03 10:29:30+00:00,,22,Cosmos-OpenSSD/Cosmos-OpenSSD,77907036,Verilog,Cosmos-OpenSSD,75697,39,2024-03-28 20:00:50+00:00,[],https://api.github.com/licenses/gpl-3.0
10,https://github.com/jconenna/Yoshis-Nightmare.git,2016-11-22 01:32:50+00:00,FPGA Based Platformer Video Game,7,jconenna/Yoshis-Nightmare,74422120,Verilog,Yoshis-Nightmare,1531,38,2024-04-02 20:16:40+00:00,[],None
11,https://github.com/embmicro/book-examples.git,2017-01-13 15:31:47+00:00,,13,embmicro/book-examples,78861534,Verilog,book-examples,3743,32,2023-10-02 14:41:08+00:00,[],None
12,https://github.com/ptracton/AXI_BFM.git,2016-12-10 05:20:19+00:00,AXI4 BFM in Verilog,17,ptracton/AXI_BFM,76092364,Verilog,AXI_BFM,1651,31,2024-02-21 03:19:47+00:00,[],https://api.github.com/licenses/mit
13,https://github.com/blackmesalabs/MesaBusProtocol.git,2017-01-15 15:55:23+00:00,"Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces",5,blackmesalabs/MesaBusProtocol,79042596,Verilog,MesaBusProtocol,68,27,2024-01-15 07:43:54+00:00,[],None
14,https://github.com/mattvenn/fpga-virtual-graf.git,2016-12-06 18:09:54+00:00,,3,mattvenn/fpga-virtual-graf,75758035,Verilog,fpga-virtual-graf,3519,23,2023-12-19 17:39:42+00:00,[],None
15,https://github.com/knielsen/ice40-stm32-sdram.git,2016-12-16 11:41:23+00:00,Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA,9,knielsen/ice40-stm32-sdram,76649400,Verilog,ice40-stm32-sdram,41,22,2024-02-24 08:26:00+00:00,[],None
16,https://github.com/Reenforcements/VerilogDE2115AudioFilters.git,2016-12-14 15:55:32+00:00,Student project for using audio on the DE2-115 FPGA development board.,5,Reenforcements/VerilogDE2115AudioFilters,76474371,Verilog,VerilogDE2115AudioFilters,15218,18,2024-03-22 16:49:08+00:00,[],None
17,https://github.com/C-L-G/My_Opensource_AZPR_SOC.git,2016-11-22 05:23:13+00:00,Ê†πÊçÆÊúÄËøëÁúãÁöÑ‰∏ÄÊú¨‰π¶ÁºñÂÜôÁöÑÂØπÂ∫îRTL‰ª•ÂèäTestbench,8,C-L-G/My_Opensource_AZPR_SOC,74437322,Verilog,My_Opensource_AZPR_SOC,3924,17,2023-12-15 02:16:49+00:00,[],https://api.github.com/licenses/apache-2.0
18,https://github.com/zhelnio/ahb_lite_sdram.git,2017-01-15 18:38:52+00:00,SDRAM controller for MIPSfpga+ system,7,zhelnio/ahb_lite_sdram,79051628,Verilog,ahb_lite_sdram,3664,17,2024-02-24 13:15:03+00:00,[],https://api.github.com/licenses/mit
19,https://github.com/barbedo/verilog-book.git,2017-01-08 13:59:32+00:00,Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu,8,barbedo/verilog-book,78346219,Verilog,verilog-book,1093,16,2023-10-26 13:08:00+00:00,[],None
20,https://github.com/Andrei0105/MIPS-multi-cycle.git,2016-12-01 19:17:49+00:00,MIPS multi cycle Verilog implementation based on Computer Organization and Design by David A. Patterson and John L. Hennessy,4,Andrei0105/MIPS-multi-cycle,75324507,Verilog,MIPS-multi-cycle,6,16,2024-01-23 02:21:27+00:00,[],https://api.github.com/licenses/mit
21,https://github.com/darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board.git,2016-12-29 02:13:55+00:00,"Using the Quartus II software, an OFDM transmitter system was designed and implemented on Intel DE2i-150 board. Here QPSK is used as the digital modulation technique and Altera FFT MegaCore Function has been used to implement the Inverse Fast Fourier Transform block. The output of the OFDM transmitter is displayed on the monitor by implementing VGA Controller.",4,darshangm92/Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board,77575051,Verilog,Implementation-of-CDMA-Transmitter-and-Receiver-using-Intel-DE2i-150-FPGA-board,4735,14,2024-02-09 23:40:32+00:00,[],None
22,https://github.com/bunnie/netv2-fpga-hdcp-engine.git,2016-11-23 14:56:33+00:00,HDCP cipher engine for the NeTV2 FPGA,2,bunnie/netv2-fpga-hdcp-engine,74586741,Verilog,netv2-fpga-hdcp-engine,31,14,2024-04-05 03:12:33+00:00,[],https://api.github.com/licenses/gpl-3.0
23,https://github.com/GuzTech/vivado-picorv32.git,2017-01-15 16:45:38+00:00,A Vivado IP package of the PicoRV32 RISC-V processor,5,GuzTech/vivado-picorv32,79045340,Verilog,vivado-picorv32,24,13,2023-04-23 16:35:27+00:00,[],None
24,https://github.com/xiedidan/ft232h-core.git,2016-11-24 13:36:54+00:00,,12,xiedidan/ft232h-core,74676373,Verilog,ft232h-core,75645,13,2023-07-22 05:09:37+00:00,[],None
25,https://github.com/AlexZhang267/Single-Cycle-CPU.git,2016-12-13 11:33:04+00:00,,6,AlexZhang267/Single-Cycle-CPU,76352943,Verilog,Single-Cycle-CPU,13,12,2024-01-18 16:11:42+00:00,[],None
26,https://github.com/secworks/cmac.git,2016-11-19 08:24:13+00:00,Implementation of the CMAC keyed hash function using AES as block cipher.,5,secworks/cmac,74196455,Verilog,cmac,185,12,2023-03-10 12:28:45+00:00,[],https://api.github.com/licenses/bsd-2-clause
27,https://github.com/tsreaper/verilog-gobang-game-with-ai.git,2017-01-25 14:27:33+00:00,"My project for the course ""Logic and Computer Design Fundamentals""(LCDF) in Zhejiang University",1,tsreaper/verilog-gobang-game-with-ai,80021887,Verilog,verilog-gobang-game-with-ai,1622,11,2023-11-16 03:23:45+00:00,"['gobang', 'verilog']",None
28,https://github.com/harout/concurrent-data-capture.git,2016-12-10 01:37:59+00:00,"Capture data from multiple ADCs concurrently using an FPGA. Stream the captured data out over ethernet + UDP. Tested on the Spartan 6 XC6SLX9, Wiznet W5500, and MCP3002 ADC.",5,harout/concurrent-data-capture,76083385,Verilog,concurrent-data-capture,14,11,2024-02-03 01:55:04+00:00,[],https://api.github.com/licenses/mit
29,https://github.com/zeapoem/MCDF.git,2016-12-05 02:04:42+00:00,multi-channel data formatter,4,zeapoem/MCDF,75579473,Verilog,MCDF,49,10,2023-09-15 01:35:11+00:00,[],None
30,https://github.com/johnbensnyder/FPGA_random_forest.git,2016-12-12 20:48:50+00:00,FPGA implementation of SKLearn Random Forest,7,johnbensnyder/FPGA_random_forest,76294298,Verilog,FPGA_random_forest,5997,10,2023-10-30 16:51:46+00:00,[],None
31,https://github.com/dabridgham/QSIC-verilog.git,2017-01-19 14:34:34+00:00,QBUS Storage and I/O Card,1,dabridgham/QSIC-verilog,79461802,Verilog,QSIC-verilog,3417,10,2024-01-06 19:02:55+00:00,"['kicad', 'fpga', 'qbus', 'verilog', 'pdp-11', 'retrocomputing']",None
32,https://github.com/buaa-ee/FPGA-Wave-Generator.git,2016-12-10 03:50:24+00:00,Âú®Cyclone IVÔºàEP4CE6F17C8Ôºâ‰∏äÂÆûÁé∞ÁöÑDDS‰ø°Âè∑ÂèëÁîüÂô®,3,buaa-ee/FPGA-Wave-Generator,76088909,Verilog,FPGA-Wave-Generator,24,10,2024-01-16 13:41:26+00:00,[],None
33,https://github.com/yangjiekai/backpropagation_NN_FPGA_implementation.git,2017-01-14 03:24:03+00:00,This is the final project for the BP NN FPGA implementation ,5,yangjiekai/backpropagation_NN_FPGA_implementation,78908652,Verilog,backpropagation_NN_FPGA_implementation,29083,9,2023-01-04 14:01:25+00:00,[],None
34,https://github.com/ycunxi/Incremental-SAT-DeCam.git,2017-01-05 11:59:36+00:00,Project website of Incremental-SAT based De-camouflaging of logic circuits,4,ycunxi/Incremental-SAT-DeCam,78109264,Verilog,Incremental-SAT-DeCam,74332,9,2024-03-28 12:09:57+00:00,[],https://api.github.com/licenses/mit
35,https://github.com/jasonlovescoding/MIPS32CPU-5stage-pipelined.git,2017-01-09 08:18:59+00:00,A 5-stage pipelined mips32 processor ,1,jasonlovescoding/MIPS32CPU-5stage-pipelined,78408264,Verilog,MIPS32CPU-5stage-pipelined,2625,9,2024-02-26 07:55:40+00:00,"['verilog', 'buaa', 'course-project', 'mips-processor']",None
36,https://github.com/thinkoco/de1soc_media.git,2016-12-03 15:31:51+00:00,DE1SoC VGA and Audio,6,thinkoco/de1soc_media,75482137,Verilog,de1soc_media,5554,8,2023-11-17 13:54:17+00:00,"['de1soc', 'audio', 'vga']",None
37,https://github.com/Toms42/fpga-hash-breaker.git,2016-12-03 18:10:57+00:00,fpga implementation of md5 hash algorithm with stuff to brute force passwords,5,Toms42/fpga-hash-breaker,75491478,Verilog,fpga-hash-breaker,1619,8,2022-11-26 03:41:58+00:00,[],None
38,https://github.com/rahuldhameja/Huffman-Decoder.git,2016-12-09 03:52:23+00:00,A verilog code for Huffman Decoder for Alex Net Data Set,3,rahuldhameja/Huffman-Decoder,75999717,Verilog,Huffman-Decoder,4,8,2024-02-25 07:52:45+00:00,[],None
39,https://github.com/JungleX/VerilogCode.git,2016-12-22 13:12:17+00:00,Verilog Implementation Sharing,0,JungleX/VerilogCode,77145668,Verilog,VerilogCode,32403,7,2024-04-02 18:22:28+00:00,[],None
40,https://github.com/Andrei0105/MIPS-single-cycle.git,2016-11-28 21:21:41+00:00,MIPS single cycle Verilog implementation based on Computer Organization and Design by David A. Patterson and John L. Hennessy,4,Andrei0105/MIPS-single-cycle,75015373,Verilog,MIPS-single-cycle,7,7,2023-12-14 12:39:24+00:00,[],https://api.github.com/licenses/mit
41,https://github.com/mmaroti/machxo2-dev.git,2017-01-18 02:35:25+00:00,Playground for MachXO2 FPGA development,0,mmaroti/machxo2-dev,79295554,Verilog,machxo2-dev,304,7,2024-01-24 07:22:58+00:00,"['verilog', 'fpga', 'lattice']",https://api.github.com/licenses/bsd-3-clause
42,https://github.com/crespum/N64-controller-FPGA.git,2016-12-30 11:08:49+00:00,Using an FPGA as a N64 controller driver,3,crespum/N64-controller-FPGA,77681453,Verilog,N64-controller-FPGA,322,7,2024-02-17 21:48:06+00:00,[],https://api.github.com/licenses/gpl-3.0
43,https://github.com/bunnie/netv2-fpga-chroma-key.git,2016-11-23 07:16:25+00:00,Chroma key IP block for NeTV2,3,bunnie/netv2-fpga-chroma-key,74550588,Verilog,netv2-fpga-chroma-key,17,7,2024-04-05 03:14:02+00:00,[],https://api.github.com/licenses/gpl-3.0
44,https://github.com/alexallsup/Chess-FPGA.git,2016-12-06 19:58:40+00:00,Verilog implementation of chess for FPGA. Created for a digital hardware design course.,2,alexallsup/Chess-FPGA,75766270,Verilog,Chess-FPGA,33,7,2023-12-11 20:46:30+00:00,[],None
45,https://github.com/bunnie/netv2-fpga-dvi-encoder.git,2016-11-23 15:17:11+00:00,DVI encoder block for NeTV2 FPGA,2,bunnie/netv2-fpga-dvi-encoder,74588485,Verilog,netv2-fpga-dvi-encoder,24,6,2024-04-05 03:15:14+00:00,[],https://api.github.com/licenses/gpl-3.0
46,https://github.com/nikkatsa7/vga_zedboard.git,2016-11-21 11:25:37+00:00,simple vga module,0,nikkatsa7/vga_zedboard,74356658,Verilog,vga_zedboard,2,6,2022-04-21 00:15:00+00:00,[],None
47,https://github.com/zephray/MBC1-Verilog.git,2016-12-20 14:51:00+00:00,Verilog implemention of Nintendo MBC1 used in some gameboy cartridges,0,zephray/MBC1-Verilog,76965091,Verilog,MBC1-Verilog,3,6,2023-08-31 04:20:20+00:00,[],None
48,https://github.com/SeanChense/DigitalClock.git,2016-12-07 07:24:29+00:00,FPGA ÁÆÄÊòìÊï∞Â≠óË∑ëË°®,1,SeanChense/DigitalClock,75810668,Verilog,DigitalClock,648,5,2023-10-16 03:03:01+00:00,['fpga'],None
49,https://github.com/sumit-2020/ALU32.git,2016-12-07 06:08:07+00:00,,2,sumit-2020/ALU32,75805062,Verilog,ALU32,344,5,2019-08-13 08:24:53+00:00,[],None
50,https://github.com/mattvenn/fpga-lvds-ddr.git,2017-01-10 14:44:01+00:00,,1,mattvenn/fpga-lvds-ddr,78542409,Verilog,fpga-lvds-ddr,7,5,2023-11-27 23:30:08+00:00,[],None
51,https://github.com/subramaniantr/verilogAMS.git,2017-01-06 01:52:19+00:00,,1,subramaniantr/verilogAMS,78164024,Verilog,verilogAMS,11,5,2023-08-13 08:50:53+00:00,[],None
52,https://github.com/itsfrank/VerilogANN.git,2017-01-02 01:45:25+00:00,,2,itsfrank/VerilogANN,77805224,Verilog,VerilogANN,54,5,2022-08-05 13:57:06+00:00,[],None
53,https://github.com/bunnie/netv2-fpga-reg-expander.git,2016-11-23 07:24:48+00:00,,2,bunnie/netv2-fpga-reg-expander,74551189,Verilog,netv2-fpga-reg-expander,16,5,2024-04-05 03:15:28+00:00,[],https://api.github.com/licenses/gpl-3.0
54,https://github.com/takenobu-hs/stg-verilog.git,2016-12-04 02:19:33+00:00,STG Physical Machine with Verilog-HDL for Haskell(GHC),0,takenobu-hs/stg-verilog,75512621,Verilog,stg-verilog,130,5,2022-07-10 18:06:59+00:00,"['haskell', 'verilog']",https://api.github.com/licenses/bsd-3-clause
55,https://github.com/awmleer/dinosaur.git,2017-01-03 12:34:16+00:00,"This is the final project for ""Logic and Computer Design Fundamentals"".",2,awmleer/dinosaur,77915656,Verilog,dinosaur,302,5,2023-02-21 01:52:15+00:00,[],https://api.github.com/licenses/apache-2.0
56,https://github.com/sharmaprakhar/GP_DRAM_Hardware_accelerator.git,2016-11-23 17:48:17+00:00,plug and play verilog FSMs for and array of algorithms,2,sharmaprakhar/GP_DRAM_Hardware_accelerator,74600803,Verilog,GP_DRAM_Hardware_accelerator,37,4,2024-01-15 16:22:15+00:00,[],None
57,https://github.com/Dennis-Chhun/Pong-Game.git,2017-01-18 22:29:57+00:00,This Pong Game was programmed with Verilog using Altera's FPGA Board and a VGA Interface,3,Dennis-Chhun/Pong-Game,79391315,Verilog,Pong-Game,10247,4,2024-01-25 17:25:30+00:00,[],https://api.github.com/licenses/mit
58,https://github.com/Meshugah/ECE_337_2DGPU.git,2016-11-29 00:16:21+00:00,2D GPU made using Verilog ,1,Meshugah/ECE_337_2DGPU,75025950,Verilog,ECE_337_2DGPU,107892,4,2022-02-14 12:09:51+00:00,"['bresenham', 'line', 'arc', 'sram']",None
59,https://github.com/chenjieping1995/sokoban.git,2017-01-23 11:25:42+00:00,Êï∞Â≠óÁîµË∑ØÂÆûÈ™åÂ§ß‰Ωú‰∏ö‚Äî‚ÄîÊé®ÁÆ±Â≠êÂ∞èÊ∏∏Êàè,2,chenjieping1995/sokoban,79798189,Verilog,sokoban,145,4,2024-04-11 14:45:22+00:00,[],None
60,https://github.com/ISKU/CPU.git,2016-12-16 16:12:31+00:00,Design 16bit CPU by Verilog,2,ISKU/CPU,76667307,Verilog,CPU,17,4,2023-07-14 09:30:31+00:00,[],https://api.github.com/licenses/mit
61,https://github.com/ghuangatlbl/BIDS-peripheral-drivers.git,2016-12-31 06:32:50+00:00,,0,ghuangatlbl/BIDS-peripheral-drivers,77728531,Verilog,BIDS-peripheral-drivers,72,4,2023-01-06 13:59:55+00:00,[],None
62,https://github.com/Fabeltranm/SPARTAN6-ATMEGA-MAX5864.git,2017-01-23 15:32:09+00:00,,5,Fabeltranm/SPARTAN6-ATMEGA-MAX5864,79817529,Verilog,SPARTAN6-ATMEGA-MAX5864,61703,4,2021-02-09 23:20:23+00:00,[],https://api.github.com/licenses/gpl-3.0
63,https://github.com/mtivadar/fpga_reversi.git,2017-01-16 15:20:47+00:00,MinMax game tree search with alpha-beta pruning implemented in FPGA. ,2,mtivadar/fpga_reversi,79131032,Verilog,fpga_reversi,10373,4,2024-01-04 15:48:24+00:00,[],None
64,https://github.com/SleepBook/AXI-Lite_Interface.git,2017-01-11 13:42:21+00:00,An AXI-lite Interface for Custom IP,1,SleepBook/AXI-Lite_Interface,78642744,Verilog,AXI-Lite_Interface,5,4,2020-04-27 01:14:13+00:00,[],None
65,https://github.com/dylannakahodo/ARM-cpu.git,2017-01-21 06:10:03+00:00,An ARM CPU written in Verilog.,0,dylannakahodo/ARM-cpu,79627604,Verilog,ARM-cpu,119,4,2022-07-01 00:26:44+00:00,[],None
66,https://github.com/adityanarayan1191/DNA-Sequence-Mapping-on-FPGA.git,2016-12-13 01:30:24+00:00,,3,adityanarayan1191/DNA-Sequence-Mapping-on-FPGA,76311099,Verilog,DNA-Sequence-Mapping-on-FPGA,9871,4,2020-11-11 08:04:23+00:00,[],None
67,https://github.com/mattsybeldon/Analog-To-Digital.git,2017-01-02 17:42:00+00:00,"Verilog for using an ADC to sample analog video and output to a digital display (VGA, HDMI, etc.)",6,mattsybeldon/Analog-To-Digital,77850933,Verilog,Analog-To-Digital,17307,4,2024-02-07 09:16:02+00:00,[],None
68,https://github.com/GLADICOS/I2C.git,2017-01-06 20:08:29+00:00,A i2C APB CORE MASTER AND SLAVE ASIC IP,2,GLADICOS/I2C,78235230,Verilog,I2C,73,3,2023-08-03 09:55:28+00:00,['i2c'],https://api.github.com/licenses/gpl-3.0
69,https://github.com/letyrodridc/fpga-super-mario.git,2017-01-18 12:50:01+00:00,Super Mario Bros implemented on a FPGA,1,letyrodridc/fpga-super-mario,79339542,Verilog,fpga-super-mario,2213,3,2022-11-25 01:09:32+00:00,[],None
70,https://github.com/NovaSquirrel/Chipmunk.git,2016-12-21 09:29:56+00:00,üêø Tiny coprocessor for small FPGAs üêø,1,NovaSquirrel/Chipmunk,77037570,Verilog,Chipmunk,23,3,2020-04-28 15:48:35+00:00,[],None
71,https://github.com/UA3MQJ/epm7064_clock.git,2016-12-14 13:24:47+00:00,FPGA epm7064 based clock,0,UA3MQJ/epm7064_clock,76461733,Verilog,epm7064_clock,10,3,2024-02-24 20:51:19+00:00,[],None
72,https://github.com/geodenx/td4.git,2017-01-05 20:57:54+00:00,Porting TD4 (Toriaezu Dousasurudakeno 4bit-CPU) to CPLD,0,geodenx/td4,78147770,Verilog,td4,5,3,2024-03-03 03:47:24+00:00,"['cpld', 'cpu', 'td4']",None
73,https://github.com/songqun/CPU-verilog.git,2016-11-26 15:30:57+00:00,single cycle cpu and pipeline cpu dealing with basic hazard,0,songqun/CPU-verilog,74833873,Verilog,CPU-verilog,13,3,2020-10-14 17:37:38+00:00,[],None
74,https://github.com/drom/icicles.git,2016-12-10 05:36:43+00:00,verilog examples for icestrom,0,drom/icicles,76093003,Verilog,icicles,79,3,2022-07-02 23:33:41+00:00,[],None
75,https://github.com/zhanghai/fpga-life-game.git,2016-12-26 06:27:58+00:00,Conway's game of life implemented on FPGA with combinational logic,0,zhanghai/fpga-life-game,77363084,Verilog,fpga-life-game,1309,3,2023-11-18 18:20:40+00:00,[],None
76,https://github.com/sorgelig/PET2001_MIST.git,2017-01-19 10:08:51+00:00,Init,0,sorgelig/PET2001_MIST,79440602,Verilog,PET2001_MIST,1046,3,2019-11-06 12:03:44+00:00,[],None
77,https://github.com/qyyMriel/PageRank-Algorithm.git,2017-01-04 19:18:40+00:00,"This project is an NOC based implementation of PageRank algorithm, the cornerstone of web search engine, in Verilog language.",0,qyyMriel/PageRank-Algorithm,78045425,Verilog,PageRank-Algorithm,1579,3,2023-09-21 06:31:07+00:00,[],None
78,https://github.com/LouiseSiah/ADC_to_DAC_verilog.git,2016-11-30 04:43:37+00:00,DE2-115 cyclone IV E,0,LouiseSiah/ADC_to_DAC_verilog,75152118,Verilog,ADC_to_DAC_verilog,5627,3,2021-07-13 07:17:14+00:00,[],None
79,https://github.com/adityagupta1089/EEP206-Verilog.git,2016-12-30 12:20:08+00:00,"Verilog Codes for various digital circuits for labs at IIT Ropar, basic gates, adders & subtractors (half & full), ripple adders, multipliers and code converters.",2,adityagupta1089/EEP206-Verilog,77684591,Verilog,EEP206-Verilog,19,3,2023-04-05 02:25:30+00:00,"['adder', 'subtractor', 'digital-circuits', 'ripple-adders', 'gates', 'multipliers', 'verilog', 'bcd']",None
80,https://github.com/k-daigo/juliaset.git,2016-12-27 16:44:35+00:00,Realtime Juliaset(FPGA DE0),0,k-daigo/juliaset,77469496,Verilog,juliaset,2098,3,2019-07-17 17:09:48+00:00,[],None
81,https://github.com/ClumsyLee/convolutional-coding.git,2016-11-28 18:27:22+00:00,,2,ClumsyLee/convolutional-coding,75002034,Verilog,convolutional-coding,2299,3,2023-07-12 15:38:48+00:00,[],https://api.github.com/licenses/mit
82,https://github.com/yiwenlu66/countdown.git,2016-12-21 14:10:54+00:00,EDA project,0,yiwenlu66/countdown,77057121,Verilog,countdown,18,3,2017-12-06 16:26:21+00:00,[],None
83,https://github.com/jodalyst/i2c_mpu9250_example.git,2016-11-30 12:30:22+00:00,Simple Verilog example of i2c communication between Nexys4 DDR and MPU9250,0,jodalyst/i2c_mpu9250_example,75185035,Verilog,i2c_mpu9250_example,9,3,2023-05-21 14:51:45+00:00,[],None
84,https://github.com/yomboprime/zxuno-addons.git,2016-12-20 23:33:35+00:00,Some ZX-Uno addons,0,yomboprime/zxuno-addons,76999583,Verilog,zxuno-addons,19146,3,2020-02-10 01:58:43+00:00,[],None
85,https://github.com/oskimura/TD4.git,2016-12-29 15:14:03+00:00,,0,oskimura/TD4,77620570,Verilog,TD4,12,3,2023-06-05 08:26:09+00:00,[],None
86,https://github.com/alan4186/ParCNN.git,2016-12-29 03:12:04+00:00,A hardware implementation of a parametric convolutional neural network,5,alan4186/ParCNN,77578604,Verilog,ParCNN,23622,3,2019-01-15 08:39:58+00:00,[],https://api.github.com/licenses/mit
87,https://github.com/concise/zedboard-hwswcodesign-example.git,2017-01-02 15:00:53+00:00,An example of hardware/software co-design using ZedBoard: Let ARM Linux work with FPGA,1,concise/zedboard-hwswcodesign-example,77841131,Verilog,zedboard-hwswcodesign-example,597,3,2024-03-27 07:08:32+00:00,[],
88,https://github.com/Paraoia/CS-Cache.git,2016-11-17 16:50:17+00:00,Design a cache by using Verilog,0,Paraoia/CS-Cache,74047622,Verilog,CS-Cache,1331,3,2024-03-02 08:03:36+00:00,[],None
89,https://github.com/Ryuuba/mARC.git,2016-11-22 18:31:15+00:00,"The mARC processor (mini ARC, pronounced as marcee) is a 16-bit RISC processor implementing the ISA of the ARC processor. It is used in UEA 1121025 (Computer Architecture) to explain the microarchitecture of a very simple general-purpose microprocessor. It is written in Verilog.",0,Ryuuba/mARC,74502013,Verilog,mARC,1206,2,2020-11-12 04:13:02+00:00,[],None
90,https://github.com/Sarafim/USART.git,2016-11-30 17:23:44+00:00,,1,Sarafim/USART,75210121,Verilog,USART,23,2,2023-02-14 15:13:12+00:00,[],None
91,https://github.com/agave233/Verilog_Car.git,2017-01-18 10:11:51+00:00,USTC Ê®°Êãü‰∏éÊï∞Â≠óÁîµË∑ØÂ§ß‰Ωú‰∏ö,3,agave233/Verilog_Car,79328011,Verilog,Verilog_Car,88,2,2023-08-20 04:54:33+00:00,[],None
92,https://github.com/0xCC00FFEE/SDES-FPGA.git,2016-11-23 20:18:24+00:00,Simplified Data Encryption Standard Encryption algorithm implemented on FPGA using Verilog Language.,1,0xCC00FFEE/SDES-FPGA,74610895,Verilog,SDES-FPGA,3,2,2022-05-27 12:13:52+00:00,[],None
93,https://github.com/matthiasbock/icestick-as-uart-adapter.git,2016-12-06 18:14:37+00:00,Simple Lattice iCEcube2 project to use the Lattice iCEstick as a (level shifting) UART adapter,0,matthiasbock/icestick-as-uart-adapter,75758369,Verilog,icestick-as-uart-adapter,604,2,2020-05-26 09:51:11+00:00,[],https://api.github.com/licenses/agpl-3.0
94,https://github.com/MIPSfpga/mipsfpga_2_0_sandbox.git,2016-12-16 00:36:13+00:00,mipsfpga_2_0_sandbox,5,MIPSfpga/mipsfpga_2_0_sandbox,76607486,Verilog,mipsfpga_2_0_sandbox,30033,2,2021-06-22 19:21:48+00:00,[],None
95,https://github.com/ravishwetha/function-generator.git,2016-11-28 02:52:19+00:00,,0,ravishwetha/function-generator,74931298,Verilog,function-generator,31,2,2023-02-06 18:29:25+00:00,[],None
96,https://github.com/AloriumTechnology/XLR8LFSR.git,2016-12-27 16:46:42+00:00,,0,AloriumTechnology/XLR8LFSR,77469627,Verilog,XLR8LFSR,26375,2,2022-04-14 22:14:01+00:00,[],https://api.github.com/licenses/mit
97,https://github.com/EECS150/labs_sp17.git,2017-01-17 20:40:51+00:00,EECS 151/251A FPGA Labs for the Spring 2017 semester.,2,EECS150/labs_sp17,79269756,Verilog,labs_sp17,25557,2,2023-01-28 13:17:58+00:00,[],None
98,https://github.com/sam-falvo/MyLA.git,2017-01-11 01:09:33+00:00,My Logic Analyzer.  A logic analyzer using an FPGA's block RAMs for storage.,0,sam-falvo/MyLA,78589716,Verilog,MyLA,12,2,2021-02-19 08:51:36+00:00,[],https://api.github.com/licenses/mpl-2.0
99,https://github.com/amitbhorania/I2C-Slave.git,2016-12-13 02:58:26+00:00,Project is aimed to develop the I2C Slave Module in Verilog HDL such that it can be easily integrated to Sensor IC to provide ready-made interface for communication,0,amitbhorania/I2C-Slave,76317039,Verilog,I2C-Slave,1331,2,2022-08-08 06:45:06+00:00,[],None
100,https://github.com/arshansh/slambench.git,2017-01-05 01:53:48+00:00,Final Year Project,1,arshansh/slambench,78069084,Verilog,slambench,91897,2,2023-07-19 14:18:26+00:00,[],None
101,https://github.com/agnicol88/Gaussian_Num_Gen.git,2016-12-05 19:07:04+00:00,FPGA-based Gaussian Number Generator,0,agnicol88/Gaussian_Num_Gen,75657194,Verilog,Gaussian_Num_Gen,1350,2,2022-06-01 13:16:40+00:00,[],https://api.github.com/licenses/gpl-3.0
102,https://github.com/PZHengwf/My_Fiber_EMAC.git,2016-12-10 03:52:29+00:00,Virtex-5 FPGA Embedded Tri-Mode Ethernet MAC Wrapper v1.8  Example Design,4,PZHengwf/My_Fiber_EMAC,76088992,Verilog,My_Fiber_EMAC,1459,2,2023-06-20 09:02:57+00:00,[],None
103,https://github.com/NRISC/NRISC.git,2016-11-19 17:40:23+00:00,"NRISC, a uRISC core",3,NRISC/NRISC,74224546,Verilog,NRISC,1262,2,2018-02-28 13:30:34+00:00,[],None
104,https://github.com/Soupi78/287_FInal.git,2016-12-10 17:21:46+00:00,287 Final Project: Ethan Sobol & Noah Smith ,1,Soupi78/287_FInal,76126906,Verilog,287_FInal,189,2,2023-12-02 18:05:01+00:00,[],None
105,https://github.com/oblivioncth/DE0-Verilog-Processor.git,2017-01-25 07:30:59+00:00,"A fully functional 16-bit virtual processor (harvard architecture) created from scratch using Verliog, an Altera DE0, and peripheral board. The processor is paired with 256 KB of RAM and accepts assembly instructions. See the datasheet under ""documentation"" for more information. Developed by Christian Heimlich in Quartus II",1,oblivioncth/DE0-Verilog-Processor,79992736,Verilog,DE0-Verilog-Processor,2643,2,2021-08-11 21:42:28+00:00,[],https://api.github.com/licenses/mit
106,https://github.com/patrickecomp/CLEFIA.git,2016-11-18 17:22:43+00:00,Architecture in verilog from cryptography algorithm CLEFIA.,0,patrickecomp/CLEFIA,74151516,Verilog,CLEFIA,82,2,2023-04-20 16:20:17+00:00,[],None
107,https://github.com/adisrini/fpga-logo.git,2016-11-19 03:11:12+00:00,An IDE for the LOGO programming language with an FPGA implementation.,3,adisrini/fpga-logo,74183774,Verilog,fpga-logo,151854,2,2019-07-11 09:36:57+00:00,"['fpga', 'processor', 'ps2', 'logo-programming-language', 'vga']",None
108,https://github.com/tronophono/Gforce_Lab4.git,2016-11-22 17:29:18+00:00,Gforce Lab 4 repository,0,tronophono/Gforce_Lab4,74497197,Verilog,Gforce_Lab4,216,2,2023-04-14 03:00:56+00:00,[],None
109,https://github.com/mahtabfarrokh/16bit_Adder.git,2016-11-28 15:06:42+00:00,it 's my logic midterm project.,0,mahtabfarrokh/16bit_Adder,74984475,Verilog,16bit_Adder,2,2,2018-01-25 09:40:20+00:00,[],None
110,https://github.com/alec-ng/face-rec-home-security.git,2016-12-31 21:31:11+00:00,Home security system on a Rapsberry Pi and Altera DE-2 FPGA with facial recognition,1,alec-ng/face-rec-home-security,77756631,Verilog,face-rec-home-security,28231,2,2023-08-26 11:17:40+00:00,[],https://api.github.com/licenses/gpl-2.0
111,https://github.com/huihui-v/Multiple-cycled-CPU.git,2016-12-09 04:48:37+00:00,‰∏≠Â±±Â§ßÂ≠¶ Êï∞ÊçÆÁßëÂ≠¶‰∏éËÆ°ÁÆóÊú∫Â≠¶Èô¢ ËÆ°ÁÆóÊú∫ÁªÑÊàêÂéüÁêÜ‰∏éÊé•Âè£ËÆæËÆ° ÂÆûÈ™å‰∏â,0,huihui-v/Multiple-cycled-CPU,76002614,Verilog,Multiple-cycled-CPU,8,2,2023-11-03 15:37:27+00:00,[],None
112,https://github.com/BookGin/ntucafall2016.git,2016-11-23 09:22:52+00:00,NTU Computer Architecture 2016 Fall Project,1,BookGin/ntucafall2016,74560741,Verilog,ntucafall2016,95,2,2019-06-23 16:39:03+00:00,[],None
113,https://github.com/ptracton/vscale_soc.git,2016-11-24 06:55:27+00:00,VScale RiscV System On Chip,2,ptracton/vscale_soc,74646121,Verilog,vscale_soc,2120,2,2020-12-20 05:40:37+00:00,[],https://api.github.com/licenses/mit
114,https://github.com/mahdienan/Spongent.git,2017-01-03 14:18:03+00:00,,1,mahdienan/Spongent,77923266,Verilog,Spongent,31,2,2024-03-07 15:07:56+00:00,[],https://api.github.com/licenses/gpl-2.0
115,https://github.com/henryeherman/ddaca.git,2016-12-07 06:19:49+00:00,Playing with digital logic,0,henryeherman/ddaca,75805863,Verilog,ddaca,16,1,2022-03-17 19:48:04+00:00,[],None
116,https://github.com/ghuangatlbl/BIDS-common-hdl.git,2016-12-31 05:55:18+00:00,,0,ghuangatlbl/BIDS-common-hdl,77727490,Verilog,BIDS-common-hdl,127,1,2018-10-25 18:16:10+00:00,[],None
117,https://github.com/hgiefers/zcsl.git,2016-11-23 15:27:08+00:00,zcsl FFT Demo,2,hgiefers/zcsl,74589326,Verilog,zcsl,140,1,2018-02-17 17:47:47+00:00,[],None
118,https://github.com/kmd178/Digital_Systems_lab3_VGA.git,2016-11-20 13:29:59+00:00,"Implementation of a Video Graphics Array Controller/Driver. The goal is to successfully drive a typical monitor and display an image in it. For the purpose of continues representation through the VGA port, part of the internal RAM of the FPGA unit used will be assigned as Video RAM (VRAM) of the driver. The suggested sample image for the testing of the aforementioned driver is the typical red, blue, green,black horizontal stripes separated repeatedly by white stripes. The black stripes part is also repeatedly vertically overlapped by a red,green,blue vertical stripe.",0,kmd178/Digital_Systems_lab3_VGA,74275910,Verilog,Digital_Systems_lab3_VGA,1593,1,2018-11-03 00:19:07+00:00,[],None
119,https://github.com/hmenn/MIPS-processor.git,2016-11-28 22:19:56+00:00,MIPS Processor with Structural Verilog,0,hmenn/MIPS-processor,75019303,Verilog,MIPS-processor,617,1,2017-01-01 10:57:52+00:00,[],None
120,https://github.com/eltsai/A-Simple-Electronic-Piano-on-FPGA.git,2016-11-30 13:03:15+00:00,,1,eltsai/A-Simple-Electronic-Piano-on-FPGA,75187435,Verilog,A-Simple-Electronic-Piano-on-FPGA,334,1,2022-05-31 06:38:29+00:00,[],None
121,https://github.com/mugundhan1/xillybus_adc_capture.git,2016-12-22 07:32:27+00:00,,0,mugundhan1/xillybus_adc_capture,77122918,Verilog,xillybus_adc_capture,54178,1,2023-05-27 05:03:28+00:00,[],None
122,https://github.com/ninfeion/BB8051.git,2016-12-14 10:01:41+00:00,BB8051-The first soft 8051 core that young people must own,1,ninfeion/BB8051,76447465,Verilog,BB8051,8,1,2019-10-24 14:55:41+00:00,[],None
123,https://github.com/erikgroving/delta-sigma-modulator.git,2017-01-12 18:11:45+00:00,,0,erikgroving/delta-sigma-modulator,78773174,Verilog,delta-sigma-modulator,387466,1,2021-05-27 03:07:08+00:00,[],None
124,https://github.com/zhelnio/sdram_de10lite.git,2017-01-11 17:09:24+00:00,Terasic sdram rtl demo (not working irl),0,zhelnio/sdram_de10lite,78660800,Verilog,sdram_de10lite,900,1,2021-05-16 22:24:51+00:00,[],None
125,https://github.com/DhatriPatel/Box-Muller-Transform.git,2017-01-04 14:48:40+00:00,ASIC design and verification of Box-Muller Transform,0,DhatriPatel/Box-Muller-Transform,78024333,Verilog,Box-Muller-Transform,3434,1,2017-01-04 19:25:06+00:00,[],None
126,https://github.com/degv364/sd_host.git,2016-12-10 04:17:32+00:00,,0,degv364/sd_host,76089985,Verilog,sd_host,2985,1,2024-03-31 04:59:03+00:00,[],None
127,https://github.com/Ashoth/FPGA-Racing-Game.git,2017-01-14 03:59:21+00:00,,3,Ashoth/FPGA-Racing-Game,78910884,Verilog,FPGA-Racing-Game,182,1,2020-11-02 09:46:03+00:00,[],None
128,https://github.com/aliyazdi75/Logic_Traffic_Light_Verilog.git,2017-01-11 20:38:10+00:00,The operate of light traffic in the intersection.,0,aliyazdi75/Logic_Traffic_Light_Verilog,78677670,Verilog,Logic_Traffic_Light_Verilog,30,1,2021-05-17 21:37:49+00:00,[],None
129,https://github.com/yen-shi/2016-fall-CA-projects.git,2016-11-23 16:21:09+00:00,Computer Architecture course projects teamwork,0,yen-shi/2016-fall-CA-projects,74594061,Verilog,2016-fall-CA-projects,2259,1,2019-03-23 21:42:39+00:00,[],None
130,https://github.com/AloriumTechnology/ESC-Tutorial.git,2016-12-05 18:42:34+00:00,LFSR Demonstration Code for ESC Silicon Valley,0,AloriumTechnology/ESC-Tutorial,75655392,Verilog,ESC-Tutorial,2975,1,2022-04-14 22:14:09+00:00,[],None
131,https://github.com/afalkengren/CORDIC_Verilog.git,2016-12-04 00:34:11+00:00,Verilog implementation of a CORDIC algorithm,0,afalkengren/CORDIC_Verilog,75508797,Verilog,CORDIC_Verilog,10271,1,2021-05-13 21:40:17+00:00,[],None
132,https://github.com/harrybraviner/mojo_hack.git,2017-01-24 20:37:22+00:00,Implementation of the Hack architecture from the nand2tetris course on a MojoV3 FPGA development board.,0,harrybraviner/mojo_hack,79951855,Verilog,mojo_hack,24,1,2018-04-20 14:05:47+00:00,[],https://api.github.com/licenses/mit
133,https://github.com/tom01h/vscale-chip.git,2016-12-14 14:38:46+00:00,Arty FPGA environment for V-scale,0,tom01h/vscale-chip,76467554,Verilog,vscale-chip,47,1,2018-08-26 08:09:55+00:00,[],None
134,https://github.com/mandius314/wallacetreemultiplier.git,2016-12-19 04:01:49+00:00,verilog code for 8*8 wallace tree multipliers for unsigned integers.,0,mandius314/wallacetreemultiplier,76826790,Verilog,wallacetreemultiplier,1,1,2019-06-03 09:20:33+00:00,[],None
135,https://github.com/ece287/Simon-Says.git,2016-12-17 00:48:29+00:00,,0,ece287/Simon-Says,76695655,Verilog,Simon-Says,14,1,2023-12-14 22:28:45+00:00,[],None
136,https://github.com/mahtabfarrokh/Traffic_Light.git,2017-01-18 17:20:54+00:00,logic circuit final project,0,mahtabfarrokh/Traffic_Light,79364478,Verilog,Traffic_Light,2,1,2018-01-25 09:40:31+00:00,[],None
137,https://github.com/veeYceeY/stereo_vision_core_bad.git,2017-01-21 14:31:59+00:00,"It is a stereo vision code i developed when i was learning verilog.It is not a practical one, yet its another code to read",0,veeYceeY/stereo_vision_core_bad,79650770,Verilog,stereo_vision_core_bad,11,1,2019-10-08 03:02:42+00:00,[],None
138,https://github.com/boyarincevAlex/AXI4-Lite.git,2016-12-09 16:32:30+00:00,AXI4-Lite –∏–Ω—Ç–µ—Ä—Ñ–µ–π—Å,0,boyarincevAlex/AXI4-Lite,76052131,Verilog,AXI4-Lite,958,1,2023-03-02 12:54:14+00:00,[],None
139,https://github.com/i-v-s/fpgaflow.git,2016-12-29 14:15:50+00:00,Experimental video processing on FPGA,0,i-v-s/fpgaflow,77616861,Verilog,fpgaflow,29,1,2017-07-26 03:04:54+00:00,[],None
140,https://github.com/loserking/Integrated-Circuit-Design-.git,2017-01-04 03:21:12+00:00,,0,loserking/Integrated-Circuit-Design-,77976520,Verilog,Integrated-Circuit-Design-,7353,1,2019-08-11 18:48:53+00:00,[],None
141,https://github.com/tom01h/FunctionalUnit.git,2017-01-05 13:21:42+00:00,,0,tom01h/FunctionalUnit,78114639,Verilog,FunctionalUnit,48,1,2017-12-21 08:37:22+00:00,[],None
142,https://github.com/Tangdx/tinycpu20170102.git,2017-01-04 14:42:24+00:00,cpu designÔºàpractice the Verilog on FPGAÔºâ,0,Tangdx/tinycpu20170102,78023823,Verilog,tinycpu20170102,2,1,2022-10-11 10:11:43+00:00,[],None
143,https://github.com/naveenvignesh/ethernetMAC.git,2017-01-17 06:48:45+00:00,,0,naveenvignesh/ethernetMAC,79197809,Verilog,ethernetMAC,206737,1,2018-05-26 02:29:58+00:00,[],https://api.github.com/licenses/mit
144,https://github.com/varahram/adi_hdl.git,2016-12-12 17:57:12+00:00,,0,varahram/adi_hdl,76281595,Verilog,adi_hdl,4951,1,2019-10-17 04:40:40+00:00,[],
145,https://github.com/rajith123/RISCV_IoT.git,2016-12-06 06:54:27+00:00,,0,rajith123/RISCV_IoT,75703577,Verilog,RISCV_IoT,167290,1,2017-02-08 09:15:10+00:00,[],None
146,https://github.com/userAZ/FIR_verilog.git,2017-01-03 02:54:18+00:00,"General FIR Filter in Verilog, based off of Xilinx ug479_7Series_DSP48E1 Systolic FIR filter",0,userAZ/FIR_verilog,77878793,Verilog,FIR_verilog,1,1,2022-04-10 20:29:28+00:00,[],None
147,https://github.com/mulvenna/eece479.git,2017-01-06 00:51:00+00:00,Divider circuit project from EECE 479 with Verilog specification and Magic VLSI layout,1,mulvenna/eece479,78160561,Verilog,eece479,355,1,2022-05-11 20:46:05+00:00,[],None
148,https://github.com/fishden1333/Verilog_Calculator.git,2016-12-15 15:45:18+00:00,"A simple calculator written with Verilog that allows users to do addition, subtraction, and multiplication with 3-bit numbers using PS/2 keyboard inputs.",1,fishden1333/Verilog_Calculator,76572915,Verilog,Verilog_Calculator,32,1,2018-05-08 20:38:49+00:00,[],None
149,https://github.com/alexdrouillard/Piano.git,2017-01-23 01:24:40+00:00,Implemented a fully functioning 6-key piano in Verilog. Also implemented an audio and visual memory game which used the piano.,0,alexdrouillard/Piano,79758928,Verilog,Piano,18113,1,2018-06-18 09:15:07+00:00,[],None
150,https://github.com/altdillon/de1-soc-vga-.git,2017-01-06 21:32:10+00:00,,0,altdillon/de1-soc-vga-,78240415,Verilog,de1-soc-vga-,2,1,2019-01-19 08:24:18+00:00,[],None
151,https://github.com/Alchus/verilog.git,2017-01-16 06:51:15+00:00,MIPS processor simulated in behavioral Verilog,2,Alchus/verilog,79090962,Verilog,verilog,80,1,2021-10-18 19:34:19+00:00,"['verilog', 'processor-simulator']",https://api.github.com/licenses/gpl-3.0
152,https://github.com/GSejas/Aproximate-Arithmetic-Operators.git,2016-12-07 17:18:14+00:00,,0,GSejas/Aproximate-Arithmetic-Operators,75858884,Verilog,Aproximate-Arithmetic-Operators,387540,1,2021-12-18 18:34:41+00:00,[],https://api.github.com/licenses/apache-2.0
153,https://github.com/yiwenlu66/adder.git,2016-11-23 17:31:21+00:00,EDA Project: 3-bit signed adder,0,yiwenlu66/adder,74599593,Verilog,adder,5471,1,2017-09-22 00:35:15+00:00,[],None
154,https://github.com/Zizhen/ECE-385-final-project-bomberman.git,2016-12-15 04:54:38+00:00,,0,Zizhen/ECE-385-final-project-bomberman,76525171,Verilog,ECE-385-final-project-bomberman,134840,1,2019-04-05 21:03:58+00:00,[],None
155,https://github.com/Jaxc/IP.git,2016-12-21 13:16:24+00:00,,0,Jaxc/IP,77052969,Verilog,IP,11928,1,2022-04-29 20:17:27+00:00,[],None
156,https://github.com/xmh645214784/pong_game.git,2016-12-16 14:42:23+00:00,,0,xmh645214784/pong_game,76660810,Verilog,pong_game,52,1,2018-01-07 10:59:35+00:00,[],None
157,https://github.com/MihailoIsakov/layer_multiplex_nn.git,2016-12-26 16:40:51+00:00,,0,MihailoIsakov/layer_multiplex_nn,77395673,Verilog,layer_multiplex_nn,7486,1,2022-07-21 18:58:45+00:00,[],None
158,https://github.com/bittervivek/TrafficLight_VivadoSDK.git,2016-12-25 07:22:17+00:00,,0,bittervivek/TrafficLight_VivadoSDK,77315297,Verilog,TrafficLight_VivadoSDK,223,1,2018-10-18 14:30:07+00:00,[],None
159,https://github.com/alphan24/fpga-sin-wave.git,2016-12-26 00:17:01+00:00,sin wave generation verilog,3,alphan24/fpga-sin-wave,77347748,Verilog,fpga-sin-wave,2,1,2022-05-22 11:11:15+00:00,[],None
160,https://github.com/IElgohary/SmartTraffic.git,2016-12-17 18:23:56+00:00,simple project using ALtera DE2-115 FPGA,0,IElgohary/SmartTraffic,76739840,Verilog,SmartTraffic,66,1,2023-05-25 06:09:38+00:00,[],None
161,https://github.com/patripi/FPGA-Disenos.git,2016-12-15 11:11:46+00:00,Examples & Test Icestudio - FPGA icestick & Alhambra ICEzum,0,patripi/FPGA-Disenos,76552868,Verilog,FPGA-Disenos,17,1,2017-12-18 15:38:48+00:00,[],None
162,https://github.com/GilbertZhang/Numberful_mojo.git,2016-11-28 07:55:43+00:00,50.002 final project: game design,0,GilbertZhang/Numberful_mojo,74950184,Verilog,Numberful_mojo,4506,1,2019-11-24 12:54:40+00:00,[],None
163,https://github.com/fangbq/SFDD.git,2017-01-06 07:37:56+00:00,Sentential Functional Decision Diagrams,1,fangbq/SFDD,78185340,Verilog,SFDD,34457,1,2021-08-27 03:10:48+00:00,['decision-diagrams'],None
164,https://github.com/czhcharles/BattleCity.git,2016-12-04 22:43:55+00:00,,0,czhcharles/BattleCity,75569496,Verilog,BattleCity,19864,1,2016-12-04 22:47:09+00:00,[],None
165,https://github.com/yakjunlun/Quoridor.git,2016-12-12 11:35:07+00:00,ISTD 50.002 1D project,1,yakjunlun/Quoridor,76250860,Verilog,Quoridor,7444,1,2021-01-05 13:22:09+00:00,[],None
166,https://github.com/mriosrivas/verilog_basics.git,2017-01-25 17:42:11+00:00,,0,mriosrivas/verilog_basics,80039510,Verilog,verilog_basics,24,1,2022-03-24 23:01:55+00:00,['boolean'],https://api.github.com/licenses/apache-2.0
167,https://github.com/secworks/verilogtest.git,2017-01-13 06:58:21+00:00,Repo for test of HW implementations written in Verilog.,1,secworks/verilogtest,78823969,Verilog,verilogtest,58,1,2022-01-29 23:23:49+00:00,[],https://api.github.com/licenses/bsd-2-clause
168,https://github.com/Dima1610/melexis_labs_svaha_dmytro.git,2017-01-15 21:03:41+00:00,labs of melexis,0,Dima1610/melexis_labs_svaha_dmytro,79059503,Verilog,melexis_labs_svaha_dmytro,369,1,2022-12-12 13:04:14+00:00,[],None
169,https://github.com/drom/pew.git,2017-01-09 04:43:44+00:00,:fireworks: PEW PEW Project,0,drom/pew,78394548,Verilog,pew,11,1,2022-07-02 23:34:05+00:00,[],https://api.github.com/licenses/mit
170,https://github.com/castleberrysam/Spartan6-CPU.git,2017-01-17 17:41:36+00:00,A Verilog design for a simple CPU running on the Xilinx Spartan 6 series,1,castleberrysam/Spartan6-CPU,79254036,Verilog,Spartan6-CPU,220,1,2020-09-28 06:23:14+00:00,[],None
171,https://github.com/shantanu5092/Network-on-Chip-NOC-.git,2016-12-05 01:14:19+00:00,The Network on a chip is a pair of low pin count uni-directional bus.,0,shantanu5092/Network-on-Chip-NOC-,75576334,Verilog,Network-on-Chip-NOC-,5832,1,2021-07-20 05:37:29+00:00,[],None
172,https://github.com/SamuelBonnell/Space-Invaders.git,2016-12-04 19:16:14+00:00,"This game was created for ECE 287 at Miami University. It has most of the elements of the original game, but implemented using a VGA cord and a PS/2 keyboard on the DE2 board.",1,SamuelBonnell/Space-Invaders,75558410,Verilog,Space-Invaders,21,1,2016-12-09 19:38:23+00:00,[],None
173,https://github.com/swoolbean/MatrixMultiplier.git,2016-12-05 21:46:02+00:00,,0,swoolbean/MatrixMultiplier,75669147,Verilog,MatrixMultiplier,3229,1,2020-07-02 04:14:43+00:00,[],None
174,https://github.com/invalidopc0de/NXP-Cup-FPGA.git,2016-12-03 06:36:44+00:00,,1,invalidopc0de/NXP-Cup-FPGA,75456760,Verilog,NXP-Cup-FPGA,33178,1,2023-10-14 15:17:15+00:00,[],None
175,https://github.com/loserking/Computer-aided-Vlsi-System-Design-.git,2017-01-04 03:36:16+00:00,,0,loserking/Computer-aided-Vlsi-System-Design-,77977604,Verilog,Computer-aided-Vlsi-System-Design-,5209,1,2019-08-11 18:46:41+00:00,[],None
176,https://github.com/sbhutada/vcs_matlab_cosim_demo.git,2016-12-22 03:34:05+00:00,,1,sbhutada/vcs_matlab_cosim_demo,77109042,Verilog,vcs_matlab_cosim_demo,39236,1,2024-02-04 03:15:30+00:00,[],None
177,https://github.com/nfs950512/NMA.git,2016-11-25 21:37:47+00:00,near memory accelerator,1,nfs950512/NMA,74789526,Verilog,NMA,15391,1,2022-11-11 16:23:15+00:00,[],None
178,https://github.com/diantaowang/Phoenix-I.git,2017-01-20 12:15:51+00:00,MIPS32  Processor  Five-stage-pipeline  Verilog,1,diantaowang/Phoenix-I,79556448,Verilog,Phoenix-I,132,1,2017-11-24 12:27:17+00:00,[],None
179,https://github.com/musico964/Fpga_4_Fiber.git,2016-12-15 19:43:32+00:00,,2,musico964/Fpga_4_Fiber,76590471,Verilog,Fpga_4_Fiber,73872,1,2023-06-20 09:02:57+00:00,[],None
180,https://github.com/Sarafim/MIPS32.git,2016-11-30 17:33:04+00:00,MIPS32,0,Sarafim/MIPS32,75210887,Verilog,MIPS32,23,1,2019-06-06 14:07:25+00:00,[],None
181,https://github.com/IsTaylor/stalnaker-PLL.git,2016-11-22 22:03:14+00:00,For FPGA experimentation/ research,0,IsTaylor/stalnaker-PLL,74517284,Verilog,stalnaker-PLL,4,1,2021-10-27 12:59:00+00:00,[],None
182,https://github.com/dwar7091/Verilog-code-.git,2017-01-14 18:28:33+00:00,Application of APB protocol,1,dwar7091/Verilog-code-,78958386,Verilog,Verilog-code-,3,1,2017-06-15 07:17:54+00:00,[],None
183,https://github.com/wincle626/iDEA-softcore-processor.git,2017-01-05 11:28:27+00:00,,1,wincle626/iDEA-softcore-processor,78107317,Verilog,iDEA-softcore-processor,233,1,2019-03-12 18:01:32+00:00,[],None
184,https://github.com/alanzjl/8-bit-cpu.git,2017-01-19 13:01:06+00:00,"A simple 8-bit RISC cpu that runs self-defined assemble language. Built with verilog, tested on Xilinx Spartan 6.",0,alanzjl/8-bit-cpu,79453588,Verilog,8-bit-cpu,1075,1,2017-12-19 04:40:08+00:00,[],None
185,https://github.com/jennifercai/Eat-Squares.git,2017-01-19 17:25:30+00:00,A game made using Verilog and DE1-SOC,0,jennifercai/Eat-Squares,79476974,Verilog,Eat-Squares,66223,1,2018-12-19 04:30:19+00:00,[],None
186,https://github.com/130B848/FPGA.git,2016-12-20 12:15:38+00:00,FPGA courses of SE@SJTU,0,130B848/FPGA,76953817,Verilog,FPGA,59213,1,2020-07-09 11:50:12+00:00,[],None
187,https://github.com/oblivioncth/Pong-DE0.git,2017-01-25 21:09:49+00:00,Recreation of the classic Pong using a DE0 and Verilog. Functions on a breadboard with up and down inputs for two players and a 8x16 LED matrix. Developed by Christian Heimlich & Traz Daczkowski in Quartus II,0,oblivioncth/Pong-DE0,80058201,Verilog,Pong-DE0,55,1,2018-02-03 17:06:57+00:00,[],https://api.github.com/licenses/mit
188,https://github.com/danx12/mips-cpu-simulation.git,2016-11-28 05:19:09+00:00,Basic MIPS MCU simulation written in Verilog,0,danx12/mips-cpu-simulation,74939727,Verilog,mips-cpu-simulation,36,1,2019-02-27 06:37:33+00:00,[],None
189,https://github.com/HMKRL/DE0CV-VGA.git,2017-01-03 15:02:59+00:00,,0,HMKRL/DE0CV-VGA,77927049,Verilog,DE0CV-VGA,12048,1,2021-03-05 23:14:30+00:00,[],None
190,https://github.com/zhexxian/SUTD-Computational-Structures.git,2016-12-25 11:19:39+00:00,SUTD 50.002 Computational Structures,1,zhexxian/SUTD-Computational-Structures,77322625,Verilog,SUTD-Computational-Structures,8646,1,2021-01-05 13:13:25+00:00,[],None
191,https://github.com/kirIn0305/fpga_tizen.git,2017-01-12 17:23:11+00:00,FPGAÂ§ßÂÖ®„ÅÆ„Ç≥„Éº„Éâ„ÇíZedboard‰∏ä„ÅßÂÆüË°å„Åô„Çã,0,kirIn0305/fpga_tizen,78769045,Verilog,fpga_tizen,18,1,2019-08-23 01:20:55+00:00,[],None
192,https://github.com/Blingtron/guess_the_number_game.git,2016-12-04 21:52:13+00:00,"A ""Guess The Number"" game written in Verilog and implemented on the Altera DE0 FPGA board, for project 2 of ECEN-2350 (Digital Logic) CU Boulder, Fall 2016.",0,Blingtron/guess_the_number_game,75566912,Verilog,guess_the_number_game,6276,1,2017-11-13 13:18:51+00:00,[],None
193,https://github.com/shantanu5092/Cyclic-Redundancy-Check-block-CRC-.git,2016-12-04 23:24:30+00:00,This is a synthesizable CRC block coded in System Verilog as per the specification given in the NXP document.,0,shantanu5092/Cyclic-Redundancy-Check-block-CRC-,75571278,Verilog,Cyclic-Redundancy-Check-block-CRC-,13655,1,2020-09-06 14:23:37+00:00,[],None
194,https://github.com/ktkr/Lamaze.git,2016-12-12 14:50:36+00:00,Laser Maze game,0,ktkr/Lamaze,76265912,Verilog,Lamaze,575,1,2023-12-17 12:42:48+00:00,[],None
195,https://github.com/shantanu5092/Box-Muller-Tansform-Floating-Point-Random-number-distribution-.git,2016-12-05 00:23:29+00:00,This is a synthesizable block that implements the Box-Muller transform to convert two random number to an approximation of a Gaussian random number distribution.,0,shantanu5092/Box-Muller-Tansform-Floating-Point-Random-number-distribution-,75573753,Verilog,Box-Muller-Tansform-Floating-Point-Random-number-distribution-,456,1,2023-12-19 09:04:04+00:00,[],None
196,https://github.com/guillaumerose/verilog-playground.git,2016-12-16 14:20:06+00:00,,0,guillaumerose/verilog-playground,76659273,Verilog,verilog-playground,0,1,2016-12-16 14:46:16+00:00,[],None
197,https://github.com/X-czh/FlappyBird.git,2016-12-15 01:40:12+00:00,FlappyBird on VGA Display using Verilog,0,X-czh/FlappyBird,76512886,Verilog,FlappyBird,1191,1,2023-01-28 18:30:20+00:00,"['digital-logic', 'vga-controller', 'verilog', 'flappybird']",None
198,https://github.com/phanrahan/ice40.git,2017-01-02 19:29:39+00:00,,0,phanrahan/ice40,77856805,Verilog,ice40,7310,1,2023-06-30 15:29:43+00:00,[],https://api.github.com/licenses/mit
199,https://github.com/oskimura/MyCPU.git,2017-01-08 08:49:48+00:00,,0,oskimura/MyCPU,78331658,Verilog,MyCPU,88,1,2023-03-05 00:08:16+00:00,[],None
200,https://github.com/alozta/VendingMachine-FSM.git,2016-11-27 20:40:43+00:00,Finite state machine of a custom vending machine implemented in Verilog HDL.,0,alozta/VendingMachine-FSM,74912985,Verilog,VendingMachine-FSM,251,1,2021-07-28 06:22:40+00:00,[],None
201,https://github.com/NelsonTovar32/ELSBike.git,2016-11-30 02:04:29+00:00,Electronic Loan System Bicycle,1,NelsonTovar32/ELSBike,75141106,Verilog,ELSBike,42,1,2016-11-30 16:06:32+00:00,[],None
202,https://github.com/meshlet/ARSC.git,2017-01-18 18:31:36+00:00,A Relatively Simple Computer,0,meshlet/ARSC,79370671,Verilog,ARSC,10406,1,2022-03-22 17:37:38+00:00,[],
203,https://github.com/rxs0640/Vivado_Game.git,2016-12-19 23:51:08+00:00,,0,rxs0640/Vivado_Game,76906652,Verilog,Vivado_Game,3536,1,2017-12-18 01:33:04+00:00,[],None
204,https://github.com/ElaineJ/TIMEDOUT.git,2016-12-07 12:26:15+00:00,,1,ElaineJ/TIMEDOUT,75833773,Verilog,TIMEDOUT,1517,1,2021-01-05 13:20:35+00:00,[],None
205,https://github.com/wind0136/hdl51.git,2016-11-28 14:53:57+00:00,"8051 http://opencores.org/project,8051",1,wind0136/hdl51,74983235,Verilog,hdl51,1502,1,2019-07-16 08:18:12+00:00,[],https://api.github.com/licenses/lgpl-2.1
206,https://github.com/ef-end-y/UT88_fpga.git,2016-11-29 15:40:11+00:00,,1,ef-end-y/UT88_fpga,75095741,Verilog,UT88_fpga,48,1,2018-01-28 23:29:27+00:00,[],None
207,https://github.com/mccannannamary/Stopwatch.git,2016-12-30 01:10:43+00:00,Hardware Description for Stopwatch,0,mccannannamary/Stopwatch,77649840,Verilog,Stopwatch,10,1,2016-12-30 19:12:31+00:00,[],None
208,https://github.com/e-asphyx/fpga-dac.git,2017-01-02 16:30:31+00:00,Some unsorted stuff related to FPGA DSP processing,0,e-asphyx/fpga-dac,77846635,Verilog,fpga-dac,1751,1,2022-03-25 14:58:31+00:00,[],None
209,https://github.com/sxr4316/4.0.sxrRISC621.git,2017-01-09 03:14:27+00:00,,0,sxr4316/4.0.sxrRISC621,78389467,Verilog,4.0.sxrRISC621,15136,1,2019-06-15 12:51:58+00:00,[],None
210,https://github.com/apurv1205/Computer-Organisation-and-Architecture-.git,2017-01-06 04:28:43+00:00,IIT Kharagpur Computer Science (5th semester) codes for computer organisation and architecture,0,apurv1205/Computer-Organisation-and-Architecture-,78173690,Verilog,Computer-Organisation-and-Architecture-,6228,1,2021-06-14 14:04:50+00:00,[],None
211,https://github.com/patel344/ece337.git,2017-01-20 17:50:36+00:00,ASIC Design,0,patel344/ece337,79582593,Verilog,ece337,3744,1,2017-09-28 03:53:37+00:00,[],None
212,https://github.com/bunnie/xz-fpga-test1.git,2017-01-12 19:00:24+00:00,XZ FPGA test program 1,0,bunnie/xz-fpga-test1,78777078,Verilog,xz-fpga-test1,17,1,2022-01-29 23:37:40+00:00,[],https://api.github.com/licenses/gpl-3.0
213,https://github.com/LouiseSiah/WM8731_config_verilog.git,2016-11-29 16:43:02+00:00,Audio Codec,0,LouiseSiah/WM8731_config_verilog,75101509,Verilog,WM8731_config_verilog,3462,1,2018-08-03 10:39:31+00:00,[],None
214,https://github.com/lkwq007/MipsPipelineCPU.git,2016-12-01 04:03:11+00:00,32 bits pipeline mips cpu,0,lkwq007/MipsPipelineCPU,75253806,Verilog,MipsPipelineCPU,11384,1,2023-09-28 10:37:44+00:00,[],None
215,https://github.com/loserking/Digital-System-Design-.git,2017-01-04 03:21:50+00:00,,0,loserking/Digital-System-Design-,77976563,Verilog,Digital-System-Design-,4047,1,2019-08-10 16:55:21+00:00,[],None
216,https://github.com/mjb940806/2015-1_Computer_organization.git,2017-01-04 14:51:07+00:00,COSE222:Computer Organization - pipelined processor,0,mjb940806/2015-1_Computer_organization,78024559,Verilog,2015-1_Computer_organization,3685,1,2018-07-05 07:13:17+00:00,[],None
217,https://github.com/etraister/calc2.git,2016-12-15 03:15:12+00:00,,0,etraister/calc2,76519615,Verilog,calc2,48,1,2021-05-13 22:47:30+00:00,[],None
218,https://github.com/ktemkin-archive/picoview.git,2017-01-05 16:28:00+00:00,Firmware/software for visualizing FPGA timing properties.,0,ktemkin-archive/picoview,78129276,Verilog,picoview,1143,1,2019-11-20 19:02:19+00:00,[],None
219,https://github.com/veeYceeY/sramcontroller.git,2017-01-21 10:40:36+00:00,"Simple SRAM controller , tested on ALTERA DE1 board",1,veeYceeY/sramcontroller,79639647,Verilog,sramcontroller,2,1,2020-02-27 13:46:27+00:00,[],None
220,https://github.com/kmd178/Digital_Systems_lab4_LCD.git,2016-12-21 13:05:22+00:00,"Implementation of a Liquid Crystal Display driver. The goal is to experiment with the various functions of the Spartan3E's onboard LCD. The suggested sample string for testing the aforementioned driver is the typical message ABCDEFGHIJKLMNOPabcdefghijklmno , the last(32nd) character being a circularly rotating single digit cursor. The message is registered in the BRAM memory of the FPGA and the LCD driver is utilized to continuously drive it in the LCD refreshed in 1 second intervals (including the display of the rotating cursor implementation). Placement of the BRAM should be preconfigured to take place in the uppermost left part of the available memory in the Spartan3E board.FPGAs like the Spartan3E board typically have a preconfigured synthesizable processor to drive the LCD and make the implementation less complicated . Because the use of the above processor can utilize a big portion of the LUTs and registers of the FPGA,  it can prohibit functionallity or increase the hardware requirements of an FPGA implementation. This project involves direct implementation of some of the LCD driver's fanctions in the main system tailored for minimum footprint in the available resources. ",0,kmd178/Digital_Systems_lab4_LCD,77052223,Verilog,Digital_Systems_lab4_LCD,2976,1,2018-12-12 20:08:25+00:00,[],None
221,https://github.com/psykulsk/Logic_Analyzer_MAX10_FPGA.git,2017-01-04 12:42:43+00:00,Verilog code for MAXimator platform (using Altera MAX 10 FPGA) allowing for real time measurement of logic states in your hardware prototype along with matlab scrip used for visualisation.,2,psykulsk/Logic_Analyzer_MAX10_FPGA,78014489,Verilog,Logic_Analyzer_MAX10_FPGA,101,1,2021-03-22 08:52:55+00:00,[],None
222,https://github.com/PanielDan/Candy_Crush_Verilog.git,2016-12-05 21:05:26+00:00,A modified version of the popular game Candy Crush in Verilog. This is programed for a Nexsys 3 Spartan 6 FPGA with a VGA connection. You can compile all these files in Xilinx and upload the bit file to program into an FPGA,0,PanielDan/Candy_Crush_Verilog,75666075,Verilog,Candy_Crush_Verilog,573,1,2018-02-06 17:02:37+00:00,[],None
223,https://github.com/caipengbo/DesignCPU.git,2016-12-06 15:27:01+00:00,Design a computer model based on micro program CPU using Verilog HDL in MAXPLUS‚Ö°.,2,caipengbo/DesignCPU,75744298,Verilog,DesignCPU,437,1,2019-05-23 11:00:35+00:00,[],None
224,https://github.com/mwyzhao/SomeZelda.git,2016-11-17 03:40:43+00:00,Parts of The Legend of Zelda (1986) in hardware for the Altera DE1-SOC,1,mwyzhao/SomeZelda,73987455,Verilog,SomeZelda,4604,1,2020-08-16 18:35:43+00:00,[],None
225,https://github.com/diantaowang/simple-MIPS.git,2017-01-20 11:52:38+00:00,MIPS Single-cycle Processor Verilog,1,diantaowang/simple-MIPS,79555067,Verilog,simple-MIPS,11,1,2017-11-24 12:26:41+00:00,[],None
226,https://github.com/Bucknalla/ice-projects.git,2016-12-26 21:03:49+00:00,Collection of Verilog Projects synthesizable for the Lattice iCEStick using OSS Toolchain,0,Bucknalla/ice-projects,77406827,Verilog,ice-projects,27,1,2021-04-10 02:59:20+00:00,[],None
227,https://github.com/Adrizcorp/fpgalover.git,2017-01-02 07:32:16+00:00,,0,Adrizcorp/fpgalover,77817902,Verilog,fpgalover,59054,1,2021-03-13 16:30:57+00:00,[],None
228,https://github.com/dongyeolkim/SKILL.git,2016-12-22 23:54:47+00:00,,1,dongyeolkim/SKILL,77183869,Verilog,SKILL,46,1,2023-11-21 02:31:12+00:00,[],None
229,https://github.com/imanadib95/FinalCore.git,2016-11-30 02:09:03+00:00,Final Core Implementation for EEC 3710,1,imanadib95/FinalCore,75141468,Verilog,FinalCore,14699,0,2016-11-30 02:13:14+00:00,[],None
230,https://github.com/HabaN3r0/MoJo_Mastermind.git,2016-12-08 17:49:26+00:00,Using MoJo FPGA to recreate the classic game of mastermind,0,HabaN3r0/MoJo_Mastermind,75961406,Verilog,MoJo_Mastermind,4521,0,2016-12-08 23:37:28+00:00,[],None
231,https://github.com/ghuangatlbl/BIDS-fpga-family.git,2016-12-31 06:14:33+00:00,,0,ghuangatlbl/BIDS-fpga-family,77727994,Verilog,BIDS-fpga-family,44,0,2016-12-31 06:20:41+00:00,[],None
232,https://github.com/WyattLiu/PRIORITY-ENCODER-SN74LS148N.git,2017-01-01 02:04:05+00:00,Work for designs with standard ICs using Verilog for prototyping,0,WyattLiu/PRIORITY-ENCODER-SN74LS148N,77762598,Verilog,PRIORITY-ENCODER-SN74LS148N,1052,0,2018-01-19 04:17:00+00:00,[],None
233,https://github.com/XudongShen/PipelineCPU.git,2017-01-02 15:14:50+00:00,This pipeline CPU write in Verilog and work on spartan3E,0,XudongShen/PipelineCPU,77842034,Verilog,PipelineCPU,17,0,2018-03-29 06:14:59+00:00,[],None
234,https://github.com/upandey3/Galaxian-Hardware-Game.git,2017-01-02 02:03:07+00:00,Emulation of the classic Namco arcade game Galaxian on FPGA using SystemVerilog HDL and C,0,upandey3/Galaxian-Hardware-Game,77805783,Verilog,Galaxian-Hardware-Game,31159,0,2017-11-14 22:33:42+00:00,[],None
235,https://github.com/artslob/I2C_Master.git,2016-11-21 18:21:23+00:00,,0,artslob/I2C_Master,74392733,Verilog,I2C_Master,10,0,2017-06-30 19:34:17+00:00,[],None
236,https://github.com/bob526/myMIPS-CPU.git,2016-11-18 14:12:01+00:00,,0,bob526/myMIPS-CPU,74135415,Verilog,myMIPS-CPU,21,0,2016-11-18 14:19:10+00:00,[],None
237,https://github.com/walsvid/Single_Cycle_CPU.git,2016-11-20 14:35:22+00:00,Single Cycle MIPS CPU using Verilog HDL.,0,walsvid/Single_Cycle_CPU,74280137,Verilog,Single_Cycle_CPU,33,0,2018-04-30 09:15:07+00:00,[],None
238,https://github.com/BenW1997/ECE287FinalProject.git,2016-11-17 15:57:20+00:00,,0,BenW1997/ECE287FinalProject,74042876,Verilog,ECE287FinalProject,7588,0,2016-11-17 16:21:51+00:00,[],None
239,https://github.com/ThadeuFerreira/Well_instruction.git,2016-11-28 21:04:02+00:00,Nios 2 custom instruction for the WELL Pseudo Random Number Generator,0,ThadeuFerreira/Well_instruction,75014032,Verilog,Well_instruction,12,0,2016-12-02 20:05:43+00:00,[],None
240,https://github.com/vic4113110631/SAP.git,2016-11-29 11:58:36+00:00,,0,vic4113110631/SAP,75077071,Verilog,SAP,606,0,2016-11-29 12:10:32+00:00,[],None
241,https://github.com/yoshietao/IC-Design-verilog-.git,2017-01-03 08:00:39+00:00,,0,yoshietao/IC-Design-verilog-,77896226,Verilog,IC-Design-verilog-,44272,0,2017-01-03 08:05:44+00:00,[],None
242,https://github.com/masnth/EE469.git,2017-01-08 21:43:17+00:00,Computer Architecture ,0,masnth/EE469,78372355,Verilog,EE469,7509,0,2017-02-09 18:23:46+00:00,[],None
243,https://github.com/LFsWang/FPGA_Music.git,2017-01-08 13:17:19+00:00,WTF Final Project,0,LFsWang/FPGA_Music,78343769,Verilog,FPGA_Music,94,0,2019-11-04 01:49:09+00:00,[],None
244,https://github.com/Anishcharith/Whak-a-Mole.git,2017-01-08 13:06:00+00:00,,0,Anishcharith/Whak-a-Mole,78343228,Verilog,Whak-a-Mole,14,0,2017-01-08 13:38:35+00:00,[],None
245,https://github.com/kentrevis287/Snake_ECE287.git,2016-12-10 19:48:14+00:00,This is our ECE 287 project. We designed a Snake Game in Verilog. ,0,kentrevis287/Snake_ECE287,76134067,Verilog,Snake_ECE287,19008,0,2016-12-13 21:19:10+00:00,[],None
246,https://github.com/shounak102/pacman-ece385.git,2016-12-17 20:51:19+00:00,Pacman - Final Project for ECE 385,1,shounak102/pacman-ece385,76746161,Verilog,pacman-ece385,25764,0,2016-12-17 20:54:16+00:00,[],None
247,https://github.com/gmcastil/verilog-study.git,2016-12-09 08:35:06+00:00,,0,gmcastil/verilog-study,76017173,Verilog,verilog-study,103,0,2019-05-18 18:45:10+00:00,[],None
248,https://github.com/1847123212/openmsp430.git,2016-12-12 14:56:55+00:00,,0,1847123212/openmsp430,76266453,Verilog,openmsp430,149476,0,2016-12-12 15:01:07+00:00,[],None
249,https://github.com/ongteckwu/mastermind.git,2016-12-05 04:49:23+00:00,Mastermind on Mojojojo,0,ongteckwu/mastermind,75589756,Verilog,mastermind,8,0,2016-12-05 04:50:16+00:00,[],None
250,https://github.com/jkim3086/Processor_Design.git,2016-12-22 04:53:26+00:00,,0,jkim3086/Processor_Design,77113266,Verilog,Processor_Design,115443,0,2017-03-30 21:01:56+00:00,[],None
251,https://github.com/malcolmwhat/realtime-error-decoding.git,2017-01-20 00:39:33+00:00,Implementation of error decoding when transmitted through a simulated noisy channel.,0,malcolmwhat/realtime-error-decoding,79509947,Verilog,realtime-error-decoding,72,0,2017-01-20 00:40:44+00:00,[],None
252,https://github.com/Lorauxe/COMPARC---MS1.git,2017-01-21 11:13:19+00:00,,0,Lorauxe/COMPARC---MS1,79641098,Verilog,COMPARC---MS1,11,0,2017-01-24 14:52:10+00:00,[],None
253,https://github.com/trichimtrich/LoginCircuit.git,2017-01-25 06:51:15+00:00,"login circuit (with counter & admin) written in verilog, run on Altera DE2 Board",0,trichimtrich/LoginCircuit,79990495,Verilog,LoginCircuit,1969,0,2017-01-30 03:39:40+00:00,[],None
254,https://github.com/zhengminxu/CA-project.git,2016-12-02 09:43:17+00:00,,0,zhengminxu/CA-project,75382360,Verilog,CA-project,852,0,2016-12-02 10:32:09+00:00,[],None
255,https://github.com/s57jr/ADC_modul.git,2017-01-15 20:21:49+00:00,,0,s57jr/ADC_modul,79057170,Verilog,ADC_modul,41853,0,2017-04-16 13:30:02+00:00,[],None
256,https://github.com/nickmckinney/nqcpu.git,2017-01-05 03:25:24+00:00,"Crappy little CPU, just enough to drive my other projects",0,nickmckinney/nqcpu,78075283,Verilog,nqcpu,54,0,2017-01-05 03:26:19+00:00,[],None
257,https://github.com/squealteam6/Mojo-Base.git,2017-01-05 02:01:00+00:00,,0,squealteam6/Mojo-Base,78069562,Verilog,Mojo-Base,21,0,2017-01-05 02:01:06+00:00,[],https://api.github.com/licenses/mit
258,https://github.com/jackma0517/NASA2MillionFPGAProject.git,2017-01-19 23:49:30+00:00,China please don't look at this ,0,jackma0517/NASA2MillionFPGAProject,79506814,Verilog,NASA2MillionFPGAProject,1457,0,2017-01-19 23:57:10+00:00,[],None
259,https://github.com/WilliamWallace1272/eecs362.git,2017-01-18 20:01:34+00:00,DLX Processor ,0,WilliamWallace1272/eecs362,79378740,Verilog,eecs362,167,0,2017-01-27 19:33:29+00:00,[],None
260,https://github.com/polishCurl/MandelbrotAccelerator.git,2016-11-18 18:30:31+00:00,Mandelbrot set fractal accelerator integrated into pre-existing System-on-Chip VDU,0,polishCurl/MandelbrotAccelerator,74156166,Verilog,MandelbrotAccelerator,10529,0,2017-03-16 18:57:40+00:00,[],https://api.github.com/licenses/gpl-3.0
261,https://github.com/kevintasta/CS3220-Project-4.git,2016-11-28 05:40:42+00:00,,0,kevintasta/CS3220-Project-4,74940889,Verilog,CS3220-Project-4,26414,0,2016-11-28 05:45:56+00:00,[],None
262,https://github.com/gordonseto/CPEN311-Lab-6.git,2016-11-29 02:40:26+00:00,,0,gordonseto/CPEN311-Lab-6,75035542,Verilog,CPEN311-Lab-6,318,0,2016-11-29 02:41:06+00:00,[],None
263,https://github.com/ml7715/VERI-Laboratory.git,2016-11-22 21:53:30+00:00,,0,ml7715/VERI-Laboratory,74516650,Verilog,VERI-Laboratory,315661,0,2016-12-12 14:21:23+00:00,[],None
264,https://github.com/gromero/octopus.git,2016-11-20 19:14:57+00:00,Amani64 (Verilog) + Arduino (C/C++) code,0,gromero/octopus,74296608,Verilog,octopus,18,0,2016-12-03 17:25:10+00:00,[],None
265,https://github.com/kandation/CPE210-Verilog-Example.git,2016-12-04 07:34:58+00:00,‡∏ï‡∏±‡∏ß‡πÅ‡∏≠‡∏¢‡πà‡∏≤‡∏á‡πÇ‡∏Ñ‡πä‡∏ï‡∏ó‡∏µ‡πà‡πÄ‡∏£‡∏µ‡∏¢‡∏ô,0,kandation/CPE210-Verilog-Example,75523870,Verilog,CPE210-Verilog-Example,1,0,2019-12-27 04:04:45+00:00,[],None
266,https://github.com/nchrisr/Verilog-Elevator-Project.git,2016-12-05 22:54:21+00:00,The elevator Simulator Project for Digital Logics Class,0,nchrisr/Verilog-Elevator-Project,75673663,Verilog,Verilog-Elevator-Project,9,0,2017-02-27 17:57:52+00:00,[],None
267,https://github.com/jonbeibeibei/Fastest-Fingers.git,2016-12-12 07:26:52+00:00,,0,jonbeibeibei/Fastest-Fingers,76232393,Verilog,Fastest-Fingers,736,0,2016-12-12 07:31:08+00:00,[],None
268,https://github.com/chawasit/JarbWord.git,2016-12-14 21:35:11+00:00,Digital Logic Final Project Design,0,chawasit/JarbWord,76498902,Verilog,JarbWord,856,0,2016-12-14 21:35:24+00:00,[],None
269,https://github.com/Sammy-Jankis/Audio-Recorder.git,2016-12-14 21:17:25+00:00,FPGA Audio Recorder,0,Sammy-Jankis/Audio-Recorder,76497803,Verilog,Audio-Recorder,4394,0,2016-12-17 01:45:24+00:00,[],None
270,https://github.com/ThunderMikey/Verilog_Lab.git,2016-12-17 21:25:07+00:00,Second Year Digital Electronics Experiment 2,0,ThunderMikey/Verilog_Lab,76747576,Verilog,Verilog_Lab,24695,0,2018-11-23 12:09:45+00:00,[],None
271,https://github.com/darkrush/FPGA_reuse.git,2016-12-10 01:24:24+00:00,,0,darkrush/FPGA_reuse,76082781,Verilog,FPGA_reuse,5,0,2016-12-10 01:27:38+00:00,[],None
272,https://github.com/niklasnisbeth/ice40_sdram_test.git,2016-12-12 11:02:24+00:00,test af vores ice40 hx8k sdram board,0,niklasnisbeth/ice40_sdram_test,76248646,Verilog,ice40_sdram_test,21,0,2016-12-12 11:02:51+00:00,[],None
273,https://github.com/MyAUTLogicDesignCourse/TrafficLight.git,2016-12-26 18:04:16+00:00,Design of the logic of a traffic light with verilog,0,MyAUTLogicDesignCourse/TrafficLight,77399328,Verilog,TrafficLight,101,0,2016-12-26 18:09:00+00:00,[],None
274,https://github.com/Adam-D-Sanchez/Binary-Divider.git,2016-12-26 22:30:51+00:00,"This is the 8th Lab for CMPE 125 at San Jose State University. This is allowed to perform 4 bit division, with 4 bit operands, 4 bit quotient, and 4 bit remainder. ",0,Adam-D-Sanchez/Binary-Divider,77410015,Verilog,Binary-Divider,48,0,2016-12-26 22:36:10+00:00,[],None
275,https://github.com/FPGA1988/ethernet_tri_mode.git,2016-12-31 01:37:28+00:00,project from opencores,2,FPGA1988/ethernet_tri_mode,77719649,Verilog,ethernet_tri_mode,1253,0,2016-12-31 01:37:53+00:00,[],None
276,https://github.com/NPO-IT/Verilog_DTFM.git,2016-12-26 10:38:59+00:00,Yet another imitator,0,NPO-IT/Verilog_DTFM,77377149,Verilog,Verilog_DTFM,1077,0,2017-01-16 07:44:33+00:00,[],None
277,https://github.com/JiaweiLing/Digital-Logic-Circuits-Experiments.git,2016-12-13 14:14:26+00:00,Source Codes and lab report,0,JiaweiLing/Digital-Logic-Circuits-Experiments,76364867,Verilog,Digital-Logic-Circuits-Experiments,3828,0,2016-12-13 14:22:43+00:00,[],None
278,https://github.com/zweed4u/Embedded-Systems-Design-I.git,2017-01-23 19:04:30+00:00,RIT CPET-561 Embedded Systems Design I ,0,zweed4u/Embedded-Systems-Design-I,79837113,Verilog,Embedded-Systems-Design-I,502067,0,2017-02-01 19:41:02+00:00,[],https://api.github.com/licenses/mit
279,https://github.com/wfangtw/CA_2016.git,2016-11-29 02:01:26+00:00,Computer Architecture Course Verilog Projects,0,wfangtw/CA_2016,75032651,Verilog,CA_2016,50,0,2017-01-06 14:01:32+00:00,[],None
280,https://github.com/aunpyz/TicTacToe-Verilog.git,2016-12-12 07:00:56+00:00,Digital logic project for this semester,2,aunpyz/TicTacToe-Verilog,76230533,Verilog,TicTacToe-Verilog,11,0,2020-10-22 18:13:53+00:00,[],None
281,https://github.com/whdlgp/stopwatch_verilog.git,2016-12-12 04:32:03+00:00,"stopwatch, verilog HDL ",0,whdlgp/stopwatch_verilog,76222073,Verilog,stopwatch_verilog,5,0,2016-12-21 11:37:46+00:00,[],None
282,https://github.com/MCDELTAT/CSE521.git,2017-01-24 05:49:52+00:00,,0,MCDELTAT/CSE521,79882887,Verilog,CSE521,1652,0,2017-02-11 22:34:58+00:00,[],None
283,https://github.com/lpo1234/4901-Dataflow.git,2016-12-04 18:58:38+00:00,"Research with Stephen Edwards, Martha Kim, and Richard Townsend. The research is to translate Haskell to SystemVerilog. I'm currently developing a model to translate a MAP dataflow network to SystemVerilog.",0,lpo1234/4901-Dataflow,75557450,Verilog,4901-Dataflow,14,0,2016-12-04 20:02:56+00:00,[],None
284,https://github.com/mch0341/new.git,2016-11-22 07:15:55+00:00,,0,mch0341/new,74445251,Verilog,new,226,0,2016-11-23 23:58:13+00:00,[],None
285,https://github.com/arebeil17/PROJECT_ICARUS_2.0.git,2016-11-21 21:36:08+00:00,,0,arebeil17/PROJECT_ICARUS_2.0,74408055,Verilog,PROJECT_ICARUS_2.0,147,0,2016-11-29 16:49:05+00:00,[],None
286,https://github.com/mtmaryn/Single-Cycle-Datapath.git,2016-11-20 21:49:24+00:00,Verilog project to building a simple single cycle datapath which takes in 16-bit instructions,1,mtmaryn/Single-Cycle-Datapath,74304824,Verilog,Single-Cycle-Datapath,19,0,2022-06-24 06:32:20+00:00,[],None
287,https://github.com/i-abdi/ECE-425.git,2016-11-18 05:21:41+00:00,,0,i-abdi/ECE-425,74097802,Verilog,ECE-425,0,0,2016-11-18 05:23:18+00:00,[],None
288,https://github.com/Gregor812/Verilog.git,2016-11-18 14:19:46+00:00,,1,Gregor812/Verilog,74136013,Verilog,Verilog,2,0,2016-11-18 14:22:13+00:00,[],None
289,https://github.com/iyjw01/sdcard.git,2016-11-22 16:13:07+00:00,,0,iyjw01/sdcard,74490332,Verilog,sdcard,13,0,2016-11-22 16:13:27+00:00,[],None
290,https://github.com/javacasm/FPGAs_Linares.git,2016-12-03 11:12:38+00:00,,0,javacasm/FPGAs_Linares,75468977,Verilog,FPGAs_Linares,3967,0,2017-01-30 13:03:47+00:00,[],None
291,https://github.com/namenlos04/mips.git,2016-12-01 10:18:19+00:00,My MIPS microcontroller,0,namenlos04/mips,75281000,Verilog,mips,103358,0,2016-12-01 10:46:13+00:00,[],None
292,https://github.com/henriquezdac/project_amber.git,2016-12-09 00:10:29+00:00,,0,henriquezdac/project_amber,75985782,Verilog,project_amber,23,0,2016-12-09 01:18:11+00:00,[],None
293,https://github.com/duran-duran/verilog.git,2016-12-08 11:37:27+00:00,Verilog practice task,0,duran-duran/verilog,75932193,Verilog,verilog,15,0,2016-12-08 11:55:10+00:00,[],None
294,https://github.com/andydu2008/disney.git,2016-12-18 12:33:13+00:00,my sandbox,0,andydu2008/disney,76781733,Verilog,disney,4,0,2016-12-18 14:02:50+00:00,[],None
295,https://github.com/dmedser/sdram_stream_test.git,2016-12-30 11:24:02+00:00,,0,dmedser/sdram_stream_test,77682130,Verilog,sdram_stream_test,1595,0,2016-12-30 11:41:31+00:00,[],None
296,https://github.com/jlopezr/mist-workspace.git,2017-01-11 19:25:13+00:00,My workspace for working on MIST projects,0,jlopezr/mist-workspace,78671579,Verilog,mist-workspace,1209,0,2017-03-05 16:13:13+00:00,[],None
297,https://github.com/ameyapatil619/FIFODesign_CDC.git,2017-01-02 03:06:30+00:00,,0,ameyapatil619/FIFODesign_CDC,77807891,Verilog,FIFODesign_CDC,50,0,2017-01-02 03:11:45+00:00,[],None
298,https://github.com/dammstanger/FCUV2_FPGA.git,2017-01-03 05:39:44+00:00,project for FCUV2 FPGA assistant controller EP4CE22F17,1,dammstanger/FCUV2_FPGA,77887313,Verilog,FCUV2_FPGA,393,0,2017-01-03 05:43:27+00:00,[],None
299,https://github.com/mandeepplaha/EE371Winter2017.git,2017-01-05 07:19:57+00:00,Design of Digital Circuits and Systems ,0,mandeepplaha/EE371Winter2017,78089713,Verilog,EE371Winter2017,20,0,2017-01-05 07:26:56+00:00,[],None
300,https://github.com/shen-cs/DCLab_final_project.git,2017-01-14 08:04:37+00:00,,0,shen-cs/DCLab_final_project,78927048,Verilog,DCLab_final_project,18023,0,2017-01-14 08:09:48+00:00,[],None
301,https://github.com/2016FALLCACN/pj1.git,2016-11-24 06:15:38+00:00,,0,2016FALLCACN/pj1,74643435,Verilog,pj1,223,0,2016-11-24 07:14:07+00:00,[],None
302,https://github.com/simonhossainkhan/sc_microprocessor.git,2016-11-28 19:50:46+00:00,A verilog implmentation of a single cycle microprocessor done in mips,0,simonhossainkhan/sc_microprocessor,75008677,Verilog,sc_microprocessor,26,0,2016-11-28 20:03:41+00:00,[],None
303,https://github.com/UA3MQJ/epm7064_audio.git,2016-12-18 18:23:13+00:00,,0,UA3MQJ/epm7064_audio,76799286,Verilog,epm7064_audio,25,0,2016-12-18 18:27:20+00:00,[],None
304,https://github.com/drzazga888/generator_hdl.git,2016-12-06 21:30:12+00:00,,0,drzazga888/generator_hdl,75773237,Verilog,generator_hdl,256,0,2016-12-17 14:54:05+00:00,[],None
305,https://github.com/shubham43/CPUdesign.git,2016-12-07 13:14:50+00:00,A verilog program of the CPU.,0,shubham43/CPUdesign,75837462,Verilog,CPUdesign,3690,0,2018-01-10 12:30:59+00:00,[],None
306,https://github.com/neofate/uart_485.git,2016-12-25 10:26:46+00:00,‰∏≤Âè£485ÁöÑËΩ¨Êç¢Ôºå1‰∏™‰∏ªÊú∫Ôºå4‰∏™‰ªéÊú∫ÔºåÂ∞ÜÊé•Êî∂Âà∞ÁöÑ‰ªéÊú∫Êï∞ÊçÆÂ≠òÂÇ®‰æùÊ¨°ÂèëÈÄÅÂá∫Âéª,0,neofate/uart_485,77320951,Verilog,uart_485,3,0,2016-12-25 12:37:25+00:00,[],None
307,https://github.com/Adam-D-Sanchez/master-calculator.git,2016-12-26 21:51:41+00:00,This is the extra credit lab for CMPE 125 at San Jose State University. This pulls together existing parts from Lab 8 and Lab 7.,0,Adam-D-Sanchez/master-calculator,77408605,Verilog,master-calculator,25,0,2016-12-26 21:54:28+00:00,[],None
308,https://github.com/eclipsevl/dig_synth_polytech_tutorial.git,2016-12-22 21:12:45+00:00,,0,eclipsevl/dig_synth_polytech_tutorial,77176187,Verilog,dig_synth_polytech_tutorial,225,0,2016-12-22 21:16:34+00:00,[],None
309,https://github.com/Twood1130/Verilog_VGA_interface.git,2016-12-19 19:42:19+00:00,General VGA interface for CPU developement projects,1,Twood1130/Verilog_VGA_interface,76891913,Verilog,Verilog_VGA_interface,37,0,2018-08-18 14:49:28+00:00,[],https://api.github.com/licenses/gpl-3.0
310,https://github.com/navyas321/PacMan.git,2016-12-23 21:30:57+00:00,Classic PacMan recreated in SystemVerilog,0,navyas321/PacMan,77251570,Verilog,PacMan,37823,0,2016-12-23 21:41:55+00:00,[],None
311,https://github.com/Poojabafnaprakash/SPI_InterfaceForSRAM.git,2016-12-29 04:19:45+00:00,,0,Poojabafnaprakash/SPI_InterfaceForSRAM,77582235,Verilog,SPI_InterfaceForSRAM,2617,0,2016-12-29 04:39:02+00:00,[],None
312,https://github.com/mhfGit/Billiards.git,2017-01-04 01:30:18+00:00,,0,mhfGit/Billiards,77968423,Verilog,Billiards,31740,0,2017-01-04 01:41:27+00:00,[],None
313,https://github.com/JuanIgnacioOchoa/Mips_Pipeline.git,2017-01-03 17:26:41+00:00,Mips Processor,0,JuanIgnacioOchoa/Mips_Pipeline,77938225,Verilog,Mips_Pipeline,3367,0,2017-01-03 17:26:56+00:00,[],None
314,https://github.com/Nishithshah24/NIOS-II-WITH-DATA-FORWARDING.git,2017-01-03 23:38:22+00:00,,0,Nishithshah24/NIOS-II-WITH-DATA-FORWARDING,77962615,Verilog,NIOS-II-WITH-DATA-FORWARDING,1273,0,2017-01-04 00:03:12+00:00,[],None
315,https://github.com/manalshah/Nios2-Altera.git,2017-01-17 07:03:40+00:00,Nios II Processor-Altera,1,manalshah/Nios2-Altera,79198936,Verilog,Nios2-Altera,14,0,2017-01-17 08:25:10+00:00,[],None
316,https://github.com/mikefeneley/mips-cpu.git,2017-01-14 21:25:43+00:00,Verilog practice,0,mikefeneley/mips-cpu,78967537,Verilog,mips-cpu,94,0,2017-01-16 19:11:14+00:00,[],https://api.github.com/licenses/mit
317,https://github.com/k0079898/2016-Hardware-Lab-5.git,2017-01-22 06:48:59+00:00,,0,k0079898/2016-Hardware-Lab-5,79699698,Verilog,2016-Hardware-Lab-5,1646,0,2017-04-17 11:17:31+00:00,[],None
318,https://github.com/LiuHaolan/VerilogMipsCPU.git,2017-01-20 11:36:49+00:00,,0,LiuHaolan/VerilogMipsCPU,79554119,Verilog,VerilogMipsCPU,9,0,2017-01-30 04:22:15+00:00,[],None
319,https://github.com/nicolasfredesfranco/ac3e-fpga-converter-controller.git,2017-01-20 16:27:24+00:00,,0,nicolasfredesfranco/ac3e-fpga-converter-controller,79575707,Verilog,ac3e-fpga-converter-controller,914,0,2023-01-03 12:10:27+00:00,[],None
320,https://github.com/shantanu5092/NOC-Bus-master-.git,2016-12-05 01:36:11+00:00,This module adds bus master capabilities to the NOC interface,1,shantanu5092/NOC-Bus-master-,75577620,Verilog,NOC-Bus-master-,300,0,2016-12-05 01:42:55+00:00,[],None
321,https://github.com/ssaini4/ECE385_FinalProject.git,2016-12-05 01:18:45+00:00,,0,ssaini4/ECE385_FinalProject,75576588,Verilog,ECE385_FinalProject,237454,0,2016-12-09 00:33:55+00:00,[],None
322,https://github.com/arebeil17/PROJECT_ARTEMIS.git,2016-12-03 01:59:41+00:00,,0,arebeil17/PROJECT_ARTEMIS,75445381,Verilog,PROJECT_ARTEMIS,217,0,2016-12-03 02:09:40+00:00,[],None
323,https://github.com/shajinihubert/BattleBlob.git,2016-12-08 18:32:26+00:00,Battle against fellow blobs!,0,shajinihubert/BattleBlob,75964560,Verilog,BattleBlob,5556,0,2016-12-09 02:19:41+00:00,[],None
324,https://github.com/alaksana96/VERILab.git,2016-12-08 17:35:45+00:00,,0,alaksana96/VERILab,75960419,Verilog,VERILab,43783,0,2016-12-08 17:48:12+00:00,[],None
325,https://github.com/vVvDAPPA/Graduation-Thesis.git,2016-12-10 07:58:02+00:00,version0.0-file created,0,vVvDAPPA/Graduation-Thesis,76099059,Verilog,Graduation-Thesis,27,0,2016-12-10 08:00:39+00:00,[],None
326,https://github.com/bladeath860620/1051_F721000_2.git,2017-01-02 09:40:32+00:00,,0,bladeath860620/1051_F721000_2,77823518,Verilog,1051_F721000_2,9709,0,2020-10-05 06:11:16+00:00,[],None
327,https://github.com/hare1039/last-lab.git,2017-01-13 02:39:55+00:00,THE LAST LAB,0,hare1039/last-lab,78808225,Verilog,last-lab,262,0,2023-01-28 13:11:56+00:00,[],None
328,https://github.com/peggieya/VerilogLabsProjects.git,2017-01-13 17:33:00+00:00,school labs and projects using verilog,0,peggieya/VerilogLabsProjects,78870832,Verilog,VerilogLabsProjects,63189,0,2017-01-13 17:36:35+00:00,[],None
329,https://github.com/sufex00/NibbleVerilog.git,2016-11-18 01:10:37+00:00,,0,sufex00/NibbleVerilog,74082008,Verilog,NibbleVerilog,1540,0,2016-11-18 01:12:08+00:00,[],None
330,https://github.com/MiguelazoDS/AdeC-BIP.git,2016-11-17 19:58:30+00:00,,0,MiguelazoDS/AdeC-BIP,74062381,Verilog,AdeC-BIP,5,0,2019-03-25 14:16:01+00:00,[],https://api.github.com/licenses/mit
331,https://github.com/Serene1017/CORDIC_FPGA.git,2016-11-21 21:14:48+00:00,,0,Serene1017/CORDIC_FPGA,74406376,Verilog,CORDIC_FPGA,14,0,2017-01-16 18:46:50+00:00,[],None
332,https://github.com/liu115/pipeline-hw.git,2016-12-05 07:29:24+00:00,,0,liu115/pipeline-hw,75599997,Verilog,pipeline-hw,70,0,2018-09-18 04:31:33+00:00,[],None
333,https://github.com/yura03101995/Diplom.git,2016-12-04 20:39:11+00:00,,0,yura03101995/Diplom,75563089,Verilog,Diplom,93478,0,2023-01-28 04:35:28+00:00,[],None
334,https://github.com/CA-ntu/Pipeline.git,2016-12-05 07:14:52+00:00,,0,CA-ntu/Pipeline,75598978,Verilog,Pipeline,203,0,2016-12-06 11:50:18+00:00,[],None
335,https://github.com/ronnieday/echo_for_ee108.git,2016-12-05 05:01:32+00:00,Echo design for music player.,0,ronnieday/echo_for_ee108,75590409,Verilog,echo_for_ee108,890,0,2016-12-05 05:04:42+00:00,[],None
336,https://github.com/LeoFengShou/FSM-for-Morse-Code.git,2016-11-27 22:43:10+00:00,A Finite State Machine displaying Morse Code from A to H written in verilog,0,LeoFengShou/FSM-for-Morse-Code,74918936,Verilog,FSM-for-Morse-Code,2,0,2016-11-27 22:45:11+00:00,[],None
337,https://github.com/dwhisler/FPGA_flappy_bird.git,2016-11-30 04:15:59+00:00,,0,dwhisler/FPGA_flappy_bird,75150660,Verilog,FPGA_flappy_bird,1726,0,2016-11-30 04:33:44+00:00,[],None
338,https://github.com/vucu/Tetris.git,2016-11-22 23:41:17+00:00,tetris in FPGA,0,vucu/Tetris,74522886,Verilog,Tetris,1523,0,2019-02-12 03:57:23+00:00,[],None
339,https://github.com/k0079898/2016-Hardware-Lab-2.git,2017-01-22 06:41:11+00:00,,0,k0079898/2016-Hardware-Lab-2,79699302,Verilog,2016-Hardware-Lab-2,1711,0,2017-05-22 11:22:21+00:00,[],None
340,https://github.com/sherlockkenan/Digital-Unit.git,2017-01-21 09:00:19+00:00,using fpga to create single and pipline cpu with  verilog,0,sherlockkenan/Digital-Unit,79635039,Verilog,Digital-Unit,62325,0,2017-01-21 09:47:20+00:00,[],None
341,https://github.com/sandeep-lingambhotla/Single-Cycle-Processor.git,2017-01-20 23:41:19+00:00,,0,sandeep-lingambhotla/Single-Cycle-Processor,79610102,Verilog,Single-Cycle-Processor,21,0,2017-01-20 23:50:20+00:00,[],None
342,https://github.com/NPO-IT/Verilog_LOMO-imitator.git,2016-12-22 06:39:32+00:00,one more imitator,0,NPO-IT/Verilog_LOMO-imitator,77119354,Verilog,Verilog_LOMO-imitator,114,0,2016-12-22 07:39:57+00:00,[],None
343,https://github.com/Adam-D-Sanchez/Small-Calculator.git,2016-12-26 22:33:30+00:00,"This is the 7th Lab for CMPE 125 at San Jose State University. This can do binary addition, subtraction, OR, and AND. Operands and results are all in 3 bits.",0,Adam-D-Sanchez/Small-Calculator,77410102,Verilog,Small-Calculator,11,0,2016-12-26 22:35:11+00:00,[],None
344,https://github.com/chaitanya6629/medicine_reminder.git,2017-01-08 00:40:18+00:00,system that allows a patient/user to enter details about his medicines and alert when it is time for him to take the medicine.,0,chaitanya6629/medicine_reminder,78312739,Verilog,medicine_reminder,630,0,2017-01-08 00:51:13+00:00,[],None
345,https://github.com/TArong/Hardware-Platform-for-Computer-Vision-Algorithms.git,2017-01-25 21:41:48+00:00,,0,TArong/Hardware-Platform-for-Computer-Vision-Algorithms,80060719,Verilog,Hardware-Platform-for-Computer-Vision-Algorithms,3922,0,2017-01-25 21:43:50+00:00,[],None
346,https://github.com/Maria-UET/MIPS-Single-Cycle-Microprocessor.git,2017-01-25 14:21:40+00:00,"This project is meant to describe Microprocessor without Interlocked Pipeline Stages (MIPS) in Verilog. My project uses only some of the R, J and I type instructions employed in MIPS single cycle.  ",0,Maria-UET/MIPS-Single-Cycle-Microprocessor,80021362,Verilog,MIPS-Single-Cycle-Microprocessor,5,0,2017-01-26 03:40:08+00:00,[],None
347,https://github.com/manalshah/5-stage-32-bit-add-sub.git,2017-01-10 02:11:06+00:00,Single Precision(32-bit) five stage Floating Point Adder and Subtractor.,0,manalshah/5-stage-32-bit-add-sub,78488484,Verilog,5-stage-32-bit-add-sub,10,0,2017-01-10 21:31:55+00:00,[],None
348,https://github.com/andrew-cc-chen/reversi_verilog.git,2016-12-18 01:58:53+00:00,,0,andrew-cc-chen/reversi_verilog,76757568,Verilog,reversi_verilog,88,0,2016-12-18 02:00:18+00:00,[],None
349,https://github.com/akhilpen/CSE341.git,2016-12-19 03:20:00+00:00,Computer Organization- Fall 2015,0,akhilpen/CSE341,76824277,Verilog,CSE341,41,0,2016-12-19 03:28:42+00:00,[],None
350,https://github.com/open-design/mips32r1-soc-cores.git,2016-12-18 21:25:33+00:00,,1,open-design/mips32r1-soc-cores,76807617,Verilog,mips32r1-soc-cores,44,0,2016-12-18 21:26:47+00:00,[],None
351,https://github.com/Tobbe0430/Project2.git,2016-12-19 05:04:06+00:00,happy time little bit project,1,Tobbe0430/Project2,76829687,Verilog,Project2,31,0,2016-12-19 05:10:47+00:00,[],None
352,https://github.com/avikbag/ASIC-I.git,2016-12-13 02:22:48+00:00,,0,avikbag/ASIC-I,76314489,Verilog,ASIC-I,51974,0,2016-12-13 02:26:02+00:00,[],None
353,https://github.com/mrdoowan/EECS373_VGA.git,2016-12-20 04:24:57+00:00,VGA initiation of our EECS373 Final Project on W16,0,mrdoowan/EECS373_VGA,76922796,Verilog,EECS373_VGA,26,0,2016-12-20 04:25:17+00:00,[],https://api.github.com/licenses/gpl-3.0
354,https://github.com/HaythamMetawie/Graduation-Project-CSE17.git,2016-12-24 11:40:57+00:00,,0,HaythamMetawie/Graduation-Project-CSE17,77280467,Verilog,Graduation-Project-CSE17,14385,0,2017-05-05 14:07:51+00:00,[],None
355,https://github.com/epaniketh/singlecycleprocessorMIPS.git,2016-12-24 01:22:58+00:00,Single Cycle MIPS Processor,0,epaniketh/singlecycleprocessorMIPS,77259190,Verilog,singlecycleprocessorMIPS,36,0,2016-12-24 01:23:54+00:00,[],None
356,https://github.com/NPO-IT/Verilog_A-03.git,2016-12-09 11:15:30+00:00,Astra,0,NPO-IT/Verilog_A-03,76029170,Verilog,Verilog_A-03,199,0,2016-12-09 12:57:22+00:00,[],None
357,https://github.com/cosmoschen94/CSM152A-Slot-Machine.git,2016-12-08 17:07:38+00:00,This was a Digital Design Project created at UCLA in Fall 2016 for CSM152A,0,cosmoschen94/CSM152A-Slot-Machine,75958368,Verilog,CSM152A-Slot-Machine,2814,0,2016-12-08 17:27:04+00:00,[],None
358,https://github.com/aiwen324/csc258project.git,2016-11-17 08:49:11+00:00,hangman game,0,aiwen324/csc258project,74007995,Verilog,csc258project,126,0,2016-11-17 09:11:54+00:00,[],None
359,https://github.com/lihr/digital-watch.git,2016-12-02 08:11:55+00:00,Verilog HDL; ECE 2220 Team Project,0,lihr/digital-watch,75375087,Verilog,digital-watch,6492,0,2018-12-05 07:08:16+00:00,[],None
360,https://github.com/javacasm/EjemplosTutorialVerilog.git,2016-12-03 23:02:59+00:00,,0,javacasm/EjemplosTutorialVerilog,75505393,Verilog,EjemplosTutorialVerilog,1290,0,2016-12-03 23:09:40+00:00,[],None
361,https://github.com/awilhite/ece337project.git,2016-11-28 22:22:07+00:00,,0,awilhite/ece337project,75019465,Verilog,ece337project,26343,0,2016-11-28 22:30:09+00:00,[],None
362,https://github.com/irsyadhanif/EE480-Assignment-5.git,2016-12-04 22:45:31+00:00,A superscalar processor made in verilog,0,irsyadhanif/EE480-Assignment-5,75569564,Verilog,EE480-Assignment-5,205,0,2021-06-17 13:47:32+00:00,[],None
363,https://github.com/mahinmirshams/Logic_Circuit.git,2016-11-29 19:47:41+00:00,University Course projects,0,mahinmirshams/Logic_Circuit,75116074,Verilog,Logic_Circuit,2,0,2016-11-29 19:49:24+00:00,[],None
364,https://github.com/arebeil17/PROJECT_ARTEMIS_2.0.git,2016-12-05 00:56:42+00:00,,0,arebeil17/PROJECT_ARTEMIS_2.0,75575310,Verilog,PROJECT_ARTEMIS_2.0,111,0,2016-12-05 01:03:37+00:00,[],None
365,https://github.com/nolderosw/Wesley_uC_PEM.git,2016-11-23 03:37:35+00:00,,0,nolderosw/Wesley_uC_PEM,74537711,Verilog,Wesley_uC_PEM,5045,0,2016-11-24 02:05:17+00:00,[],None
366,https://github.com/kirinzloh/Comp-Structures-1D-Game-Design---Pong.git,2016-11-24 11:16:06+00:00,Pong Game~,0,kirinzloh/Comp-Structures-1D-Game-Design---Pong,74666156,Verilog,Comp-Structures-1D-Game-Design---Pong,3527,0,2016-11-24 11:20:45+00:00,[],None
367,https://github.com/vanbuong/FPGA_Tetris.git,2016-11-19 03:27:34+00:00,Tetris games is implemented with verilog HDL languages in DE2i-150 Board FPGA,1,vanbuong/FPGA_Tetris,74184487,Verilog,FPGA_Tetris,17,0,2016-11-19 03:37:56+00:00,[],None
368,https://github.com/monizla/Snake-project.git,2016-12-13 18:26:15+00:00,Our snake project for ECE 287,0,monizla/Snake-project,76386652,Verilog,Snake-project,8724,0,2016-12-13 18:27:48+00:00,[],None
369,https://github.com/secretformula/comp-arch-cpu.git,2016-12-05 23:40:49+00:00,,0,secretformula/comp-arch-cpu,75676202,Verilog,comp-arch-cpu,87,0,2018-02-24 21:45:49+00:00,[],None
370,https://github.com/fuyao-wong/openrisc.git,2016-12-07 05:41:00+00:00,mips32 processor,0,fuyao-wong/openrisc,75803266,Verilog,openrisc,22,0,2016-12-07 05:45:28+00:00,[],None
371,https://github.com/esvm/Projeto2SD.git,2016-12-12 14:20:57+00:00,,0,esvm/Projeto2SD,76263156,Verilog,Projeto2SD,1429,0,2016-12-14 01:28:07+00:00,[],None
372,https://github.com/groenebm/ece287.git,2016-12-14 20:48:21+00:00,Repository for my work during ECE287,0,groenebm/ece287,76495927,Verilog,ece287,20,0,2016-12-15 22:14:53+00:00,[],None
373,https://github.com/rrrrssss00/MyNote.git,2017-01-24 14:18:29+00:00,,0,rrrrssss00/MyNote,79918084,Verilog,MyNote,265013,0,2017-07-26 08:02:30+00:00,[],None
374,https://github.com/wustl-ese566/lab1_src.git,2017-01-25 10:13:51+00:00,,0,wustl-ese566/lab1_src,80003344,Verilog,lab1_src,61,0,2017-01-25 11:00:42+00:00,[],None
375,https://github.com/robertarenally/MIPS_multiciclo.git,2016-12-19 22:37:43+00:00,"Implementa√ß√£o do microprocessador MIPS multiciclo de 32 bits em vhdl, que implemente as seguintes instru√ß√µes addi, add, sub, and, or, ori, xor, nor, slt, sll, srl, beq, bne, jal, jr",0,robertarenally/MIPS_multiciclo,76902888,Verilog,MIPS_multiciclo,1093,0,2016-12-21 11:17:02+00:00,[],None
376,https://github.com/k0079898/2016-Hardware-Lab-4.git,2017-01-22 06:45:47+00:00,,0,k0079898/2016-Hardware-Lab-4,79699529,Verilog,2016-Hardware-Lab-4,1363,0,2017-04-17 11:17:45+00:00,[],None
377,https://github.com/jjose3/vendingmachine.git,2017-01-17 23:50:15+00:00,Designed a vending machine,0,jjose3/vendingmachine,79284505,Verilog,vendingmachine,19,0,2018-06-13 17:10:26+00:00,[],None
378,https://github.com/gulzadaiisaeva/Structural-Verilog-FPGA-Programming.git,2017-01-19 21:30:48+00:00, Design a digital circuit that detects which of the two 5-bit input numbers (InA and InB) is larger. ,0,gulzadaiisaeva/Structural-Verilog-FPGA-Programming,79497232,Verilog,Structural-Verilog-FPGA-Programming,111,0,2019-06-05 12:09:38+00:00,[],None
379,https://github.com/anojalax/Motion-Estimator.git,2017-01-06 01:31:13+00:00,Design Motion Estimator wih minimum power and chip area using Verilog,0,anojalax/Motion-Estimator,78162707,Verilog,Motion-Estimator,4963,0,2017-01-06 01:34:59+00:00,[],None
380,https://github.com/milkrong/FPGA-Snake-Game.git,2017-01-09 07:48:14+00:00,FPGA output a snake game ,0,milkrong/FPGA-Snake-Game,78405895,Verilog,FPGA-Snake-Game,10,0,2017-01-09 07:55:11+00:00,[],None
381,https://github.com/ASTEKUS/secundomer.git,2017-01-09 08:27:03+00:00,upd,0,ASTEKUS/secundomer,78408853,Verilog,secundomer,2,0,2017-01-09 08:27:09+00:00,[],None
382,https://github.com/WyattLiu/LS193-Binary-Counters-SN74LS193N.git,2016-12-31 03:28:51+00:00,Work for designs with standard ICs using Verilog for prototyping,0,WyattLiu/LS193-Binary-Counters-SN74LS193N,77723252,Verilog,LS193-Binary-Counters-SN74LS193N,1117,0,2018-01-19 04:16:48+00:00,[],None
383,https://github.com/ashutosh233/Machine-Translation.git,2016-12-24 16:07:44+00:00,,0,ashutosh233/Machine-Translation,77290605,Verilog,Machine-Translation,5,0,2017-01-10 13:04:55+00:00,[],None
384,https://github.com/meeraramesh-sjsu/SPIforSRAM.git,2016-12-03 19:00:01+00:00,,0,meeraramesh-sjsu/SPIforSRAM,75494016,Verilog,SPIforSRAM,1313,0,2016-12-03 19:12:23+00:00,[],None
385,https://github.com/JCScheunemann/Safe-house.git,2016-12-15 10:55:51+00:00,Anti abduction system to booth multiplier repository,0,JCScheunemann/Safe-house,76551795,Verilog,Safe-house,27,0,2016-12-15 11:03:05+00:00,[],None
386,https://github.com/mizemg/Simon-Says.git,2016-12-16 15:46:04+00:00,,0,mizemg/Simon-Says,76665383,Verilog,Simon-Says,15,0,2016-12-16 16:02:05+00:00,[],None
387,https://github.com/Guillermo2013/MultiplicadorDe32bit.git,2016-11-27 00:39:38+00:00,,0,Guillermo2013/MultiplicadorDe32bit,74858803,Verilog,MultiplicadorDe32bit,182,0,2016-12-09 21:24:29+00:00,[],None
388,https://github.com/brennan49/ece552Cache.git,2016-11-27 20:58:44+00:00,,0,brennan49/ece552Cache,74913895,Verilog,ece552Cache,371,0,2018-06-06 00:44:29+00:00,[],None
389,https://github.com/jasonjasontu/CPU-model.git,2016-12-20 23:46:58+00:00,,0,jasonjasontu/CPU-model,77000166,Verilog,CPU-model,3580,0,2016-12-21 20:12:41+00:00,[],None
390,https://github.com/shubham43/Single-cycle-CPU-design.git,2016-12-21 06:28:51+00:00,A verilog program of the single cycle CPU.,0,shubham43/Single-cycle-CPU-design,77024669,Verilog,Single-cycle-CPU-design,1092,0,2018-01-10 12:29:38+00:00,[],None
391,https://github.com/tejeswinijayaramareddy/FPGA-Implementation-.git,2016-12-16 18:43:56+00:00,,0,tejeswinijayaramareddy/FPGA-Implementation-,76677139,Verilog,FPGA-Implementation-,16,0,2016-12-16 18:46:50+00:00,[],None
392,https://github.com/alexbhandari/ReedMuller_1-4_FPGA_Matlab.git,2016-12-15 00:17:55+00:00,ECSE 436 Signal Processing Hardware at McGill University,0,alexbhandari/ReedMuller_1-4_FPGA_Matlab,76507991,Verilog,ReedMuller_1-4_FPGA_Matlab,25001,0,2016-12-15 01:10:20+00:00,[],None
393,https://github.com/RajanPatel97/FPGA-Verilog-Designs.git,2016-12-14 19:05:09+00:00,FPGA Verilog Designs,0,RajanPatel97/FPGA-Verilog-Designs,76488688,Verilog,FPGA-Verilog-Designs,66885,0,2020-06-09 20:51:11+00:00,[],None
394,https://github.com/lostangles/pipeline_datapath.git,2016-12-22 19:45:47+00:00,"MIPS Pipeline datapath, CPU Architecture final project",0,lostangles/pipeline_datapath,77171433,Verilog,pipeline_datapath,14,0,2017-05-08 00:10:49+00:00,[],None
395,https://github.com/toshichi/Password-box.git,2016-12-24 15:35:26+00:00,a verilog project,0,toshichi/Password-box,77289347,Verilog,Password-box,6,0,2023-01-28 21:29:25+00:00,[],None
396,https://github.com/der3318/ntucsie-ca2016.git,2016-12-25 10:28:15+00:00,Computer Architecture (2016 Fall) - Project Solutions (Verilog CPU),0,der3318/ntucsie-ca2016,77320994,Verilog,ntucsie-ca2016,398,0,2018-05-13 06:19:15+00:00,[],None
397,https://github.com/ajermaky/Senior_Design_Project.git,2017-01-08 06:51:31+00:00,,0,ajermaky/Senior_Design_Project,78326802,Verilog,Senior_Design_Project,9734,0,2017-01-08 08:27:37+00:00,[],None
398,https://github.com/LiuShihHung/Pipeline_synthesis.git,2017-01-13 18:52:24+00:00,,0,LiuShihHung/Pipeline_synthesis,78876969,Verilog,Pipeline_synthesis,8061,0,2017-01-17 06:51:45+00:00,[],None
399,https://github.com/manalshah/Multiplier.git,2017-01-21 04:05:38+00:00,Signed Binary Multiplier & Divider Circuit(64-bit ),0,manalshah/Multiplier,79622645,Verilog,Multiplier,5,0,2017-01-21 06:51:06+00:00,[],None
400,https://github.com/akhileshmalini/Addi.git,2017-01-23 16:03:11+00:00,Addi Program Written in Verilog for PIC16F877A,0,akhileshmalini/Addi,79820436,Verilog,Addi,76,0,2017-01-23 16:03:56+00:00,[],None
401,https://github.com/a19c97/csc258.git,2017-01-24 19:04:16+00:00,,0,a19c97/csc258,79943887,Verilog,csc258,20615,0,2017-01-25 01:29:27+00:00,[],None
402,https://github.com/alon21034/Snake.git,2017-01-11 06:27:45+00:00,,0,alon21034/Snake,78609491,Verilog,Snake,2,0,2017-01-12 15:42:56+00:00,[],None
403,https://github.com/malloc82/Mux_test.git,2017-01-18 18:45:41+00:00,multiplexer,0,malloc82/Mux_test,79371942,Verilog,Mux_test,3,0,2017-01-18 19:11:44+00:00,[],None
404,https://github.com/npeng/FPGA-control.git,2017-01-19 00:21:10+00:00,,0,npeng/FPGA-control,79398383,Verilog,FPGA-control,3,0,2017-01-19 00:40:08+00:00,[],None
405,https://github.com/kandation/CPE212-Project-ComparerGame.git,2016-12-08 05:30:27+00:00,main_ball.v ‡∏Ñ‡∏∑‡∏≠‡πÑ‡∏ü‡∏•‡πå‡∏´‡∏•‡∏±‡∏Å,2,kandation/CPE212-Project-ComparerGame,75906261,Verilog,CPE212-Project-ComparerGame,21039,0,2019-12-27 08:31:38+00:00,[],None
406,https://github.com/tinghuili/m32.git,2016-12-07 11:49:29+00:00,,0,tinghuili/m32,75831150,Verilog,m32,20938,0,2016-12-07 11:55:49+00:00,[],None
407,https://github.com/HHTTW/Ece287FinalProject.git,2016-12-08 15:00:14+00:00,Final Project,0,HHTTW/Ece287FinalProject,75947488,Verilog,Ece287FinalProject,43,0,2016-12-08 15:03:13+00:00,[],None
408,https://github.com/charleswongzx/KingsGame.git,2016-12-12 15:03:20+00:00,A turn-based survival game built on the Mojo v3 FPGA,1,charleswongzx/KingsGame,76267185,Verilog,KingsGame,1507,0,2016-12-12 15:21:32+00:00,[],None
409,https://github.com/qzhang33/BranchPredictor.git,2017-01-16 21:11:59+00:00,,0,qzhang33/BranchPredictor,79159904,Verilog,BranchPredictor,6,0,2017-01-16 21:17:03+00:00,[],None
410,https://github.com/ameyk1/ICDF_GRNG.git,2016-11-28 03:19:22+00:00,,0,ameyk1/ICDF_GRNG,74933156,Verilog,ICDF_GRNG,844,0,2016-11-28 03:27:16+00:00,[],None
411,https://github.com/chunning-tsao/CA.git,2016-11-23 09:15:08+00:00,,0,chunning-tsao/CA,74560098,Verilog,CA,41,0,2016-11-23 09:27:25+00:00,[],None
412,https://github.com/mugundhan1/xillyFIFO_test2-master.git,2016-12-28 05:47:39+00:00,,0,mugundhan1/xillyFIFO_test2-master,77506510,Verilog,xillyFIFO_test2-master,22547,0,2016-12-28 05:49:02+00:00,[],None
413,https://github.com/MCDELTAT/CSE310.git,2017-01-23 02:26:58+00:00,,0,MCDELTAT/CSE310,79762579,Verilog,CSE310,5750,0,2017-01-23 02:38:01+00:00,[],None
414,https://github.com/k0079898/2016-Hardware-Lab-3.git,2017-01-22 06:43:45+00:00,,0,k0079898/2016-Hardware-Lab-3,79699420,Verilog,2016-Hardware-Lab-3,2123,0,2017-04-17 11:17:51+00:00,[],None
415,https://github.com/Kenta11/Ultra_Sonic_Sensor.git,2016-12-02 01:39:59+00:00,,0,Kenta11/Ultra_Sonic_Sensor,75349230,Verilog,Ultra_Sonic_Sensor,5,0,2019-06-01 09:01:24+00:00,"['ultrasonic-sensor', 'verilog-hdl', 'basys2-board']",None
416,https://github.com/suhaque/16-bit-Processor.git,2016-12-06 19:58:46+00:00,16-bit single cycle processor,0,suhaque/16-bit-Processor,75766277,Verilog,16-bit-Processor,22,0,2016-12-06 20:03:27+00:00,[],None
417,https://github.com/LouiseSiah/PS2_Keyboard_verilog.git,2016-12-05 10:53:13+00:00,,0,LouiseSiah/PS2_Keyboard_verilog,75615955,Verilog,PS2_Keyboard_verilog,3451,0,2019-05-07 04:19:30+00:00,[],None
418,https://github.com/satyakb/ed25519.git,2016-12-06 01:01:20+00:00,,0,satyakb/ed25519,75680472,Verilog,ed25519,1970,0,2016-12-06 01:02:24+00:00,[],None
419,https://github.com/Premdeep/Video-Motion-Estimator.git,2016-12-06 06:20:58+00:00,Advanced Digital Design Class Project (ENGR 852),0,Premdeep/Video-Motion-Estimator,75701160,Verilog,Video-Motion-Estimator,2908,0,2016-12-08 06:53:18+00:00,[],None
420,https://github.com/hajifkd/fpgatest.git,2016-12-03 05:54:28+00:00,,0,hajifkd/fpgatest,75454942,Verilog,fpgatest,193,0,2016-12-13 15:27:34+00:00,[],https://api.github.com/licenses/gpl-3.0
421,https://github.com/HanByulKim/DSD_Pro_MotionEstimator.git,2016-12-18 19:21:29+00:00,2016 Digital Systems Design Project,0,HanByulKim/DSD_Pro_MotionEstimator,76801854,Verilog,DSD_Pro_MotionEstimator,242,0,2016-12-18 19:22:54+00:00,[],None
422,https://github.com/rasantos24/DL_Proyecto.git,2016-12-20 06:39:32+00:00,Proyecto,0,rasantos24/DL_Proyecto,76930516,Verilog,DL_Proyecto,5,0,2016-12-20 06:39:50+00:00,[],None
423,https://github.com/2016FALLCACN/pj2.git,2016-12-20 06:32:34+00:00,NTU CSIE CA 2016 project 2,0,2016FALLCACN/pj2,76930005,Verilog,pj2,1249,0,2016-12-20 06:40:55+00:00,[],None
424,https://github.com/tstana/cubes-gw.git,2017-01-04 09:30:22+00:00,Gateware for the CUBES payload on the MIST satellite,0,tstana/cubes-gw,78001350,Verilog,cubes-gw,1688,0,2022-10-08 13:32:37+00:00,[],None
425,https://github.com/lucas-script/morse.git,2016-12-25 20:20:06+00:00,morse code verilog,0,lucas-script/morse,77341508,Verilog,morse,113,0,2016-12-25 20:24:53+00:00,[],None
426,https://github.com/mugundhan1/edge_det.git,2016-12-29 09:06:34+00:00,,0,mugundhan1/edge_det,77599218,Verilog,edge_det,54,0,2016-12-29 09:07:25+00:00,[],None
427,https://github.com/tunneln/pipelined-processor.git,2017-01-01 21:19:46+00:00,A comprehensive implementation of a 16-bit RISC pipelined processor with branch prediction using Verilog,0,tunneln/pipelined-processor,77797007,Verilog,pipelined-processor,99,0,2021-07-01 18:10:15+00:00,[],None
428,https://github.com/phanrahan/goboard.git,2016-12-31 17:46:31+00:00,Nandland Go Board Examples,0,phanrahan/goboard,77750427,Verilog,goboard,6,0,2016-12-31 18:06:46+00:00,[],https://api.github.com/licenses/mit
429,https://github.com/markebbole/perceptron_branching.git,2016-11-28 01:59:58+00:00,,0,markebbole/perceptron_branching,74927823,Verilog,perceptron_branching,2,0,2016-11-28 02:00:26+00:00,[],None
430,https://github.com/CJ-San/5S_DIPP-Core.git,2016-11-27 22:33:11+00:00,Adding combCore.v,0,CJ-San/5S_DIPP-Core,74918441,Verilog,5S_DIPP-Core,15,0,2016-11-27 22:46:27+00:00,[],None
431,https://github.com/anishan/apollo_simulator.git,2016-11-28 14:50:29+00:00,,0,anishan/apollo_simulator,74982901,Verilog,apollo_simulator,2482,0,2016-11-29 02:06:50+00:00,[],None
432,https://github.com/alexyou8021/PipelinedProcessor.git,2016-11-24 04:50:53+00:00,Implemented the PowerPC assembly instruction set in a multi-cycle processor that read the machine code and produced the desired outcome from the resulting instructions ,0,alexyou8021/PipelinedProcessor,74638906,Verilog,PipelinedProcessor,17,0,2016-11-24 05:00:07+00:00,[],None
433,https://github.com/ryoung141/ece156_hw5_Vending_Machine.git,2016-11-18 21:06:55+00:00,,0,ryoung141/ece156_hw5_Vending_Machine,74166343,Verilog,ece156_hw5_Vending_Machine,6,0,2017-01-24 19:05:00+00:00,[],https://api.github.com/licenses/mit
434,https://github.com/MattUnderscoreZhang/FPGAMemoryProject.git,2016-11-18 02:51:31+00:00,"My first version of the HXMPP code, and my first project in Verilog",0,MattUnderscoreZhang/FPGAMemoryProject,74089294,Verilog,FPGAMemoryProject,49,0,2018-04-13 02:36:12+00:00,[],None
435,https://github.com/UA3MQJ/epm7064_cw_tx.git,2016-11-29 22:07:21+00:00,,0,UA3MQJ/epm7064_cw_tx,75126518,Verilog,epm7064_cw_tx,12,0,2016-11-29 22:09:48+00:00,[],None
436,https://github.com/judchavesco/DigitalII_2016II.git,2016-11-30 21:33:03+00:00,,1,judchavesco/DigitalII_2016II,75229067,Verilog,DigitalII_2016II,6500,0,2016-11-30 21:49:28+00:00,[],None
437,https://github.com/bryancresswell/AdventureTime.git,2016-11-30 13:41:23+00:00,Computation Structures 50.002 1D Final Project,0,bryancresswell/AdventureTime,75190469,Verilog,AdventureTime,6364,0,2016-12-12 04:29:33+00:00,[],None
438,https://github.com/MCDELTAT/CSE510.git,2017-01-23 22:53:56+00:00,,0,MCDELTAT/CSE510,79856933,Verilog,CSE510,536,0,2017-01-23 23:09:05+00:00,[],None
439,https://github.com/Oscar-Liang/summarm.git,2017-01-22 19:56:34+00:00,"Game inspired by ""Lunar Lander"" by Atari. Written in Verilog for FPGA and VGA monitor.",0,Oscar-Liang/summarm,79741449,Verilog,summarm,23352,0,2017-01-23 01:03:21+00:00,[],None
440,https://github.com/MerkSachii/Project-Elementalist.git,2017-01-25 14:25:38+00:00,,0,MerkSachii/Project-Elementalist,80021708,Verilog,Project-Elementalist,59,0,2017-01-25 14:37:06+00:00,[],None
441,https://github.com/peerawutgaga/Dig-Design-Ver.git,2017-01-24 13:36:07+00:00,2110265 - Digital Design and Verification Laboratory,0,peerawutgaga/Dig-Design-Ver,79914583,Verilog,Dig-Design-Ver,102,0,2017-01-26 04:46:44+00:00,[],None
442,https://github.com/jiayihaoting/lena2_a2g_simulation_rtl.git,2017-01-11 23:15:06+00:00,lenna rtl,0,jiayihaoting/lena2_a2g_simulation_rtl,78688677,Verilog,lena2_a2g_simulation_rtl,1,0,2017-01-23 12:40:36+00:00,[],None
443,https://github.com/zlsh80826/Datapath.git,2016-12-04 07:10:04+00:00,,0,zlsh80826/Datapath,75522911,Verilog,Datapath,25,0,2016-12-04 07:13:49+00:00,[],None
444,https://github.com/mat-hek/cluster.git,2016-11-18 16:11:26+00:00,"Cluster of processors written in SystemVerilog, with hardware dispatcher and memory management",0,mat-hek/cluster,74145719,Verilog,cluster,44,0,2019-02-07 11:30:16+00:00,[],None
445,https://github.com/tfors/beta_alu.git,2016-11-19 16:36:53+00:00,32-bit ALU for MIT Beta CPU in Verilog,0,tfors/beta_alu,74220782,Verilog,beta_alu,32,0,2017-02-20 20:22:03+00:00,[],None
446,https://github.com/henry-eshbaugh/VERI.git,2016-11-22 09:55:57+00:00,VERI experiment digital logbook,0,henry-eshbaugh/VERI,74458751,Verilog,VERI,33103,0,2016-11-29 12:04:17+00:00,[],None
447,https://github.com/dillonguarino/CPE517_FPGA_bcrypt.git,2016-11-22 18:29:59+00:00,,0,dillonguarino/CPE517_FPGA_bcrypt,74501913,Verilog,CPE517_FPGA_bcrypt,74,0,2016-12-04 04:42:41+00:00,[],None
448,https://github.com/fatisati/logic-design-final-project.git,2017-01-19 09:50:16+00:00,,0,fatisati/logic-design-final-project,79439076,Verilog,logic-design-final-project,368,0,2017-01-19 09:59:59+00:00,[],None
449,https://github.com/ASTEKUS/mrtus1.git,2016-12-21 23:41:41+00:00,qfp,0,ASTEKUS/mrtus1,77094227,Verilog,mrtus1,6,0,2016-12-21 23:43:06+00:00,[],None
450,https://github.com/frazezhang/EasyVerilog.git,2016-12-21 06:02:58+00:00,,0,frazezhang/EasyVerilog,77022825,Verilog,EasyVerilog,8,0,2016-12-27 15:04:01+00:00,[],https://api.github.com/licenses/apache-2.0
451,https://github.com/Eric-Xie18/Tic-Tac-Toe.git,2016-12-31 02:15:13+00:00,Hardware Description of the game,0,Eric-Xie18/Tic-Tac-Toe,77720860,Verilog,Tic-Tac-Toe,986,0,2016-12-31 02:28:01+00:00,[],None
452,https://github.com/articice/icestick-pwm-spinner.git,2017-01-03 09:45:06+00:00,"An ugly PWM-lit spinner demo for icestick FPGA evaluation board, built by yosys/arachne-pnr/icestorm",0,articice/icestick-pwm-spinner,77903809,Verilog,icestick-pwm-spinner,1,0,2019-01-28 15:56:49+00:00,[],None
453,https://github.com/bingbingwei/Verilog_CPU.git,2016-12-08 15:35:56+00:00,,0,bingbingwei/Verilog_CPU,75950747,Verilog,Verilog_CPU,468,0,2019-07-26 06:54:32+00:00,[],None
454,https://github.com/Naveenkumarbr/Signed-adder-and-multiplier.git,2016-12-10 03:06:09+00:00,,0,Naveenkumarbr/Signed-adder-and-multiplier,76086976,Verilog,Signed-adder-and-multiplier,3881,0,2016-12-10 03:08:09+00:00,[],None
455,https://github.com/holodnak/cpldmappers.git,2016-12-07 08:28:05+00:00,CPLD mappers.,0,holodnak/cpldmappers,75815414,Verilog,cpldmappers,13,0,2019-04-29 15:21:59+00:00,[],None
456,https://github.com/prohit456/processor.git,2016-12-15 02:28:31+00:00,,0,prohit456/processor,76516328,Verilog,processor,8,0,2016-12-15 02:30:07+00:00,[],None
457,https://github.com/Prakharj24/8-Bit-Microprocessor.git,2016-12-16 18:24:44+00:00,,0,Prakharj24/8-Bit-Microprocessor,76676013,Verilog,8-Bit-Microprocessor,2,0,2016-12-16 18:24:56+00:00,[],None
458,https://github.com/KrisStobbe/baylor-comporg-lab.git,2017-01-18 20:52:37+00:00,"Help, I'm at 129.62.148.212 ",1,KrisStobbe/baylor-comporg-lab,79383156,Verilog,baylor-comporg-lab,3,0,2023-12-27 14:47:43+00:00,[],None
459,https://github.com/Piyarach/Iverilog_MIPS.git,2016-11-18 12:29:45+00:00,simulation for MIPS,1,Piyarach/Iverilog_MIPS,74127936,Verilog,Iverilog_MIPS,126,0,2016-11-24 05:27:29+00:00,[],None
460,https://github.com/Hugheym/VerilogSnake.git,2016-11-19 19:41:08+00:00,,0,Hugheym/VerilogSnake,74231210,Verilog,VerilogSnake,17,0,2019-03-09 08:05:57+00:00,[],None
461,https://github.com/qiiingc/Digital_Design.git,2016-11-29 15:21:21+00:00,,0,qiiingc/Digital_Design,75093942,Verilog,Digital_Design,8,0,2018-10-29 07:38:10+00:00,[],None
462,https://github.com/hmalatini/tp_final.git,2016-11-29 20:30:44+00:00,TP Final Arquitectura de Computadoras,1,hmalatini/tp_final,75119294,Verilog,tp_final,6049,0,2017-10-04 22:57:59+00:00,[],None
463,https://github.com/peteryang11/CSC258project.git,2016-11-23 01:06:16+00:00,,0,peteryang11/CSC258project,74527255,Verilog,CSC258project,15,0,2021-06-17 15:23:27+00:00,[],None
464,https://github.com/zlsh80826/MIPS-CPU.git,2017-01-08 06:58:31+00:00,,0,zlsh80826/MIPS-CPU,78327097,Verilog,MIPS-CPU,24,0,2017-01-08 06:59:07+00:00,[],None
465,https://github.com/kammirzazad/Energy_Efficiency.git,2016-11-24 02:27:46+00:00,Modules I designed while I was working at EASY Lab,0,kammirzazad/Energy_Efficiency,74630967,Verilog,Energy_Efficiency,8,0,2018-07-31 19:14:13+00:00,[],None
466,https://github.com/zura-not-zura/50.002-1D.git,2016-12-02 19:33:18+00:00,,0,zura-not-zura/50.002-1D,75424998,Verilog,50.002-1D,31618,0,2016-12-07 17:16:17+00:00,[],None
467,https://github.com/zaqc/myde.git,2016-12-27 14:41:30+00:00,,0,zaqc/myde,77462113,Verilog,myde,93,0,2016-12-27 14:43:56+00:00,[],None
468,https://github.com/wongr010/Soccer-Trick-Shot.git,2017-01-24 02:43:58+00:00,"Hardware design project, written in Verilog. Uses field programmable gate arrays.",0,wongr010/Soccer-Trick-Shot,79872015,Verilog,Soccer-Trick-Shot,4,0,2017-01-24 03:05:15+00:00,[],None
469,https://github.com/hi-code-hi/nbdcache.git,2017-01-02 12:52:41+00:00,nbdcache,0,hi-code-hi/nbdcache,77833238,Verilog,nbdcache,5037,0,2017-04-05 12:25:41+00:00,[],None
470,https://github.com/tringuyen0601/2BitFullAdder.git,2017-01-18 01:15:28+00:00,A 2 bit full adder and test bench using Verilog ,2,tringuyen0601/2BitFullAdder,79289777,Verilog,2BitFullAdder,2,0,2017-01-18 01:16:03+00:00,[],None
471,https://github.com/andriqueliu/lab371.git,2017-01-07 04:19:10+00:00,Code/deliverables repo for EE 371,0,andriqueliu/lab371,78258091,Verilog,lab371,227615,0,2017-02-16 07:52:32+00:00,"['code', 'lab']",None
472,https://github.com/samurdhilbk/Verilog_HDL.git,2017-01-21 11:11:34+00:00,A collection of programs written in Verilog HDL ,1,samurdhilbk/Verilog_HDL,79641017,Verilog,Verilog_HDL,24,0,2017-01-21 11:18:04+00:00,[],None
473,https://github.com/abantam/research.git,2016-12-19 04:10:04+00:00,,1,abantam/research,76827192,Verilog,research,23466,0,2016-12-19 04:17:26+00:00,[],None
474,https://github.com/anusharavilla/grendel_backup.git,2016-12-19 23:50:25+00:00,backup of grendel,0,anusharavilla/grendel_backup,76906611,Verilog,grendel_backup,149795,0,2016-12-19 23:52:38+00:00,[],None
475,https://github.com/YangLinzhuo/Digital-Electronics.git,2016-12-17 03:10:06+00:00,,0,YangLinzhuo/Digital-Electronics,76700837,Verilog,Digital-Electronics,26,0,2016-12-17 03:28:51+00:00,[],None
476,https://github.com/ruthvik92/eDVSspiNNaker.git,2016-12-15 06:04:13+00:00,Code for Independent study under Dr Chiasson,0,ruthvik92/eDVSspiNNaker,76528916,Verilog,eDVSspiNNaker,1630,0,2016-12-15 06:11:21+00:00,[],None
477,https://github.com/vamsi-mokkapati/Alarm_Clock.git,2016-12-26 19:38:39+00:00,"A timing mechanism connected to a speaker that can be controlled by a joystick PMOD. Using 4 seven-segment displays, the time can be measured in hours/minutes, minutes/seconds, and milliseconds.",0,vamsi-mokkapati/Alarm_Clock,77403353,Verilog,Alarm_Clock,1419,0,2016-12-26 19:40:05+00:00,[],None
478,https://github.com/MyAUTLogicDesignCourse/64bit_Adder.git,2016-12-26 17:55:47+00:00,A 64 bit adder circuit that is implemented in gate level with verilog and simulated with ModelSim.,0,MyAUTLogicDesignCourse/64bit_Adder,77398991,Verilog,64bit_Adder,128,0,2016-12-26 17:58:56+00:00,[],None
479,https://github.com/yeyMelexis/lab1.git,2016-12-14 18:50:46+00:00,,0,yeyMelexis/lab1,76487646,Verilog,lab1,798,0,2016-12-14 18:58:32+00:00,[],None
480,https://github.com/anavelar/oc2-3aentrega.git,2016-11-21 19:16:38+00:00,C√≥digo da 3a entrega de OC2,0,anavelar/oc2-3aentrega,74397402,Verilog,oc2-3aentrega,7,0,2021-02-26 23:28:15+00:00,[],None
481,https://github.com/mccannannamary/CombinationLock.git,2016-12-29 22:00:37+00:00,Verilog RTL Description,0,mccannannamary/CombinationLock,77642412,Verilog,CombinationLock,11,0,2016-12-29 22:12:04+00:00,[],None
482,https://github.com/dmedser/hsi.git,2017-01-25 16:55:10+00:00,high speed interface,0,dmedser/hsi,80035223,Verilog,hsi,168,0,2017-01-25 16:58:46+00:00,[],None
483,https://github.com/RichOwen789/287-Bitcoin-Miner.git,2016-12-10 21:38:04+00:00,,1,RichOwen789/287-Bitcoin-Miner,76139077,Verilog,287-Bitcoin-Miner,30,0,2023-12-05 11:32:30+00:00,[],None
484,https://github.com/rafaelgdp/quartus-simulation.git,2016-11-22 23:54:27+00:00,,0,rafaelgdp/quartus-simulation,74523539,Verilog,quartus-simulation,4310,0,2016-11-23 00:09:22+00:00,[],None
485,https://github.com/renancunha/coffemachine_fpga.git,2016-11-24 12:19:52+00:00,,0,renancunha/coffemachine_fpga,74670648,Verilog,coffemachine_fpga,16495,0,2016-11-24 12:21:47+00:00,[],None
486,https://github.com/aunpyz/3-states-light-controller.git,2016-11-25 12:27:35+00:00,"my final exam of digital logic subject, it is now finished, so uploading it is fine. I suppose",0,aunpyz/3-states-light-controller,74756651,Verilog,3-states-light-controller,1,0,2016-11-25 12:29:22+00:00,[],None
487,https://github.com/DavidWigley/Digital-Logic-Final-Project.git,2016-11-19 18:31:36+00:00,Final Project for ELEC 2275. Tic-Tac-Toe Verilog implementation.,0,DavidWigley/Digital-Logic-Final-Project,74227286,Verilog,Digital-Logic-Final-Project,203,0,2016-11-22 00:55:02+00:00,[],None
488,https://github.com/belenbarbed/EE2-VERI.git,2016-11-18 13:24:34+00:00,"EE Labs, VERILOG Experiment",0,belenbarbed/EE2-VERI,74131646,Verilog,EE2-VERI,48070,0,2016-11-18 13:41:06+00:00,[],None
489,https://github.com/pieterj2000/PWS-processor.git,2016-12-02 10:52:12+00:00,PWS processor door Maiko en mij,0,pieterj2000/PWS-processor,75387477,Verilog,PWS-processor,2826,0,2016-12-02 11:02:18+00:00,[],None
490,https://github.com/aboudou/mojo_fpga_sn74ls49.git,2016-12-10 10:06:04+00:00,An impl√©mentation of SN74LS49 BCD to seven segment decoder logic for Mojo V3 FPGA board,0,aboudou/mojo_fpga_sn74ls49,76104782,Verilog,mojo_fpga_sn74ls49,18,0,2016-12-11 06:25:43+00:00,[],https://api.github.com/licenses/bsd-2-clause
491,https://github.com/MohamedEihab/EE2-ELABS-VERI.git,2016-12-14 22:16:28+00:00,,0,MohamedEihab/EE2-ELABS-VERI,76501580,Verilog,EE2-ELABS-VERI,59816,0,2020-12-14 11:41:13+00:00,[],None
492,https://github.com/takitr/mycode.git,2016-12-16 21:53:32+00:00,,1,takitr/mycode,76688085,Verilog,mycode,32893,0,2022-03-25 22:40:09+00:00,[],None
493,https://github.com/ASTEKUS/mrtu3.git,2016-12-25 23:48:24+00:00,labs,0,ASTEKUS/mrtu3,77347132,Verilog,mrtu3,3,0,2016-12-25 23:50:03+00:00,[],None
494,https://github.com/emrenass/Personal.git,2017-01-06 22:19:10+00:00,My Personal Reposity,0,emrenass/Personal,78243112,Verilog,Personal,2670,0,2018-12-10 07:38:05+00:00,[],None
495,https://github.com/Markov2016/verilog_code.git,2017-01-05 07:48:56+00:00,,0,Markov2016/verilog_code,78091668,Verilog,verilog_code,35,0,2017-01-05 08:55:20+00:00,[],None
496,https://github.com/hhuangxy/de2_115.git,2016-12-31 22:48:00+00:00,Verilog project,0,hhuangxy/de2_115,77758508,Verilog,de2_115,121,0,2016-12-31 22:48:09+00:00,[],None
497,https://github.com/asd00012334/DLab.git,2017-01-23 16:43:01+00:00,Digital Circuit Design Lab,1,asd00012334/DLab,79824445,Verilog,DLab,23675,0,2017-01-23 16:44:37+00:00,[],None
498,https://github.com/XIAOKAOBO/FPGA_image_decompressor_project.git,2017-01-23 02:30:48+00:00,1,0,XIAOKAOBO/FPGA_image_decompressor_project,79762794,Verilog,FPGA_image_decompressor_project,6822,0,2017-01-23 02:38:45+00:00,[],None
499,https://github.com/SaicharanN/Mobile-Subscription-Checker.git,2017-01-22 17:00:35+00:00,"Among many Subscription plans available in mobile phones, choosing the best , considering the budget and usage.",0,SaicharanN/Mobile-Subscription-Checker,79731322,Verilog,Mobile-Subscription-Checker,9,0,2017-01-22 17:37:19+00:00,[],None
500,https://github.com/ArtZhu/MIPS-INSTRUCTION-IMP.git,2017-01-19 16:42:46+00:00,"implemented  lui, sll, jal, blez, slti,  lh, jr, srl instructions for a partial mips architecture. Verilogs",0,ArtZhu/MIPS-INSTRUCTION-IMP,79473406,Verilog,MIPS-INSTRUCTION-IMP,6,0,2017-01-19 16:47:00+00:00,[],None
501,https://github.com/gulzadaiisaeva/A-single-cycle-processor.git,2017-01-19 21:36:24+00:00,In this project you will design an improved version of the single cycle processor  using structural Verilog on Altera Quartus II.Your design will support all core instructions of MIPS,0,gulzadaiisaeva/A-single-cycle-processor,79497661,Verilog,A-single-cycle-processor,559,0,2019-06-05 11:41:50+00:00,[],None
502,https://github.com/DhatriPatel/Synthesizable-CRC-block.git,2017-01-04 08:34:22+00:00, Design of Cyclic Redundancy Check(CRC) Block for error detection (SOC design & verification),0,DhatriPatel/Synthesizable-CRC-block,77996782,Verilog,Synthesizable-CRC-block,171,0,2017-01-04 09:54:26+00:00,[],None
503,https://github.com/FelipeSanchezCalzada/Contador_Arbitrario.git,2017-01-08 19:19:58+00:00,,0,FelipeSanchezCalzada/Contador_Arbitrario,78365007,Verilog,Contador_Arbitrario,798,0,2017-01-08 19:59:24+00:00,[],None
504,https://github.com/lopez12/Verilog_modules.git,2017-01-17 03:09:41+00:00,Verilog modules for basic synchronous systems.,0,lopez12/Verilog_modules,79182928,Verilog,Verilog_modules,303,0,2017-01-17 03:44:54+00:00,[],None
505,https://github.com/ravibansal/Computer-Architecture-Coding-Assignments.git,2016-11-30 17:20:45+00:00,,0,ravibansal/Computer-Architecture-Coding-Assignments,75209886,Verilog,Computer-Architecture-Coding-Assignments,65,0,2016-11-30 18:59:23+00:00,[],None
506,https://github.com/asaladna/matrix_mult.git,2016-12-01 21:13:08+00:00,,0,asaladna/matrix_mult,75333276,Verilog,matrix_mult,30274,0,2017-03-01 18:58:26+00:00,[],None
507,https://github.com/n5596/Verilog-Arduino-Codes.git,2016-11-27 14:08:27+00:00,Verilog and Arduino codes done in the Embedded Hardware Design course (Sem 3),0,n5596/Verilog-Arduino-Codes,74891535,Verilog,Verilog-Arduino-Codes,4,0,2016-11-27 14:11:35+00:00,[],None
508,https://github.com/mattnite/composite-video-driver.git,2017-01-17 07:15:52+00:00,,0,mattnite/composite-video-driver,79199891,Verilog,composite-video-driver,3853,0,2019-03-02 05:47:24+00:00,[],None
509,https://github.com/Przemek27/Thermometer.git,2017-01-20 16:31:46+00:00,Thermometer with 7-segment display in FPGA,0,Przemek27/Thermometer,79576072,Verilog,Thermometer,139,0,2017-01-20 16:38:37+00:00,[],None
510,https://github.com/yxSunRise/FPGA_DDS.git,2016-12-15 04:49:26+00:00,,3,yxSunRise/FPGA_DDS,76524913,Verilog,FPGA_DDS,22,0,2016-12-15 07:53:36+00:00,[],None
511,https://github.com/brhecker/Optical_Force_Verilog.git,2016-12-12 00:32:28+00:00,,0,brhecker/Optical_Force_Verilog,76209126,Verilog,Optical_Force_Verilog,1016,0,2016-12-12 01:25:34+00:00,[],None
512,https://github.com/veeYceeY/Quadrature-encoder_test_game.git,2017-01-22 06:53:09+00:00,A simple game designed for fun while implementing quadrature encoder,0,veeYceeY/Quadrature-encoder_test_game,79699899,Verilog,Quadrature-encoder_test_game,4,0,2023-09-15 00:10:07+00:00,[],None
513,https://github.com/aryder1994/Senior-Squad.git,2017-01-23 01:49:59+00:00,Computer Architecture Projects,0,aryder1994/Senior-Squad,79760321,Verilog,Senior-Squad,746,0,2017-01-23 01:50:02+00:00,[],None
514,https://github.com/krishnakarthik9/cs220_assignments.git,2017-01-23 08:05:45+00:00,"cs220 computer organization(2017) assignments by krishna karthik, Sughosh, Kala Sagar",0,krishnakarthik9/cs220_assignments,79783315,Verilog,cs220_assignments,2007,0,2017-07-20 19:23:41+00:00,[],None
515,https://github.com/sebasgadu/Door.git,2016-11-18 20:19:41+00:00,,1,sebasgadu/Door,74163504,Verilog,Door,837,0,2016-12-01 04:33:32+00:00,[],None
516,https://github.com/Orangelink/SCProcWilliamGreenleaf.git,2016-11-22 15:43:20+00:00,Pipelined Processor on FPGA for CS3220,1,Orangelink/SCProcWilliamGreenleaf,74487662,Verilog,SCProcWilliamGreenleaf,1059,0,2016-11-22 15:53:08+00:00,[],None
517,https://github.com/yroc/EECS2021.git,2016-11-24 19:49:41+00:00,Lab Files,0,yroc/EECS2021,74701201,Verilog,EECS2021,2,0,2016-11-24 21:36:37+00:00,[],None
518,https://github.com/Afe95/iron-man.git,2016-11-20 12:16:41+00:00,Snake game created using Verilog for BASYS3 FPGA,0,Afe95/iron-man,74271931,Verilog,iron-man,2975,0,2017-09-26 12:25:10+00:00,[],None
519,https://github.com/e-hamada/CAVALIER_V1.git,2017-01-10 05:48:25+00:00,first commit,0,e-hamada/CAVALIER_V1,78501949,Verilog,CAVALIER_V1,5,0,2017-01-10 06:00:19+00:00,[],None
520,https://github.com/shantanu5092/Implement-and-Analyze-different-types-of-64-bit-adders.git,2016-12-05 00:49:27+00:00,Designed and synthesized different types of 64-bit adders,0,shantanu5092/Implement-and-Analyze-different-types-of-64-bit-adders,75574932,Verilog,Implement-and-Analyze-different-types-of-64-bit-adders,8978,0,2016-12-05 01:05:02+00:00,[],None
521,https://github.com/vishwaranga/jp2_rtl_enc.git,2016-12-19 11:47:52+00:00,,0,vishwaranga/jp2_rtl_enc,76857644,Verilog,jp2_rtl_enc,22,0,2017-01-03 08:12:13+00:00,[],None
522,https://github.com/devutsav/Verilog-codes.git,2016-12-18 15:11:01+00:00,,0,devutsav/Verilog-codes,76789974,Verilog,Verilog-codes,2,0,2017-02-01 16:42:18+00:00,[],None
523,https://github.com/mck1117/wr-efi-hdl.git,2016-12-18 22:44:38+00:00,,0,mck1117/wr-efi-hdl,76811126,Verilog,wr-efi-hdl,84,0,2016-12-18 22:49:04+00:00,[],None
524,https://github.com/ASTEKUS/Labs_MRTUS.git,2016-12-21 23:04:24+00:00,,0,ASTEKUS/Labs_MRTUS,77092561,Verilog,Labs_MRTUS,3,0,2016-12-26 00:07:41+00:00,[],None
525,https://github.com/ramuseva/test.git,2016-12-22 19:51:34+00:00,,0,ramuseva/test,77171797,Verilog,test,10,0,2016-12-22 19:55:13+00:00,[],None
526,https://github.com/kalyanbhetwal/Pong-Game-implementation-using-Verilog-FPGA-.git,2016-11-21 06:07:39+00:00,,0,kalyanbhetwal/Pong-Game-implementation-using-Verilog-FPGA-,74331647,Verilog,Pong-Game-implementation-using-Verilog-FPGA-,6,0,2023-06-10 03:08:50+00:00,[],None
527,https://github.com/arjungopal327/SOC_Project.git,2016-12-04 05:01:54+00:00,First Commit,0,arjungopal327/SOC_Project,75518474,Verilog,SOC_Project,30048,0,2016-12-04 05:04:36+00:00,[],None
528,https://github.com/KiranVishal/SADDCTree-FPGA.git,2016-12-12 21:50:02+00:00,Software Assisted Multiple Application Classifier Using FPGA,0,KiranVishal/SADDCTree-FPGA,76298552,Verilog,SADDCTree-FPGA,8067,0,2018-01-22 23:32:08+00:00,[],None
529,https://github.com/Zhiming-Huang/verilog-DDS-generator.git,2016-12-13 10:22:58+00:00,a verilog based DDS generator,1,Zhiming-Huang/verilog-DDS-generator,76348186,Verilog,verilog-DDS-generator,21769,0,2016-12-13 11:06:57+00:00,[],None
530,https://github.com/rhushikeshprabhune/Implementation-of-4-bit-BCD-Adder.git,2016-12-18 07:23:05+00:00,Digital Design Project-Coding and Simulation of design on Verilog Software.,0,rhushikeshprabhune/Implementation-of-4-bit-BCD-Adder,76768930,Verilog,Implementation-of-4-bit-BCD-Adder,2,0,2020-07-06 05:27:35+00:00,[],None
531,https://github.com/gerikkub/gameboyVerilog.git,2017-01-15 00:00:17+00:00,,1,gerikkub/gameboyVerilog,78979242,Verilog,gameboyVerilog,111,0,2021-07-06 04:30:13+00:00,[],None
532,https://github.com/Elijah-Theander/VGA-Project.git,2016-12-03 19:02:09+00:00,Final project/Exam from my HDL Digital design class.,0,Elijah-Theander/VGA-Project,75494120,Verilog,VGA-Project,30,0,2016-12-03 19:19:01+00:00,[],None
533,https://github.com/akhiljain0777/Single-Cycle-Cpu.git,2016-12-07 22:47:51+00:00,,0,akhiljain0777/Single-Cycle-Cpu,75882114,Verilog,Single-Cycle-Cpu,297,0,2017-01-18 12:37:33+00:00,[],None
534,https://github.com/RosenZhang/50-002_mojo.git,2016-12-06 04:01:12+00:00,1D Pick Stones Hardware Game,0,RosenZhang/50-002_mojo,75693051,Verilog,50-002_mojo,938,0,2016-12-08 14:37:10+00:00,[],None
535,https://github.com/ihungalexhsu/CA_Final-Project.git,2016-11-26 07:06:29+00:00,Constructe a MIP 32-bit pipeline CPU@Computer Architecture Team Project,0,ihungalexhsu/CA_Final-Project,74810594,Verilog,CA_Final-Project,856,0,2018-09-28 18:16:21+00:00,[],None
536,https://github.com/ehsaneam/fpga.git,2016-12-25 16:38:58+00:00,,0,ehsaneam/fpga,77334477,Verilog,fpga,28,0,2016-12-25 16:47:19+00:00,[],None
537,https://github.com/gordwilling/single-cycle-microprocessor.git,2016-12-13 04:35:07+00:00,(2013) Implementation of a 16 instruction single cycle microprocessor in Verilog 2001.  Hardware design was tested successfully on a Xilinx Spartan 3E FPGA Starter Board,0,gordwilling/single-cycle-microprocessor,76322917,Verilog,single-cycle-microprocessor,326,0,2016-12-13 04:48:35+00:00,[],None
538,https://github.com/tottally/32-bit-multicycle-processor.git,2016-12-08 18:45:05+00:00,,0,tottally/32-bit-multicycle-processor,75965514,Verilog,32-bit-multicycle-processor,13,0,2016-12-08 18:46:10+00:00,[],None
539,https://github.com/vinamarora8/ALU-xbit.git,2016-12-02 12:16:52+00:00,,0,vinamarora8/ALU-xbit,75393029,Verilog,ALU-xbit,122,0,2016-12-02 13:51:22+00:00,[],None
540,https://github.com/Jhopo/Ooarai-Girls-High-School.git,2016-12-01 08:54:46+00:00,Panzer vor,0,Jhopo/Ooarai-Girls-High-School,75273780,Verilog,Ooarai-Girls-High-School,8,0,2016-12-02 07:49:11+00:00,[],None
541,https://github.com/aben20807/bomb.git,2016-12-30 05:14:57+00:00,verilog project,0,aben20807/bomb,77662186,Verilog,bomb,56181,0,2016-12-30 05:18:43+00:00,[],https://api.github.com/licenses/mit
542,https://github.com/SamridhiBansal/Verilog-ECE-241.git,2017-01-20 00:05:39+00:00,,0,SamridhiBansal/Verilog-ECE-241,79507826,Verilog,Verilog-ECE-241,16,0,2017-01-20 00:07:20+00:00,[],None
543,https://github.com/cgrohman/verilog-school.git,2017-01-12 01:46:59+00:00,,0,cgrohman/verilog-school,78697605,Verilog,verilog-school,12,0,2017-01-12 01:51:19+00:00,[],None
544,https://github.com/kilua516/jpeg_png_enc.git,2017-01-01 16:59:07+00:00,jpeg and png encoder,2,kilua516/jpeg_png_enc,77787831,Verilog,jpeg_png_enc,114,0,2023-11-15 13:44:43+00:00,[],None
545,https://github.com/xylene-p/BombSquad.git,2016-12-04 03:22:13+00:00,ECE 5440: Advanced Digital Design Final Project,0,xylene-p/BombSquad,75514909,Verilog,BombSquad,24597,0,2016-12-04 03:23:26+00:00,[],None
546,https://github.com/Retord/Decred_LX9.git,2016-12-14 11:41:17+00:00,Decred FPGA Miner Demo For Spartan LX9 Chip,11,Retord/Decred_LX9,76454398,Verilog,Decred_LX9,13,0,2019-11-06 17:51:18+00:00,[],None
547,https://github.com/mil167/CSE140L.git,2016-12-13 22:35:41+00:00,Digital Systems,0,mil167/CSE140L,76404236,Verilog,CSE140L,263,0,2017-10-09 06:10:35+00:00,[],None
548,https://github.com/jmotohisa/codeSnippets.git,2016-12-11 11:29:27+00:00,,0,jmotohisa/codeSnippets,76170146,Verilog,codeSnippets,15,0,2022-07-07 00:26:01+00:00,[],None
549,https://github.com/bernardyim/1d_comstruct_team29.git,2016-12-12 07:53:35+00:00,,0,bernardyim/1d_comstruct_team29,76234381,Verilog,1d_comstruct_team29,1446,0,2016-12-12 08:08:56+00:00,[],None
550,https://github.com/Jaxartes/fpga_robots_game.git,2016-12-10 23:13:48+00:00,"The classic ""robots"" game implemented in Verilog for an FPGA",0,Jaxartes/fpga_robots_game,76142926,Verilog,fpga_robots_game,217,0,2016-12-10 23:54:42+00:00,[],None
551,https://github.com/alanqingranwang/frogger.git,2017-01-16 03:23:42+00:00,,0,alanqingranwang/frogger,79079034,Verilog,frogger,30997,0,2017-03-15 04:55:34+00:00,[],None
552,https://github.com/neocosmos/E906DAQUP-DaughterCard.git,2017-01-21 02:32:46+00:00,,3,neocosmos/E906DAQUP-DaughterCard,79618287,Verilog,E906DAQUP-DaughterCard,5693,0,2017-01-21 02:33:34+00:00,[],None
553,https://github.com/nikhilsathu/deadlocks.git,2017-01-17 08:43:22+00:00,,0,nikhilsathu/deadlocks,79206856,Verilog,deadlocks,1,0,2017-01-17 09:03:05+00:00,[],None
554,https://github.com/AmberXiong/Shift_Register.git,2017-01-17 09:17:13+00:00,,0,AmberXiong/Shift_Register,79209919,Verilog,Shift_Register,5,0,2017-01-17 09:19:32+00:00,[],None
555,https://github.com/lucas709/drone_soc.git,2017-01-18 16:36:26+00:00,Portland State Capstone project to design a drone controlled by an FPGA.,2,lucas709/drone_soc,79360348,Verilog,drone_soc,217968,0,2017-03-06 20:26:29+00:00,[],None
556,https://github.com/Denis-Kingit/UltraSonicToMIPSfpga.git,2016-11-19 12:27:35+00:00,,0,Denis-Kingit/UltraSonicToMIPSfpga,74207146,Verilog,UltraSonicToMIPSfpga,27,0,2016-11-19 17:35:55+00:00,[],None
557,https://github.com/MihailoIsakov/sparse_fpga.git,2016-12-07 19:50:07+00:00,,1,MihailoIsakov/sparse_fpga,75870291,Verilog,sparse_fpga,74,0,2016-12-07 19:50:35+00:00,[],None
558,https://github.com/DTPrince/LFSR-PRNG-Guessing-Game.git,2016-12-01 21:26:06+00:00,Linear Feedback Shift Register Pseudo-Random Number Generator on the Terasic DE0 board. Used as a guessing game because why not.,0,DTPrince/LFSR-PRNG-Guessing-Game,75334217,Verilog,LFSR-PRNG-Guessing-Game,30,0,2016-12-13 19:44:41+00:00,[],https://api.github.com/licenses/mit
559,https://github.com/EmanuelSanchez/ELBETH.git,2016-12-02 02:49:39+00:00,It is a processor developed with Verilog using the set of instuction RISCV,0,EmanuelSanchez/ELBETH,75354274,Verilog,ELBETH,5914,0,2018-02-18 00:09:34+00:00,[],None
560,https://github.com/gtmdotme/8Bit-ALU--VERILOG.git,2016-11-25 02:24:42+00:00,,0,gtmdotme/8Bit-ALU--VERILOG,74718742,Verilog,8Bit-ALU--VERILOG,1597,0,2023-01-28 07:04:45+00:00,[],None
561,https://github.com/jonwcl/de0nano-tiltrobot-phase1-demo.git,2016-12-15 06:03:54+00:00,,0,jonwcl/de0nano-tiltrobot-phase1-demo,76528899,Verilog,de0nano-tiltrobot-phase1-demo,143,0,2016-12-22 21:50:22+00:00,[],None
562,https://github.com/KieRigby/EE2-VERI.git,2016-12-16 10:12:53+00:00,,0,KieRigby/EE2-VERI,76643804,Verilog,EE2-VERI,59553,0,2016-12-16 11:37:18+00:00,[],None
563,https://github.com/ef-end-y/vector06c.git,2016-12-18 09:37:17+00:00,FPGA version of Vector-06C computer,0,ef-end-y/vector06c,76774446,Verilog,vector06c,33,0,2016-12-18 09:44:12+00:00,[],None
564,https://github.com/lorenzo2897/verilab2.git,2016-12-15 22:00:50+00:00,,0,lorenzo2897/verilab2,76599690,Verilog,verilab2,43770,0,2016-12-15 22:02:23+00:00,[],None
565,https://github.com/KieRigby/EE2-ELABS-VERI.git,2016-12-15 21:47:50+00:00,,0,KieRigby/EE2-ELABS-VERI,76598899,Verilog,EE2-ELABS-VERI,58022,0,2019-10-07 12:19:33+00:00,[],None
566,https://github.com/PawelPisarek/FPGA.git,2016-12-20 08:43:51+00:00,,0,PawelPisarek/FPGA,76939250,Verilog,FPGA,5698,0,2016-12-20 08:50:34+00:00,[],None
567,https://github.com/ZCarofanello/Audio_Effects_Processor.git,2016-12-20 22:58:31+00:00,,0,ZCarofanello/Audio_Effects_Processor,76997930,Verilog,Audio_Effects_Processor,1121,0,2016-12-21 09:58:26+00:00,[],None
568,https://github.com/nickmckinney/videoHW.git,2017-01-05 03:18:32+00:00,"Tile generator built in verilog, runs on Terasic Altera DE1 board",0,nickmckinney/videoHW,78074800,Verilog,videoHW,42,0,2017-01-05 03:23:04+00:00,[],None
569,https://github.com/ASTEKUS/mrtus11.git,2017-01-09 08:18:33+00:00,update,0,ASTEKUS/mrtus11,78408226,Verilog,mrtus11,5,0,2017-01-09 08:22:50+00:00,[],None
570,https://github.com/ilms49898723/DSD_Final.git,2017-01-07 08:38:11+00:00,Digital System Design Final Project,0,ilms49898723/DSD_Final,78268248,Verilog,DSD_Final,958,0,2017-01-26 14:16:01+00:00,[],None
571,https://github.com/MK2020/DE-Verilog-code.git,2016-12-23 01:52:12+00:00,,0,MK2020/DE-Verilog-code,77189204,Verilog,DE-Verilog-code,3,0,2016-12-23 01:52:33+00:00,[],None
572,https://github.com/CA-ntu/Cache.git,2016-12-29 08:05:42+00:00,,0,CA-ntu/Cache,77594959,Verilog,Cache,69,0,2016-12-29 08:17:25+00:00,[],None
573,https://github.com/jensen612/Courses.git,2016-12-15 03:32:44+00:00,FFT,1,jensen612/Courses,76520820,Verilog,Courses,48,0,2016-12-15 03:39:06+00:00,[],None
574,https://github.com/kjerstto/TFE4152.git,2016-11-23 21:07:42+00:00,,0,kjerstto/TFE4152,74614148,Verilog,TFE4152,2286,0,2016-11-23 21:10:55+00:00,[],None
575,https://github.com/peteg944/music-fpga.git,2016-11-19 18:48:39+00:00,"FPGA code for BU EC551 final project, a sound and music visualizer",1,peteg944/music-fpga,74228186,Verilog,music-fpga,7574,0,2016-12-12 20:50:35+00:00,[],https://api.github.com/licenses/mit
576,https://github.com/madca03/CoE111_DP.git,2016-12-03 13:44:31+00:00,,0,madca03/CoE111_DP,75476133,Verilog,CoE111_DP,45,0,2016-12-03 13:45:27+00:00,[],None
577,https://github.com/frantgn90/pa-project.git,2016-11-26 16:18:18+00:00,,0,frantgn90/pa-project,74836564,Verilog,pa-project,3038,0,2017-05-23 14:26:45+00:00,[],None
578,https://github.com/paulbroca/Verilog-Pipeline-Processor.git,2016-11-23 11:46:42+00:00,Verilog,0,paulbroca/Verilog-Pipeline-Processor,74571562,Verilog,Verilog-Pipeline-Processor,16,0,2022-06-06 11:06:45+00:00,[],https://api.github.com/licenses/mit
579,https://github.com/jimmery/CNN_ISA_Proj.git,2016-11-20 20:58:48+00:00,"Part of a CNN ISA Project for easier code sharing, essentially",0,jimmery/CNN_ISA_Proj,74302122,Verilog,CNN_ISA_Proj,10,0,2016-11-20 21:02:49+00:00,[],None
580,https://github.com/idrivebears/mips_pipeline.git,2016-11-26 18:33:02+00:00,,0,idrivebears/mips_pipeline,74843431,Verilog,mips_pipeline,8,0,2016-11-26 18:34:02+00:00,[],None
581,https://github.com/l3mus/mastermind.git,2016-12-16 01:06:01+00:00,Mastermind implemented for DE2 board using Verilog. Fall 2015 UNLV Junior Computer Engineering competition (second place) ,0,l3mus/mastermind,76608984,Verilog,mastermind,4884,0,2016-12-16 01:08:34+00:00,[],None
582,https://github.com/jamiejuly/fifo1.git,2016-12-07 09:20:18+00:00,,0,jamiejuly/fifo1,75819797,Verilog,fifo1,3,0,2016-12-07 09:21:39+00:00,[],None
583,https://github.com/unme11/SH-1.git,2016-12-08 08:56:02+00:00,FPGA achievements,0,unme11/SH-1,75920503,Verilog,SH-1,10,0,2016-12-08 09:02:31+00:00,[],None
584,https://github.com/celikalp/xor-cipher.git,2016-12-06 12:51:35+00:00,FPGA implementation of simple XOR cipher,0,celikalp/xor-cipher,75730852,Verilog,xor-cipher,139,0,2016-12-06 14:24:15+00:00,[],https://api.github.com/licenses/mit
585,https://github.com/synthetic65535/verilog_spi.git,2017-01-16 05:35:56+00:00,A simple demo SPI interface implemented in verilog.,0,synthetic65535/verilog_spi,79086170,Verilog,verilog_spi,12,0,2017-01-28 23:42:41+00:00,[],None
586,https://github.com/sahabi/Shield.git,2016-12-22 20:18:01+00:00,,0,sahabi/Shield,77173238,Verilog,Shield,775,0,2016-12-22 20:21:41+00:00,[],None
587,https://github.com/gameboxkit/avc.git,2016-12-20 16:49:10+00:00,audio-video FPGA,0,gameboxkit/avc,76974425,Verilog,avc,7,0,2016-12-20 16:53:20+00:00,[],None
588,https://github.com/ayanavasarkar/Assembly-Language.git,2017-01-04 11:56:43+00:00,Assembly language programs,0,ayanavasarkar/Assembly-Language,78011606,Verilog,Assembly-Language,83,0,2017-01-04 12:04:03+00:00,[],None
589,https://github.com/onemid/Computer-Organization.git,2016-12-27 10:24:10+00:00,,0,onemid/Computer-Organization,77446977,Verilog,Computer-Organization,1585,0,2019-12-16 15:15:36+00:00,[],None
590,https://github.com/TMYuan/COFinal.git,2017-01-12 07:23:37+00:00,2016 Fall NCTUEE computer organization final project,0,TMYuan/COFinal,78719677,Verilog,COFinal,3,0,2017-01-18 15:31:13+00:00,[],None
591,https://github.com/LinuxGogley/MIPS_CPU.git,2017-01-01 05:27:28+00:00,32 bit MIPS CPU with a five stages pipeline,0,LinuxGogley/MIPS_CPU,77767059,Verilog,MIPS_CPU,996,0,2021-03-31 07:59:34+00:00,[],https://api.github.com/licenses/mit
592,https://github.com/Zhangmaoli/CPU_Design.git,2017-01-01 03:37:09+00:00,SCPU„ÄÅMCPU„ÄÅPCPU,0,Zhangmaoli/CPU_Design,77764713,Verilog,CPU_Design,20284,0,2017-01-19 08:15:24+00:00,[],None
593,https://github.com/NDNF0808/graduation-project.git,2017-01-03 02:24:06+00:00,,0,NDNF0808/graduation-project,77876974,Verilog,graduation-project,13455,0,2017-02-21 08:19:25+00:00,[],None
594,https://github.com/Sidney2408/50.002-1D.git,2016-12-12 09:41:31+00:00,,0,Sidney2408/50.002-1D,76242773,Verilog,50.002-1D,4269,0,2016-12-12 10:07:34+00:00,[],None
595,https://github.com/huang363/-Agario-Project.git,2017-01-19 17:20:47+00:00,This project is written in verilog (FPGA),0,huang363/-Agario-Project,79476615,Verilog,-Agario-Project,66224,0,2017-01-19 17:30:11+00:00,[],None
596,https://github.com/danielwyr/Pokemon-Battle.git,2017-01-22 22:39:45+00:00,,0,danielwyr/Pokemon-Battle,79750884,Verilog,Pokemon-Battle,2725,0,2017-01-22 22:40:56+00:00,[],None
597,https://github.com/Markov2016/kaiti.git,2017-01-05 08:59:32+00:00,,0,Markov2016/kaiti,78096881,Verilog,kaiti,9520,0,2017-01-09 13:27:53+00:00,[],None
598,https://github.com/008karan/4bitalu.git,2016-12-10 11:40:40+00:00,basic 4bit alu,0,008karan/4bitalu,76108957,Verilog,4bitalu,1,0,2016-12-10 11:40:53+00:00,[],None
599,https://github.com/vankerkh/Tug-Of-War.git,2016-11-27 18:11:58+00:00,Tug-of-war game for Spartan6-XC6SLX45 FPGA,0,vankerkh/Tug-Of-War,74905405,Verilog,Tug-Of-War,854,0,2016-12-01 02:05:38+00:00,[],None
600,https://github.com/donglee-ECE/class-experiment.git,2016-11-28 07:07:41+00:00,Êï∞Áîµ&ÂçïÁâáÊú∫ÂÆûÈ™å,0,donglee-ECE/class-experiment,74946760,Verilog,class-experiment,7,0,2016-11-28 07:11:33+00:00,[],None
601,https://github.com/e19293001/riscv-lanzones.git,2016-11-28 12:05:52+00:00,,0,e19293001/riscv-lanzones,74969277,Verilog,riscv-lanzones,149,0,2017-03-10 08:34:08+00:00,[],None
602,https://github.com/divyanshmanocha/EE2-Verilog-Lab.git,2016-11-28 15:43:48+00:00,Imperial Second Year Digital Verilog Lab,0,divyanshmanocha/EE2-Verilog-Lab,74987899,Verilog,EE2-Verilog-Lab,103251,0,2016-12-13 15:29:08+00:00,[],None
603,https://github.com/abhishekpanigrahi1996/Multicycle_CPU.git,2016-11-29 11:40:17+00:00,Designed a multicycle CPU in verilog,0,abhishekpanigrahi1996/Multicycle_CPU,75075768,Verilog,Multicycle_CPU,347,0,2018-01-19 07:38:02+00:00,[],None
604,https://github.com/Billzabob/VLSI-Project.git,2016-12-03 17:16:34+00:00,Verilog for a traffic controller for final VLSI class project,0,Billzabob/VLSI-Project,75488425,Verilog,VLSI-Project,34,0,2016-12-04 02:19:12+00:00,[],None
605,https://github.com/itxs/Lattice-iCE40-FPGA.git,2016-11-18 01:23:34+00:00,–ü—Ä–∏–º–µ—Ä—ã —Ä–∞–±–æ—Ç—ã —Å –ü–õ–ò–° Lattice —Å–µ—Ä–∏–∏ iCE40,0,itxs/Lattice-iCE40-FPGA,74082784,Verilog,Lattice-iCE40-FPGA,97,0,2016-11-18 01:30:59+00:00,[],None
606,https://github.com/inginginger/BCD_rus.git,2016-12-08 13:47:57+00:00,,0,inginginger/BCD_rus,75941640,Verilog,BCD_rus,229,0,2016-12-08 13:55:54+00:00,[],None
607,https://github.com/ps-george/VERI-EIE2.git,2016-11-18 08:56:40+00:00,,0,ps-george/VERI-EIE2,74112474,Verilog,VERI-EIE2,105543,0,2018-07-08 13:55:48+00:00,[],None
608,https://github.com/stdio2016/veri-testbench.git,2016-11-26 12:37:30+00:00,VerilogÊï∏‰ΩçÈõªË∑ØÂØ¶È©ó„ÑâÊ∏¨Ë≥á,0,stdio2016/veri-testbench,74824839,Verilog,veri-testbench,2,0,2016-11-26 12:45:46+00:00,[],None
609,https://github.com/Neville-28/2-D-Pinball-game.git,2016-12-08 21:08:57+00:00,,0,Neville-28/2-D-Pinball-game,75975301,Verilog,2-D-Pinball-game,18372,0,2016-12-16 21:08:00+00:00,[],None
610,https://github.com/kazehikuno/my-modules.git,2016-12-31 19:53:01+00:00,Verilog files that correspond to the WordPress posts.,0,kazehikuno/my-modules,77754136,Verilog,my-modules,8,0,2016-12-31 20:11:35+00:00,[],None
611,https://github.com/LouiseSiah/DAC_adding_wav.git,2017-01-04 05:19:33+00:00,verilog,0,LouiseSiah/DAC_adding_wav,77983250,Verilog,DAC_adding_wav,6934,0,2017-01-04 05:23:24+00:00,[],None
612,https://github.com/rstenberg/CS_M152A.git,2017-01-09 22:15:08+00:00,,0,rstenberg/CS_M152A,78474122,Verilog,CS_M152A,18,0,2017-01-10 00:13:02+00:00,[],None
613,https://github.com/ASTEKUS/mrtus1_2.git,2017-01-09 08:25:08+00:00,1,0,ASTEKUS/mrtus1_2,78408710,Verilog,mrtus1_2,3,0,2017-01-09 08:26:02+00:00,[],None
614,https://github.com/naveenvignesh/cachedesign.git,2017-01-17 07:14:18+00:00,cache design project,0,naveenvignesh/cachedesign,79199761,Verilog,cachedesign,14151,0,2017-01-17 22:12:17+00:00,[],https://api.github.com/licenses/mit
615,https://github.com/geodenx/openrisc_tutorial.git,2017-01-06 13:34:30+00:00,Files for OpenRISC Tutorial,0,geodenx/openrisc_tutorial,78208511,Verilog,openrisc_tutorial,17,0,2021-12-31 11:27:19+00:00,"['openrisc', 'altera']",None
616,https://github.com/aienan/EE-Computer-Structure.git,2017-01-07 07:56:05+00:00,,0,aienan/EE-Computer-Structure,78266549,Verilog,EE-Computer-Structure,418,0,2017-01-07 08:00:39+00:00,[],None
617,https://github.com/horacekj/fpga-keypad.git,2017-01-22 17:42:39+00:00,Simple keypad scanner for Altera DE2,0,horacekj/fpga-keypad,79733801,Verilog,fpga-keypad,10,0,2021-07-04 17:39:20+00:00,"['fi', 'embedded', 'project', 'pb170']",None
618,https://github.com/k0079898/2016-Hardware-Lab-1.git,2017-01-22 06:33:16+00:00,,0,k0079898/2016-Hardware-Lab-1,79698933,Verilog,2016-Hardware-Lab-1,3410,0,2017-05-22 11:22:09+00:00,[],None
619,https://github.com/mplewis/gameboy-cart.git,2016-12-27 07:50:02+00:00,,0,mplewis/gameboy-cart,77436555,Verilog,gameboy-cart,2,0,2016-12-27 07:50:58+00:00,[],None
620,https://github.com/SionFelix/xj393.git,2017-01-03 03:35:27+00:00,For my 393 project,0,SionFelix/xj393,77881195,Verilog,xj393,17,0,2017-01-03 03:48:06+00:00,[],None
621,https://github.com/15dulaneya/Piano.git,2016-12-11 21:59:12+00:00,,0,15dulaneya/Piano,76202669,Verilog,Piano,8904,0,2016-12-15 22:48:35+00:00,[],None
622,https://github.com/NeoWu1216/FPGA-calculator.git,2016-12-20 23:08:34+00:00,"A simple FPGA project featuring a  7 by 7 calculator using top 2 bits as control signal for addition, subtraction, multiplication, division.",0,NeoWu1216/FPGA-calculator,76998431,Verilog,FPGA-calculator,12,0,2018-12-22 19:03:34+00:00,[],None
623,https://github.com/Poojabafnaprakash/MemoryToMemoryDataTransfer.git,2016-12-29 03:42:47+00:00,,0,Poojabafnaprakash/MemoryToMemoryDataTransfer,77580448,Verilog,MemoryToMemoryDataTransfer,26,0,2016-12-29 04:16:45+00:00,[],None
624,https://github.com/SihaoHuang/FPGA_Projects.git,2016-12-24 03:40:12+00:00,Bunch of personal FPGA projects,0,SihaoHuang/FPGA_Projects,77264105,Verilog,FPGA_Projects,5017,0,2019-01-06 01:00:28+00:00,[],None
625,https://github.com/MihailoIsakov/etchnet.git,2016-12-24 07:36:07+00:00,,0,MihailoIsakov/etchnet,77271898,Verilog,etchnet,7,0,2016-12-25 02:51:09+00:00,[],None
626,https://github.com/jls317/ECE319.git,2017-01-03 19:16:11+00:00,Digital System Design,1,jls317/ECE319,77945529,Verilog,ECE319,520,0,2017-01-03 19:16:19+00:00,[],None
627,https://github.com/teeseng/cs350c-final.git,2016-11-29 19:31:37+00:00,Implementation of a global branch predictor,0,teeseng/cs350c-final,75114825,Verilog,cs350c-final,202,0,2016-12-05 21:20:27+00:00,[],None
628,https://github.com/Tobbe0430/Project1.git,2016-12-02 03:06:34+00:00,comp arch thingy,1,Tobbe0430/Project1,75355525,Verilog,Project1,109,0,2016-12-02 03:06:44+00:00,[],None
629,https://github.com/b03902043/CA_Project1.git,2016-11-24 06:39:16+00:00,,0,b03902043/CA_Project1,74644926,Verilog,CA_Project1,2329,0,2017-01-17 12:16:32+00:00,[],None
630,https://github.com/jonalbertencina/Verilog_-HDL-.git,2016-12-29 06:10:24+00:00,,0,jonalbertencina/Verilog_-HDL-,77587676,Verilog,Verilog_-HDL-,67,0,2016-12-29 06:52:38+00:00,[],None
