--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-04-23)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.486ns (Levels of Logic = 1)
  Clock Path Skew:      -0.018ns (0.069 - 0.087)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y16.YQ      Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X57Y17.G4      net (fanout=1)        0.289   ftop/clkN210/locked_d
    SLICE_X57Y17.CLK     Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.486ns (1.197ns logic, 0.289ns route)
                                                       (80.6% logic, 19.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.335ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y17.YQ      Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X57Y17.BX      net (fanout=2)        0.640   ftop/clkN210/unlock2
    SLICE_X57Y17.CLK     Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.335ns (0.695ns logic, 0.640ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.993ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.993ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y17.YQ      Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X57Y17.BX      net (fanout=2)        0.512   ftop/clkN210/unlock2
    SLICE_X57Y17.CLK     Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.993ns (0.481ns logic, 0.512ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.115ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.087 - 0.069)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y16.YQ      Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X57Y17.G4      net (fanout=1)        0.232   ftop/clkN210/locked_d
    SLICE_X57Y17.CLK     Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.883ns logic, 0.232ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X56Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X56Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X56Y16.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X73Y67.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X73Y67.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X73Y67.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X57Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X57Y17.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 265055 paths analyzed, 4135 endpoints analyzed, 1517 failing endpoints
 1517 timing errors detected. (1507 setup errors, 10 hold errors, 0 component switching limit errors)
 Minimum period is  13.292ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.116ns (Levels of Logic = 8)
  Clock Path Skew:      -0.176ns (0.572 - 0.748)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y108.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X92Y115.F3     net (fanout=4)        0.993   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X92Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.F2     net (fanout=1)        0.313   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y116.F2     net (fanout=3)        0.604   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y116.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.G2     net (fanout=6)        0.101   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X93Y103.G3     net (fanout=10)       1.106   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y103.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.G1      net (fanout=7)        1.564   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X89Y85.G4      net (fanout=59)       0.994   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X89Y85.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N100
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<23>_SW0
    SLICE_X87Y86.SR      net (fanout=1)        0.976   ftop/gbe0/dcp_dcp_cpReqF/N86
    SLICE_X87Y86.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     13.116ns (6.100ns logic, 7.016ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.103ns (Levels of Logic = 8)
  Clock Path Skew:      -0.099ns (0.649 - 0.748)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y108.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X92Y115.F3     net (fanout=4)        0.993   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X92Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.F2     net (fanout=1)        0.313   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y116.F2     net (fanout=3)        0.604   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y116.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.G2     net (fanout=6)        0.101   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X93Y103.G3     net (fanout=10)       1.106   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y103.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.G1      net (fanout=7)        1.564   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X96Y91.G1      net (fanout=59)       0.939   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X96Y91.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N6
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<5>_SW0
    SLICE_X97Y91.SR      net (fanout=1)        0.963   ftop/gbe0/dcp_dcp_cpReqF/N8
    SLICE_X97Y91.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<5>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     13.103ns (6.155ns logic, 6.948ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.027ns (Levels of Logic = 8)
  Clock Path Skew:      -0.174ns (0.574 - 0.748)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y108.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X92Y115.F3     net (fanout=4)        0.993   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X92Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.F2     net (fanout=1)        0.313   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y116.F2     net (fanout=3)        0.604   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y116.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.G2     net (fanout=6)        0.101   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X93Y103.G3     net (fanout=10)       1.106   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y103.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.G1      net (fanout=7)        1.564   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X89Y90.F4      net (fanout=59)       0.890   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X89Y90.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N78
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<27>_SW0
    SLICE_X87Y88.SR      net (fanout=1)        0.990   ftop/gbe0/dcp_dcp_cpReqF/N78
    SLICE_X87Y88.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<27>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     13.027ns (6.101ns logic, 6.926ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.009ns (Levels of Logic = 8)
  Clock Path Skew:      -0.174ns (0.574 - 0.748)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y108.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X92Y115.F3     net (fanout=4)        0.993   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X92Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.F2     net (fanout=1)        0.313   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y116.F2     net (fanout=3)        0.604   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y116.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.G2     net (fanout=6)        0.101   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X93Y103.G3     net (fanout=10)       1.106   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y103.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.G1      net (fanout=7)        1.564   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X88Y84.F1      net (fanout=59)       1.086   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X88Y84.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N76
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<28>_SW0
    SLICE_X87Y89.SR      net (fanout=1)        0.737   ftop/gbe0/dcp_dcp_cpReqF/N76
    SLICE_X87Y89.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<28>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     13.009ns (6.140ns logic, 6.869ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_38 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.067ns (Levels of Logic = 9)
  Clock Path Skew:      -0.099ns (0.481 - 0.580)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y108.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X92Y115.F3     net (fanout=4)        0.993   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X92Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.F2     net (fanout=1)        0.313   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y116.F2     net (fanout=3)        0.604   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y116.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.G2     net (fanout=6)        0.101   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X91Y151.G1     net (fanout=10)       1.438   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X91Y151.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_11
    SLICE_X91Y151.F4     net (fanout=59)       0.126   ftop/gbe0/MUX_dcp_dcp_dcpRespF_enq_1__SEL_1
    SLICE_X91Y151.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
                                                       ftop/gbe0/dcp_dcp_dcpRespF_ENQ1
    SLICE_X93Y155.G3     net (fanout=7)        0.568   ftop/gbe0/dcp_dcp_dcpRespF_ENQ
    SLICE_X93Y155.Y      Tilo                  0.561   ftop/gbe0/dcp_dcp_dcpRespF/N01
                                                       ftop/gbe0/dcp_dcp_dcpRespF/d0h1
    SLICE_X89Y150.F3     net (fanout=42)       1.136   ftop/gbe0/dcp_dcp_dcpRespF/d0h
    SLICE_X89Y150.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpRespF/N24
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_or0000<38>_SW0
    SLICE_X87Y152.SR     net (fanout=1)        0.990   ftop/gbe0/dcp_dcp_dcpRespF/N24
    SLICE_X87Y152.CLK    Tsrck                 0.433   ftop/gbe0/dcp_dcp_dcpRespF_D_OUT<38>
                                                       ftop/gbe0/dcp_dcp_dcpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     13.067ns (6.433ns logic, 6.634ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      13.007ns (Levels of Logic = 8)
  Clock Path Skew:      -0.145ns (0.603 - 0.748)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y108.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X92Y115.F3     net (fanout=4)        0.993   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X92Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.F2     net (fanout=1)        0.313   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y116.F2     net (fanout=3)        0.604   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y116.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.G2     net (fanout=6)        0.101   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X93Y103.G3     net (fanout=10)       1.106   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y103.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.G1      net (fanout=7)        1.564   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X91Y84.F2      net (fanout=59)       0.646   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X91Y84.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N116
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<0>_SW0
    SLICE_X90Y89.SR      net (fanout=1)        1.214   ftop/gbe0/dcp_dcp_cpReqF/N116
    SLICE_X90Y89.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<0>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     13.007ns (6.101ns logic, 6.906ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.956ns (Levels of Logic = 8)
  Clock Path Skew:      -0.176ns (0.572 - 0.748)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y108.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X92Y115.F3     net (fanout=4)        0.993   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X92Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.F2     net (fanout=1)        0.313   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y116.F2     net (fanout=3)        0.604   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y116.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.G2     net (fanout=6)        0.101   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X93Y103.F1     net (fanout=10)       0.946   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y103.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ_G
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.G1      net (fanout=7)        1.564   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X89Y85.G4      net (fanout=59)       0.994   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X89Y85.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N100
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<23>_SW0
    SLICE_X87Y86.SR      net (fanout=1)        0.976   ftop/gbe0/dcp_dcp_cpReqF/N86
    SLICE_X87Y86.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     12.956ns (6.100ns logic, 6.856ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.967ns (Levels of Logic = 8)
  Clock Path Skew:      -0.117ns (0.631 - 0.748)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y108.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X92Y115.F3     net (fanout=4)        0.993   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X92Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.F2     net (fanout=1)        0.313   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y116.F2     net (fanout=3)        0.604   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y116.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.G2     net (fanout=6)        0.101   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X93Y103.G3     net (fanout=10)       1.106   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y103.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.G1      net (fanout=7)        1.564   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X93Y86.F4      net (fanout=59)       0.548   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X93Y86.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N50
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<3>_SW0
    SLICE_X95Y88.SR      net (fanout=1)        1.272   ftop/gbe0/dcp_dcp_cpReqF/N50
    SLICE_X95Y88.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<3>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     12.967ns (6.101ns logic, 6.866ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_37 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.948ns (Levels of Logic = 8)
  Clock Path Skew:      -0.112ns (0.636 - 0.748)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y108.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X92Y115.F3     net (fanout=4)        0.993   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X92Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.F2     net (fanout=1)        0.313   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y116.F2     net (fanout=3)        0.604   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y116.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.G2     net (fanout=6)        0.101   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X93Y103.G3     net (fanout=10)       1.106   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y103.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.G1      net (fanout=7)        1.564   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X88Y88.F4      net (fanout=59)       1.044   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X88Y88.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N56
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<37>_SW0
    SLICE_X90Y93.SR      net (fanout=1)        0.718   ftop/gbe0/dcp_dcp_cpReqF/N56
    SLICE_X90Y93.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<37>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                     12.948ns (6.140ns logic, 6.808ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.943ns (Levels of Logic = 8)
  Clock Path Skew:      -0.099ns (0.649 - 0.748)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y108.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X92Y115.F3     net (fanout=4)        0.993   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X92Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.F2     net (fanout=1)        0.313   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y116.F2     net (fanout=3)        0.604   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y116.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.G2     net (fanout=6)        0.101   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X93Y103.F1     net (fanout=10)       0.946   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y103.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ_G
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.G1      net (fanout=7)        1.564   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X96Y91.G1      net (fanout=59)       0.939   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X96Y91.Y       Tilo                  0.616   ftop/gbe0/dcp_dcp_cpReqF/N6
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<5>_SW0
    SLICE_X97Y91.SR      net (fanout=1)        0.963   ftop/gbe0/dcp_dcp_cpReqF/N8
    SLICE_X97Y91.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<5>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     12.943ns (6.155ns logic, 6.788ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.867ns (Levels of Logic = 8)
  Clock Path Skew:      -0.174ns (0.574 - 0.748)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y108.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X92Y115.F3     net (fanout=4)        0.993   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X92Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.F2     net (fanout=1)        0.313   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y116.F2     net (fanout=3)        0.604   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y116.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.G2     net (fanout=6)        0.101   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X93Y103.F1     net (fanout=10)       0.946   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y103.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ_G
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.G1      net (fanout=7)        1.564   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X89Y90.F4      net (fanout=59)       0.890   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X89Y90.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N78
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<27>_SW0
    SLICE_X87Y88.SR      net (fanout=1)        0.990   ftop/gbe0/dcp_dcp_cpReqF/N78
    SLICE_X87Y88.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<27>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_27
    -------------------------------------------------  ---------------------------
    Total                                     12.867ns (6.101ns logic, 6.766ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.913ns (Levels of Logic = 8)
  Clock Path Skew:      -0.128ns (0.620 - 0.748)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y108.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X92Y115.F3     net (fanout=4)        0.993   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X92Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.F2     net (fanout=1)        0.313   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y116.F2     net (fanout=3)        0.604   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y116.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.G2     net (fanout=6)        0.101   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X93Y103.G3     net (fanout=10)       1.106   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y103.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.G1      net (fanout=7)        1.564   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X89Y95.G1      net (fanout=59)       1.224   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X89Y95.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N32
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<54>_SW0
    SLICE_X89Y94.SR      net (fanout=1)        0.543   ftop/gbe0/dcp_dcp_cpReqF/N18
    SLICE_X89Y94.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<54>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_54
    -------------------------------------------------  ---------------------------
    Total                                     12.913ns (6.100ns logic, 6.813ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.752ns (Levels of Logic = 8)
  Clock Path Skew:      -0.278ns (0.572 - 0.850)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y111.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_68
    SLICE_X92Y110.F4     net (fanout=4)        0.374   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<68>
    SLICE_X92Y110.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
    SLICE_X94Y115.F1     net (fanout=1)        0.568   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
    SLICE_X94Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y116.F2     net (fanout=3)        0.604   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y116.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.G2     net (fanout=6)        0.101   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X93Y103.G3     net (fanout=10)       1.106   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y103.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.G1      net (fanout=7)        1.564   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X89Y85.G4      net (fanout=59)       0.994   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X89Y85.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N100
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<23>_SW0
    SLICE_X87Y86.SR      net (fanout=1)        0.976   ftop/gbe0/dcp_dcp_cpReqF/N86
    SLICE_X87Y86.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     12.752ns (6.100ns logic, 6.652ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_28 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.849ns (Levels of Logic = 8)
  Clock Path Skew:      -0.174ns (0.574 - 0.748)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y108.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X92Y115.F3     net (fanout=4)        0.993   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X92Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.F2     net (fanout=1)        0.313   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y116.F2     net (fanout=3)        0.604   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y116.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.G2     net (fanout=6)        0.101   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X93Y103.F1     net (fanout=10)       0.946   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y103.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ_G
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.G1      net (fanout=7)        1.564   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X88Y84.F1      net (fanout=59)       1.086   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X88Y84.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N76
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<28>_SW0
    SLICE_X87Y89.SR      net (fanout=1)        0.737   ftop/gbe0/dcp_dcp_cpReqF/N76
    SLICE_X87Y89.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<28>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_28
    -------------------------------------------------  ---------------------------
    Total                                     12.849ns (6.140ns logic, 6.709ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.777ns (Levels of Logic = 8)
  Clock Path Skew:      -0.234ns (0.572 - 0.806)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y108.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_69
    SLICE_X92Y110.F3     net (fanout=4)        0.399   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<69>
    SLICE_X92Y110.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
    SLICE_X94Y115.F1     net (fanout=1)        0.568   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
    SLICE_X94Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y116.F2     net (fanout=3)        0.604   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y116.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.G2     net (fanout=6)        0.101   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X93Y103.G3     net (fanout=10)       1.106   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y103.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.G1      net (fanout=7)        1.564   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X89Y85.G4      net (fanout=59)       0.994   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X89Y85.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N100
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<23>_SW0
    SLICE_X87Y86.SR      net (fanout=1)        0.976   ftop/gbe0/dcp_dcp_cpReqF/N86
    SLICE_X87Y86.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     12.777ns (6.100ns logic, 6.677ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.874ns (Levels of Logic = 8)
  Clock Path Skew:      -0.137ns (0.611 - 0.748)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y108.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X92Y115.F3     net (fanout=4)        0.993   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X92Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.F2     net (fanout=1)        0.313   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y116.F2     net (fanout=3)        0.604   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y116.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.G2     net (fanout=6)        0.101   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X93Y103.G3     net (fanout=10)       1.106   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y103.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.G1      net (fanout=7)        1.564   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X88Y90.F3      net (fanout=59)       1.125   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X88Y90.X       Tilo                  0.601   ftop/gbe0/dcp_dcp_cpReqF/N58
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<36>_SW0
    SLICE_X88Y92.SR      net (fanout=1)        0.563   ftop/gbe0/dcp_dcp_cpReqF/N58
    SLICE_X88Y92.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<36>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     12.874ns (6.140ns logic, 6.734ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.847ns (Levels of Logic = 8)
  Clock Path Skew:      -0.145ns (0.603 - 0.748)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y108.XQ     Tcko                  0.521   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_67
    SLICE_X92Y115.F3     net (fanout=4)        0.993   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<67>
    SLICE_X92Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.F2     net (fanout=1)        0.313   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676853
    SLICE_X94Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y116.F2     net (fanout=3)        0.604   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y116.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.G2     net (fanout=6)        0.101   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X93Y103.F1     net (fanout=10)       0.946   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y103.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ_G
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.G1      net (fanout=7)        1.564   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X91Y84.F2      net (fanout=59)       0.646   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X91Y84.X       Tilo                  0.562   ftop/gbe0/dcp_dcp_cpReqF/N116
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<0>_SW0
    SLICE_X90Y89.SR      net (fanout=1)        1.214   ftop/gbe0/dcp_dcp_cpReqF/N116
    SLICE_X90Y89.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<0>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     12.847ns (6.101ns logic, 6.746ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_5 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.772ns (Levels of Logic = 8)
  Clock Path Skew:      -0.215ns (0.572 - 0.787)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_5 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y111.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_5
    SLICE_X92Y110.F1     net (fanout=2)        0.420   ftop/gbe0/dcp_dcp_lastTag<5>
    SLICE_X92Y110.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
    SLICE_X94Y115.F1     net (fanout=1)        0.568   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
    SLICE_X94Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y116.F2     net (fanout=3)        0.604   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y116.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.G2     net (fanout=6)        0.101   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X93Y103.G3     net (fanout=10)       1.106   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y103.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.G1      net (fanout=7)        1.564   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X89Y85.G4      net (fanout=59)       0.994   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X89Y85.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N100
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<23>_SW0
    SLICE_X87Y86.SR      net (fanout=1)        0.976   ftop/gbe0/dcp_dcp_cpReqF/N86
    SLICE_X87Y86.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     12.772ns (6.074ns logic, 6.698ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_lastTag_4 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.769ns (Levels of Logic = 8)
  Clock Path Skew:      -0.215ns (0.572 - 0.787)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_lastTag_4 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y111.YQ     Tcko                  0.524   ftop/gbe0/dcp_dcp_lastTag<5>
                                                       ftop/gbe0/dcp_dcp_lastTag_4
    SLICE_X92Y110.F2     net (fanout=2)        0.388   ftop/gbe0/dcp_dcp_lastTag<4>
    SLICE_X92Y110.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
    SLICE_X94Y115.F1     net (fanout=1)        0.568   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676893
    SLICE_X94Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y116.F2     net (fanout=3)        0.604   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y116.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.G2     net (fanout=6)        0.101   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X93Y103.G3     net (fanout=10)       1.106   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y103.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.G1      net (fanout=7)        1.564   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X89Y85.G4      net (fanout=59)       0.994   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X89Y85.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N100
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<23>_SW0
    SLICE_X87Y86.SR      net (fanout=1)        0.976   ftop/gbe0/dcp_dcp_cpReqF/N86
    SLICE_X87Y86.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     12.769ns (6.103ns logic, 6.666ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -4.974ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 (FF)
  Destination:          ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      12.769ns (Levels of Logic = 8)
  Clock Path Skew:      -0.205ns (0.572 - 0.777)
  Source Clock:         gmii_sysclk_IBUFG rising at 0.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70 to ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y117.XQ     Tcko                  0.495   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
                                                       ftop/gbe0/dcp_dcp_dcpReqF/data0_reg_70
    SLICE_X95Y117.F3     net (fanout=4)        0.746   ftop/gbe0/dcp_dcp_dcpReqF_D_OUT<70>
    SLICE_X95Y117.X      Tilo                  0.562   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
    SLICE_X94Y115.F4     net (fanout=1)        0.278   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768120
    SLICE_X94Y115.X      Tilo                  0.601   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
                                                       ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d6768136
    SLICE_X95Y116.F2     net (fanout=3)        0.604   ftop/gbe0/dcp_dcp_dcpReqF_first__29_BITS_71_TO_64_45_EQ__ETC___d676
    SLICE_X95Y116.X      Tilo                  0.562   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.G1     net (fanout=1)        0.365   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request15
    SLICE_X94Y119.X      Tif5x                 0.853   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44_F
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.G2     net (fanout=6)        0.101   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request44
    SLICE_X94Y118.Y      Tilo                  0.616   ftop/gbe0/dcp_dcp_dcpReqF/empty_reg_and0000
                                                       ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request56
    SLICE_X93Y103.G3     net (fanout=10)       1.106   ftop/gbe0/WILL_FIRE_RL_dcp_dcp_dcp_request
    SLICE_X93Y103.X      Tif5x                 0.791   ftop/gbe0/dcp_dcp_cpReqF_ENQ
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ_F
                                                       ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.G1      net (fanout=7)        1.564   ftop/gbe0/dcp_dcp_cpReqF_ENQ
    SLICE_X93Y85.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N01
                                                       ftop/gbe0/dcp_dcp_cpReqF/d0h1
    SLICE_X89Y85.G4      net (fanout=59)       0.994   ftop/gbe0/dcp_dcp_cpReqF/d0h
    SLICE_X89Y85.Y       Tilo                  0.561   ftop/gbe0/dcp_dcp_cpReqF/N100
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_or0000<23>_SW0
    SLICE_X87Y86.SR      net (fanout=1)        0.976   ftop/gbe0/dcp_dcp_cpReqF/N86
    SLICE_X87Y86.CLK     Tsrck                 0.433   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<23>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                     12.769ns (6.035ns logic, 6.734ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      -4.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.897ns (Levels of Logic = 0)
  Clock Path Skew:      6.256ns (7.040 - 0.784)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y154.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem6.SLICEM_F
    SLICE_X110Y175.BX    net (fanout=1)        0.645   ftop/gbe0/gmac/txRS_txF/_varindex0000<5>
    SLICE_X110Y175.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.897ns (1.252ns logic, 0.645ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.297ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.927ns (Levels of Logic = 0)
  Clock Path Skew:      6.224ns (7.019 - 0.795)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y160.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem3.SLICEM_F
    SLICE_X108Y174.BY    net (fanout=1)        0.640   ftop/gbe0/gmac/txRS_txF/_varindex0000<2>
    SLICE_X108Y174.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.927ns (1.287ns logic, 0.640ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.959ns (Levels of Logic = 0)
  Clock Path Skew:      6.254ns (7.040 - 0.786)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y158.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem5.SLICEM_F
    SLICE_X110Y175.BY    net (fanout=1)        0.672   ftop/gbe0/gmac/txRS_txF/_varindex0000<4>
    SLICE_X110Y175.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<5>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.959ns (1.287ns logic, 0.672ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.919ns (Levels of Logic = 0)
  Clock Path Skew:      6.198ns (7.040 - 0.842)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y162.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem1.SLICEM_F
    SLICE_X111Y175.BY    net (fanout=1)        0.647   ftop/gbe0/gmac/txRS_txF/_varindex0000<0>
    SLICE_X111Y175.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_0
    -------------------------------------------------  ---------------------------
    Total                                      1.919ns (1.272ns logic, 0.647ns route)
                                                       (66.3% logic, 33.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      -4.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.073ns (Levels of Logic = 0)
  Clock Path Skew:      6.159ns (6.981 - 0.822)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y159.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem9.SLICEM_F
    SLICE_X108Y166.BY    net (fanout=1)        0.786   ftop/gbe0/gmac/txRS_txF/_varindex0000<8>
    SLICE_X108Y166.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_8
    -------------------------------------------------  ---------------------------
    Total                                      2.073ns (1.287ns logic, 0.786ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.918ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.317ns (Levels of Logic = 0)
  Clock Path Skew:      6.235ns (7.040 - 0.805)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y157.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem2.SLICEM_F
    SLICE_X111Y175.BX    net (fanout=1)        4.105   ftop/gbe0/gmac/txRS_txF/_varindex0000<1>
    SLICE_X111Y175.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txRS_txF_dD_OUT<1>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_1
    -------------------------------------------------  ---------------------------
    Total                                      5.317ns (1.212ns logic, 4.105ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.667ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.550ns (Levels of Logic = 0)
  Clock Path Skew:      6.217ns (7.019 - 0.802)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y163.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem4.SLICEM_F
    SLICE_X108Y174.BX    net (fanout=1)        4.298   ftop/gbe0/gmac/txRS_txF/_varindex0000<3>
    SLICE_X108Y174.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<3>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_3
    -------------------------------------------------  ---------------------------
    Total                                      5.550ns (1.252ns logic, 4.298ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.618ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.615ns (Levels of Logic = 0)
  Clock Path Skew:      6.233ns (7.019 - 0.786)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y159.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem7.SLICEM_F
    SLICE_X108Y175.BY    net (fanout=1)        4.328   ftop/gbe0/gmac/txRS_txF/_varindex0000<6>
    SLICE_X108Y175.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_6
    -------------------------------------------------  ---------------------------
    Total                                      5.615ns (1.287ns logic, 4.328ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.664ns (Levels of Logic = 0)
  Clock Path Skew:      6.224ns (7.019 - 0.795)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y161.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem8.SLICEM_F
    SLICE_X108Y175.BX    net (fanout=1)        4.412   ftop/gbe0/gmac/txRS_txF/_varindex0000<7>
    SLICE_X108Y175.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<7>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_7
    -------------------------------------------------  ---------------------------
    Total                                      5.664ns (1.252ns logic, 4.412ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      -0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F (RAM)
  Destination:          ftop/gbe0/gmac/txRS_txF/dDoutReg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      5.842ns (Levels of Logic = 0)
  Clock Path Skew:      6.175ns (6.981 - 0.806)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F to ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y165.X     Tshcko                1.150   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.WE
                                                       ftop/gbe0/gmac/txRS_txF/Mram_fifoMem10.SLICEM_F
    SLICE_X108Y166.BX    net (fanout=1)        4.590   ftop/gbe0/gmac/txRS_txF/_varindex0000<9>
    SLICE_X108Y166.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/txRS_txF/dDoutReg_9
    -------------------------------------------------  ---------------------------
    Total                                      5.842ns (1.252ns logic, 4.590ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_25 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.490 - 0.410)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_25 to ftop/gbe0/Mshreg_rxDCPMesg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y108.XQ    Tcko                  0.396   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_25
    SLICE_X102Y108.BX    net (fanout=2)        0.318   ftop/gbe0/rxDCPMesg<25>
    SLICE_X102Y108.CLK   Tdh         (-Th)     0.152   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.244ns logic, 0.318ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.331 - 0.244)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y91.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41
    SLICE_X90Y92.BY      net (fanout=2)        0.318   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
    SLICE_X90Y92.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<41>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.289ns logic, 0.318ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (0.331 - 0.244)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y91.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_41
    SLICE_X90Y92.BY      net (fanout=2)        0.318   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<41>
    SLICE_X90Y92.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<41>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem42.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.290ns logic, 0.318ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_24 (FF)
  Destination:          ftop/gbe0/Mshreg_rxDCPMesg_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.490 - 0.410)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/rxDCPMesg_24 to ftop/gbe0/Mshreg_rxDCPMesg_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y108.YQ    Tcko                  0.419   ftop/gbe0/rxDCPMesg<25>
                                                       ftop/gbe0/rxDCPMesg_24
    SLICE_X102Y108.BY    net (fanout=2)        0.312   ftop/gbe0/rxDCPMesg<24>
    SLICE_X102Y108.CLK   Tdh         (-Th)     0.130   ftop/gbe0/rxDCPMesg<41>
                                                       ftop/gbe0/Mshreg_rxDCPMesg_40
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.289ns logic, 0.312ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.606ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem31.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.661ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.332 - 0.277)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem31.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y89.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30
    SLICE_X96Y89.BY      net (fanout=2)        0.372   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<30>
    SLICE_X96Y89.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<30>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem31.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.661ns (0.289ns logic, 0.372ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.658ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (0.320 - 0.269)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y84.YQ      Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2
    SLICE_X96Y84.BY      net (fanout=2)        0.311   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
    SLICE_X96Y84.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<2>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.658ns (0.347ns logic, 0.311ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem31.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.662ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.332 - 0.277)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem31.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y89.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<30>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_30
    SLICE_X96Y89.BY      net (fanout=2)        0.372   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<30>
    SLICE_X96Y89.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<30>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem31.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.662ns (0.290ns logic, 0.372ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.608ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.659ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (0.320 - 0.269)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y84.YQ      Tcko                  0.477   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_2
    SLICE_X96Y84.BY      net (fanout=2)        0.311   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<2>
    SLICE_X96Y84.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<2>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.659ns (0.348ns logic, 0.311ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.619ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_14 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.266 - 0.256)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_14 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y82.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_14
    SLICE_X86Y83.BY      net (fanout=2)        0.340   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<14>
    SLICE_X86Y83.CLK     Tdh         (-Th)     0.130   ftop/gbe0/dcp_cpReqAF/_varindex0000<14>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.289ns logic, 0.340ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.620ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/dcp_dcp_cpReqF/data0_reg_14 (FF)
  Destination:          ftop/gbe0/dcp_cpReqAF/Mram_fifoMem15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.010ns (0.266 - 0.256)
  Source Clock:         gmii_sysclk_IBUFG rising at 8.000ns
  Destination Clock:    gmii_sysclk_IBUFG rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/dcp_dcp_cpReqF/data0_reg_14 to ftop/gbe0/dcp_cpReqAF/Mram_fifoMem15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y82.YQ      Tcko                  0.419   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<14>
                                                       ftop/gbe0/dcp_dcp_cpReqF/data0_reg_14
    SLICE_X86Y83.BY      net (fanout=2)        0.340   ftop/gbe0/dcp_dcp_cpReqF_D_OUT<14>
    SLICE_X86Y83.CLK     Tdh         (-Th)     0.129   ftop/gbe0/dcp_cpReqAF/_varindex0000<14>
                                                       ftop/gbe0/dcp_cpReqAF/Mram_fifoMem15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.290ns logic, 0.340ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF_sFULL_N/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sNotFullReg/SR
  Location pin: SLICE_X90Y79.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/dcp_cpReqAF_sFULL_N/SR
  Logical resource: ftop/gbe0/dcp_cpReqAF/sNotFullReg/SR
  Location pin: SLICE_X90Y79.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_4/SR
  Location pin: SLICE_X110Y109.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dGDeqPtr_4/SR
  Location pin: SLICE_X110Y109.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1/SR
  Location pin: SLICE_X106Y166.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1/SR
  Location pin: SLICE_X106Y166.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr_0/SR
  Location pin: SLICE_X106Y166.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr_0/SR
  Location pin: SLICE_X106Y166.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4/SR
  Location pin: SLICE_X108Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4/SR
  Location pin: SLICE_X108Y169.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/sSyncReg/SR
  Location pin: SLICE_X110Y119.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/sSyncReg/SR
  Location pin: SLICE_X110Y119.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_tx_put/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sNotFullReg/SR
  Location pin: SLICE_X110Y161.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac_RDY_tx_put/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/sNotFullReg/SR
  Location pin: SLICE_X110Y161.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_0/SR
  Location pin: SLICE_X110Y194.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_0/SR
  Location pin: SLICE_X110Y194.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_1/SR
  Location pin: SLICE_X110Y103.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_1/SR
  Location pin: SLICE_X110Y103.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_0/SR
  Location pin: SLICE_X110Y103.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/dSyncReg1_0/SR
  Location pin: SLICE_X110Y103.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2537 paths analyzed, 478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.435ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.292ns (Levels of Logic = 3)
  Clock Path Skew:      -0.143ns (0.259 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y117.BX    net (fanout=20)       1.163   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y117.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X93Y116.G3     net (fanout=2)        0.611   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X93Y116.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y120.G4    net (fanout=34)       1.183   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y117.CE     net (fanout=20)       1.757   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y117.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      7.292ns (2.578ns logic, 4.714ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.292ns (Levels of Logic = 3)
  Clock Path Skew:      -0.143ns (0.259 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y117.BX    net (fanout=20)       1.163   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y117.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X93Y116.G3     net (fanout=2)        0.611   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X93Y116.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y120.G4    net (fanout=34)       1.183   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y116.CE     net (fanout=20)       1.757   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y116.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.292ns (2.578ns logic, 4.714ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.031ns (Levels of Logic = 3)
  Clock Path Skew:      -0.187ns (0.215 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y117.BX    net (fanout=20)       1.163   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y117.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X93Y116.G3     net (fanout=2)        0.611   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X93Y116.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y120.G4    net (fanout=34)       1.183   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X87Y116.CE     net (fanout=20)       1.496   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X87Y116.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      7.031ns (2.578ns logic, 4.453ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_26 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.040ns (Levels of Logic = 3)
  Clock Path Skew:      -0.167ns (0.235 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y117.BX    net (fanout=20)       1.163   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y117.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X93Y116.G3     net (fanout=2)        0.611   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X93Y116.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y120.G4    net (fanout=34)       1.183   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X89Y117.CE     net (fanout=20)       1.505   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X89Y117.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_26
    -------------------------------------------------  ---------------------------
    Total                                      7.040ns (2.578ns logic, 4.462ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_27 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.040ns (Levels of Logic = 3)
  Clock Path Skew:      -0.167ns (0.235 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y117.BX    net (fanout=20)       1.163   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y117.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X93Y116.G3     net (fanout=2)        0.611   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X93Y116.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y120.G4    net (fanout=34)       1.183   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X89Y117.CE     net (fanout=20)       1.505   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X89Y117.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_27
    -------------------------------------------------  ---------------------------
    Total                                      7.040ns (2.578ns logic, 4.462ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.007ns (Levels of Logic = 3)
  Clock Path Skew:      -0.185ns (0.259 - 0.444)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y115.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X107Y114.F2    net (fanout=3)        0.660   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X107Y114.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X93Y116.G1     net (fanout=2)        0.972   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X93Y116.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y120.G4    net (fanout=34)       1.183   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y116.CE     net (fanout=20)       1.757   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y116.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.007ns (2.435ns logic, 4.572ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.007ns (Levels of Logic = 3)
  Clock Path Skew:      -0.185ns (0.259 - 0.444)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y115.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X107Y114.F2    net (fanout=3)        0.660   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X107Y114.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X93Y116.G1     net (fanout=2)        0.972   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X93Y116.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y120.G4    net (fanout=34)       1.183   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y117.CE     net (fanout=20)       1.757   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y117.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      7.007ns (2.435ns logic, 4.572ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.903ns (Levels of Logic = 3)
  Clock Path Skew:      -0.177ns (0.259 - 0.436)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y115.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X104Y117.F3    net (fanout=3)        0.626   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X104Y117.X     Tif5x                 0.853   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_11171
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X93Y116.G3     net (fanout=2)        0.611   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X93Y116.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y120.G4    net (fanout=34)       1.183   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y117.CE     net (fanout=20)       1.757   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y117.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      6.903ns (2.726ns logic, 4.177ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.903ns (Levels of Logic = 3)
  Clock Path Skew:      -0.177ns (0.259 - 0.436)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_0 to ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y115.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<1>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_0
    SLICE_X104Y117.F3    net (fanout=3)        0.626   ftop/gbe0/gmac/rxRS_rxAPipe<0>
    SLICE_X104Y117.X     Tif5x                 0.853   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_11171
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X93Y116.G3     net (fanout=2)        0.611   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X93Y116.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y120.G4    net (fanout=34)       1.183   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y116.CE     net (fanout=20)       1.757   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y116.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      6.903ns (2.726ns logic, 4.177ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_25 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.821ns (Levels of Logic = 3)
  Clock Path Skew:      -0.187ns (0.215 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y117.BX    net (fanout=20)       1.163   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y117.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X93Y116.G3     net (fanout=2)        0.611   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X93Y116.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y120.G4    net (fanout=34)       1.183   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X86Y116.CE     net (fanout=20)       1.286   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X86Y116.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      6.821ns (2.578ns logic, 4.243ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_24 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.821ns (Levels of Logic = 3)
  Clock Path Skew:      -0.187ns (0.215 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y117.BX    net (fanout=20)       1.163   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y117.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X93Y116.G3     net (fanout=2)        0.611   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X93Y116.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y120.G4    net (fanout=34)       1.183   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X86Y116.CE     net (fanout=20)       1.286   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X86Y116.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<25>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_24
    -------------------------------------------------  ---------------------------
    Total                                      6.821ns (2.578ns logic, 4.243ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_16 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.823ns (Levels of Logic = 3)
  Clock Path Skew:      -0.166ns (0.259 - 0.425)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y116.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X104Y117.F2    net (fanout=2)        0.618   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X104Y117.X     Tif5x                 0.853   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_11171
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X93Y116.G3     net (fanout=2)        0.611   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X93Y116.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y120.G4    net (fanout=34)       1.183   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y117.CE     net (fanout=20)       1.757   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y117.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<16>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_16
    -------------------------------------------------  ---------------------------
    Total                                      6.823ns (2.654ns logic, 4.169ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.823ns (Levels of Logic = 3)
  Clock Path Skew:      -0.166ns (0.259 - 0.425)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y116.YQ    Tcko                  0.524   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X104Y117.F2    net (fanout=2)        0.618   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X104Y117.X     Tif5x                 0.853   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_11171
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X93Y116.G3     net (fanout=2)        0.611   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X93Y116.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y120.G4    net (fanout=34)       1.183   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X93Y116.CE     net (fanout=20)       1.757   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X93Y116.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      6.823ns (2.654ns logic, 4.169ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.815ns (Levels of Logic = 3)
  Clock Path Skew:      -0.167ns (0.235 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y117.BX    net (fanout=20)       1.163   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y117.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X93Y116.G3     net (fanout=2)        0.611   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X93Y116.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y120.G4    net (fanout=34)       1.183   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X88Y117.CE     net (fanout=20)       1.280   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X88Y117.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_6
    -------------------------------------------------  ---------------------------
    Total                                      6.815ns (2.578ns logic, 4.237ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.815ns (Levels of Logic = 3)
  Clock Path Skew:      -0.167ns (0.235 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y117.BX    net (fanout=20)       1.163   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y117.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X93Y116.G3     net (fanout=2)        0.611   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X93Y116.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y120.G4    net (fanout=34)       1.183   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X88Y116.CE     net (fanout=20)       1.280   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X88Y116.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      6.815ns (2.578ns logic, 4.237ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.815ns (Levels of Logic = 3)
  Clock Path Skew:      -0.167ns (0.235 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y117.BX    net (fanout=20)       1.163   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y117.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X93Y116.G3     net (fanout=2)        0.611   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X93Y116.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y120.G4    net (fanout=34)       1.183   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X88Y117.CE     net (fanout=20)       1.280   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X88Y117.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<7>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_7
    -------------------------------------------------  ---------------------------
    Total                                      6.815ns (2.578ns logic, 4.237ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxAPipe_4 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.746ns (Levels of Logic = 3)
  Clock Path Skew:      -0.229ns (0.215 - 0.444)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxAPipe_4 to ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y115.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/rxRS_rxAPipe_4
    SLICE_X107Y114.F2    net (fanout=3)        0.660   ftop/gbe0/gmac/rxRS_rxAPipe<4>
    SLICE_X107Y114.X     Tilo                  0.562   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X93Y116.G1     net (fanout=2)        0.972   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_117
    SLICE_X93Y116.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y120.G4    net (fanout=34)       1.183   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X87Y116.CE     net (fanout=20)       1.496   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X87Y116.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<1>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_1
    -------------------------------------------------  ---------------------------
    Total                                      6.746ns (2.435ns logic, 4.311ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.801ns (Levels of Logic = 3)
  Clock Path Skew:      -0.172ns (0.230 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y117.BX    net (fanout=20)       1.163   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y117.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X93Y116.G3     net (fanout=2)        0.611   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X93Y116.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y120.G4    net (fanout=34)       1.183   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X88Y118.CE     net (fanout=20)       1.266   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X88Y118.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      6.801ns (2.578ns logic, 4.223ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.801ns (Levels of Logic = 3)
  Clock Path Skew:      -0.172ns (0.230 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y117.BX    net (fanout=20)       1.163   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y117.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X93Y116.G3     net (fanout=2)        0.611   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X93Y116.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y120.G4    net (fanout=34)       1.183   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X88Y118.CE     net (fanout=20)       1.266   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X88Y118.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      6.801ns (2.578ns logic, 4.223ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_crc/rRemainder_13 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.801ns (Levels of Logic = 3)
  Clock Path Skew:      -0.172ns (0.230 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_crc/rRemainder_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y121.YQ    Tcko                  0.596   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X104Y117.BX    net (fanout=20)       1.163   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X104Y117.X     Tbxx                  0.705   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
                                                       ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117_f5
    SLICE_X93Y116.G3     net (fanout=2)        0.611   ftop/gbe0/gmac/MUX_rxRS_rxF_enq_1__SEL_1117
    SLICE_X93Y116.Y      Tilo                  0.561   ftop/gbe0/gmac/rxRS_crc/rRemainder<8>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X103Y120.G4    net (fanout=34)       1.183   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X103Y120.Y     Tilo                  0.561   ftop/gbe0/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X88Y119.CE     net (fanout=20)       1.266   ftop/gbe0/gmac/rxRS_crc/rRemainder_EN
    SLICE_X88Y119.CLK    Tceck                 0.155   ftop/gbe0/gmac/rxRS_crc/rRemainder<13>
                                                       ftop/gbe0/gmac/rxRS_crc/rRemainder_13
    -------------------------------------------------  ---------------------------
    Total                                      6.801ns (2.578ns logic, 4.223ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.017 - 0.014)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y99.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X113Y98.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X113Y98.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.756ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.788ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.291 - 0.259)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y120.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_13
    SLICE_X93Y121.BX     net (fanout=2)        0.330   ftop/gbe0/gmac/rxRS_rxPipe<13>
    SLICE_X93Y121.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.788ns (0.458ns logic, 0.330ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.761ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_37 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_45 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.783ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (0.073 - 0.051)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_37 to ftop/gbe0/gmac/rxRS_rxPipe_45
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y112.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<37>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_37
    SLICE_X107Y110.BX    net (fanout=2)        0.325   ftop/gbe0/gmac/rxRS_rxPipe<37>
    SLICE_X107Y110.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<45>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_45
    -------------------------------------------------  ---------------------------
    Total                                      0.783ns (0.458ns logic, 0.325ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.776ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.058 - 0.049)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y102.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X110Y102.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X110Y102.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.456 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y107.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X108Y106.G1    net (fanout=10)       0.369   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X108Y106.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.476ns logic, 0.369ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.779ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 1)
  Clock Path Skew:      0.066ns (0.456 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y107.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X108Y106.G1    net (fanout=10)       0.369   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X108Y106.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.476ns logic, 0.369ns route)
                                                       (56.3% logic, 43.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.794ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.006 - 0.005)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y118.XQ     Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X93Y118.BX     net (fanout=2)        0.316   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X93Y118.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.854ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.884ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.278 - 0.248)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y121.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    SLICE_X90Y120.BY     net (fanout=2)        0.328   ftop/gbe0/gmac/rxRS_rxPipe<20>
    SLICE_X90Y120.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.884ns (0.556ns logic, 0.328ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.860ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.058 - 0.049)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y102.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X110Y102.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X110Y102.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.868ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.003 - 0.002)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1 to ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y120.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X106Y121.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg1
    SLICE_X106Y121.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.880ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_12 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.912ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.291 - 0.259)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_12 to ftop/gbe0/gmac/rxRS_rxPipe_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y120.YQ     Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_12
    SLICE_X93Y121.BY     net (fanout=2)        0.371   ftop/gbe0/gmac/rxRS_rxPipe<12>
    SLICE_X93Y121.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_20
    -------------------------------------------------  ---------------------------
    Total                                      0.912ns (0.541ns logic, 0.371ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.918ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.017ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (0.489 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y107.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X106Y106.G1    net (fanout=10)       0.541   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X106Y106.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      1.017ns (0.476ns logic, 0.541ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.918ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.017ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (0.489 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y107.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X106Y106.G1    net (fanout=10)       0.541   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X106Y106.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      1.017ns (0.476ns logic, 0.541ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.924ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.927ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.016 - 0.013)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y114.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X110Y115.BY    net (fanout=1)        0.313   ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X110Y115.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.927ns (0.614ns logic, 0.313ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.927ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.023ns (Levels of Logic = 1)
  Clock Path Skew:      0.096ns (0.486 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y107.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X106Y109.G2    net (fanout=13)       0.607   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X106Y109.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      1.023ns (0.416ns logic, 0.607ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.927ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.023ns (Levels of Logic = 1)
  Clock Path Skew:      0.096ns (0.486 - 0.390)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y107.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X106Y109.G2    net (fanout=13)       0.607   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X106Y109.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      1.023ns (0.416ns logic, 0.607ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.928ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.940ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.081 - 0.069)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y108.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_34
    SLICE_X107Y108.BY    net (fanout=2)        0.341   ftop/gbe0/gmac/rxRS_rxPipe<34>
    SLICE_X107Y108.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.599ns logic, 0.341ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.929ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.976ns (Levels of Logic = 0)
  Clock Path Skew:      0.047ns (0.304 - 0.257)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y118.XQ     Tcko                  0.396   ftop/gbe0/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    SLICE_X92Y116.BX     net (fanout=2)        0.478   ftop/gbe0/gmac/rxRS_rxPipe<17>
    SLICE_X92Y116.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.976ns (0.498ns logic, 0.478ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.940ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 1)
  Clock Path Skew:      0.145ns (0.906 - 0.761)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y101.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X106Y106.G3    net (fanout=13)       0.667   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X106Y106.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.418ns logic, 0.667ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.940ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.085ns (Levels of Logic = 1)
  Clock Path Skew:      0.145ns (0.906 - 0.761)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y101.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X106Y106.G3    net (fanout=13)       0.667   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X106Y106.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.418ns logic, 0.667ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X110Y102.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_3/SR
  Location pin: SLICE_X110Y102.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X110Y102.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sDeqPtr_2/SR
  Location pin: SLICE_X110Y102.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X110Y114.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X110Y114.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X110Y115.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X110Y115.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X110Y101.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X110Y101.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X110Y101.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X110Y101.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X106Y121.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxOperateS_dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2/SR
  Location pin: SLICE_X106Y121.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X110Y107.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X110Y107.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X110Y107.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X110Y107.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X111Y98.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X111Y98.SR
  Clock network: ftop/gbe0/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1365929 paths analyzed, 20350 endpoints analyzed, 2108 failing endpoints
 2108 timing errors detected. (2108 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.771ns.
--------------------------------------------------------------------------------
Slack (setup path):     -5.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_37 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.785ns (Levels of Logic = 9)
  Clock Path Skew:      0.014ns (0.724 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y108.XQ     Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y110.G3     net (fanout=11)       1.351   ftop/cp/cpReq<24>
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/cp/N680
                                                       ftop/cp/_theResult_____1__h32172<2>1_SW1
    SLICE_X58Y110.F2     net (fanout=1)        0.806   ftop/cp/N680
    SLICE_X58Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h32172<2>
                                                       ftop/cp/_theResult_____1__h32172<2>1
    SLICE_X60Y106.G4     net (fanout=11)       0.887   ftop/cp/_theResult_____1__h32172<2>
    SLICE_X60Y106.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00001
    SLICE_X58Y95.F2      net (fanout=16)       1.335   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0000
    SLICE_X58Y95.X       Tilo                  0.601   ftop/cp/N93
                                                       ftop/cp/MUX_wci_reqF_q_0_write_1__VAL_2<11>11
    SLICE_X61Y119.F1     net (fanout=10)       1.559   ftop/cp/N93
    SLICE_X61Y119.XB     Topxb                 1.112   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X69Y130.G2     net (fanout=10)       1.319   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y136.G2     net (fanout=7)        0.671   ftop/cp/cpRespF_ENQ
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X70Y141.G3     net (fanout=40)       1.401   ftop/cp/cpRespF/d0h
    SLICE_X70Y141.Y      Tilo                  0.616   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_or0000<37>_SW0
    SLICE_X70Y141.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<37>_SW0/O
    SLICE_X70Y141.CLK    Tfck                  0.656   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_37_rstpot
                                                       ftop/cp/cpRespF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                     15.785ns (6.435ns logic, 9.350ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.729ns (Levels of Logic = 9)
  Clock Path Skew:      0.014ns (0.724 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y108.XQ     Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y110.G3     net (fanout=11)       1.351   ftop/cp/cpReq<24>
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/cp/N680
                                                       ftop/cp/_theResult_____1__h32172<2>1_SW1
    SLICE_X58Y110.F2     net (fanout=1)        0.806   ftop/cp/N680
    SLICE_X58Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h32172<2>
                                                       ftop/cp/_theResult_____1__h32172<2>1
    SLICE_X60Y106.G4     net (fanout=11)       0.887   ftop/cp/_theResult_____1__h32172<2>
    SLICE_X60Y106.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00001
    SLICE_X58Y95.F2      net (fanout=16)       1.335   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0000
    SLICE_X58Y95.X       Tilo                  0.601   ftop/cp/N93
                                                       ftop/cp/MUX_wci_reqF_q_0_write_1__VAL_2<11>11
    SLICE_X61Y119.F1     net (fanout=10)       1.559   ftop/cp/N93
    SLICE_X61Y119.XB     Topxb                 1.112   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X69Y130.G2     net (fanout=10)       1.319   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y136.G2     net (fanout=7)        0.671   ftop/cp/cpRespF_ENQ
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X71Y141.G2     net (fanout=40)       1.453   ftop/cp/cpRespF/d0h
    SLICE_X71Y141.Y      Tilo                  0.561   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_or0000<21>_SW0
    SLICE_X71Y141.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<21>_SW0/O
    SLICE_X71Y141.CLK    Tfck                  0.602   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_21_rstpot
                                                       ftop/cp/cpRespF/data0_reg_21
    -------------------------------------------------  ---------------------------
    Total                                     15.729ns (6.326ns logic, 9.403ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.728ns (Levels of Logic = 9)
  Clock Path Skew:      0.014ns (0.724 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y108.XQ     Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y110.G3     net (fanout=11)       1.351   ftop/cp/cpReq<24>
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/cp/N680
                                                       ftop/cp/_theResult_____1__h32172<2>1_SW1
    SLICE_X58Y110.F2     net (fanout=1)        0.806   ftop/cp/N680
    SLICE_X58Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h32172<2>
                                                       ftop/cp/_theResult_____1__h32172<2>1
    SLICE_X60Y106.G4     net (fanout=11)       0.887   ftop/cp/_theResult_____1__h32172<2>
    SLICE_X60Y106.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00001
    SLICE_X58Y95.F2      net (fanout=16)       1.335   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0000
    SLICE_X58Y95.X       Tilo                  0.601   ftop/cp/N93
                                                       ftop/cp/MUX_wci_reqF_q_0_write_1__VAL_2<11>11
    SLICE_X61Y119.F1     net (fanout=10)       1.559   ftop/cp/N93
    SLICE_X61Y119.XB     Topxb                 1.112   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X69Y130.G2     net (fanout=10)       1.319   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y136.G2     net (fanout=7)        0.671   ftop/cp/cpRespF_ENQ
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X71Y140.G2     net (fanout=40)       1.453   ftop/cp/cpRespF/d0h
    SLICE_X71Y140.Y      Tilo                  0.561   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_or0000<2>_SW0
    SLICE_X71Y140.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<2>_SW0/O
    SLICE_X71Y140.CLK    Tfck                  0.602   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_2_rstpot
                                                       ftop/cp/cpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     15.728ns (6.326ns logic, 9.402ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.625ns (Levels of Logic = 9)
  Clock Path Skew:      -0.018ns (0.443 - 0.461)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y108.XQ     Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y110.G3     net (fanout=11)       1.351   ftop/cp/cpReq<24>
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/cp/N680
                                                       ftop/cp/_theResult_____1__h32172<2>1_SW1
    SLICE_X58Y110.F2     net (fanout=1)        0.806   ftop/cp/N680
    SLICE_X58Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h32172<2>
                                                       ftop/cp/_theResult_____1__h32172<2>1
    SLICE_X60Y106.G4     net (fanout=11)       0.887   ftop/cp/_theResult_____1__h32172<2>
    SLICE_X60Y106.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00001
    SLICE_X58Y95.F2      net (fanout=16)       1.335   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0000
    SLICE_X58Y95.X       Tilo                  0.601   ftop/cp/N93
                                                       ftop/cp/MUX_wci_reqF_q_0_write_1__VAL_2<11>11
    SLICE_X61Y119.F1     net (fanout=10)       1.559   ftop/cp/N93
    SLICE_X61Y119.XB     Topxb                 1.112   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X69Y130.G2     net (fanout=10)       1.319   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y136.G2     net (fanout=7)        0.671   ftop/cp/cpRespF_ENQ
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X70Y129.G4     net (fanout=40)       0.763   ftop/cp/cpRespF/d0h
    SLICE_X70Y129.Y      Tilo                  0.616   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_or0000<8>_SW0
    SLICE_X70Y129.F2     net (fanout=1)        0.499   ftop/cp/cpRespF/data0_reg_or0000<8>_SW0/O
    SLICE_X70Y129.CLK    Tfck                  0.656   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_8_rstpot
                                                       ftop/cp/cpRespF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     15.625ns (6.435ns logic, 9.190ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.462ns (Levels of Logic = 9)
  Clock Path Skew:      -0.007ns (0.454 - 0.461)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y108.XQ     Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y110.G3     net (fanout=11)       1.351   ftop/cp/cpReq<24>
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/cp/N680
                                                       ftop/cp/_theResult_____1__h32172<2>1_SW1
    SLICE_X58Y110.F2     net (fanout=1)        0.806   ftop/cp/N680
    SLICE_X58Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h32172<2>
                                                       ftop/cp/_theResult_____1__h32172<2>1
    SLICE_X60Y106.G4     net (fanout=11)       0.887   ftop/cp/_theResult_____1__h32172<2>
    SLICE_X60Y106.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00001
    SLICE_X58Y95.F2      net (fanout=16)       1.335   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0000
    SLICE_X58Y95.X       Tilo                  0.601   ftop/cp/N93
                                                       ftop/cp/MUX_wci_reqF_q_0_write_1__VAL_2<11>11
    SLICE_X61Y119.F1     net (fanout=10)       1.559   ftop/cp/N93
    SLICE_X61Y119.XB     Topxb                 1.112   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X69Y130.G2     net (fanout=10)       1.319   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y136.G2     net (fanout=7)        0.671   ftop/cp/cpRespF_ENQ
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X68Y132.G2     net (fanout=40)       0.784   ftop/cp/cpRespF/d0h
    SLICE_X68Y132.Y      Tilo                  0.616   ftop/cp_server_response_get<3>
                                                       ftop/cp/cpRespF/data0_reg_or0000<3>_SW0
    SLICE_X68Y132.F2     net (fanout=1)        0.315   ftop/cp/cpRespF/data0_reg_or0000<3>_SW0/O
    SLICE_X68Y132.CLK    Tfck                  0.656   ftop/cp_server_response_get<3>
                                                       ftop/cp/cpRespF/data0_reg_3_rstpot
                                                       ftop/cp/cpRespF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     15.462ns (6.435ns logic, 9.027ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_37 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.427ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.724 - 0.725)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y109.YQ     Tcko                  0.596   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_25
    SLICE_X67Y110.G2     net (fanout=9)        0.892   ftop/cp/cpReq<25>
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/cp/N680
                                                       ftop/cp/_theResult_____1__h32172<2>1_SW1
    SLICE_X58Y110.F2     net (fanout=1)        0.806   ftop/cp/N680
    SLICE_X58Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h32172<2>
                                                       ftop/cp/_theResult_____1__h32172<2>1
    SLICE_X60Y106.G4     net (fanout=11)       0.887   ftop/cp/_theResult_____1__h32172<2>
    SLICE_X60Y106.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00001
    SLICE_X58Y95.F2      net (fanout=16)       1.335   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0000
    SLICE_X58Y95.X       Tilo                  0.601   ftop/cp/N93
                                                       ftop/cp/MUX_wci_reqF_q_0_write_1__VAL_2<11>11
    SLICE_X61Y119.F1     net (fanout=10)       1.559   ftop/cp/N93
    SLICE_X61Y119.XB     Topxb                 1.112   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X69Y130.G2     net (fanout=10)       1.319   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y136.G2     net (fanout=7)        0.671   ftop/cp/cpRespF_ENQ
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X70Y141.G3     net (fanout=40)       1.401   ftop/cp/cpRespF/d0h
    SLICE_X70Y141.Y      Tilo                  0.616   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_or0000<37>_SW0
    SLICE_X70Y141.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<37>_SW0/O
    SLICE_X70Y141.CLK    Tfck                  0.656   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_37_rstpot
                                                       ftop/cp/cpRespF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                     15.427ns (6.536ns logic, 8.891ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.293ns (Levels of Logic = 9)
  Clock Path Skew:      -0.120ns (0.590 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y108.XQ     Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y110.G3     net (fanout=11)       1.351   ftop/cp/cpReq<24>
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/cp/N680
                                                       ftop/cp/_theResult_____1__h32172<2>1_SW1
    SLICE_X58Y110.F2     net (fanout=1)        0.806   ftop/cp/N680
    SLICE_X58Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h32172<2>
                                                       ftop/cp/_theResult_____1__h32172<2>1
    SLICE_X60Y106.G4     net (fanout=11)       0.887   ftop/cp/_theResult_____1__h32172<2>
    SLICE_X60Y106.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00001
    SLICE_X58Y95.F2      net (fanout=16)       1.335   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0000
    SLICE_X58Y95.X       Tilo                  0.601   ftop/cp/N93
                                                       ftop/cp/MUX_wci_reqF_q_0_write_1__VAL_2<11>11
    SLICE_X61Y119.F1     net (fanout=10)       1.559   ftop/cp/N93
    SLICE_X61Y119.XB     Topxb                 1.112   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X69Y130.G2     net (fanout=10)       1.319   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y136.G2     net (fanout=7)        0.671   ftop/cp/cpRespF_ENQ
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y140.G2     net (fanout=40)       0.895   ftop/cp/cpRespF/d0h
    SLICE_X72Y140.Y      Tilo                  0.616   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_or0000<35>_SW0
    SLICE_X72Y140.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<35>_SW0/O
    SLICE_X72Y140.CLK    Tfck                  0.656   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35_rstpot
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     15.293ns (6.435ns logic, 8.858ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.406ns (Levels of Logic = 9)
  Clock Path Skew:      -0.005ns (0.456 - 0.461)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y108.XQ     Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y110.G3     net (fanout=11)       1.351   ftop/cp/cpReq<24>
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/cp/N680
                                                       ftop/cp/_theResult_____1__h32172<2>1_SW1
    SLICE_X58Y110.F2     net (fanout=1)        0.806   ftop/cp/N680
    SLICE_X58Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h32172<2>
                                                       ftop/cp/_theResult_____1__h32172<2>1
    SLICE_X60Y106.G4     net (fanout=11)       0.887   ftop/cp/_theResult_____1__h32172<2>
    SLICE_X60Y106.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00001
    SLICE_X58Y95.F2      net (fanout=16)       1.335   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0000
    SLICE_X58Y95.X       Tilo                  0.601   ftop/cp/N93
                                                       ftop/cp/MUX_wci_reqF_q_0_write_1__VAL_2<11>11
    SLICE_X61Y119.F1     net (fanout=10)       1.559   ftop/cp/N93
    SLICE_X61Y119.XB     Topxb                 1.112   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X69Y130.G2     net (fanout=10)       1.319   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y136.G2     net (fanout=7)        0.671   ftop/cp/cpRespF_ENQ
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X66Y131.G2     net (fanout=40)       1.022   ftop/cp/cpRespF/d0h
    SLICE_X66Y131.Y      Tilo                  0.616   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_or0000<19>_SW0
    SLICE_X66Y131.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<19>_SW0/O
    SLICE_X66Y131.CLK    Tfck                  0.656   ftop/cp_server_response_get<19>
                                                       ftop/cp/cpRespF/data0_reg_19_rstpot
                                                       ftop/cp/cpRespF/data0_reg_19
    -------------------------------------------------  ---------------------------
    Total                                     15.406ns (6.435ns logic, 8.971ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.371ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.724 - 0.725)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y109.YQ     Tcko                  0.596   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_25
    SLICE_X67Y110.G2     net (fanout=9)        0.892   ftop/cp/cpReq<25>
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/cp/N680
                                                       ftop/cp/_theResult_____1__h32172<2>1_SW1
    SLICE_X58Y110.F2     net (fanout=1)        0.806   ftop/cp/N680
    SLICE_X58Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h32172<2>
                                                       ftop/cp/_theResult_____1__h32172<2>1
    SLICE_X60Y106.G4     net (fanout=11)       0.887   ftop/cp/_theResult_____1__h32172<2>
    SLICE_X60Y106.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00001
    SLICE_X58Y95.F2      net (fanout=16)       1.335   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0000
    SLICE_X58Y95.X       Tilo                  0.601   ftop/cp/N93
                                                       ftop/cp/MUX_wci_reqF_q_0_write_1__VAL_2<11>11
    SLICE_X61Y119.F1     net (fanout=10)       1.559   ftop/cp/N93
    SLICE_X61Y119.XB     Topxb                 1.112   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X69Y130.G2     net (fanout=10)       1.319   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y136.G2     net (fanout=7)        0.671   ftop/cp/cpRespF_ENQ
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X71Y141.G2     net (fanout=40)       1.453   ftop/cp/cpRespF/d0h
    SLICE_X71Y141.Y      Tilo                  0.561   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_or0000<21>_SW0
    SLICE_X71Y141.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<21>_SW0/O
    SLICE_X71Y141.CLK    Tfck                  0.602   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_21_rstpot
                                                       ftop/cp/cpRespF/data0_reg_21
    -------------------------------------------------  ---------------------------
    Total                                     15.371ns (6.427ns logic, 8.944ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.370ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.724 - 0.725)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y109.YQ     Tcko                  0.596   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_25
    SLICE_X67Y110.G2     net (fanout=9)        0.892   ftop/cp/cpReq<25>
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/cp/N680
                                                       ftop/cp/_theResult_____1__h32172<2>1_SW1
    SLICE_X58Y110.F2     net (fanout=1)        0.806   ftop/cp/N680
    SLICE_X58Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h32172<2>
                                                       ftop/cp/_theResult_____1__h32172<2>1
    SLICE_X60Y106.G4     net (fanout=11)       0.887   ftop/cp/_theResult_____1__h32172<2>
    SLICE_X60Y106.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00001
    SLICE_X58Y95.F2      net (fanout=16)       1.335   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0000
    SLICE_X58Y95.X       Tilo                  0.601   ftop/cp/N93
                                                       ftop/cp/MUX_wci_reqF_q_0_write_1__VAL_2<11>11
    SLICE_X61Y119.F1     net (fanout=10)       1.559   ftop/cp/N93
    SLICE_X61Y119.XB     Topxb                 1.112   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X69Y130.G2     net (fanout=10)       1.319   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y136.G2     net (fanout=7)        0.671   ftop/cp/cpRespF_ENQ
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X71Y140.G2     net (fanout=40)       1.453   ftop/cp/cpRespF/d0h
    SLICE_X71Y140.Y      Tilo                  0.561   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_or0000<2>_SW0
    SLICE_X71Y140.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<2>_SW0/O
    SLICE_X71Y140.CLK    Tfck                  0.602   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_2_rstpot
                                                       ftop/cp/cpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     15.370ns (6.427ns logic, 8.943ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_35 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.223ns (Levels of Logic = 8)
  Clock Path Skew:      -0.120ns (0.590 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y108.XQ     Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y110.G3     net (fanout=11)       1.351   ftop/cp/cpReq<24>
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/cp/N680
                                                       ftop/cp/_theResult_____1__h32172<2>1_SW1
    SLICE_X58Y110.F2     net (fanout=1)        0.806   ftop/cp/N680
    SLICE_X58Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h32172<2>
                                                       ftop/cp/_theResult_____1__h32172<2>1
    SLICE_X60Y106.G4     net (fanout=11)       0.887   ftop/cp/_theResult_____1__h32172<2>
    SLICE_X60Y106.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00001
    SLICE_X58Y95.F2      net (fanout=16)       1.335   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0000
    SLICE_X58Y95.X       Tilo                  0.601   ftop/cp/N93
                                                       ftop/cp/MUX_wci_reqF_q_0_write_1__VAL_2<11>11
    SLICE_X61Y119.F1     net (fanout=10)       1.559   ftop/cp/N93
    SLICE_X61Y119.XB     Topxb                 1.112   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X69Y130.G2     net (fanout=10)       1.319   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y138.G3     net (fanout=7)        0.832   ftop/cp/cpRespF_ENQ
    SLICE_X70Y138.Y      Tilo                  0.616   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X72Y140.F3     net (fanout=40)       1.315   ftop/cp/cpRespF/d0di
    SLICE_X72Y140.CLK    Tfck                  0.656   ftop/cp_server_response_get<35>
                                                       ftop/cp/cpRespF/data0_reg_35_rstpot
                                                       ftop/cp/cpRespF/data0_reg_35
    -------------------------------------------------  ---------------------------
    Total                                     15.223ns (5.819ns logic, 9.404ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.326ns (Levels of Logic = 9)
  Clock Path Skew:      -0.003ns (0.707 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y108.XQ     Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y110.G3     net (fanout=11)       1.351   ftop/cp/cpReq<24>
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/cp/N680
                                                       ftop/cp/_theResult_____1__h32172<2>1_SW1
    SLICE_X58Y110.F2     net (fanout=1)        0.806   ftop/cp/N680
    SLICE_X58Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h32172<2>
                                                       ftop/cp/_theResult_____1__h32172<2>1
    SLICE_X60Y106.G4     net (fanout=11)       0.887   ftop/cp/_theResult_____1__h32172<2>
    SLICE_X60Y106.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00001
    SLICE_X58Y95.F2      net (fanout=16)       1.335   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0000
    SLICE_X58Y95.X       Tilo                  0.601   ftop/cp/N93
                                                       ftop/cp/MUX_wci_reqF_q_0_write_1__VAL_2<11>11
    SLICE_X61Y119.F1     net (fanout=10)       1.559   ftop/cp/N93
    SLICE_X61Y119.XB     Topxb                 1.112   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X69Y130.G2     net (fanout=10)       1.319   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y136.G2     net (fanout=7)        0.671   ftop/cp/cpRespF_ENQ
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X70Y142.G1     net (fanout=40)       0.928   ftop/cp/cpRespF/d0h
    SLICE_X70Y142.Y      Tilo                  0.616   ftop/cp_server_response_get<1>
                                                       ftop/cp/cpRespF/data0_reg_or0000<1>_SW0
    SLICE_X70Y142.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<1>_SW0/O
    SLICE_X70Y142.CLK    Tfck                  0.656   ftop/cp_server_response_get<1>
                                                       ftop/cp/cpRespF/data0_reg_1_rstpot
                                                       ftop/cp/cpRespF/data0_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     15.326ns (6.435ns logic, 8.891ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_38 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.326ns (Levels of Logic = 9)
  Clock Path Skew:      0.014ns (0.724 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y108.XQ     Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y110.G3     net (fanout=11)       1.351   ftop/cp/cpReq<24>
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/cp/N680
                                                       ftop/cp/_theResult_____1__h32172<2>1_SW1
    SLICE_X58Y110.F2     net (fanout=1)        0.806   ftop/cp/N680
    SLICE_X58Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h32172<2>
                                                       ftop/cp/_theResult_____1__h32172<2>1
    SLICE_X60Y106.G4     net (fanout=11)       0.887   ftop/cp/_theResult_____1__h32172<2>
    SLICE_X60Y106.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00001
    SLICE_X58Y95.F2      net (fanout=16)       1.335   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0000
    SLICE_X58Y95.X       Tilo                  0.601   ftop/cp/N93
                                                       ftop/cp/MUX_wci_reqF_q_0_write_1__VAL_2<11>11
    SLICE_X61Y119.F1     net (fanout=10)       1.559   ftop/cp/N93
    SLICE_X61Y119.XB     Topxb                 1.112   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X69Y130.G2     net (fanout=10)       1.319   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y136.G2     net (fanout=7)        0.671   ftop/cp/cpRespF_ENQ
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X70Y140.G1     net (fanout=40)       0.928   ftop/cp/cpRespF/d0h
    SLICE_X70Y140.Y      Tilo                  0.616   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_or0000<38>_SW0
    SLICE_X70Y140.F4     net (fanout=1)        0.035   ftop/cp/cpRespF/data0_reg_or0000<38>_SW0/O
    SLICE_X70Y140.CLK    Tfck                  0.656   ftop/cp_server_response_get<38>
                                                       ftop/cp/cpRespF/data0_reg_38_rstpot
                                                       ftop/cp/cpRespF/data0_reg_38
    -------------------------------------------------  ---------------------------
    Total                                     15.326ns (6.435ns logic, 8.891ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_25 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.267ns (Levels of Logic = 9)
  Clock Path Skew:      -0.033ns (0.443 - 0.476)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_25 to ftop/cp/cpRespF/data0_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y109.YQ     Tcko                  0.596   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_25
    SLICE_X67Y110.G2     net (fanout=9)        0.892   ftop/cp/cpReq<25>
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/cp/N680
                                                       ftop/cp/_theResult_____1__h32172<2>1_SW1
    SLICE_X58Y110.F2     net (fanout=1)        0.806   ftop/cp/N680
    SLICE_X58Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h32172<2>
                                                       ftop/cp/_theResult_____1__h32172<2>1
    SLICE_X60Y106.G4     net (fanout=11)       0.887   ftop/cp/_theResult_____1__h32172<2>
    SLICE_X60Y106.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00001
    SLICE_X58Y95.F2      net (fanout=16)       1.335   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0000
    SLICE_X58Y95.X       Tilo                  0.601   ftop/cp/N93
                                                       ftop/cp/MUX_wci_reqF_q_0_write_1__VAL_2<11>11
    SLICE_X61Y119.F1     net (fanout=10)       1.559   ftop/cp/N93
    SLICE_X61Y119.XB     Topxb                 1.112   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X69Y130.G2     net (fanout=10)       1.319   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y136.G2     net (fanout=7)        0.671   ftop/cp/cpRespF_ENQ
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X70Y129.G4     net (fanout=40)       0.763   ftop/cp/cpRespF/d0h
    SLICE_X70Y129.Y      Tilo                  0.616   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_or0000<8>_SW0
    SLICE_X70Y129.F2     net (fanout=1)        0.499   ftop/cp/cpRespF/data0_reg_or0000<8>_SW0/O
    SLICE_X70Y129.CLK    Tfck                  0.656   ftop/cp_server_response_get<8>
                                                       ftop/cp/cpRespF/data0_reg_8_rstpot
                                                       ftop/cp/cpRespF/data0_reg_8
    -------------------------------------------------  ---------------------------
    Total                                     15.267ns (6.536ns logic, 8.731ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_37 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.290ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.724 - 0.725)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y109.XQ     Tcko                  0.521   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X67Y110.G4     net (fanout=6)        0.830   ftop/cp/cpReq<26>
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/cp/N680
                                                       ftop/cp/_theResult_____1__h32172<2>1_SW1
    SLICE_X58Y110.F2     net (fanout=1)        0.806   ftop/cp/N680
    SLICE_X58Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h32172<2>
                                                       ftop/cp/_theResult_____1__h32172<2>1
    SLICE_X60Y106.G4     net (fanout=11)       0.887   ftop/cp/_theResult_____1__h32172<2>
    SLICE_X60Y106.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00001
    SLICE_X58Y95.F2      net (fanout=16)       1.335   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0000
    SLICE_X58Y95.X       Tilo                  0.601   ftop/cp/N93
                                                       ftop/cp/MUX_wci_reqF_q_0_write_1__VAL_2<11>11
    SLICE_X61Y119.F1     net (fanout=10)       1.559   ftop/cp/N93
    SLICE_X61Y119.XB     Topxb                 1.112   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X69Y130.G2     net (fanout=10)       1.319   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y136.G2     net (fanout=7)        0.671   ftop/cp/cpRespF_ENQ
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X70Y141.G3     net (fanout=40)       1.401   ftop/cp/cpRespF/d0h
    SLICE_X70Y141.Y      Tilo                  0.616   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_or0000<37>_SW0
    SLICE_X70Y141.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<37>_SW0/O
    SLICE_X70Y141.CLK    Tfck                  0.656   ftop/cp_server_response_get<37>
                                                       ftop/cp/cpRespF/data0_reg_37_rstpot
                                                       ftop/cp/cpRespF/data0_reg_37
    -------------------------------------------------  ---------------------------
    Total                                     15.290ns (6.461ns logic, 8.829ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_34 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.127ns (Levels of Logic = 9)
  Clock Path Skew:      -0.120ns (0.590 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y108.XQ     Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y110.G3     net (fanout=11)       1.351   ftop/cp/cpReq<24>
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/cp/N680
                                                       ftop/cp/_theResult_____1__h32172<2>1_SW1
    SLICE_X58Y110.F2     net (fanout=1)        0.806   ftop/cp/N680
    SLICE_X58Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h32172<2>
                                                       ftop/cp/_theResult_____1__h32172<2>1
    SLICE_X60Y106.G4     net (fanout=11)       0.887   ftop/cp/_theResult_____1__h32172<2>
    SLICE_X60Y106.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00001
    SLICE_X58Y95.F2      net (fanout=16)       1.335   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0000
    SLICE_X58Y95.X       Tilo                  0.601   ftop/cp/N93
                                                       ftop/cp/MUX_wci_reqF_q_0_write_1__VAL_2<11>11
    SLICE_X61Y119.F1     net (fanout=10)       1.559   ftop/cp/N93
    SLICE_X61Y119.XB     Topxb                 1.112   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X69Y130.G2     net (fanout=10)       1.319   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y136.G2     net (fanout=7)        0.671   ftop/cp/cpRespF_ENQ
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X73Y140.G3     net (fanout=40)       0.852   ftop/cp/cpRespF/d0h
    SLICE_X73Y140.Y      Tilo                  0.561   ftop/cp_server_response_get<34>
                                                       ftop/cp/cpRespF/data0_reg_or0000<34>_SW0
    SLICE_X73Y140.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<34>_SW0/O
    SLICE_X73Y140.CLK    Tfck                  0.602   ftop/cp_server_response_get<34>
                                                       ftop/cp/cpRespF/data0_reg_34_rstpot
                                                       ftop/cp/cpRespF/data0_reg_34
    -------------------------------------------------  ---------------------------
    Total                                     15.127ns (6.326ns logic, 8.801ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.234ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.724 - 0.725)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y109.XQ     Tcko                  0.521   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X67Y110.G4     net (fanout=6)        0.830   ftop/cp/cpReq<26>
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/cp/N680
                                                       ftop/cp/_theResult_____1__h32172<2>1_SW1
    SLICE_X58Y110.F2     net (fanout=1)        0.806   ftop/cp/N680
    SLICE_X58Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h32172<2>
                                                       ftop/cp/_theResult_____1__h32172<2>1
    SLICE_X60Y106.G4     net (fanout=11)       0.887   ftop/cp/_theResult_____1__h32172<2>
    SLICE_X60Y106.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00001
    SLICE_X58Y95.F2      net (fanout=16)       1.335   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0000
    SLICE_X58Y95.X       Tilo                  0.601   ftop/cp/N93
                                                       ftop/cp/MUX_wci_reqF_q_0_write_1__VAL_2<11>11
    SLICE_X61Y119.F1     net (fanout=10)       1.559   ftop/cp/N93
    SLICE_X61Y119.XB     Topxb                 1.112   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X69Y130.G2     net (fanout=10)       1.319   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y136.G2     net (fanout=7)        0.671   ftop/cp/cpRespF_ENQ
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X71Y141.G2     net (fanout=40)       1.453   ftop/cp/cpRespF/d0h
    SLICE_X71Y141.Y      Tilo                  0.561   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_or0000<21>_SW0
    SLICE_X71Y141.F4     net (fanout=1)        0.022   ftop/cp/cpRespF/data0_reg_or0000<21>_SW0/O
    SLICE_X71Y141.CLK    Tfck                  0.602   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_21_rstpot
                                                       ftop/cp/cpRespF/data0_reg_21
    -------------------------------------------------  ---------------------------
    Total                                     15.234ns (6.352ns logic, 8.882ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.233ns (Levels of Logic = 9)
  Clock Path Skew:      -0.001ns (0.724 - 0.725)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y109.XQ     Tcko                  0.521   ftop/cp/cpReq<26>
                                                       ftop/cp/cpReq_26
    SLICE_X67Y110.G4     net (fanout=6)        0.830   ftop/cp/cpReq<26>
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/cp/N680
                                                       ftop/cp/_theResult_____1__h32172<2>1_SW1
    SLICE_X58Y110.F2     net (fanout=1)        0.806   ftop/cp/N680
    SLICE_X58Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h32172<2>
                                                       ftop/cp/_theResult_____1__h32172<2>1
    SLICE_X60Y106.G4     net (fanout=11)       0.887   ftop/cp/_theResult_____1__h32172<2>
    SLICE_X60Y106.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00001
    SLICE_X58Y95.F2      net (fanout=16)       1.335   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0000
    SLICE_X58Y95.X       Tilo                  0.601   ftop/cp/N93
                                                       ftop/cp/MUX_wci_reqF_q_0_write_1__VAL_2<11>11
    SLICE_X61Y119.F1     net (fanout=10)       1.559   ftop/cp/N93
    SLICE_X61Y119.XB     Topxb                 1.112   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X69Y130.G2     net (fanout=10)       1.319   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y136.G2     net (fanout=7)        0.671   ftop/cp/cpRespF_ENQ
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X71Y140.G2     net (fanout=40)       1.453   ftop/cp/cpRespF/d0h
    SLICE_X71Y140.Y      Tilo                  0.561   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_or0000<2>_SW0
    SLICE_X71Y140.F3     net (fanout=1)        0.021   ftop/cp/cpRespF/data0_reg_or0000<2>_SW0/O
    SLICE_X71Y140.CLK    Tfck                  0.602   ftop/cp_server_response_get<2>
                                                       ftop/cp/cpRespF/data0_reg_2_rstpot
                                                       ftop/cp/cpRespF/data0_reg_2
    -------------------------------------------------  ---------------------------
    Total                                     15.233ns (6.352ns logic, 8.881ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.229ns (Levels of Logic = 9)
  Clock Path Skew:      0.025ns (0.735 - 0.710)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y108.XQ     Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y110.G3     net (fanout=11)       1.351   ftop/cp/cpReq<24>
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/cp/N680
                                                       ftop/cp/_theResult_____1__h32172<2>1_SW1
    SLICE_X58Y110.F2     net (fanout=1)        0.806   ftop/cp/N680
    SLICE_X58Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h32172<2>
                                                       ftop/cp/_theResult_____1__h32172<2>1
    SLICE_X60Y106.G4     net (fanout=11)       0.887   ftop/cp/_theResult_____1__h32172<2>
    SLICE_X60Y106.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00001
    SLICE_X58Y95.F2      net (fanout=16)       1.335   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0000
    SLICE_X58Y95.X       Tilo                  0.601   ftop/cp/N93
                                                       ftop/cp/MUX_wci_reqF_q_0_write_1__VAL_2<11>11
    SLICE_X61Y119.F1     net (fanout=10)       1.559   ftop/cp/N93
    SLICE_X61Y119.XB     Topxb                 1.112   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X69Y130.G2     net (fanout=10)       1.319   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y136.G2     net (fanout=7)        0.671   ftop/cp/cpRespF_ENQ
    SLICE_X70Y136.Y      Tilo                  0.616   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X71Y138.G2     net (fanout=40)       0.624   ftop/cp/cpRespF/d0h
    SLICE_X71Y138.Y      Tilo                  0.561   ftop/cp_server_response_get<5>
                                                       ftop/cp/cpRespF/data0_reg_or0000<5>_SW0
    SLICE_X71Y138.F2     net (fanout=1)        0.351   ftop/cp/cpRespF/data0_reg_or0000<5>_SW0/O
    SLICE_X71Y138.CLK    Tfck                  0.602   ftop/cp_server_response_get<5>
                                                       ftop/cp/cpRespF/data0_reg_5_rstpot
                                                       ftop/cp/cpRespF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                     15.229ns (6.326ns logic, 8.903ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_36 (FF)
  Requirement:          10.000ns
  Data Path Delay:      15.195ns (Levels of Logic = 8)
  Clock Path Skew:      0.013ns (0.474 - 0.461)
  Source Clock:         ftop/sys0Clk rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y108.XQ     Tcko                  0.495   ftop/cp/cpReq<24>
                                                       ftop/cp/cpReq_24
    SLICE_X67Y110.G3     net (fanout=11)       1.351   ftop/cp/cpReq<24>
    SLICE_X67Y110.Y      Tilo                  0.561   ftop/cp/N680
                                                       ftop/cp/_theResult_____1__h32172<2>1_SW1
    SLICE_X58Y110.F2     net (fanout=1)        0.806   ftop/cp/N680
    SLICE_X58Y110.X      Tilo                  0.601   ftop/cp/_theResult_____1__h32172<2>
                                                       ftop/cp/_theResult_____1__h32172<2>1
    SLICE_X60Y106.G4     net (fanout=11)       0.887   ftop/cp/_theResult_____1__h32172<2>
    SLICE_X60Y106.Y      Tilo                  0.616   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq00001
    SLICE_X58Y95.F2      net (fanout=16)       1.335   ftop/cp/IF_IF_cpReq_63_BITS_37_TO_36_810_EQ_2_811_THEN_ETC___d1853_cmp_eq0000
    SLICE_X58Y95.X       Tilo                  0.601   ftop/cp/N93
                                                       ftop/cp/MUX_wci_reqF_q_0_write_1__VAL_2<11>11
    SLICE_X61Y119.F1     net (fanout=10)       1.559   ftop/cp/N93
    SLICE_X61Y119.XB     Topxb                 1.112   ftop/cp/CAN_FIRE_RL_cpDispatch_F_T_T_T_cmp_eq0000
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<12>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<12>
    SLICE_X69Y130.G2     net (fanout=10)       1.319   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X69Y130.Y      Tilo                  0.561   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X70Y138.G3     net (fanout=7)        0.832   ftop/cp/cpRespF_ENQ
    SLICE_X70Y138.Y      Tilo                  0.616   ftop/cp_server_response_get<9>
                                                       ftop/cp/cpRespF/d0di1
    SLICE_X71Y132.F2     net (fanout=40)       1.341   ftop/cp/cpRespF/d0di
    SLICE_X71Y132.CLK    Tfck                  0.602   ftop/cp_server_response_get<36>
                                                       ftop/cp/cpRespF/data0_reg_36_rstpot
                                                       ftop/cp/cpRespF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                     15.195ns (5.765ns logic, 9.430ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_7 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.167ns (0.740 - 0.573)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_7 to ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y73.YQ     Tcko                  0.419   ftop/pwrk/i2cC_vrReadData_7
                                                       ftop/pwrk/i2cC_vrReadData_7
    SLICE_X102Y70.BY     net (fanout=2)        0.310   ftop/pwrk/i2cC_vrReadData_7
    SLICE_X102Y70.CLK    Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fResponse/_varindex0000<7>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.289ns logic, 0.310ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_7 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.167ns (0.740 - 0.573)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_7 to ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y73.YQ     Tcko                  0.419   ftop/pwrk/i2cC_vrReadData_7
                                                       ftop/pwrk/i2cC_vrReadData_7
    SLICE_X102Y70.BY     net (fanout=2)        0.310   ftop/pwrk/i2cC_vrReadData_7
    SLICE_X102Y70.CLK    Tdh         (-Th)     0.129   ftop/pwrk/i2cC_fResponse/_varindex0000<7>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.290ns logic, 0.310ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_1 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.598ns (Levels of Logic = 1)
  Clock Path Skew:      0.128ns (0.539 - 0.411)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_1 to ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y143.XQ     Tcko                  0.396   ftop/cp/td<1>
                                                       ftop/cp/td_1
    SLICE_X60Y144.BY     net (fanout=2)        0.332   ftop/cp/td<1>
    SLICE_X60Y144.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<33>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.598ns (0.266ns logic, 0.332ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_1 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.128ns (0.539 - 0.411)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_1 to ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y143.XQ     Tcko                  0.396   ftop/cp/td<1>
                                                       ftop/cp/td_1
    SLICE_X60Y144.BY     net (fanout=2)        0.332   ftop/cp/td<1>
    SLICE_X60Y144.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<33>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem34.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (0.267ns logic, 0.332ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_23 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.581ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (0.547 - 0.448)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_23 to ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y158.XQ     Tcko                  0.396   ftop/cp/td<23>
                                                       ftop/cp/td_23
    SLICE_X62Y160.BY     net (fanout=2)        0.315   ftop/cp/td<23>
    SLICE_X62Y160.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<55>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.581ns (0.266ns logic, 0.315ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_23 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.099ns (0.547 - 0.448)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_23 to ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y158.XQ     Tcko                  0.396   ftop/cp/td<23>
                                                       ftop/cp/td_23
    SLICE_X62Y160.BY     net (fanout=2)        0.315   ftop/cp/td<23>
    SLICE_X62Y160.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<55>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem56.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.582ns (0.267ns logic, 0.315ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_0 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.147ns (0.558 - 0.411)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_0 to ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y143.YQ     Tcko                  0.419   ftop/cp/td<1>
                                                       ftop/cp/td_0
    SLICE_X60Y143.BY     net (fanout=2)        0.341   ftop/cp/td<0>
    SLICE_X60Y143.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<32>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_0 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.147ns (0.558 - 0.411)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_0 to ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X63Y143.YQ     Tcko                  0.419   ftop/cp/td<1>
                                                       ftop/cp/td_0
    SLICE_X60Y143.BY     net (fanout=2)        0.341   ftop/cp/td<0>
    SLICE_X60Y143.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<32>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem33.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_6 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.687ns (Levels of Logic = 1)
  Clock Path Skew:      0.182ns (0.732 - 0.550)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_6 to ftop/pwrk/i2cC_fResponse/Mram_arr7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y73.XQ     Tcko                  0.396   ftop/pwrk/i2cC_vrReadData_6
                                                       ftop/pwrk/i2cC_vrReadData_6
    SLICE_X100Y70.BY     net (fanout=3)        0.421   ftop/pwrk/i2cC_vrReadData_6
    SLICE_X100Y70.CLK    Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fResponse/_varindex0000<6>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.687ns (0.266ns logic, 0.421ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.506ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_6 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.182ns (0.732 - 0.550)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_6 to ftop/pwrk/i2cC_fResponse/Mram_arr7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y73.XQ     Tcko                  0.396   ftop/pwrk/i2cC_vrReadData_6
                                                       ftop/pwrk/i2cC_vrReadData_6
    SLICE_X100Y70.BY     net (fanout=3)        0.421   ftop/pwrk/i2cC_vrReadData_6
    SLICE_X100Y70.CLK    Tdh         (-Th)     0.129   ftop/pwrk/i2cC_fResponse/_varindex0000<6>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.688ns (0.267ns logic, 0.421ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_25 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr26.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.602ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.543 - 0.489)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_25 to ftop/iqadc/wci_wslv_reqF/Mram_arr26.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y145.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<25>
                                                       ftop/cp/wci_reqF_3_q_0_25
    SLICE_X44Y146.BY     net (fanout=2)        0.336   ftop/cp_wci_Vm_10_MData<25>
    SLICE_X44Y146.CLK    Tdh         (-Th)     0.130   ftop/iqadc/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr26.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.602ns (0.266ns logic, 0.336ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_3_q_0_25 (FF)
  Destination:          ftop/iqadc/wci_wslv_reqF/Mram_arr26.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.543 - 0.489)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_3_q_0_25 to ftop/iqadc/wci_wslv_reqF/Mram_arr26.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y145.XQ     Tcko                  0.396   ftop/cp_wci_Vm_10_MData<25>
                                                       ftop/cp/wci_reqF_3_q_0_25
    SLICE_X44Y146.BY     net (fanout=2)        0.336   ftop/cp_wci_Vm_10_MData<25>
    SLICE_X44Y146.CLK    Tdh         (-Th)     0.129   ftop/iqadc/wci_wslv_reqF/_varindex0000<25>
                                                       ftop/iqadc/wci_wslv_reqF/Mram_arr26.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.603ns (0.267ns logic, 0.336ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_14 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem47.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.527 - 0.448)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_14 to ftop/cp/timeServ_setRefF/Mram_fifoMem47.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y159.YQ     Tcko                  0.419   ftop/cp/td<15>
                                                       ftop/cp/td_14
    SLICE_X62Y159.BY     net (fanout=2)        0.340   ftop/cp/td<14>
    SLICE_X62Y159.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<46>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem47.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.629ns (0.289ns logic, 0.340ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_14 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem47.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.079ns (0.527 - 0.448)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_14 to ftop/cp/timeServ_setRefF/Mram_fifoMem47.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y159.YQ     Tcko                  0.419   ftop/cp/td<15>
                                                       ftop/cp/td_14
    SLICE_X62Y159.BY     net (fanout=2)        0.340   ftop/cp/td<14>
    SLICE_X62Y159.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<46>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem47.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.290ns logic, 0.340ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_5 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.513 - 0.458)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_5 to ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y145.XQ     Tcko                  0.396   ftop/cp/td<5>
                                                       ftop/cp/td_5
    SLICE_X58Y144.BY     net (fanout=2)        0.341   ftop/cp/td<5>
    SLICE_X58Y144.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<37>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.553ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_5 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.608ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.513 - 0.458)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_5 to ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y145.XQ     Tcko                  0.396   ftop/cp/td<5>
                                                       ftop/cp/td_5
    SLICE_X58Y144.BY     net (fanout=2)        0.341   ftop/cp/td<5>
    SLICE_X58Y144.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<37>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem38.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.608ns (0.267ns logic, 0.341ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.560ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_3 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr4.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.632ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.439 - 0.367)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_3 to ftop/pwrk/i2cC_fResponse/Mram_arr4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y69.YQ     Tcko                  0.419   ftop/pwrk/i2cC_vrReadData_4
                                                       ftop/pwrk/i2cC_vrReadData_3
    SLICE_X102Y68.BY     net (fanout=3)        0.343   ftop/pwrk/i2cC_vrReadData_3
    SLICE_X102Y68.CLK    Tdh         (-Th)     0.130   ftop/pwrk/i2cC_fResponse/_varindex0000<3>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.289ns logic, 0.343ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_3 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.493 - 0.458)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_3 to ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y144.XQ     Tcko                  0.396   ftop/cp/td<3>
                                                       ftop/cp/td_3
    SLICE_X58Y146.BY     net (fanout=2)        0.330   ftop/cp/td<3>
    SLICE_X58Y146.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<35>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.266ns logic, 0.330ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pwrk/i2cC_vrReadData_3 (FF)
  Destination:          ftop/pwrk/i2cC_fResponse/Mram_arr4.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.633ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.439 - 0.367)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/pwrk/i2cC_vrReadData_3 to ftop/pwrk/i2cC_fResponse/Mram_arr4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y69.YQ     Tcko                  0.419   ftop/pwrk/i2cC_vrReadData_4
                                                       ftop/pwrk/i2cC_vrReadData_3
    SLICE_X102Y68.BY     net (fanout=3)        0.343   ftop/pwrk/i2cC_vrReadData_3
    SLICE_X102Y68.CLK    Tdh         (-Th)     0.129   ftop/pwrk/i2cC_fResponse/_varindex0000<3>
                                                       ftop/pwrk/i2cC_fResponse/Mram_arr4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.633ns (0.290ns logic, 0.343ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_3 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 1)
  Clock Path Skew:      0.035ns (0.493 - 0.458)
  Source Clock:         ftop/sys0Clk rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_3 to ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y144.XQ     Tcko                  0.396   ftop/cp/td<3>
                                                       ftop/cp/td_3
    SLICE_X58Y146.BY     net (fanout=2)        0.330   ftop/cp/td<3>
    SLICE_X58Y146.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<35>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem36.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (0.267ns logic, 0.330ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<97>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_97/SR
  Location pin: SLICE_X32Y99.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<97>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_97/SR
  Location pin: SLICE_X32Y99.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<97>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_96/SR
  Location pin: SLICE_X32Y99.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/iqadc/adcCore_statsCC_dD_OUT<97>/SR
  Logical resource: ftop/iqadc/adcCore_statsCC/dD_OUT_96/SR
  Location pin: SLICE_X32Y99.SR
  Clock network: ftop/iqadc/RST_N_adcSdrRst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_11/SR
  Location pin: SLICE_X60Y135.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_11/SR
  Location pin: SLICE_X60Y135.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_10/SR
  Location pin: SLICE_X60Y135.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_10/SR
  Location pin: SLICE_X60Y135.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<21>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_21/SR
  Location pin: SLICE_X70Y156.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<21>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_21/SR
  Location pin: SLICE_X70Y156.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<21>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_20/SR
  Location pin: SLICE_X70Y156.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<21>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_20/SR
  Location pin: SLICE_X70Y156.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<13>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_13/SR
  Location pin: SLICE_X70Y150.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<13>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_13/SR
  Location pin: SLICE_X70Y150.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<13>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_12/SR
  Location pin: SLICE_X70Y150.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<13>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_12/SR
  Location pin: SLICE_X70Y150.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<31>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_31/SR
  Location pin: SLICE_X70Y155.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<31>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_31/SR
  Location pin: SLICE_X70Y155.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<31>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_30/SR
  Location pin: SLICE_X70Y155.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------
Slack: 7.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<31>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_30/SR
  Location pin: SLICE_X70Y155.SR
  Clock network: ftop/sys0Rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|     15.771ns|            0|         2108|            2|      1365929|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|     15.771ns|          N/A|         2108|            0|      1365929|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.435|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |   13.292|         |    3.534|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   15.771|         |         |         |
sys0_clkp      |   15.771|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   15.771|         |         |         |
sys0_clkp      |   15.771|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 3625  Score: 6513638  (Setup/Max: 6489226, Hold: 24412)

Constraints cover 1633523 paths, 0 nets, and 43090 connections

Design statistics:
   Minimum period:  15.771ns{1}   (Maximum frequency:  63.408MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 25 14:43:28 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 636 MB



