INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/cam_reg_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_reg_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/camera_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/sccb_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccb_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sim_1/new/sim_sccb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_sccb1
