parent	,	V_6
of_clk_add_provider	,	F_17
CLK_MULTIPLIER_ROUND_CLOSEST	,	V_39
mult	,	V_14
err_free_array	,	V_28
__iomem	,	T_2
shift	,	V_34
SUN4I_PLL2_POST_DIV_SHIFT	,	V_46
SUN4I_A10_PLL2_1X	,	V_48
clk_onecell_data	,	V_11
clk_num	,	V_52
hw	,	V_40
of_node_full_name	,	F_3
clk_data	,	V_12
post_div_offset	,	V_3
reg	,	V_17
u32	,	T_3
SUN4I_PLL2_PRE_DIV_SHIFT	,	V_23
sun5i_a13_pll2_setup	,	F_22
lock	,	V_32
SUN4I_PLL2_PRE_DIV_WIDTH	,	V_24
val	,	V_18
clk_register_composite	,	F_11
SUN4I_A10_PLL2_8X	,	V_51
clk	,	V_7
SUN4I_A10_PLL2_4X	,	V_50
err_free_multiplier	,	V_44
__clk_get_name	,	F_10
node	,	V_2
sun4i_a10_pll2_lock	,	V_27
clk_name	,	V_4
of_clk_get_parent_name	,	F_7
sun4i_pll2_setup	,	F_1
CLK_DIVIDER_ONE_BASED	,	V_25
of_property_read_string_index	,	F_14
name	,	V_5
pr_err	,	F_9
GFP_KERNEL	,	V_19
"clock-output-names"	,	L_5
clks	,	V_8
SUN4I_PLL2_N_SHIFT	,	V_35
iounmap	,	F_20
err_unregister_prediv	,	V_29
CLK_MULTIPLIER_ZERO_BYPASS	,	V_38
kfree	,	F_18
err_unmap	,	V_20
SUN4I_PLL2_OUTPUTS	,	V_21
prediv_clk	,	V_10
flags	,	V_37
err_free_data	,	V_22
clk_register_divider	,	F_8
device_node	,	V_1
clk_unregister_divider	,	F_19
clk_multiplier_ops	,	V_41
kzalloc	,	F_5
"Couldn't register the prediv clock\n"	,	L_2
bit_idx	,	V_30
SUN4I_PLL2_ENABLE	,	V_31
clk_register_fixed_factor	,	F_15
base_clk	,	V_9
of_io_request_and_map	,	F_2
"pll2-prediv"	,	L_1
readl	,	F_12
CLK_DIVIDER_ALLOW_ZERO	,	V_26
writel	,	F_13
SUN4I_A10_PLL2_2X	,	V_49
"Couldn't register the base multiplier clock\n"	,	L_4
kcalloc	,	F_6
WARN_ON	,	F_16
err_free_gate	,	V_33
clk_multiplier	,	V_13
clk_gate_ops	,	V_42
CLK_SET_RATE_PARENT	,	V_43
__init	,	T_1
width	,	V_36
sun4i_a10_pll2_setup	,	F_21
SUN4I_PLL2_POST_DIV_MASK	,	V_45
SUN4I_PLL2_POST_DIV_VALUE	,	V_47
gate	,	V_16
"pll2-base"	,	L_3
of_clk_src_onecell_get	,	V_53
clk_gate	,	V_15
IS_ERR	,	F_4
