{"bookmarked": 3, "bucket_name": "Today", "bucket_order": 3, "change_log": [{"anon": "no", "data": "idvtvowvfpu7kb", "type": "create", "uid": "ibtip4ceues3g0", "when": "2015-08-28T16:02:43Z"}, {"anon": "no", "data": "idvtwftyrc06u8", "type": "update", "uid": "ibtip4ceues3g0", "when": "2015-08-28T16:03:17Z"}], "children": [], "config": {}, "created": "2015-08-28T16:02:43Z", "data": {"embed_links": []}, "default_anonymity": "no", "drafts": {}, "folders": ["announcements"], "history": [{"anon": "no", "content": "<p>Hello,</p>\n<p></p>\n<p>There has been some confusion about EECS 151. Please see below for an\u00a0explanation of the class from Prof.\u00a0Stojanovic.</p>\n<p></p>\n<div>EECS151 Introduction to Digital Design and Integrated Circuits (previously EE141 and CS150) - 3 units - letter graded</div>\n<div></div>\n<div>An introduction to digital circuit and system design. The material provides a top-down view of the principles, components, and methodologies for large scale digital system design. The underlying CMOS devices and manufacturing technologies are introduced, but quickly abstracted to higher levels to focus the class on design of larger digital modules for both FPGAs (field programmable gate arrays) and ASICs (application specific integrated circuits). The class includes\u00a0extensive use of industrial grade design automation and verification tools for assignments, labs, and projects.</div>\n<div>The class has two lab options: ASIC Lab (<a href=\"http://guide.berkeley.edu/search/?P=EECS%20151LA\" target=\"_blank\">EECS\u00a0151LA</a>) and FPGA Lab (<a href=\"http://guide.berkeley.edu/search/?P=EECS%20151LB\" target=\"_blank\">EECS\u00a0151LB</a>). Students must enroll in at least one of the labs concurrently with the class.</div>\n<div>\u00a0</div>\n<div>EECS151LA -\u00a0\u00a0Application Specific Integrated Circuits Laboratory\u00a0- 2 units - letter graded, must enroll in EECS151</div>\n<div>This lab lays the foundation of modern digital design by first presenting the scripting and hardware description language base for specification of digital systems and interactions with tool flows. The labs are centered on a large design with the focus on rapid design space exploration. The lab exercises culminate with a project design, e.g., implementation of a three-stage RISC-V processor with a register file and caches. The design is mapped to simulation and layout</div>\n<div>\u00a0</div>\n<div>EECS151LB -\u00a0Field Programmable Gate Array Laboratory\u00a0- 2 units - letter graded, must enroll in EECS151</div>\n<div>This lab covers the design of modern digital systems with Field-Programmable Gate Array (FPGA) platforms. A series of lab exercises provide the background and practice of digital design using a modern FPGA design tool flow. Digital synthesis, partitioning, placement, routing, and simulation tools for FPGAs are covered in detail. The labs exercises culminate with a large design project, e.g., an implementation of a full three-stage RISC-V processor system, with caches</div>", "created": "2015-08-28T16:03:17Z", "subject": "EECS 151 Clarification", "uid": "ibtip4ceues3g0"}, {"anon": "no", "content": "<p>Hello,</p>\n<p></p>\n<p>There has been some confusion about EECS 151. Please see an explanation of the class from Prof.\u00a0Stojanovic.</p>\n<p></p>\n<div>EECS151 Introduction to Digital Design and Integrated Circuits (previously EE141 and CS150) - 3 units - letter graded</div>\n<div></div>\n<div>An introduction to digital circuit and system design. The material provides a top-down view of the principles, components, and methodologies for large scale digital system design. The underlying CMOS devices and manufacturing technologies are introduced, but quickly abstracted to higher levels to focus the class on design of larger digital modules for both FPGAs (field programmable gate arrays) and ASICs (application specific integrated circuits). The class includes\u00a0extensive use of industrial grade design automation and verification tools for assignments, labs, and projects.</div>\n<div>The class has two lab options: ASIC Lab (<a href=\"http://guide.berkeley.edu/search/?P=EECS%20151LA\" target=\"_blank\">EECS\u00a0151LA</a>) and FPGA Lab (<a href=\"http://guide.berkeley.edu/search/?P=EECS%20151LB\" target=\"_blank\">EECS\u00a0151LB</a>). Students must enroll in at least one of the labs concurrently with the class.</div>\n<div>\u00a0</div>\n<div>EECS151LA -\u00a0\u00a0Application Specific Integrated Circuits Laboratory\u00a0- 2 units - letter graded, must enroll in EECS151</div>\n<div>This lab lays the foundation of modern digital design by first presenting the scripting and hardware description language base for specification of digital systems and interactions with tool flows. The labs are centered on a large design with the focus on rapid design space exploration. The lab exercises culminate with a project design, e.g., implementation of a three-stage RISC-V processor with a register file and caches. The design is mapped to simulation and layout</div>\n<div>\u00a0</div>\n<div>EECS151LB -\u00a0Field Programmable Gate Array Laboratory\u00a0- 2 units - letter graded, must enroll in EECS151</div>\n<div>This lab covers the design of modern digital systems with Field-Programmable Gate Array (FPGA) platforms. A series of lab exercises provide the background and practice of digital design using a modern FPGA design tool flow. Digital synthesis, partitioning, placement, routing, and simulation tools for FPGAs are covered in detail. The labs exercises culminate with a large design project, e.g., an implementation of a full three-stage RISC-V processor system, with caches</div>", "created": "2015-08-28T16:02:43Z", "subject": "EECS 151 Clarification", "uid": "ibtip4ceues3g0"}], "i_edits": [], "id": "idvtvows6hl7ka", "is_bookmarked": false, "is_tag_good": false, "my_favorite": false, "no_answer_followup": 0, "nr": 400, "num_favorites": 0, "q_edits": [], "request_instructor": 0, "request_instructor_me": false, "s_edits": [], "status": "active", "t": 1654556405348, "tag_good": [], "tag_good_arr": [], "tags": ["announcements", "instructor-note"], "type": "note", "unique_views": 341}