Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Elia Yfrach\Desktop\Project\Processing_Unit\PLL.qsys" --block-symbol-file --output-directory="C:\Users\Elia Yfrach\Desktop\Project\Processing_Unit\PLL" --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading Processing_Unit/PLL.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding pll_0 [altera_pll 17.0]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: PLL.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: PLL.pll_0: Able to implement PLL with user settings
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Elia Yfrach\Desktop\Project\Processing_Unit\PLL.qsys" --synthesis=VHDL --output-directory="C:\Users\Elia Yfrach\Desktop\Project\Processing_Unit\PLL\synthesis" --family="Cyclone V" --part=5CGXFC5C6F27C7
Progress: Loading Processing_Unit/PLL.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.0]
Progress: Parameterizing module clk_0
Progress: Adding pll_0 [altera_pll 17.0]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: PLL.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: PLL.pll_0: Able to implement PLL with user settings
Info: PLL: Generating PLL "PLL" for QUARTUS_SYNTH
Info: pll_0: "PLL" instantiated altera_pll "pll_0"
Info: PLL: Done "PLL" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
