{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 26 09:12:41 2012 " "Info: Processing started: Mon Mar 26 09:12:41 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxa.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file muxa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxa-SYN " "Info (12022): Found design unit 1: muxa-SYN" {  } { { "MuxA.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/MuxA.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxA " "Info (12023): Found entity 1: MuxA" {  } { { "MuxA.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/MuxA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxb.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file muxb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxb-SYN " "Info (12022): Found design unit 1: muxb-SYN" {  } { { "MuxB.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/MuxB.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxB " "Info (12023): Found entity 1: MuxB" {  } { { "MuxB.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/MuxB.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Info (12023): Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxc.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file muxc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxc-SYN " "Info (12022): Found design unit 1: muxc-SYN" {  } { { "MuxC.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/MuxC.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxC " "Info (12023): Found entity 1: MuxC" {  } { { "MuxC.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/MuxC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d-latch.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file d-latch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d-latch " "Info (12023): Found entity 1: d-latch" {  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d-ff.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file d-ff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d-ff " "Info (12023): Found entity 1: d-ff" {  } { { "d-ff.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-ff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_24bit.bdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file dff_24bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_24BIT " "Info (12023): Found entity 1: DFF_24BIT" {  } { { "DFF_24BIT.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/DFF_24BIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxtest.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file muxtest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxtest-SYN " "Info (12022): Found design unit 1: muxtest-SYN" {  } { { "MuxTest.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/MuxTest.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxTest " "Info (12023): Found entity 1: MuxTest" {  } { { "MuxTest.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/MuxTest.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Info (12127): Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "control_unit_230.vhd 2 1 " "Warning (12125): Using design file control_unit_230.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit_230-control_unit_230_arch " "Info (12022): Found design unit 1: control_unit_230-control_unit_230_arch" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/control_unit_230.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_unit_230 " "Info (12023): Found entity 1: control_unit_230" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/control_unit_230.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit_230 control_unit_230:inst " "Info (12128): Elaborating entity \"control_unit_230\" for hierarchy \"control_unit_230:inst\"" {  } { { "datapath.bdf" "inst" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 96 288 536 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "alu.bdf 1 1 " "Warning (12125): Using design file alu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info (12023): Found entity 1: ALU" {  } { { "alu.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst3 " "Info (12128): Elaborating entity \"ALU\" for hierarchy \"ALU:inst3\"" {  } { { "datapath.bdf" "inst3" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 120 2368 2576 248 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "fa.bdf 1 1 " "Warning (12125): Using design file fa.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Info (12023): Found entity 1: FA" {  } { { "fa.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/fa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA ALU:inst3\|FA:inst " "Info (12128): Elaborating entity \"FA\" for hierarchy \"ALU:inst3\|FA:inst\"" {  } { { "alu.bdf" "inst" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/alu.bdf" { { 416 520 664 512 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lab9.bdf 1 1 " "Warning (12125): Using design file lab9.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab9 " "Info (12023): Found entity 1: lab9" {  } { { "lab9.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/lab9.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab9 ALU:inst3\|FA:inst\|lab9:inst15 " "Info (12128): Elaborating entity \"lab9\" for hierarchy \"ALU:inst3\|FA:inst\|lab9:inst15\"" {  } { { "fa.bdf" "inst15" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/fa.bdf" { { 1480 136 232 1576 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux_2to1.vhd 2 1 " "Warning (12125): Using design file mux_2to1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-SYN " "Info (12022): Found design unit 1: mux_2to1-SYN" {  } { { "mux_2to1.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mux_2to1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1 " "Info (12023): Found entity 1: Mux_2to1" {  } { { "mux_2to1.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mux_2to1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1 ALU:inst3\|Mux_2to1:inst5 " "Info (12128): Elaborating entity \"Mux_2to1\" for hierarchy \"ALU:inst3\|Mux_2to1:inst5\"" {  } { { "alu.bdf" "inst5" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/alu.bdf" { { 432 176 320 512 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX ALU:inst3\|Mux_2to1:inst5\|LPM_MUX:LPM_MUX_component " "Info (12128): Elaborating entity \"LPM_MUX\" for hierarchy \"ALU:inst3\|Mux_2to1:inst5\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_2to1.vhd" "LPM_MUX_component" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mux_2to1.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst3\|Mux_2to1:inst5\|LPM_MUX:LPM_MUX_component " "Info (12130): Elaborated megafunction instantiation \"ALU:inst3\|Mux_2to1:inst5\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_2to1.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mux_2to1.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst3\|Mux_2to1:inst5\|LPM_MUX:LPM_MUX_component " "Info (12133): Instantiated megafunction \"ALU:inst3\|Mux_2to1:inst5\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info (12134): Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info (12134): Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info (12134): Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info (12134): Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info (12134): Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux_2to1.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mux_2to1.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m4e.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_m4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m4e " "Info (12023): Found entity 1: mux_m4e" {  } { { "db/mux_m4e.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/mux_m4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_m4e ALU:inst3\|Mux_2to1:inst5\|LPM_MUX:LPM_MUX_component\|mux_m4e:auto_generated " "Info (12128): Elaborating entity \"mux_m4e\" for hierarchy \"ALU:inst3\|Mux_2to1:inst5\|LPM_MUX:LPM_MUX_component\|mux_m4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_INV ALU:inst3\|LPM_INV:inst6 " "Info (12128): Elaborating entity \"LPM_INV\" for hierarchy \"ALU:inst3\|LPM_INV:inst6\"" {  } { { "alu.bdf" "inst6" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/alu.bdf" { { 440 8 128 496 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst3\|LPM_INV:inst6 " "Info (12130): Elaborated megafunction instantiation \"ALU:inst3\|LPM_INV:inst6\"" {  } { { "alu.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/alu.bdf" { { 440 8 128 496 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst3\|LPM_INV:inst6 " "Info (12133): Instantiated megafunction \"ALU:inst3\|LPM_INV:inst6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info (12134): Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/alu.bdf" { { 440 8 128 496 "inst6" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux_4to1.vhd 2 1 " "Warning (12125): Using design file mux_4to1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-SYN " "Info (12022): Found design unit 1: mux_4to1-SYN" {  } { { "mux_4to1.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mux_4to1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1 " "Info (12023): Found entity 1: Mux_4to1" {  } { { "mux_4to1.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mux_4to1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4to1 ALU:inst3\|Mux_4to1:inst10 " "Info (12128): Elaborating entity \"Mux_4to1\" for hierarchy \"ALU:inst3\|Mux_4to1:inst10\"" {  } { { "alu.bdf" "inst10" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/alu.bdf" { { 136 1032 1176 248 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX ALU:inst3\|Mux_4to1:inst10\|LPM_MUX:LPM_MUX_component " "Info (12128): Elaborating entity \"LPM_MUX\" for hierarchy \"ALU:inst3\|Mux_4to1:inst10\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_4to1.vhd" "LPM_MUX_component" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mux_4to1.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst3\|Mux_4to1:inst10\|LPM_MUX:LPM_MUX_component " "Info (12130): Elaborated megafunction instantiation \"ALU:inst3\|Mux_4to1:inst10\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_4to1.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mux_4to1.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst3\|Mux_4to1:inst10\|LPM_MUX:LPM_MUX_component " "Info (12133): Instantiated megafunction \"ALU:inst3\|Mux_4to1:inst10\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info (12134): Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info (12134): Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info (12134): Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info (12134): Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info (12134): Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux_4to1.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mux_4to1.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p4e.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_p4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p4e " "Info (12023): Found entity 1: mux_p4e" {  } { { "db/mux_p4e.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/mux_p4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_p4e ALU:inst3\|Mux_4to1:inst10\|LPM_MUX:LPM_MUX_component\|mux_p4e:auto_generated " "Info (12128): Elaborating entity \"mux_p4e\" for hierarchy \"ALU:inst3\|Mux_4to1:inst10\|LPM_MUX:LPM_MUX_component\|mux_p4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_AND ALU:inst3\|LPM_AND:inst7 " "Info (12128): Elaborating entity \"LPM_AND\" for hierarchy \"ALU:inst3\|LPM_AND:inst7\"" {  } { { "alu.bdf" "inst7" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/alu.bdf" { { 96 544 664 152 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst3\|LPM_AND:inst7 " "Info (12130): Elaborated megafunction instantiation \"ALU:inst3\|LPM_AND:inst7\"" {  } { { "alu.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/alu.bdf" { { 96 544 664 152 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst3\|LPM_AND:inst7 " "Info (12133): Instantiated megafunction \"ALU:inst3\|LPM_AND:inst7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info (12134): Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info (12134): Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/alu.bdf" { { 96 544 664 152 "inst7" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_OR ALU:inst3\|LPM_OR:inst8 " "Info (12128): Elaborating entity \"LPM_OR\" for hierarchy \"ALU:inst3\|LPM_OR:inst8\"" {  } { { "alu.bdf" "inst8" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/alu.bdf" { { 168 544 664 224 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst3\|LPM_OR:inst8 " "Info (12130): Elaborated megafunction instantiation \"ALU:inst3\|LPM_OR:inst8\"" {  } { { "alu.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/alu.bdf" { { 168 544 664 224 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst3\|LPM_OR:inst8 " "Info (12133): Instantiated megafunction \"ALU:inst3\|LPM_OR:inst8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info (12134): Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info (12134): Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/alu.bdf" { { 168 544 664 224 "inst8" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_XOR ALU:inst3\|LPM_XOR:inst9 " "Info (12128): Elaborating entity \"LPM_XOR\" for hierarchy \"ALU:inst3\|LPM_XOR:inst9\"" {  } { { "alu.bdf" "inst9" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/alu.bdf" { { 240 544 664 296 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst3\|LPM_XOR:inst9 " "Info (12130): Elaborated megafunction instantiation \"ALU:inst3\|LPM_XOR:inst9\"" {  } { { "alu.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/alu.bdf" { { 240 544 664 296 "inst9" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst3\|LPM_XOR:inst9 " "Info (12133): Instantiated megafunction \"ALU:inst3\|LPM_XOR:inst9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info (12134): Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info (12134): Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "alu.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/alu.bdf" { { 240 544 664 296 "inst9" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dff_16bit.vhd 2 1 " "Warning (12125): Using design file dff_16bit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dff_16bit-SYN " "Info (12022): Found design unit 1: dff_16bit-SYN" {  } { { "dff_16bit.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/dff_16bit.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DFF_16BIT " "Info (12023): Found entity 1: DFF_16BIT" {  } { { "dff_16bit.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/dff_16bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_16BIT DFF_16BIT:RegA " "Info (12128): Elaborating entity \"DFF_16BIT\" for hierarchy \"DFF_16BIT:RegA\"" {  } { { "datapath.bdf" "RegA" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 48 1536 1680 144 "RegA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff DFF_16BIT:RegA\|lpm_ff:lpm_ff_component " "Info (12128): Elaborating entity \"lpm_ff\" for hierarchy \"DFF_16BIT:RegA\|lpm_ff:lpm_ff_component\"" {  } { { "dff_16bit.vhd" "lpm_ff_component" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/dff_16bit.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DFF_16BIT:RegA\|lpm_ff:lpm_ff_component " "Info (12130): Elaborated megafunction instantiation \"DFF_16BIT:RegA\|lpm_ff:lpm_ff_component\"" {  } { { "dff_16bit.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/dff_16bit.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DFF_16BIT:RegA\|lpm_ff:lpm_ff_component " "Info (12133): Instantiated megafunction \"DFF_16BIT:RegA\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info (12134): Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info (12134): Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dff_16bit.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/dff_16bit.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lab8.bdf 1 1 " "Warning (12125): Using design file lab8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Info (12023): Found entity 1: lab8" {  } { { "lab8.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/lab8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab8 lab8:inst5 " "Info (12128): Elaborating entity \"lab8\" for hierarchy \"lab8:inst5\"" {  } { { "datapath.bdf" "inst5" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 80 1056 1248 240 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux_16to1.vhd 2 1 " "Warning (12125): Using design file mux_16to1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_16to1-SYN " "Info (12022): Found design unit 1: mux_16to1-SYN" {  } { { "mux_16to1.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mux_16to1.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_16to1 " "Info (12023): Found entity 1: MUX_16to1" {  } { { "mux_16to1.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mux_16to1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_16to1 lab8:inst5\|MUX_16to1:inst19 " "Info (12128): Elaborating entity \"MUX_16to1\" for hierarchy \"lab8:inst5\|MUX_16to1:inst19\"" {  } { { "lab8.bdf" "inst19" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/lab8.bdf" { { -8 736 880 296 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX lab8:inst5\|MUX_16to1:inst19\|LPM_MUX:LPM_MUX_component " "Info (12128): Elaborating entity \"LPM_MUX\" for hierarchy \"lab8:inst5\|MUX_16to1:inst19\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_16to1.vhd" "LPM_MUX_component" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mux_16to1.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8:inst5\|MUX_16to1:inst19\|LPM_MUX:LPM_MUX_component " "Info (12130): Elaborated megafunction instantiation \"lab8:inst5\|MUX_16to1:inst19\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_16to1.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mux_16to1.vhd" 365 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8:inst5\|MUX_16to1:inst19\|LPM_MUX:LPM_MUX_component " "Info (12133): Instantiated megafunction \"lab8:inst5\|MUX_16to1:inst19\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info (12134): Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info (12134): Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info (12134): Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info (12134): Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info (12134): Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mux_16to1.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mux_16to1.vhd" 365 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_e6e.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_e6e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_e6e " "Info (12023): Found entity 1: mux_e6e" {  } { { "db/mux_e6e.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/mux_e6e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_e6e lab8:inst5\|MUX_16to1:inst19\|LPM_MUX:LPM_MUX_component\|mux_e6e:auto_generated " "Info (12128): Elaborating entity \"mux_e6e\" for hierarchy \"lab8:inst5\|MUX_16to1:inst19\|LPM_MUX:LPM_MUX_component\|mux_e6e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dec_4to16.vhd 2 1 " "Warning (12125): Using design file dec_4to16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_4to16-SYN " "Info (12022): Found design unit 1: dec_4to16-SYN" {  } { { "dec_4to16.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/dec_4to16.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DEC_4to16 " "Info (12023): Found entity 1: DEC_4to16" {  } { { "dec_4to16.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/dec_4to16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC_4to16 lab8:inst5\|DEC_4to16:inst21 " "Info (12128): Elaborating entity \"DEC_4to16\" for hierarchy \"lab8:inst5\|DEC_4to16:inst21\"" {  } { { "lab8.bdf" "inst21" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/lab8.bdf" { { 264 -160 -32 568 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode lab8:inst5\|DEC_4to16:inst21\|lpm_decode:LPM_DECODE_component " "Info (12128): Elaborating entity \"lpm_decode\" for hierarchy \"lab8:inst5\|DEC_4to16:inst21\|lpm_decode:LPM_DECODE_component\"" {  } { { "dec_4to16.vhd" "LPM_DECODE_component" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/dec_4to16.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lab8:inst5\|DEC_4to16:inst21\|lpm_decode:LPM_DECODE_component " "Info (12130): Elaborated megafunction instantiation \"lab8:inst5\|DEC_4to16:inst21\|lpm_decode:LPM_DECODE_component\"" {  } { { "dec_4to16.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/dec_4to16.vhd" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lab8:inst5\|DEC_4to16:inst21\|lpm_decode:LPM_DECODE_component " "Info (12133): Instantiated megafunction \"lab8:inst5\|DEC_4to16:inst21\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 16 " "Info (12134): Parameter \"lpm_decodes\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Info (12134): Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Info (12134): Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dec_4to16.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/dec_4to16.vhd" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8f.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8f " "Info (12023): Found entity 1: decode_c8f" {  } { { "db/decode_c8f.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/decode_c8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8f lab8:inst5\|DEC_4to16:inst21\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated " "Info (12128): Elaborating entity \"decode_c8f\" for hierarchy \"lab8:inst5\|DEC_4to16:inst21\|lpm_decode:LPM_DECODE_component\|decode_c8f:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux 21mux:inst4 " "Info (12128): Elaborating entity \"21mux\" for hierarchy \"21mux:inst4\"" {  } { { "datapath.bdf" "inst4" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 376 -480 -360 456 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "21mux:inst4 " "Info (12130): Elaborated megafunction instantiation \"21mux:inst4\"" {  } { { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 376 -480 -360 456 "inst4" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxA MuxA:inst17 " "Info (12128): Elaborating entity \"MuxA\" for hierarchy \"MuxA:inst17\"" {  } { { "datapath.bdf" "inst17" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 96 -144 0 176 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxB MuxB:MuxY " "Info (12128): Elaborating entity \"MuxB\" for hierarchy \"MuxB:MuxY\"" {  } { { "datapath.bdf" "MuxY" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 72 2936 3080 184 "MuxY" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "memoryinterface.bdf 1 1 " "Warning (12125): Using design file memoryinterface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryInterface " "Info (12023): Found entity 1: MemoryInterface" {  } { { "memoryinterface.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryInterface MemoryInterface:inst11 " "Info (12128): Elaborating entity \"MemoryInterface\" for hierarchy \"MemoryInterface:inst11\"" {  } { { "datapath.bdf" "inst11" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 392 2856 3072 552 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "const.vhd 2 1 " "Warning (12125): Using design file const.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const-SYN " "Info (12022): Found design unit 1: const-SYN" {  } { { "const.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/const.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Const " "Info (12023): Found entity 1: Const" {  } { { "const.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/const.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Const MemoryInterface:inst11\|Const:inst3 " "Info (12128): Elaborating entity \"Const\" for hierarchy \"MemoryInterface:inst11\|Const:inst3\"" {  } { { "memoryinterface.bdf" "inst3" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { { 120 584 648 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant MemoryInterface:inst11\|Const:inst3\|lpm_constant:lpm_constant_component " "Info (12128): Elaborating entity \"lpm_constant\" for hierarchy \"MemoryInterface:inst11\|Const:inst3\|lpm_constant:lpm_constant_component\"" {  } { { "const.vhd" "lpm_constant_component" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/const.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryInterface:inst11\|Const:inst3\|lpm_constant:lpm_constant_component " "Info (12130): Elaborated megafunction instantiation \"MemoryInterface:inst11\|Const:inst3\|lpm_constant:lpm_constant_component\"" {  } { { "const.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/const.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryInterface:inst11\|Const:inst3\|lpm_constant:lpm_constant_component " "Info (12133): Instantiated megafunction \"MemoryInterface:inst11\|Const:inst3\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Info (12134): Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info (12134): Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "const.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/const.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mainmemory.vhd 2 1 " "Warning (12125): Using design file mainmemory.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainmemory-SYN " "Info (12022): Found design unit 1: mainmemory-SYN" {  } { { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MainMemory " "Info (12023): Found entity 1: MainMemory" {  } { { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainMemory MemoryInterface:inst11\|MainMemory:inst " "Info (12128): Elaborating entity \"MainMemory\" for hierarchy \"MemoryInterface:inst11\|MainMemory:inst\"" {  } { { "memoryinterface.bdf" "inst" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { { 264 416 632 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\"" {  } { { "mainmemory.vhd" "altsyncram_component" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\"" {  } { { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info (12134): Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MemoryInitialization.mif " "Info (12134): Parameter \"init_file\" = \"MemoryInitialization.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info (12134): Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info (12134): Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Info (12134): Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info (12134): Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info (12134): Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Info (12134): Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pvc1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pvc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pvc1 " "Info (12023): Found entity 1: altsyncram_pvc1" {  } { { "db/altsyncram_pvc1.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/altsyncram_pvc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pvc1 MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_pvc1\" for hierarchy \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "instructionaddressgenerator.bdf 1 1 " "Warning (12125): Using design file instructionaddressgenerator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressGenerator " "Info (12023): Found entity 1: InstructionAddressGenerator" {  } { { "instructionaddressgenerator.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/instructionaddressgenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionAddressGenerator InstructionAddressGenerator:inst12 " "Info (12128): Elaborating entity \"InstructionAddressGenerator\" for hierarchy \"InstructionAddressGenerator:inst12\"" {  } { { "datapath.bdf" "inst12" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 432 -176 56 592 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pc.vhd 2 1 " "Warning (12125): Using design file pc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-SYN " "Info (12022): Found design unit 1: pc-SYN" {  } { { "pc.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/pc.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info (12023): Found entity 1: PC" {  } { { "pc.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/pc.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC InstructionAddressGenerator:inst12\|PC:inst2 " "Info (12128): Elaborating entity \"PC\" for hierarchy \"InstructionAddressGenerator:inst12\|PC:inst2\"" {  } { { "instructionaddressgenerator.bdf" "inst2" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/instructionaddressgenerator.bdf" { { 184 232 376 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "muxpc.vhd 2 1 " "Warning (12125): Using design file muxpc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxpc-SYN " "Info (12022): Found design unit 1: muxpc-SYN" {  } { { "muxpc.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/muxpc.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxPC " "Info (12023): Found entity 1: MuxPC" {  } { { "muxpc.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/muxpc.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxPC InstructionAddressGenerator:inst12\|MuxPC:inst3 " "Info (12128): Elaborating entity \"MuxPC\" for hierarchy \"InstructionAddressGenerator:inst12\|MuxPC:inst3\"" {  } { { "instructionaddressgenerator.bdf" "inst3" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/instructionaddressgenerator.bdf" { { 168 -16 136 248 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "adder.vhd 2 1 " "Warning (12125): Using design file adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-SYN " "Info (12022): Found design unit 1: adder-SYN" {  } { { "adder.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/adder.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Info (12023): Found entity 1: Adder" {  } { { "adder.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/adder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder InstructionAddressGenerator:inst12\|Adder:inst1 " "Info (12128): Elaborating entity \"Adder\" for hierarchy \"InstructionAddressGenerator:inst12\|Adder:inst1\"" {  } { { "instructionaddressgenerator.bdf" "inst1" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/instructionaddressgenerator.bdf" { { 240 552 712 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub InstructionAddressGenerator:inst12\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Info (12128): Elaborating entity \"lpm_add_sub\" for hierarchy \"InstructionAddressGenerator:inst12\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "adder.vhd" "lpm_add_sub_component" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/adder.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:inst12\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Info (12130): Elaborated megafunction instantiation \"InstructionAddressGenerator:inst12\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "adder.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/adder.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:inst12\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Info (12133): Instantiated megafunction \"InstructionAddressGenerator:inst12\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info (12134): Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info (12134): Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Info (12134): Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info (12134): Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "adder.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/adder.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rlh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rlh " "Info (12023): Found entity 1: add_sub_rlh" {  } { { "db/add_sub_rlh.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/add_sub_rlh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rlh InstructionAddressGenerator:inst12\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_rlh:auto_generated " "Info (12128): Elaborating entity \"add_sub_rlh\" for hierarchy \"InstructionAddressGenerator:inst12\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_rlh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "muxinc.vhd 2 1 " "Warning (12125): Using design file muxinc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxinc-SYN " "Info (12022): Found design unit 1: muxinc-SYN" {  } { { "muxinc.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/muxinc.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MuxINC " "Info (12023): Found entity 1: MuxINC" {  } { { "muxinc.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/muxinc.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxINC InstructionAddressGenerator:inst12\|MuxINC:inst " "Info (12128): Elaborating entity \"MuxINC\" for hierarchy \"InstructionAddressGenerator:inst12\|MuxINC:inst\"" {  } { { "instructionaddressgenerator.bdf" "inst" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/instructionaddressgenerator.bdf" { { 352 232 384 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "pc_temp.vhd 2 1 " "Warning (12125): Using design file pc_temp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_temp-SYN " "Info (12022): Found design unit 1: pc_temp-SYN" {  } { { "pc_temp.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/pc_temp.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC_Temp " "Info (12023): Found entity 1: PC_Temp" {  } { { "pc_temp.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/pc_temp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Temp InstructionAddressGenerator:inst12\|PC_Temp:inst4 " "Info (12128): Elaborating entity \"PC_Temp\" for hierarchy \"InstructionAddressGenerator:inst12\|PC_Temp:inst4\"" {  } { { "instructionaddressgenerator.bdf" "inst4" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/instructionaddressgenerator.bdf" { { -24 448 592 72 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff InstructionAddressGenerator:inst12\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Info (12128): Elaborating entity \"lpm_ff\" for hierarchy \"InstructionAddressGenerator:inst12\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "pc_temp.vhd" "lpm_ff_component" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/pc_temp.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:inst12\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Info (12130): Elaborated megafunction instantiation \"InstructionAddressGenerator:inst12\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "pc_temp.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/pc_temp.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:inst12\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Info (12133): Instantiated megafunction \"InstructionAddressGenerator:inst12\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Info (12134): Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Info (12134): Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info (12134): Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pc_temp.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/pc_temp.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "immediate.vhd 2 1 " "Warning (12125): Using design file immediate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate-arch " "Info (12022): Found design unit 1: immediate-arch" {  } { { "immediate.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/immediate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 immediate " "Info (12023): Found entity 1: immediate" {  } { { "immediate.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/immediate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate immediate:inst6 " "Info (12128): Elaborating entity \"immediate\" for hierarchy \"immediate:inst6\"" {  } { { "datapath.bdf" "inst6" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 440 888 1080 536 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_24BIT DFF_24BIT:IR " "Info (12128): Elaborating entity \"DFF_24BIT\" for hierarchy \"DFF_24BIT:IR\"" {  } { { "datapath.bdf" "IR" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 424 416 560 552 "IR" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d-ff DFF_24BIT:IR\|d-ff:inst " "Info (12128): Elaborating entity \"d-ff\" for hierarchy \"DFF_24BIT:IR\|d-ff:inst\"" {  } { { "DFF_24BIT.bdf" "inst" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/DFF_24BIT.bdf" { { 16 432 528 112 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d-latch DFF_24BIT:IR\|d-ff:inst\|d-latch:inst4 " "Info (12128): Elaborating entity \"d-latch\" for hierarchy \"DFF_24BIT:IR\|d-ff:inst\|d-latch:inst4\"" {  } { { "d-ff.bdf" "inst4" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-ff.bdf" { { 96 488 584 192 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxC MuxC:inst15 " "Info (12128): Elaborating entity \"MuxC\" for hierarchy \"MuxC:inst15\"" {  } { { "datapath.bdf" "inst15" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 136 784 928 232 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX MuxC:inst15\|LPM_MUX:LPM_MUX_component " "Info (12128): Elaborating entity \"LPM_MUX\" for hierarchy \"MuxC:inst15\|LPM_MUX:LPM_MUX_component\"" {  } { { "MuxC.vhd" "LPM_MUX_component" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/MuxC.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MuxC:inst15\|LPM_MUX:LPM_MUX_component " "Info (12130): Elaborated megafunction instantiation \"MuxC:inst15\|LPM_MUX:LPM_MUX_component\"" {  } { { "MuxC.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/MuxC.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MuxC:inst15\|LPM_MUX:LPM_MUX_component " "Info (12133): Instantiated megafunction \"MuxC:inst15\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Info (12134): Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Info (12134): Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info (12134): Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info (12134): Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info (12134): Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MuxC.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/MuxC.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_53e.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_53e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_53e " "Info (12023): Found entity 1: mux_53e" {  } { { "db/mux_53e.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/mux_53e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_53e MuxC:inst15\|LPM_MUX:LPM_MUX_component\|mux_53e:auto_generated " "Info (12128): Elaborating entity \"mux_53e\" for hierarchy \"MuxC:inst15\|LPM_MUX:LPM_MUX_component\|mux_53e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxTest MuxTest:inst18 " "Info (12128): Elaborating entity \"MuxTest\" for hierarchy \"MuxTest:inst18\"" {  } { { "datapath.bdf" "inst18" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 248 -152 -8 328 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX MuxTest:inst18\|LPM_MUX:LPM_MUX_component " "Info (12128): Elaborating entity \"LPM_MUX\" for hierarchy \"MuxTest:inst18\|LPM_MUX:LPM_MUX_component\"" {  } { { "MuxTest.vhd" "LPM_MUX_component" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/MuxTest.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MuxTest:inst18\|LPM_MUX:LPM_MUX_component " "Info (12130): Elaborated megafunction instantiation \"MuxTest:inst18\|LPM_MUX:LPM_MUX_component\"" {  } { { "MuxTest.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/MuxTest.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MuxTest:inst18\|LPM_MUX:LPM_MUX_component " "Info (12133): Instantiated megafunction \"MuxTest:inst18\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 2 " "Info (12134): Parameter \"LPM_WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info (12134): Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info (12134): Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info (12134): Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info (12134): Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MuxTest.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/MuxTest.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_13e.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_13e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_13e " "Info (12023): Found entity 1: mux_13e" {  } { { "db/mux_13e.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/mux_13e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_13e MuxTest:inst18\|LPM_MUX:LPM_MUX_component\|mux_13e:auto_generated " "Info (12128): Elaborating entity \"mux_13e\" for hierarchy \"MuxTest:inst18\|LPM_MUX:LPM_MUX_component\|mux_13e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning (14284): Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning (14285): Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_pvc1.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/altsyncram_pvc1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } } { "memoryinterface.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { { 264 416 632 448 "inst" "" } } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 392 2856 3072 552 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_pvc1.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/altsyncram_pvc1.tdf" 395 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } } { "memoryinterface.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { { 264 416 632 448 "inst" "" } } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 392 2856 3072 552 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_pvc1.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/altsyncram_pvc1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } } { "memoryinterface.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { { 264 416 632 448 "inst" "" } } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 392 2856 3072 552 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_pvc1.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/altsyncram_pvc1.tdf" 437 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } } { "memoryinterface.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { { 264 416 632 448 "inst" "" } } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 392 2856 3072 552 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_pvc1.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/altsyncram_pvc1.tdf" 458 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } } { "memoryinterface.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { { 264 416 632 448 "inst" "" } } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 392 2856 3072 552 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_pvc1.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/altsyncram_pvc1.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } } { "memoryinterface.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { { 264 416 632 448 "inst" "" } } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 392 2856 3072 552 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_pvc1.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/altsyncram_pvc1.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } } { "memoryinterface.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { { 264 416 632 448 "inst" "" } } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 392 2856 3072 552 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_pvc1.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/altsyncram_pvc1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } } { "memoryinterface.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { { 264 416 632 448 "inst" "" } } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 392 2856 3072 552 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[0\] " "Warning (14320): Synthesized away node \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_pvc1.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/altsyncram_pvc1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } } { "memoryinterface.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { { 264 416 632 448 "inst" "" } } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 392 2856 3072 552 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[1\] " "Warning (14320): Synthesized away node \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_pvc1.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/altsyncram_pvc1.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } } { "memoryinterface.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { { 264 416 632 448 "inst" "" } } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 392 2856 3072 552 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[2\] " "Warning (14320): Synthesized away node \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_pvc1.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/altsyncram_pvc1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } } { "memoryinterface.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { { 264 416 632 448 "inst" "" } } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 392 2856 3072 552 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[3\] " "Warning (14320): Synthesized away node \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_pvc1.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/altsyncram_pvc1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } } { "memoryinterface.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { { 264 416 632 448 "inst" "" } } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 392 2856 3072 552 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[4\] " "Warning (14320): Synthesized away node \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_pvc1.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/altsyncram_pvc1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } } { "memoryinterface.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { { 264 416 632 448 "inst" "" } } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 392 2856 3072 552 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[5\] " "Warning (14320): Synthesized away node \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_pvc1.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/altsyncram_pvc1.tdf" 143 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } } { "memoryinterface.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { { 264 416 632 448 "inst" "" } } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 392 2856 3072 552 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[6\] " "Warning (14320): Synthesized away node \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_pvc1.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/altsyncram_pvc1.tdf" 164 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } } { "memoryinterface.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { { 264 416 632 448 "inst" "" } } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 392 2856 3072 552 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[7\] " "Warning (14320): Synthesized away node \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_pvc1.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/altsyncram_pvc1.tdf" 185 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } } { "memoryinterface.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { { 264 416 632 448 "inst" "" } } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 392 2856 3072 552 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[8\] " "Warning (14320): Synthesized away node \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_pvc1.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/altsyncram_pvc1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } } { "memoryinterface.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { { 264 416 632 448 "inst" "" } } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 392 2856 3072 552 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[9\] " "Warning (14320): Synthesized away node \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_pvc1.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/altsyncram_pvc1.tdf" 227 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } } { "memoryinterface.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { { 264 416 632 448 "inst" "" } } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 392 2856 3072 552 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[10\] " "Warning (14320): Synthesized away node \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_pvc1.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/altsyncram_pvc1.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } } { "memoryinterface.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { { 264 416 632 448 "inst" "" } } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 392 2856 3072 552 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[11\] " "Warning (14320): Synthesized away node \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_pvc1.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/altsyncram_pvc1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } } { "memoryinterface.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { { 264 416 632 448 "inst" "" } } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 392 2856 3072 552 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[12\] " "Warning (14320): Synthesized away node \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_pvc1.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/altsyncram_pvc1.tdf" 290 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } } { "memoryinterface.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { { 264 416 632 448 "inst" "" } } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 392 2856 3072 552 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[13\] " "Warning (14320): Synthesized away node \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_pvc1.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/altsyncram_pvc1.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } } { "memoryinterface.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { { 264 416 632 448 "inst" "" } } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 392 2856 3072 552 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[14\] " "Warning (14320): Synthesized away node \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_pvc1.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/altsyncram_pvc1.tdf" 332 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } } { "memoryinterface.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { { 264 416 632 448 "inst" "" } } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 392 2856 3072 552 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[15\] " "Warning (14320): Synthesized away node \"MemoryInterface:inst11\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_pvc1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_pvc1.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/altsyncram_pvc1.tdf" 353 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "mainmemory.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/mainmemory.vhd" 92 0 0 } } { "memoryinterface.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/memoryinterface.bdf" { { 264 416 632 448 "inst" "" } } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 392 2856 3072 552 "inst11" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning (19016): Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "21mux:inst4\|5~synth " "Warning (19017): Found clock multiplexer 21mux:inst4\|5~synth" {  } { { "21mux.bdf" "" { Schematic "c:/altera/11.1sp1/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info (278001): Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "control_unit_230:inst\|Mod0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"control_unit_230:inst\|Mod0\"" {  } { { "control_unit_230.vhd" "Mod0" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/control_unit_230.vhd" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unit_230:inst\|lpm_divide:Mod0 " "Info (12130): Elaborated megafunction instantiation \"control_unit_230:inst\|lpm_divide:Mod0\"" {  } { { "control_unit_230.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/control_unit_230.vhd" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unit_230:inst\|lpm_divide:Mod0 " "Info (12133): Instantiated megafunction \"control_unit_230:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Info (12134): Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "control_unit_230.vhd" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/control_unit_230.vhd" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qlo.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qlo " "Info (12023): Found entity 1: lpm_divide_qlo" {  } { { "db/lpm_divide_qlo.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/lpm_divide_qlo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Info (12023): Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Info (12023): Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info (12023): Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info (12023): Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Info (12023): Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 21 " "Info (17049): 21 registers lost all their fanouts during netlist optimizations. The first 21 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control_unit_230:inst\|inc_select " "Info (17050): Register \"control_unit_230:inst\|inc_select\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control_unit_230:inst\|pc_select " "Info (17050): Register \"control_unit_230:inst\|pc_select\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[15\] " "Info (17050): Register \"DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[14\] " "Info (17050): Register \"DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[13\] " "Info (17050): Register \"DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[12\] " "Info (17050): Register \"DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[11\] " "Info (17050): Register \"DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[10\] " "Info (17050): Register \"DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[9\] " "Info (17050): Register \"DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[8\] " "Info (17050): Register \"DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[7\] " "Info (17050): Register \"DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[6\] " "Info (17050): Register \"DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[5\] " "Info (17050): Register \"DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[4\] " "Info (17050): Register \"DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[3\] " "Info (17050): Register \"DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[2\] " "Info (17050): Register \"DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[1\] " "Info (17050): Register \"DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info (17050): Register \"DFF_16BIT:RM\|lpm_ff:lpm_ff_component\|dffs\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control_unit_230:inst\|mem_read " "Info (17050): Register \"control_unit_230:inst\|mem_read\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control_unit_230:inst\|pc_enable " "Info (17050): Register \"control_unit_230:inst\|pc_enable\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "control_unit_230:inst\|wmfc " "Info (17050): Register \"control_unit_230:inst\|wmfc\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2823 " "Info (21057): Implemented 2823 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "52 " "Info (21058): Implemented 52 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "105 " "Info (21059): Implemented 105 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2666 " "Info (21061): Implemented 2666 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Info: Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 26 09:13:16 2012 " "Info: Processing ended: Mon Mar 26 09:13:16 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Info: Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Info: Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 26 09:13:19 2012 " "Info: Processing started: Mon Mar 26 09:13:19 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Datapath -c Datapath " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Datapath EP2C20F484C7 " "Info (119006): Selected device EP2C20F484C7 for design \"Datapath\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info (176445): Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info (176445): Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info (176445): Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info (169124): Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info (169125): Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 4625 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info (169125): Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 4626 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info (169125): Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 4627 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "157 157 " "Critical Warning (169085): No exact pin location assignment(s) for 157 pins of 157 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ir_enable " "Info (169086): Pin ir_enable not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { ir_enable } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 440 3552 3728 456 "ir_enable" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ir_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 360 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[15\] " "Info (169086): Pin RA\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RA[15] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 248 3528 3704 264 "RA" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 210 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[14\] " "Info (169086): Pin RA\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RA[14] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 248 3528 3704 264 "RA" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 211 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[13\] " "Info (169086): Pin RA\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RA[13] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 248 3528 3704 264 "RA" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 212 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[12\] " "Info (169086): Pin RA\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RA[12] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 248 3528 3704 264 "RA" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 213 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[11\] " "Info (169086): Pin RA\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RA[11] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 248 3528 3704 264 "RA" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 214 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[10\] " "Info (169086): Pin RA\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RA[10] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 248 3528 3704 264 "RA" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 215 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[9\] " "Info (169086): Pin RA\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RA[9] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 248 3528 3704 264 "RA" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 216 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[8\] " "Info (169086): Pin RA\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RA[8] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 248 3528 3704 264 "RA" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 217 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[7\] " "Info (169086): Pin RA\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RA[7] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 248 3528 3704 264 "RA" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 218 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[6\] " "Info (169086): Pin RA\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RA[6] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 248 3528 3704 264 "RA" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 219 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[5\] " "Info (169086): Pin RA\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RA[5] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 248 3528 3704 264 "RA" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 220 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[4\] " "Info (169086): Pin RA\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RA[4] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 248 3528 3704 264 "RA" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 221 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[3\] " "Info (169086): Pin RA\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RA[3] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 248 3528 3704 264 "RA" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 222 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[2\] " "Info (169086): Pin RA\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RA[2] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 248 3528 3704 264 "RA" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 223 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[1\] " "Info (169086): Pin RA\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RA[1] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 248 3528 3704 264 "RA" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 224 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RA\[0\] " "Info (169086): Pin RA\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RA[0] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 248 3528 3704 264 "RA" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 225 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[15\] " "Info (169086): Pin data_d\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { data_d[15] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 488 3560 3736 504 "data_d" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 226 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[14\] " "Info (169086): Pin data_d\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { data_d[14] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 488 3560 3736 504 "data_d" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 227 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[13\] " "Info (169086): Pin data_d\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { data_d[13] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 488 3560 3736 504 "data_d" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 228 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[12\] " "Info (169086): Pin data_d\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { data_d[12] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 488 3560 3736 504 "data_d" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 229 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[11\] " "Info (169086): Pin data_d\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { data_d[11] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 488 3560 3736 504 "data_d" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 230 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[10\] " "Info (169086): Pin data_d\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { data_d[10] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 488 3560 3736 504 "data_d" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 231 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[9\] " "Info (169086): Pin data_d\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { data_d[9] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 488 3560 3736 504 "data_d" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 232 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[8\] " "Info (169086): Pin data_d\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { data_d[8] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 488 3560 3736 504 "data_d" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 233 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[7\] " "Info (169086): Pin data_d\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { data_d[7] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 488 3560 3736 504 "data_d" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 234 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[6\] " "Info (169086): Pin data_d\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { data_d[6] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 488 3560 3736 504 "data_d" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 235 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[5\] " "Info (169086): Pin data_d\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { data_d[5] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 488 3560 3736 504 "data_d" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 236 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[4\] " "Info (169086): Pin data_d\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { data_d[4] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 488 3560 3736 504 "data_d" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 237 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[3\] " "Info (169086): Pin data_d\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { data_d[3] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 488 3560 3736 504 "data_d" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 238 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[2\] " "Info (169086): Pin data_d\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { data_d[2] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 488 3560 3736 504 "data_d" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 239 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[1\] " "Info (169086): Pin data_d\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { data_d[1] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 488 3560 3736 504 "data_d" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 240 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_d\[0\] " "Info (169086): Pin data_d\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { data_d[0] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 488 3560 3736 504 "data_d" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_d[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 241 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stage_five\[15\] " "Info (169086): Pin stage_five\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { stage_five[15] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 368 3528 3708 384 "stage_five" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stage_five[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 242 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stage_five\[14\] " "Info (169086): Pin stage_five\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { stage_five[14] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 368 3528 3708 384 "stage_five" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stage_five[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 243 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stage_five\[13\] " "Info (169086): Pin stage_five\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { stage_five[13] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 368 3528 3708 384 "stage_five" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stage_five[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 244 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stage_five\[12\] " "Info (169086): Pin stage_five\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { stage_five[12] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 368 3528 3708 384 "stage_five" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stage_five[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 245 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stage_five\[11\] " "Info (169086): Pin stage_five\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { stage_five[11] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 368 3528 3708 384 "stage_five" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stage_five[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 246 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stage_five\[10\] " "Info (169086): Pin stage_five\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { stage_five[10] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 368 3528 3708 384 "stage_five" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stage_five[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 247 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stage_five\[9\] " "Info (169086): Pin stage_five\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { stage_five[9] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 368 3528 3708 384 "stage_five" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stage_five[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 248 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stage_five\[8\] " "Info (169086): Pin stage_five\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { stage_five[8] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 368 3528 3708 384 "stage_five" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stage_five[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 249 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stage_five\[7\] " "Info (169086): Pin stage_five\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { stage_five[7] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 368 3528 3708 384 "stage_five" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stage_five[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 250 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stage_five\[6\] " "Info (169086): Pin stage_five\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { stage_five[6] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 368 3528 3708 384 "stage_five" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stage_five[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 251 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stage_five\[5\] " "Info (169086): Pin stage_five\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { stage_five[5] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 368 3528 3708 384 "stage_five" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stage_five[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 252 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stage_five\[4\] " "Info (169086): Pin stage_five\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { stage_five[4] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 368 3528 3708 384 "stage_five" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stage_five[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 253 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stage_five\[3\] " "Info (169086): Pin stage_five\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { stage_five[3] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 368 3528 3708 384 "stage_five" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stage_five[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 254 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stage_five\[2\] " "Info (169086): Pin stage_five\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { stage_five[2] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 368 3528 3708 384 "stage_five" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stage_five[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 255 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stage_five\[1\] " "Info (169086): Pin stage_five\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { stage_five[1] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 368 3528 3708 384 "stage_five" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stage_five[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 256 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "stage_five\[0\] " "Info (169086): Pin stage_five\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { stage_five[0] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 368 3528 3708 384 "stage_five" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { stage_five[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 257 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ\[15\] " "Info (169086): Pin RZ\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RZ[15] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 320 3528 3704 336 "RZ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 258 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ\[14\] " "Info (169086): Pin RZ\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RZ[14] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 320 3528 3704 336 "RZ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 259 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ\[13\] " "Info (169086): Pin RZ\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RZ[13] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 320 3528 3704 336 "RZ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 260 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ\[12\] " "Info (169086): Pin RZ\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RZ[12] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 320 3528 3704 336 "RZ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 261 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ\[11\] " "Info (169086): Pin RZ\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RZ[11] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 320 3528 3704 336 "RZ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 262 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ\[10\] " "Info (169086): Pin RZ\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RZ[10] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 320 3528 3704 336 "RZ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 263 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ\[9\] " "Info (169086): Pin RZ\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RZ[9] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 320 3528 3704 336 "RZ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 264 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ\[8\] " "Info (169086): Pin RZ\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RZ[8] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 320 3528 3704 336 "RZ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 265 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ\[7\] " "Info (169086): Pin RZ\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RZ[7] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 320 3528 3704 336 "RZ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 266 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ\[6\] " "Info (169086): Pin RZ\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RZ[6] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 320 3528 3704 336 "RZ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 267 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ\[5\] " "Info (169086): Pin RZ\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RZ[5] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 320 3528 3704 336 "RZ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 268 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ\[4\] " "Info (169086): Pin RZ\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RZ[4] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 320 3528 3704 336 "RZ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 269 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ\[3\] " "Info (169086): Pin RZ\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RZ[3] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 320 3528 3704 336 "RZ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 270 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ\[2\] " "Info (169086): Pin RZ\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RZ[2] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 320 3528 3704 336 "RZ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 271 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ\[1\] " "Info (169086): Pin RZ\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RZ[1] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 320 3528 3704 336 "RZ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 272 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RZ\[0\] " "Info (169086): Pin RZ\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { RZ[0] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 320 3528 3704 336 "RZ" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RZ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 273 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[23\] " "Info (169086): Pin instruction\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { instruction[23] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 400 3528 3706 416 "instruction" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 274 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[22\] " "Info (169086): Pin instruction\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { instruction[22] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 400 3528 3706 416 "instruction" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 275 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[21\] " "Info (169086): Pin instruction\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { instruction[21] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 400 3528 3706 416 "instruction" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 276 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[20\] " "Info (169086): Pin instruction\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { instruction[20] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 400 3528 3706 416 "instruction" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 277 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[19\] " "Info (169086): Pin instruction\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { instruction[19] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 400 3528 3706 416 "instruction" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 278 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[18\] " "Info (169086): Pin instruction\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { instruction[18] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 400 3528 3706 416 "instruction" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 279 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[17\] " "Info (169086): Pin instruction\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { instruction[17] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 400 3528 3706 416 "instruction" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 280 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[16\] " "Info (169086): Pin instruction\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { instruction[16] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 400 3528 3706 416 "instruction" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 281 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[15\] " "Info (169086): Pin instruction\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { instruction[15] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 400 3528 3706 416 "instruction" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 282 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[14\] " "Info (169086): Pin instruction\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { instruction[14] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 400 3528 3706 416 "instruction" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 283 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[13\] " "Info (169086): Pin instruction\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { instruction[13] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 400 3528 3706 416 "instruction" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 284 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[12\] " "Info (169086): Pin instruction\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { instruction[12] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 400 3528 3706 416 "instruction" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 285 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[11\] " "Info (169086): Pin instruction\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { instruction[11] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 400 3528 3706 416 "instruction" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 286 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[10\] " "Info (169086): Pin instruction\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { instruction[10] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 400 3528 3706 416 "instruction" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 287 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[9\] " "Info (169086): Pin instruction\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { instruction[9] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 400 3528 3706 416 "instruction" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 288 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[8\] " "Info (169086): Pin instruction\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { instruction[8] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 400 3528 3706 416 "instruction" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 289 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[7\] " "Info (169086): Pin instruction\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { instruction[7] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 400 3528 3706 416 "instruction" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 290 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[6\] " "Info (169086): Pin instruction\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { instruction[6] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 400 3528 3706 416 "instruction" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 291 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[5\] " "Info (169086): Pin instruction\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { instruction[5] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 400 3528 3706 416 "instruction" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 292 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[4\] " "Info (169086): Pin instruction\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { instruction[4] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 400 3528 3706 416 "instruction" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 293 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[3\] " "Info (169086): Pin instruction\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { instruction[3] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 400 3528 3706 416 "instruction" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 294 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[2\] " "Info (169086): Pin instruction\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { instruction[2] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 400 3528 3706 416 "instruction" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 295 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[1\] " "Info (169086): Pin instruction\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { instruction[1] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 400 3528 3706 416 "instruction" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 296 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instruction\[0\] " "Info (169086): Pin instruction\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { instruction[0] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 400 3528 3706 416 "instruction" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { instruction[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 297 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_b\[15\] " "Info (169086): Pin alu_b\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { alu_b[15] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 280 3528 3704 296 "alu_b" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_b[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 344 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_b\[14\] " "Info (169086): Pin alu_b\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { alu_b[14] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 280 3528 3704 296 "alu_b" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_b[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 345 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_b\[13\] " "Info (169086): Pin alu_b\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { alu_b[13] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 280 3528 3704 296 "alu_b" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_b[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 346 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_b\[12\] " "Info (169086): Pin alu_b\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { alu_b[12] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 280 3528 3704 296 "alu_b" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_b[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 347 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_b\[11\] " "Info (169086): Pin alu_b\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { alu_b[11] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 280 3528 3704 296 "alu_b" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_b[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 348 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_b\[10\] " "Info (169086): Pin alu_b\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { alu_b[10] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 280 3528 3704 296 "alu_b" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_b[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 349 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_b\[9\] " "Info (169086): Pin alu_b\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { alu_b[9] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 280 3528 3704 296 "alu_b" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_b[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 350 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_b\[8\] " "Info (169086): Pin alu_b\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { alu_b[8] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 280 3528 3704 296 "alu_b" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_b[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 351 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_b\[7\] " "Info (169086): Pin alu_b\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { alu_b[7] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 280 3528 3704 296 "alu_b" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_b[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 352 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_b\[6\] " "Info (169086): Pin alu_b\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { alu_b[6] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 280 3528 3704 296 "alu_b" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_b[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 353 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_b\[5\] " "Info (169086): Pin alu_b\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { alu_b[5] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 280 3528 3704 296 "alu_b" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_b[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 354 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_b\[4\] " "Info (169086): Pin alu_b\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { alu_b[4] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 280 3528 3704 296 "alu_b" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_b[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 355 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_b\[3\] " "Info (169086): Pin alu_b\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { alu_b[3] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 280 3528 3704 296 "alu_b" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 356 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_b\[2\] " "Info (169086): Pin alu_b\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { alu_b[2] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 280 3528 3704 296 "alu_b" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 357 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_b\[1\] " "Info (169086): Pin alu_b\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { alu_b[1] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 280 3528 3704 296 "alu_b" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 358 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_b\[0\] " "Info (169086): Pin alu_b\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { alu_b[0] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 280 3528 3704 296 "alu_b" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu_b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 359 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_data\[15\] " "Info (169086): Pin test_data\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { test_data[15] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 184 -520 -344 200 "test_data" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 322 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_source " "Info (169086): Pin data_source not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { data_source } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 280 -520 -352 296 "data_source" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_source } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 364 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_data\[14\] " "Info (169086): Pin test_data\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { test_data[14] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 184 -520 -344 200 "test_data" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 323 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_data\[13\] " "Info (169086): Pin test_data\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { test_data[13] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 184 -520 -344 200 "test_data" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 324 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_data\[12\] " "Info (169086): Pin test_data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { test_data[12] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 184 -520 -344 200 "test_data" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 325 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_data\[11\] " "Info (169086): Pin test_data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { test_data[11] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 184 -520 -344 200 "test_data" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 326 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_data\[10\] " "Info (169086): Pin test_data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { test_data[10] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 184 -520 -344 200 "test_data" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 327 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_data\[9\] " "Info (169086): Pin test_data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { test_data[9] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 184 -520 -344 200 "test_data" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 328 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_data\[8\] " "Info (169086): Pin test_data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { test_data[8] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 184 -520 -344 200 "test_data" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 329 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_data\[7\] " "Info (169086): Pin test_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { test_data[7] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 184 -520 -344 200 "test_data" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 330 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_data\[6\] " "Info (169086): Pin test_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { test_data[6] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 184 -520 -344 200 "test_data" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 331 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_data\[5\] " "Info (169086): Pin test_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { test_data[5] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 184 -520 -344 200 "test_data" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 332 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_data\[4\] " "Info (169086): Pin test_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { test_data[4] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 184 -520 -344 200 "test_data" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 333 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_data\[3\] " "Info (169086): Pin test_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { test_data[3] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 184 -520 -344 200 "test_data" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 334 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_data\[2\] " "Info (169086): Pin test_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { test_data[2] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 184 -520 -344 200 "test_data" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 335 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_data\[1\] " "Info (169086): Pin test_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { test_data[1] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 184 -520 -344 200 "test_data" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 336 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_data\[0\] " "Info (169086): Pin test_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { test_data[0] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 184 -520 -344 200 "test_data" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 337 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info (169086): Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { reset } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 232 -520 -352 248 "reset" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 366 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info (169086): Pin clock not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { clock } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 136 -520 -352 152 "clock" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 361 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_destination\[0\] " "Info (169086): Pin test_destination\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { test_destination[0] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 208 -520 -320 224 "test_destination" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_destination[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 341 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "destination_select " "Info (169086): Pin destination_select not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { destination_select } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 304 -536 -344 320 "destination_select" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { destination_select } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 365 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_reg_select\[0\] " "Info (169086): Pin test_reg_select\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { test_reg_select[0] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 256 -520 -320 272 "test_reg_select" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_reg_select[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 343 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_reg_select\[1\] " "Info (169086): Pin test_reg_select\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { test_reg_select[1] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 256 -520 -320 272 "test_reg_select" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_reg_select[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 342 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_destination\[1\] " "Info (169086): Pin test_destination\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { test_destination[1] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 208 -520 -320 224 "test_destination" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_destination[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 340 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_destination\[2\] " "Info (169086): Pin test_destination\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { test_destination[2] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 208 -520 -320 224 "test_destination" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_destination[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 339 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "test_destination\[3\] " "Info (169086): Pin test_destination\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { test_destination[3] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 208 -520 -320 224 "test_destination" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { test_destination[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 338 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_Test\[23\] " "Info (169086): Pin IR_Test\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { IR_Test[23] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 160 -520 -344 176 "IR_Test" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_Test[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 298 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_Test\[22\] " "Info (169086): Pin IR_Test\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { IR_Test[22] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 160 -520 -344 176 "IR_Test" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_Test[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 299 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_Test\[21\] " "Info (169086): Pin IR_Test\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { IR_Test[21] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 160 -520 -344 176 "IR_Test" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_Test[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 300 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_Test\[20\] " "Info (169086): Pin IR_Test\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { IR_Test[20] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 160 -520 -344 176 "IR_Test" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_Test[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 301 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_Test\[19\] " "Info (169086): Pin IR_Test\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { IR_Test[19] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 160 -520 -344 176 "IR_Test" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_Test[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 302 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_Test\[18\] " "Info (169086): Pin IR_Test\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { IR_Test[18] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 160 -520 -344 176 "IR_Test" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_Test[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 303 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_Test\[17\] " "Info (169086): Pin IR_Test\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { IR_Test[17] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 160 -520 -344 176 "IR_Test" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_Test[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 304 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_Test\[16\] " "Info (169086): Pin IR_Test\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { IR_Test[16] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 160 -520 -344 176 "IR_Test" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_Test[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 305 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_Test\[15\] " "Info (169086): Pin IR_Test\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { IR_Test[15] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 160 -520 -344 176 "IR_Test" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_Test[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 306 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_Test\[14\] " "Info (169086): Pin IR_Test\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { IR_Test[14] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 160 -520 -344 176 "IR_Test" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_Test[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 307 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_Test\[13\] " "Info (169086): Pin IR_Test\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { IR_Test[13] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 160 -520 -344 176 "IR_Test" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_Test[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 308 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_Test\[12\] " "Info (169086): Pin IR_Test\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { IR_Test[12] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 160 -520 -344 176 "IR_Test" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_Test[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 309 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_Test\[11\] " "Info (169086): Pin IR_Test\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { IR_Test[11] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 160 -520 -344 176 "IR_Test" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_Test[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 310 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_Test\[10\] " "Info (169086): Pin IR_Test\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { IR_Test[10] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 160 -520 -344 176 "IR_Test" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_Test[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 311 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_Test\[9\] " "Info (169086): Pin IR_Test\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { IR_Test[9] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 160 -520 -344 176 "IR_Test" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_Test[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 312 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_Test\[8\] " "Info (169086): Pin IR_Test\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { IR_Test[8] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 160 -520 -344 176 "IR_Test" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_Test[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 313 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_Test\[7\] " "Info (169086): Pin IR_Test\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { IR_Test[7] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 160 -520 -344 176 "IR_Test" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_Test[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 314 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_Test\[6\] " "Info (169086): Pin IR_Test\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { IR_Test[6] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 160 -520 -344 176 "IR_Test" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_Test[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 315 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_Test\[5\] " "Info (169086): Pin IR_Test\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { IR_Test[5] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 160 -520 -344 176 "IR_Test" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_Test[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 316 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_Test\[4\] " "Info (169086): Pin IR_Test\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { IR_Test[4] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 160 -520 -344 176 "IR_Test" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_Test[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 317 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_Test\[3\] " "Info (169086): Pin IR_Test\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { IR_Test[3] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 160 -520 -344 176 "IR_Test" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_Test[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 318 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_Test\[2\] " "Info (169086): Pin IR_Test\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { IR_Test[2] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 160 -520 -344 176 "IR_Test" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_Test[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 319 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_Test\[1\] " "Info (169086): Pin IR_Test\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { IR_Test[1] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 160 -520 -344 176 "IR_Test" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_Test[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 320 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "IR_Test\[0\] " "Info (169086): Pin IR_Test\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { IR_Test[0] } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 160 -520 -344 176 "IR_Test" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR_Test[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 321 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_test " "Info (169086): Pin rf_test not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { rf_test } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 352 -536 -368 368 "rf_test" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_test } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 363 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_select " "Info (169086): Pin rf_select not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { rf_select } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 328 -520 -352 344 "rf_select" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_select } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 362 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Datapath.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'Datapath.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst31\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst31\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst31\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst31\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst31\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst31\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst31\|inst\|inst2~1\|datad " "Warning (332126): Node \"IR\|inst31\|inst\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst18\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst18\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst18\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst18\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst18\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst18\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst18\|inst\|inst2~1\|datad " "Warning (332126): Node \"IR\|inst18\|inst\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst17\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst17\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst17\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst17\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst17\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst17\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst17\|inst\|inst2~1\|datad " "Warning (332126): Node \"IR\|inst17\|inst\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst\|inst\|inst2~1\|datad " "Warning (332126): Node \"IR\|inst\|inst\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst25\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst25\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst25\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst25\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst25\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst25\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst25\|inst\|inst2~1\|datad " "Warning (332126): Node \"IR\|inst25\|inst\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst23\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst23\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst23\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst23\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst23\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst23\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst23\|inst\|inst2~1\|datad " "Warning (332126): Node \"IR\|inst23\|inst\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst24\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst24\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst24\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst24\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst24\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst24\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst24\|inst\|inst2~1\|datad " "Warning (332126): Node \"IR\|inst24\|inst\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst26\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst26\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst26\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst26\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst26\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst26\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst26\|inst\|inst2~1\|datad " "Warning (332126): Node \"IR\|inst26\|inst\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst37\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst37\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst37\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst37\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst37\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst37\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst37\|inst\|inst2~1\|datad " "Warning (332126): Node \"IR\|inst37\|inst\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst36\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst36\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst36\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst36\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst36\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst36\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst36\|inst\|inst2~1\|datad " "Warning (332126): Node \"IR\|inst36\|inst\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst39\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst39\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst39\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst39\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst39\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst39\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst39\|inst\|inst2~1\|datad " "Warning (332126): Node \"IR\|inst39\|inst\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst38\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst38\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst38\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst38\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst38\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst38\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst38\|inst\|inst2~1\|datad " "Warning (332126): Node \"IR\|inst38\|inst\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst20\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst20\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst20\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst20\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst20\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst20\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst20\|inst\|inst2~1\|datad " "Warning (332126): Node \"IR\|inst20\|inst\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst33\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst33\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst33\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst33\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst33\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst33\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst33\|inst\|inst2~1\|datad " "Warning (332126): Node \"IR\|inst33\|inst\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst21\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst21\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst21\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst21\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst21\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst21\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst21\|inst\|inst2~1\|datad " "Warning (332126): Node \"IR\|inst21\|inst\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst34\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst34\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst34\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst34\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst34\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst34\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst34\|inst\|inst2~1\|datad " "Warning (332126): Node \"IR\|inst34\|inst\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst22\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst22\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst22\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst22\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst22\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst22\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst22\|inst\|inst2~1\|datad " "Warning (332126): Node \"IR\|inst22\|inst\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst35\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst35\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst35\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst35\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst35\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst35\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst35\|inst\|inst2~1\|datad " "Warning (332126): Node \"IR\|inst35\|inst\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst19\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst19\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst19\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst19\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst19\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst19\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst19\|inst\|inst2~1\|datad " "Warning (332126): Node \"IR\|inst19\|inst\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst32\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst32\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst32\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst32\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst32\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst32\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst32\|inst\|inst2~1\|datad " "Warning (332126): Node \"IR\|inst32\|inst\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst30\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst30\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst30\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst30\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst30\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst30\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst30\|inst\|inst2~1\|datad " "Warning (332126): Node \"IR\|inst30\|inst\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst29\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst29\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst29\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst29\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst29\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst29\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst29\|inst\|inst2~1\|datad " "Warning (332126): Node \"IR\|inst29\|inst\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst28\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst28\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst28\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst28\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst28\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst28\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst28\|inst\|inst2~1\|datad " "Warning (332126): Node \"IR\|inst28\|inst\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst27\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst27\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst27\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst27\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst27\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst27\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst27\|inst\|inst2~1\|datad " "Warning (332126): Node \"IR\|inst27\|inst\|inst2~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info (176353): Automatically promoted node clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DFF_24BIT:IR\|d-ff:inst39\|d-latch:inst4\|inst2~1 " "Info (176357): Destination node DFF_24BIT:IR\|d-ff:inst39\|d-latch:inst4\|inst2~1" {  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF_24BIT:IR|d-ff:inst39|d-latch:inst4|inst2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 3858 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DFF_24BIT:IR\|d-ff:inst38\|d-latch:inst4\|inst2~1 " "Info (176357): Destination node DFF_24BIT:IR\|d-ff:inst38\|d-latch:inst4\|inst2~1" {  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF_24BIT:IR|d-ff:inst38|d-latch:inst4|inst2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 3859 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DFF_24BIT:IR\|d-ff:inst37\|d-latch:inst4\|inst2~1 " "Info (176357): Destination node DFF_24BIT:IR\|d-ff:inst37\|d-latch:inst4\|inst2~1" {  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF_24BIT:IR|d-ff:inst37|d-latch:inst4|inst2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 3860 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DFF_24BIT:IR\|d-ff:inst36\|d-latch:inst4\|inst2~1 " "Info (176357): Destination node DFF_24BIT:IR\|d-ff:inst36\|d-latch:inst4\|inst2~1" {  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF_24BIT:IR|d-ff:inst36|d-latch:inst4|inst2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 3861 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DFF_24BIT:IR\|d-ff:inst35\|d-latch:inst4\|inst2~1 " "Info (176357): Destination node DFF_24BIT:IR\|d-ff:inst35\|d-latch:inst4\|inst2~1" {  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF_24BIT:IR|d-ff:inst35|d-latch:inst4|inst2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 3862 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DFF_24BIT:IR\|d-ff:inst34\|d-latch:inst4\|inst2~1 " "Info (176357): Destination node DFF_24BIT:IR\|d-ff:inst34\|d-latch:inst4\|inst2~1" {  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF_24BIT:IR|d-ff:inst34|d-latch:inst4|inst2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 3863 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DFF_24BIT:IR\|d-ff:inst33\|d-latch:inst4\|inst2~1 " "Info (176357): Destination node DFF_24BIT:IR\|d-ff:inst33\|d-latch:inst4\|inst2~1" {  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF_24BIT:IR|d-ff:inst33|d-latch:inst4|inst2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 3864 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DFF_24BIT:IR\|d-ff:inst32\|d-latch:inst4\|inst2~1 " "Info (176357): Destination node DFF_24BIT:IR\|d-ff:inst32\|d-latch:inst4\|inst2~1" {  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF_24BIT:IR|d-ff:inst32|d-latch:inst4|inst2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 3865 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DFF_24BIT:IR\|d-ff:inst31\|d-latch:inst4\|inst2~1 " "Info (176357): Destination node DFF_24BIT:IR\|d-ff:inst31\|d-latch:inst4\|inst2~1" {  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF_24BIT:IR|d-ff:inst31|d-latch:inst4|inst2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 3866 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DFF_24BIT:IR\|d-ff:inst30\|d-latch:inst4\|inst2~1 " "Info (176357): Destination node DFF_24BIT:IR\|d-ff:inst30\|d-latch:inst4\|inst2~1" {  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DFF_24BIT:IR|d-ff:inst30|d-latch:inst4|inst2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 3867 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info (176358): Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp1/quartus/bin/pin_planner.ppl" { clock } } } { "datapath.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/datapath.bdf" { { 136 -520 -352 152 "clock" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 361 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lab8:inst5\|inst22  " "Info (176353): Automatically promoted node lab8:inst5\|inst22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "lab8.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/lab8.bdf" { { 16 -72 -8 64 "inst22" "" } } } } { "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lab8:inst5|inst22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/" { { 0 { 0 ""} 0 429 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "156 unused 3.3V 51 105 0 " "Info (176211): Number of I/O pins in group: 156 (unused VREF, 3.3V VCCIO, 51 input, 105 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info (176212): I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info (176215): I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info (176214): Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Info (170195): Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X25_Y14 X37_Y27 " "Info (170196): Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "105 " "Warning (306006): Found 105 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_enable 0 " "Info (306007): Pin \"ir_enable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[15\] 0 " "Info (306007): Pin \"RA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[14\] 0 " "Info (306007): Pin \"RA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[13\] 0 " "Info (306007): Pin \"RA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[12\] 0 " "Info (306007): Pin \"RA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[11\] 0 " "Info (306007): Pin \"RA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[10\] 0 " "Info (306007): Pin \"RA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[9\] 0 " "Info (306007): Pin \"RA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[8\] 0 " "Info (306007): Pin \"RA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[7\] 0 " "Info (306007): Pin \"RA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[6\] 0 " "Info (306007): Pin \"RA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[5\] 0 " "Info (306007): Pin \"RA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[4\] 0 " "Info (306007): Pin \"RA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[3\] 0 " "Info (306007): Pin \"RA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[2\] 0 " "Info (306007): Pin \"RA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[1\] 0 " "Info (306007): Pin \"RA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[0\] 0 " "Info (306007): Pin \"RA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[15\] 0 " "Info (306007): Pin \"data_d\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[14\] 0 " "Info (306007): Pin \"data_d\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[13\] 0 " "Info (306007): Pin \"data_d\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[12\] 0 " "Info (306007): Pin \"data_d\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[11\] 0 " "Info (306007): Pin \"data_d\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[10\] 0 " "Info (306007): Pin \"data_d\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[9\] 0 " "Info (306007): Pin \"data_d\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[8\] 0 " "Info (306007): Pin \"data_d\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[7\] 0 " "Info (306007): Pin \"data_d\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[6\] 0 " "Info (306007): Pin \"data_d\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[5\] 0 " "Info (306007): Pin \"data_d\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[4\] 0 " "Info (306007): Pin \"data_d\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[3\] 0 " "Info (306007): Pin \"data_d\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[2\] 0 " "Info (306007): Pin \"data_d\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[1\] 0 " "Info (306007): Pin \"data_d\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[0\] 0 " "Info (306007): Pin \"data_d\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[15\] 0 " "Info (306007): Pin \"stage_five\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[14\] 0 " "Info (306007): Pin \"stage_five\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[13\] 0 " "Info (306007): Pin \"stage_five\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[12\] 0 " "Info (306007): Pin \"stage_five\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[11\] 0 " "Info (306007): Pin \"stage_five\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[10\] 0 " "Info (306007): Pin \"stage_five\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[9\] 0 " "Info (306007): Pin \"stage_five\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[8\] 0 " "Info (306007): Pin \"stage_five\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[7\] 0 " "Info (306007): Pin \"stage_five\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[6\] 0 " "Info (306007): Pin \"stage_five\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[5\] 0 " "Info (306007): Pin \"stage_five\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[4\] 0 " "Info (306007): Pin \"stage_five\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[3\] 0 " "Info (306007): Pin \"stage_five\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[2\] 0 " "Info (306007): Pin \"stage_five\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[1\] 0 " "Info (306007): Pin \"stage_five\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[0\] 0 " "Info (306007): Pin \"stage_five\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[15\] 0 " "Info (306007): Pin \"RZ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[14\] 0 " "Info (306007): Pin \"RZ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[13\] 0 " "Info (306007): Pin \"RZ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[12\] 0 " "Info (306007): Pin \"RZ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[11\] 0 " "Info (306007): Pin \"RZ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[10\] 0 " "Info (306007): Pin \"RZ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[9\] 0 " "Info (306007): Pin \"RZ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[8\] 0 " "Info (306007): Pin \"RZ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[7\] 0 " "Info (306007): Pin \"RZ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[6\] 0 " "Info (306007): Pin \"RZ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[5\] 0 " "Info (306007): Pin \"RZ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[4\] 0 " "Info (306007): Pin \"RZ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[3\] 0 " "Info (306007): Pin \"RZ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[2\] 0 " "Info (306007): Pin \"RZ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[1\] 0 " "Info (306007): Pin \"RZ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[0\] 0 " "Info (306007): Pin \"RZ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[23\] 0 " "Info (306007): Pin \"instruction\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[22\] 0 " "Info (306007): Pin \"instruction\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[21\] 0 " "Info (306007): Pin \"instruction\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[20\] 0 " "Info (306007): Pin \"instruction\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[19\] 0 " "Info (306007): Pin \"instruction\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[18\] 0 " "Info (306007): Pin \"instruction\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[17\] 0 " "Info (306007): Pin \"instruction\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[16\] 0 " "Info (306007): Pin \"instruction\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[15\] 0 " "Info (306007): Pin \"instruction\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[14\] 0 " "Info (306007): Pin \"instruction\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[13\] 0 " "Info (306007): Pin \"instruction\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[12\] 0 " "Info (306007): Pin \"instruction\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[11\] 0 " "Info (306007): Pin \"instruction\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[10\] 0 " "Info (306007): Pin \"instruction\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[9\] 0 " "Info (306007): Pin \"instruction\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[8\] 0 " "Info (306007): Pin \"instruction\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[7\] 0 " "Info (306007): Pin \"instruction\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[6\] 0 " "Info (306007): Pin \"instruction\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[5\] 0 " "Info (306007): Pin \"instruction\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[4\] 0 " "Info (306007): Pin \"instruction\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[3\] 0 " "Info (306007): Pin \"instruction\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[2\] 0 " "Info (306007): Pin \"instruction\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[1\] 0 " "Info (306007): Pin \"instruction\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[0\] 0 " "Info (306007): Pin \"instruction\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[15\] 0 " "Info (306007): Pin \"alu_b\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[14\] 0 " "Info (306007): Pin \"alu_b\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[13\] 0 " "Info (306007): Pin \"alu_b\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[12\] 0 " "Info (306007): Pin \"alu_b\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[11\] 0 " "Info (306007): Pin \"alu_b\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[10\] 0 " "Info (306007): Pin \"alu_b\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[9\] 0 " "Info (306007): Pin \"alu_b\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[8\] 0 " "Info (306007): Pin \"alu_b\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[7\] 0 " "Info (306007): Pin \"alu_b\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[6\] 0 " "Info (306007): Pin \"alu_b\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[5\] 0 " "Info (306007): Pin \"alu_b\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[4\] 0 " "Info (306007): Pin \"alu_b\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[3\] 0 " "Info (306007): Pin \"alu_b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[2\] 0 " "Info (306007): Pin \"alu_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[1\] 0 " "Info (306007): Pin \"alu_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[0\] 0 " "Info (306007): Pin \"alu_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 150 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 150 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "378 " "Info: Peak virtual memory: 378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 26 09:13:40 2012 " "Info: Processing ended: Mon Mar 26 09:13:40 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Info: Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 26 09:13:44 2012 " "Info: Processing started: Mon Mar 26 09:13:44 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Datapath -c Datapath " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 26 09:13:43 2012 " "Info: Processing started: Mon Mar 26 09:13:43 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Datapath -c Datapath " "Info: Command: quartus_sta Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Datapath.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'Datapath.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "Info (332105): create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst31\|inst4\|inst2~1\|dataa " "Warning (332126): Node \"IR\|inst31\|inst4\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst31\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst31\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst31\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst31\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst31\|inst\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst31\|inst\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst25\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst25\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst25\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst25\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst25\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst25\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst25\|inst\|inst2~1\|dataa " "Warning (332126): Node \"IR\|inst25\|inst\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst26\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst26\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst26\|inst4\|inst2~1\|dataa " "Warning (332126): Node \"IR\|inst26\|inst4\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst26\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst26\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst26\|inst\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst26\|inst\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst23\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst23\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst23\|inst4\|inst2~1\|dataa " "Warning (332126): Node \"IR\|inst23\|inst4\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst23\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst23\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst23\|inst\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst23\|inst\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst24\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst24\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst24\|inst4\|inst2~1\|dataa " "Warning (332126): Node \"IR\|inst24\|inst4\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst24\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst24\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst24\|inst\|inst2~1\|dataa " "Warning (332126): Node \"IR\|inst24\|inst\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst17\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst17\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst17\|inst4\|inst2~1\|dataa " "Warning (332126): Node \"IR\|inst17\|inst4\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst17\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst17\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst17\|inst\|inst2~1\|dataa " "Warning (332126): Node \"IR\|inst17\|inst\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst\|inst4\|inst2~1\|dataa " "Warning (332126): Node \"IR\|inst\|inst4\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst\|inst\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst\|inst\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst18\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst18\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst18\|inst4\|inst2~1\|dataa " "Warning (332126): Node \"IR\|inst18\|inst4\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst18\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst18\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst18\|inst\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst18\|inst\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst38\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst38\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst38\|inst4\|inst2~1\|dataa " "Warning (332126): Node \"IR\|inst38\|inst4\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst38\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst38\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst38\|inst\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst38\|inst\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst39\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst39\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst39\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst39\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst39\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst39\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst39\|inst\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst39\|inst\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst37\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst37\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst37\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst37\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst37\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst37\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst37\|inst\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst37\|inst\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst36\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst36\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst36\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst36\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst36\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst36\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst36\|inst\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst36\|inst\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst21\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst21\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst21\|inst4\|inst2~1\|dataa " "Warning (332126): Node \"IR\|inst21\|inst4\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst21\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst21\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst21\|inst\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst21\|inst\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst34\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst34\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst34\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst34\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst34\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst34\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst34\|inst\|inst2~1\|dataa " "Warning (332126): Node \"IR\|inst34\|inst\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst32\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst32\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst32\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst32\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst32\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst32\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst32\|inst\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst32\|inst\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst19\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst19\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst19\|inst4\|inst2~1\|dataa " "Warning (332126): Node \"IR\|inst19\|inst4\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst19\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst19\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst19\|inst\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst19\|inst\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst20\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst20\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst20\|inst4\|inst2~1\|dataa " "Warning (332126): Node \"IR\|inst20\|inst4\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst20\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst20\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst20\|inst\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst20\|inst\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst33\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst33\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst33\|inst4\|inst2~1\|dataa " "Warning (332126): Node \"IR\|inst33\|inst4\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst33\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst33\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst33\|inst\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst33\|inst\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst35\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst35\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst35\|inst4\|inst2~1\|dataa " "Warning (332126): Node \"IR\|inst35\|inst4\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst35\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst35\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst35\|inst\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst35\|inst\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst22\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst22\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst22\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst22\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst22\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst22\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst22\|inst\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst22\|inst\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst30\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst30\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst30\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst30\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst30\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst30\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst30\|inst\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst30\|inst\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst28\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst28\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst28\|inst4\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst28\|inst4\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst28\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst28\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst28\|inst\|inst2~1\|dataa " "Warning (332126): Node \"IR\|inst28\|inst\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst27\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst27\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst27\|inst4\|inst2~1\|dataa " "Warning (332126): Node \"IR\|inst27\|inst4\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst27\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst27\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst27\|inst\|inst2~1\|datab " "Warning (332126): Node \"IR\|inst27\|inst\|inst2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst29\|inst4\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst29\|inst4\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst29\|inst4\|inst2~1\|dataa " "Warning (332126): Node \"IR\|inst29\|inst4\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Warning (332125): Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "IR\|inst29\|inst\|inst2~1\|combout " "Warning (332126): Node \"IR\|inst29\|inst\|inst2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "IR\|inst29\|inst\|inst2~1\|dataa " "Warning (332126): Node \"IR\|inst29\|inst\|inst2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "d-latch.bdf" "" { Schematic "C:/Users/Mitchell/Documents/School/CSE/230/datapath/d-latch.bdf" { { 104 512 576 152 "inst2" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -165.271 " "Info (332146): Worst-case setup slack is -165.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -165.271     -7334.274 clock  " "Info (332119):  -165.271     -7334.274 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.182 " "Info (332146): Worst-case hold slack is -3.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.182       -89.230 clock  " "Info (332119):    -3.182       -89.230 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Info (332146): Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631      -418.333 clock  " "Info (332119):    -1.631      -418.333 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "310 " "Info: Peak virtual memory: 310 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 26 09:13:48 2012 " "Info: Processing ended: Mon Mar 26 09:13:48 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "105 " "Warning (306006): Found 105 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ir_enable 0 " "Info (306007): Pin \"ir_enable\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[15\] 0 " "Info (306007): Pin \"RA\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[14\] 0 " "Info (306007): Pin \"RA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[13\] 0 " "Info (306007): Pin \"RA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[12\] 0 " "Info (306007): Pin \"RA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[11\] 0 " "Info (306007): Pin \"RA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[10\] 0 " "Info (306007): Pin \"RA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[9\] 0 " "Info (306007): Pin \"RA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[8\] 0 " "Info (306007): Pin \"RA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[7\] 0 " "Info (306007): Pin \"RA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[6\] 0 " "Info (306007): Pin \"RA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[5\] 0 " "Info (306007): Pin \"RA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[4\] 0 " "Info (306007): Pin \"RA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[3\] 0 " "Info (306007): Pin \"RA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[2\] 0 " "Info (306007): Pin \"RA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[1\] 0 " "Info (306007): Pin \"RA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RA\[0\] 0 " "Info (306007): Pin \"RA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[15\] 0 " "Info (306007): Pin \"data_d\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[14\] 0 " "Info (306007): Pin \"data_d\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[13\] 0 " "Info (306007): Pin \"data_d\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[12\] 0 " "Info (306007): Pin \"data_d\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[11\] 0 " "Info (306007): Pin \"data_d\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[10\] 0 " "Info (306007): Pin \"data_d\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[9\] 0 " "Info (306007): Pin \"data_d\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[8\] 0 " "Info (306007): Pin \"data_d\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[7\] 0 " "Info (306007): Pin \"data_d\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[6\] 0 " "Info (306007): Pin \"data_d\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[5\] 0 " "Info (306007): Pin \"data_d\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[4\] 0 " "Info (306007): Pin \"data_d\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[3\] 0 " "Info (306007): Pin \"data_d\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[2\] 0 " "Info (306007): Pin \"data_d\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[1\] 0 " "Info (306007): Pin \"data_d\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_d\[0\] 0 " "Info (306007): Pin \"data_d\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[15\] 0 " "Info (306007): Pin \"stage_five\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[14\] 0 " "Info (306007): Pin \"stage_five\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[13\] 0 " "Info (306007): Pin \"stage_five\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[12\] 0 " "Info (306007): Pin \"stage_five\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[11\] 0 " "Info (306007): Pin \"stage_five\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[10\] 0 " "Info (306007): Pin \"stage_five\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[9\] 0 " "Info (306007): Pin \"stage_five\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[8\] 0 " "Info (306007): Pin \"stage_five\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[7\] 0 " "Info (306007): Pin \"stage_five\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[6\] 0 " "Info (306007): Pin \"stage_five\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[5\] 0 " "Info (306007): Pin \"stage_five\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[4\] 0 " "Info (306007): Pin \"stage_five\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[3\] 0 " "Info (306007): Pin \"stage_five\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[2\] 0 " "Info (306007): Pin \"stage_five\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[1\] 0 " "Info (306007): Pin \"stage_five\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "stage_five\[0\] 0 " "Info (306007): Pin \"stage_five\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[15\] 0 " "Info (306007): Pin \"RZ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[14\] 0 " "Info (306007): Pin \"RZ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[13\] 0 " "Info (306007): Pin \"RZ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[12\] 0 " "Info (306007): Pin \"RZ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[11\] 0 " "Info (306007): Pin \"RZ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[10\] 0 " "Info (306007): Pin \"RZ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[9\] 0 " "Info (306007): Pin \"RZ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[8\] 0 " "Info (306007): Pin \"RZ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[7\] 0 " "Info (306007): Pin \"RZ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[6\] 0 " "Info (306007): Pin \"RZ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[5\] 0 " "Info (306007): Pin \"RZ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[4\] 0 " "Info (306007): Pin \"RZ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[3\] 0 " "Info (306007): Pin \"RZ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[2\] 0 " "Info (306007): Pin \"RZ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[1\] 0 " "Info (306007): Pin \"RZ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RZ\[0\] 0 " "Info (306007): Pin \"RZ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[23\] 0 " "Info (306007): Pin \"instruction\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[22\] 0 " "Info (306007): Pin \"instruction\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[21\] 0 " "Info (306007): Pin \"instruction\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[20\] 0 " "Info (306007): Pin \"instruction\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[19\] 0 " "Info (306007): Pin \"instruction\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[18\] 0 " "Info (306007): Pin \"instruction\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[17\] 0 " "Info (306007): Pin \"instruction\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[16\] 0 " "Info (306007): Pin \"instruction\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[15\] 0 " "Info (306007): Pin \"instruction\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[14\] 0 " "Info (306007): Pin \"instruction\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[13\] 0 " "Info (306007): Pin \"instruction\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[12\] 0 " "Info (306007): Pin \"instruction\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[11\] 0 " "Info (306007): Pin \"instruction\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[10\] 0 " "Info (306007): Pin \"instruction\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[9\] 0 " "Info (306007): Pin \"instruction\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[8\] 0 " "Info (306007): Pin \"instruction\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[7\] 0 " "Info (306007): Pin \"instruction\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[6\] 0 " "Info (306007): Pin \"instruction\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[5\] 0 " "Info (306007): Pin \"instruction\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[4\] 0 " "Info (306007): Pin \"instruction\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[3\] 0 " "Info (306007): Pin \"instruction\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[2\] 0 " "Info (306007): Pin \"instruction\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[1\] 0 " "Info (306007): Pin \"instruction\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instruction\[0\] 0 " "Info (306007): Pin \"instruction\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[15\] 0 " "Info (306007): Pin \"alu_b\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[14\] 0 " "Info (306007): Pin \"alu_b\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[13\] 0 " "Info (306007): Pin \"alu_b\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[12\] 0 " "Info (306007): Pin \"alu_b\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[11\] 0 " "Info (306007): Pin \"alu_b\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[10\] 0 " "Info (306007): Pin \"alu_b\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[9\] 0 " "Info (306007): Pin \"alu_b\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[8\] 0 " "Info (306007): Pin \"alu_b\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[7\] 0 " "Info (306007): Pin \"alu_b\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[6\] 0 " "Info (306007): Pin \"alu_b\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[5\] 0 " "Info (306007): Pin \"alu_b\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[4\] 0 " "Info (306007): Pin \"alu_b\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[3\] 0 " "Info (306007): Pin \"alu_b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[2\] 0 " "Info (306007): Pin \"alu_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[1\] 0 " "Info (306007): Pin \"alu_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "alu_b\[0\] 0 " "Info (306007): Pin \"alu_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -63.983 " "Info (332146): Worst-case setup slack is -63.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -63.983     -2646.067 clock  " "Info (332119):   -63.983     -2646.067 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.375 " "Info (332146): Worst-case hold slack is -1.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.375       -59.280 clock  " "Info (332119):    -1.375       -59.280 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Info (332146): Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -342.380 clock  " "Info (332119):    -1.380      -342.380 clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 149 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 149 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "425 " "Info: Peak virtual memory: 425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 26 09:14:17 2012 " "Info: Processing ended: Mon Mar 26 09:14:17 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Info: Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Info: Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Info: Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 26 09:14:20 2012 " "Info: Processing started: Mon Mar 26 09:14:20 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Datapath -c Datapath " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Datapath -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Datapath.vho\", \"Datapath_fast.vho Datapath_vhd.sdo Datapath_vhd_fast.sdo C:/Users/Mitchell/Documents/School/CSE/230/datapath/simulation/modelsim/ simulation " "Info (204026): Generated files \"Datapath.vho\", \"Datapath_fast.vho\", \"Datapath_vhd.sdo\" and \"Datapath_vhd_fast.sdo\" in directory \"C:/Users/Mitchell/Documents/School/CSE/230/datapath/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Info: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 26 09:14:25 2012 " "Info: Processing ended: Mon Mar 26 09:14:25 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 32-bit " "Info: Running Quartus II 32-bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 26 09:14:26 2012 " "Info: Processing started: Mon Mar 26 09:14:26 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/11.1sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui Datapath Datapath " "Info: Command: quartus_sh -t c:/altera/11.1sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui Datapath Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui Datapath Datapath " "Info: Quartus(args): --block_on_gui Datapath Datapath" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "" 0 -1}
{ "Warning" "0" "" "Warning: File Datapath_run_msim_gate_vhdl.do already exists - backing up current file as Datapath_run_msim_gate_vhdl.do.bak11" {  } {  } 0 0 "Warning: File Datapath_run_msim_gate_vhdl.do already exists - backing up current file as Datapath_run_msim_gate_vhdl.do.bak11" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Mitchell/Documents/School/CSE/230/datapath/simulation/modelsim/Datapath_run_msim_gate_vhdl.do" {  } { { "C:/Users/Mitchell/Documents/School/CSE/230/datapath/simulation/modelsim/Datapath_run_msim_gate_vhdl.do" "0" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/simulation/modelsim/Datapath_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Mitchell/Documents/School/CSE/230/datapath/simulation/modelsim/Datapath_run_msim_gate_vhdl.do" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: error deleting \"msim_transcript\": permission denied" {  } {  } 0 0 "error deleting \"msim_transcript\": permission denied" 0 0 "" 0 -1}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Mitchell/Documents/School/CSE/230/datapath/Datapath_nativelink_simulation.rpt" {  } { { "C:/Users/Mitchell/Documents/School/CSE/230/datapath/Datapath_nativelink_simulation.rpt" "0" { Text "C:/Users/Mitchell/Documents/School/CSE/230/datapath/Datapath_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Mitchell/Documents/School/CSE/230/datapath/Datapath_nativelink_simulation.rpt" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 2 s 349 s " "Error (293001): Quartus II Full Compilation was unsuccessful. 2 errors, 349 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
