Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri Dec  1 00:23:47 2023
| Host         : ETHANVOSBURAA6F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Multiplier_timing_summary_routed.rpt -pb Multiplier_timing_summary_routed.pb -rpx Multiplier_timing_summary_routed.rpx -warn_on_violation
| Design       : Multiplier
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     2           
TIMING-18  Warning           Missing input or output delay   17          
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (9)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: FSM0/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM0/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM0/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM0/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM0/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SSEG0/CLK_DIV/count_reg[13]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.136        0.000                      0                   53        0.218        0.000                      0                   53        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.136        0.000                      0                   53        0.218        0.000                      0                   53        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.136ns  (required time - arrival time)
  Source:                 FSM0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SR0/Q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 0.704ns (24.870%)  route 2.127ns (75.130%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.628     5.149    FSM0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  FSM0/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           1.008     6.613    FSM0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X59Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.737 f  FSM0/Q[6]_i_2/O
                         net (fo=7, routed)           1.119     7.856    SR0/Q_reg[6]_1
    SLICE_X59Y20         LUT4 (Prop_lut4_I1_O)        0.124     7.980 r  SR0/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     7.980    SR0/p_1_in[4]
    SLICE_X59Y20         FDRE                                         r  SR0/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507    14.848    SR0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  SR0/Q_reg[4]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y20         FDRE (Setup_fdre_C_D)        0.029    15.116    SR0/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -7.980    
  -------------------------------------------------------------------
                         slack                                  7.136    

Slack (MET) :             7.139ns  (required time - arrival time)
  Source:                 FSM0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SR0/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.704ns (24.879%)  route 2.126ns (75.121%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.628     5.149    FSM0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  FSM0/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           1.008     6.613    FSM0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X59Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.737 f  FSM0/Q[6]_i_2/O
                         net (fo=7, routed)           1.118     7.855    SR0/Q_reg[6]_1
    SLICE_X59Y20         LUT4 (Prop_lut4_I1_O)        0.124     7.979 r  SR0/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     7.979    SR0/p_1_in[5]
    SLICE_X59Y20         FDRE                                         r  SR0/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507    14.848    SR0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  SR0/Q_reg[5]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y20         FDRE (Setup_fdre_C_D)        0.031    15.118    SR0/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -7.979    
  -------------------------------------------------------------------
                         slack                                  7.139    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 FSM0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SR0/Q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.813ns  (logic 0.934ns (33.199%)  route 1.879ns (66.801%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.628     5.149    FSM0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  FSM0/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           1.008     6.613    FSM0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X59Y17         LUT5 (Prop_lut5_I3_O)        0.152     6.765 r  FSM0/FSM_onehot_next_state_reg[4]_i_1/O
                         net (fo=13, routed)          0.872     7.637    SR0/Q_reg[0]_1[0]
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.326     7.963 r  SR0/Q[7]_i_1/O
                         net (fo=1, routed)           0.000     7.963    SR0/Q[7]_i_1_n_0
    SLICE_X61Y20         FDRE                                         r  SR0/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507    14.848    SR0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X61Y20         FDRE                                         r  SR0/Q_reg[7]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y20         FDRE (Setup_fdre_C_D)        0.029    15.116    SR0/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.154ns  (required time - arrival time)
  Source:                 FSM0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SR0/Q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.732ns (25.606%)  route 2.127ns (74.394%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.628     5.149    FSM0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  FSM0/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           1.008     6.613    FSM0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X59Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.737 f  FSM0/Q[6]_i_2/O
                         net (fo=7, routed)           1.119     7.856    SR0/Q_reg[6]_1
    SLICE_X59Y20         LUT4 (Prop_lut4_I1_O)        0.152     8.008 r  SR0/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     8.008    SR0/p_1_in[6]
    SLICE_X59Y20         FDRE                                         r  SR0/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507    14.848    SR0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  SR0/Q_reg[6]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y20         FDRE (Setup_fdre_C_D)        0.075    15.162    SR0/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  7.154    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 FSM0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SR0/Q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.608ns (26.628%)  route 1.675ns (73.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.628     5.149    FSM0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  FSM0/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           1.008     6.613    FSM0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X59Y17         LUT5 (Prop_lut5_I3_O)        0.152     6.765 r  FSM0/FSM_onehot_next_state_reg[4]_i_1/O
                         net (fo=13, routed)          0.668     7.433    SR0/Q_reg[0]_1[0]
    SLICE_X59Y20         FDRE                                         r  SR0/Q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507    14.848    SR0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  SR0/Q_reg[4]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y20         FDRE (Setup_fdre_C_CE)      -0.407    14.680    SR0/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 FSM0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SR0/Q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.608ns (26.628%)  route 1.675ns (73.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.628     5.149    FSM0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  FSM0/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           1.008     6.613    FSM0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X59Y17         LUT5 (Prop_lut5_I3_O)        0.152     6.765 r  FSM0/FSM_onehot_next_state_reg[4]_i_1/O
                         net (fo=13, routed)          0.668     7.433    SR0/Q_reg[0]_1[0]
    SLICE_X59Y20         FDRE                                         r  SR0/Q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507    14.848    SR0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  SR0/Q_reg[5]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y20         FDRE (Setup_fdre_C_CE)      -0.407    14.680    SR0/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.247ns  (required time - arrival time)
  Source:                 FSM0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SR0/Q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 0.608ns (26.628%)  route 1.675ns (73.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.628     5.149    FSM0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  FSM0/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           1.008     6.613    FSM0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X59Y17         LUT5 (Prop_lut5_I3_O)        0.152     6.765 r  FSM0/FSM_onehot_next_state_reg[4]_i_1/O
                         net (fo=13, routed)          0.668     7.433    SR0/Q_reg[0]_1[0]
    SLICE_X59Y20         FDRE                                         r  SR0/Q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507    14.848    SR0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  SR0/Q_reg[6]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y20         FDRE (Setup_fdre_C_CE)      -0.407    14.680    SR0/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -7.433    
  -------------------------------------------------------------------
                         slack                                  7.247    

Slack (MET) :             7.398ns  (required time - arrival time)
  Source:                 FSM0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SR0/Q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.608ns (28.511%)  route 1.525ns (71.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.628     5.149    FSM0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  FSM0/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           1.008     6.613    FSM0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X59Y17         LUT5 (Prop_lut5_I3_O)        0.152     6.765 r  FSM0/FSM_onehot_next_state_reg[4]_i_1/O
                         net (fo=13, routed)          0.517     7.282    SR0/Q_reg[0]_1[0]
    SLICE_X59Y19         FDRE                                         r  SR0/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507    14.848    SR0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  SR0/Q_reg[0]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y19         FDRE (Setup_fdre_C_CE)      -0.407    14.680    SR0/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                  7.398    

Slack (MET) :             7.398ns  (required time - arrival time)
  Source:                 FSM0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SR0/Q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.608ns (28.511%)  route 1.525ns (71.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.628     5.149    FSM0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  FSM0/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           1.008     6.613    FSM0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X59Y17         LUT5 (Prop_lut5_I3_O)        0.152     6.765 r  FSM0/FSM_onehot_next_state_reg[4]_i_1/O
                         net (fo=13, routed)          0.517     7.282    SR0/Q_reg[0]_1[0]
    SLICE_X59Y19         FDRE                                         r  SR0/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507    14.848    SR0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  SR0/Q_reg[1]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y19         FDRE (Setup_fdre_C_CE)      -0.407    14.680    SR0/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                  7.398    

Slack (MET) :             7.398ns  (required time - arrival time)
  Source:                 FSM0/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SR0/Q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.133ns  (logic 0.608ns (28.511%)  route 1.525ns (71.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.628     5.149    FSM0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  FSM0/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           1.008     6.613    FSM0/FSM_onehot_state_reg_n_0_[4]
    SLICE_X59Y17         LUT5 (Prop_lut5_I3_O)        0.152     6.765 r  FSM0/FSM_onehot_next_state_reg[4]_i_1/O
                         net (fo=13, routed)          0.517     7.282    SR0/Q_reg[0]_1[0]
    SLICE_X59Y19         FDRE                                         r  SR0/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000    10.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507    14.848    SR0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  SR0/Q_reg[2]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X59Y19         FDRE (Setup_fdre_C_CE)      -0.407    14.680    SR0/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.680    
                         arrival time                          -7.282    
  -------------------------------------------------------------------
                         slack                                  7.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 SR0/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SR0/Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.155%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.585     1.468    SR0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  SR0/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  SR0/Q_reg[6]/Q
                         net (fo=4, routed)           0.083     1.679    SR0/Q_reg[6]_0
    SLICE_X59Y20         LUT4 (Prop_lut4_I3_O)        0.099     1.778 r  SR0/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.778    SR0/p_1_in[5]
    SLICE_X59Y20         FDRE                                         r  SR0/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.853     1.980    SR0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  SR0/Q_reg[5]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y20         FDRE (Hold_fdre_C_D)         0.092     1.560    SR0/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 SR0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC0/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.256ns (75.802%)  route 0.082ns (24.198%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.469    SR0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  SR0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  SR0/Q_reg[0]/Q
                         net (fo=3, routed)           0.082     1.692    SR0/DI[0]
    SLICE_X58Y19         LUT2 (Prop_lut2_I0_O)        0.045     1.737 r  SR0/Q0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.737    ACC0/S[0]
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.807 r  ACC0/Q0_carry/O[0]
                         net (fo=1, routed)           0.000     1.807    ACC0/p_0_in__0[0]
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.854     1.981    ACC0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[0]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X58Y19         FDRE (Hold_fdre_C_D)         0.105     1.587    ACC0/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 SR0/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC0/Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.675%)  route 0.094ns (27.325%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.469    SR0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  SR0/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  SR0/Q_reg[3]/Q
                         net (fo=4, routed)           0.094     1.704    SR0/Q_reg[3]_0
    SLICE_X58Y19         LUT2 (Prop_lut2_I0_O)        0.045     1.749 r  SR0/Q0_carry_i_1/O
                         net (fo=1, routed)           0.000     1.749    ACC0/S[3]
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.812 r  ACC0/Q0_carry/O[3]
                         net (fo=1, routed)           0.000     1.812    ACC0/p_0_in__0[3]
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.854     1.981    ACC0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[3]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X58Y19         FDRE (Hold_fdre_C_D)         0.105     1.587    ACC0/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SSEG0/CLK_DIV/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG0/CLK_DIV/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.471    SSEG0/CLK_DIV/GLOBAL_CLK_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  SSEG0/CLK_DIV/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  SSEG0/CLK_DIV/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.720    SSEG0/CLK_DIV/count_reg_n_0_[11]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.828 r  SSEG0/CLK_DIV/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.828    SSEG0/CLK_DIV/count_reg[8]_i_1_n_4
    SLICE_X63Y18         FDRE                                         r  SSEG0/CLK_DIV/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     1.984    SSEG0/CLK_DIV/GLOBAL_CLK_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  SSEG0/CLK_DIV/count_reg[11]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    SSEG0/CLK_DIV/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SSEG0/CLK_DIV/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG0/CLK_DIV/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.590     1.473    SSEG0/CLK_DIV/GLOBAL_CLK_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  SSEG0/CLK_DIV/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  SSEG0/CLK_DIV/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.722    SSEG0/CLK_DIV/count_reg_n_0_[3]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  SSEG0/CLK_DIV/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    SSEG0/CLK_DIV/count_reg[0]_i_1_n_4
    SLICE_X63Y16         FDRE                                         r  SSEG0/CLK_DIV/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.859     1.986    SSEG0/CLK_DIV/GLOBAL_CLK_IBUF_BUFG
    SLICE_X63Y16         FDRE                                         r  SSEG0/CLK_DIV/count_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.105     1.578    SSEG0/CLK_DIV/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SSEG0/CLK_DIV/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG0/CLK_DIV/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.472    SSEG0/CLK_DIV/GLOBAL_CLK_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  SSEG0/CLK_DIV/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  SSEG0/CLK_DIV/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.721    SSEG0/CLK_DIV/count_reg_n_0_[7]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  SSEG0/CLK_DIV/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    SSEG0/CLK_DIV/count_reg[4]_i_1_n_4
    SLICE_X63Y17         FDRE                                         r  SSEG0/CLK_DIV/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.985    SSEG0/CLK_DIV/GLOBAL_CLK_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  SSEG0/CLK_DIV/count_reg[7]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    SSEG0/CLK_DIV/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SR0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ACC0/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.292ns (78.133%)  route 0.082ns (21.867%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.469    SR0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  SR0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  SR0/Q_reg[0]/Q
                         net (fo=3, routed)           0.082     1.692    SR0/DI[0]
    SLICE_X58Y19         LUT2 (Prop_lut2_I0_O)        0.045     1.737 r  SR0/Q0_carry_i_4/O
                         net (fo=1, routed)           0.000     1.737    ACC0/S[0]
    SLICE_X58Y19         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.843 r  ACC0/Q0_carry/O[1]
                         net (fo=1, routed)           0.000     1.843    ACC0/p_0_in__0[1]
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.854     1.981    ACC0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[1]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X58Y19         FDRE (Hold_fdre_C_D)         0.105     1.587    ACC0/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SSEG0/CLK_DIV/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG0/CLK_DIV/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.587     1.470    SSEG0/CLK_DIV/GLOBAL_CLK_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  SSEG0/CLK_DIV/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  SSEG0/CLK_DIV/count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.716    SSEG0/CLK_DIV/count_reg_n_0_[12]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.831 r  SSEG0/CLK_DIV/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.831    SSEG0/CLK_DIV/count_reg[12]_i_1_n_7
    SLICE_X63Y19         FDRE                                         r  SSEG0/CLK_DIV/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.983    SSEG0/CLK_DIV/GLOBAL_CLK_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  SSEG0/CLK_DIV/count_reg[12]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    SSEG0/CLK_DIV/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SSEG0/CLK_DIV/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG0/CLK_DIV/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.471    SSEG0/CLK_DIV/GLOBAL_CLK_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  SSEG0/CLK_DIV/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  SSEG0/CLK_DIV/count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.717    SSEG0/CLK_DIV/count_reg_n_0_[8]
    SLICE_X63Y18         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.832 r  SSEG0/CLK_DIV/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.832    SSEG0/CLK_DIV/count_reg[8]_i_1_n_7
    SLICE_X63Y18         FDRE                                         r  SSEG0/CLK_DIV/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.857     1.984    SSEG0/CLK_DIV/GLOBAL_CLK_IBUF_BUFG
    SLICE_X63Y18         FDRE                                         r  SSEG0/CLK_DIV/count_reg[8]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDRE (Hold_fdre_C_D)         0.105     1.576    SSEG0/CLK_DIV/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SSEG0/CLK_DIV/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SSEG0/CLK_DIV/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.589     1.472    SSEG0/CLK_DIV/GLOBAL_CLK_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  SSEG0/CLK_DIV/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  SSEG0/CLK_DIV/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.718    SSEG0/CLK_DIV/count_reg_n_0_[4]
    SLICE_X63Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  SSEG0/CLK_DIV/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    SSEG0/CLK_DIV/count_reg[4]_i_1_n_7
    SLICE_X63Y17         FDRE                                         r  SSEG0/CLK_DIV/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.858     1.985    SSEG0/CLK_DIV/GLOBAL_CLK_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  SSEG0/CLK_DIV/count_reg[4]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.105     1.577    SSEG0/CLK_DIV/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GLOBAL_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  GLOBAL_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y19   ACC0/Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y19   ACC0/Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y19   ACC0/Q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y19   ACC0/Q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   ACC0/Q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   ACC0/Q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   ACC0/Q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   ACC0/Q_reg[7]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X58Y17   FSM0/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   ACC0/Q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   ACC0/Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   ACC0/Q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   ACC0/Q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   ACC0/Q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   ACC0/Q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   ACC0/Q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   ACC0/Q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   ACC0/Q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   ACC0/Q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   ACC0/Q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   ACC0/Q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   ACC0/Q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   ACC0/Q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   ACC0/Q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   ACC0/Q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   ACC0/Q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   ACC0/Q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   ACC0/Q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   ACC0/Q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SSEG0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.926ns  (logic 4.683ns (47.175%)  route 5.243ns (52.825%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  SSEG0/m_cnt_reg[0]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  SSEG0/m_cnt_reg[0]/Q
                         net (fo=17, routed)          1.041     1.497    ACC0/Q[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.621 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_42/O
                         net (fo=2, routed)           0.320     1.941    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_42_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.065 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           0.857     2.921    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_14_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.045 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.968     4.013    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_3_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.154     4.167 r  ACC0/GLOBAL_OUT_SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.058     6.225    GLOBAL_OUT_SEG_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         3.701     9.926 r  GLOBAL_OUT_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.926    GLOBAL_OUT_SEG[0]
    V7                                                                r  GLOBAL_OUT_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.797ns  (logic 4.723ns (48.212%)  route 5.073ns (51.788%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  SSEG0/m_cnt_reg[0]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  SSEG0/m_cnt_reg[0]/Q
                         net (fo=17, routed)          1.190     1.646    ACC0/Q[0]
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.124     1.770 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_29/O
                         net (fo=1, routed)           0.439     2.209    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_29_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.333 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.788     3.121    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_6_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.245 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.846     4.091    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_2_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.152     4.243 r  ACC0/GLOBAL_OUT_SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.811     6.053    GLOBAL_OUT_SEG_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.743     9.797 r  GLOBAL_OUT_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.797    GLOBAL_OUT_SEG[5]
    U8                                                                r  GLOBAL_OUT_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.791ns  (logic 4.718ns (48.181%)  route 5.074ns (51.819%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  SSEG0/m_cnt_reg[0]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  SSEG0/m_cnt_reg[0]/Q
                         net (fo=17, routed)          1.190     1.646    ACC0/Q[0]
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.124     1.770 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_29/O
                         net (fo=1, routed)           0.439     2.209    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_29_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.333 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.788     3.121    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_6_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.245 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.844     4.089    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_2_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I0_O)        0.152     4.241 r  ACC0/GLOBAL_OUT_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.813     6.054    GLOBAL_OUT_SEG_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.738     9.791 r  GLOBAL_OUT_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.791    GLOBAL_OUT_SEG[4]
    V8                                                                r  GLOBAL_OUT_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.783ns  (logic 4.483ns (45.829%)  route 5.300ns (54.171%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  SSEG0/m_cnt_reg[0]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SSEG0/m_cnt_reg[0]/Q
                         net (fo=17, routed)          1.190     1.646    ACC0/Q[0]
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.124     1.770 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_29/O
                         net (fo=1, routed)           0.439     2.209    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_29_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.333 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.788     3.121    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_6_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.245 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.844     4.089    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_2_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.124     4.213 r  ACC0/GLOBAL_OUT_SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.039     6.252    GLOBAL_OUT_SEG_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.783 r  GLOBAL_OUT_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.783    GLOBAL_OUT_SEG[1]
    U7                                                                r  GLOBAL_OUT_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_SEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.706ns  (logic 4.693ns (48.350%)  route 5.013ns (51.650%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  SSEG0/m_cnt_reg[0]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  SSEG0/m_cnt_reg[0]/Q
                         net (fo=17, routed)          1.190     1.646    ACC0/Q[0]
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.124     1.770 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_29/O
                         net (fo=1, routed)           0.439     2.209    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_29_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.333 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.788     3.121    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_6_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.245 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.668     3.913    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_2_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.152     4.065 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.928     5.993    GLOBAL_OUT_SEG_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.713     9.706 r  GLOBAL_OUT_SEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.706    GLOBAL_OUT_SEG[7]
    W7                                                                r  GLOBAL_OUT_SEG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.436ns  (logic 4.456ns (47.229%)  route 4.979ns (52.771%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  SSEG0/m_cnt_reg[0]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SSEG0/m_cnt_reg[0]/Q
                         net (fo=17, routed)          1.190     1.646    ACC0/Q[0]
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.124     1.770 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_29/O
                         net (fo=1, routed)           0.439     2.209    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_29_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.333 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.788     3.121    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_6_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.245 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.846     4.091    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_2_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.124     4.215 r  ACC0/GLOBAL_OUT_SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.717     5.931    GLOBAL_OUT_SEG_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.436 r  GLOBAL_OUT_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.436    GLOBAL_OUT_SEG[2]
    V5                                                                r  GLOBAL_OUT_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.388ns  (logic 4.481ns (47.734%)  route 4.907ns (52.266%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  SSEG0/m_cnt_reg[0]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  SSEG0/m_cnt_reg[0]/Q
                         net (fo=17, routed)          1.190     1.646    ACC0/Q[0]
    SLICE_X61Y24         LUT4 (Prop_lut4_I2_O)        0.124     1.770 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_29/O
                         net (fo=1, routed)           0.439     2.209    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_29_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.333 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.788     3.121    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_6_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.245 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_2/O
                         net (fo=8, routed)           0.668     3.913    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_2_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I0_O)        0.124     4.037 r  ACC0/GLOBAL_OUT_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.822     5.859    GLOBAL_OUT_SEG_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.388 r  GLOBAL_OUT_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.388    GLOBAL_OUT_SEG[6]
    W6                                                                r  GLOBAL_OUT_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.355ns  (logic 4.472ns (47.800%)  route 4.884ns (52.200%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  SSEG0/m_cnt_reg[0]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  SSEG0/m_cnt_reg[0]/Q
                         net (fo=17, routed)          1.041     1.497    ACC0/Q[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.621 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_42/O
                         net (fo=2, routed)           0.320     1.941    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_42_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.065 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_14/O
                         net (fo=1, routed)           0.857     2.921    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_14_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I3_O)        0.124     3.045 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.968     4.013    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_3_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.124     4.137 r  ACC0/GLOBAL_OUT_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.698     5.836    GLOBAL_OUT_SEG_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.355 r  GLOBAL_OUT_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.355    GLOBAL_OUT_SEG[3]
    U5                                                                r  GLOBAL_OUT_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG0/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.355ns  (logic 4.458ns (60.619%)  route 2.896ns (39.381%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  SSEG0/m_cnt_reg[1]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  SSEG0/m_cnt_reg[1]/Q
                         net (fo=16, routed)          1.171     1.590    SSEG0/Q[1]
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.327     1.917 r  SSEG0/GLOBAL_OUT_AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.725     3.642    GLOBAL_OUT_AN_OBUF[0]
    W4                   OBUF (Prop_obuf_I_O)         3.712     7.355 r  GLOBAL_OUT_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.355    GLOBAL_OUT_AN[0]
    W4                                                                r  GLOBAL_OUT_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG0/m_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.304ns  (logic 4.241ns (58.061%)  route 3.063ns (41.939%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  SSEG0/m_cnt_reg[1]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  SSEG0/m_cnt_reg[1]/Q
                         net (fo=16, routed)          1.171     1.590    SSEG0/Q[1]
    SLICE_X63Y24         LUT2 (Prop_lut2_I0_O)        0.299     1.889 r  SSEG0/GLOBAL_OUT_AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.892     3.781    GLOBAL_OUT_AN_OBUF[1]
    V4                   OBUF (Prop_obuf_I_O)         3.523     7.304 r  GLOBAL_OUT_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.304    GLOBAL_OUT_AN[1]
    V4                                                                r  GLOBAL_OUT_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SSEG0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSEG0/m_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.183ns (48.468%)  route 0.195ns (51.532%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  SSEG0/m_cnt_reg[0]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SSEG0/m_cnt_reg[0]/Q
                         net (fo=17, routed)          0.195     0.336    SSEG0/Q[0]
    SLICE_X63Y20         LUT2 (Prop_lut2_I1_O)        0.042     0.378 r  SSEG0/m_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.378    SSEG0/p_0_in[1]
    SLICE_X63Y20         FDRE                                         r  SSEG0/m_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SSEG0/m_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.186ns (48.874%)  route 0.195ns (51.126%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  SSEG0/m_cnt_reg[0]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  SSEG0/m_cnt_reg[0]/Q
                         net (fo=17, routed)          0.195     0.336    SSEG0/Q[0]
    SLICE_X63Y20         LUT1 (Prop_lut1_I0_O)        0.045     0.381 r  SSEG0/m_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.381    SSEG0/p_0_in[0]
    SLICE_X63Y20         FDRE                                         r  SSEG0/m_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.176ns  (logic 1.390ns (63.876%)  route 0.786ns (36.124%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  SSEG0/m_cnt_reg[0]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  SSEG0/m_cnt_reg[0]/Q
                         net (fo=17, routed)          0.316     0.457    SSEG0/Q[0]
    SLICE_X63Y22         LUT2 (Prop_lut2_I1_O)        0.045     0.502 r  SSEG0/GLOBAL_OUT_AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.470     0.972    GLOBAL_OUT_AN_OBUF[3]
    U2                   OBUF (Prop_obuf_I_O)         1.204     2.176 r  GLOBAL_OUT_AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.176    GLOBAL_OUT_AN[3]
    U2                                                                r  GLOBAL_OUT_AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.189ns  (logic 1.462ns (66.794%)  route 0.727ns (33.206%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  SSEG0/m_cnt_reg[0]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SSEG0/m_cnt_reg[0]/Q
                         net (fo=17, routed)          0.352     0.493    SSEG0/Q[0]
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.048     0.541 r  SSEG0/GLOBAL_OUT_AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.375     0.916    GLOBAL_OUT_AN_OBUF[0]
    W4                   OBUF (Prop_obuf_I_O)         1.273     2.189 r  GLOBAL_OUT_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.189    GLOBAL_OUT_AN[0]
    W4                                                                r  GLOBAL_OUT_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 1.410ns (64.353%)  route 0.781ns (35.647%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  SSEG0/m_cnt_reg[0]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  SSEG0/m_cnt_reg[0]/Q
                         net (fo=17, routed)          0.352     0.493    SSEG0/Q[0]
    SLICE_X63Y24         LUT2 (Prop_lut2_I1_O)        0.045     0.538 r  SSEG0/GLOBAL_OUT_AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.429     0.967    GLOBAL_OUT_AN_OBUF[1]
    V4                   OBUF (Prop_obuf_I_O)         1.224     2.191 r  GLOBAL_OUT_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.191    GLOBAL_OUT_AN[1]
    V4                                                                r  GLOBAL_OUT_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.445ns (63.646%)  route 0.826ns (36.354%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  SSEG0/m_cnt_reg[0]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SSEG0/m_cnt_reg[0]/Q
                         net (fo=17, routed)          0.439     0.580    SSEG0/Q[0]
    SLICE_X62Y24         LUT2 (Prop_lut2_I0_O)        0.042     0.622 r  SSEG0/GLOBAL_OUT_AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.387     1.009    GLOBAL_OUT_AN_OBUF[2]
    U4                   OBUF (Prop_obuf_I_O)         1.262     2.271 r  GLOBAL_OUT_AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.271    GLOBAL_OUT_AN[2]
    U4                                                                r  GLOBAL_OUT_AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.377ns  (logic 1.452ns (61.087%)  route 0.925ns (38.913%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  SSEG0/m_cnt_reg[0]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SSEG0/m_cnt_reg[0]/Q
                         net (fo=17, routed)          0.339     0.480    ACC0/Q[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.045     0.525 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           0.235     0.761    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.045     0.806 r  ACC0/GLOBAL_OUT_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.350     1.156    GLOBAL_OUT_SEG_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.377 r  GLOBAL_OUT_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.377    GLOBAL_OUT_SEG[3]
    U5                                                                r  GLOBAL_OUT_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.397ns  (logic 1.437ns (59.934%)  route 0.960ns (40.066%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  SSEG0/m_cnt_reg[0]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SSEG0/m_cnt_reg[0]/Q
                         net (fo=17, routed)          0.339     0.480    ACC0/Q[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.045     0.525 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           0.275     0.801    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I2_O)        0.045     0.846 r  ACC0/GLOBAL_OUT_SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.346     1.191    GLOBAL_OUT_SEG_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.397 r  GLOBAL_OUT_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.397    GLOBAL_OUT_SEG[2]
    V5                                                                r  GLOBAL_OUT_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.439ns  (logic 1.461ns (59.915%)  route 0.977ns (40.085%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  SSEG0/m_cnt_reg[0]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SSEG0/m_cnt_reg[0]/Q
                         net (fo=17, routed)          0.339     0.480    ACC0/Q[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.045     0.525 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           0.232     0.758    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I1_O)        0.045     0.803 r  ACC0/GLOBAL_OUT_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.406     1.208    GLOBAL_OUT_SEG_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.439 r  GLOBAL_OUT_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.439    GLOBAL_OUT_SEG[6]
    W6                                                                r  GLOBAL_OUT_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SSEG0/m_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            GLOBAL_OUT_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.524ns  (logic 1.530ns (60.631%)  route 0.994ns (39.369%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  SSEG0/m_cnt_reg[0]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SSEG0/m_cnt_reg[0]/Q
                         net (fo=17, routed)          0.339     0.480    ACC0/Q[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.045     0.525 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           0.275     0.801    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.046     0.847 r  ACC0/GLOBAL_OUT_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.379     1.226    GLOBAL_OUT_SEG_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         1.298     2.524 r  GLOBAL_OUT_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.524    GLOBAL_OUT_SEG[4]
    V8                                                                r  GLOBAL_OUT_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACC0/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.735ns  (logic 6.003ns (40.736%)  route 8.733ns (59.264%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.625     5.146    ACC0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  ACC0/Q_reg[3]/Q
                         net (fo=10, routed)          1.019     6.621    ACC0/Q_reg[7]_1[3]
    SLICE_X60Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.745 r  ACC0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.745    SSEG0/CC_14/GLOBAL_OUT_SEG_OBUF[7]_inst_i_32[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.278 r  SSEG0/CC_14/cnt_new_w0_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.278    SSEG0/CC_14/cnt_new_w0_inferred__15/i__carry_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.507 r  SSEG0/CC_14/cnt_new_w0_inferred__15/i__carry__0/CO[2]
                         net (fo=1, routed)           0.814     8.321    ACC0/CO[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.310     8.631 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_52/O
                         net (fo=7, routed)           1.125     9.756    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_52_n_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.880 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_35/O
                         net (fo=6, routed)           1.120    11.000    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_35_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.124 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.821    11.945    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_12_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.069 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_26/O
                         net (fo=1, routed)           0.650    12.719    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_26_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124    12.843 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           1.126    13.969    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_5_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.154    14.123 r  ACC0/GLOBAL_OUT_SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.058    16.181    GLOBAL_OUT_SEG_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         3.701    19.882 r  GLOBAL_OUT_SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.882    GLOBAL_OUT_SEG[0]
    V7                                                                r  GLOBAL_OUT_SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC0/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.361ns  (logic 6.043ns (42.082%)  route 8.317ns (57.918%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.625     5.146    ACC0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  ACC0/Q_reg[3]/Q
                         net (fo=10, routed)          1.019     6.621    ACC0/Q_reg[7]_1[3]
    SLICE_X60Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.745 r  ACC0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.745    SSEG0/CC_14/GLOBAL_OUT_SEG_OBUF[7]_inst_i_32[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.278 r  SSEG0/CC_14/cnt_new_w0_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.278    SSEG0/CC_14/cnt_new_w0_inferred__15/i__carry_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.507 r  SSEG0/CC_14/cnt_new_w0_inferred__15/i__carry__0/CO[2]
                         net (fo=1, routed)           0.814     8.321    ACC0/CO[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.310     8.631 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_52/O
                         net (fo=7, routed)           1.125     9.756    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_52_n_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.880 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_35/O
                         net (fo=6, routed)           1.120    11.000    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_35_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.124 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.821    11.945    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_12_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.069 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_26/O
                         net (fo=1, routed)           0.650    12.719    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_26_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124    12.843 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           0.958    13.801    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_5_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.152    13.953 r  ACC0/GLOBAL_OUT_SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.811    15.764    GLOBAL_OUT_SEG_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.743    19.507 r  GLOBAL_OUT_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.507    GLOBAL_OUT_SEG[5]
    U8                                                                r  GLOBAL_OUT_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC0/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.350ns  (logic 6.036ns (42.059%)  route 8.315ns (57.941%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.625     5.146    ACC0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  ACC0/Q_reg[3]/Q
                         net (fo=10, routed)          1.019     6.621    ACC0/Q_reg[7]_1[3]
    SLICE_X60Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.745 r  ACC0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.745    SSEG0/CC_14/GLOBAL_OUT_SEG_OBUF[7]_inst_i_32[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.278 r  SSEG0/CC_14/cnt_new_w0_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.278    SSEG0/CC_14/cnt_new_w0_inferred__15/i__carry_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.507 r  SSEG0/CC_14/cnt_new_w0_inferred__15/i__carry__0/CO[2]
                         net (fo=1, routed)           0.814     8.321    ACC0/CO[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.310     8.631 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_52/O
                         net (fo=7, routed)           1.125     9.756    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_52_n_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.880 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_35/O
                         net (fo=6, routed)           1.120    11.000    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_35_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.124 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.821    11.945    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_12_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.069 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_26/O
                         net (fo=1, routed)           0.650    12.719    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_26_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124    12.843 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           0.953    13.796    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_5_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.150    13.946 r  ACC0/GLOBAL_OUT_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.813    15.759    GLOBAL_OUT_SEG_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.738    19.497 r  GLOBAL_OUT_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.497    GLOBAL_OUT_SEG[4]
    V8                                                                r  GLOBAL_OUT_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC0/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.344ns  (logic 5.803ns (40.459%)  route 8.541ns (59.541%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.625     5.146    ACC0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  ACC0/Q_reg[3]/Q
                         net (fo=10, routed)          1.019     6.621    ACC0/Q_reg[7]_1[3]
    SLICE_X60Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.745 r  ACC0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.745    SSEG0/CC_14/GLOBAL_OUT_SEG_OBUF[7]_inst_i_32[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.278 r  SSEG0/CC_14/cnt_new_w0_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.278    SSEG0/CC_14/cnt_new_w0_inferred__15/i__carry_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.507 r  SSEG0/CC_14/cnt_new_w0_inferred__15/i__carry__0/CO[2]
                         net (fo=1, routed)           0.814     8.321    ACC0/CO[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.310     8.631 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_52/O
                         net (fo=7, routed)           1.125     9.756    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_52_n_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.880 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_35/O
                         net (fo=6, routed)           1.120    11.000    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_35_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.124 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.821    11.945    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_12_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.069 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_26/O
                         net (fo=1, routed)           0.650    12.719    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_26_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124    12.843 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           0.953    13.796    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_5_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.124    13.920 r  ACC0/GLOBAL_OUT_SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.039    15.959    GLOBAL_OUT_SEG_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.531    19.490 r  GLOBAL_OUT_SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.490    GLOBAL_OUT_SEG[1]
    U7                                                                r  GLOBAL_OUT_SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC0/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.223ns  (logic 6.011ns (42.262%)  route 8.212ns (57.738%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.625     5.146    ACC0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  ACC0/Q_reg[3]/Q
                         net (fo=10, routed)          1.019     6.621    ACC0/Q_reg[7]_1[3]
    SLICE_X60Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.745 r  ACC0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.745    SSEG0/CC_14/GLOBAL_OUT_SEG_OBUF[7]_inst_i_32[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.278 r  SSEG0/CC_14/cnt_new_w0_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.278    SSEG0/CC_14/cnt_new_w0_inferred__15/i__carry_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.507 r  SSEG0/CC_14/cnt_new_w0_inferred__15/i__carry__0/CO[2]
                         net (fo=1, routed)           0.814     8.321    ACC0/CO[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.310     8.631 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_52/O
                         net (fo=7, routed)           1.125     9.756    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_52_n_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.880 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_35/O
                         net (fo=6, routed)           1.120    11.000    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_35_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.124 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.821    11.945    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_12_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.069 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_26/O
                         net (fo=1, routed)           0.650    12.719    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_26_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124    12.843 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           0.735    13.578    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_5_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I3_O)        0.150    13.728 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.928    15.656    GLOBAL_OUT_SEG_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.713    19.369 r  GLOBAL_OUT_SEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000    19.369    GLOBAL_OUT_SEG[7]
    W7                                                                r  GLOBAL_OUT_SEG[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC0/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.165ns  (logic 5.792ns (40.889%)  route 8.373ns (59.111%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.625     5.146    ACC0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  ACC0/Q_reg[3]/Q
                         net (fo=10, routed)          1.019     6.621    ACC0/Q_reg[7]_1[3]
    SLICE_X60Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.745 r  ACC0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.745    SSEG0/CC_14/GLOBAL_OUT_SEG_OBUF[7]_inst_i_32[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.278 r  SSEG0/CC_14/cnt_new_w0_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.278    SSEG0/CC_14/cnt_new_w0_inferred__15/i__carry_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.507 r  SSEG0/CC_14/cnt_new_w0_inferred__15/i__carry__0/CO[2]
                         net (fo=1, routed)           0.814     8.321    ACC0/CO[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.310     8.631 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_52/O
                         net (fo=7, routed)           1.125     9.756    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_52_n_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.880 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_35/O
                         net (fo=6, routed)           1.120    11.000    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_35_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.124 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.821    11.945    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_12_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.069 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_26/O
                         net (fo=1, routed)           0.650    12.719    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_26_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124    12.843 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           1.126    13.969    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_5_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I0_O)        0.124    14.093 r  ACC0/GLOBAL_OUT_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.698    15.791    GLOBAL_OUT_SEG_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.520    19.311 r  GLOBAL_OUT_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.311    GLOBAL_OUT_SEG[3]
    U5                                                                r  GLOBAL_OUT_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC0/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.000ns  (logic 5.776ns (41.261%)  route 8.223ns (58.739%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.625     5.146    ACC0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  ACC0/Q_reg[3]/Q
                         net (fo=10, routed)          1.019     6.621    ACC0/Q_reg[7]_1[3]
    SLICE_X60Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.745 r  ACC0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.745    SSEG0/CC_14/GLOBAL_OUT_SEG_OBUF[7]_inst_i_32[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.278 r  SSEG0/CC_14/cnt_new_w0_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.278    SSEG0/CC_14/cnt_new_w0_inferred__15/i__carry_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.507 r  SSEG0/CC_14/cnt_new_w0_inferred__15/i__carry__0/CO[2]
                         net (fo=1, routed)           0.814     8.321    ACC0/CO[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.310     8.631 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_52/O
                         net (fo=7, routed)           1.125     9.756    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_52_n_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.880 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_35/O
                         net (fo=6, routed)           1.120    11.000    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_35_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.124 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.821    11.945    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_12_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.069 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_26/O
                         net (fo=1, routed)           0.650    12.719    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_26_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124    12.843 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           0.958    13.801    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_5_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.124    13.925 r  ACC0/GLOBAL_OUT_SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.717    15.642    GLOBAL_OUT_SEG_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.504    19.146 r  GLOBAL_OUT_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.146    GLOBAL_OUT_SEG[2]
    V5                                                                r  GLOBAL_OUT_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC0/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.907ns  (logic 5.801ns (41.715%)  route 8.106ns (58.285%))
  Logic Levels:           10  (CARRY4=2 LUT1=1 LUT3=1 LUT4=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.625     5.146    ACC0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  ACC0/Q_reg[3]/Q
                         net (fo=10, routed)          1.019     6.621    ACC0/Q_reg[7]_1[3]
    SLICE_X60Y22         LUT1 (Prop_lut1_I0_O)        0.124     6.745 r  ACC0/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.745    SSEG0/CC_14/GLOBAL_OUT_SEG_OBUF[7]_inst_i_32[0]
    SLICE_X60Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.278 r  SSEG0/CC_14/cnt_new_w0_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.278    SSEG0/CC_14/cnt_new_w0_inferred__15/i__carry_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.507 r  SSEG0/CC_14/cnt_new_w0_inferred__15/i__carry__0/CO[2]
                         net (fo=1, routed)           0.814     8.321    ACC0/CO[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.310     8.631 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_52/O
                         net (fo=7, routed)           1.125     9.756    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_52_n_0
    SLICE_X62Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.880 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_35/O
                         net (fo=6, routed)           1.120    11.000    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_35_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.124    11.124 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_12/O
                         net (fo=3, routed)           0.821    11.945    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_12_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124    12.069 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_26/O
                         net (fo=1, routed)           0.650    12.719    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_26_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.124    12.843 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           0.735    13.578    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_5_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I3_O)        0.124    13.702 r  ACC0/GLOBAL_OUT_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.822    15.524    GLOBAL_OUT_SEG_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.529    19.053 r  GLOBAL_OUT_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.053    GLOBAL_OUT_SEG[6]
    W6                                                                r  GLOBAL_OUT_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM0/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.993ns  (logic 0.456ns (45.937%)  route 0.537ns (54.063%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.628     5.149    FSM0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  FSM0/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.537     6.142    FSM0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X59Y18         LDCE                                         r  FSM0/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM0/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.943ns  (logic 0.456ns (48.352%)  route 0.487ns (51.648%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.628     5.149    FSM0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  FSM0/FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.487     6.092    FSM0/FSM_onehot_state_reg_n_0_[1]
    SLICE_X60Y17         LDCE                                         r  FSM0/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM0/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM0/FSM_onehot_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.533%)  route 0.113ns (44.467%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.471    FSM0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  FSM0/FSM_onehot_state_reg[3]/Q
                         net (fo=4, routed)           0.113     1.725    FSM0/FSM_onehot_state_reg_n_0_[3]
    SLICE_X60Y17         LDCE                                         r  FSM0/FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM0/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM0/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.698%)  route 0.127ns (47.302%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.471    FSM0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y17         FDPE                                         r  FSM0/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDPE (Prop_fdpe_C_Q)         0.141     1.612 r  FSM0/FSM_onehot_state_reg[0]/Q
                         net (fo=18, routed)          0.127     1.739    FSM0/Q[0]
    SLICE_X60Y17         LDCE                                         r  FSM0/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM0/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM0/FSM_onehot_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.141ns (44.050%)  route 0.179ns (55.950%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.471    FSM0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  FSM0/FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.179     1.791    FSM0/FSM_onehot_state_reg_n_0_[1]
    SLICE_X60Y17         LDCE                                         r  FSM0/FSM_onehot_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM0/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM0/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.141ns (40.674%)  route 0.206ns (59.326%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.588     1.471    FSM0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  FSM0/FSM_onehot_state_reg[2]/Q
                         net (fo=4, routed)           0.206     1.818    FSM0/FSM_onehot_state_reg_n_0_[2]
    SLICE_X59Y18         LDCE                                         r  FSM0/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.462ns  (logic 1.497ns (60.812%)  route 0.965ns (39.189%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.469    ACC0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  ACC0/Q_reg[0]/Q
                         net (fo=2, routed)           0.270     1.880    ACC0/Q_reg[7]_1[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.925 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_20/O
                         net (fo=1, routed)           0.109     2.034    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_20_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.045     2.079 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           0.235     2.314    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I3_O)        0.045     2.359 r  ACC0/GLOBAL_OUT_SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.350     2.710    GLOBAL_OUT_SEG_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.931 r  GLOBAL_OUT_SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.931    GLOBAL_OUT_SEG[3]
    U5                                                                r  GLOBAL_OUT_SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.482ns (59.701%)  route 1.000ns (40.299%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.469    ACC0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  ACC0/Q_reg[0]/Q
                         net (fo=2, routed)           0.270     1.880    ACC0/Q_reg[7]_1[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.925 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_20/O
                         net (fo=1, routed)           0.109     2.034    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_20_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.045     2.079 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           0.275     2.355    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I2_O)        0.045     2.400 r  ACC0/GLOBAL_OUT_SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.346     2.745    GLOBAL_OUT_SEG_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.951 r  GLOBAL_OUT_SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.951    GLOBAL_OUT_SEG[2]
    V5                                                                r  GLOBAL_OUT_SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.523ns  (logic 1.506ns (59.686%)  route 1.017ns (40.314%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.469    ACC0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  ACC0/Q_reg[0]/Q
                         net (fo=2, routed)           0.270     1.880    ACC0/Q_reg[7]_1[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.925 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_20/O
                         net (fo=1, routed)           0.109     2.034    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_20_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.045     2.079 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           0.232     2.311    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I1_O)        0.045     2.356 r  ACC0/GLOBAL_OUT_SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.406     2.762    GLOBAL_OUT_SEG_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.992 r  GLOBAL_OUT_SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.992    GLOBAL_OUT_SEG[6]
    W6                                                                r  GLOBAL_OUT_SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.609ns  (logic 1.575ns (60.386%)  route 1.033ns (39.614%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.469    ACC0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  ACC0/Q_reg[0]/Q
                         net (fo=2, routed)           0.270     1.880    ACC0/Q_reg[7]_1[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.925 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_20/O
                         net (fo=1, routed)           0.109     2.034    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_20_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.045     2.079 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           0.275     2.355    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.046     2.401 r  ACC0/GLOBAL_OUT_SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.379     2.780    GLOBAL_OUT_SEG_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         1.298     4.078 r  GLOBAL_OUT_SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.078    GLOBAL_OUT_SEG[4]
    V8                                                                r  GLOBAL_OUT_SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.579ns (60.473%)  route 1.032ns (39.527%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.469    ACC0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  ACC0/Q_reg[0]/Q
                         net (fo=2, routed)           0.270     1.880    ACC0/Q_reg[7]_1[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.925 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_20/O
                         net (fo=1, routed)           0.109     2.034    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_20_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.045     2.079 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           0.275     2.355    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I2_O)        0.045     2.400 r  ACC0/GLOBAL_OUT_SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.378     2.777    GLOBAL_OUT_SEG_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         1.303     4.080 r  GLOBAL_OUT_SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.080    GLOBAL_OUT_SEG[5]
    U8                                                                r  GLOBAL_OUT_SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACC0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GLOBAL_OUT_SEG[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.624ns  (logic 1.547ns (58.938%)  route 1.078ns (41.062%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.586     1.469    ACC0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 f  ACC0/Q_reg[0]/Q
                         net (fo=2, routed)           0.270     1.880    ACC0/Q_reg[7]_1[0]
    SLICE_X61Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.925 f  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_20/O
                         net (fo=1, routed)           0.109     2.034    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_20_n_0
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.045     2.079 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4/O
                         net (fo=8, routed)           0.232     2.311    ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_4_n_0
    SLICE_X63Y21         LUT4 (Prop_lut4_I2_O)        0.042     2.353 r  ACC0/GLOBAL_OUT_SEG_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.466     2.820    GLOBAL_OUT_SEG_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         1.274     4.094 r  GLOBAL_OUT_SEG_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.094    GLOBAL_OUT_SEG[7]
    W7                                                                r  GLOBAL_OUT_SEG[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GLOBAL_IN_B[3]
                            (input port)
  Destination:            ACC0/Q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.953ns  (logic 1.696ns (28.499%)  route 4.256ns (71.501%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  GLOBAL_IN_B[3] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_B[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  GLOBAL_IN_B_IBUF[3]_inst/O
                         net (fo=1, routed)           3.344     4.792    FSM0/GLOBAL_IN_B_IBUF[3]
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.124     4.916 r  FSM0/Q[7]_i_2/O
                         net (fo=1, routed)           0.151     5.068    FSM0/Q[7]_i_2_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I4_O)        0.124     5.192 r  FSM0/Q[7]_i_1/O
                         net (fo=8, routed)           0.761     5.953    ACC0/E[0]
    SLICE_X58Y20         FDRE                                         r  ACC0/Q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507     4.848    ACC0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  ACC0/Q_reg[4]/C

Slack:                    inf
  Source:                 GLOBAL_IN_B[3]
                            (input port)
  Destination:            ACC0/Q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.953ns  (logic 1.696ns (28.499%)  route 4.256ns (71.501%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  GLOBAL_IN_B[3] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_B[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  GLOBAL_IN_B_IBUF[3]_inst/O
                         net (fo=1, routed)           3.344     4.792    FSM0/GLOBAL_IN_B_IBUF[3]
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.124     4.916 r  FSM0/Q[7]_i_2/O
                         net (fo=1, routed)           0.151     5.068    FSM0/Q[7]_i_2_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I4_O)        0.124     5.192 r  FSM0/Q[7]_i_1/O
                         net (fo=8, routed)           0.761     5.953    ACC0/E[0]
    SLICE_X58Y20         FDRE                                         r  ACC0/Q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507     4.848    ACC0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  ACC0/Q_reg[5]/C

Slack:                    inf
  Source:                 GLOBAL_IN_B[3]
                            (input port)
  Destination:            ACC0/Q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.953ns  (logic 1.696ns (28.499%)  route 4.256ns (71.501%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  GLOBAL_IN_B[3] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_B[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  GLOBAL_IN_B_IBUF[3]_inst/O
                         net (fo=1, routed)           3.344     4.792    FSM0/GLOBAL_IN_B_IBUF[3]
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.124     4.916 r  FSM0/Q[7]_i_2/O
                         net (fo=1, routed)           0.151     5.068    FSM0/Q[7]_i_2_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I4_O)        0.124     5.192 r  FSM0/Q[7]_i_1/O
                         net (fo=8, routed)           0.761     5.953    ACC0/E[0]
    SLICE_X58Y20         FDRE                                         r  ACC0/Q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507     4.848    ACC0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  ACC0/Q_reg[6]/C

Slack:                    inf
  Source:                 GLOBAL_IN_B[3]
                            (input port)
  Destination:            ACC0/Q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.953ns  (logic 1.696ns (28.499%)  route 4.256ns (71.501%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  GLOBAL_IN_B[3] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_B[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  GLOBAL_IN_B_IBUF[3]_inst/O
                         net (fo=1, routed)           3.344     4.792    FSM0/GLOBAL_IN_B_IBUF[3]
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.124     4.916 r  FSM0/Q[7]_i_2/O
                         net (fo=1, routed)           0.151     5.068    FSM0/Q[7]_i_2_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I4_O)        0.124     5.192 r  FSM0/Q[7]_i_1/O
                         net (fo=8, routed)           0.761     5.953    ACC0/E[0]
    SLICE_X58Y20         FDRE                                         r  ACC0/Q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507     4.848    ACC0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y20         FDRE                                         r  ACC0/Q_reg[7]/C

Slack:                    inf
  Source:                 GLOBAL_IN_B[3]
                            (input port)
  Destination:            ACC0/Q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.813ns  (logic 1.696ns (29.185%)  route 4.116ns (70.815%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  GLOBAL_IN_B[3] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_B[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  GLOBAL_IN_B_IBUF[3]_inst/O
                         net (fo=1, routed)           3.344     4.792    FSM0/GLOBAL_IN_B_IBUF[3]
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.124     4.916 r  FSM0/Q[7]_i_2/O
                         net (fo=1, routed)           0.151     5.068    FSM0/Q[7]_i_2_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I4_O)        0.124     5.192 r  FSM0/Q[7]_i_1/O
                         net (fo=8, routed)           0.621     5.813    ACC0/E[0]
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507     4.848    ACC0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[0]/C

Slack:                    inf
  Source:                 GLOBAL_IN_B[3]
                            (input port)
  Destination:            ACC0/Q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.813ns  (logic 1.696ns (29.185%)  route 4.116ns (70.815%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  GLOBAL_IN_B[3] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_B[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  GLOBAL_IN_B_IBUF[3]_inst/O
                         net (fo=1, routed)           3.344     4.792    FSM0/GLOBAL_IN_B_IBUF[3]
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.124     4.916 r  FSM0/Q[7]_i_2/O
                         net (fo=1, routed)           0.151     5.068    FSM0/Q[7]_i_2_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I4_O)        0.124     5.192 r  FSM0/Q[7]_i_1/O
                         net (fo=8, routed)           0.621     5.813    ACC0/E[0]
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507     4.848    ACC0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[1]/C

Slack:                    inf
  Source:                 GLOBAL_IN_B[3]
                            (input port)
  Destination:            ACC0/Q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.813ns  (logic 1.696ns (29.185%)  route 4.116ns (70.815%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  GLOBAL_IN_B[3] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_B[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  GLOBAL_IN_B_IBUF[3]_inst/O
                         net (fo=1, routed)           3.344     4.792    FSM0/GLOBAL_IN_B_IBUF[3]
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.124     4.916 r  FSM0/Q[7]_i_2/O
                         net (fo=1, routed)           0.151     5.068    FSM0/Q[7]_i_2_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I4_O)        0.124     5.192 r  FSM0/Q[7]_i_1/O
                         net (fo=8, routed)           0.621     5.813    ACC0/E[0]
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507     4.848    ACC0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[2]/C

Slack:                    inf
  Source:                 GLOBAL_IN_B[3]
                            (input port)
  Destination:            ACC0/Q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.813ns  (logic 1.696ns (29.185%)  route 4.116ns (70.815%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  GLOBAL_IN_B[3] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_B[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  GLOBAL_IN_B_IBUF[3]_inst/O
                         net (fo=1, routed)           3.344     4.792    FSM0/GLOBAL_IN_B_IBUF[3]
    SLICE_X59Y17         LUT4 (Prop_lut4_I0_O)        0.124     4.916 r  FSM0/Q[7]_i_2/O
                         net (fo=1, routed)           0.151     5.068    FSM0/Q[7]_i_2_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I4_O)        0.124     5.192 r  FSM0/Q[7]_i_1/O
                         net (fo=8, routed)           0.621     5.813    ACC0/E[0]
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507     4.848    ACC0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y19         FDRE                                         r  ACC0/Q_reg[3]/C

Slack:                    inf
  Source:                 GLOBAL_IN_A[1]
                            (input port)
  Destination:            SR0/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.006ns  (logic 1.590ns (31.760%)  route 3.416ns (68.240%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  GLOBAL_IN_A[1] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_A[1]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  GLOBAL_IN_A_IBUF[1]_inst/O
                         net (fo=1, routed)           3.416     4.882    SR0/GLOBAL_IN_A_IBUF[0]
    SLICE_X59Y19         LUT5 (Prop_lut5_I1_O)        0.124     5.006 r  SR0/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     5.006    SR0/p_1_in[1]
    SLICE_X59Y19         FDRE                                         r  SR0/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507     4.848    SR0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  SR0/Q_reg[1]/C

Slack:                    inf
  Source:                 GLOBAL_IN_A[0]
                            (input port)
  Destination:            SR0/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.960ns  (logic 1.575ns (31.751%)  route 3.385ns (68.249%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  GLOBAL_IN_A[0] (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_A[0]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  GLOBAL_IN_A_IBUF[0]_inst/O
                         net (fo=1, routed)           3.385     4.836    FSM0/GLOBAL_IN_A_IBUF[0]
    SLICE_X59Y19         LUT4 (Prop_lut4_I2_O)        0.124     4.960 r  FSM0/Q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.960    SR0/Q_reg[0]_0[0]
    SLICE_X59Y19         FDRE                                         r  SR0/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.507     4.848    SR0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  SR0/Q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM0/FSM_onehot_next_state_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            FSM0/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.220ns (66.264%)  route 0.112ns (33.736%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         LDCE                         0.000     0.000 r  FSM0/FSM_onehot_next_state_reg[3]/G
    SLICE_X59Y18         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  FSM0/FSM_onehot_next_state_reg[3]/Q
                         net (fo=1, routed)           0.112     0.332    FSM0/FSM_onehot_next_state_reg_n_0_[3]
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.983    FSM0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 FSM0/FSM_onehot_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            FSM0/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.240ns (70.587%)  route 0.100ns (29.413%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         LDCE                         0.000     0.000 r  FSM0/FSM_onehot_next_state_reg[1]/G
    SLICE_X60Y17         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  FSM0/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.100     0.340    FSM0/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.983    FSM0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 FSM0/FSM_onehot_next_state_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            FSM0/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.240ns (70.587%)  route 0.100ns (29.413%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         LDCE                         0.000     0.000 r  FSM0/FSM_onehot_next_state_reg[2]/G
    SLICE_X60Y17         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  FSM0/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.100     0.340    FSM0/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.983    FSM0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 FSM0/FSM_onehot_next_state_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            FSM0/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.240ns (70.380%)  route 0.101ns (29.620%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         LDCE                         0.000     0.000 r  FSM0/FSM_onehot_next_state_reg[4]/G
    SLICE_X60Y17         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  FSM0/FSM_onehot_next_state_reg[4]/Q
                         net (fo=1, routed)           0.101     0.341    FSM0/FSM_onehot_next_state_reg_n_0_[4]
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.983    FSM0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 FSM0/FSM_onehot_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            FSM0/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.240ns (69.192%)  route 0.107ns (30.808%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         LDCE                         0.000     0.000 r  FSM0/FSM_onehot_next_state_reg[0]/G
    SLICE_X60Y17         LDCE (EnToQ_ldce_G_Q)        0.240     0.240 r  FSM0/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.107     0.347    FSM0/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X58Y17         FDPE                                         r  FSM0/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.983    FSM0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y17         FDPE                                         r  FSM0/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 GLOBAL_IN_BUTTON
                            (input port)
  Destination:            FSM0/FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.544ns  (logic 0.210ns (13.574%)  route 1.334ns (86.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  GLOBAL_IN_BUTTON (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_BUTTON
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  GLOBAL_IN_BUTTON_IBUF_inst/O
                         net (fo=5, routed)           1.334     1.544    FSM0/AS[0]
    SLICE_X59Y17         FDCE                                         f  FSM0/FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.983    FSM0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 GLOBAL_IN_BUTTON
                            (input port)
  Destination:            FSM0/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.544ns  (logic 0.210ns (13.574%)  route 1.334ns (86.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  GLOBAL_IN_BUTTON (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_BUTTON
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  GLOBAL_IN_BUTTON_IBUF_inst/O
                         net (fo=5, routed)           1.334     1.544    FSM0/AS[0]
    SLICE_X59Y17         FDCE                                         f  FSM0/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.983    FSM0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 GLOBAL_IN_BUTTON
                            (input port)
  Destination:            FSM0/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.544ns  (logic 0.210ns (13.574%)  route 1.334ns (86.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  GLOBAL_IN_BUTTON (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_BUTTON
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  GLOBAL_IN_BUTTON_IBUF_inst/O
                         net (fo=5, routed)           1.334     1.544    FSM0/AS[0]
    SLICE_X59Y17         FDCE                                         f  FSM0/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.983    FSM0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 GLOBAL_IN_BUTTON
                            (input port)
  Destination:            FSM0/FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.544ns  (logic 0.210ns (13.574%)  route 1.334ns (86.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  GLOBAL_IN_BUTTON (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_BUTTON
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  GLOBAL_IN_BUTTON_IBUF_inst/O
                         net (fo=5, routed)           1.334     1.544    FSM0/AS[0]
    SLICE_X59Y17         FDCE                                         f  FSM0/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.983    FSM0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X59Y17         FDCE                                         r  FSM0/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 GLOBAL_IN_BUTTON
                            (input port)
  Destination:            FSM0/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.548ns  (logic 0.210ns (13.536%)  route 1.338ns (86.464%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  GLOBAL_IN_BUTTON (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_IN_BUTTON
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  GLOBAL_IN_BUTTON_IBUF_inst/O
                         net (fo=5, routed)           1.338     1.548    FSM0/AS[0]
    SLICE_X58Y17         FDPE                                         f  FSM0/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  GLOBAL_CLK (IN)
                         net (fo=0)                   0.000     0.000    GLOBAL_CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  GLOBAL_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    GLOBAL_CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  GLOBAL_CLK_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.856     1.983    FSM0/GLOBAL_CLK_IBUF_BUFG
    SLICE_X58Y17         FDPE                                         r  FSM0/FSM_onehot_state_reg[0]/C





