<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam0_common/include/cmsis/saml21/include_b/instance/adc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_8a5890fbb7b122a90f356d448a51e7c5.html">sam0_common</a></li><li class="navelem"><a class="el" href="dir_88fcb9d0f54a094aff6c26b28e4b4de0.html">include</a></li><li class="navelem"><a class="el" href="dir_d70cd3d7f2d394ee3dc5252ded1ef40b.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ae49d243095018e016cf1af9d42af9ba.html">saml21</a></li><li class="navelem"><a class="el" href="dir_77906d78eadec3b490d272609fc2ad07.html">include_b</a></li><li class="navelem"><a class="el" href="dir_cb6526d79f0e6269a49150cf8e575202.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">adc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Instance description for ADC.  
<a href="#details">More...</a></p>

<p><a href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ae374228e288bcb628a49f328bb54d424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#ae374228e288bcb628a49f328bb54d424">REG_ADC_CTRLA</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x43000C00U)</td></tr>
<tr class="memdesc:ae374228e288bcb628a49f328bb54d424"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Control A  <a href="#ae374228e288bcb628a49f328bb54d424">More...</a><br /></td></tr>
<tr class="separator:ae374228e288bcb628a49f328bb54d424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac55dec5fc972e3f8bc0f5213b971fc8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#ac55dec5fc972e3f8bc0f5213b971fc8c">REG_ADC_CTRLB</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x43000C01U)</td></tr>
<tr class="memdesc:ac55dec5fc972e3f8bc0f5213b971fc8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Control B  <a href="#ac55dec5fc972e3f8bc0f5213b971fc8c">More...</a><br /></td></tr>
<tr class="separator:ac55dec5fc972e3f8bc0f5213b971fc8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14955a2fd34b7ea2f03882afcf22613d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a14955a2fd34b7ea2f03882afcf22613d">REG_ADC_REFCTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x43000C02U)</td></tr>
<tr class="memdesc:a14955a2fd34b7ea2f03882afcf22613d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Reference Control  <a href="#a14955a2fd34b7ea2f03882afcf22613d">More...</a><br /></td></tr>
<tr class="separator:a14955a2fd34b7ea2f03882afcf22613d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab81b23f24ee5cce71266eb989d138060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#ab81b23f24ee5cce71266eb989d138060">REG_ADC_EVCTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x43000C03U)</td></tr>
<tr class="memdesc:ab81b23f24ee5cce71266eb989d138060"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Event Control  <a href="#ab81b23f24ee5cce71266eb989d138060">More...</a><br /></td></tr>
<tr class="separator:ab81b23f24ee5cce71266eb989d138060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38e57de6f807ec4070617175f0226898"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a38e57de6f807ec4070617175f0226898">REG_ADC_INTENCLR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x43000C04U)</td></tr>
<tr class="memdesc:a38e57de6f807ec4070617175f0226898"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Interrupt Enable Clear  <a href="#a38e57de6f807ec4070617175f0226898">More...</a><br /></td></tr>
<tr class="separator:a38e57de6f807ec4070617175f0226898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0002744331f258e0b6316f95e7637118"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a0002744331f258e0b6316f95e7637118">REG_ADC_INTENSET</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x43000C05U)</td></tr>
<tr class="memdesc:a0002744331f258e0b6316f95e7637118"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Interrupt Enable Set  <a href="#a0002744331f258e0b6316f95e7637118">More...</a><br /></td></tr>
<tr class="separator:a0002744331f258e0b6316f95e7637118"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6db94ffb32d46486d286f107930b7aab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a6db94ffb32d46486d286f107930b7aab">REG_ADC_INTFLAG</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x43000C06U)</td></tr>
<tr class="memdesc:a6db94ffb32d46486d286f107930b7aab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Interrupt Flag Status and Clear  <a href="#a6db94ffb32d46486d286f107930b7aab">More...</a><br /></td></tr>
<tr class="separator:a6db94ffb32d46486d286f107930b7aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32085140ed69f7c2114f98395a123887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a32085140ed69f7c2114f98395a123887">REG_ADC_SEQSTATUS</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> *)0x43000C07U)</td></tr>
<tr class="memdesc:a32085140ed69f7c2114f98395a123887"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Sequence Status  <a href="#a32085140ed69f7c2114f98395a123887">More...</a><br /></td></tr>
<tr class="separator:a32085140ed69f7c2114f98395a123887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ddaaa03579be757701b13be4c393bcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a5ddaaa03579be757701b13be4c393bcc">REG_ADC_INPUTCTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x43000C08U)</td></tr>
<tr class="memdesc:a5ddaaa03579be757701b13be4c393bcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Input Control  <a href="#a5ddaaa03579be757701b13be4c393bcc">More...</a><br /></td></tr>
<tr class="separator:a5ddaaa03579be757701b13be4c393bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a012f60d510f15848547184f644ee4a41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a012f60d510f15848547184f644ee4a41">REG_ADC_CTRLC</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x43000C0AU)</td></tr>
<tr class="memdesc:a012f60d510f15848547184f644ee4a41"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Control C  <a href="#a012f60d510f15848547184f644ee4a41">More...</a><br /></td></tr>
<tr class="separator:a012f60d510f15848547184f644ee4a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a346b4a0918b3ef4e18f40f419310b6d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a346b4a0918b3ef4e18f40f419310b6d2">REG_ADC_AVGCTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x43000C0CU)</td></tr>
<tr class="memdesc:a346b4a0918b3ef4e18f40f419310b6d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Average Control  <a href="#a346b4a0918b3ef4e18f40f419310b6d2">More...</a><br /></td></tr>
<tr class="separator:a346b4a0918b3ef4e18f40f419310b6d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a026930ddf50dcab597b579aa5e4a9ef4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a026930ddf50dcab597b579aa5e4a9ef4">REG_ADC_SAMPCTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x43000C0DU)</td></tr>
<tr class="memdesc:a026930ddf50dcab597b579aa5e4a9ef4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Sample Time Control  <a href="#a026930ddf50dcab597b579aa5e4a9ef4">More...</a><br /></td></tr>
<tr class="separator:a026930ddf50dcab597b579aa5e4a9ef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b09a495a2bbb47928dedb7c7d5092b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a18b09a495a2bbb47928dedb7c7d5092b">REG_ADC_WINLT</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x43000C0EU)</td></tr>
<tr class="memdesc:a18b09a495a2bbb47928dedb7c7d5092b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Window Monitor Lower Threshold  <a href="#a18b09a495a2bbb47928dedb7c7d5092b">More...</a><br /></td></tr>
<tr class="separator:a18b09a495a2bbb47928dedb7c7d5092b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af152de9a17a3dc43ba25c10b3af9c0cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#af152de9a17a3dc43ba25c10b3af9c0cc">REG_ADC_WINUT</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x43000C10U)</td></tr>
<tr class="memdesc:af152de9a17a3dc43ba25c10b3af9c0cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Window Monitor Upper Threshold  <a href="#af152de9a17a3dc43ba25c10b3af9c0cc">More...</a><br /></td></tr>
<tr class="separator:af152de9a17a3dc43ba25c10b3af9c0cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521f46321a7cb1fdcb72c85589be1c72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a521f46321a7cb1fdcb72c85589be1c72">REG_ADC_GAINCORR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x43000C12U)</td></tr>
<tr class="memdesc:a521f46321a7cb1fdcb72c85589be1c72"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Gain Correction  <a href="#a521f46321a7cb1fdcb72c85589be1c72">More...</a><br /></td></tr>
<tr class="separator:a521f46321a7cb1fdcb72c85589be1c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48d921252dab494655b547018ce0a56e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a48d921252dab494655b547018ce0a56e">REG_ADC_OFFSETCORR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x43000C14U)</td></tr>
<tr class="memdesc:a48d921252dab494655b547018ce0a56e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Offset Correction  <a href="#a48d921252dab494655b547018ce0a56e">More...</a><br /></td></tr>
<tr class="separator:a48d921252dab494655b547018ce0a56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa398b381df068a85f5ceb86870afef65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#aa398b381df068a85f5ceb86870afef65">REG_ADC_SWTRIG</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x43000C18U)</td></tr>
<tr class="memdesc:aa398b381df068a85f5ceb86870afef65"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Software Trigger  <a href="#aa398b381df068a85f5ceb86870afef65">More...</a><br /></td></tr>
<tr class="separator:aa398b381df068a85f5ceb86870afef65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a175c74d9270d2a742e20a76697e987c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a175c74d9270d2a742e20a76697e987c3">REG_ADC_DBGCTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x43000C1CU)</td></tr>
<tr class="memdesc:a175c74d9270d2a742e20a76697e987c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Debug Control  <a href="#a175c74d9270d2a742e20a76697e987c3">More...</a><br /></td></tr>
<tr class="separator:a175c74d9270d2a742e20a76697e987c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbbe20eff538866b0c32dfb77480dca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#adbbe20eff538866b0c32dfb77480dca4">REG_ADC_SYNCBUSY</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gaebf6e33c2d49a802e06e22a95ea9d0d0">RoReg16</a>*)0x43000C20U)</td></tr>
<tr class="memdesc:adbbe20eff538866b0c32dfb77480dca4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Synchronization Busy  <a href="#adbbe20eff538866b0c32dfb77480dca4">More...</a><br /></td></tr>
<tr class="separator:adbbe20eff538866b0c32dfb77480dca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafb560c3d0dc02d2b2f0a6f92895fc51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#aafb560c3d0dc02d2b2f0a6f92895fc51">REG_ADC_RESULT</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gaebf6e33c2d49a802e06e22a95ea9d0d0">RoReg16</a>*)0x43000C24U)</td></tr>
<tr class="memdesc:aafb560c3d0dc02d2b2f0a6f92895fc51"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Result  <a href="#aafb560c3d0dc02d2b2f0a6f92895fc51">More...</a><br /></td></tr>
<tr class="separator:aafb560c3d0dc02d2b2f0a6f92895fc51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa493886784c70eea3229b560e28dd689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#aa493886784c70eea3229b560e28dd689">REG_ADC_SEQCTRL</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x43000C28U)</td></tr>
<tr class="memdesc:aa493886784c70eea3229b560e28dd689"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Sequence Control  <a href="#aa493886784c70eea3229b560e28dd689">More...</a><br /></td></tr>
<tr class="separator:aa493886784c70eea3229b560e28dd689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a592e901c2fc8bb1ed32d8742aff525bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a592e901c2fc8bb1ed32d8742aff525bf">REG_ADC_CALIB</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x43000C2CU)</td></tr>
<tr class="memdesc:a592e901c2fc8bb1ed32d8742aff525bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(ADC) Calibration  <a href="#a592e901c2fc8bb1ed32d8742aff525bf">More...</a><br /></td></tr>
<tr class="separator:a592e901c2fc8bb1ed32d8742aff525bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbf8fa357c5ffba1fa690c90cc7106b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#abbf8fa357c5ffba1fa690c90cc7106b3">ADC_DMAC_ID_RESRDY</a>&#160;&#160;&#160;37</td></tr>
<tr class="separator:abbf8fa357c5ffba1fa690c90cc7106b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacf536a2afbf9d0fb9ff3cdf644dd014"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#aacf536a2afbf9d0fb9ff3cdf644dd014">ADC_EXTCHANNEL_MSB</a>&#160;&#160;&#160;19</td></tr>
<tr class="separator:aacf536a2afbf9d0fb9ff3cdf644dd014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca10b3c347649f130784e167e09ce7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#aca10b3c347649f130784e167e09ce7fe">ADC_GCLK_ID</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:aca10b3c347649f130784e167e09ce7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6196ea0f100db3fcb3e6bd0c9c3f54f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a6196ea0f100db3fcb3e6bd0c9c3f54f2">ADC_RESULT_BITS</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:a6196ea0f100db3fcb3e6bd0c9c3f54f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79ca5bb1a3a8ef297e242e13e8684e14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h.html#a79ca5bb1a3a8ef297e242e13e8684e14">ADC_RESULT_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:a79ca5bb1a3a8ef297e242e13e8684e14"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Instance description for ADC. </p>
<p>Copyright (c) 2015 Atmel Corporation. All rights reserved.</p>

<p class="definition">Definition in file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="abbf8fa357c5ffba1fa690c90cc7106b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbf8fa357c5ffba1fa690c90cc7106b3">&#9670;&nbsp;</a></span>ADC_DMAC_ID_RESRDY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_DMAC_ID_RESRDY&#160;&#160;&#160;37</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00097">97</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="aacf536a2afbf9d0fb9ff3cdf644dd014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacf536a2afbf9d0fb9ff3cdf644dd014">&#9670;&nbsp;</a></span>ADC_EXTCHANNEL_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_EXTCHANNEL_MSB&#160;&#160;&#160;19</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00098">98</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="aca10b3c347649f130784e167e09ce7fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca10b3c347649f130784e167e09ce7fe">&#9670;&nbsp;</a></span>ADC_GCLK_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_GCLK_ID&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00099">99</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a6196ea0f100db3fcb3e6bd0c9c3f54f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6196ea0f100db3fcb3e6bd0c9c3f54f2">&#9670;&nbsp;</a></span>ADC_RESULT_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_RESULT_BITS&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00100">100</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a79ca5bb1a3a8ef297e242e13e8684e14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79ca5bb1a3a8ef297e242e13e8684e14">&#9670;&nbsp;</a></span>ADC_RESULT_MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ADC_RESULT_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00101">101</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a346b4a0918b3ef4e18f40f419310b6d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a346b4a0918b3ef4e18f40f419310b6d2">&#9670;&nbsp;</a></span>REG_ADC_AVGCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_AVGCTRL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x43000C0CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Average Control </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00082">82</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a592e901c2fc8bb1ed32d8742aff525bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a592e901c2fc8bb1ed32d8742aff525bf">&#9670;&nbsp;</a></span>REG_ADC_CALIB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_CALIB&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x43000C2CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Calibration </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00093">93</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="ae374228e288bcb628a49f328bb54d424"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae374228e288bcb628a49f328bb54d424">&#9670;&nbsp;</a></span>REG_ADC_CTRLA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_CTRLA&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x43000C00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Control A </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00072">72</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="ac55dec5fc972e3f8bc0f5213b971fc8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac55dec5fc972e3f8bc0f5213b971fc8c">&#9670;&nbsp;</a></span>REG_ADC_CTRLB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_CTRLB&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x43000C01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Control B </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00073">73</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a012f60d510f15848547184f644ee4a41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a012f60d510f15848547184f644ee4a41">&#9670;&nbsp;</a></span>REG_ADC_CTRLC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_CTRLC&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x43000C0AU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Control C </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00081">81</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a175c74d9270d2a742e20a76697e987c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a175c74d9270d2a742e20a76697e987c3">&#9670;&nbsp;</a></span>REG_ADC_DBGCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_DBGCTRL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x43000C1CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Debug Control </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00089">89</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="ab81b23f24ee5cce71266eb989d138060"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab81b23f24ee5cce71266eb989d138060">&#9670;&nbsp;</a></span>REG_ADC_EVCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_EVCTRL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x43000C03U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Event Control </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00075">75</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a521f46321a7cb1fdcb72c85589be1c72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a521f46321a7cb1fdcb72c85589be1c72">&#9670;&nbsp;</a></span>REG_ADC_GAINCORR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_GAINCORR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x43000C12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Gain Correction </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00086">86</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a5ddaaa03579be757701b13be4c393bcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ddaaa03579be757701b13be4c393bcc">&#9670;&nbsp;</a></span>REG_ADC_INPUTCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_INPUTCTRL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x43000C08U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Input Control </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00080">80</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a38e57de6f807ec4070617175f0226898"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e57de6f807ec4070617175f0226898">&#9670;&nbsp;</a></span>REG_ADC_INTENCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_INTENCLR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x43000C04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Interrupt Enable Clear </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00076">76</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a0002744331f258e0b6316f95e7637118"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0002744331f258e0b6316f95e7637118">&#9670;&nbsp;</a></span>REG_ADC_INTENSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_INTENSET&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x43000C05U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Interrupt Enable Set </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00077">77</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a6db94ffb32d46486d286f107930b7aab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6db94ffb32d46486d286f107930b7aab">&#9670;&nbsp;</a></span>REG_ADC_INTFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_INTFLAG&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x43000C06U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Interrupt Flag Status and Clear </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00078">78</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a48d921252dab494655b547018ce0a56e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48d921252dab494655b547018ce0a56e">&#9670;&nbsp;</a></span>REG_ADC_OFFSETCORR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_OFFSETCORR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x43000C14U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Offset Correction </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00087">87</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a14955a2fd34b7ea2f03882afcf22613d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14955a2fd34b7ea2f03882afcf22613d">&#9670;&nbsp;</a></span>REG_ADC_REFCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_REFCTRL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x43000C02U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Reference Control </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00074">74</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="aafb560c3d0dc02d2b2f0a6f92895fc51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafb560c3d0dc02d2b2f0a6f92895fc51">&#9670;&nbsp;</a></span>REG_ADC_RESULT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_RESULT&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gaebf6e33c2d49a802e06e22a95ea9d0d0">RoReg16</a>*)0x43000C24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Result </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00091">91</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a026930ddf50dcab597b579aa5e4a9ef4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a026930ddf50dcab597b579aa5e4a9ef4">&#9670;&nbsp;</a></span>REG_ADC_SAMPCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_SAMPCTRL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x43000C0DU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Sample Time Control </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00083">83</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="aa493886784c70eea3229b560e28dd689"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa493886784c70eea3229b560e28dd689">&#9670;&nbsp;</a></span>REG_ADC_SEQCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_SEQCTRL&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>  *)0x43000C28U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Sequence Control </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00092">92</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a32085140ed69f7c2114f98395a123887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32085140ed69f7c2114f98395a123887">&#9670;&nbsp;</a></span>REG_ADC_SEQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_SEQSTATUS&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga0d957f1433aaf5d70e4dc2b68288442d">RoReg8</a> *)0x43000C07U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Sequence Status </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00079">79</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="aa398b381df068a85f5ceb86870afef65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa398b381df068a85f5ceb86870afef65">&#9670;&nbsp;</a></span>REG_ADC_SWTRIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_SWTRIG&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gae361754be775bb192f85821d3ab33c17">RwReg8</a> *)0x43000C18U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Software Trigger </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00088">88</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="adbbe20eff538866b0c32dfb77480dca4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbbe20eff538866b0c32dfb77480dca4">&#9670;&nbsp;</a></span>REG_ADC_SYNCBUSY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_SYNCBUSY&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gaebf6e33c2d49a802e06e22a95ea9d0d0">RoReg16</a>*)0x43000C20U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Synchronization Busy </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00090">90</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="a18b09a495a2bbb47928dedb7c7d5092b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18b09a495a2bbb47928dedb7c7d5092b">&#9670;&nbsp;</a></span>REG_ADC_WINLT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_WINLT&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x43000C0EU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Window Monitor Lower Threshold </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00084">84</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
<a id="af152de9a17a3dc43ba25c10b3af9c0cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af152de9a17a3dc43ba25c10b3af9c0cc">&#9670;&nbsp;</a></span>REG_ADC_WINUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_ADC_WINUT&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacce07556c80fc352ae607f225f19fed5">RwReg16</a>*)0x43000C10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(ADC) Window Monitor Upper Threshold </p>

<p class="definition">Definition at line <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html#l00085">85</a> of file <a class="el" href="cpu_2sam0__common_2include_2cmsis_2saml21_2include__b_2instance_2adc_8h_source.html">adc.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:15 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
