#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0073A788 .scope module, "LogicCapureTB" "LogicCapureTB" 2 3;
 .timescale 0 0;
v0078BCA0_0 .var "clk", 0 0;
v0078BCF8_0 .var "config0", 31 0;
v0078BD50_0 .var "config1", 31 0;
v0078BDA8_0 .var "control", 31 0;
v0078BE00_0 .var "datain", 7 0;
v0078BE58_0 .var "resetn", 0 0;
S_0073A810 .scope module, "captureModule" "LogicCapture" 2 31, 3 1, S_0073A788;
 .timescale 0 0;
v0073DA68_0 .var "BRAM_WR_Addr", 17 0;
v0073DAC0_0 .var "address", 17 0;
v0073DB18_0 .net "clk", 0 0, v0078BCA0_0; 1 drivers
v0078F538_0 .net "config0", 31 0, v0078BCF8_0; 1 drivers
v0078F590_0 .net "config1", 31 0, v0078BD50_0; 1 drivers
v0078F5E8_0 .net "control", 31 0, v0078BDA8_0; 1 drivers
v007331F0_0 .var "data_in_reg", 7 0;
v00733248_0 .var "data_in_reg_prev", 7 0;
v007332A0_0 .net "datain", 7 0, v0078BE00_0; 1 drivers
v007332F8_0 .var "dataout", 7 0;
v0077EC48_0 .var "en", 0 0;
v0077ECA0_0 .var "i", 3 0;
v0077ECF8_0 .net "resetn", 0 0, v0078BE58_0; 1 drivers
v0077ED50_0 .var "started", 0 0;
v0077EDA8_0 .var "state", 0 0;
v0078BBD8_0 .var "status", 31 0;
v0078BC30_0 .var "we", 0 0;
E_0078E9B8/0 .event negedge, v0077ECF8_0;
E_0078E9B8/1 .event posedge, v0073DB18_0;
E_0078E9B8 .event/or E_0078E9B8/0, E_0078E9B8/1;
S_0073A898 .scope begin, "for_loop" "for_loop" 3 62, 3 62, S_0073A810;
 .timescale 0 0;
    .scope S_0073A810;
T_0 ;
    %wait E_0078E9B8;
    %load/v 8, v0077ECF8_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %ix/load 0, 32, 0;
    %assign/v0 v0078BBD8_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007331F0_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v00733248_0, 0, 0;
    %ix/load 0, 18, 0;
    %assign/v0 v0073DA68_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0077ED50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0077EDA8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0078BC30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0077EC48_0, 0, 0;
    %ix/load 0, 18, 0;
    %assign/v0 v0073DAC0_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v007332F8_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0077ECA0_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v007331F0_0, 8;
    %set/v v00733248_0, 8, 8;
    %load/v 8, v007332A0_0, 8;
    %set/v v007331F0_0, 8, 8;
    %load/v 8, v0078F5E8_0, 1; Only need 1 of 32 bits
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.2, 4;
    %load/x1p 9, v0078F5E8_0, 1;
    %jmp T_0.3;
T_0.2 ;
    %mov 9, 2, 1;
T_0.3 ;
; Save base=9 wid=1 in lookaside.
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_0.4, 8;
    %set/v v0077ED50_0, 1, 1;
    %ix/load 0, 0, 0;
    %set/x0 v0078BBD8_0, 1, 1;
    %jmp T_0.5;
T_0.4 ;
    %set/v v0077ED50_0, 0, 1;
    %ix/load 0, 0, 0;
    %set/x0 v0078BBD8_0, 0, 1;
T_0.5 ;
    %load/v 8, v0077ED50_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_0.6, 4;
    %load/v 8, v0077EDA8_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_0.8, 4;
    %set/v v0077ECA0_0, 0, 4;
T_0.10 ;
    %load/v 8, v0077ECA0_0, 4;
   %cmpi/u 8, 8, 4;
    %jmp/0xz T_0.11, 5;
    %fork t_1, S_0073A898;
    %jmp t_0;
    .scope S_0073A898;
t_1 ;
    %ix/getv 1, v0077ECA0_0;
    %jmp/1 T_0.12, 4;
    %load/x1p 8, v00733248_0, 1;
    %jmp T_0.13;
T_0.12 ;
    %mov 8, 2, 1;
T_0.13 ;
; Save base=8 wid=1 in lookaside.
    %ix/getv 1, v0077ECA0_0;
    %jmp/1 T_0.14, 4;
    %load/x1p 9, v007331F0_0, 1;
    %jmp T_0.15;
T_0.14 ;
    %mov 9, 2, 1;
T_0.15 ;
; Save base=9 wid=1 in lookaside.
    %xor 8, 9, 1;
    %jmp/0xz  T_0.16, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0077EC48_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0078BC30_0, 0, 1;
    %load/v 8, v0073DA68_0, 18;
    %ix/load 0, 18, 0;
    %assign/v0 v0073DAC0_0, 0, 8;
    %ix/load 0, 1, 0;
    %load/vp0 8, v0073DA68_0, 18;
    %ix/load 0, 18, 0;
    %assign/v0 v0073DA68_0, 0, 8;
    %load/v 8, v007332A0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v007332F8_0, 0, 8;
    %load/v 8, v0073DA68_0, 18;
    %cmp/u 8, 1, 18;
    %jmp/0xz  T_0.18, 4;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0078BBD8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0077ED50_0, 0, 0;
    %ix/load 0, 18, 0;
    %assign/v0 v0073DA68_0, 0, 0;
T_0.18 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0077EDA8_0, 0, 1;
    %disable S_0073A898;
T_0.16 ;
    %end;
    .scope S_0073A810;
t_0 %join;
    %load/v 8, v0077ECA0_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %set/v v0077ECA0_0, 8, 4;
    %jmp T_0.10;
T_0.11 ;
    %jmp T_0.9;
T_0.8 ;
    %load/v 8, v0077EDA8_0, 1;
    %jmp/0xz  T_0.20, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0077EC48_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0078BC30_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0077EDA8_0, 0, 0;
T_0.20 ;
T_0.9 ;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0073A788;
T_1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0078BCA0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0078BE58_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0078BDA8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0078BCF8_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0078BD50_0, 0, 0;
    %ix/load 0, 8, 0;
    %assign/v0 v0078BE00_0, 0, 0;
    %vpi_call 2 22 "$dumpfile", "simresults.vcd";
    %vpi_call 2 23 "$dumpvars";
    %end;
    .thread T_1;
    .scope S_0073A788;
T_2 ;
    %delay 1, 0;
    %load/v 8, v0078BCA0_0, 1;
    %inv 8, 1;
    %set/v v0078BCA0_0, 8, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0073A788;
T_3 ;
    %delay 5, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0078BE58_0, 0, 1;
    %delay 20, 0;
    %ix/load 0, 1, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0078BDA8_0, 0, 1;
    %delay 10, 0;
    %movi 8, 3, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0078BE00_0, 0, 8;
    %delay 4, 0;
    %movi 8, 1, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0078BE00_0, 0, 8;
    %delay 2, 0;
    %movi 8, 2, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0078BE00_0, 0, 8;
    %delay 4, 0;
    %movi 8, 1, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0078BE00_0, 0, 8;
    %delay 4, 0;
    %movi 8, 7, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0078BE00_0, 0, 8;
    %delay 4, 0;
    %movi 8, 123, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0078BE00_0, 0, 8;
    %delay 10, 0;
    %movi 8, 1, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0078BE00_0, 0, 8;
    %delay 2, 0;
    %movi 8, 33, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0078BE00_0, 0, 8;
    %delay 50, 0;
    %vpi_call 2 57 "$finish";
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "LogicCaptureTB.v";
    "./LogicCapture.v";
