// Seed: 1856000303
module module_0;
  logic id_1, id_2;
  assign module_1.id_3  = 0;
  assign module_2.id_18 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd58,
    parameter id_2 = 32'd20,
    parameter id_3 = 32'd24
);
  wire _id_1;
  wire _id_2;
  wire _id_3 [id_1 : id_1];
  module_0 modCall_1 ();
  wire [1 'b0 **  id_3 : id_1] id_4;
  wire [id_2 : !  1] id_5;
  wire [-1 : id_1] id_6;
endmodule
module module_2 (
    output wand id_0
    , id_21,
    output supply0 id_1,
    output wor id_2,
    input tri0 id_3,
    input wand id_4#(
        .id_22(1'h0),
        .id_23(1'b0),
        .id_24(1),
        .id_25(1)
    ),
    input uwire id_5,
    output tri1 id_6,
    input wor id_7,
    input supply0 id_8,
    input supply1 id_9,
    output wire id_10,
    input supply1 id_11
    , id_26,
    input supply0 id_12,
    output tri1 id_13,
    input uwire id_14[1 'b0 : 1],
    input wire id_15,
    output wor id_16,
    input uwire id_17,
    output wor id_18,
    input supply1 id_19
);
  assign id_24 = -1 == -1;
  module_0 modCall_1 ();
endmodule
