designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_machxo2
designverdefinemacro -clear
addfile C:/Users/10352/vhdl-labs/lab1_button_input/Key_Input_test/segment_led_decoder.vhd
# Adding file C:\Users\10352\vhdl-labs\lab1_button_input\Key_Input_test\segment_led_decoder.vhd ... Done
addfile C:/Users/10352/vhdl-labs/lab1_button_input/Key_Input_test/key_pressing_detector.vhd
# Adding file C:\Users\10352\vhdl-labs\lab1_button_input\Key_Input_test\key_pressing_detector.vhd ... Done
addfile C:/Users/10352/vhdl-labs/lab1_button_input/Key_Input_test/key_input.vhd
# Adding file C:\Users\10352\vhdl-labs\lab1_button_input\Key_Input_test\key_input.vhd ... Done
addfile C:/Users/10352/vhdl-labs/lab1_button_input/Key_Input_test/Key_Input_tb.vhd
# Adding file C:\Users\10352\vhdl-labs\lab1_button_input\Key_Input_test\Key_Input_tb.vhd ... Done
vlib C:/Users/10352/vhdl-labs/lab1_button_input/Key_Input_test/work
# Warning: Library work already exists
adel -all
# Library contents cleared.
vcom -dbg -work work C:/Users/10352/vhdl-labs/lab1_button_input/Key_Input_test/segment_led_decoder.vhd
# File: C:\Users\10352\vhdl-labs\lab1_button_input\Key_Input_test\segment_led_decoder.vhd
# Compile Entity "segment_led_decoder"
# Compile Architecture "seg_led_decoder_arch" of Entity "segment_led_decoder"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
vcom -dbg -work work C:/Users/10352/vhdl-labs/lab1_button_input/Key_Input_test/key_pressing_detector.vhd
# File: C:\Users\10352\vhdl-labs\lab1_button_input\Key_Input_test\key_pressing_detector.vhd
# Compile Entity "key_pressing_detector"
# Compile Architecture "key_pressing_detector_arch" of Entity "key_pressing_detector"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
vcom -dbg -work work C:/Users/10352/vhdl-labs/lab1_button_input/Key_Input_test/key_input.vhd
# File: C:\Users\10352\vhdl-labs\lab1_button_input\Key_Input_test\key_input.vhd
# Compile Entity "Key_Input"
# Compile Architecture "Key_Input_arch" of Entity "Key_Input"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.0 [ms]
vcom -dbg -work work C:/Users/10352/vhdl-labs/lab1_button_input/Key_Input_test/Key_Input_tb.vhd
# File: C:\Users\10352\vhdl-labs\lab1_button_input\Key_Input_test\Key_Input_tb.vhd
# Compile Entity "testbench"
# Compile Architecture "behavior" of Entity "testbench"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
entity testbench
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r testbench -PL pmi_work -L ovi_machxo2
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7240 kB (elbread=1280 elab2=5816 kernel=143 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\10352\vhdl-labs\lab1_button_input\Key_Input_test\src\wave.asdb
#  12:48, 2020Äê11ÔÂ4ÈÕ
#  Simulation has been initialized
add wave *
# 6 signal(s) traced.
run 1000ns
# Waveform file 'untitled.awc' connected to 'C:/Users/10352/vhdl-labs/lab1_button_input/Key_Input_test/src/wave.asdb'.
# KERNEL: stopped at time: 1 us
run
# RUNTIME: Fatal Error: RUNTIME_0043 key_pressing_detector.vhd (40): Value 120001 out of range (0 to 120000).
# KERNEL: Time: 1200005 ns,  Iteration: 1,  Instance: /testbench/uut/detector,  Process: line__26.
# KERNEL: Stopped at time 1200005 ns + 1.
# VSIM: Error: Fatal error occurred during simulation.
