command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4273954	File	/home/p4ultr4n/workplace/ReVeal/raw_code/gen_sradi_1.c								
ANR	4273955	Function	gen_sradi	1:0:0:1004							
ANR	4273956	FunctionDef	"gen_sradi (DisasContext * ctx , int n)"		4273955	0					
ANR	4273957	CompoundStatement		3:0:64:1004	4273955	0					
ANR	4273958	IdentifierDeclStatement	int sh = SH ( ctx -> opcode ) + ( n << 5 ) ;	5:4:71:106	4273955	0	True				
ANR	4273959	IdentifierDecl	sh = SH ( ctx -> opcode ) + ( n << 5 )		4273955	0					
ANR	4273960	IdentifierDeclType	int		4273955	0					
ANR	4273961	Identifier	sh		4273955	1					
ANR	4273962	AssignmentExpression	sh = SH ( ctx -> opcode ) + ( n << 5 )		4273955	2		=			
ANR	4273963	Identifier	sh		4273955	0					
ANR	4273964	AdditiveExpression	SH ( ctx -> opcode ) + ( n << 5 )		4273955	1		+			
ANR	4273965	CallExpression	SH ( ctx -> opcode )		4273955	0					
ANR	4273966	Callee	SH		4273955	0					
ANR	4273967	Identifier	SH		4273955	0					
ANR	4273968	ArgumentList	ctx -> opcode		4273955	1					
ANR	4273969	Argument	ctx -> opcode		4273955	0					
ANR	4273970	PtrMemberAccess	ctx -> opcode		4273955	0					
ANR	4273971	Identifier	ctx		4273955	0					
ANR	4273972	Identifier	opcode		4273955	1					
ANR	4273973	ShiftExpression	n << 5		4273955	1		<<			
ANR	4273974	Identifier	n		4273955	0					
ANR	4273975	PrimaryExpression	5		4273955	1					
ANR	4273976	IfStatement	if ( sh != 0 )		4273955	1					
ANR	4273977	Condition	sh != 0	7:8:117:123	4273955	0	True				
ANR	4273978	EqualityExpression	sh != 0		4273955	0		!=			
ANR	4273979	Identifier	sh		4273955	0					
ANR	4273980	PrimaryExpression	0		4273955	1					
ANR	4273981	CompoundStatement		9:8:93:100	4273955	1					
ANR	4273982	IdentifierDeclStatement	"int l1 , l2 ;"	9:8:137:147	4273955	0	True				
ANR	4273983	IdentifierDecl	l1		4273955	0					
ANR	4273984	IdentifierDeclType	int		4273955	0					
ANR	4273985	Identifier	l1		4273955	1					
ANR	4273986	IdentifierDecl	l2		4273955	1					
ANR	4273987	IdentifierDeclType	int		4273955	0					
ANR	4273988	Identifier	l2		4273955	1					
ANR	4273989	IdentifierDeclStatement	TCGv t0 ;	11:8:158:165	4273955	1	True				
ANR	4273990	IdentifierDecl	t0		4273955	0					
ANR	4273991	IdentifierDeclType	TCGv		4273955	0					
ANR	4273992	Identifier	t0		4273955	1					
ANR	4273993	ExpressionStatement	l1 = gen_new_label ( )	13:8:176:196	4273955	2	True				
ANR	4273994	AssignmentExpression	l1 = gen_new_label ( )		4273955	0		=			
ANR	4273995	Identifier	l1		4273955	0					
ANR	4273996	CallExpression	gen_new_label ( )		4273955	1					
ANR	4273997	Callee	gen_new_label		4273955	0					
ANR	4273998	Identifier	gen_new_label		4273955	0					
ANR	4273999	ArgumentList			4273955	1					
ANR	4274000	ExpressionStatement	l2 = gen_new_label ( )	15:8:207:227	4273955	3	True				
ANR	4274001	AssignmentExpression	l2 = gen_new_label ( )		4273955	0		=			
ANR	4274002	Identifier	l2		4273955	0					
ANR	4274003	CallExpression	gen_new_label ( )		4273955	1					
ANR	4274004	Callee	gen_new_label		4273955	0					
ANR	4274005	Identifier	gen_new_label		4273955	0					
ANR	4274006	ArgumentList			4273955	1					
ANR	4274007	ExpressionStatement	"tcg_gen_brcondi_tl ( TCG_COND_GE , cpu_gpr [ rS ( ctx -> opcode ) ] , 0 , l1 )"	17:8:238:302	4273955	4	True				
ANR	4274008	CallExpression	"tcg_gen_brcondi_tl ( TCG_COND_GE , cpu_gpr [ rS ( ctx -> opcode ) ] , 0 , l1 )"		4273955	0					
ANR	4274009	Callee	tcg_gen_brcondi_tl		4273955	0					
ANR	4274010	Identifier	tcg_gen_brcondi_tl		4273955	0					
ANR	4274011	ArgumentList	TCG_COND_GE		4273955	1					
ANR	4274012	Argument	TCG_COND_GE		4273955	0					
ANR	4274013	Identifier	TCG_COND_GE		4273955	0					
ANR	4274014	Argument	cpu_gpr [ rS ( ctx -> opcode ) ]		4273955	1					
ANR	4274015	ArrayIndexing	cpu_gpr [ rS ( ctx -> opcode ) ]		4273955	0					
ANR	4274016	Identifier	cpu_gpr		4273955	0					
ANR	4274017	CallExpression	rS ( ctx -> opcode )		4273955	1					
ANR	4274018	Callee	rS		4273955	0					
ANR	4274019	Identifier	rS		4273955	0					
ANR	4274020	ArgumentList	ctx -> opcode		4273955	1					
ANR	4274021	Argument	ctx -> opcode		4273955	0					
ANR	4274022	PtrMemberAccess	ctx -> opcode		4273955	0					
ANR	4274023	Identifier	ctx		4273955	0					
ANR	4274024	Identifier	opcode		4273955	1					
ANR	4274025	Argument	0		4273955	2					
ANR	4274026	PrimaryExpression	0		4273955	0					
ANR	4274027	Argument	l1		4273955	3					
ANR	4274028	Identifier	l1		4273955	0					
ANR	4274029	ExpressionStatement	t0 = tcg_temp_new ( TCG_TYPE_TL )	19:8:313:343	4273955	5	True				
ANR	4274030	AssignmentExpression	t0 = tcg_temp_new ( TCG_TYPE_TL )		4273955	0		=			
ANR	4274031	Identifier	t0		4273955	0					
ANR	4274032	CallExpression	tcg_temp_new ( TCG_TYPE_TL )		4273955	1					
ANR	4274033	Callee	tcg_temp_new		4273955	0					
ANR	4274034	Identifier	tcg_temp_new		4273955	0					
ANR	4274035	ArgumentList	TCG_TYPE_TL		4273955	1					
ANR	4274036	Argument	TCG_TYPE_TL		4273955	0					
ANR	4274037	Identifier	TCG_TYPE_TL		4273955	0					
ANR	4274038	Statement	tcg_gen_andi_tl	21:8:354:368	4273955	6	True				
ANR	4274039	Statement	(	21:23:369:369	4273955	7	True				
ANR	4274040	Statement	t0	21:24:370:371	4273955	8	True				
ANR	4274041	Statement	","	21:26:372:372	4273955	9	True				
ANR	4274042	Statement	cpu_gpr	21:28:374:380	4273955	10	True				
ANR	4274043	Statement	[	21:35:381:381	4273955	11	True				
ANR	4274044	Statement	rS	21:36:382:383	4273955	12	True				
ANR	4274045	Statement	(	21:38:384:384	4273955	13	True				
ANR	4274046	Statement	ctx	21:39:385:387	4273955	14	True				
ANR	4274047	Statement	->	21:42:388:389	4273955	15	True				
ANR	4274048	Statement	opcode	21:44:390:395	4273955	16	True				
ANR	4274049	Statement	)	21:50:396:396	4273955	17	True				
ANR	4274050	Statement	]	21:51:397:397	4273955	18	True				
ANR	4274051	Statement	","	21:52:398:398	4273955	19	True				
ANR	4274052	Statement	(	21:54:400:400	4273955	20	True				
ANR	4274053	Statement	1UL	21:55:401:403	4273955	21	True				
ANR	4274054	Statement	L	21:58:404:404	4273955	22	True				
ANR	4274055	Statement	<<	21:60:406:407	4273955	23	True				
ANR	4274056	Statement	sh	21:63:409:410	4273955	24	True				
ANR	4274057	Statement	)	21:65:411:411	4273955	25	True				
ANR	4274058	Statement	-	21:67:413:413	4273955	26	True				
ANR	4274059	Statement	1	21:69:415:415	4273955	27	True				
ANR	4274060	Statement	)	21:70:416:416	4273955	28	True				
ANR	4274061	ExpressionStatement		21:71:417:417	4273955	29	True				
ANR	4274062	ExpressionStatement	"tcg_gen_brcondi_tl ( TCG_COND_EQ , t0 , 0 , l1 )"	23:8:428:470	4273955	30	True				
ANR	4274063	CallExpression	"tcg_gen_brcondi_tl ( TCG_COND_EQ , t0 , 0 , l1 )"		4273955	0					
ANR	4274064	Callee	tcg_gen_brcondi_tl		4273955	0					
ANR	4274065	Identifier	tcg_gen_brcondi_tl		4273955	0					
ANR	4274066	ArgumentList	TCG_COND_EQ		4273955	1					
ANR	4274067	Argument	TCG_COND_EQ		4273955	0					
ANR	4274068	Identifier	TCG_COND_EQ		4273955	0					
ANR	4274069	Argument	t0		4273955	1					
ANR	4274070	Identifier	t0		4273955	0					
ANR	4274071	Argument	0		4273955	2					
ANR	4274072	PrimaryExpression	0		4273955	0					
ANR	4274073	Argument	l1		4273955	3					
ANR	4274074	Identifier	l1		4273955	0					
ANR	4274075	ExpressionStatement	"tcg_gen_ori_tl ( cpu_xer , cpu_xer , 1 << XER_CA )"	25:8:481:526	4273955	31	True				
ANR	4274076	CallExpression	"tcg_gen_ori_tl ( cpu_xer , cpu_xer , 1 << XER_CA )"		4273955	0					
ANR	4274077	Callee	tcg_gen_ori_tl		4273955	0					
ANR	4274078	Identifier	tcg_gen_ori_tl		4273955	0					
ANR	4274079	ArgumentList	cpu_xer		4273955	1					
ANR	4274080	Argument	cpu_xer		4273955	0					
ANR	4274081	Identifier	cpu_xer		4273955	0					
ANR	4274082	Argument	cpu_xer		4273955	1					
ANR	4274083	Identifier	cpu_xer		4273955	0					
ANR	4274084	Argument	1 << XER_CA		4273955	2					
ANR	4274085	ShiftExpression	1 << XER_CA		4273955	0		<<			
ANR	4274086	PrimaryExpression	1		4273955	0					
ANR	4274087	Identifier	XER_CA		4273955	1					
ANR	4274088	ExpressionStatement	tcg_gen_br ( l2 )	27:8:537:551	4273955	32	True				
ANR	4274089	CallExpression	tcg_gen_br ( l2 )		4273955	0					
ANR	4274090	Callee	tcg_gen_br		4273955	0					
ANR	4274091	Identifier	tcg_gen_br		4273955	0					
ANR	4274092	ArgumentList	l2		4273955	1					
ANR	4274093	Argument	l2		4273955	0					
ANR	4274094	Identifier	l2		4273955	0					
ANR	4274095	ExpressionStatement	gen_set_label ( l1 )	29:8:562:579	4273955	33	True				
ANR	4274096	CallExpression	gen_set_label ( l1 )		4273955	0					
ANR	4274097	Callee	gen_set_label		4273955	0					
ANR	4274098	Identifier	gen_set_label		4273955	0					
ANR	4274099	ArgumentList	l1		4273955	1					
ANR	4274100	Argument	l1		4273955	0					
ANR	4274101	Identifier	l1		4273955	0					
ANR	4274102	ExpressionStatement	"tcg_gen_andi_tl ( cpu_xer , cpu_xer , ~ ( 1 << XER_CA ) )"	31:8:590:639	4273955	34	True				
ANR	4274103	CallExpression	"tcg_gen_andi_tl ( cpu_xer , cpu_xer , ~ ( 1 << XER_CA ) )"		4273955	0					
ANR	4274104	Callee	tcg_gen_andi_tl		4273955	0					
ANR	4274105	Identifier	tcg_gen_andi_tl		4273955	0					
ANR	4274106	ArgumentList	cpu_xer		4273955	1					
ANR	4274107	Argument	cpu_xer		4273955	0					
ANR	4274108	Identifier	cpu_xer		4273955	0					
ANR	4274109	Argument	cpu_xer		4273955	1					
ANR	4274110	Identifier	cpu_xer		4273955	0					
ANR	4274111	Argument	~ ( 1 << XER_CA )		4273955	2					
ANR	4274112	UnaryOperationExpression	~ ( 1 << XER_CA )		4273955	0					
ANR	4274113	UnaryOperator	~		4273955	0					
ANR	4274114	ShiftExpression	1 << XER_CA		4273955	1		<<			
ANR	4274115	PrimaryExpression	1		4273955	0					
ANR	4274116	Identifier	XER_CA		4273955	1					
ANR	4274117	ExpressionStatement	gen_set_label ( l2 )	33:8:650:667	4273955	35	True				
ANR	4274118	CallExpression	gen_set_label ( l2 )		4273955	0					
ANR	4274119	Callee	gen_set_label		4273955	0					
ANR	4274120	Identifier	gen_set_label		4273955	0					
ANR	4274121	ArgumentList	l2		4273955	1					
ANR	4274122	Argument	l2		4273955	0					
ANR	4274123	Identifier	l2		4273955	0					
ANR	4274124	ExpressionStatement	"tcg_gen_sari_tl ( cpu_gpr [ rA ( ctx -> opcode ) ] , cpu_gpr [ rS ( ctx -> opcode ) ] , sh )"	35:8:678:749	4273955	36	True				
ANR	4274125	CallExpression	"tcg_gen_sari_tl ( cpu_gpr [ rA ( ctx -> opcode ) ] , cpu_gpr [ rS ( ctx -> opcode ) ] , sh )"		4273955	0					
ANR	4274126	Callee	tcg_gen_sari_tl		4273955	0					
ANR	4274127	Identifier	tcg_gen_sari_tl		4273955	0					
ANR	4274128	ArgumentList	cpu_gpr [ rA ( ctx -> opcode ) ]		4273955	1					
ANR	4274129	Argument	cpu_gpr [ rA ( ctx -> opcode ) ]		4273955	0					
ANR	4274130	ArrayIndexing	cpu_gpr [ rA ( ctx -> opcode ) ]		4273955	0					
ANR	4274131	Identifier	cpu_gpr		4273955	0					
ANR	4274132	CallExpression	rA ( ctx -> opcode )		4273955	1					
ANR	4274133	Callee	rA		4273955	0					
ANR	4274134	Identifier	rA		4273955	0					
ANR	4274135	ArgumentList	ctx -> opcode		4273955	1					
ANR	4274136	Argument	ctx -> opcode		4273955	0					
ANR	4274137	PtrMemberAccess	ctx -> opcode		4273955	0					
ANR	4274138	Identifier	ctx		4273955	0					
ANR	4274139	Identifier	opcode		4273955	1					
ANR	4274140	Argument	cpu_gpr [ rS ( ctx -> opcode ) ]		4273955	1					
ANR	4274141	ArrayIndexing	cpu_gpr [ rS ( ctx -> opcode ) ]		4273955	0					
ANR	4274142	Identifier	cpu_gpr		4273955	0					
ANR	4274143	CallExpression	rS ( ctx -> opcode )		4273955	1					
ANR	4274144	Callee	rS		4273955	0					
ANR	4274145	Identifier	rS		4273955	0					
ANR	4274146	ArgumentList	ctx -> opcode		4273955	1					
ANR	4274147	Argument	ctx -> opcode		4273955	0					
ANR	4274148	PtrMemberAccess	ctx -> opcode		4273955	0					
ANR	4274149	Identifier	ctx		4273955	0					
ANR	4274150	Identifier	opcode		4273955	1					
ANR	4274151	Argument	sh		4273955	2					
ANR	4274152	Identifier	sh		4273955	0					
ANR	4274153	ElseStatement	else		4273955	0					
ANR	4274154	CompoundStatement		35:11:698:698	4273955	0					
ANR	4274155	ExpressionStatement	"tcg_gen_mov_tl ( cpu_gpr [ rA ( ctx -> opcode ) ] , cpu_gpr [ rS ( ctx -> opcode ) ] )"	39:8:774:840	4273955	0	True				
ANR	4274156	CallExpression	"tcg_gen_mov_tl ( cpu_gpr [ rA ( ctx -> opcode ) ] , cpu_gpr [ rS ( ctx -> opcode ) ] )"		4273955	0					
ANR	4274157	Callee	tcg_gen_mov_tl		4273955	0					
ANR	4274158	Identifier	tcg_gen_mov_tl		4273955	0					
ANR	4274159	ArgumentList	cpu_gpr [ rA ( ctx -> opcode ) ]		4273955	1					
ANR	4274160	Argument	cpu_gpr [ rA ( ctx -> opcode ) ]		4273955	0					
ANR	4274161	ArrayIndexing	cpu_gpr [ rA ( ctx -> opcode ) ]		4273955	0					
ANR	4274162	Identifier	cpu_gpr		4273955	0					
ANR	4274163	CallExpression	rA ( ctx -> opcode )		4273955	1					
ANR	4274164	Callee	rA		4273955	0					
ANR	4274165	Identifier	rA		4273955	0					
ANR	4274166	ArgumentList	ctx -> opcode		4273955	1					
ANR	4274167	Argument	ctx -> opcode		4273955	0					
ANR	4274168	PtrMemberAccess	ctx -> opcode		4273955	0					
ANR	4274169	Identifier	ctx		4273955	0					
ANR	4274170	Identifier	opcode		4273955	1					
ANR	4274171	Argument	cpu_gpr [ rS ( ctx -> opcode ) ]		4273955	1					
ANR	4274172	ArrayIndexing	cpu_gpr [ rS ( ctx -> opcode ) ]		4273955	0					
ANR	4274173	Identifier	cpu_gpr		4273955	0					
ANR	4274174	CallExpression	rS ( ctx -> opcode )		4273955	1					
ANR	4274175	Callee	rS		4273955	0					
ANR	4274176	Identifier	rS		4273955	0					
ANR	4274177	ArgumentList	ctx -> opcode		4273955	1					
ANR	4274178	Argument	ctx -> opcode		4273955	0					
ANR	4274179	PtrMemberAccess	ctx -> opcode		4273955	0					
ANR	4274180	Identifier	ctx		4273955	0					
ANR	4274181	Identifier	opcode		4273955	1					
ANR	4274182	ExpressionStatement	"tcg_gen_andi_tl ( cpu_xer , cpu_xer , ~ ( 1 << XER_CA ) )"	41:8:851:900	4273955	1	True				
ANR	4274183	CallExpression	"tcg_gen_andi_tl ( cpu_xer , cpu_xer , ~ ( 1 << XER_CA ) )"		4273955	0					
ANR	4274184	Callee	tcg_gen_andi_tl		4273955	0					
ANR	4274185	Identifier	tcg_gen_andi_tl		4273955	0					
ANR	4274186	ArgumentList	cpu_xer		4273955	1					
ANR	4274187	Argument	cpu_xer		4273955	0					
ANR	4274188	Identifier	cpu_xer		4273955	0					
ANR	4274189	Argument	cpu_xer		4273955	1					
ANR	4274190	Identifier	cpu_xer		4273955	0					
ANR	4274191	Argument	~ ( 1 << XER_CA )		4273955	2					
ANR	4274192	UnaryOperationExpression	~ ( 1 << XER_CA )		4273955	0					
ANR	4274193	UnaryOperator	~		4273955	0					
ANR	4274194	ShiftExpression	1 << XER_CA		4273955	1		<<			
ANR	4274195	PrimaryExpression	1		4273955	0					
ANR	4274196	Identifier	XER_CA		4273955	1					
ANR	4274197	IfStatement	if ( unlikely ( Rc ( ctx -> opcode ) != 0 ) )		4273955	2					
ANR	4274198	Condition	unlikely ( Rc ( ctx -> opcode ) != 0 )	45:8:918:947	4273955	0	True				
ANR	4274199	CallExpression	unlikely ( Rc ( ctx -> opcode ) != 0 )		4273955	0					
ANR	4274200	Callee	unlikely		4273955	0					
ANR	4274201	Identifier	unlikely		4273955	0					
ANR	4274202	ArgumentList	Rc ( ctx -> opcode ) != 0		4273955	1					
ANR	4274203	Argument	Rc ( ctx -> opcode ) != 0		4273955	0					
ANR	4274204	EqualityExpression	Rc ( ctx -> opcode ) != 0		4273955	0		!=			
ANR	4274205	CallExpression	Rc ( ctx -> opcode )		4273955	0					
ANR	4274206	Callee	Rc		4273955	0					
ANR	4274207	Identifier	Rc		4273955	0					
ANR	4274208	ArgumentList	ctx -> opcode		4273955	1					
ANR	4274209	Argument	ctx -> opcode		4273955	0					
ANR	4274210	PtrMemberAccess	ctx -> opcode		4273955	0					
ANR	4274211	Identifier	ctx		4273955	0					
ANR	4274212	Identifier	opcode		4273955	1					
ANR	4274213	PrimaryExpression	0		4273955	1					
ANR	4274214	ExpressionStatement	"gen_set_Rc0 ( ctx , cpu_gpr [ rA ( ctx -> opcode ) ] )"	47:8:959:1001	4273955	1	True				
ANR	4274215	CallExpression	"gen_set_Rc0 ( ctx , cpu_gpr [ rA ( ctx -> opcode ) ] )"		4273955	0					
ANR	4274216	Callee	gen_set_Rc0		4273955	0					
ANR	4274217	Identifier	gen_set_Rc0		4273955	0					
ANR	4274218	ArgumentList	ctx		4273955	1					
ANR	4274219	Argument	ctx		4273955	0					
ANR	4274220	Identifier	ctx		4273955	0					
ANR	4274221	Argument	cpu_gpr [ rA ( ctx -> opcode ) ]		4273955	1					
ANR	4274222	ArrayIndexing	cpu_gpr [ rA ( ctx -> opcode ) ]		4273955	0					
ANR	4274223	Identifier	cpu_gpr		4273955	0					
ANR	4274224	CallExpression	rA ( ctx -> opcode )		4273955	1					
ANR	4274225	Callee	rA		4273955	0					
ANR	4274226	Identifier	rA		4273955	0					
ANR	4274227	ArgumentList	ctx -> opcode		4273955	1					
ANR	4274228	Argument	ctx -> opcode		4273955	0					
ANR	4274229	PtrMemberAccess	ctx -> opcode		4273955	0					
ANR	4274230	Identifier	ctx		4273955	0					
ANR	4274231	Identifier	opcode		4273955	1					
ANR	4274232	ReturnType	static always_inline void		4273955	1					
ANR	4274233	Identifier	gen_sradi		4273955	2					
ANR	4274234	ParameterList	"DisasContext * ctx , int n"		4273955	3					
ANR	4274235	Parameter	DisasContext * ctx	1:37:37:53	4273955	0	True				
ANR	4274236	ParameterType	DisasContext *		4273955	0					
ANR	4274237	Identifier	ctx		4273955	1					
ANR	4274238	Parameter	int n	1:56:56:60	4273955	1	True				
ANR	4274239	ParameterType	int		4273955	0					
ANR	4274240	Identifier	n		4273955	1					
ANR	4274241	CFGEntryNode	ENTRY		4273955		True				
ANR	4274242	CFGExitNode	EXIT		4273955		True				
ANR	4274243	Symbol	rS		4273955						
ANR	4274244	Symbol	unlikely		4273955						
ANR	4274245	Symbol	ctx -> opcode		4273955						
ANR	4274246	Symbol	* rS		4273955						
ANR	4274247	Symbol	l1		4273955						
ANR	4274248	Symbol	XER_CA		4273955						
ANR	4274249	Symbol	ctx		4273955						
ANR	4274250	Symbol	l2		4273955						
ANR	4274251	Symbol	tcg_temp_new		4273955						
ANR	4274252	Symbol	TCG_COND_EQ		4273955						
ANR	4274253	Symbol	cpu_xer		4273955						
ANR	4274254	Symbol	n		4273955						
ANR	4274255	Symbol	* ctx		4273955						
ANR	4274256	Symbol	rA		4273955						
ANR	4274257	Symbol	Rc		4273955						
ANR	4274258	Symbol	sh		4273955						
ANR	4274259	Symbol	SH		4273955						
ANR	4274260	Symbol	gen_new_label		4273955						
ANR	4274261	Symbol	TCG_TYPE_TL		4273955						
ANR	4274262	Symbol	* rA		4273955						
ANR	4274263	Symbol	cpu_gpr		4273955						
ANR	4274264	Symbol	* cpu_gpr		4273955						
ANR	4274265	Symbol	t0		4273955						
ANR	4274266	Symbol	TCG_COND_GE		4273955						
