# Reading D:/modelsim_ase/tcl/vsim/pref.tcl 
# do pll_ip_run_msim_rtl_verilog.do 
# if ![file isdirectory pll_ip_iputf_libs] {
# 	file mkdir pll_ip_iputf_libs
# }
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
###### Libraries for IPUTF cores 
###### End libraries for IPUTF cores 
###### MIF file copy and HDL compilation commands for IPUTF cores 
# 
# 
# 
# 
# vlog -vlog01compat -work work +incdir+D:/quartus_work/my_example/pll/rtl {D:/quartus_work/my_example/pll/rtl/pll.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# 
# vlog -vlog01compat -work work +incdir+D:/quartus_work/my_example/pll/sim {D:/quartus_work/my_example/pll/sim/tb_pll.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module tb_pll
# 
# Top level modules:
# 	tb_pll
# vlog -vlog01compat -work work +incdir+D:/quartus_work/my_example/pll/rtl {D:/quartus_work/my_example/pll/rtl/pll.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_pll
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps tb_pll 
# Loading work.tb_pll
# Loading work.pll
# ** Error: (vsim-3033) D:/quartus_work/my_example/pll/rtl/pll.v(13): Instantiation of 'pll_ip' failed. The design unit was not found.
# 
#         Region: /tb_pll/pll_inst
#         Searched libraries:
#             D:/modelsim_ase/altera/verilog/altera
#             D:/modelsim_ase/altera/verilog/220model
#             D:/modelsim_ase/altera/verilog/sgate
#             D:/modelsim_ase/altera/verilog/altera_mf
#             D:/modelsim_ase/altera/verilog/altera_lnsim
#             D:/modelsim_ase/altera/verilog/cyclonev
#             D:/modelsim_ase/altera/verilog/cyclonev_hssi
#             D:/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             D:/quartus_work/my_example/pll/simulation/modelsim/rtl_work
#             D:/quartus_work/my_example/pll/simulation/modelsim/rtl_work
#             D:/quartus_work/my_example/pll/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./pll_ip_run_msim_rtl_verilog.do PAUSED at line 24
