{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745110936769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745110936770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 19 21:02:16 2025 " "Processing started: Sat Apr 19 21:02:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745110936770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110936770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110936770 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745110937082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745110937083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-bhv " "Found design unit 1: sign_extend-bhv" {  } { { "../vhdl/sign_extend.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/sign_extend.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110942206 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "../vhdl/sign_extend.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/sign_extend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110942206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110942206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-bhv " "Found design unit 1: register_file-bhv" {  } { { "../vhdl/register_file.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/register_file.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110942207 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../vhdl/register_file.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/register_file.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110942207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110942207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-bhv " "Found design unit 1: reg-bhv" {  } { { "../vhdl/reg.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110942208 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../vhdl/reg.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110942208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110942208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110942209 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../vhdl/ram.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/ram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110942209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110942209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1-bhv " "Found design unit 1: mux4x1-bhv" {  } { { "../vhdl/mux4x1.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mux4x1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110942210 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "../vhdl/mux4x1.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mux4x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110942210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110942210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/mux3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/mux3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1-bhv " "Found design unit 1: mux3x1-bhv" {  } { { "../vhdl/mux3x1.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mux3x1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110942211 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1 " "Found entity 1: mux3x1" {  } { { "../vhdl/mux3x1.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mux3x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110942211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110942211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-bhv " "Found design unit 1: mux2x1-bhv" {  } { { "../vhdl/mux2x1.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mux2x1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110942212 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "../vhdl/mux2x1.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mux2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110942212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110942212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/mips_cpu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/mips_cpu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_cpu_tb-tb " "Found design unit 1: mips_cpu_tb-tb" {  } { { "../vhdl/mips_cpu_tb.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110942213 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_cpu_tb " "Found entity 1: mips_cpu_tb" {  } { { "../vhdl/mips_cpu_tb.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110942213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110942213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/mips_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/mips_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_cpu-struct " "Found design unit 1: mips_cpu-struct" {  } { { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110942214 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_cpu " "Found entity 1: mips_cpu" {  } { { "../vhdl/mips_cpu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/mips_cpu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110942214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110942214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-struct " "Found design unit 1: memory-struct" {  } { { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110942215 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../vhdl/memory.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110942215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110942215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110942216 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../vhdl/datapath.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110942216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110942216 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"\[\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement controller.vhd(1016) " "VHDL syntax error at controller.vhd(1016) near text \"\[\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "../vhdl/controller.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/controller.vhd" 1016 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110942217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/controller.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /documents/school/eel4712c/mips_project/vhdl/controller.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110942217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/alu_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/alu_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ctrl-bhv " "Found design unit 1: alu_ctrl-bhv" {  } { { "../vhdl/alu_ctrl.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/alu_ctrl.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110942218 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_ctrl " "Found entity 1: alu_ctrl" {  } { { "../vhdl/alu_ctrl.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/alu_ctrl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110942218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110942218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/school/eel4712c/mips_project/vhdl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /documents/school/eel4712c/mips_project/vhdl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-bhv " "Found design unit 1: alu-bhv" {  } { { "../vhdl/alu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/alu.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110942219 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../vhdl/alu.vhd" "" { Text "E:/Documents/School/EEL4712C/mips_project/vhdl/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745110942219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110942219 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745110942324 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 19 21:02:22 2025 " "Processing ended: Sat Apr 19 21:02:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745110942324 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745110942324 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745110942324 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745110942324 ""}
