/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 13:04:40 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_video_enc_intr2.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 9:25p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_VIDEO_ENC_INTR2_H__
#define BCHP_VIDEO_ENC_INTR2_H__

/***************************************************************************
 *VIDEO_ENC_INTR2 - VEC Level-2 Interrupt Controls
 ***************************************************************************/
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS          0x00185000 /* CPU interrupt Status Register */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET             0x00185004 /* CPU interrupt Set Register */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR           0x00185008 /* CPU interrupt Clear Register */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS     0x0018500c /* CPU interrupt Mask Status Register */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET        0x00185010 /* CPU interrupt Mask Set Register */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR      0x00185014 /* CPU interrupt Mask Clear Register */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS          0x00185018 /* PCI interrupt Status Register */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET             0x0018501c /* PCI interrupt Set Register */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR           0x00185020 /* PCI interrupt Clear Register */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS     0x00185024 /* PCI interrupt Mask Status Register */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET        0x00185028 /* PCI interrupt Mask Set Register */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR      0x0018502c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: CPU_STATUS :: reserved0 [31:11] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_reserved0_MASK             0xfffff800
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_reserved0_SHIFT            11

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: VBI_1_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_VBI_1_1_INTR_MASK          0x00000400
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_VBI_1_1_INTR_SHIFT         10

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: VBI_1_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_VBI_1_0_INTR_MASK          0x00000200
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_VBI_1_0_INTR_SHIFT         9

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: VBI_0_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_VBI_0_1_INTR_MASK          0x00000100
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_VBI_0_1_INTR_SHIFT         8

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: VBI_0_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_VBI_0_0_INTR_MASK          0x00000080
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_VBI_0_0_INTR_SHIFT         7

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: BVB_RCVR_DVI_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_DVI_INTR_MASK     0x00000040
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_DVI_INTR_SHIFT    6

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: FIELD_SYNC_DVI_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_DVI_INTR_MASK   0x00000020
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_DVI_INTR_SHIFT  5

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: BVB_RCVR_IT_1_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_IT_1_INTR_MASK    0x00000010
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_IT_1_INTR_SHIFT   4

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: BVB_RCVR_IT_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_IT_0_INTR_MASK    0x00000008
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_BVB_RCVR_IT_0_INTR_SHIFT   3

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: FIELD_SYNC_VF_2_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_VF_2_INTR_MASK  0x00000004
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_VF_2_INTR_SHIFT 2

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: FIELD_SYNC_VF_1_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_VF_1_INTR_MASK  0x00000002
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_VF_1_INTR_SHIFT 1

/* VIDEO_ENC_INTR2 :: CPU_STATUS :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_VF_0_INTR_MASK  0x00000001
#define BCHP_VIDEO_ENC_INTR2_CPU_STATUS_FIELD_SYNC_VF_0_INTR_SHIFT 0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: CPU_SET :: reserved0 [31:11] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_reserved0_MASK                0xfffff800
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_reserved0_SHIFT               11

/* VIDEO_ENC_INTR2 :: CPU_SET :: VBI_1_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_VBI_1_1_INTR_MASK             0x00000400
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_VBI_1_1_INTR_SHIFT            10

/* VIDEO_ENC_INTR2 :: CPU_SET :: VBI_1_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_VBI_1_0_INTR_MASK             0x00000200
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_VBI_1_0_INTR_SHIFT            9

/* VIDEO_ENC_INTR2 :: CPU_SET :: VBI_0_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_VBI_0_1_INTR_MASK             0x00000100
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_VBI_0_1_INTR_SHIFT            8

/* VIDEO_ENC_INTR2 :: CPU_SET :: VBI_0_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_VBI_0_0_INTR_MASK             0x00000080
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_VBI_0_0_INTR_SHIFT            7

/* VIDEO_ENC_INTR2 :: CPU_SET :: BVB_RCVR_DVI_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_DVI_INTR_MASK        0x00000040
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_DVI_INTR_SHIFT       6

/* VIDEO_ENC_INTR2 :: CPU_SET :: FIELD_SYNC_DVI_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_DVI_INTR_MASK      0x00000020
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_DVI_INTR_SHIFT     5

/* VIDEO_ENC_INTR2 :: CPU_SET :: BVB_RCVR_IT_1_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_IT_1_INTR_MASK       0x00000010
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_IT_1_INTR_SHIFT      4

/* VIDEO_ENC_INTR2 :: CPU_SET :: BVB_RCVR_IT_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_IT_0_INTR_MASK       0x00000008
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_BVB_RCVR_IT_0_INTR_SHIFT      3

/* VIDEO_ENC_INTR2 :: CPU_SET :: FIELD_SYNC_VF_2_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_VF_2_INTR_MASK     0x00000004
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_VF_2_INTR_SHIFT    2

/* VIDEO_ENC_INTR2 :: CPU_SET :: FIELD_SYNC_VF_1_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_VF_1_INTR_MASK     0x00000002
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_VF_1_INTR_SHIFT    1

/* VIDEO_ENC_INTR2 :: CPU_SET :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_VF_0_INTR_MASK     0x00000001
#define BCHP_VIDEO_ENC_INTR2_CPU_SET_FIELD_SYNC_VF_0_INTR_SHIFT    0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: reserved0 [31:11] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_reserved0_MASK              0xfffff800
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_reserved0_SHIFT             11

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: VBI_1_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_VBI_1_1_INTR_MASK           0x00000400
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_VBI_1_1_INTR_SHIFT          10

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: VBI_1_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_VBI_1_0_INTR_MASK           0x00000200
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_VBI_1_0_INTR_SHIFT          9

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: VBI_0_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_VBI_0_1_INTR_MASK           0x00000100
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_VBI_0_1_INTR_SHIFT          8

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: VBI_0_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_VBI_0_0_INTR_MASK           0x00000080
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_VBI_0_0_INTR_SHIFT          7

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: BVB_RCVR_DVI_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_DVI_INTR_MASK      0x00000040
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_DVI_INTR_SHIFT     6

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: FIELD_SYNC_DVI_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_DVI_INTR_MASK    0x00000020
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_DVI_INTR_SHIFT   5

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: BVB_RCVR_IT_1_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_IT_1_INTR_MASK     0x00000010
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_IT_1_INTR_SHIFT    4

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: BVB_RCVR_IT_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_IT_0_INTR_MASK     0x00000008
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_BVB_RCVR_IT_0_INTR_SHIFT    3

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: FIELD_SYNC_VF_2_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_VF_2_INTR_MASK   0x00000004
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_VF_2_INTR_SHIFT  2

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: FIELD_SYNC_VF_1_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_VF_1_INTR_MASK   0x00000002
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_VF_1_INTR_SHIFT  1

/* VIDEO_ENC_INTR2 :: CPU_CLEAR :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_VF_0_INTR_MASK   0x00000001
#define BCHP_VIDEO_ENC_INTR2_CPU_CLEAR_FIELD_SYNC_VF_0_INTR_SHIFT  0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: reserved0 [31:11] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_reserved0_MASK        0xfffff800
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_reserved0_SHIFT       11

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: VBI_1_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_VBI_1_1_INTR_MASK     0x00000400
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_VBI_1_1_INTR_SHIFT    10

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: VBI_1_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_VBI_1_0_INTR_MASK     0x00000200
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_VBI_1_0_INTR_SHIFT    9

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: VBI_0_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_VBI_0_1_INTR_MASK     0x00000100
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_VBI_0_1_INTR_SHIFT    8

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: VBI_0_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_VBI_0_0_INTR_MASK     0x00000080
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_VBI_0_0_INTR_SHIFT    7

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: BVB_RCVR_DVI_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_DVI_INTR_MASK 0x00000040
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_DVI_INTR_SHIFT 6

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: FIELD_SYNC_DVI_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_DVI_INTR_MASK 0x00000020
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_DVI_INTR_SHIFT 5

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: BVB_RCVR_IT_1_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_IT_1_INTR_MASK 0x00000010
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_IT_1_INTR_SHIFT 4

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: BVB_RCVR_IT_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_IT_0_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_BVB_RCVR_IT_0_INTR_SHIFT 3

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: FIELD_SYNC_VF_2_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_VF_2_INTR_MASK 0x00000004
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_VF_2_INTR_SHIFT 2

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: FIELD_SYNC_VF_1_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_VF_1_INTR_MASK 0x00000002
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_VF_1_INTR_SHIFT 1

/* VIDEO_ENC_INTR2 :: CPU_MASK_STATUS :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_VF_0_INTR_MASK 0x00000001
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_STATUS_FIELD_SYNC_VF_0_INTR_SHIFT 0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: reserved0 [31:11] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_reserved0_MASK           0xfffff800
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_reserved0_SHIFT          11

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: VBI_1_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_VBI_1_1_INTR_MASK        0x00000400
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_VBI_1_1_INTR_SHIFT       10

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: VBI_1_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_VBI_1_0_INTR_MASK        0x00000200
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_VBI_1_0_INTR_SHIFT       9

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: VBI_0_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_VBI_0_1_INTR_MASK        0x00000100
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_VBI_0_1_INTR_SHIFT       8

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: VBI_0_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_VBI_0_0_INTR_MASK        0x00000080
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_VBI_0_0_INTR_SHIFT       7

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: BVB_RCVR_DVI_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_DVI_INTR_MASK   0x00000040
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_DVI_INTR_SHIFT  6

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: FIELD_SYNC_DVI_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_DVI_INTR_MASK 0x00000020
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_DVI_INTR_SHIFT 5

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: BVB_RCVR_IT_1_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_IT_1_INTR_MASK  0x00000010
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_IT_1_INTR_SHIFT 4

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: BVB_RCVR_IT_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_IT_0_INTR_MASK  0x00000008
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_BVB_RCVR_IT_0_INTR_SHIFT 3

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: FIELD_SYNC_VF_2_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_VF_2_INTR_MASK 0x00000004
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_VF_2_INTR_SHIFT 2

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: FIELD_SYNC_VF_1_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_VF_1_INTR_MASK 0x00000002
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_VF_1_INTR_SHIFT 1

/* VIDEO_ENC_INTR2 :: CPU_MASK_SET :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_VF_0_INTR_MASK 0x00000001
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_SET_FIELD_SYNC_VF_0_INTR_SHIFT 0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: reserved0 [31:11] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_reserved0_MASK         0xfffff800
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_reserved0_SHIFT        11

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: VBI_1_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_VBI_1_1_INTR_MASK      0x00000400
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_VBI_1_1_INTR_SHIFT     10

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: VBI_1_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_VBI_1_0_INTR_MASK      0x00000200
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_VBI_1_0_INTR_SHIFT     9

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: VBI_0_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_VBI_0_1_INTR_MASK      0x00000100
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_VBI_0_1_INTR_SHIFT     8

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: VBI_0_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_VBI_0_0_INTR_MASK      0x00000080
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_VBI_0_0_INTR_SHIFT     7

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: BVB_RCVR_DVI_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_DVI_INTR_MASK 0x00000040
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_DVI_INTR_SHIFT 6

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: FIELD_SYNC_DVI_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_DVI_INTR_MASK 0x00000020
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_DVI_INTR_SHIFT 5

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: BVB_RCVR_IT_1_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_IT_1_INTR_MASK 0x00000010
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_IT_1_INTR_SHIFT 4

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: BVB_RCVR_IT_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_IT_0_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_BVB_RCVR_IT_0_INTR_SHIFT 3

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: FIELD_SYNC_VF_2_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_VF_2_INTR_MASK 0x00000004
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_VF_2_INTR_SHIFT 2

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: FIELD_SYNC_VF_1_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_VF_1_INTR_MASK 0x00000002
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_VF_1_INTR_SHIFT 1

/* VIDEO_ENC_INTR2 :: CPU_MASK_CLEAR :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_VF_0_INTR_MASK 0x00000001
#define BCHP_VIDEO_ENC_INTR2_CPU_MASK_CLEAR_FIELD_SYNC_VF_0_INTR_SHIFT 0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: PCI_STATUS :: reserved0 [31:11] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_reserved0_MASK             0xfffff800
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_reserved0_SHIFT            11

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: VBI_1_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_VBI_1_1_INTR_MASK          0x00000400
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_VBI_1_1_INTR_SHIFT         10

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: VBI_1_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_VBI_1_0_INTR_MASK          0x00000200
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_VBI_1_0_INTR_SHIFT         9

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: VBI_0_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_VBI_0_1_INTR_MASK          0x00000100
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_VBI_0_1_INTR_SHIFT         8

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: VBI_0_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_VBI_0_0_INTR_MASK          0x00000080
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_VBI_0_0_INTR_SHIFT         7

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: BVB_RCVR_DVI_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_DVI_INTR_MASK     0x00000040
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_DVI_INTR_SHIFT    6

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: FIELD_SYNC_DVI_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_DVI_INTR_MASK   0x00000020
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_DVI_INTR_SHIFT  5

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: BVB_RCVR_IT_1_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_IT_1_INTR_MASK    0x00000010
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_IT_1_INTR_SHIFT   4

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: BVB_RCVR_IT_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_IT_0_INTR_MASK    0x00000008
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_BVB_RCVR_IT_0_INTR_SHIFT   3

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: FIELD_SYNC_VF_2_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_VF_2_INTR_MASK  0x00000004
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_VF_2_INTR_SHIFT 2

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: FIELD_SYNC_VF_1_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_VF_1_INTR_MASK  0x00000002
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_VF_1_INTR_SHIFT 1

/* VIDEO_ENC_INTR2 :: PCI_STATUS :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_VF_0_INTR_MASK  0x00000001
#define BCHP_VIDEO_ENC_INTR2_PCI_STATUS_FIELD_SYNC_VF_0_INTR_SHIFT 0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: PCI_SET :: reserved0 [31:11] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_reserved0_MASK                0xfffff800
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_reserved0_SHIFT               11

/* VIDEO_ENC_INTR2 :: PCI_SET :: VBI_1_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_VBI_1_1_INTR_MASK             0x00000400
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_VBI_1_1_INTR_SHIFT            10

/* VIDEO_ENC_INTR2 :: PCI_SET :: VBI_1_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_VBI_1_0_INTR_MASK             0x00000200
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_VBI_1_0_INTR_SHIFT            9

/* VIDEO_ENC_INTR2 :: PCI_SET :: VBI_0_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_VBI_0_1_INTR_MASK             0x00000100
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_VBI_0_1_INTR_SHIFT            8

/* VIDEO_ENC_INTR2 :: PCI_SET :: VBI_0_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_VBI_0_0_INTR_MASK             0x00000080
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_VBI_0_0_INTR_SHIFT            7

/* VIDEO_ENC_INTR2 :: PCI_SET :: BVB_RCVR_DVI_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_DVI_INTR_MASK        0x00000040
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_DVI_INTR_SHIFT       6

/* VIDEO_ENC_INTR2 :: PCI_SET :: FIELD_SYNC_DVI_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_DVI_INTR_MASK      0x00000020
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_DVI_INTR_SHIFT     5

/* VIDEO_ENC_INTR2 :: PCI_SET :: BVB_RCVR_IT_1_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_IT_1_INTR_MASK       0x00000010
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_IT_1_INTR_SHIFT      4

/* VIDEO_ENC_INTR2 :: PCI_SET :: BVB_RCVR_IT_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_IT_0_INTR_MASK       0x00000008
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_BVB_RCVR_IT_0_INTR_SHIFT      3

/* VIDEO_ENC_INTR2 :: PCI_SET :: FIELD_SYNC_VF_2_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_VF_2_INTR_MASK     0x00000004
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_VF_2_INTR_SHIFT    2

/* VIDEO_ENC_INTR2 :: PCI_SET :: FIELD_SYNC_VF_1_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_VF_1_INTR_MASK     0x00000002
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_VF_1_INTR_SHIFT    1

/* VIDEO_ENC_INTR2 :: PCI_SET :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_VF_0_INTR_MASK     0x00000001
#define BCHP_VIDEO_ENC_INTR2_PCI_SET_FIELD_SYNC_VF_0_INTR_SHIFT    0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: reserved0 [31:11] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_reserved0_MASK              0xfffff800
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_reserved0_SHIFT             11

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: VBI_1_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_VBI_1_1_INTR_MASK           0x00000400
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_VBI_1_1_INTR_SHIFT          10

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: VBI_1_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_VBI_1_0_INTR_MASK           0x00000200
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_VBI_1_0_INTR_SHIFT          9

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: VBI_0_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_VBI_0_1_INTR_MASK           0x00000100
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_VBI_0_1_INTR_SHIFT          8

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: VBI_0_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_VBI_0_0_INTR_MASK           0x00000080
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_VBI_0_0_INTR_SHIFT          7

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: BVB_RCVR_DVI_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_DVI_INTR_MASK      0x00000040
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_DVI_INTR_SHIFT     6

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: FIELD_SYNC_DVI_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_DVI_INTR_MASK    0x00000020
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_DVI_INTR_SHIFT   5

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: BVB_RCVR_IT_1_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_IT_1_INTR_MASK     0x00000010
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_IT_1_INTR_SHIFT    4

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: BVB_RCVR_IT_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_IT_0_INTR_MASK     0x00000008
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_BVB_RCVR_IT_0_INTR_SHIFT    3

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: FIELD_SYNC_VF_2_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_VF_2_INTR_MASK   0x00000004
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_VF_2_INTR_SHIFT  2

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: FIELD_SYNC_VF_1_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_VF_1_INTR_MASK   0x00000002
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_VF_1_INTR_SHIFT  1

/* VIDEO_ENC_INTR2 :: PCI_CLEAR :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_VF_0_INTR_MASK   0x00000001
#define BCHP_VIDEO_ENC_INTR2_PCI_CLEAR_FIELD_SYNC_VF_0_INTR_SHIFT  0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: reserved0 [31:11] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_reserved0_MASK        0xfffff800
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_reserved0_SHIFT       11

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: VBI_1_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_VBI_1_1_INTR_MASK     0x00000400
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_VBI_1_1_INTR_SHIFT    10

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: VBI_1_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_VBI_1_0_INTR_MASK     0x00000200
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_VBI_1_0_INTR_SHIFT    9

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: VBI_0_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_VBI_0_1_INTR_MASK     0x00000100
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_VBI_0_1_INTR_SHIFT    8

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: VBI_0_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_VBI_0_0_INTR_MASK     0x00000080
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_VBI_0_0_INTR_SHIFT    7

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: BVB_RCVR_DVI_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_DVI_INTR_MASK 0x00000040
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_DVI_INTR_SHIFT 6

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: FIELD_SYNC_DVI_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_DVI_INTR_MASK 0x00000020
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_DVI_INTR_SHIFT 5

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: BVB_RCVR_IT_1_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_IT_1_INTR_MASK 0x00000010
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_IT_1_INTR_SHIFT 4

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: BVB_RCVR_IT_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_IT_0_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_BVB_RCVR_IT_0_INTR_SHIFT 3

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: FIELD_SYNC_VF_2_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_VF_2_INTR_MASK 0x00000004
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_VF_2_INTR_SHIFT 2

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: FIELD_SYNC_VF_1_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_VF_1_INTR_MASK 0x00000002
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_VF_1_INTR_SHIFT 1

/* VIDEO_ENC_INTR2 :: PCI_MASK_STATUS :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_VF_0_INTR_MASK 0x00000001
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_STATUS_FIELD_SYNC_VF_0_INTR_SHIFT 0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: reserved0 [31:11] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_reserved0_MASK           0xfffff800
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_reserved0_SHIFT          11

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: VBI_1_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_VBI_1_1_INTR_MASK        0x00000400
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_VBI_1_1_INTR_SHIFT       10

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: VBI_1_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_VBI_1_0_INTR_MASK        0x00000200
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_VBI_1_0_INTR_SHIFT       9

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: VBI_0_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_VBI_0_1_INTR_MASK        0x00000100
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_VBI_0_1_INTR_SHIFT       8

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: VBI_0_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_VBI_0_0_INTR_MASK        0x00000080
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_VBI_0_0_INTR_SHIFT       7

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: BVB_RCVR_DVI_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_DVI_INTR_MASK   0x00000040
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_DVI_INTR_SHIFT  6

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: FIELD_SYNC_DVI_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_DVI_INTR_MASK 0x00000020
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_DVI_INTR_SHIFT 5

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: BVB_RCVR_IT_1_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_IT_1_INTR_MASK  0x00000010
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_IT_1_INTR_SHIFT 4

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: BVB_RCVR_IT_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_IT_0_INTR_MASK  0x00000008
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_BVB_RCVR_IT_0_INTR_SHIFT 3

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: FIELD_SYNC_VF_2_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_VF_2_INTR_MASK 0x00000004
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_VF_2_INTR_SHIFT 2

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: FIELD_SYNC_VF_1_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_VF_1_INTR_MASK 0x00000002
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_VF_1_INTR_SHIFT 1

/* VIDEO_ENC_INTR2 :: PCI_MASK_SET :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_VF_0_INTR_MASK 0x00000001
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_SET_FIELD_SYNC_VF_0_INTR_SHIFT 0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: reserved0 [31:11] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_reserved0_MASK         0xfffff800
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_reserved0_SHIFT        11

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: VBI_1_1_INTR [10:10] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_VBI_1_1_INTR_MASK      0x00000400
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_VBI_1_1_INTR_SHIFT     10

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: VBI_1_0_INTR [09:09] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_VBI_1_0_INTR_MASK      0x00000200
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_VBI_1_0_INTR_SHIFT     9

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: VBI_0_1_INTR [08:08] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_VBI_0_1_INTR_MASK      0x00000100
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_VBI_0_1_INTR_SHIFT     8

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: VBI_0_0_INTR [07:07] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_VBI_0_0_INTR_MASK      0x00000080
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_VBI_0_0_INTR_SHIFT     7

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: BVB_RCVR_DVI_INTR [06:06] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_DVI_INTR_MASK 0x00000040
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_DVI_INTR_SHIFT 6

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: FIELD_SYNC_DVI_INTR [05:05] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_DVI_INTR_MASK 0x00000020
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_DVI_INTR_SHIFT 5

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: BVB_RCVR_IT_1_INTR [04:04] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_IT_1_INTR_MASK 0x00000010
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_IT_1_INTR_SHIFT 4

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: BVB_RCVR_IT_0_INTR [03:03] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_IT_0_INTR_MASK 0x00000008
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_BVB_RCVR_IT_0_INTR_SHIFT 3

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: FIELD_SYNC_VF_2_INTR [02:02] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_VF_2_INTR_MASK 0x00000004
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_VF_2_INTR_SHIFT 2

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: FIELD_SYNC_VF_1_INTR [01:01] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_VF_1_INTR_MASK 0x00000002
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_VF_1_INTR_SHIFT 1

/* VIDEO_ENC_INTR2 :: PCI_MASK_CLEAR :: FIELD_SYNC_VF_0_INTR [00:00] */
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_VF_0_INTR_MASK 0x00000001
#define BCHP_VIDEO_ENC_INTR2_PCI_MASK_CLEAR_FIELD_SYNC_VF_0_INTR_SHIFT 0

#endif /* #ifndef BCHP_VIDEO_ENC_INTR2_H__ */

/* End of File */
