<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="/home/fabricio/Documents/PUCRS/Arquitetura_De_ComputadoresII/T3/Memory_Hierarchy/main/CPU_tb_isim_beh.wdb" id="1" type="auto">
         <top_modules>
            <top_module name="aux_functions" />
            <top_module name="cpu_tb" />
            <top_module name="p_mrstd" />
            <top_module name="std_logic_1164" />
            <top_module name="std_logic_arith" />
            <top_module name="std_logic_signed" />
            <top_module name="std_logic_unsigned" />
            <top_module name="textio" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="20" />
   <wvobject fp_name="/cpu_tb/iadress" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">iadress[31:0]</obj_property>
      <obj_property name="ObjectShortName">iadress[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/idata" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">idata[31:0]</obj_property>
      <obj_property name="ObjectShortName">idata[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/i_cpu_address" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">i_cpu_address[31:0]</obj_property>
      <obj_property name="ObjectShortName">i_cpu_address[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/tb_add" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">tb_add[31:0]</obj_property>
      <obj_property name="ObjectShortName">tb_add[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/addresstest" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">addresstest[31:0]</obj_property>
      <obj_property name="ObjectShortName">addresstest[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/ice_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ice_n</obj_property>
      <obj_property name="ObjectShortName">ice_n</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/iwe_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">iwe_n</obj_property>
      <obj_property name="ObjectShortName">iwe_n</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/ioe_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ioe_n</obj_property>
      <obj_property name="ObjectShortName">ioe_n</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/ck" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ck</obj_property>
      <obj_property name="ObjectShortName">ck</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/ck_l2" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ck_l2</obj_property>
      <obj_property name="ObjectShortName">ck_l2</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/ck_mp" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ck_mp</obj_property>
      <obj_property name="ObjectShortName">ck_mp</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/Instr_mem/ce_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ce_n</obj_property>
      <obj_property name="ObjectShortName">ce_n</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/Instr_mem/we_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">we_n</obj_property>
      <obj_property name="ObjectShortName">we_n</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/Instr_mem/oe_n" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">oe_n</obj_property>
      <obj_property name="ObjectShortName">oe_n</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/Instr_mem/bw" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">bw</obj_property>
      <obj_property name="ObjectShortName">bw</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/hold" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">hold</obj_property>
      <obj_property name="ObjectShortName">hold</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/Instr_mem/ready" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">ready</obj_property>
      <obj_property name="ObjectShortName">ready</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/uins.cy1" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">.cy1</obj_property>
      <obj_property name="ObjectShortName">uins.cy1</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/Instr_mem/mem_access" type="logic" db_ref_id="1">
      <obj_property name="ElementShortName">mem_access</obj_property>
      <obj_property name="ObjectShortName">mem_access</obj_property>
   </wvobject>
   <wvobject fp_name="/cpu_tb/cpu/uins" type="array" db_ref_id="1">
      <obj_property name="ElementShortName">uins</obj_property>
      <obj_property name="ObjectShortName">uins</obj_property>
   </wvobject>
</wave_config>
