{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1514909688396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition " "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1514909688398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan  2 17:14:48 2018 " "Processing started: Tue Jan  2 17:14:48 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1514909688398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909688398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV-1 -c RISCV-1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV-1 -c RISCV-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909688398 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1514909688786 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1514909688787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-SYN " "Found design unit 1: imem-SYN" {  } { { "test01.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/test01.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696283 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "test01.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/test01.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909696283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inc3Bit-Behavioral " "Found design unit 1: Inc3Bit-Behavioral" {  } { { "../ALUTest/Inc3Bit.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696289 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inc3Bit " "Found entity 1: Inc3Bit" {  } { { "../ALUTest/Inc3Bit.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909696289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RISCV-1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RISCV-1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV-1 " "Found entity 1: RISCV-1" {  } { { "RISCV-1.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/RISCV-1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909696293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-Behavioral " "Found design unit 1: decode-Behavioral" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696298 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909696298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants " "Found design unit 1: constants" {  } { { "constants.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/constants.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909696303 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1514909696309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Behavioral " "Found design unit 1: mux-Behavioral" {  } { { "mux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696309 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909696309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecodeStage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecodeStage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodeStage-Behavioral " "Found design unit 1: DecodeStage-Behavioral" {  } { { "DecodeStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/DecodeStage.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696314 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodeStage " "Found entity 1: DecodeStage" {  } { { "DecodeStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/DecodeStage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909696314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ExecuteStage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ExecuteStage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExecuteStage-Behavioral " "Found design unit 1: ExecuteStage-Behavioral" {  } { { "ExecuteStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ExecuteStage.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696319 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExecuteStage " "Found entity 1: ExecuteStage" {  } { { "ExecuteStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ExecuteStage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909696319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemStage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MemStage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemStage-Behavioral " "Found design unit 1: MemStage-Behavioral" {  } { { "MemStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemStage.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696325 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemStage " "Found entity 1: MemStage" {  } { { "MemStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemStage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909696325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Forward.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Forward.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Forward-Behavioral " "Found design unit 1: Forward-Behavioral" {  } { { "Forward.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Forward.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696330 ""} { "Info" "ISGN_ENTITY_NAME" "1 Forward " "Found entity 1: Forward" {  } { { "Forward.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Forward.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909696330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FetchStage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FetchStage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FetchStage-Behavioral " "Found design unit 1: FetchStage-Behavioral" {  } { { "FetchStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/FetchStage.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696335 ""} { "Info" "ISGN_ENTITY_NAME" "1 FetchStage " "Found entity 1: FetchStage" {  } { { "FetchStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/FetchStage.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909696335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fetch-Behavioral " "Found design unit 1: Fetch-Behavioral" {  } { { "Fetch.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Fetch.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696340 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Fetch.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Fetch.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909696340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-SYN " "Found design unit 1: memory-SYN" {  } { { "Memory.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Memory.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696346 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Memory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909696346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemMux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MemMux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemMux-Behavioral " "Found design unit 1: MemMux-Behavioral" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696351 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemMux " "Found entity 1: MemMux" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909696351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRAMController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SRAMController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMController-Behavioral " "Found design unit 1: SRAMController-Behavioral" {  } { { "SRAMController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696356 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "SRAMController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909696356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InstructionMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionmemory-SYN " "Found design unit 1: instructionmemory-SYN" {  } { { "InstructionMemory.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/InstructionMemory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696361 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/InstructionMemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909696361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenSeg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SevenSeg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSeg-Behavioral " "Found design unit 1: SevenSeg-Behavioral" {  } { { "SevenSeg.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SevenSeg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696367 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SevenSeg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909696367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.bdf 1 1 " "Found 1 design units, including 1 entities, in source file core.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909696370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multicore.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multicore " "Found entity 1: multicore" {  } { { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909696374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BusController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BusController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BusController-Behavioral " "Found design unit 1: BusController-Behavioral" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696380 ""} { "Info" "ISGN_ENTITY_NAME" "1 BusController " "Found entity 1: BusController" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909696380 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "node.bdf " "Can't analyze file -- file node.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1514909696380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "node.vhd 2 1 " "Found 2 design units, including 1 entities, in source file node.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 node-Behavioral " "Found design unit 1: node-Behavioral" {  } { { "node.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696386 ""} { "Info" "ISGN_ENTITY_NAME" "1 node " "Found entity 1: node" {  } { { "node.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909696386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cluster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cluster-Behavioral " "Found design unit 1: cluster-Behavioral" {  } { { "cluster.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/cluster.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696391 ""} { "Info" "ISGN_ENTITY_NAME" "1 cluster " "Found entity 1: cluster" {  } { { "cluster.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/cluster.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909696391 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multicore " "Elaborating entity \"multicore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1514909696450 ""}
{ "Warning" "WSGN_SEARCH_FILE" "SRAMControllerOnBus.vhd 2 1 " "Using design file SRAMControllerOnBus.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMControllerOnBus-Behavioral " "Found design unit 1: SRAMControllerOnBus-Behavioral" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696466 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMControllerOnBus " "Found entity 1: SRAMControllerOnBus" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696466 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1514909696466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAMControllerOnBus SRAMControllerOnBus:SRAMCOntrollerInsance " "Elaborating entity \"SRAMControllerOnBus\" for hierarchy \"SRAMControllerOnBus:SRAMCOntrollerInsance\"" {  } { { "multicore.bdf" "SRAMCOntrollerInsance" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 584 656 880 792 "SRAMCOntrollerInsance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909696467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster cluster:clusterInstance " "Elaborating entity \"cluster\" for hierarchy \"cluster:clusterInstance\"" {  } { { "multicore.bdf" "clusterInstance" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 440 656 840 552 "clusterInstance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909696498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0 " "Elaborating entity \"node\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\"" {  } { { "cluster.vhd" "\\nodeCluster:0:firstNode:n0" { Text "/student/home/walterdo/hardware_entwurf/riskv/cluster.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909696509 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "signal_data_out node.vhd(32) " "VHDL Signal Declaration warning at node.vhd(32): used implicit default value for signal \"signal_data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "node.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1514909696510 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance " "Elaborating entity \"InstructionMemory\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\"" {  } { { "node.vhd" "memInstance" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909696527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.vhd" "altsyncram_component" { Text "/student/home/walterdo/hardware_entwurf/riskv/InstructionMemory.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909696568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/InstructionMemory.vhd" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909696578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test12dec.hex " "Parameter \"init_file\" = \"test12dec.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909696579 ""}  } { { "InstructionMemory.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/InstructionMemory.vhd" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514909696579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u0s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u0s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u0s3 " "Found entity 1: altsyncram_u0s3" {  } { { "db/altsyncram_u0s3.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/altsyncram_u0s3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909696619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u0s3 cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component\|altsyncram_u0s3:auto_generated " "Elaborating entity \"altsyncram_u0s3\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component\|altsyncram_u0s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/16.0.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909696619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance " "Elaborating entity \"core\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\"" {  } { { "node.vhd" "coreInstance" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909696672 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "MemStage inst4 " "Block or symbol \"MemStage\" of instance \"inst4\" overlaps another block or symbol" {  } { { "core.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 664 4512 4760 840 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1514909696678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExecuteStage cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|ExecuteStage:inst3 " "Elaborating entity \"ExecuteStage\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|ExecuteStage:inst3\"" {  } { { "core.bdf" "inst3" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 632 3208 3464 968 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909696687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|decode:dec " "Elaborating entity \"decode\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|decode:dec\"" {  } { { "core.bdf" "dec" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 632 2208 2440 936 "dec" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909696704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeStage cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|DecodeStage:inst2 " "Elaborating entity \"DecodeStage\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|DecodeStage:inst2\"" {  } { { "core.bdf" "inst2" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 632 1968 2192 808 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909696732 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALUTest.vhd 2 1 " "Using design file ALUTest.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUTest-Behavioral " "Found design unit 1: ALUTest-Behavioral" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696748 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUTest " "Found entity 1: ALUTest" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696748 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1514909696748 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "SHIFT_LEFT 1 UNSIGNED SIGNED UNSIGNED ALUTest.vhd(71) " "VHDL type inferencing warning at ALUTest.vhd(71): two visible identifiers match \"SHIFT_LEFT\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 71 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909696749 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "SHIFT_LEFT 1 UNSIGNED SIGNED UNSIGNED ALUTest.vhd(74) " "VHDL type inferencing warning at ALUTest.vhd(74): two visible identifiers match \"SHIFT_LEFT\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 74 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909696749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUTest cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|ALUTest:alu " "Elaborating entity \"ALUTest\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|ALUTest:alu\"" {  } { { "core.bdf" "alu" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 664 3800 4056 936 "alu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909696749 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpRel ALUTest.vhd(53) " "VHDL Process Statement warning at ALUTest.vhd(53): signal \"JumpRel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696751 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MemAccessI ALUTest.vhd(67) " "VHDL Process Statement warning at ALUTest.vhd(67): signal \"MemAccessI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696751 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aux ALUTest.vhd(87) " "VHDL Process Statement warning at ALUTest.vhd(87): signal \"Aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696752 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aux ALUTest.vhd(107) " "VHDL Process Statement warning at ALUTest.vhd(107): signal \"Aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696752 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpRel ALUTest.vhd(124) " "VHDL Process Statement warning at ALUTest.vhd(124): signal \"JumpRel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696753 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpTargetI ALUTest.vhd(126) " "VHDL Process Statement warning at ALUTest.vhd(126): signal \"JumpTargetI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696753 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpTargetI ALUTest.vhd(134) " "VHDL Process Statement warning at ALUTest.vhd(134): signal \"JumpTargetI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696753 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpRel ALUTest.vhd(138) " "VHDL Process Statement warning at ALUTest.vhd(138): signal \"JumpRel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696753 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCNext ALUTest.vhd(139) " "VHDL Process Statement warning at ALUTest.vhd(139): signal \"PCNext\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696753 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCNext ALUTest.vhd(143) " "VHDL Process Statement warning at ALUTest.vhd(143): signal \"PCNext\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696753 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpTargetI ALUTest.vhd(144) " "VHDL Process Statement warning at ALUTest.vhd(144): signal \"JumpTargetI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696754 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|mux:inst " "Elaborating entity \"mux\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|mux:inst\"" {  } { { "core.bdf" "inst" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 592 3560 3752 704 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909696771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|Fetch:inst7 " "Elaborating entity \"Fetch\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|Fetch:inst7\"" {  } { { "core.bdf" "inst7" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 680 1296 1536 824 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909696777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchStage cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|FetchStage:inst6 " "Elaborating entity \"FetchStage\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|FetchStage:inst6\"" {  } { { "core.bdf" "inst6" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 696 1048 1232 808 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909696785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forward cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|Forward:inst5 " "Elaborating entity \"Forward\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|Forward:inst5\"" {  } { { "core.bdf" "inst5" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 448 2896 3160 656 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909696791 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DestWrEn_MEM Forward.vhd(38) " "VHDL Process Statement warning at Forward.vhd(38): signal \"DestWrEn_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Forward.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696792 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|Forward:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DestData_MEM Forward.vhd(39) " "VHDL Process Statement warning at Forward.vhd(39): signal \"DestData_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Forward.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696792 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|Forward:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DestWrEn_MEM Forward.vhd(46) " "VHDL Process Statement warning at Forward.vhd(46): signal \"DestWrEn_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Forward.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696792 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|Forward:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DestData_MEM Forward.vhd(47) " "VHDL Process Statement warning at Forward.vhd(47): signal \"DestData_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Forward.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696792 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|Forward:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemStage cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|MemStage:inst4 " "Elaborating entity \"MemStage\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|MemStage:inst4\"" {  } { { "core.bdf" "inst4" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 664 4512 4760 840 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909696802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemMux cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|MemMux:inst9 " "Elaborating entity \"MemMux\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|MemMux:inst9\"" {  } { { "core.bdf" "inst9" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 680 4824 5064 824 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909696811 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FunctI MemMux.vhd(23) " "VHDL Process Statement warning at MemMux.vhd(23): signal \"FunctI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696811 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FunctI MemMux.vhd(42) " "VHDL Process Statement warning at MemMux.vhd(42): signal \"FunctI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696813 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(44) " "VHDL Process Statement warning at MemMux.vhd(44): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696813 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(45) " "VHDL Process Statement warning at MemMux.vhd(45): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696813 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(47) " "VHDL Process Statement warning at MemMux.vhd(47): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696813 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(50) " "VHDL Process Statement warning at MemMux.vhd(50): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696813 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(51) " "VHDL Process Statement warning at MemMux.vhd(51): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696813 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(53) " "VHDL Process Statement warning at MemMux.vhd(53): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696813 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(55) " "VHDL Process Statement warning at MemMux.vhd(55): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696814 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(56) " "VHDL Process Statement warning at MemMux.vhd(56): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696814 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(57) " "VHDL Process Statement warning at MemMux.vhd(57): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696814 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(58) " "VHDL Process Statement warning at MemMux.vhd(58): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696814 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WSGN_SEARCH_FILE" "RegSet.vhd 2 1 " "Using design file RegSet.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegSet-Behavioral " "Found design unit 1: RegSet-Behavioral" {  } { { "RegSet.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696838 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegSet " "Found entity 1: RegSet" {  } { { "RegSet.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909696838 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1514909696838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegSet cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|RegSet:registers " "Elaborating entity \"RegSet\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|RegSet:registers\"" {  } { { "core.bdf" "registers" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 448 2520 2752 624 "registers" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909696839 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers RegSet.vhd(51) " "VHDL Process Statement warning at RegSet.vhd(51): signal \"Registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegSet.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696848 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|RegSet:registers"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Registers RegSet.vhd(52) " "VHDL Process Statement warning at RegSet.vhd(52): signal \"Registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegSet.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696848 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|RegSet:registers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusController cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance " "Elaborating entity \"BusController\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\"" {  } { { "node.vhd" "busControllerInstance" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909696919 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aktuellerZustand BusController.vhd(99) " "VHDL Process Statement warning at BusController.vhd(99): signal \"aktuellerZustand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696922 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|BusController:busControllerInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node cluster:clusterInstance\|node:\\nodeCluster:1:lastNode:n2 " "Elaborating entity \"node\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:1:lastNode:n2\"" {  } { { "cluster.vhd" "\\nodeCluster:1:lastNode:n2" { Text "/student/home/walterdo/hardware_entwurf/riskv/cluster.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909696942 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "signal_data_out node.vhd(32) " "VHDL Signal Declaration warning at node.vhd(32): used implicit default value for signal \"signal_data_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "node.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1514909696943 "|multicore|cluster:clusterInstance|node:\nodeCluster:1:lastNode:n2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusController cluster:clusterInstance\|node:\\nodeCluster:1:lastNode:n2\|BusController:busControllerInstance " "Elaborating entity \"BusController\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:1:lastNode:n2\|BusController:busControllerInstance\"" {  } { { "node.vhd" "busControllerInstance" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909696981 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aktuellerZustand BusController.vhd(99) " "VHDL Process Statement warning at BusController.vhd(99): signal \"aktuellerZustand\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1514909696983 "|multicore|cluster:clusterInstance|node:\nodeCluster:1:lastNode:n2|BusController:busControllerInstance"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v124 " "Found entity 1: altsyncram_v124" {  } { { "db/altsyncram_v124.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/altsyncram_v124.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909698938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909698938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909699192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909699192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909699242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909699242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jii " "Found entity 1: cntr_jii" {  } { { "db/cntr_jii.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cntr_jii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909699321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909699321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cmpr_vgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909699360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909699360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909699411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909699411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909699489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909699489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909699527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909699527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909699577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909699577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909699614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909699614 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909700232 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1514909700369 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.01.02.17:15:03 Progress: Loading sld8ecfd4c3/alt_sld_fab_wrapper_hw.tcl " "2018.01.02.17:15:03 Progress: Loading sld8ecfd4c3/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909703697 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909705285 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909705421 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909705996 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909706081 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909706165 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909706260 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909706263 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909706265 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1514909706915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ecfd4c3/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8ecfd4c3/alt_sld_fab.v" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909707095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909707095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909707160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909707160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909707164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909707164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909707218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909707218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909707287 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909707287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909707287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/ip/sld8ecfd4c3/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514909707342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909707342 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[0\]~0 " "Converted tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[0\]~0\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1514909708674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[1\]~1 " "Converted tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[1\]~1\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1514909708674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[2\]~2 " "Converted tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[2\]~2\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1514909708674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[3\]~3 " "Converted tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[3\]~3\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1514909708674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[4\]~4 " "Converted tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[4\]~4\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1514909708674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[5\]~5 " "Converted tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[5\]~5\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1514909708674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[6\]~6 " "Converted tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[6\]~6\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1514909708674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[7\]~7 " "Converted tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[7\]~7\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1514909708674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[8\]~8 " "Converted tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[8\]~8\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1514909708674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[9\]~9 " "Converted tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[9\]~9\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1514909708674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[10\]~10 " "Converted tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[10\]~10\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1514909708674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[11\]~11 " "Converted tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[11\]~11\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1514909708674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[12\]~12 " "Converted tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[12\]~12\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1514909708674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[13\]~13 " "Converted tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[13\]~13\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1514909708674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[14\]~14 " "Converted tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[14\]~14\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1514909708674 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[15\]~15 " "Converted tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data_store\[15\]~15\" feeding internal logic into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1514909708674 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1514909708674 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[19\] SRAMControllerOnBus:SRAMCOntrollerInsance\|process_0 " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[19\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|process_0\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[31\] SRAMControllerOnBus:SRAMCOntrollerInsance\|process_0 " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[31\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|process_0\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[18\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[19\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[18\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[19\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[17\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[18\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[17\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[18\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[16\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[17\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[16\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[17\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[15\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[16\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[15\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[16\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[14\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[15\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[14\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[15\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[13\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[14\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[13\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[14\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[12\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[13\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[12\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[13\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[11\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[12\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[11\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[12\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[10\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[11\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[10\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[11\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[9\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[10\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[9\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[10\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[8\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[9\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[8\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[9\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[7\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[8\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[7\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[8\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[6\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[7\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[6\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[7\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[5\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[6\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[5\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[6\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[4\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[5\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[4\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[5\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[3\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[4\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[3\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[4\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[2\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[3\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[2\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[3\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[1\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[2\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[1\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[2\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[0\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[1\] " "Removed fan-out from the always-disabled I/O buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|address\[0\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[1\]\"" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1514909712425 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1514909712425 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[15\] SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[31\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[15\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[31\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[14\] SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[30\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[14\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[30\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[13\] SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[29\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[13\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[29\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[12\] SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[28\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[12\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[28\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[11\] SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[27\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[11\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[27\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[10\] SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[26\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[10\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[26\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[9\] SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[25\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[9\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[25\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[8\] SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[24\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[8\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[24\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[7\] SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[23\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[7\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[23\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[6\] SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[22\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[6\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[22\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[5\] SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[21\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[5\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[21\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[4\] SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[20\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[4\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[20\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[3\] SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[19\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[3\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[19\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[2\] SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[18\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[2\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[18\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[1\] SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[17\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[1\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[17\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712425 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[0\] SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[16\] " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_data\[0\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[16\]\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712425 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1514909712425 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[5\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[5\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[6\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[6\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[7\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[7\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[8\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[8\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[9\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[9\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[10\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[10\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[11\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[11\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[12\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[12\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[13\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[13\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[14\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[14\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[15\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[15\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[16\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[16\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[17\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[17\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[18\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[18\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[19\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[19\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[20\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[20\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[21\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[21\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[22\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[22\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[23\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[23\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[24\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[24\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[25\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[25\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[26\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[26\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[27\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[27\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[28\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[28\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[29\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[29\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[30\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[30\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[31\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fanout from the open-drain buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[31\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into a wire" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1514909712435 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1514909712435 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[19\] SRAMControllerOnBus:SRAMCOntrollerInsance\|process_0 " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[19\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|process_0\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[1\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[1\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[2\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[2\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[3\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[3\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[4\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[4\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[31\] SRAMControllerOnBus:SRAMCOntrollerInsance\|process_0 " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[31\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|process_0\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[0\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|ctrl\[0\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Equal0\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[18\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[19\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[18\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[19\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[17\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[18\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[17\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[18\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[16\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[17\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[16\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[17\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[15\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[16\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[15\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[16\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[14\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[15\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[14\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[15\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[13\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[14\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[13\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[14\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[12\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[13\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[12\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[13\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[11\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[12\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[11\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[12\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[10\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[11\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[10\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[11\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[9\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[10\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[9\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[10\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[8\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[9\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[8\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[9\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[7\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[8\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[7\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[8\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[6\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[7\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[6\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[7\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[5\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[6\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[5\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[6\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[4\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[5\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[4\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[5\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[3\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[4\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[3\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[4\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[2\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[3\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[2\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[3\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[1\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[2\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[1\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[2\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[0\] SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[1\] " "Converted the fan-out from the tri-state buffer \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|BusController:busControllerInstance\|busAddr\[0\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|SRAM_address_store\[1\]\" into an OR gate" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 39 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[15\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector41 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[15\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector41\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[14\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector39 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[14\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector39\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[13\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector38 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[13\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector38\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[12\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector37 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[12\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector37\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[11\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector36 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[11\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector36\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[10\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector35 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[10\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector35\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[9\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector34 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[9\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector34\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[8\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector32 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[8\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector32\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[7\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector31 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[7\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector31\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[6\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector30 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[6\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector30\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[5\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector29 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[5\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector29\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[4\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector28 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[4\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector28\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[3\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector27 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[3\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector27\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[2\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector26 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[2\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector26\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[1\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector25 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[1\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector25\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[0\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector23 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[0\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector23\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[31\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector22 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[31\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector22\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[30\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector20 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[30\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector20\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[29\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector19 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[29\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector19\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[28\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector18 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[28\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector18\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[27\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector17 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[27\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector17\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[26\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector16 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[26\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector16\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[25\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector15 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[25\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector15\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[24\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector13 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[24\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector13\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[23\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector12 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[23\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector12\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[22\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector11 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[22\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector11\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[21\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector10 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[21\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector10\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[20\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector9 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[20\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector9\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[19\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector8 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[19\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector8\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[18\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector7 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[18\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector7\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[17\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector6 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[17\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector6\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[16\] SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector4 " "Converted the fan-out from the tri-state buffer \"SRAMControllerOnBus:SRAMCOntrollerInsance\|data\[16\]\" to the node \"SRAMControllerOnBus:SRAMCOntrollerInsance\|Selector4\" into an OR gate" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 37 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1514909712436 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1514909712436 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 13 -1 0 } } { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 14 -1 0 } } { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 31 -1 0 } } { "RegSet.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd" 30 -1 0 } } { "FetchStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/FetchStage.vhd" 23 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1514909712475 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1514909712476 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 720 1000 1265 736 "SRAM_CE_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514909715214 "|multicore|SRAM_CE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1514909715214 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909715456 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1514909723396 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 35 799 0 0 764 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 35 of its 799 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 764 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1514909725062 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1514909725326 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514909725326 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14390 " "Implemented 14390 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1514909726326 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1514909726326 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13895 " "Implemented 13895 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1514909726326 ""} { "Info" "ICUT_CUT_TM_RAMS" "447 " "Implemented 447 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1514909726326 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1514909726326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 188 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 188 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1459 " "Peak virtual memory: 1459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1514909726374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan  2 17:15:26 2018 " "Processing ended: Tue Jan  2 17:15:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1514909726374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1514909726374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1514909726374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1514909726374 ""}
