#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Sep  4 19:25:35 2022
# Process ID: 309944
# Current directory: C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj/profiling_proj.runs/design_1_profiler_0_0_synth_1
# Command line: vivado.exe -log design_1_profiler_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_profiler_0_0.tcl
# Log file: C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj/profiling_proj.runs/design_1_profiler_0_0_synth_1/design_1_profiler_0_0.vds
# Journal file: C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj/profiling_proj.runs/design_1_profiler_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_profiler_0_0.tcl -notrace
Command: synth_design -top design_1_profiler_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 311404 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 356.914 ; gain = 100.383
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_profiler_0_0' [c:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj/profiling_proj.srcs/sources_1/bd/design_1/ip/design_1_profiler_0_0/synth/design_1_profiler_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'profiler_v1_0' [c:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj/profiling_proj.srcs/sources_1/bd/design_1/ipshared/7d9c/hdl/profiler_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S01_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S01_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'profiler_v1_0_S00_AXI' [c:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj/profiling_proj.srcs/sources_1/bd/design_1/ipshared/7d9c/hdl/profiler_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj/profiling_proj.srcs/sources_1/bd/design_1/ipshared/7d9c/hdl/profiler_v1_0_S00_AXI.v:253]
INFO: [Synth 8-226] default block is never used [c:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj/profiling_proj.srcs/sources_1/bd/design_1/ipshared/7d9c/hdl/profiler_v1_0_S00_AXI.v:429]
INFO: [Synth 8-256] done synthesizing module 'profiler_v1_0_S00_AXI' (1#1) [c:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj/profiling_proj.srcs/sources_1/bd/design_1/ipshared/7d9c/hdl/profiler_v1_0_S00_AXI.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj/profiling_proj.srcs/sources_1/bd/design_1/ipshared/7d9c/hdl/profiler_v1_0.v:125]
INFO: [Synth 8-256] done synthesizing module 'profiler_v1_0' (2#1) [c:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj/profiling_proj.srcs/sources_1/bd/design_1/ipshared/7d9c/hdl/profiler_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'design_1_profiler_0_0' (3#1) [c:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj/profiling_proj.srcs/sources_1/bd/design_1/ip/design_1_profiler_0_0/synth/design_1_profiler_0_0.v:56]
WARNING: [Synth 8-3331] design profiler_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design profiler_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design profiler_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design profiler_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design profiler_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design profiler_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_aclk
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_aresetn
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_awprot[2]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_awprot[1]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_awprot[0]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[31]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[30]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[29]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[28]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[27]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[26]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[25]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[24]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[23]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[22]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[21]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[20]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[19]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[18]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[17]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[16]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[15]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[14]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[13]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[12]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[11]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[10]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[9]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[8]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[7]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[6]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[5]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[4]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[3]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[2]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[1]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wdata[0]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wstrb[3]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wstrb[2]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wstrb[1]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wstrb[0]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wvalid
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_wready
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_bresp[1]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_bresp[0]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_bvalid
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_bready
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_arprot[2]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_arprot[1]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_arprot[0]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[31]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[30]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[29]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[28]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[27]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[26]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[25]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[24]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[23]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[22]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[21]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[20]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[19]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[18]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[17]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[16]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[15]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[14]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[13]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[12]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[11]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[10]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[9]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[8]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[7]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[6]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[5]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[4]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[3]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[2]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[1]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rdata[0]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rresp[1]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rresp[0]
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rvalid
WARNING: [Synth 8-3331] design profiler_v1_0 has unconnected port s01_axi_rready
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 408.844 ; gain = 152.312
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 408.844 ; gain = 152.312
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 757.551 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 757.551 ; gain = 501.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 757.551 ; gain = 501.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 757.551 ; gain = 501.020
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 757.551 ; gain = 501.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 10    
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module profiler_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   8 Input     32 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 5     
Module profiler_v1_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_profiler_0_0 has unconnected port s01_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_profiler_0_0 has unconnected port s01_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_profiler_0_0 has unconnected port s01_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_profiler_0_0 has unconnected port s01_axi_wdata[31]
WARNING: [Synth 8-3331] design design_1_profiler_0_0 has unconnected port s01_axi_wdata[30]
WARNING: [Synth 8-3331] design design_1_profiler_0_0 has unconnected port s01_axi_wdata[29]
WARNING: [Synth 8-3331] design design_1_profiler_0_0 has unconnected port s01_axi_wdata[28]
WARNING: [Synth 8-3331] design design_1_profiler_0_0 has unconnected port s01_axi_wdata[27]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/profiler_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/profiler_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/profiler_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/profiler_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/profiler_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/profiler_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/profiler_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module design_1_profiler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/profiler_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module design_1_profiler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/profiler_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module design_1_profiler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/profiler_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module design_1_profiler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/profiler_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module design_1_profiler_0_0.
INFO: [Synth 8-3332] Sequential element (inst/profiler_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module design_1_profiler_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 757.551 ; gain = 501.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 758.840 ; gain = 502.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 759.211 ; gain = 502.680
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 780.246 ; gain = 523.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 780.246 ; gain = 523.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 780.246 ; gain = 523.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 780.246 ; gain = 523.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 780.246 ; gain = 523.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 780.246 ; gain = 523.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 780.246 ; gain = 523.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    14|
|2     |LUT1   |     1|
|3     |LUT2   |    33|
|4     |LUT3   |     1|
|5     |LUT4   |    18|
|6     |LUT5   |    34|
|7     |LUT6   |    94|
|8     |MUXF7  |    32|
|9     |FDRE   |   333|
|10    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------+----------------------+------+
|      |Instance                       |Module                |Cells |
+------+-------------------------------+----------------------+------+
|1     |top                            |                      |   561|
|2     |  inst                         |profiler_v1_0         |   561|
|3     |    profiler_v1_0_S00_AXI_inst |profiler_v1_0_S00_AXI |   469|
+------+-------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 780.246 ; gain = 523.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 92 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 780.246 ; gain = 175.008
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 780.246 ; gain = 523.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 780.246 ; gain = 535.211
INFO: [Common 17-1381] The checkpoint 'C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj/profiling_proj.runs/design_1_profiler_0_0_synth_1/design_1_profiler_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj/profiling_proj.srcs/sources_1/bd/design_1/ip/design_1_profiler_0_0/design_1_profiler_0_0.xci
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ekarabu/Desktop/Aydin_amro/github_files/Scheduling-PR/profiling_proj/profiling_proj.runs/design_1_profiler_0_0_synth_1/design_1_profiler_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_profiler_0_0_utilization_synth.rpt -pb design_1_profiler_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 780.246 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Sep  4 19:26:07 2022...
