
SD_LCD_Buttons_testing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f528  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002c18  0800f6c8  0800f6c8  0001f6c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080122e0  080122e0  00030194  2**0
                  CONTENTS
  4 .ARM          00000008  080122e0  080122e0  000222e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080122e8  080122e8  00030194  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080122e8  080122e8  000222e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080122ec  080122ec  000222ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000194  20000000  080122f0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000110c  20000194  08012484  00030194  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200012a0  08012484  000312a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030194  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021125  00000000  00000000  000301c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000475b  00000000  00000000  000512e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c90  00000000  00000000  00055a48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0001d0fb  00000000  00000000  000576d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00024ae2  00000000  00000000  000747d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0009abfb  00000000  00000000  000992b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000050  00000000  00000000  00133eb0  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00001ab8  00000000  00000000  00133f00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00008268  00000000  00000000  001359b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000194 	.word	0x20000194
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800f6b0 	.word	0x0800f6b0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000198 	.word	0x20000198
 80001dc:	0800f6b0 	.word	0x0800f6b0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <ILI9341_Select>:
/* vim: set ai et ts=4 sw=4: */
#include "stm32f4xx_hal.h"
#include "ili9341.h"

static void ILI9341_Select() {
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_RESET);
 8000588:	2200      	movs	r2, #0
 800058a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800058e:	4802      	ldr	r0, [pc, #8]	; (8000598 <ILI9341_Select+0x14>)
 8000590:	f002 f9c4 	bl	800291c <HAL_GPIO_WritePin>
}
 8000594:	bf00      	nop
 8000596:	bd80      	pop	{r7, pc}
 8000598:	40020000 	.word	0x40020000

0800059c <ILI9341_Unselect>:

void ILI9341_Unselect() {
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_CS_GPIO_Port, ILI9341_CS_Pin, GPIO_PIN_SET);
 80005a0:	2201      	movs	r2, #1
 80005a2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005a6:	4802      	ldr	r0, [pc, #8]	; (80005b0 <ILI9341_Unselect+0x14>)
 80005a8:	f002 f9b8 	bl	800291c <HAL_GPIO_WritePin>
}
 80005ac:	bf00      	nop
 80005ae:	bd80      	pop	{r7, pc}
 80005b0:	40020000 	.word	0x40020000

080005b4 <ILI9341_Reset>:

static void ILI9341_Reset() {
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9341_RES_GPIO_Port, ILI9341_RES_Pin, GPIO_PIN_RESET);
 80005b8:	2200      	movs	r2, #0
 80005ba:	2104      	movs	r1, #4
 80005bc:	4806      	ldr	r0, [pc, #24]	; (80005d8 <ILI9341_Reset+0x24>)
 80005be:	f002 f9ad 	bl	800291c <HAL_GPIO_WritePin>
    HAL_Delay(5);
 80005c2:	2005      	movs	r0, #5
 80005c4:	f001 fed8 	bl	8002378 <HAL_Delay>
    HAL_GPIO_WritePin(ILI9341_RES_GPIO_Port, ILI9341_RES_Pin, GPIO_PIN_SET);
 80005c8:	2201      	movs	r2, #1
 80005ca:	2104      	movs	r1, #4
 80005cc:	4802      	ldr	r0, [pc, #8]	; (80005d8 <ILI9341_Reset+0x24>)
 80005ce:	f002 f9a5 	bl	800291c <HAL_GPIO_WritePin>
}
 80005d2:	bf00      	nop
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	40020c00 	.word	0x40020c00

080005dc <ILI9341_WriteCommand>:

static void ILI9341_WriteCommand(uint8_t cmd) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	4603      	mov	r3, r0
 80005e4:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_RESET);
 80005e6:	2200      	movs	r2, #0
 80005e8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005ec:	4806      	ldr	r0, [pc, #24]	; (8000608 <ILI9341_WriteCommand+0x2c>)
 80005ee:	f002 f995 	bl	800291c <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9341_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80005f2:	1df9      	adds	r1, r7, #7
 80005f4:	f04f 33ff 	mov.w	r3, #4294967295
 80005f8:	2201      	movs	r2, #1
 80005fa:	4804      	ldr	r0, [pc, #16]	; (800060c <ILI9341_WriteCommand+0x30>)
 80005fc:	f005 fbf9 	bl	8005df2 <HAL_SPI_Transmit>
}
 8000600:	bf00      	nop
 8000602:	3708      	adds	r7, #8
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	40020800 	.word	0x40020800
 800060c:	2000025c 	.word	0x2000025c

08000610 <ILI9341_WriteData>:

static void ILI9341_WriteData(uint8_t* buff, size_t buff_size) {
 8000610:	b580      	push	{r7, lr}
 8000612:	b084      	sub	sp, #16
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
 8000618:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 800061a:	2201      	movs	r2, #1
 800061c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000620:	4810      	ldr	r0, [pc, #64]	; (8000664 <ILI9341_WriteData+0x54>)
 8000622:	f002 f97b 	bl	800291c <HAL_GPIO_WritePin>

    // split data in small chunks because HAL can't send more then 64K at once
    while(buff_size > 0) {
 8000626:	e015      	b.n	8000654 <ILI9341_WriteData+0x44>
        uint16_t chunk_size = buff_size > 32768 ? 32768 : buff_size;
 8000628:	683b      	ldr	r3, [r7, #0]
 800062a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800062e:	bf28      	it	cs
 8000630:	f44f 4300 	movcs.w	r3, #32768	; 0x8000
 8000634:	81fb      	strh	r3, [r7, #14]
        HAL_SPI_Transmit(&ILI9341_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8000636:	89fa      	ldrh	r2, [r7, #14]
 8000638:	f04f 33ff 	mov.w	r3, #4294967295
 800063c:	6879      	ldr	r1, [r7, #4]
 800063e:	480a      	ldr	r0, [pc, #40]	; (8000668 <ILI9341_WriteData+0x58>)
 8000640:	f005 fbd7 	bl	8005df2 <HAL_SPI_Transmit>
        buff += chunk_size;
 8000644:	89fb      	ldrh	r3, [r7, #14]
 8000646:	687a      	ldr	r2, [r7, #4]
 8000648:	4413      	add	r3, r2
 800064a:	607b      	str	r3, [r7, #4]
        buff_size -= chunk_size;
 800064c:	89fb      	ldrh	r3, [r7, #14]
 800064e:	683a      	ldr	r2, [r7, #0]
 8000650:	1ad3      	subs	r3, r2, r3
 8000652:	603b      	str	r3, [r7, #0]
    while(buff_size > 0) {
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d1e6      	bne.n	8000628 <ILI9341_WriteData+0x18>
    }
}
 800065a:	bf00      	nop
 800065c:	bf00      	nop
 800065e:	3710      	adds	r7, #16
 8000660:	46bd      	mov	sp, r7
 8000662:	bd80      	pop	{r7, pc}
 8000664:	40020800 	.word	0x40020800
 8000668:	2000025c 	.word	0x2000025c

0800066c <ILI9341_SetAddressWindow>:

static void ILI9341_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 800066c:	b590      	push	{r4, r7, lr}
 800066e:	b085      	sub	sp, #20
 8000670:	af00      	add	r7, sp, #0
 8000672:	4604      	mov	r4, r0
 8000674:	4608      	mov	r0, r1
 8000676:	4611      	mov	r1, r2
 8000678:	461a      	mov	r2, r3
 800067a:	4623      	mov	r3, r4
 800067c:	80fb      	strh	r3, [r7, #6]
 800067e:	4603      	mov	r3, r0
 8000680:	80bb      	strh	r3, [r7, #4]
 8000682:	460b      	mov	r3, r1
 8000684:	807b      	strh	r3, [r7, #2]
 8000686:	4613      	mov	r3, r2
 8000688:	803b      	strh	r3, [r7, #0]
    // column address set
    ILI9341_WriteCommand(0x2A); // CASET
 800068a:	202a      	movs	r0, #42	; 0x2a
 800068c:	f7ff ffa6 	bl	80005dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8000690:	88fb      	ldrh	r3, [r7, #6]
 8000692:	0a1b      	lsrs	r3, r3, #8
 8000694:	b29b      	uxth	r3, r3
 8000696:	b2db      	uxtb	r3, r3
 8000698:	733b      	strb	r3, [r7, #12]
 800069a:	88fb      	ldrh	r3, [r7, #6]
 800069c:	b2db      	uxtb	r3, r3
 800069e:	737b      	strb	r3, [r7, #13]
 80006a0:	887b      	ldrh	r3, [r7, #2]
 80006a2:	0a1b      	lsrs	r3, r3, #8
 80006a4:	b29b      	uxth	r3, r3
 80006a6:	b2db      	uxtb	r3, r3
 80006a8:	73bb      	strb	r3, [r7, #14]
 80006aa:	887b      	ldrh	r3, [r7, #2]
 80006ac:	b2db      	uxtb	r3, r3
 80006ae:	73fb      	strb	r3, [r7, #15]
        ILI9341_WriteData(data, sizeof(data));
 80006b0:	f107 030c 	add.w	r3, r7, #12
 80006b4:	2104      	movs	r1, #4
 80006b6:	4618      	mov	r0, r3
 80006b8:	f7ff ffaa 	bl	8000610 <ILI9341_WriteData>
    }

    // row address set
    ILI9341_WriteCommand(0x2B); // RASET
 80006bc:	202b      	movs	r0, #43	; 0x2b
 80006be:	f7ff ff8d 	bl	80005dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 80006c2:	88bb      	ldrh	r3, [r7, #4]
 80006c4:	0a1b      	lsrs	r3, r3, #8
 80006c6:	b29b      	uxth	r3, r3
 80006c8:	b2db      	uxtb	r3, r3
 80006ca:	723b      	strb	r3, [r7, #8]
 80006cc:	88bb      	ldrh	r3, [r7, #4]
 80006ce:	b2db      	uxtb	r3, r3
 80006d0:	727b      	strb	r3, [r7, #9]
 80006d2:	883b      	ldrh	r3, [r7, #0]
 80006d4:	0a1b      	lsrs	r3, r3, #8
 80006d6:	b29b      	uxth	r3, r3
 80006d8:	b2db      	uxtb	r3, r3
 80006da:	72bb      	strb	r3, [r7, #10]
 80006dc:	883b      	ldrh	r3, [r7, #0]
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	72fb      	strb	r3, [r7, #11]
        ILI9341_WriteData(data, sizeof(data));
 80006e2:	f107 0308 	add.w	r3, r7, #8
 80006e6:	2104      	movs	r1, #4
 80006e8:	4618      	mov	r0, r3
 80006ea:	f7ff ff91 	bl	8000610 <ILI9341_WriteData>
    }

    // write to RAM
    ILI9341_WriteCommand(0x2C); // RAMWR
 80006ee:	202c      	movs	r0, #44	; 0x2c
 80006f0:	f7ff ff74 	bl	80005dc <ILI9341_WriteCommand>
}
 80006f4:	bf00      	nop
 80006f6:	3714      	adds	r7, #20
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd90      	pop	{r4, r7, pc}

080006fc <ILI9341_Init>:

void ILI9341_Init() {
 80006fc:	b590      	push	{r4, r7, lr}
 80006fe:	b09b      	sub	sp, #108	; 0x6c
 8000700:	af00      	add	r7, sp, #0
    ILI9341_Select();
 8000702:	f7ff ff3f 	bl	8000584 <ILI9341_Select>
    ILI9341_Reset();
 8000706:	f7ff ff55 	bl	80005b4 <ILI9341_Reset>

    // command list is based on https://github.com/martnak/STM32-ILI9341

    // SOFTWARE RESET
    ILI9341_WriteCommand(0x01);
 800070a:	2001      	movs	r0, #1
 800070c:	f7ff ff66 	bl	80005dc <ILI9341_WriteCommand>
    HAL_Delay(1000);
 8000710:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000714:	f001 fe30 	bl	8002378 <HAL_Delay>

    // POWER CONTROL A
    ILI9341_WriteCommand(0xCB);
 8000718:	20cb      	movs	r0, #203	; 0xcb
 800071a:	f7ff ff5f 	bl	80005dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x39, 0x2C, 0x00, 0x34, 0x02 };
 800071e:	4a87      	ldr	r2, [pc, #540]	; (800093c <ILI9341_Init+0x240>)
 8000720:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000724:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000728:	6018      	str	r0, [r3, #0]
 800072a:	3304      	adds	r3, #4
 800072c:	7019      	strb	r1, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 800072e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000732:	2105      	movs	r1, #5
 8000734:	4618      	mov	r0, r3
 8000736:	f7ff ff6b 	bl	8000610 <ILI9341_WriteData>
    }

    // POWER CONTROL B
    ILI9341_WriteCommand(0xCF);
 800073a:	20cf      	movs	r0, #207	; 0xcf
 800073c:	f7ff ff4e 	bl	80005dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0xC1, 0x30 };
 8000740:	4a7f      	ldr	r2, [pc, #508]	; (8000940 <ILI9341_Init+0x244>)
 8000742:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000746:	6812      	ldr	r2, [r2, #0]
 8000748:	4611      	mov	r1, r2
 800074a:	8019      	strh	r1, [r3, #0]
 800074c:	3302      	adds	r3, #2
 800074e:	0c12      	lsrs	r2, r2, #16
 8000750:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8000752:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000756:	2103      	movs	r1, #3
 8000758:	4618      	mov	r0, r3
 800075a:	f7ff ff59 	bl	8000610 <ILI9341_WriteData>
    }

    // DRIVER TIMING CONTROL A
    ILI9341_WriteCommand(0xE8);
 800075e:	20e8      	movs	r0, #232	; 0xe8
 8000760:	f7ff ff3c 	bl	80005dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x85, 0x00, 0x78 };
 8000764:	4a77      	ldr	r2, [pc, #476]	; (8000944 <ILI9341_Init+0x248>)
 8000766:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800076a:	6812      	ldr	r2, [r2, #0]
 800076c:	4611      	mov	r1, r2
 800076e:	8019      	strh	r1, [r3, #0]
 8000770:	3302      	adds	r3, #2
 8000772:	0c12      	lsrs	r2, r2, #16
 8000774:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8000776:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800077a:	2103      	movs	r1, #3
 800077c:	4618      	mov	r0, r3
 800077e:	f7ff ff47 	bl	8000610 <ILI9341_WriteData>
    }

    // DRIVER TIMING CONTROL B
    ILI9341_WriteCommand(0xEA);
 8000782:	20ea      	movs	r0, #234	; 0xea
 8000784:	f7ff ff2a 	bl	80005dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x00 };
 8000788:	2300      	movs	r3, #0
 800078a:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
        ILI9341_WriteData(data, sizeof(data));
 800078e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000792:	2102      	movs	r1, #2
 8000794:	4618      	mov	r0, r3
 8000796:	f7ff ff3b 	bl	8000610 <ILI9341_WriteData>
    }

    // POWER ON SEQUENCE CONTROL
    ILI9341_WriteCommand(0xED);
 800079a:	20ed      	movs	r0, #237	; 0xed
 800079c:	f7ff ff1e 	bl	80005dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x64, 0x03, 0x12, 0x81 };
 80007a0:	4b69      	ldr	r3, [pc, #420]	; (8000948 <ILI9341_Init+0x24c>)
 80007a2:	653b      	str	r3, [r7, #80]	; 0x50
        ILI9341_WriteData(data, sizeof(data));
 80007a4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80007a8:	2104      	movs	r1, #4
 80007aa:	4618      	mov	r0, r3
 80007ac:	f7ff ff30 	bl	8000610 <ILI9341_WriteData>
    }

    // PUMP RATIO CONTROL
    ILI9341_WriteCommand(0xF7);
 80007b0:	20f7      	movs	r0, #247	; 0xf7
 80007b2:	f7ff ff13 	bl	80005dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x20 };
 80007b6:	2320      	movs	r3, #32
 80007b8:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
        ILI9341_WriteData(data, sizeof(data));
 80007bc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80007c0:	2101      	movs	r1, #1
 80007c2:	4618      	mov	r0, r3
 80007c4:	f7ff ff24 	bl	8000610 <ILI9341_WriteData>
    }

    // POWER CONTROL,VRH[5:0]
    ILI9341_WriteCommand(0xC0);
 80007c8:	20c0      	movs	r0, #192	; 0xc0
 80007ca:	f7ff ff07 	bl	80005dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x23 };
 80007ce:	2323      	movs	r3, #35	; 0x23
 80007d0:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
        ILI9341_WriteData(data, sizeof(data));
 80007d4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80007d8:	2101      	movs	r1, #1
 80007da:	4618      	mov	r0, r3
 80007dc:	f7ff ff18 	bl	8000610 <ILI9341_WriteData>
    }

    // POWER CONTROL,SAP[2:0];BT[3:0]
    ILI9341_WriteCommand(0xC1);
 80007e0:	20c1      	movs	r0, #193	; 0xc1
 80007e2:	f7ff fefb 	bl	80005dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x10 };
 80007e6:	2310      	movs	r3, #16
 80007e8:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
        ILI9341_WriteData(data, sizeof(data));
 80007ec:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80007f0:	2101      	movs	r1, #1
 80007f2:	4618      	mov	r0, r3
 80007f4:	f7ff ff0c 	bl	8000610 <ILI9341_WriteData>
    }

    // VCM CONTROL
    ILI9341_WriteCommand(0xC5);
 80007f8:	20c5      	movs	r0, #197	; 0xc5
 80007fa:	f7ff feef 	bl	80005dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x3E, 0x28 };
 80007fe:	f642 033e 	movw	r3, #10302	; 0x283e
 8000802:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
        ILI9341_WriteData(data, sizeof(data));
 8000806:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800080a:	2102      	movs	r1, #2
 800080c:	4618      	mov	r0, r3
 800080e:	f7ff feff 	bl	8000610 <ILI9341_WriteData>
    }

    // VCM CONTROL 2
    ILI9341_WriteCommand(0xC7);
 8000812:	20c7      	movs	r0, #199	; 0xc7
 8000814:	f7ff fee2 	bl	80005dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x86 };
 8000818:	2386      	movs	r3, #134	; 0x86
 800081a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
        ILI9341_WriteData(data, sizeof(data));
 800081e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000822:	2101      	movs	r1, #1
 8000824:	4618      	mov	r0, r3
 8000826:	f7ff fef3 	bl	8000610 <ILI9341_WriteData>
    }

    // MEMORY ACCESS CONTROL
    ILI9341_WriteCommand(0x36);
 800082a:	2036      	movs	r0, #54	; 0x36
 800082c:	f7ff fed6 	bl	80005dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x48 };
 8000830:	2348      	movs	r3, #72	; 0x48
 8000832:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
        ILI9341_WriteData(data, sizeof(data));
 8000836:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800083a:	2101      	movs	r1, #1
 800083c:	4618      	mov	r0, r3
 800083e:	f7ff fee7 	bl	8000610 <ILI9341_WriteData>
    }

    // PIXEL FORMAT
    ILI9341_WriteCommand(0x3A);
 8000842:	203a      	movs	r0, #58	; 0x3a
 8000844:	f7ff feca 	bl	80005dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x55 };
 8000848:	2355      	movs	r3, #85	; 0x55
 800084a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
        ILI9341_WriteData(data, sizeof(data));
 800084e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000852:	2101      	movs	r1, #1
 8000854:	4618      	mov	r0, r3
 8000856:	f7ff fedb 	bl	8000610 <ILI9341_WriteData>
    }

    // FRAME RATIO CONTROL, STANDARD RGB COLOR
    ILI9341_WriteCommand(0xB1);
 800085a:	20b1      	movs	r0, #177	; 0xb1
 800085c:	f7ff febe 	bl	80005dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x18 };
 8000860:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000864:	863b      	strh	r3, [r7, #48]	; 0x30
        ILI9341_WriteData(data, sizeof(data));
 8000866:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800086a:	2102      	movs	r1, #2
 800086c:	4618      	mov	r0, r3
 800086e:	f7ff fecf 	bl	8000610 <ILI9341_WriteData>
    }

    // DISPLAY FUNCTION CONTROL
    ILI9341_WriteCommand(0xB6);
 8000872:	20b6      	movs	r0, #182	; 0xb6
 8000874:	f7ff feb2 	bl	80005dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x08, 0x82, 0x27 };
 8000878:	4a34      	ldr	r2, [pc, #208]	; (800094c <ILI9341_Init+0x250>)
 800087a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800087e:	6812      	ldr	r2, [r2, #0]
 8000880:	4611      	mov	r1, r2
 8000882:	8019      	strh	r1, [r3, #0]
 8000884:	3302      	adds	r3, #2
 8000886:	0c12      	lsrs	r2, r2, #16
 8000888:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 800088a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800088e:	2103      	movs	r1, #3
 8000890:	4618      	mov	r0, r3
 8000892:	f7ff febd 	bl	8000610 <ILI9341_WriteData>
    }

    // 3GAMMA FUNCTION DISABLE
    ILI9341_WriteCommand(0xF2);
 8000896:	20f2      	movs	r0, #242	; 0xf2
 8000898:	f7ff fea0 	bl	80005dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00 };
 800089c:	2300      	movs	r3, #0
 800089e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
        ILI9341_WriteData(data, sizeof(data));
 80008a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80008a6:	2101      	movs	r1, #1
 80008a8:	4618      	mov	r0, r3
 80008aa:	f7ff feb1 	bl	8000610 <ILI9341_WriteData>
    }

    // GAMMA CURVE SELECTED
    ILI9341_WriteCommand(0x26);
 80008ae:	2026      	movs	r0, #38	; 0x26
 80008b0:	f7ff fe94 	bl	80005dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x01 };
 80008b4:	2301      	movs	r3, #1
 80008b6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        ILI9341_WriteData(data, sizeof(data));
 80008ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008be:	2101      	movs	r1, #1
 80008c0:	4618      	mov	r0, r3
 80008c2:	f7ff fea5 	bl	8000610 <ILI9341_WriteData>
    }

    // POSITIVE GAMMA CORRECTION
    ILI9341_WriteCommand(0xE0);
 80008c6:	20e0      	movs	r0, #224	; 0xe0
 80008c8:	f7ff fe88 	bl	80005dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x0F, 0x31, 0x2B, 0x0C, 0x0E, 0x08, 0x4E, 0xF1,
 80008cc:	4b20      	ldr	r3, [pc, #128]	; (8000950 <ILI9341_Init+0x254>)
 80008ce:	f107 0414 	add.w	r4, r7, #20
 80008d2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80008d4:	c407      	stmia	r4!, {r0, r1, r2}
 80008d6:	8023      	strh	r3, [r4, #0]
 80008d8:	3402      	adds	r4, #2
 80008da:	0c1b      	lsrs	r3, r3, #16
 80008dc:	7023      	strb	r3, [r4, #0]
                           0x37, 0x07, 0x10, 0x03, 0x0E, 0x09, 0x00 };
        ILI9341_WriteData(data, sizeof(data));
 80008de:	f107 0314 	add.w	r3, r7, #20
 80008e2:	210f      	movs	r1, #15
 80008e4:	4618      	mov	r0, r3
 80008e6:	f7ff fe93 	bl	8000610 <ILI9341_WriteData>
    }

    // NEGATIVE GAMMA CORRECTION
    ILI9341_WriteCommand(0xE1);
 80008ea:	20e1      	movs	r0, #225	; 0xe1
 80008ec:	f7ff fe76 	bl	80005dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x0E, 0x14, 0x03, 0x11, 0x07, 0x31, 0xC1,
 80008f0:	4b18      	ldr	r3, [pc, #96]	; (8000954 <ILI9341_Init+0x258>)
 80008f2:	1d3c      	adds	r4, r7, #4
 80008f4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80008f6:	c407      	stmia	r4!, {r0, r1, r2}
 80008f8:	8023      	strh	r3, [r4, #0]
 80008fa:	3402      	adds	r4, #2
 80008fc:	0c1b      	lsrs	r3, r3, #16
 80008fe:	7023      	strb	r3, [r4, #0]
                           0x48, 0x08, 0x0F, 0x0C, 0x31, 0x36, 0x0F };
        ILI9341_WriteData(data, sizeof(data));
 8000900:	1d3b      	adds	r3, r7, #4
 8000902:	210f      	movs	r1, #15
 8000904:	4618      	mov	r0, r3
 8000906:	f7ff fe83 	bl	8000610 <ILI9341_WriteData>
    }

    // EXIT SLEEP
    ILI9341_WriteCommand(0x11);
 800090a:	2011      	movs	r0, #17
 800090c:	f7ff fe66 	bl	80005dc <ILI9341_WriteCommand>
    HAL_Delay(120);
 8000910:	2078      	movs	r0, #120	; 0x78
 8000912:	f001 fd31 	bl	8002378 <HAL_Delay>

    // TURN ON DISPLAY
    ILI9341_WriteCommand(0x29);
 8000916:	2029      	movs	r0, #41	; 0x29
 8000918:	f7ff fe60 	bl	80005dc <ILI9341_WriteCommand>

    // MADCTL
    ILI9341_WriteCommand(0x36);
 800091c:	2036      	movs	r0, #54	; 0x36
 800091e:	f7ff fe5d 	bl	80005dc <ILI9341_WriteCommand>
    {
        uint8_t data[] = { ILI9341_ROTATION };
 8000922:	23e8      	movs	r3, #232	; 0xe8
 8000924:	703b      	strb	r3, [r7, #0]
        ILI9341_WriteData(data, sizeof(data));
 8000926:	463b      	mov	r3, r7
 8000928:	2101      	movs	r1, #1
 800092a:	4618      	mov	r0, r3
 800092c:	f7ff fe70 	bl	8000610 <ILI9341_WriteData>
    }

    ILI9341_Unselect();
 8000930:	f7ff fe34 	bl	800059c <ILI9341_Unselect>
}
 8000934:	bf00      	nop
 8000936:	376c      	adds	r7, #108	; 0x6c
 8000938:	46bd      	mov	sp, r7
 800093a:	bd90      	pop	{r4, r7, pc}
 800093c:	0800f6c8 	.word	0x0800f6c8
 8000940:	0800f6d0 	.word	0x0800f6d0
 8000944:	0800f6d4 	.word	0x0800f6d4
 8000948:	81120364 	.word	0x81120364
 800094c:	0800f6d8 	.word	0x0800f6d8
 8000950:	0800f6dc 	.word	0x0800f6dc
 8000954:	0800f6ec 	.word	0x0800f6ec

08000958 <ILI9341_DrawPixel>:

void ILI9341_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8000958:	b580      	push	{r7, lr}
 800095a:	b084      	sub	sp, #16
 800095c:	af00      	add	r7, sp, #0
 800095e:	4603      	mov	r3, r0
 8000960:	80fb      	strh	r3, [r7, #6]
 8000962:	460b      	mov	r3, r1
 8000964:	80bb      	strh	r3, [r7, #4]
 8000966:	4613      	mov	r3, r2
 8000968:	807b      	strh	r3, [r7, #2]
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT))
 800096a:	88fb      	ldrh	r3, [r7, #6]
 800096c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000970:	d21f      	bcs.n	80009b2 <ILI9341_DrawPixel+0x5a>
 8000972:	88bb      	ldrh	r3, [r7, #4]
 8000974:	2bef      	cmp	r3, #239	; 0xef
 8000976:	d81c      	bhi.n	80009b2 <ILI9341_DrawPixel+0x5a>
        return;

    ILI9341_Select();
 8000978:	f7ff fe04 	bl	8000584 <ILI9341_Select>

    ILI9341_SetAddressWindow(x, y, x+1, y+1);
 800097c:	88fb      	ldrh	r3, [r7, #6]
 800097e:	3301      	adds	r3, #1
 8000980:	b29a      	uxth	r2, r3
 8000982:	88bb      	ldrh	r3, [r7, #4]
 8000984:	3301      	adds	r3, #1
 8000986:	b29b      	uxth	r3, r3
 8000988:	88b9      	ldrh	r1, [r7, #4]
 800098a:	88f8      	ldrh	r0, [r7, #6]
 800098c:	f7ff fe6e 	bl	800066c <ILI9341_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 8000990:	887b      	ldrh	r3, [r7, #2]
 8000992:	0a1b      	lsrs	r3, r3, #8
 8000994:	b29b      	uxth	r3, r3
 8000996:	b2db      	uxtb	r3, r3
 8000998:	733b      	strb	r3, [r7, #12]
 800099a:	887b      	ldrh	r3, [r7, #2]
 800099c:	b2db      	uxtb	r3, r3
 800099e:	737b      	strb	r3, [r7, #13]
    ILI9341_WriteData(data, sizeof(data));
 80009a0:	f107 030c 	add.w	r3, r7, #12
 80009a4:	2102      	movs	r1, #2
 80009a6:	4618      	mov	r0, r3
 80009a8:	f7ff fe32 	bl	8000610 <ILI9341_WriteData>

    ILI9341_Unselect();
 80009ac:	f7ff fdf6 	bl	800059c <ILI9341_Unselect>
 80009b0:	e000      	b.n	80009b4 <ILI9341_DrawPixel+0x5c>
        return;
 80009b2:	bf00      	nop
}
 80009b4:	3710      	adds	r7, #16
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}

080009ba <ILI9341_WriteChar>:

static void ILI9341_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 80009ba:	b082      	sub	sp, #8
 80009bc:	b590      	push	{r4, r7, lr}
 80009be:	b089      	sub	sp, #36	; 0x24
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	637b      	str	r3, [r7, #52]	; 0x34
 80009c4:	4603      	mov	r3, r0
 80009c6:	80fb      	strh	r3, [r7, #6]
 80009c8:	460b      	mov	r3, r1
 80009ca:	80bb      	strh	r3, [r7, #4]
 80009cc:	4613      	mov	r3, r2
 80009ce:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ILI9341_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 80009d0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80009d4:	b29a      	uxth	r2, r3
 80009d6:	88fb      	ldrh	r3, [r7, #6]
 80009d8:	4413      	add	r3, r2
 80009da:	b29b      	uxth	r3, r3
 80009dc:	3b01      	subs	r3, #1
 80009de:	b29c      	uxth	r4, r3
 80009e0:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80009e4:	b29a      	uxth	r2, r3
 80009e6:	88bb      	ldrh	r3, [r7, #4]
 80009e8:	4413      	add	r3, r2
 80009ea:	b29b      	uxth	r3, r3
 80009ec:	3b01      	subs	r3, #1
 80009ee:	b29b      	uxth	r3, r3
 80009f0:	88b9      	ldrh	r1, [r7, #4]
 80009f2:	88f8      	ldrh	r0, [r7, #6]
 80009f4:	4622      	mov	r2, r4
 80009f6:	f7ff fe39 	bl	800066c <ILI9341_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 80009fa:	2300      	movs	r3, #0
 80009fc:	61fb      	str	r3, [r7, #28]
 80009fe:	e043      	b.n	8000a88 <ILI9341_WriteChar+0xce>
        b = font.data[(ch - 32) * font.height + i];
 8000a00:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000a02:	78fb      	ldrb	r3, [r7, #3]
 8000a04:	3b20      	subs	r3, #32
 8000a06:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 8000a0a:	fb01 f303 	mul.w	r3, r1, r3
 8000a0e:	4619      	mov	r1, r3
 8000a10:	69fb      	ldr	r3, [r7, #28]
 8000a12:	440b      	add	r3, r1
 8000a14:	005b      	lsls	r3, r3, #1
 8000a16:	4413      	add	r3, r2
 8000a18:	881b      	ldrh	r3, [r3, #0]
 8000a1a:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	61bb      	str	r3, [r7, #24]
 8000a20:	e029      	b.n	8000a76 <ILI9341_WriteChar+0xbc>
            if((b << j) & 0x8000)  {
 8000a22:	697a      	ldr	r2, [r7, #20]
 8000a24:	69bb      	ldr	r3, [r7, #24]
 8000a26:	fa02 f303 	lsl.w	r3, r2, r3
 8000a2a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d00e      	beq.n	8000a50 <ILI9341_WriteChar+0x96>
                uint8_t data[] = { color >> 8, color & 0xFF };
 8000a32:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000a34:	0a1b      	lsrs	r3, r3, #8
 8000a36:	b29b      	uxth	r3, r3
 8000a38:	b2db      	uxtb	r3, r3
 8000a3a:	743b      	strb	r3, [r7, #16]
 8000a3c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000a3e:	b2db      	uxtb	r3, r3
 8000a40:	747b      	strb	r3, [r7, #17]
                ILI9341_WriteData(data, sizeof(data));
 8000a42:	f107 0310 	add.w	r3, r7, #16
 8000a46:	2102      	movs	r1, #2
 8000a48:	4618      	mov	r0, r3
 8000a4a:	f7ff fde1 	bl	8000610 <ILI9341_WriteData>
 8000a4e:	e00f      	b.n	8000a70 <ILI9341_WriteChar+0xb6>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8000a50:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000a54:	0a1b      	lsrs	r3, r3, #8
 8000a56:	b29b      	uxth	r3, r3
 8000a58:	b2db      	uxtb	r3, r3
 8000a5a:	733b      	strb	r3, [r7, #12]
 8000a5c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000a60:	b2db      	uxtb	r3, r3
 8000a62:	737b      	strb	r3, [r7, #13]
                ILI9341_WriteData(data, sizeof(data));
 8000a64:	f107 030c 	add.w	r3, r7, #12
 8000a68:	2102      	movs	r1, #2
 8000a6a:	4618      	mov	r0, r3
 8000a6c:	f7ff fdd0 	bl	8000610 <ILI9341_WriteData>
        for(j = 0; j < font.width; j++) {
 8000a70:	69bb      	ldr	r3, [r7, #24]
 8000a72:	3301      	adds	r3, #1
 8000a74:	61bb      	str	r3, [r7, #24]
 8000a76:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8000a7a:	461a      	mov	r2, r3
 8000a7c:	69bb      	ldr	r3, [r7, #24]
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d3cf      	bcc.n	8000a22 <ILI9341_WriteChar+0x68>
    for(i = 0; i < font.height; i++) {
 8000a82:	69fb      	ldr	r3, [r7, #28]
 8000a84:	3301      	adds	r3, #1
 8000a86:	61fb      	str	r3, [r7, #28]
 8000a88:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8000a8c:	461a      	mov	r2, r3
 8000a8e:	69fb      	ldr	r3, [r7, #28]
 8000a90:	4293      	cmp	r3, r2
 8000a92:	d3b5      	bcc.n	8000a00 <ILI9341_WriteChar+0x46>
            }
        }
    }
}
 8000a94:	bf00      	nop
 8000a96:	bf00      	nop
 8000a98:	3724      	adds	r7, #36	; 0x24
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8000aa0:	b002      	add	sp, #8
 8000aa2:	4770      	bx	lr

08000aa4 <ILI9341_WriteString>:

void ILI9341_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 8000aa4:	b082      	sub	sp, #8
 8000aa6:	b580      	push	{r7, lr}
 8000aa8:	b086      	sub	sp, #24
 8000aaa:	af04      	add	r7, sp, #16
 8000aac:	603a      	str	r2, [r7, #0]
 8000aae:	617b      	str	r3, [r7, #20]
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	80fb      	strh	r3, [r7, #6]
 8000ab4:	460b      	mov	r3, r1
 8000ab6:	80bb      	strh	r3, [r7, #4]
    ILI9341_Select();
 8000ab8:	f7ff fd64 	bl	8000584 <ILI9341_Select>

    while(*str) {
 8000abc:	e02e      	b.n	8000b1c <ILI9341_WriteString+0x78>
        if(x + font.width >= ILI9341_WIDTH) {
 8000abe:	88fb      	ldrh	r3, [r7, #6]
 8000ac0:	7d3a      	ldrb	r2, [r7, #20]
 8000ac2:	4413      	add	r3, r2
 8000ac4:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000ac8:	db13      	blt.n	8000af2 <ILI9341_WriteString+0x4e>
            x = 0;
 8000aca:	2300      	movs	r3, #0
 8000acc:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8000ace:	7d7b      	ldrb	r3, [r7, #21]
 8000ad0:	b29a      	uxth	r2, r3
 8000ad2:	88bb      	ldrh	r3, [r7, #4]
 8000ad4:	4413      	add	r3, r2
 8000ad6:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ILI9341_HEIGHT) {
 8000ad8:	88bb      	ldrh	r3, [r7, #4]
 8000ada:	7d7a      	ldrb	r2, [r7, #21]
 8000adc:	4413      	add	r3, r2
 8000ade:	2bef      	cmp	r3, #239	; 0xef
 8000ae0:	dc21      	bgt.n	8000b26 <ILI9341_WriteString+0x82>
                break;
            }

            if(*str == ' ') {
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	781b      	ldrb	r3, [r3, #0]
 8000ae6:	2b20      	cmp	r3, #32
 8000ae8:	d103      	bne.n	8000af2 <ILI9341_WriteString+0x4e>
                // skip spaces in the beginning of the new line
                str++;
 8000aea:	683b      	ldr	r3, [r7, #0]
 8000aec:	3301      	adds	r3, #1
 8000aee:	603b      	str	r3, [r7, #0]
                continue;
 8000af0:	e014      	b.n	8000b1c <ILI9341_WriteString+0x78>
            }
        }

        ILI9341_WriteChar(x, y, *str, font, color, bgcolor);
 8000af2:	683b      	ldr	r3, [r7, #0]
 8000af4:	781a      	ldrb	r2, [r3, #0]
 8000af6:	88b9      	ldrh	r1, [r7, #4]
 8000af8:	88f8      	ldrh	r0, [r7, #6]
 8000afa:	8c3b      	ldrh	r3, [r7, #32]
 8000afc:	9302      	str	r3, [sp, #8]
 8000afe:	8bbb      	ldrh	r3, [r7, #28]
 8000b00:	9301      	str	r3, [sp, #4]
 8000b02:	69bb      	ldr	r3, [r7, #24]
 8000b04:	9300      	str	r3, [sp, #0]
 8000b06:	697b      	ldr	r3, [r7, #20]
 8000b08:	f7ff ff57 	bl	80009ba <ILI9341_WriteChar>
        x += font.width;
 8000b0c:	7d3b      	ldrb	r3, [r7, #20]
 8000b0e:	b29a      	uxth	r2, r3
 8000b10:	88fb      	ldrh	r3, [r7, #6]
 8000b12:	4413      	add	r3, r2
 8000b14:	80fb      	strh	r3, [r7, #6]
        str++;
 8000b16:	683b      	ldr	r3, [r7, #0]
 8000b18:	3301      	adds	r3, #1
 8000b1a:	603b      	str	r3, [r7, #0]
    while(*str) {
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d1cc      	bne.n	8000abe <ILI9341_WriteString+0x1a>
 8000b24:	e000      	b.n	8000b28 <ILI9341_WriteString+0x84>
                break;
 8000b26:	bf00      	nop
    }

    ILI9341_Unselect();
 8000b28:	f7ff fd38 	bl	800059c <ILI9341_Unselect>
}
 8000b2c:	bf00      	nop
 8000b2e:	3708      	adds	r7, #8
 8000b30:	46bd      	mov	sp, r7
 8000b32:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000b36:	b002      	add	sp, #8
 8000b38:	4770      	bx	lr
	...

08000b3c <ILI9341_FillRectangle>:

void ILI9341_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8000b3c:	b590      	push	{r4, r7, lr}
 8000b3e:	b085      	sub	sp, #20
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	4604      	mov	r4, r0
 8000b44:	4608      	mov	r0, r1
 8000b46:	4611      	mov	r1, r2
 8000b48:	461a      	mov	r2, r3
 8000b4a:	4623      	mov	r3, r4
 8000b4c:	80fb      	strh	r3, [r7, #6]
 8000b4e:	4603      	mov	r3, r0
 8000b50:	80bb      	strh	r3, [r7, #4]
 8000b52:	460b      	mov	r3, r1
 8000b54:	807b      	strh	r3, [r7, #2]
 8000b56:	4613      	mov	r3, r2
 8000b58:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 8000b5a:	88fb      	ldrh	r3, [r7, #6]
 8000b5c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000b60:	d253      	bcs.n	8000c0a <ILI9341_FillRectangle+0xce>
 8000b62:	88bb      	ldrh	r3, [r7, #4]
 8000b64:	2bef      	cmp	r3, #239	; 0xef
 8000b66:	d850      	bhi.n	8000c0a <ILI9341_FillRectangle+0xce>
    if((x + w - 1) >= ILI9341_WIDTH) w = ILI9341_WIDTH - x;
 8000b68:	88fa      	ldrh	r2, [r7, #6]
 8000b6a:	887b      	ldrh	r3, [r7, #2]
 8000b6c:	4413      	add	r3, r2
 8000b6e:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000b72:	dd03      	ble.n	8000b7c <ILI9341_FillRectangle+0x40>
 8000b74:	88fb      	ldrh	r3, [r7, #6]
 8000b76:	f5c3 73a0 	rsb	r3, r3, #320	; 0x140
 8000b7a:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ILI9341_HEIGHT) h = ILI9341_HEIGHT - y;
 8000b7c:	88ba      	ldrh	r2, [r7, #4]
 8000b7e:	883b      	ldrh	r3, [r7, #0]
 8000b80:	4413      	add	r3, r2
 8000b82:	2bf0      	cmp	r3, #240	; 0xf0
 8000b84:	dd03      	ble.n	8000b8e <ILI9341_FillRectangle+0x52>
 8000b86:	88bb      	ldrh	r3, [r7, #4]
 8000b88:	f1c3 03f0 	rsb	r3, r3, #240	; 0xf0
 8000b8c:	803b      	strh	r3, [r7, #0]

    ILI9341_Select();
 8000b8e:	f7ff fcf9 	bl	8000584 <ILI9341_Select>
    ILI9341_SetAddressWindow(x, y, x+w-1, y+h-1);
 8000b92:	88fa      	ldrh	r2, [r7, #6]
 8000b94:	887b      	ldrh	r3, [r7, #2]
 8000b96:	4413      	add	r3, r2
 8000b98:	b29b      	uxth	r3, r3
 8000b9a:	3b01      	subs	r3, #1
 8000b9c:	b29c      	uxth	r4, r3
 8000b9e:	88ba      	ldrh	r2, [r7, #4]
 8000ba0:	883b      	ldrh	r3, [r7, #0]
 8000ba2:	4413      	add	r3, r2
 8000ba4:	b29b      	uxth	r3, r3
 8000ba6:	3b01      	subs	r3, #1
 8000ba8:	b29b      	uxth	r3, r3
 8000baa:	88b9      	ldrh	r1, [r7, #4]
 8000bac:	88f8      	ldrh	r0, [r7, #6]
 8000bae:	4622      	mov	r2, r4
 8000bb0:	f7ff fd5c 	bl	800066c <ILI9341_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 8000bb4:	8c3b      	ldrh	r3, [r7, #32]
 8000bb6:	0a1b      	lsrs	r3, r3, #8
 8000bb8:	b29b      	uxth	r3, r3
 8000bba:	b2db      	uxtb	r3, r3
 8000bbc:	733b      	strb	r3, [r7, #12]
 8000bbe:	8c3b      	ldrh	r3, [r7, #32]
 8000bc0:	b2db      	uxtb	r3, r3
 8000bc2:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ILI9341_DC_GPIO_Port, ILI9341_DC_Pin, GPIO_PIN_SET);
 8000bc4:	2201      	movs	r2, #1
 8000bc6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bca:	4812      	ldr	r0, [pc, #72]	; (8000c14 <ILI9341_FillRectangle+0xd8>)
 8000bcc:	f001 fea6 	bl	800291c <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8000bd0:	883b      	ldrh	r3, [r7, #0]
 8000bd2:	80bb      	strh	r3, [r7, #4]
 8000bd4:	e013      	b.n	8000bfe <ILI9341_FillRectangle+0xc2>
        for(x = w; x > 0; x--) {
 8000bd6:	887b      	ldrh	r3, [r7, #2]
 8000bd8:	80fb      	strh	r3, [r7, #6]
 8000bda:	e00a      	b.n	8000bf2 <ILI9341_FillRectangle+0xb6>
            HAL_SPI_Transmit(&ILI9341_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8000bdc:	f107 010c 	add.w	r1, r7, #12
 8000be0:	f04f 33ff 	mov.w	r3, #4294967295
 8000be4:	2202      	movs	r2, #2
 8000be6:	480c      	ldr	r0, [pc, #48]	; (8000c18 <ILI9341_FillRectangle+0xdc>)
 8000be8:	f005 f903 	bl	8005df2 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 8000bec:	88fb      	ldrh	r3, [r7, #6]
 8000bee:	3b01      	subs	r3, #1
 8000bf0:	80fb      	strh	r3, [r7, #6]
 8000bf2:	88fb      	ldrh	r3, [r7, #6]
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d1f1      	bne.n	8000bdc <ILI9341_FillRectangle+0xa0>
    for(y = h; y > 0; y--) {
 8000bf8:	88bb      	ldrh	r3, [r7, #4]
 8000bfa:	3b01      	subs	r3, #1
 8000bfc:	80bb      	strh	r3, [r7, #4]
 8000bfe:	88bb      	ldrh	r3, [r7, #4]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d1e8      	bne.n	8000bd6 <ILI9341_FillRectangle+0x9a>
        }
    }

    ILI9341_Unselect();
 8000c04:	f7ff fcca 	bl	800059c <ILI9341_Unselect>
 8000c08:	e000      	b.n	8000c0c <ILI9341_FillRectangle+0xd0>
    if((x >= ILI9341_WIDTH) || (y >= ILI9341_HEIGHT)) return;
 8000c0a:	bf00      	nop
}
 8000c0c:	3714      	adds	r7, #20
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd90      	pop	{r4, r7, pc}
 8000c12:	bf00      	nop
 8000c14:	40020800 	.word	0x40020800
 8000c18:	2000025c 	.word	0x2000025c

08000c1c <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color) {
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b084      	sub	sp, #16
 8000c20:	af02      	add	r7, sp, #8
 8000c22:	4603      	mov	r3, r0
 8000c24:	80fb      	strh	r3, [r7, #6]
    ILI9341_FillRectangle(0, 0, ILI9341_WIDTH, ILI9341_HEIGHT, color);
 8000c26:	88fb      	ldrh	r3, [r7, #6]
 8000c28:	9300      	str	r3, [sp, #0]
 8000c2a:	23f0      	movs	r3, #240	; 0xf0
 8000c2c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8000c30:	2100      	movs	r1, #0
 8000c32:	2000      	movs	r0, #0
 8000c34:	f7ff ff82 	bl	8000b3c <ILI9341_FillRectangle>
}
 8000c38:	bf00      	nop
 8000c3a:	3708      	adds	r7, #8
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}

08000c40 <__io_putchar>:
     set to 'Yes') calls __io_putchar() */
int __io_putchar(int ch)
#else
int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	b082      	sub	sp, #8
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the UART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000c48:	1d39      	adds	r1, r7, #4
 8000c4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c4e:	2201      	movs	r2, #1
 8000c50:	4803      	ldr	r0, [pc, #12]	; (8000c60 <__io_putchar+0x20>)
 8000c52:	f006 f90a 	bl	8006e6a <HAL_UART_Transmit>
  return ch;
 8000c56:	687b      	ldr	r3, [r7, #4]
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	3708      	adds	r7, #8
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	20000344 	.word	0x20000344

08000c64 <displayImage>:

// Image display
int displayImage(const char*fname, uint32_t startx, uint32_t starty) {
 8000c64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c68:	b0a0      	sub	sp, #128	; 0x80
 8000c6a:	af04      	add	r7, sp, #16
 8000c6c:	60f8      	str	r0, [r7, #12]
 8000c6e:	60b9      	str	r1, [r7, #8]
 8000c70:	607a      	str	r2, [r7, #4]
 8000c72:	466b      	mov	r3, sp
 8000c74:	469a      	mov	sl, r3
	    FRESULT res = f_open(&fil, fname, FA_READ);
 8000c76:	2201      	movs	r2, #1
 8000c78:	68f9      	ldr	r1, [r7, #12]
 8000c7a:	488f      	ldr	r0, [pc, #572]	; (8000eb8 <displayImage+0x254>)
 8000c7c:	f00c f8ba 	bl	800cdf4 <f_open>
 8000c80:	4603      	mov	r3, r0
 8000c82:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
	    if(res != FR_OK) {
 8000c86:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d008      	beq.n	8000ca0 <displayImage+0x3c>
	    	printf("f_open() failed, res = %d\r\n", res);
 8000c8e:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000c92:	4619      	mov	r1, r3
 8000c94:	4889      	ldr	r0, [pc, #548]	; (8000ebc <displayImage+0x258>)
 8000c96:	f00d fb17 	bl	800e2c8 <iprintf>
	        return -1;
 8000c9a:	f04f 33ff 	mov.w	r3, #4294967295
 8000c9e:	e189      	b.n	8000fb4 <displayImage+0x350>
	    }

	    printf("File opened, reading...\r\n");
 8000ca0:	4887      	ldr	r0, [pc, #540]	; (8000ec0 <displayImage+0x25c>)
 8000ca2:	f00d fb97 	bl	800e3d4 <puts>

	    unsigned int bytesRead;
	    uint8_t header[34];
	    res = f_read(&fil, header, sizeof(header), &bytesRead);
 8000ca6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000caa:	f107 0114 	add.w	r1, r7, #20
 8000cae:	2222      	movs	r2, #34	; 0x22
 8000cb0:	4881      	ldr	r0, [pc, #516]	; (8000eb8 <displayImage+0x254>)
 8000cb2:	f00c fa5d 	bl	800d170 <f_read>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
	    if(res != FR_OK) {
 8000cbc:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d00b      	beq.n	8000cdc <displayImage+0x78>
	    	printf("f_read() failed: %i\r\n", res);
 8000cc4:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000cc8:	4619      	mov	r1, r3
 8000cca:	487e      	ldr	r0, [pc, #504]	; (8000ec4 <displayImage+0x260>)
 8000ccc:	f00d fafc 	bl	800e2c8 <iprintf>
	        f_close(&fil);
 8000cd0:	4879      	ldr	r0, [pc, #484]	; (8000eb8 <displayImage+0x254>)
 8000cd2:	f00c fc0a 	bl	800d4ea <f_close>
	        return -2;
 8000cd6:	f06f 0301 	mvn.w	r3, #1
 8000cda:	e16b      	b.n	8000fb4 <displayImage+0x350>
	    }

	    if((header[0] != 0x42) || (header[1] != 0x4D)) {
 8000cdc:	7d3b      	ldrb	r3, [r7, #20]
 8000cde:	2b42      	cmp	r3, #66	; 0x42
 8000ce0:	d102      	bne.n	8000ce8 <displayImage+0x84>
 8000ce2:	7d7b      	ldrb	r3, [r7, #21]
 8000ce4:	2b4d      	cmp	r3, #77	; 0x4d
 8000ce6:	d008      	beq.n	8000cfa <displayImage+0x96>
	    	printf("Wrong BMP signature\r\n");
 8000ce8:	4877      	ldr	r0, [pc, #476]	; (8000ec8 <displayImage+0x264>)
 8000cea:	f00d fb73 	bl	800e3d4 <puts>
	        f_close(&fil);
 8000cee:	4872      	ldr	r0, [pc, #456]	; (8000eb8 <displayImage+0x254>)
 8000cf0:	f00c fbfb 	bl	800d4ea <f_close>
	        return -3;
 8000cf4:	f06f 0302 	mvn.w	r3, #2
 8000cf8:	e15c      	b.n	8000fb4 <displayImage+0x350>
	    }

	    uint32_t imageOffset = header[10] | (header[11] << 8) | (header[12] << 16) | (header[13] << 24);
 8000cfa:	7fbb      	ldrb	r3, [r7, #30]
 8000cfc:	461a      	mov	r2, r3
 8000cfe:	7ffb      	ldrb	r3, [r7, #31]
 8000d00:	021b      	lsls	r3, r3, #8
 8000d02:	431a      	orrs	r2, r3
 8000d04:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000d08:	041b      	lsls	r3, r3, #16
 8000d0a:	431a      	orrs	r2, r3
 8000d0c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8000d10:	061b      	lsls	r3, r3, #24
 8000d12:	4313      	orrs	r3, r2
 8000d14:	65fb      	str	r3, [r7, #92]	; 0x5c
	    uint32_t imageWidth = header[18] | (header[19] << 8) | (header[20] << 16) | (header[21] << 24);
 8000d16:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000d1a:	461a      	mov	r2, r3
 8000d1c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000d20:	021b      	lsls	r3, r3, #8
 8000d22:	431a      	orrs	r2, r3
 8000d24:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000d28:	041b      	lsls	r3, r3, #16
 8000d2a:	431a      	orrs	r2, r3
 8000d2c:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000d30:	061b      	lsls	r3, r3, #24
 8000d32:	4313      	orrs	r3, r2
 8000d34:	65bb      	str	r3, [r7, #88]	; 0x58
	    uint32_t imageHeight = header[22] | (header[23] << 8) | (header[24] << 16) | (header[25] << 24);
 8000d36:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8000d3a:	461a      	mov	r2, r3
 8000d3c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8000d40:	021b      	lsls	r3, r3, #8
 8000d42:	431a      	orrs	r2, r3
 8000d44:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000d48:	041b      	lsls	r3, r3, #16
 8000d4a:	431a      	orrs	r2, r3
 8000d4c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8000d50:	061b      	lsls	r3, r3, #24
 8000d52:	4313      	orrs	r3, r2
 8000d54:	657b      	str	r3, [r7, #84]	; 0x54
	    uint16_t imagePlanes = header[26] | (header[27] << 8);
 8000d56:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8000d5a:	b21a      	sxth	r2, r3
 8000d5c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000d60:	021b      	lsls	r3, r3, #8
 8000d62:	b21b      	sxth	r3, r3
 8000d64:	4313      	orrs	r3, r2
 8000d66:	b21b      	sxth	r3, r3
 8000d68:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
	    uint16_t imageBitsPerPixel = header[28] | (header[29] << 8);
 8000d6c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000d70:	b21a      	sxth	r2, r3
 8000d72:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 8000d76:	021b      	lsls	r3, r3, #8
 8000d78:	b21b      	sxth	r3, r3
 8000d7a:	4313      	orrs	r3, r2
 8000d7c:	b21b      	sxth	r3, r3
 8000d7e:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
	    uint32_t imageCompression = header[30] | (header[31] << 8) | (header[32] << 16) | (header[33] << 24);
 8000d82:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8000d86:	461a      	mov	r2, r3
 8000d88:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000d8c:	021b      	lsls	r3, r3, #8
 8000d8e:	431a      	orrs	r2, r3
 8000d90:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8000d94:	041b      	lsls	r3, r3, #16
 8000d96:	431a      	orrs	r2, r3
 8000d98:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8000d9c:	061b      	lsls	r3, r3, #24
 8000d9e:	4313      	orrs	r3, r2
 8000da0:	64fb      	str	r3, [r7, #76]	; 0x4c

	    if((imagePlanes != 1) || (imageBitsPerPixel != 24) || (imageCompression != 0)) {
 8000da2:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 8000da6:	2b01      	cmp	r3, #1
 8000da8:	d106      	bne.n	8000db8 <displayImage+0x154>
 8000daa:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8000dae:	2b18      	cmp	r3, #24
 8000db0:	d102      	bne.n	8000db8 <displayImage+0x154>
 8000db2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d005      	beq.n	8000dc4 <displayImage+0x160>
	        f_close(&fil);
 8000db8:	483f      	ldr	r0, [pc, #252]	; (8000eb8 <displayImage+0x254>)
 8000dba:	f00c fb96 	bl	800d4ea <f_close>
	        return -5;
 8000dbe:	f06f 0304 	mvn.w	r3, #4
 8000dc2:	e0f7      	b.n	8000fb4 <displayImage+0x350>
	    }

	    res = f_lseek(&fil, imageOffset);
 8000dc4:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8000dc6:	483c      	ldr	r0, [pc, #240]	; (8000eb8 <displayImage+0x254>)
 8000dc8:	f00c fbb9 	bl	800d53e <f_lseek>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
	    if(res != FR_OK) {
 8000dd2:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d021      	beq.n	8000e1e <displayImage+0x1ba>
	    	printf("f_lseek() failed, %i", res);
 8000dda:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000dde:	4619      	mov	r1, r3
 8000de0:	483a      	ldr	r0, [pc, #232]	; (8000ecc <displayImage+0x268>)
 8000de2:	f00d fa71 	bl	800e2c8 <iprintf>
	        snprintf(buff, sizeof(buff), "f_lseek() failed, res = %d\r\n ", res);
 8000de6:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000dea:	4a39      	ldr	r2, [pc, #228]	; (8000ed0 <displayImage+0x26c>)
 8000dec:	2140      	movs	r1, #64	; 0x40
 8000dee:	4839      	ldr	r0, [pc, #228]	; (8000ed4 <displayImage+0x270>)
 8000df0:	f00d faf8 	bl	800e3e4 <sniprintf>
	    	ILI9341_WriteString(0, 120, buff, Font_7x10, ILI9341_RED, ILI9341_WHITE);
 8000df4:	4b38      	ldr	r3, [pc, #224]	; (8000ed8 <displayImage+0x274>)
 8000df6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000dfa:	9202      	str	r2, [sp, #8]
 8000dfc:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8000e00:	9201      	str	r2, [sp, #4]
 8000e02:	685a      	ldr	r2, [r3, #4]
 8000e04:	9200      	str	r2, [sp, #0]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	4a32      	ldr	r2, [pc, #200]	; (8000ed4 <displayImage+0x270>)
 8000e0a:	2178      	movs	r1, #120	; 0x78
 8000e0c:	2000      	movs	r0, #0
 8000e0e:	f7ff fe49 	bl	8000aa4 <ILI9341_WriteString>
	        f_close(&fil);
 8000e12:	4829      	ldr	r0, [pc, #164]	; (8000eb8 <displayImage+0x254>)
 8000e14:	f00c fb69 	bl	800d4ea <f_close>
	        return -6;
 8000e18:	f06f 0305 	mvn.w	r3, #5
 8000e1c:	e0ca      	b.n	8000fb4 <displayImage+0x350>
	    }

	    // row size is aligned to 4 bytes
	    uint8_t imageRow[(imageWidth * 3 + 3) & ~3];
 8000e1e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000e20:	1c5a      	adds	r2, r3, #1
 8000e22:	4613      	mov	r3, r2
 8000e24:	005b      	lsls	r3, r3, #1
 8000e26:	4413      	add	r3, r2
 8000e28:	f023 0603 	bic.w	r6, r3, #3
 8000e2c:	4633      	mov	r3, r6
 8000e2e:	3b01      	subs	r3, #1
 8000e30:	64bb      	str	r3, [r7, #72]	; 0x48
 8000e32:	2300      	movs	r3, #0
 8000e34:	46b0      	mov	r8, r6
 8000e36:	4699      	mov	r9, r3
 8000e38:	f04f 0200 	mov.w	r2, #0
 8000e3c:	f04f 0300 	mov.w	r3, #0
 8000e40:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8000e44:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000e48:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	4634      	mov	r4, r6
 8000e50:	461d      	mov	r5, r3
 8000e52:	f04f 0200 	mov.w	r2, #0
 8000e56:	f04f 0300 	mov.w	r3, #0
 8000e5a:	00eb      	lsls	r3, r5, #3
 8000e5c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8000e60:	00e2      	lsls	r2, r4, #3
 8000e62:	1df3      	adds	r3, r6, #7
 8000e64:	08db      	lsrs	r3, r3, #3
 8000e66:	00db      	lsls	r3, r3, #3
 8000e68:	ebad 0d03 	sub.w	sp, sp, r3
 8000e6c:	ab04      	add	r3, sp, #16
 8000e6e:	3300      	adds	r3, #0
 8000e70:	647b      	str	r3, [r7, #68]	; 0x44
	    for(uint32_t y = starty; y < starty + imageHeight; y++) {
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	667b      	str	r3, [r7, #100]	; 0x64
 8000e76:	e082      	b.n	8000f7e <displayImage+0x31a>
	        uint32_t rowIdx = 0;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	66bb      	str	r3, [r7, #104]	; 0x68
	        res = f_read(&fil, imageRow, sizeof(imageRow), &bytesRead);
 8000e7c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000e80:	4632      	mov	r2, r6
 8000e82:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8000e84:	480c      	ldr	r0, [pc, #48]	; (8000eb8 <displayImage+0x254>)
 8000e86:	f00c f973 	bl	800d170 <f_read>
 8000e8a:	4603      	mov	r3, r0
 8000e8c:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
	        if(res != FR_OK) {
 8000e90:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d00b      	beq.n	8000eb0 <displayImage+0x24c>
	        	printf("f_read() failed, %i", res);
 8000e98:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	480f      	ldr	r0, [pc, #60]	; (8000edc <displayImage+0x278>)
 8000ea0:	f00d fa12 	bl	800e2c8 <iprintf>
	            f_close(&fil);
 8000ea4:	4804      	ldr	r0, [pc, #16]	; (8000eb8 <displayImage+0x254>)
 8000ea6:	f00c fb20 	bl	800d4ea <f_close>
	            return -7;
 8000eaa:	f06f 0306 	mvn.w	r3, #6
 8000eae:	e081      	b.n	8000fb4 <displayImage+0x350>
	        }

	        for(uint32_t x = startx; x < startx + imageWidth; x++) {
 8000eb0:	68bb      	ldr	r3, [r7, #8]
 8000eb2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000eb4:	e05a      	b.n	8000f6c <displayImage+0x308>
 8000eb6:	bf00      	nop
 8000eb8:	200005f8 	.word	0x200005f8
 8000ebc:	0800f6fc 	.word	0x0800f6fc
 8000ec0:	0800f718 	.word	0x0800f718
 8000ec4:	0800f734 	.word	0x0800f734
 8000ec8:	0800f74c 	.word	0x0800f74c
 8000ecc:	0800f764 	.word	0x0800f764
 8000ed0:	0800f77c 	.word	0x0800f77c
 8000ed4:	20000388 	.word	0x20000388
 8000ed8:	20000000 	.word	0x20000000
 8000edc:	0800f79c 	.word	0x0800f79c
	            uint8_t b = imageRow[rowIdx++];
 8000ee0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000ee2:	1c5a      	adds	r2, r3, #1
 8000ee4:	66ba      	str	r2, [r7, #104]	; 0x68
 8000ee6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000ee8:	5cd3      	ldrb	r3, [r2, r3]
 8000eea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	            uint8_t g = imageRow[rowIdx++];
 8000eee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000ef0:	1c5a      	adds	r2, r3, #1
 8000ef2:	66ba      	str	r2, [r7, #104]	; 0x68
 8000ef4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000ef6:	5cd3      	ldrb	r3, [r2, r3]
 8000ef8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
	            uint8_t r = imageRow[rowIdx++];
 8000efc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8000efe:	1c5a      	adds	r2, r3, #1
 8000f00:	66ba      	str	r2, [r7, #104]	; 0x68
 8000f02:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000f04:	5cd3      	ldrb	r3, [r2, r3]
 8000f06:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
	            uint16_t color565 = ILI9341_COLOR565(r, g, b);
 8000f0a:	f897 3041 	ldrb.w	r3, [r7, #65]	; 0x41
 8000f0e:	021b      	lsls	r3, r3, #8
 8000f10:	b21b      	sxth	r3, r3
 8000f12:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8000f16:	f023 0307 	bic.w	r3, r3, #7
 8000f1a:	b21a      	sxth	r2, r3
 8000f1c:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
 8000f20:	00db      	lsls	r3, r3, #3
 8000f22:	b21b      	sxth	r3, r3
 8000f24:	f403 63fc 	and.w	r3, r3, #2016	; 0x7e0
 8000f28:	b21b      	sxth	r3, r3
 8000f2a:	4313      	orrs	r3, r2
 8000f2c:	b21a      	sxth	r2, r3
 8000f2e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8000f32:	08db      	lsrs	r3, r3, #3
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	b21b      	sxth	r3, r3
 8000f38:	4313      	orrs	r3, r2
 8000f3a:	b21b      	sxth	r3, r3
 8000f3c:	87fb      	strh	r3, [r7, #62]	; 0x3e
	            ILI9341_DrawPixel(x, (2*starty) + imageHeight - y - 1, color565);
 8000f3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000f40:	b298      	uxth	r0, r3
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	b29b      	uxth	r3, r3
 8000f46:	005b      	lsls	r3, r3, #1
 8000f48:	b29a      	uxth	r2, r3
 8000f4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000f4c:	b29b      	uxth	r3, r3
 8000f4e:	4413      	add	r3, r2
 8000f50:	b29a      	uxth	r2, r3
 8000f52:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000f54:	b29b      	uxth	r3, r3
 8000f56:	1ad3      	subs	r3, r2, r3
 8000f58:	b29b      	uxth	r3, r3
 8000f5a:	3b01      	subs	r3, #1
 8000f5c:	b29b      	uxth	r3, r3
 8000f5e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8000f60:	4619      	mov	r1, r3
 8000f62:	f7ff fcf9 	bl	8000958 <ILI9341_DrawPixel>
	        for(uint32_t x = startx; x < startx + imageWidth; x++) {
 8000f66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8000f68:	3301      	adds	r3, #1
 8000f6a:	66fb      	str	r3, [r7, #108]	; 0x6c
 8000f6c:	68ba      	ldr	r2, [r7, #8]
 8000f6e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8000f70:	4413      	add	r3, r2
 8000f72:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8000f74:	429a      	cmp	r2, r3
 8000f76:	d3b3      	bcc.n	8000ee0 <displayImage+0x27c>
	    for(uint32_t y = starty; y < starty + imageHeight; y++) {
 8000f78:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	667b      	str	r3, [r7, #100]	; 0x64
 8000f7e:	687a      	ldr	r2, [r7, #4]
 8000f80:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8000f82:	4413      	add	r3, r2
 8000f84:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8000f86:	429a      	cmp	r2, r3
 8000f88:	f4ff af76 	bcc.w	8000e78 <displayImage+0x214>
	        }
	    }

	    res = f_close(&fil);
 8000f8c:	480c      	ldr	r0, [pc, #48]	; (8000fc0 <displayImage+0x35c>)
 8000f8e:	f00c faac 	bl	800d4ea <f_close>
 8000f92:	4603      	mov	r3, r0
 8000f94:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
	    if(res != FR_OK) {
 8000f98:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d008      	beq.n	8000fb2 <displayImage+0x34e>
	    	printf("f_close() failed %i", res);
 8000fa0:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000fa4:	4619      	mov	r1, r3
 8000fa6:	4807      	ldr	r0, [pc, #28]	; (8000fc4 <displayImage+0x360>)
 8000fa8:	f00d f98e 	bl	800e2c8 <iprintf>
	        return -8;
 8000fac:	f06f 0307 	mvn.w	r3, #7
 8000fb0:	e000      	b.n	8000fb4 <displayImage+0x350>
	    }

	    return 0;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	46d5      	mov	sp, sl
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	3770      	adds	r7, #112	; 0x70
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fc0:	200005f8 	.word	0x200005f8
 8000fc4:	0800f7b0 	.word	0x0800f7b0

08000fc8 <BQ27441_i2cWriteBytes>:

// Battery monitor related
HAL_StatusTypeDef BQ27441_i2cWriteBytes(uint16_t memAddress, uint8_t *pData, uint16_t Size) {
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b086      	sub	sp, #24
 8000fcc:	af04      	add	r7, sp, #16
 8000fce:	4603      	mov	r3, r0
 8000fd0:	6039      	str	r1, [r7, #0]
 8000fd2:	80fb      	strh	r3, [r7, #6]
 8000fd4:	4613      	mov	r3, r2
 8000fd6:	80bb      	strh	r3, [r7, #4]
    return HAL_I2C_Mem_Write(&hi2c3, BQ27441_I2C_ADDRESS << 1, memAddress, I2C_MEMADD_SIZE_8BIT, pData, Size, HAL_MAX_DELAY);
 8000fd8:	88fa      	ldrh	r2, [r7, #6]
 8000fda:	f04f 33ff 	mov.w	r3, #4294967295
 8000fde:	9302      	str	r3, [sp, #8]
 8000fe0:	88bb      	ldrh	r3, [r7, #4]
 8000fe2:	9301      	str	r3, [sp, #4]
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	9300      	str	r3, [sp, #0]
 8000fe8:	2301      	movs	r3, #1
 8000fea:	21aa      	movs	r1, #170	; 0xaa
 8000fec:	4803      	ldr	r0, [pc, #12]	; (8000ffc <BQ27441_i2cWriteBytes+0x34>)
 8000fee:	f002 f831 	bl	8003054 <HAL_I2C_Mem_Write>
 8000ff2:	4603      	mov	r3, r0
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	3708      	adds	r7, #8
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	200001b0 	.word	0x200001b0

08001000 <BQ27441_i2cReadBytes>:

HAL_StatusTypeDef BQ27441_i2cReadBytes(uint16_t memAddress, uint8_t *pData, uint16_t Size) {
 8001000:	b580      	push	{r7, lr}
 8001002:	b086      	sub	sp, #24
 8001004:	af04      	add	r7, sp, #16
 8001006:	4603      	mov	r3, r0
 8001008:	6039      	str	r1, [r7, #0]
 800100a:	80fb      	strh	r3, [r7, #6]
 800100c:	4613      	mov	r3, r2
 800100e:	80bb      	strh	r3, [r7, #4]
    return HAL_I2C_Mem_Read(&hi2c3, BQ27441_I2C_ADDRESS << 1, memAddress, I2C_MEMADD_SIZE_8BIT, pData, Size, HAL_MAX_DELAY);
 8001010:	88fa      	ldrh	r2, [r7, #6]
 8001012:	f04f 33ff 	mov.w	r3, #4294967295
 8001016:	9302      	str	r3, [sp, #8]
 8001018:	88bb      	ldrh	r3, [r7, #4]
 800101a:	9301      	str	r3, [sp, #4]
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	9300      	str	r3, [sp, #0]
 8001020:	2301      	movs	r3, #1
 8001022:	21aa      	movs	r1, #170	; 0xaa
 8001024:	4803      	ldr	r0, [pc, #12]	; (8001034 <BQ27441_i2cReadBytes+0x34>)
 8001026:	f002 f90f 	bl	8003248 <HAL_I2C_Mem_Read>
 800102a:	4603      	mov	r3, r0
}
 800102c:	4618      	mov	r0, r3
 800102e:	3708      	adds	r7, #8
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	200001b0 	.word	0x200001b0

08001038 <BQ27441_readWord>:

uint16_t BQ27441_readWord(uint16_t subAddress) {
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	4603      	mov	r3, r0
 8001040:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    BQ27441_i2cReadBytes(subAddress, data, 2);
 8001042:	f107 010c 	add.w	r1, r7, #12
 8001046:	88fb      	ldrh	r3, [r7, #6]
 8001048:	2202      	movs	r2, #2
 800104a:	4618      	mov	r0, r3
 800104c:	f7ff ffd8 	bl	8001000 <BQ27441_i2cReadBytes>
    return ((uint16_t) data[1] << 8) | data[0];
 8001050:	7b7b      	ldrb	r3, [r7, #13]
 8001052:	021b      	lsls	r3, r3, #8
 8001054:	b21a      	sxth	r2, r3
 8001056:	7b3b      	ldrb	r3, [r7, #12]
 8001058:	b21b      	sxth	r3, r3
 800105a:	4313      	orrs	r3, r2
 800105c:	b21b      	sxth	r3, r3
 800105e:	b29b      	uxth	r3, r3
}
 8001060:	4618      	mov	r0, r3
 8001062:	3710      	adds	r7, #16
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}

08001068 <BQ27441_soc>:

uint16_t BQ27441_soc(soc_measure type) {
 8001068:	b580      	push	{r7, lr}
 800106a:	b084      	sub	sp, #16
 800106c:	af00      	add	r7, sp, #0
 800106e:	4603      	mov	r3, r0
 8001070:	71fb      	strb	r3, [r7, #7]
    //type = FILTERED;
    uint16_t socRet = 0;
 8001072:	2300      	movs	r3, #0
 8001074:	81fb      	strh	r3, [r7, #14]
    switch (type) {
 8001076:	79fb      	ldrb	r3, [r7, #7]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d002      	beq.n	8001082 <BQ27441_soc+0x1a>
 800107c:	2b01      	cmp	r3, #1
 800107e:	d006      	beq.n	800108e <BQ27441_soc+0x26>
 8001080:	e00b      	b.n	800109a <BQ27441_soc+0x32>
        case FILTERED:
            socRet = BQ27441_readWord(BQ27441_COMMAND_SOC);
 8001082:	201c      	movs	r0, #28
 8001084:	f7ff ffd8 	bl	8001038 <BQ27441_readWord>
 8001088:	4603      	mov	r3, r0
 800108a:	81fb      	strh	r3, [r7, #14]
            break;
 800108c:	e005      	b.n	800109a <BQ27441_soc+0x32>
        case UNFILTERED:
            socRet = BQ27441_readWord(BQ27441_COMMAND_SOC_UNFL);
 800108e:	2030      	movs	r0, #48	; 0x30
 8001090:	f7ff ffd2 	bl	8001038 <BQ27441_readWord>
 8001094:	4603      	mov	r3, r0
 8001096:	81fb      	strh	r3, [r7, #14]
            break;
 8001098:	bf00      	nop
    }
    return socRet;
 800109a:	89fb      	ldrh	r3, [r7, #14]
}
 800109c:	4618      	mov	r0, r3
 800109e:	3710      	adds	r7, #16
 80010a0:	46bd      	mov	sp, r7
 80010a2:	bd80      	pop	{r7, pc}

080010a4 <BQ27441_deviceType>:

int16_t BQ27441_power(void) {
    return (int16_t) BQ27441_readWord(BQ27441_COMMAND_AVG_POWER);
}

uint16_t BQ27441_deviceType(void) {
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0
	// command sent to slave to tell it master wants to know devicetype
	// 0xFF to get right 8 bits of BQ27441_CONTROL_DEVICE_TYPE
	// >>8 to get left 8 bits, discarding right 8 bits of BQ27441_CONTROL_DEVICE_TYPE
    uint8_t command[2] = {BQ27441_CONTROL_DEVICE_TYPE & 0xFF, BQ27441_CONTROL_DEVICE_TYPE >> 8};
 80010aa:	2301      	movs	r3, #1
 80010ac:	80bb      	strh	r3, [r7, #4]
    uint8_t data[2];
    uint16_t deviceType = 0;
 80010ae:	2300      	movs	r3, #0
 80010b0:	80fb      	strh	r3, [r7, #6]

    BQ27441_i2cWriteBytes(BQ27441_COMMAND_CONTROL, command, sizeof(command)); //write command to slave
 80010b2:	1d3b      	adds	r3, r7, #4
 80010b4:	2202      	movs	r2, #2
 80010b6:	4619      	mov	r1, r3
 80010b8:	2000      	movs	r0, #0
 80010ba:	f7ff ff85 	bl	8000fc8 <BQ27441_i2cWriteBytes>

    HAL_Delay(10); //delay to ensure device is ready
 80010be:	200a      	movs	r0, #10
 80010c0:	f001 f95a 	bl	8002378 <HAL_Delay>

    if (BQ27441_i2cReadBytes(BQ27441_COMMAND_CONTROL, data, sizeof(data)) == HAL_OK) { //read device type from control register
 80010c4:	463b      	mov	r3, r7
 80010c6:	2202      	movs	r2, #2
 80010c8:	4619      	mov	r1, r3
 80010ca:	2000      	movs	r0, #0
 80010cc:	f7ff ff98 	bl	8001000 <BQ27441_i2cReadBytes>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d107      	bne.n	80010e6 <BQ27441_deviceType+0x42>
        deviceType = (data[1] << 8) | data[0];
 80010d6:	787b      	ldrb	r3, [r7, #1]
 80010d8:	021b      	lsls	r3, r3, #8
 80010da:	b21a      	sxth	r2, r3
 80010dc:	783b      	ldrb	r3, [r7, #0]
 80010de:	b21b      	sxth	r3, r3
 80010e0:	4313      	orrs	r3, r2
 80010e2:	b21b      	sxth	r3, r3
 80010e4:	80fb      	strh	r3, [r7, #6]
    }
    return deviceType;
 80010e6:	88fb      	ldrh	r3, [r7, #6]
}
 80010e8:	4618      	mov	r0, r3
 80010ea:	3708      	adds	r7, #8
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <BQ27441_init>:

bool BQ27441_init(BQ27441_ctx_t *dev) {
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
    if (dev == NULL)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d101      	bne.n	8001102 <BQ27441_init+0x12>
        return false;
 80010fe:	2300      	movs	r3, #0
 8001100:	e00a      	b.n	8001118 <BQ27441_init+0x28>
//    ctx.read_reg = dev->read_reg;
//    ctx.write_reg = dev->write_reg;
//    ctx.BQ27441_i2c_address = dev->BQ27441_i2c_address;

    if (BQ27441_deviceType() == BQ27441_DEVICE_ID) {
 8001102:	f7ff ffcf 	bl	80010a4 <BQ27441_deviceType>
 8001106:	4603      	mov	r3, r0
 8001108:	461a      	mov	r2, r3
 800110a:	f240 4321 	movw	r3, #1057	; 0x421
 800110e:	429a      	cmp	r2, r3
 8001110:	d101      	bne.n	8001116 <BQ27441_init+0x26>
        return true;
 8001112:	2301      	movs	r3, #1
 8001114:	e000      	b.n	8001118 <BQ27441_init+0x28>
    } else
        return false;
 8001116:	2300      	movs	r3, #0
}
 8001118:	4618      	mov	r0, r3
 800111a:	3708      	adds	r7, #8
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}

08001120 <Bat_init>:

void Bat_init(BQ27441_ctx_t * dev) {
 8001120:	b580      	push	{r7, lr}
 8001122:	b082      	sub	sp, #8
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
	BQ27441_init(dev);
 8001128:	6878      	ldr	r0, [r7, #4]
 800112a:	f7ff ffe1 	bl	80010f0 <BQ27441_init>
	charge = BQ27441_soc(FILTERED);
 800112e:	2000      	movs	r0, #0
 8001130:	f7ff ff9a 	bl	8001068 <BQ27441_soc>
 8001134:	4603      	mov	r3, r0
 8001136:	b21a      	sxth	r2, r3
 8001138:	4b0c      	ldr	r3, [pc, #48]	; (800116c <Bat_init+0x4c>)
 800113a:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(BAT_CE_GPIO_Port, BAT_CE_Pin, GPIO_PIN_SET);
 800113c:	2201      	movs	r2, #1
 800113e:	2180      	movs	r1, #128	; 0x80
 8001140:	480b      	ldr	r0, [pc, #44]	; (8001170 <Bat_init+0x50>)
 8001142:	f001 fbeb 	bl	800291c <HAL_GPIO_WritePin>
	if (bat_charging && charge < 99) {
 8001146:	4b0b      	ldr	r3, [pc, #44]	; (8001174 <Bat_init+0x54>)
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d009      	beq.n	8001162 <Bat_init+0x42>
 800114e:	4b07      	ldr	r3, [pc, #28]	; (800116c <Bat_init+0x4c>)
 8001150:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001154:	2b62      	cmp	r3, #98	; 0x62
 8001156:	dc04      	bgt.n	8001162 <Bat_init+0x42>
		HAL_GPIO_WritePin(BAT_CE_GPIO_Port, BAT_CE_Pin, GPIO_PIN_RESET);
 8001158:	2200      	movs	r2, #0
 800115a:	2180      	movs	r1, #128	; 0x80
 800115c:	4804      	ldr	r0, [pc, #16]	; (8001170 <Bat_init+0x50>)
 800115e:	f001 fbdd 	bl	800291c <HAL_GPIO_WritePin>
	}
}
 8001162:	bf00      	nop
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	20000830 	.word	0x20000830
 8001170:	40020800 	.word	0x40020800
 8001174:	2000082c 	.word	0x2000082c

08001178 <updateBat>:

void updateBat(void) {
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
	charge = BQ27441_soc(FILTERED);
 800117c:	2000      	movs	r0, #0
 800117e:	f7ff ff73 	bl	8001068 <BQ27441_soc>
 8001182:	4603      	mov	r3, r0
 8001184:	b21a      	sxth	r2, r3
 8001186:	4b0c      	ldr	r3, [pc, #48]	; (80011b8 <updateBat+0x40>)
 8001188:	801a      	strh	r2, [r3, #0]
//	printf("lcd charge: %d\r\n", charge);
	if (bat_charging){
 800118a:	4b0c      	ldr	r3, [pc, #48]	; (80011bc <updateBat+0x44>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d00f      	beq.n	80011b2 <updateBat+0x3a>
		if (charge >= 99) {
 8001192:	4b09      	ldr	r3, [pc, #36]	; (80011b8 <updateBat+0x40>)
 8001194:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001198:	2b62      	cmp	r3, #98	; 0x62
 800119a:	dd05      	ble.n	80011a8 <updateBat+0x30>
			HAL_GPIO_WritePin(BAT_CE_GPIO_Port, BAT_CE_Pin, GPIO_PIN_SET);
 800119c:	2201      	movs	r2, #1
 800119e:	2180      	movs	r1, #128	; 0x80
 80011a0:	4807      	ldr	r0, [pc, #28]	; (80011c0 <updateBat+0x48>)
 80011a2:	f001 fbbb 	bl	800291c <HAL_GPIO_WritePin>
		else {
			HAL_GPIO_WritePin(BAT_CE_GPIO_Port, BAT_CE_Pin, GPIO_PIN_RESET);
		}
	}

}
 80011a6:	e004      	b.n	80011b2 <updateBat+0x3a>
			HAL_GPIO_WritePin(BAT_CE_GPIO_Port, BAT_CE_Pin, GPIO_PIN_RESET);
 80011a8:	2200      	movs	r2, #0
 80011aa:	2180      	movs	r1, #128	; 0x80
 80011ac:	4804      	ldr	r0, [pc, #16]	; (80011c0 <updateBat+0x48>)
 80011ae:	f001 fbb5 	bl	800291c <HAL_GPIO_WritePin>
}
 80011b2:	bf00      	nop
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	20000830 	.word	0x20000830
 80011bc:	2000082c 	.word	0x2000082c
 80011c0:	40020800 	.word	0x40020800

080011c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b086      	sub	sp, #24
 80011c8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011ca:	f001 f863 	bl	8002294 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011ce:	f000 f90b 	bl	80013e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011d2:	f000 facf 	bl	8001774 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80011d6:	f000 faa3 	bl	8001720 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80011da:	f000 f99b 	bl	8001514 <MX_SPI2_Init>
  MX_SPI3_Init();
 80011de:	f000 f9cf 	bl	8001580 <MX_SPI3_Init>
  MX_TIM2_Init();
 80011e2:	f000 fa03 	bl	80015ec <MX_TIM2_Init>
  MX_TIM3_Init();
 80011e6:	f000 fa4d 	bl	8001684 <MX_TIM3_Init>
  MX_FATFS_Init();
 80011ea:	f007 fe01 	bl	8008df0 <MX_FATFS_Init>
  MX_USB_DEVICE_Init();
 80011ee:	f00c fc0b 	bl	800da08 <MX_USB_DEVICE_Init>
  MX_I2C3_Init();
 80011f2:	f000 f961 	bl	80014b8 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */

  // Initialize the screen
  printf("\r\n~*~* PROTOTYPE *~*~\r\n");
 80011f6:	4864      	ldr	r0, [pc, #400]	; (8001388 <main+0x1c4>)
 80011f8:	f00d f8ec 	bl	800e3d4 <puts>
  ILI9341_Init();
 80011fc:	f7ff fa7e 	bl	80006fc <ILI9341_Init>
  ILI9341_FillScreen(ILI9341_BLACK);
 8001200:	2000      	movs	r0, #0
 8001202:	f7ff fd0b 	bl	8000c1c <ILI9341_FillScreen>

  // Disable charging
  HAL_GPIO_WritePin(BAT_CE_GPIO_Port, BAT_CE_Pin, GPIO_PIN_SET);
 8001206:	2201      	movs	r2, #1
 8001208:	2180      	movs	r1, #128	; 0x80
 800120a:	4860      	ldr	r0, [pc, #384]	; (800138c <main+0x1c8>)
 800120c:	f001 fb86 	bl	800291c <HAL_GPIO_WritePin>

  // Connect to battery monitor
  HAL_StatusTypeDef res;
  uint8_t receiveBuffer[1];
  printf("Connecting to battery monitor\r\n");
 8001210:	485f      	ldr	r0, [pc, #380]	; (8001390 <main+0x1cc>)
 8001212:	f00d f8df 	bl	800e3d4 <puts>
  while (1) {
	if (HAL_I2C_Master_Receive(&hi2c3, (uint16_t) BQ27441_I2C_ADDRESS << 1, receiveBuffer, sizeof(receiveBuffer), HAL_MAX_DELAY) == HAL_OK) {
 8001216:	1d3a      	adds	r2, r7, #4
 8001218:	f04f 33ff 	mov.w	r3, #4294967295
 800121c:	9300      	str	r3, [sp, #0]
 800121e:	2301      	movs	r3, #1
 8001220:	21aa      	movs	r1, #170	; 0xaa
 8001222:	485c      	ldr	r0, [pc, #368]	; (8001394 <main+0x1d0>)
 8001224:	f001 fcf0 	bl	8002c08 <HAL_I2C_Master_Receive>
 8001228:	4603      	mov	r3, r0
 800122a:	2b00      	cmp	r3, #0
 800122c:	d1f3      	bne.n	8001216 <main+0x52>
	  printf("Device found\r\n");
 800122e:	485a      	ldr	r0, [pc, #360]	; (8001398 <main+0x1d4>)
 8001230:	f00d f8d0 	bl	800e3d4 <puts>
	  break;
 8001234:	bf00      	nop
	}
  }

  // Initialize Battery monitor
  Bat_init(&BQ27441);
 8001236:	4859      	ldr	r0, [pc, #356]	; (800139c <main+0x1d8>)
 8001238:	f7ff ff72 	bl	8001120 <Bat_init>

  // Let SD card settle
  HAL_Delay(1000);
 800123c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001240:	f001 f89a 	bl	8002378 <HAL_Delay>

  // Check if SD card is connected
  if (HAL_GPIO_ReadPin(SD_Detect_GPIO_Port, SD_Detect_Pin) == GPIO_PIN_RESET) {
 8001244:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001248:	4855      	ldr	r0, [pc, #340]	; (80013a0 <main+0x1dc>)
 800124a:	f001 fb4f 	bl	80028ec <HAL_GPIO_ReadPin>
 800124e:	4603      	mov	r3, r0
 8001250:	2b00      	cmp	r3, #0
 8001252:	d14f      	bne.n	80012f4 <main+0x130>
	  printf("Please check SD card connection\r\n");
 8001254:	4853      	ldr	r0, [pc, #332]	; (80013a4 <main+0x1e0>)
 8001256:	f00d f8bd 	bl	800e3d4 <puts>
	  ILI9341_WriteString(65, 100, "Please check", Font_16x26, ILI9341_WHITE, ILI9341_BLACK);
 800125a:	4b53      	ldr	r3, [pc, #332]	; (80013a8 <main+0x1e4>)
 800125c:	2200      	movs	r2, #0
 800125e:	9202      	str	r2, [sp, #8]
 8001260:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001264:	9201      	str	r2, [sp, #4]
 8001266:	685a      	ldr	r2, [r3, #4]
 8001268:	9200      	str	r2, [sp, #0]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a4f      	ldr	r2, [pc, #316]	; (80013ac <main+0x1e8>)
 800126e:	2164      	movs	r1, #100	; 0x64
 8001270:	2041      	movs	r0, #65	; 0x41
 8001272:	f7ff fc17 	bl	8000aa4 <ILI9341_WriteString>
	  ILI9341_WriteString(100,  130,  "SD card", Font_16x26, ILI9341_WHITE, ILI9341_BLACK);
 8001276:	4b4c      	ldr	r3, [pc, #304]	; (80013a8 <main+0x1e4>)
 8001278:	2200      	movs	r2, #0
 800127a:	9202      	str	r2, [sp, #8]
 800127c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001280:	9201      	str	r2, [sp, #4]
 8001282:	685a      	ldr	r2, [r3, #4]
 8001284:	9200      	str	r2, [sp, #0]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a49      	ldr	r2, [pc, #292]	; (80013b0 <main+0x1ec>)
 800128a:	2182      	movs	r1, #130	; 0x82
 800128c:	2064      	movs	r0, #100	; 0x64
 800128e:	f7ff fc09 	bl	8000aa4 <ILI9341_WriteString>
	  while (1) {
		  if(HAL_GPIO_ReadPin(SD_Detect_GPIO_Port, SD_Detect_Pin) == GPIO_PIN_SET) {
 8001292:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001296:	4842      	ldr	r0, [pc, #264]	; (80013a0 <main+0x1dc>)
 8001298:	f001 fb28 	bl	80028ec <HAL_GPIO_ReadPin>
 800129c:	4603      	mov	r3, r0
 800129e:	2b01      	cmp	r3, #1
 80012a0:	d123      	bne.n	80012ea <main+0x126>
			  ILI9341_FillScreen(ILI9341_BLACK);
 80012a2:	2000      	movs	r0, #0
 80012a4:	f7ff fcba 	bl	8000c1c <ILI9341_FillScreen>
			  ILI9341_WriteString(90, 110, "SD card", Font_16x26, ILI9341_WHITE, ILI9341_BLACK);
 80012a8:	4b3f      	ldr	r3, [pc, #252]	; (80013a8 <main+0x1e4>)
 80012aa:	2200      	movs	r2, #0
 80012ac:	9202      	str	r2, [sp, #8]
 80012ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012b2:	9201      	str	r2, [sp, #4]
 80012b4:	685a      	ldr	r2, [r3, #4]
 80012b6:	9200      	str	r2, [sp, #0]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4a3d      	ldr	r2, [pc, #244]	; (80013b0 <main+0x1ec>)
 80012bc:	216e      	movs	r1, #110	; 0x6e
 80012be:	205a      	movs	r0, #90	; 0x5a
 80012c0:	f7ff fbf0 	bl	8000aa4 <ILI9341_WriteString>
	          ILI9341_WriteString(75, 130, "connected", Font_16x26, ILI9341_WHITE, ILI9341_BLACK);
 80012c4:	4b38      	ldr	r3, [pc, #224]	; (80013a8 <main+0x1e4>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	9202      	str	r2, [sp, #8]
 80012ca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012ce:	9201      	str	r2, [sp, #4]
 80012d0:	685a      	ldr	r2, [r3, #4]
 80012d2:	9200      	str	r2, [sp, #0]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4a37      	ldr	r2, [pc, #220]	; (80013b4 <main+0x1f0>)
 80012d8:	2182      	movs	r1, #130	; 0x82
 80012da:	204b      	movs	r0, #75	; 0x4b
 80012dc:	f7ff fbe2 	bl	8000aa4 <ILI9341_WriteString>
			  HAL_Delay(1000);
 80012e0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012e4:	f001 f848 	bl	8002378 <HAL_Delay>
			  break;
 80012e8:	e004      	b.n	80012f4 <main+0x130>
		  }
          HAL_Delay(500);
 80012ea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80012ee:	f001 f843 	bl	8002378 <HAL_Delay>
		  if(HAL_GPIO_ReadPin(SD_Detect_GPIO_Port, SD_Detect_Pin) == GPIO_PIN_SET) {
 80012f2:	e7ce      	b.n	8001292 <main+0xce>
	  }
  }
  ILI9341_FillScreen(ILI9341_BLACK);
 80012f4:	2000      	movs	r0, #0
 80012f6:	f7ff fc91 	bl	8000c1c <ILI9341_FillScreen>

  // Mount SD Card
  fres = f_mount(&fs, "", 1);
 80012fa:	2201      	movs	r2, #1
 80012fc:	492e      	ldr	r1, [pc, #184]	; (80013b8 <main+0x1f4>)
 80012fe:	482f      	ldr	r0, [pc, #188]	; (80013bc <main+0x1f8>)
 8001300:	f00b fd32 	bl	800cd68 <f_mount>
 8001304:	4603      	mov	r3, r0
 8001306:	461a      	mov	r2, r3
 8001308:	4b2d      	ldr	r3, [pc, #180]	; (80013c0 <main+0x1fc>)
 800130a:	701a      	strb	r2, [r3, #0]
  if (fres != FR_OK) {
 800130c:	4b2c      	ldr	r3, [pc, #176]	; (80013c0 <main+0x1fc>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d006      	beq.n	8001322 <main+0x15e>
	printf("f_mount error (%i)\r\n", fres);
 8001314:	4b2a      	ldr	r3, [pc, #168]	; (80013c0 <main+0x1fc>)
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	4619      	mov	r1, r3
 800131a:	482a      	ldr	r0, [pc, #168]	; (80013c4 <main+0x200>)
 800131c:	f00c ffd4 	bl	800e2c8 <iprintf>
	while(1);
 8001320:	e7fe      	b.n	8001320 <main+0x15c>
  }
  displayImage(LOGO, LOGO_X, LOGO_Y);
 8001322:	223c      	movs	r2, #60	; 0x3c
 8001324:	210a      	movs	r1, #10
 8001326:	4828      	ldr	r0, [pc, #160]	; (80013c8 <main+0x204>)
 8001328:	f7ff fc9c 	bl	8000c64 <displayImage>
  // Check USB connection
  if (HAL_GPIO_ReadPin(USB_Detect_GPIO_Port, USB_Detect_Pin) == GPIO_PIN_SET) {
 800132c:	2120      	movs	r1, #32
 800132e:	4817      	ldr	r0, [pc, #92]	; (800138c <main+0x1c8>)
 8001330:	f001 fadc 	bl	80028ec <HAL_GPIO_ReadPin>
 8001334:	4603      	mov	r3, r0
 8001336:	2b01      	cmp	r3, #1
 8001338:	d112      	bne.n	8001360 <main+0x19c>
	  // If USB
	  // get battery percentage and status
	  bat_charging = 1;
 800133a:	4b24      	ldr	r3, [pc, #144]	; (80013cc <main+0x208>)
 800133c:	2201      	movs	r2, #1
 800133e:	601a      	str	r2, [r3, #0]
	  updateBat();
 8001340:	f7ff ff1a 	bl	8001178 <updateBat>

	  // show USB symbol, battery percentage
	  printf("Connection status: USB\r\n");
 8001344:	4822      	ldr	r0, [pc, #136]	; (80013d0 <main+0x20c>)
 8001346:	f00d f845 	bl	800e3d4 <puts>
	  displayImage(USB, STATUS_X, STATUS_Y);
 800134a:	2278      	movs	r2, #120	; 0x78
 800134c:	21c8      	movs	r1, #200	; 0xc8
 800134e:	4821      	ldr	r0, [pc, #132]	; (80013d4 <main+0x210>)
 8001350:	f7ff fc88 	bl	8000c64 <displayImage>
	  dispBat();
 8001354:	f000 fb20 	bl	8001998 <dispBat>

	  // Enable USB timer interrupt
	  HAL_TIM_Base_Start_IT(&htim3);
 8001358:	481f      	ldr	r0, [pc, #124]	; (80013d8 <main+0x214>)
 800135a:	f005 f943 	bl	80065e4 <HAL_TIM_Base_Start_IT>
 800135e:	e00e      	b.n	800137e <main+0x1ba>
  }
  else {
	  // If not USB
	  // get battery percentage and status
	  bat_charging = 0;
 8001360:	4b1a      	ldr	r3, [pc, #104]	; (80013cc <main+0x208>)
 8001362:	2200      	movs	r2, #0
 8001364:	601a      	str	r2, [r3, #0]
	  updateBat();
 8001366:	f7ff ff07 	bl	8001178 <updateBat>

	  // show bluetooth symbol, battery percentage
	  printf("Connection status: Bluetooth\r\n");
 800136a:	481c      	ldr	r0, [pc, #112]	; (80013dc <main+0x218>)
 800136c:	f00d f832 	bl	800e3d4 <puts>
	  displayImage(BLUETOOTH, STATUS_X, STATUS_Y);
 8001370:	2278      	movs	r2, #120	; 0x78
 8001372:	21c8      	movs	r1, #200	; 0xc8
 8001374:	481a      	ldr	r0, [pc, #104]	; (80013e0 <main+0x21c>)
 8001376:	f7ff fc75 	bl	8000c64 <displayImage>
	  dispBat();
 800137a:	f000 fb0d 	bl	8001998 <dispBat>
	  // Enable Bluetooth
  }

//  ILI9341_WriteString(80, 120, "LOGO", Font_16x26, ILI9341_WHITE, ILI9341_BLACK);
  // Enable buttons interrupt
  HAL_TIM_Base_Start_IT(&htim2);
 800137e:	4819      	ldr	r0, [pc, #100]	; (80013e4 <main+0x220>)
 8001380:	f005 f930 	bl	80065e4 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001384:	e7fe      	b.n	8001384 <main+0x1c0>
 8001386:	bf00      	nop
 8001388:	0800f7c4 	.word	0x0800f7c4
 800138c:	40020800 	.word	0x40020800
 8001390:	0800f7dc 	.word	0x0800f7dc
 8001394:	200001b0 	.word	0x200001b0
 8001398:	0800f7fc 	.word	0x0800f7fc
 800139c:	20000018 	.word	0x20000018
 80013a0:	40020400 	.word	0x40020400
 80013a4:	0800f80c 	.word	0x0800f80c
 80013a8:	20000010 	.word	0x20000010
 80013ac:	0800f830 	.word	0x0800f830
 80013b0:	0800f840 	.word	0x0800f840
 80013b4:	0800f848 	.word	0x0800f848
 80013b8:	0800f854 	.word	0x0800f854
 80013bc:	200003c8 	.word	0x200003c8
 80013c0:	20000828 	.word	0x20000828
 80013c4:	0800f858 	.word	0x0800f858
 80013c8:	0800f870 	.word	0x0800f870
 80013cc:	2000082c 	.word	0x2000082c
 80013d0:	0800f87c 	.word	0x0800f87c
 80013d4:	0800f894 	.word	0x0800f894
 80013d8:	200002fc 	.word	0x200002fc
 80013dc:	0800f89c 	.word	0x0800f89c
 80013e0:	0800f8bc 	.word	0x0800f8bc
 80013e4:	200002b4 	.word	0x200002b4

080013e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b094      	sub	sp, #80	; 0x50
 80013ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013ee:	f107 0320 	add.w	r3, r7, #32
 80013f2:	2230      	movs	r2, #48	; 0x30
 80013f4:	2100      	movs	r1, #0
 80013f6:	4618      	mov	r0, r3
 80013f8:	f00c ff5e 	bl	800e2b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013fc:	f107 030c 	add.w	r3, r7, #12
 8001400:	2200      	movs	r2, #0
 8001402:	601a      	str	r2, [r3, #0]
 8001404:	605a      	str	r2, [r3, #4]
 8001406:	609a      	str	r2, [r3, #8]
 8001408:	60da      	str	r2, [r3, #12]
 800140a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800140c:	2300      	movs	r3, #0
 800140e:	60bb      	str	r3, [r7, #8]
 8001410:	4b27      	ldr	r3, [pc, #156]	; (80014b0 <SystemClock_Config+0xc8>)
 8001412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001414:	4a26      	ldr	r2, [pc, #152]	; (80014b0 <SystemClock_Config+0xc8>)
 8001416:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800141a:	6413      	str	r3, [r2, #64]	; 0x40
 800141c:	4b24      	ldr	r3, [pc, #144]	; (80014b0 <SystemClock_Config+0xc8>)
 800141e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001420:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001424:	60bb      	str	r3, [r7, #8]
 8001426:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001428:	2300      	movs	r3, #0
 800142a:	607b      	str	r3, [r7, #4]
 800142c:	4b21      	ldr	r3, [pc, #132]	; (80014b4 <SystemClock_Config+0xcc>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4a20      	ldr	r2, [pc, #128]	; (80014b4 <SystemClock_Config+0xcc>)
 8001432:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001436:	6013      	str	r3, [r2, #0]
 8001438:	4b1e      	ldr	r3, [pc, #120]	; (80014b4 <SystemClock_Config+0xcc>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001440:	607b      	str	r3, [r7, #4]
 8001442:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001444:	2301      	movs	r3, #1
 8001446:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001448:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800144c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800144e:	2302      	movs	r3, #2
 8001450:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001452:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001456:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001458:	2304      	movs	r3, #4
 800145a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 800145c:	23c0      	movs	r3, #192	; 0xc0
 800145e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001460:	2304      	movs	r3, #4
 8001462:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001464:	2308      	movs	r3, #8
 8001466:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001468:	f107 0320 	add.w	r3, r7, #32
 800146c:	4618      	mov	r0, r3
 800146e:	f003 ff9f 	bl	80053b0 <HAL_RCC_OscConfig>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001478:	f000 fc21 	bl	8001cbe <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800147c:	230f      	movs	r3, #15
 800147e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001480:	2302      	movs	r3, #2
 8001482:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001484:	2300      	movs	r3, #0
 8001486:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001488:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800148c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800148e:	2300      	movs	r3, #0
 8001490:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001492:	f107 030c 	add.w	r3, r7, #12
 8001496:	2103      	movs	r1, #3
 8001498:	4618      	mov	r0, r3
 800149a:	f004 fa01 	bl	80058a0 <HAL_RCC_ClockConfig>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80014a4:	f000 fc0b 	bl	8001cbe <Error_Handler>
  }
}
 80014a8:	bf00      	nop
 80014aa:	3750      	adds	r7, #80	; 0x50
 80014ac:	46bd      	mov	sp, r7
 80014ae:	bd80      	pop	{r7, pc}
 80014b0:	40023800 	.word	0x40023800
 80014b4:	40007000 	.word	0x40007000

080014b8 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80014bc:	4b12      	ldr	r3, [pc, #72]	; (8001508 <MX_I2C3_Init+0x50>)
 80014be:	4a13      	ldr	r2, [pc, #76]	; (800150c <MX_I2C3_Init+0x54>)
 80014c0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 400000;
 80014c2:	4b11      	ldr	r3, [pc, #68]	; (8001508 <MX_I2C3_Init+0x50>)
 80014c4:	4a12      	ldr	r2, [pc, #72]	; (8001510 <MX_I2C3_Init+0x58>)
 80014c6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80014c8:	4b0f      	ldr	r3, [pc, #60]	; (8001508 <MX_I2C3_Init+0x50>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80014ce:	4b0e      	ldr	r3, [pc, #56]	; (8001508 <MX_I2C3_Init+0x50>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80014d4:	4b0c      	ldr	r3, [pc, #48]	; (8001508 <MX_I2C3_Init+0x50>)
 80014d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80014da:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80014dc:	4b0a      	ldr	r3, [pc, #40]	; (8001508 <MX_I2C3_Init+0x50>)
 80014de:	2200      	movs	r2, #0
 80014e0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80014e2:	4b09      	ldr	r3, [pc, #36]	; (8001508 <MX_I2C3_Init+0x50>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80014e8:	4b07      	ldr	r3, [pc, #28]	; (8001508 <MX_I2C3_Init+0x50>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80014ee:	4b06      	ldr	r3, [pc, #24]	; (8001508 <MX_I2C3_Init+0x50>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80014f4:	4804      	ldr	r0, [pc, #16]	; (8001508 <MX_I2C3_Init+0x50>)
 80014f6:	f001 fa43 	bl	8002980 <HAL_I2C_Init>
 80014fa:	4603      	mov	r3, r0
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d001      	beq.n	8001504 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001500:	f000 fbdd 	bl	8001cbe <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001504:	bf00      	nop
 8001506:	bd80      	pop	{r7, pc}
 8001508:	200001b0 	.word	0x200001b0
 800150c:	40005c00 	.word	0x40005c00
 8001510:	00061a80 	.word	0x00061a80

08001514 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001518:	4b17      	ldr	r3, [pc, #92]	; (8001578 <MX_SPI2_Init+0x64>)
 800151a:	4a18      	ldr	r2, [pc, #96]	; (800157c <MX_SPI2_Init+0x68>)
 800151c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800151e:	4b16      	ldr	r3, [pc, #88]	; (8001578 <MX_SPI2_Init+0x64>)
 8001520:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001524:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001526:	4b14      	ldr	r3, [pc, #80]	; (8001578 <MX_SPI2_Init+0x64>)
 8001528:	2200      	movs	r2, #0
 800152a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800152c:	4b12      	ldr	r3, [pc, #72]	; (8001578 <MX_SPI2_Init+0x64>)
 800152e:	2200      	movs	r2, #0
 8001530:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001532:	4b11      	ldr	r3, [pc, #68]	; (8001578 <MX_SPI2_Init+0x64>)
 8001534:	2200      	movs	r2, #0
 8001536:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001538:	4b0f      	ldr	r3, [pc, #60]	; (8001578 <MX_SPI2_Init+0x64>)
 800153a:	2200      	movs	r2, #0
 800153c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800153e:	4b0e      	ldr	r3, [pc, #56]	; (8001578 <MX_SPI2_Init+0x64>)
 8001540:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001544:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001546:	4b0c      	ldr	r3, [pc, #48]	; (8001578 <MX_SPI2_Init+0x64>)
 8001548:	2230      	movs	r2, #48	; 0x30
 800154a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800154c:	4b0a      	ldr	r3, [pc, #40]	; (8001578 <MX_SPI2_Init+0x64>)
 800154e:	2200      	movs	r2, #0
 8001550:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001552:	4b09      	ldr	r3, [pc, #36]	; (8001578 <MX_SPI2_Init+0x64>)
 8001554:	2200      	movs	r2, #0
 8001556:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001558:	4b07      	ldr	r3, [pc, #28]	; (8001578 <MX_SPI2_Init+0x64>)
 800155a:	2200      	movs	r2, #0
 800155c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800155e:	4b06      	ldr	r3, [pc, #24]	; (8001578 <MX_SPI2_Init+0x64>)
 8001560:	220a      	movs	r2, #10
 8001562:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001564:	4804      	ldr	r0, [pc, #16]	; (8001578 <MX_SPI2_Init+0x64>)
 8001566:	f004 fbbb 	bl	8005ce0 <HAL_SPI_Init>
 800156a:	4603      	mov	r3, r0
 800156c:	2b00      	cmp	r3, #0
 800156e:	d001      	beq.n	8001574 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001570:	f000 fba5 	bl	8001cbe <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001574:	bf00      	nop
 8001576:	bd80      	pop	{r7, pc}
 8001578:	20000204 	.word	0x20000204
 800157c:	40003800 	.word	0x40003800

08001580 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8001584:	4b17      	ldr	r3, [pc, #92]	; (80015e4 <MX_SPI3_Init+0x64>)
 8001586:	4a18      	ldr	r2, [pc, #96]	; (80015e8 <MX_SPI3_Init+0x68>)
 8001588:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800158a:	4b16      	ldr	r3, [pc, #88]	; (80015e4 <MX_SPI3_Init+0x64>)
 800158c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001590:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001592:	4b14      	ldr	r3, [pc, #80]	; (80015e4 <MX_SPI3_Init+0x64>)
 8001594:	2200      	movs	r2, #0
 8001596:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001598:	4b12      	ldr	r3, [pc, #72]	; (80015e4 <MX_SPI3_Init+0x64>)
 800159a:	2200      	movs	r2, #0
 800159c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800159e:	4b11      	ldr	r3, [pc, #68]	; (80015e4 <MX_SPI3_Init+0x64>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015a4:	4b0f      	ldr	r3, [pc, #60]	; (80015e4 <MX_SPI3_Init+0x64>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80015aa:	4b0e      	ldr	r3, [pc, #56]	; (80015e4 <MX_SPI3_Init+0x64>)
 80015ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015b0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80015b2:	4b0c      	ldr	r3, [pc, #48]	; (80015e4 <MX_SPI3_Init+0x64>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80015b8:	4b0a      	ldr	r3, [pc, #40]	; (80015e4 <MX_SPI3_Init+0x64>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80015be:	4b09      	ldr	r3, [pc, #36]	; (80015e4 <MX_SPI3_Init+0x64>)
 80015c0:	2200      	movs	r2, #0
 80015c2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015c4:	4b07      	ldr	r3, [pc, #28]	; (80015e4 <MX_SPI3_Init+0x64>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80015ca:	4b06      	ldr	r3, [pc, #24]	; (80015e4 <MX_SPI3_Init+0x64>)
 80015cc:	220a      	movs	r2, #10
 80015ce:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80015d0:	4804      	ldr	r0, [pc, #16]	; (80015e4 <MX_SPI3_Init+0x64>)
 80015d2:	f004 fb85 	bl	8005ce0 <HAL_SPI_Init>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80015dc:	f000 fb6f 	bl	8001cbe <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80015e0:	bf00      	nop
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	2000025c 	.word	0x2000025c
 80015e8:	40003c00 	.word	0x40003c00

080015ec <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b086      	sub	sp, #24
 80015f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015f2:	f107 0308 	add.w	r3, r7, #8
 80015f6:	2200      	movs	r2, #0
 80015f8:	601a      	str	r2, [r3, #0]
 80015fa:	605a      	str	r2, [r3, #4]
 80015fc:	609a      	str	r2, [r3, #8]
 80015fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001600:	463b      	mov	r3, r7
 8001602:	2200      	movs	r2, #0
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001608:	4b1d      	ldr	r3, [pc, #116]	; (8001680 <MX_TIM2_Init+0x94>)
 800160a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800160e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 96-1;
 8001610:	4b1b      	ldr	r3, [pc, #108]	; (8001680 <MX_TIM2_Init+0x94>)
 8001612:	225f      	movs	r2, #95	; 0x5f
 8001614:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001616:	4b1a      	ldr	r3, [pc, #104]	; (8001680 <MX_TIM2_Init+0x94>)
 8001618:	2200      	movs	r2, #0
 800161a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 800161c:	4b18      	ldr	r3, [pc, #96]	; (8001680 <MX_TIM2_Init+0x94>)
 800161e:	2263      	movs	r2, #99	; 0x63
 8001620:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001622:	4b17      	ldr	r3, [pc, #92]	; (8001680 <MX_TIM2_Init+0x94>)
 8001624:	2200      	movs	r2, #0
 8001626:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001628:	4b15      	ldr	r3, [pc, #84]	; (8001680 <MX_TIM2_Init+0x94>)
 800162a:	2200      	movs	r2, #0
 800162c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800162e:	4814      	ldr	r0, [pc, #80]	; (8001680 <MX_TIM2_Init+0x94>)
 8001630:	f004 ff88 	bl	8006544 <HAL_TIM_Base_Init>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 800163a:	f000 fb40 	bl	8001cbe <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800163e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001642:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001644:	f107 0308 	add.w	r3, r7, #8
 8001648:	4619      	mov	r1, r3
 800164a:	480d      	ldr	r0, [pc, #52]	; (8001680 <MX_TIM2_Init+0x94>)
 800164c:	f005 f934 	bl	80068b8 <HAL_TIM_ConfigClockSource>
 8001650:	4603      	mov	r3, r0
 8001652:	2b00      	cmp	r3, #0
 8001654:	d001      	beq.n	800165a <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 8001656:	f000 fb32 	bl	8001cbe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800165a:	2300      	movs	r3, #0
 800165c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800165e:	2300      	movs	r3, #0
 8001660:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001662:	463b      	mov	r3, r7
 8001664:	4619      	mov	r1, r3
 8001666:	4806      	ldr	r0, [pc, #24]	; (8001680 <MX_TIM2_Init+0x94>)
 8001668:	f005 fb30 	bl	8006ccc <HAL_TIMEx_MasterConfigSynchronization>
 800166c:	4603      	mov	r3, r0
 800166e:	2b00      	cmp	r3, #0
 8001670:	d001      	beq.n	8001676 <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8001672:	f000 fb24 	bl	8001cbe <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001676:	bf00      	nop
 8001678:	3718      	adds	r7, #24
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	200002b4 	.word	0x200002b4

08001684 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b086      	sub	sp, #24
 8001688:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800168a:	f107 0308 	add.w	r3, r7, #8
 800168e:	2200      	movs	r2, #0
 8001690:	601a      	str	r2, [r3, #0]
 8001692:	605a      	str	r2, [r3, #4]
 8001694:	609a      	str	r2, [r3, #8]
 8001696:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001698:	463b      	mov	r3, r7
 800169a:	2200      	movs	r2, #0
 800169c:	601a      	str	r2, [r3, #0]
 800169e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80016a0:	4b1d      	ldr	r3, [pc, #116]	; (8001718 <MX_TIM3_Init+0x94>)
 80016a2:	4a1e      	ldr	r2, [pc, #120]	; (800171c <MX_TIM3_Init+0x98>)
 80016a4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 800-1;
 80016a6:	4b1c      	ldr	r3, [pc, #112]	; (8001718 <MX_TIM3_Init+0x94>)
 80016a8:	f240 321f 	movw	r2, #799	; 0x31f
 80016ac:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ae:	4b1a      	ldr	r3, [pc, #104]	; (8001718 <MX_TIM3_Init+0x94>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80016b4:	4b18      	ldr	r3, [pc, #96]	; (8001718 <MX_TIM3_Init+0x94>)
 80016b6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80016ba:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016bc:	4b16      	ldr	r3, [pc, #88]	; (8001718 <MX_TIM3_Init+0x94>)
 80016be:	2200      	movs	r2, #0
 80016c0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016c2:	4b15      	ldr	r3, [pc, #84]	; (8001718 <MX_TIM3_Init+0x94>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80016c8:	4813      	ldr	r0, [pc, #76]	; (8001718 <MX_TIM3_Init+0x94>)
 80016ca:	f004 ff3b 	bl	8006544 <HAL_TIM_Base_Init>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 80016d4:	f000 faf3 	bl	8001cbe <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016dc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80016de:	f107 0308 	add.w	r3, r7, #8
 80016e2:	4619      	mov	r1, r3
 80016e4:	480c      	ldr	r0, [pc, #48]	; (8001718 <MX_TIM3_Init+0x94>)
 80016e6:	f005 f8e7 	bl	80068b8 <HAL_TIM_ConfigClockSource>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 80016f0:	f000 fae5 	bl	8001cbe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016f4:	2300      	movs	r3, #0
 80016f6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016f8:	2300      	movs	r3, #0
 80016fa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80016fc:	463b      	mov	r3, r7
 80016fe:	4619      	mov	r1, r3
 8001700:	4805      	ldr	r0, [pc, #20]	; (8001718 <MX_TIM3_Init+0x94>)
 8001702:	f005 fae3 	bl	8006ccc <HAL_TIMEx_MasterConfigSynchronization>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d001      	beq.n	8001710 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 800170c:	f000 fad7 	bl	8001cbe <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001710:	bf00      	nop
 8001712:	3718      	adds	r7, #24
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	200002fc 	.word	0x200002fc
 800171c:	40000400 	.word	0x40000400

08001720 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001724:	4b11      	ldr	r3, [pc, #68]	; (800176c <MX_USART2_UART_Init+0x4c>)
 8001726:	4a12      	ldr	r2, [pc, #72]	; (8001770 <MX_USART2_UART_Init+0x50>)
 8001728:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800172a:	4b10      	ldr	r3, [pc, #64]	; (800176c <MX_USART2_UART_Init+0x4c>)
 800172c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001730:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001732:	4b0e      	ldr	r3, [pc, #56]	; (800176c <MX_USART2_UART_Init+0x4c>)
 8001734:	2200      	movs	r2, #0
 8001736:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001738:	4b0c      	ldr	r3, [pc, #48]	; (800176c <MX_USART2_UART_Init+0x4c>)
 800173a:	2200      	movs	r2, #0
 800173c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800173e:	4b0b      	ldr	r3, [pc, #44]	; (800176c <MX_USART2_UART_Init+0x4c>)
 8001740:	2200      	movs	r2, #0
 8001742:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001744:	4b09      	ldr	r3, [pc, #36]	; (800176c <MX_USART2_UART_Init+0x4c>)
 8001746:	220c      	movs	r2, #12
 8001748:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800174a:	4b08      	ldr	r3, [pc, #32]	; (800176c <MX_USART2_UART_Init+0x4c>)
 800174c:	2200      	movs	r2, #0
 800174e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001750:	4b06      	ldr	r3, [pc, #24]	; (800176c <MX_USART2_UART_Init+0x4c>)
 8001752:	2200      	movs	r2, #0
 8001754:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001756:	4805      	ldr	r0, [pc, #20]	; (800176c <MX_USART2_UART_Init+0x4c>)
 8001758:	f005 fb3a 	bl	8006dd0 <HAL_UART_Init>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001762:	f000 faac 	bl	8001cbe <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001766:	bf00      	nop
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	20000344 	.word	0x20000344
 8001770:	40004400 	.word	0x40004400

08001774 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b08a      	sub	sp, #40	; 0x28
 8001778:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800177a:	f107 0314 	add.w	r3, r7, #20
 800177e:	2200      	movs	r2, #0
 8001780:	601a      	str	r2, [r3, #0]
 8001782:	605a      	str	r2, [r3, #4]
 8001784:	609a      	str	r2, [r3, #8]
 8001786:	60da      	str	r2, [r3, #12]
 8001788:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800178a:	2300      	movs	r3, #0
 800178c:	613b      	str	r3, [r7, #16]
 800178e:	4b7d      	ldr	r3, [pc, #500]	; (8001984 <MX_GPIO_Init+0x210>)
 8001790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001792:	4a7c      	ldr	r2, [pc, #496]	; (8001984 <MX_GPIO_Init+0x210>)
 8001794:	f043 0304 	orr.w	r3, r3, #4
 8001798:	6313      	str	r3, [r2, #48]	; 0x30
 800179a:	4b7a      	ldr	r3, [pc, #488]	; (8001984 <MX_GPIO_Init+0x210>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179e:	f003 0304 	and.w	r3, r3, #4
 80017a2:	613b      	str	r3, [r7, #16]
 80017a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017a6:	2300      	movs	r3, #0
 80017a8:	60fb      	str	r3, [r7, #12]
 80017aa:	4b76      	ldr	r3, [pc, #472]	; (8001984 <MX_GPIO_Init+0x210>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ae:	4a75      	ldr	r2, [pc, #468]	; (8001984 <MX_GPIO_Init+0x210>)
 80017b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017b4:	6313      	str	r3, [r2, #48]	; 0x30
 80017b6:	4b73      	ldr	r3, [pc, #460]	; (8001984 <MX_GPIO_Init+0x210>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017be:	60fb      	str	r3, [r7, #12]
 80017c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017c2:	2300      	movs	r3, #0
 80017c4:	60bb      	str	r3, [r7, #8]
 80017c6:	4b6f      	ldr	r3, [pc, #444]	; (8001984 <MX_GPIO_Init+0x210>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ca:	4a6e      	ldr	r2, [pc, #440]	; (8001984 <MX_GPIO_Init+0x210>)
 80017cc:	f043 0301 	orr.w	r3, r3, #1
 80017d0:	6313      	str	r3, [r2, #48]	; 0x30
 80017d2:	4b6c      	ldr	r3, [pc, #432]	; (8001984 <MX_GPIO_Init+0x210>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d6:	f003 0301 	and.w	r3, r3, #1
 80017da:	60bb      	str	r3, [r7, #8]
 80017dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017de:	2300      	movs	r3, #0
 80017e0:	607b      	str	r3, [r7, #4]
 80017e2:	4b68      	ldr	r3, [pc, #416]	; (8001984 <MX_GPIO_Init+0x210>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e6:	4a67      	ldr	r2, [pc, #412]	; (8001984 <MX_GPIO_Init+0x210>)
 80017e8:	f043 0302 	orr.w	r3, r3, #2
 80017ec:	6313      	str	r3, [r2, #48]	; 0x30
 80017ee:	4b65      	ldr	r3, [pc, #404]	; (8001984 <MX_GPIO_Init+0x210>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f2:	f003 0302 	and.w	r3, r3, #2
 80017f6:	607b      	str	r3, [r7, #4]
 80017f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017fa:	2300      	movs	r3, #0
 80017fc:	603b      	str	r3, [r7, #0]
 80017fe:	4b61      	ldr	r3, [pc, #388]	; (8001984 <MX_GPIO_Init+0x210>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001802:	4a60      	ldr	r2, [pc, #384]	; (8001984 <MX_GPIO_Init+0x210>)
 8001804:	f043 0308 	orr.w	r3, r3, #8
 8001808:	6313      	str	r3, [r2, #48]	; 0x30
 800180a:	4b5e      	ldr	r3, [pc, #376]	; (8001984 <MX_GPIO_Init+0x210>)
 800180c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800180e:	f003 0308 	and.w	r3, r3, #8
 8001812:	603b      	str	r3, [r7, #0]
 8001814:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 8001816:	2200      	movs	r2, #0
 8001818:	f248 0120 	movw	r1, #32800	; 0x8020
 800181c:	485a      	ldr	r0, [pc, #360]	; (8001988 <MX_GPIO_Init+0x214>)
 800181e:	f001 f87d 	bl	800291c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Col0_Pin|Col1_Pin|Col2_Pin|SD_CS_Pin
 8001822:	2200      	movs	r2, #0
 8001824:	f241 010f 	movw	r1, #4111	; 0x100f
 8001828:	4858      	ldr	r0, [pc, #352]	; (800198c <MX_GPIO_Init+0x218>)
 800182a:	f001 f877 	bl	800291c <HAL_GPIO_WritePin>
                          |Col3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, BAT_CE_Pin|LCD_DC_Pin, GPIO_PIN_RESET);
 800182e:	2200      	movs	r2, #0
 8001830:	f44f 6108 	mov.w	r1, #2176	; 0x880
 8001834:	4856      	ldr	r0, [pc, #344]	; (8001990 <MX_GPIO_Init+0x21c>)
 8001836:	f001 f871 	bl	800291c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_Reset_GPIO_Port, LCD_Reset_Pin, GPIO_PIN_RESET);
 800183a:	2200      	movs	r2, #0
 800183c:	2104      	movs	r1, #4
 800183e:	4855      	ldr	r0, [pc, #340]	; (8001994 <MX_GPIO_Init+0x220>)
 8001840:	f001 f86c 	bl	800291c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001844:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001848:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800184a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800184e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001850:	2300      	movs	r3, #0
 8001852:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001854:	f107 0314 	add.w	r3, r7, #20
 8001858:	4619      	mov	r1, r3
 800185a:	484d      	ldr	r0, [pc, #308]	; (8001990 <MX_GPIO_Init+0x21c>)
 800185c:	f000 fec2 	bl	80025e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LCD_CS_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LCD_CS_Pin;
 8001860:	f248 0320 	movw	r3, #32800	; 0x8020
 8001864:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001866:	2301      	movs	r3, #1
 8001868:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186a:	2300      	movs	r3, #0
 800186c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800186e:	2300      	movs	r3, #0
 8001870:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001872:	f107 0314 	add.w	r3, r7, #20
 8001876:	4619      	mov	r1, r3
 8001878:	4843      	ldr	r0, [pc, #268]	; (8001988 <MX_GPIO_Init+0x214>)
 800187a:	f000 feb3 	bl	80025e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_Detect_Pin */
  GPIO_InitStruct.Pin = USB_Detect_Pin;
 800187e:	2320      	movs	r3, #32
 8001880:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001882:	2300      	movs	r3, #0
 8001884:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001886:	2302      	movs	r3, #2
 8001888:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_Detect_GPIO_Port, &GPIO_InitStruct);
 800188a:	f107 0314 	add.w	r3, r7, #20
 800188e:	4619      	mov	r1, r3
 8001890:	483f      	ldr	r0, [pc, #252]	; (8001990 <MX_GPIO_Init+0x21c>)
 8001892:	f000 fea7 	bl	80025e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Col0_Pin Col1_Pin Col2_Pin Col3_Pin */
  GPIO_InitStruct.Pin = Col0_Pin|Col1_Pin|Col2_Pin|Col3_Pin;
 8001896:	230f      	movs	r3, #15
 8001898:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800189a:	2311      	movs	r3, #17
 800189c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189e:	2300      	movs	r3, #0
 80018a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a2:	2300      	movs	r3, #0
 80018a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018a6:	f107 0314 	add.w	r3, r7, #20
 80018aa:	4619      	mov	r1, r3
 80018ac:	4837      	ldr	r0, [pc, #220]	; (800198c <MX_GPIO_Init+0x218>)
 80018ae:	f000 fe99 	bl	80025e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_Detect_Pin Row0_Pin Row1_Pin Row2_Pin
                           Row3_Pin */
  GPIO_InitStruct.Pin = SD_Detect_Pin|Row0_Pin|Row1_Pin|Row2_Pin
 80018b2:	f44f 639e 	mov.w	r3, #1264	; 0x4f0
 80018b6:	617b      	str	r3, [r7, #20]
                          |Row3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018b8:	2300      	movs	r3, #0
 80018ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018bc:	2301      	movs	r3, #1
 80018be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c0:	f107 0314 	add.w	r3, r7, #20
 80018c4:	4619      	mov	r1, r3
 80018c6:	4831      	ldr	r0, [pc, #196]	; (800198c <MX_GPIO_Init+0x218>)
 80018c8:	f000 fe8c 	bl	80025e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 80018cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d2:	2301      	movs	r3, #1
 80018d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018d6:	2301      	movs	r3, #1
 80018d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018da:	2300      	movs	r3, #0
 80018dc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 80018de:	f107 0314 	add.w	r3, r7, #20
 80018e2:	4619      	mov	r1, r3
 80018e4:	4829      	ldr	r0, [pc, #164]	; (800198c <MX_GPIO_Init+0x218>)
 80018e6:	f000 fe7d 	bl	80025e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : BAT_CE_Pin LCD_DC_Pin */
  GPIO_InitStruct.Pin = BAT_CE_Pin|LCD_DC_Pin;
 80018ea:	f44f 6308 	mov.w	r3, #2176	; 0x880
 80018ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018f0:	2301      	movs	r3, #1
 80018f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f4:	2300      	movs	r3, #0
 80018f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f8:	2300      	movs	r3, #0
 80018fa:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018fc:	f107 0314 	add.w	r3, r7, #20
 8001900:	4619      	mov	r1, r3
 8001902:	4823      	ldr	r0, [pc, #140]	; (8001990 <MX_GPIO_Init+0x21c>)
 8001904:	f000 fe6e 	bl	80025e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BAT_GPOUT_Pin */
  GPIO_InitStruct.Pin = BAT_GPOUT_Pin;
 8001908:	f44f 7380 	mov.w	r3, #256	; 0x100
 800190c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800190e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001912:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001914:	2300      	movs	r3, #0
 8001916:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BAT_GPOUT_GPIO_Port, &GPIO_InitStruct);
 8001918:	f107 0314 	add.w	r3, r7, #20
 800191c:	4619      	mov	r1, r3
 800191e:	481c      	ldr	r0, [pc, #112]	; (8001990 <MX_GPIO_Init+0x21c>)
 8001920:	f000 fe60 	bl	80025e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_Reset_Pin */
  GPIO_InitStruct.Pin = LCD_Reset_Pin;
 8001924:	2304      	movs	r3, #4
 8001926:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001928:	2301      	movs	r3, #1
 800192a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800192c:	2300      	movs	r3, #0
 800192e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001930:	2300      	movs	r3, #0
 8001932:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_Reset_GPIO_Port, &GPIO_InitStruct);
 8001934:	f107 0314 	add.w	r3, r7, #20
 8001938:	4619      	mov	r1, r3
 800193a:	4816      	ldr	r0, [pc, #88]	; (8001994 <MX_GPIO_Init+0x220>)
 800193c:	f000 fe52 	bl	80025e4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Button17_Pin Button18_Pin */
  GPIO_InitStruct.Pin = Button17_Pin|Button18_Pin;
 8001940:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001944:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001946:	2300      	movs	r3, #0
 8001948:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800194a:	2302      	movs	r3, #2
 800194c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800194e:	f107 0314 	add.w	r3, r7, #20
 8001952:	4619      	mov	r1, r3
 8001954:	480d      	ldr	r0, [pc, #52]	; (800198c <MX_GPIO_Init+0x218>)
 8001956:	f000 fe45 	bl	80025e4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800195a:	2200      	movs	r2, #0
 800195c:	2100      	movs	r1, #0
 800195e:	2017      	movs	r0, #23
 8001960:	f000 fe09 	bl	8002576 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001964:	2017      	movs	r0, #23
 8001966:	f000 fe22 	bl	80025ae <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800196a:	2200      	movs	r2, #0
 800196c:	2100      	movs	r1, #0
 800196e:	2028      	movs	r0, #40	; 0x28
 8001970:	f000 fe01 	bl	8002576 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001974:	2028      	movs	r0, #40	; 0x28
 8001976:	f000 fe1a 	bl	80025ae <HAL_NVIC_EnableIRQ>

}
 800197a:	bf00      	nop
 800197c:	3728      	adds	r7, #40	; 0x28
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}
 8001982:	bf00      	nop
 8001984:	40023800 	.word	0x40023800
 8001988:	40020000 	.word	0x40020000
 800198c:	40020400 	.word	0x40020400
 8001990:	40020800 	.word	0x40020800
 8001994:	40020c00 	.word	0x40020c00

08001998 <dispBat>:

/* USER CODE BEGIN 4 */
void dispBat(void) {
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af04      	add	r7, sp, #16
	snprintf(buff, sizeof(buff), "%d", charge);
 800199e:	4b2b      	ldr	r3, [pc, #172]	; (8001a4c <dispBat+0xb4>)
 80019a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019a4:	4a2a      	ldr	r2, [pc, #168]	; (8001a50 <dispBat+0xb8>)
 80019a6:	2140      	movs	r1, #64	; 0x40
 80019a8:	482a      	ldr	r0, [pc, #168]	; (8001a54 <dispBat+0xbc>)
 80019aa:	f00c fd1b 	bl	800e3e4 <sniprintf>
	printf("charge: %d", charge);
 80019ae:	4b27      	ldr	r3, [pc, #156]	; (8001a4c <dispBat+0xb4>)
 80019b0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019b4:	4619      	mov	r1, r3
 80019b6:	4828      	ldr	r0, [pc, #160]	; (8001a58 <dispBat+0xc0>)
 80019b8:	f00c fc86 	bl	800e2c8 <iprintf>
	if (bat_charging){
 80019bc:	4b27      	ldr	r3, [pc, #156]	; (8001a5c <dispBat+0xc4>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d013      	beq.n	80019ec <dispBat+0x54>
		displayImage(BATTERY_CHARGE, BATTERY_X, BATTERY_Y);
 80019c4:	223c      	movs	r2, #60	; 0x3c
 80019c6:	21c8      	movs	r1, #200	; 0xc8
 80019c8:	4825      	ldr	r0, [pc, #148]	; (8001a60 <dispBat+0xc8>)
 80019ca:	f7ff f94b 	bl	8000c64 <displayImage>
		ILI9341_WriteString(BATTERY_X + 15, BATTERY_Y + 3, buff, Font_11x18, ILI9341_GREEN, ILI9341_BLACK);
 80019ce:	4b25      	ldr	r3, [pc, #148]	; (8001a64 <dispBat+0xcc>)
 80019d0:	2200      	movs	r2, #0
 80019d2:	9202      	str	r2, [sp, #8]
 80019d4:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80019d8:	9201      	str	r2, [sp, #4]
 80019da:	685a      	ldr	r2, [r3, #4]
 80019dc:	9200      	str	r2, [sp, #0]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4a1c      	ldr	r2, [pc, #112]	; (8001a54 <dispBat+0xbc>)
 80019e2:	213f      	movs	r1, #63	; 0x3f
 80019e4:	20d7      	movs	r0, #215	; 0xd7
 80019e6:	f7ff f85d 	bl	8000aa4 <ILI9341_WriteString>
		else {
			displayImage(BATTERY_LOW, BATTERY_X, BATTERY_Y);
			ILI9341_WriteString(BATTERY_X + 15, BATTERY_Y + 3, buff, Font_11x18, ILI9341_RED, ILI9341_BLACK);
		}
	}
}
 80019ea:	e02b      	b.n	8001a44 <dispBat+0xac>
		if (charge >= 25) {
 80019ec:	4b17      	ldr	r3, [pc, #92]	; (8001a4c <dispBat+0xb4>)
 80019ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019f2:	2b18      	cmp	r3, #24
 80019f4:	dd13      	ble.n	8001a1e <dispBat+0x86>
			displayImage(BATTERY_FULL, BATTERY_X, BATTERY_Y);
 80019f6:	223c      	movs	r2, #60	; 0x3c
 80019f8:	21c8      	movs	r1, #200	; 0xc8
 80019fa:	481b      	ldr	r0, [pc, #108]	; (8001a68 <dispBat+0xd0>)
 80019fc:	f7ff f932 	bl	8000c64 <displayImage>
			ILI9341_WriteString(BATTERY_X + 15, BATTERY_Y + 3, buff, Font_11x18, ILI9341_WHITE, ILI9341_BLACK);
 8001a00:	4b18      	ldr	r3, [pc, #96]	; (8001a64 <dispBat+0xcc>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	9202      	str	r2, [sp, #8]
 8001a06:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a0a:	9201      	str	r2, [sp, #4]
 8001a0c:	685a      	ldr	r2, [r3, #4]
 8001a0e:	9200      	str	r2, [sp, #0]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	4a10      	ldr	r2, [pc, #64]	; (8001a54 <dispBat+0xbc>)
 8001a14:	213f      	movs	r1, #63	; 0x3f
 8001a16:	20d7      	movs	r0, #215	; 0xd7
 8001a18:	f7ff f844 	bl	8000aa4 <ILI9341_WriteString>
}
 8001a1c:	e012      	b.n	8001a44 <dispBat+0xac>
			displayImage(BATTERY_LOW, BATTERY_X, BATTERY_Y);
 8001a1e:	223c      	movs	r2, #60	; 0x3c
 8001a20:	21c8      	movs	r1, #200	; 0xc8
 8001a22:	4812      	ldr	r0, [pc, #72]	; (8001a6c <dispBat+0xd4>)
 8001a24:	f7ff f91e 	bl	8000c64 <displayImage>
			ILI9341_WriteString(BATTERY_X + 15, BATTERY_Y + 3, buff, Font_11x18, ILI9341_RED, ILI9341_BLACK);
 8001a28:	4b0e      	ldr	r3, [pc, #56]	; (8001a64 <dispBat+0xcc>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	9202      	str	r2, [sp, #8]
 8001a2e:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8001a32:	9201      	str	r2, [sp, #4]
 8001a34:	685a      	ldr	r2, [r3, #4]
 8001a36:	9200      	str	r2, [sp, #0]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	4a06      	ldr	r2, [pc, #24]	; (8001a54 <dispBat+0xbc>)
 8001a3c:	213f      	movs	r1, #63	; 0x3f
 8001a3e:	20d7      	movs	r0, #215	; 0xd7
 8001a40:	f7ff f830 	bl	8000aa4 <ILI9341_WriteString>
}
 8001a44:	bf00      	nop
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	20000830 	.word	0x20000830
 8001a50:	0800f8c8 	.word	0x0800f8c8
 8001a54:	20000388 	.word	0x20000388
 8001a58:	0800f8cc 	.word	0x0800f8cc
 8001a5c:	2000082c 	.word	0x2000082c
 8001a60:	0800f8d8 	.word	0x0800f8d8
 8001a64:	20000008 	.word	0x20000008
 8001a68:	0800f8e4 	.word	0x0800f8e4
 8001a6c:	0800f8f0 	.word	0x0800f8f0

08001a70 <drive_column>:
void buttons_init(void) {
	  GPIOB->BSRR = 0xf;
	  GPIOB->BSRR = 0x1 << 16;
}

void drive_column(void) {
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
	col = (col + 1) & 0x3;
 8001a74:	4b0a      	ldr	r3, [pc, #40]	; (8001aa0 <drive_column+0x30>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	3301      	adds	r3, #1
 8001a7a:	f003 0303 	and.w	r3, r3, #3
 8001a7e:	4a08      	ldr	r2, [pc, #32]	; (8001aa0 <drive_column+0x30>)
 8001a80:	6013      	str	r3, [r2, #0]
	GPIOB->BSRR = 0xf;
 8001a82:	4b08      	ldr	r3, [pc, #32]	; (8001aa4 <drive_column+0x34>)
 8001a84:	220f      	movs	r2, #15
 8001a86:	619a      	str	r2, [r3, #24]
	GPIOB->BSRR = 0x1 << (col + 16);
 8001a88:	4b05      	ldr	r3, [pc, #20]	; (8001aa0 <drive_column+0x30>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	3310      	adds	r3, #16
 8001a8e:	2201      	movs	r2, #1
 8001a90:	409a      	lsls	r2, r3
 8001a92:	4b04      	ldr	r3, [pc, #16]	; (8001aa4 <drive_column+0x34>)
 8001a94:	619a      	str	r2, [r3, #24]
}
 8001a96:	bf00      	nop
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr
 8001aa0:	20000834 	.word	0x20000834
 8001aa4:	40020400 	.word	0x40020400

08001aa8 <read_rows>:

uint8_t read_rows(void) {
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
	return ~((GPIOB->IDR & 0xf0) >> 4) & 0xf;
 8001aac:	4b06      	ldr	r3, [pc, #24]	; (8001ac8 <read_rows+0x20>)
 8001aae:	691b      	ldr	r3, [r3, #16]
 8001ab0:	091b      	lsrs	r3, r3, #4
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	43db      	mvns	r3, r3
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	f003 030f 	and.w	r3, r3, #15
 8001abc:	b2db      	uxtb	r3, r3
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr
 8001ac8:	40020400 	.word	0x40020400

08001acc <clean_buffer>:

void clean_buffer(void) {
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0
	cleaned_buffer[0] = buffer[0];
 8001ad0:	4b33      	ldr	r3, [pc, #204]	; (8001ba0 <clean_buffer+0xd4>)
 8001ad2:	781a      	ldrb	r2, [r3, #0]
 8001ad4:	4b33      	ldr	r3, [pc, #204]	; (8001ba4 <clean_buffer+0xd8>)
 8001ad6:	701a      	strb	r2, [r3, #0]
	cleaned_buffer[1] = buffer[1];
 8001ad8:	4b31      	ldr	r3, [pc, #196]	; (8001ba0 <clean_buffer+0xd4>)
 8001ada:	785a      	ldrb	r2, [r3, #1]
 8001adc:	4b31      	ldr	r3, [pc, #196]	; (8001ba4 <clean_buffer+0xd8>)
 8001ade:	705a      	strb	r2, [r3, #1]
	cleaned_buffer[2] = buffer[2] & 0x01;
 8001ae0:	4b2f      	ldr	r3, [pc, #188]	; (8001ba0 <clean_buffer+0xd4>)
 8001ae2:	789b      	ldrb	r3, [r3, #2]
 8001ae4:	f003 0301 	and.w	r3, r3, #1
 8001ae8:	b2da      	uxtb	r2, r3
 8001aea:	4b2e      	ldr	r3, [pc, #184]	; (8001ba4 <clean_buffer+0xd8>)
 8001aec:	709a      	strb	r2, [r3, #2]
	if (cleaned_buffer[0] & 0x01 && cleaned_buffer[0] & 0x04) {
 8001aee:	4b2d      	ldr	r3, [pc, #180]	; (8001ba4 <clean_buffer+0xd8>)
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	f003 0301 	and.w	r3, r3, #1
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d00c      	beq.n	8001b14 <clean_buffer+0x48>
 8001afa:	4b2a      	ldr	r3, [pc, #168]	; (8001ba4 <clean_buffer+0xd8>)
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	f003 0304 	and.w	r3, r3, #4
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d006      	beq.n	8001b14 <clean_buffer+0x48>
		cleaned_buffer[0] &= ~0x04;
 8001b06:	4b27      	ldr	r3, [pc, #156]	; (8001ba4 <clean_buffer+0xd8>)
 8001b08:	781b      	ldrb	r3, [r3, #0]
 8001b0a:	f023 0304 	bic.w	r3, r3, #4
 8001b0e:	b2da      	uxtb	r2, r3
 8001b10:	4b24      	ldr	r3, [pc, #144]	; (8001ba4 <clean_buffer+0xd8>)
 8001b12:	701a      	strb	r2, [r3, #0]
	}
	if (cleaned_buffer[0] & 0x02 && cleaned_buffer[0] & 0x08) {
 8001b14:	4b23      	ldr	r3, [pc, #140]	; (8001ba4 <clean_buffer+0xd8>)
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	f003 0302 	and.w	r3, r3, #2
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d00c      	beq.n	8001b3a <clean_buffer+0x6e>
 8001b20:	4b20      	ldr	r3, [pc, #128]	; (8001ba4 <clean_buffer+0xd8>)
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	f003 0308 	and.w	r3, r3, #8
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d006      	beq.n	8001b3a <clean_buffer+0x6e>
		cleaned_buffer[0] &= ~0x0A;
 8001b2c:	4b1d      	ldr	r3, [pc, #116]	; (8001ba4 <clean_buffer+0xd8>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	f023 030a 	bic.w	r3, r3, #10
 8001b34:	b2da      	uxtb	r2, r3
 8001b36:	4b1b      	ldr	r3, [pc, #108]	; (8001ba4 <clean_buffer+0xd8>)
 8001b38:	701a      	strb	r2, [r3, #0]
	}
	if (buffer[2] & 0x02) {
 8001b3a:	4b19      	ldr	r3, [pc, #100]	; (8001ba0 <clean_buffer+0xd4>)
 8001b3c:	789b      	ldrb	r3, [r3, #2]
 8001b3e:	f003 0302 	and.w	r3, r3, #2
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d029      	beq.n	8001b9a <clean_buffer+0xce>
		printf("cleaning %X, ", cleaned_buffer[2]);
 8001b46:	4b17      	ldr	r3, [pc, #92]	; (8001ba4 <clean_buffer+0xd8>)
 8001b48:	789b      	ldrb	r3, [r3, #2]
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	4816      	ldr	r0, [pc, #88]	; (8001ba8 <clean_buffer+0xdc>)
 8001b4e:	f00c fbbb 	bl	800e2c8 <iprintf>
		printf("[0], %X\r\n", cleaned_buffer[0] & 0x0f);
 8001b52:	4b14      	ldr	r3, [pc, #80]	; (8001ba4 <clean_buffer+0xd8>)
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	f003 030f 	and.w	r3, r3, #15
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4813      	ldr	r0, [pc, #76]	; (8001bac <clean_buffer+0xe0>)
 8001b5e:	f00c fbb3 	bl	800e2c8 <iprintf>
		cleaned_buffer[2] |= ((cleaned_buffer[0] & 0x0f) << 1);
 8001b62:	4b10      	ldr	r3, [pc, #64]	; (8001ba4 <clean_buffer+0xd8>)
 8001b64:	789b      	ldrb	r3, [r3, #2]
 8001b66:	b25a      	sxtb	r2, r3
 8001b68:	4b0e      	ldr	r3, [pc, #56]	; (8001ba4 <clean_buffer+0xd8>)
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	005b      	lsls	r3, r3, #1
 8001b6e:	b25b      	sxtb	r3, r3
 8001b70:	f003 031e 	and.w	r3, r3, #30
 8001b74:	b25b      	sxtb	r3, r3
 8001b76:	4313      	orrs	r3, r2
 8001b78:	b25b      	sxtb	r3, r3
 8001b7a:	b2da      	uxtb	r2, r3
 8001b7c:	4b09      	ldr	r3, [pc, #36]	; (8001ba4 <clean_buffer+0xd8>)
 8001b7e:	709a      	strb	r2, [r3, #2]
		printf("cleaned %X\r\n", cleaned_buffer[2]);
 8001b80:	4b08      	ldr	r3, [pc, #32]	; (8001ba4 <clean_buffer+0xd8>)
 8001b82:	789b      	ldrb	r3, [r3, #2]
 8001b84:	4619      	mov	r1, r3
 8001b86:	480a      	ldr	r0, [pc, #40]	; (8001bb0 <clean_buffer+0xe4>)
 8001b88:	f00c fb9e 	bl	800e2c8 <iprintf>
		cleaned_buffer[0] &= ~0x0f;
 8001b8c:	4b05      	ldr	r3, [pc, #20]	; (8001ba4 <clean_buffer+0xd8>)
 8001b8e:	781b      	ldrb	r3, [r3, #0]
 8001b90:	f023 030f 	bic.w	r3, r3, #15
 8001b94:	b2da      	uxtb	r2, r3
 8001b96:	4b03      	ldr	r3, [pc, #12]	; (8001ba4 <clean_buffer+0xd8>)
 8001b98:	701a      	strb	r2, [r3, #0]
//		cleaned_buffer[1] &= ~0x70;
	}
}
 8001b9a:	bf00      	nop
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	20000838 	.word	0x20000838
 8001ba4:	2000083c 	.word	0x2000083c
 8001ba8:	0800f8f8 	.word	0x0800f8f8
 8001bac:	0800f908 	.word	0x0800f908
 8001bb0:	0800f914 	.word	0x0800f914

08001bb4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001bb4:	b590      	push	{r4, r7, lr}
 8001bb6:	b085      	sub	sp, #20
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
	if (htim == &htim2) {
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	4a32      	ldr	r2, [pc, #200]	; (8001c88 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001bc0:	4293      	cmp	r3, r2
 8001bc2:	d152      	bne.n	8001c6a <HAL_TIM_PeriodElapsedCallback+0xb6>
		uint8_t rows = read_rows();
 8001bc4:	f7ff ff70 	bl	8001aa8 <read_rows>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	73fb      	strb	r3, [r7, #15]
		int idx = col / 2;
 8001bcc:	4b2f      	ldr	r3, [pc, #188]	; (8001c8c <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	0fda      	lsrs	r2, r3, #31
 8001bd2:	4413      	add	r3, r2
 8001bd4:	105b      	asrs	r3, r3, #1
 8001bd6:	60bb      	str	r3, [r7, #8]
		buffer[idx] &= ~(0xf << ((col % 2) * 4));
 8001bd8:	4b2c      	ldr	r3, [pc, #176]	; (8001c8c <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	f003 0301 	and.w	r3, r3, #1
 8001be2:	bfb8      	it	lt
 8001be4:	425b      	neglt	r3, r3
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	220f      	movs	r2, #15
 8001bea:	fa02 f303 	lsl.w	r3, r2, r3
 8001bee:	43d9      	mvns	r1, r3
 8001bf0:	4a27      	ldr	r2, [pc, #156]	; (8001c90 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	4413      	add	r3, r2
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	b25a      	sxtb	r2, r3
 8001bfa:	b24b      	sxtb	r3, r1
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	b25b      	sxtb	r3, r3
 8001c00:	b2d9      	uxtb	r1, r3
 8001c02:	4a23      	ldr	r2, [pc, #140]	; (8001c90 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	4413      	add	r3, r2
 8001c08:	460a      	mov	r2, r1
 8001c0a:	701a      	strb	r2, [r3, #0]
		buffer[idx] |= rows << ((col % 2) * 4);
 8001c0c:	7bfa      	ldrb	r2, [r7, #15]
 8001c0e:	4b1f      	ldr	r3, [pc, #124]	; (8001c8c <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	f003 0301 	and.w	r3, r3, #1
 8001c18:	bfb8      	it	lt
 8001c1a:	425b      	neglt	r3, r3
 8001c1c:	009b      	lsls	r3, r3, #2
 8001c1e:	fa02 f103 	lsl.w	r1, r2, r3
 8001c22:	4a1b      	ldr	r2, [pc, #108]	; (8001c90 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	4413      	add	r3, r2
 8001c28:	781b      	ldrb	r3, [r3, #0]
 8001c2a:	b25a      	sxtb	r2, r3
 8001c2c:	b24b      	sxtb	r3, r1
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	b25b      	sxtb	r3, r3
 8001c32:	b2d9      	uxtb	r1, r3
 8001c34:	4a16      	ldr	r2, [pc, #88]	; (8001c90 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	4413      	add	r3, r2
 8001c3a:	460a      	mov	r2, r1
 8001c3c:	701a      	strb	r2, [r3, #0]
		drive_column();
 8001c3e:	f7ff ff17 	bl	8001a70 <drive_column>
		buffer[2] = HAL_GPIO_ReadPin(Button17_GPIO_Port, Button17_Pin) | HAL_GPIO_ReadPin(Button18_GPIO_Port, Button18_Pin) << 1;
 8001c42:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c46:	4813      	ldr	r0, [pc, #76]	; (8001c94 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001c48:	f000 fe50 	bl	80028ec <HAL_GPIO_ReadPin>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	b25c      	sxtb	r4, r3
 8001c50:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c54:	480f      	ldr	r0, [pc, #60]	; (8001c94 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001c56:	f000 fe49 	bl	80028ec <HAL_GPIO_ReadPin>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	005b      	lsls	r3, r3, #1
 8001c5e:	b25b      	sxtb	r3, r3
 8001c60:	4323      	orrs	r3, r4
 8001c62:	b25b      	sxtb	r3, r3
 8001c64:	b2da      	uxtb	r2, r3
 8001c66:	4b0a      	ldr	r3, [pc, #40]	; (8001c90 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001c68:	709a      	strb	r2, [r3, #2]
	}

	if (htim == &htim3) {
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	4a0a      	ldr	r2, [pc, #40]	; (8001c98 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d106      	bne.n	8001c80 <HAL_TIM_PeriodElapsedCallback+0xcc>
		clean_buffer();
 8001c72:	f7ff ff2b 	bl	8001acc <clean_buffer>
		USBD_HID_SendReport(&hUsbDeviceFS, cleaned_buffer, sizeof(cleaned_buffer));
 8001c76:	2203      	movs	r2, #3
 8001c78:	4908      	ldr	r1, [pc, #32]	; (8001c9c <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001c7a:	4809      	ldr	r0, [pc, #36]	; (8001ca0 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001c7c:	f007 ffbc 	bl	8009bf8 <USBD_HID_SendReport>
	}
}
 8001c80:	bf00      	nop
 8001c82:	3714      	adds	r7, #20
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd90      	pop	{r4, r7, pc}
 8001c88:	200002b4 	.word	0x200002b4
 8001c8c:	20000834 	.word	0x20000834
 8001c90:	20000838 	.word	0x20000838
 8001c94:	40020400 	.word	0x40020400
 8001c98:	200002fc 	.word	0x200002fc
 8001c9c:	2000083c 	.word	0x2000083c
 8001ca0:	20000894 	.word	0x20000894

08001ca4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	4603      	mov	r3, r0
 8001cac:	80fb      	strh	r3, [r7, #6]
	 if ((GPIO_Pin == B1_Pin || BAT_GPOUT_Pin)) {
		 updateBat();
 8001cae:	f7ff fa63 	bl	8001178 <updateBat>
		 dispBat();
 8001cb2:	f7ff fe71 	bl	8001998 <dispBat>
	 }
	 else {
		 __NOP();
	 }
}
 8001cb6:	bf00      	nop
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}

08001cbe <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cbe:	b480      	push	{r7}
 8001cc0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001cc2:	b672      	cpsid	i
}
 8001cc4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001cc6:	e7fe      	b.n	8001cc6 <Error_Handler+0x8>

08001cc8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cce:	2300      	movs	r3, #0
 8001cd0:	607b      	str	r3, [r7, #4]
 8001cd2:	4b10      	ldr	r3, [pc, #64]	; (8001d14 <HAL_MspInit+0x4c>)
 8001cd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cd6:	4a0f      	ldr	r2, [pc, #60]	; (8001d14 <HAL_MspInit+0x4c>)
 8001cd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001cdc:	6453      	str	r3, [r2, #68]	; 0x44
 8001cde:	4b0d      	ldr	r3, [pc, #52]	; (8001d14 <HAL_MspInit+0x4c>)
 8001ce0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ce2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ce6:	607b      	str	r3, [r7, #4]
 8001ce8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cea:	2300      	movs	r3, #0
 8001cec:	603b      	str	r3, [r7, #0]
 8001cee:	4b09      	ldr	r3, [pc, #36]	; (8001d14 <HAL_MspInit+0x4c>)
 8001cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf2:	4a08      	ldr	r2, [pc, #32]	; (8001d14 <HAL_MspInit+0x4c>)
 8001cf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cf8:	6413      	str	r3, [r2, #64]	; 0x40
 8001cfa:	4b06      	ldr	r3, [pc, #24]	; (8001d14 <HAL_MspInit+0x4c>)
 8001cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d02:	603b      	str	r3, [r7, #0]
 8001d04:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001d06:	2007      	movs	r0, #7
 8001d08:	f000 fc2a 	bl	8002560 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d0c:	bf00      	nop
 8001d0e:	3708      	adds	r7, #8
 8001d10:	46bd      	mov	sp, r7
 8001d12:	bd80      	pop	{r7, pc}
 8001d14:	40023800 	.word	0x40023800

08001d18 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b08a      	sub	sp, #40	; 0x28
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d20:	f107 0314 	add.w	r3, r7, #20
 8001d24:	2200      	movs	r2, #0
 8001d26:	601a      	str	r2, [r3, #0]
 8001d28:	605a      	str	r2, [r3, #4]
 8001d2a:	609a      	str	r2, [r3, #8]
 8001d2c:	60da      	str	r2, [r3, #12]
 8001d2e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a29      	ldr	r2, [pc, #164]	; (8001ddc <HAL_I2C_MspInit+0xc4>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d14b      	bne.n	8001dd2 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	613b      	str	r3, [r7, #16]
 8001d3e:	4b28      	ldr	r3, [pc, #160]	; (8001de0 <HAL_I2C_MspInit+0xc8>)
 8001d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d42:	4a27      	ldr	r2, [pc, #156]	; (8001de0 <HAL_I2C_MspInit+0xc8>)
 8001d44:	f043 0304 	orr.w	r3, r3, #4
 8001d48:	6313      	str	r3, [r2, #48]	; 0x30
 8001d4a:	4b25      	ldr	r3, [pc, #148]	; (8001de0 <HAL_I2C_MspInit+0xc8>)
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4e:	f003 0304 	and.w	r3, r3, #4
 8001d52:	613b      	str	r3, [r7, #16]
 8001d54:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d56:	2300      	movs	r3, #0
 8001d58:	60fb      	str	r3, [r7, #12]
 8001d5a:	4b21      	ldr	r3, [pc, #132]	; (8001de0 <HAL_I2C_MspInit+0xc8>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d5e:	4a20      	ldr	r2, [pc, #128]	; (8001de0 <HAL_I2C_MspInit+0xc8>)
 8001d60:	f043 0301 	orr.w	r3, r3, #1
 8001d64:	6313      	str	r3, [r2, #48]	; 0x30
 8001d66:	4b1e      	ldr	r3, [pc, #120]	; (8001de0 <HAL_I2C_MspInit+0xc8>)
 8001d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6a:	f003 0301 	and.w	r3, r3, #1
 8001d6e:	60fb      	str	r3, [r7, #12]
 8001d70:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = BAT_SDA_Pin;
 8001d72:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d78:	2312      	movs	r3, #18
 8001d7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d80:	2303      	movs	r3, #3
 8001d82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001d84:	2304      	movs	r3, #4
 8001d86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BAT_SDA_GPIO_Port, &GPIO_InitStruct);
 8001d88:	f107 0314 	add.w	r3, r7, #20
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	4815      	ldr	r0, [pc, #84]	; (8001de4 <HAL_I2C_MspInit+0xcc>)
 8001d90:	f000 fc28 	bl	80025e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BAT_SCL_Pin;
 8001d94:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d9a:	2312      	movs	r3, #18
 8001d9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da2:	2303      	movs	r3, #3
 8001da4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001da6:	2304      	movs	r3, #4
 8001da8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BAT_SCL_GPIO_Port, &GPIO_InitStruct);
 8001daa:	f107 0314 	add.w	r3, r7, #20
 8001dae:	4619      	mov	r1, r3
 8001db0:	480d      	ldr	r0, [pc, #52]	; (8001de8 <HAL_I2C_MspInit+0xd0>)
 8001db2:	f000 fc17 	bl	80025e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001db6:	2300      	movs	r3, #0
 8001db8:	60bb      	str	r3, [r7, #8]
 8001dba:	4b09      	ldr	r3, [pc, #36]	; (8001de0 <HAL_I2C_MspInit+0xc8>)
 8001dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dbe:	4a08      	ldr	r2, [pc, #32]	; (8001de0 <HAL_I2C_MspInit+0xc8>)
 8001dc0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001dc4:	6413      	str	r3, [r2, #64]	; 0x40
 8001dc6:	4b06      	ldr	r3, [pc, #24]	; (8001de0 <HAL_I2C_MspInit+0xc8>)
 8001dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001dce:	60bb      	str	r3, [r7, #8]
 8001dd0:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8001dd2:	bf00      	nop
 8001dd4:	3728      	adds	r7, #40	; 0x28
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	40005c00 	.word	0x40005c00
 8001de0:	40023800 	.word	0x40023800
 8001de4:	40020800 	.word	0x40020800
 8001de8:	40020000 	.word	0x40020000

08001dec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b08c      	sub	sp, #48	; 0x30
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001df4:	f107 031c 	add.w	r3, r7, #28
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]
 8001dfc:	605a      	str	r2, [r3, #4]
 8001dfe:	609a      	str	r2, [r3, #8]
 8001e00:	60da      	str	r2, [r3, #12]
 8001e02:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	4a3b      	ldr	r2, [pc, #236]	; (8001ef8 <HAL_SPI_MspInit+0x10c>)
 8001e0a:	4293      	cmp	r3, r2
 8001e0c:	d13e      	bne.n	8001e8c <HAL_SPI_MspInit+0xa0>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001e0e:	2300      	movs	r3, #0
 8001e10:	61bb      	str	r3, [r7, #24]
 8001e12:	4b3a      	ldr	r3, [pc, #232]	; (8001efc <HAL_SPI_MspInit+0x110>)
 8001e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e16:	4a39      	ldr	r2, [pc, #228]	; (8001efc <HAL_SPI_MspInit+0x110>)
 8001e18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e1c:	6413      	str	r3, [r2, #64]	; 0x40
 8001e1e:	4b37      	ldr	r3, [pc, #220]	; (8001efc <HAL_SPI_MspInit+0x110>)
 8001e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e26:	61bb      	str	r3, [r7, #24]
 8001e28:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	617b      	str	r3, [r7, #20]
 8001e2e:	4b33      	ldr	r3, [pc, #204]	; (8001efc <HAL_SPI_MspInit+0x110>)
 8001e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e32:	4a32      	ldr	r2, [pc, #200]	; (8001efc <HAL_SPI_MspInit+0x110>)
 8001e34:	f043 0302 	orr.w	r3, r3, #2
 8001e38:	6313      	str	r3, [r2, #48]	; 0x30
 8001e3a:	4b30      	ldr	r3, [pc, #192]	; (8001efc <HAL_SPI_MspInit+0x110>)
 8001e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3e:	f003 0302 	and.w	r3, r3, #2
 8001e42:	617b      	str	r3, [r7, #20]
 8001e44:	697b      	ldr	r3, [r7, #20]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SD_SCK_Pin;
 8001e46:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e50:	2300      	movs	r3, #0
 8001e52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e54:	2303      	movs	r3, #3
 8001e56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e58:	2305      	movs	r3, #5
 8001e5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(SD_SCK_GPIO_Port, &GPIO_InitStruct);
 8001e5c:	f107 031c 	add.w	r3, r7, #28
 8001e60:	4619      	mov	r1, r3
 8001e62:	4827      	ldr	r0, [pc, #156]	; (8001f00 <HAL_SPI_MspInit+0x114>)
 8001e64:	f000 fbbe 	bl	80025e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SD_MISO_Pin|SD_MOSI_Pin;
 8001e68:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001e6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e6e:	2302      	movs	r3, #2
 8001e70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e72:	2301      	movs	r3, #1
 8001e74:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e76:	2303      	movs	r3, #3
 8001e78:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e7a:	2305      	movs	r3, #5
 8001e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e7e:	f107 031c 	add.w	r3, r7, #28
 8001e82:	4619      	mov	r1, r3
 8001e84:	481e      	ldr	r0, [pc, #120]	; (8001f00 <HAL_SPI_MspInit+0x114>)
 8001e86:	f000 fbad 	bl	80025e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001e8a:	e031      	b.n	8001ef0 <HAL_SPI_MspInit+0x104>
  else if(hspi->Instance==SPI3)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a1c      	ldr	r2, [pc, #112]	; (8001f04 <HAL_SPI_MspInit+0x118>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d12c      	bne.n	8001ef0 <HAL_SPI_MspInit+0x104>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001e96:	2300      	movs	r3, #0
 8001e98:	613b      	str	r3, [r7, #16]
 8001e9a:	4b18      	ldr	r3, [pc, #96]	; (8001efc <HAL_SPI_MspInit+0x110>)
 8001e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9e:	4a17      	ldr	r2, [pc, #92]	; (8001efc <HAL_SPI_MspInit+0x110>)
 8001ea0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ea4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ea6:	4b15      	ldr	r3, [pc, #84]	; (8001efc <HAL_SPI_MspInit+0x110>)
 8001ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eaa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001eae:	613b      	str	r3, [r7, #16]
 8001eb0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	60fb      	str	r3, [r7, #12]
 8001eb6:	4b11      	ldr	r3, [pc, #68]	; (8001efc <HAL_SPI_MspInit+0x110>)
 8001eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eba:	4a10      	ldr	r2, [pc, #64]	; (8001efc <HAL_SPI_MspInit+0x110>)
 8001ebc:	f043 0304 	orr.w	r3, r3, #4
 8001ec0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ec2:	4b0e      	ldr	r3, [pc, #56]	; (8001efc <HAL_SPI_MspInit+0x110>)
 8001ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec6:	f003 0304 	and.w	r3, r3, #4
 8001eca:	60fb      	str	r3, [r7, #12]
 8001ecc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MOSI_Pin;
 8001ece:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001ed2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001edc:	2303      	movs	r3, #3
 8001ede:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001ee0:	2306      	movs	r3, #6
 8001ee2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ee4:	f107 031c 	add.w	r3, r7, #28
 8001ee8:	4619      	mov	r1, r3
 8001eea:	4807      	ldr	r0, [pc, #28]	; (8001f08 <HAL_SPI_MspInit+0x11c>)
 8001eec:	f000 fb7a 	bl	80025e4 <HAL_GPIO_Init>
}
 8001ef0:	bf00      	nop
 8001ef2:	3730      	adds	r7, #48	; 0x30
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	40003800 	.word	0x40003800
 8001efc:	40023800 	.word	0x40023800
 8001f00:	40020400 	.word	0x40020400
 8001f04:	40003c00 	.word	0x40003c00
 8001f08:	40020800 	.word	0x40020800

08001f0c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b084      	sub	sp, #16
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f1c:	d116      	bne.n	8001f4c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f1e:	2300      	movs	r3, #0
 8001f20:	60fb      	str	r3, [r7, #12]
 8001f22:	4b1a      	ldr	r3, [pc, #104]	; (8001f8c <HAL_TIM_Base_MspInit+0x80>)
 8001f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f26:	4a19      	ldr	r2, [pc, #100]	; (8001f8c <HAL_TIM_Base_MspInit+0x80>)
 8001f28:	f043 0301 	orr.w	r3, r3, #1
 8001f2c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f2e:	4b17      	ldr	r3, [pc, #92]	; (8001f8c <HAL_TIM_Base_MspInit+0x80>)
 8001f30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f32:	f003 0301 	and.w	r3, r3, #1
 8001f36:	60fb      	str	r3, [r7, #12]
 8001f38:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	201c      	movs	r0, #28
 8001f40:	f000 fb19 	bl	8002576 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001f44:	201c      	movs	r0, #28
 8001f46:	f000 fb32 	bl	80025ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001f4a:	e01a      	b.n	8001f82 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM3)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a0f      	ldr	r2, [pc, #60]	; (8001f90 <HAL_TIM_Base_MspInit+0x84>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d115      	bne.n	8001f82 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f56:	2300      	movs	r3, #0
 8001f58:	60bb      	str	r3, [r7, #8]
 8001f5a:	4b0c      	ldr	r3, [pc, #48]	; (8001f8c <HAL_TIM_Base_MspInit+0x80>)
 8001f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5e:	4a0b      	ldr	r2, [pc, #44]	; (8001f8c <HAL_TIM_Base_MspInit+0x80>)
 8001f60:	f043 0302 	orr.w	r3, r3, #2
 8001f64:	6413      	str	r3, [r2, #64]	; 0x40
 8001f66:	4b09      	ldr	r3, [pc, #36]	; (8001f8c <HAL_TIM_Base_MspInit+0x80>)
 8001f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6a:	f003 0302 	and.w	r3, r3, #2
 8001f6e:	60bb      	str	r3, [r7, #8]
 8001f70:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001f72:	2200      	movs	r2, #0
 8001f74:	2100      	movs	r1, #0
 8001f76:	201d      	movs	r0, #29
 8001f78:	f000 fafd 	bl	8002576 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001f7c:	201d      	movs	r0, #29
 8001f7e:	f000 fb16 	bl	80025ae <HAL_NVIC_EnableIRQ>
}
 8001f82:	bf00      	nop
 8001f84:	3710      	adds	r7, #16
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}
 8001f8a:	bf00      	nop
 8001f8c:	40023800 	.word	0x40023800
 8001f90:	40000400 	.word	0x40000400

08001f94 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b08a      	sub	sp, #40	; 0x28
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f9c:	f107 0314 	add.w	r3, r7, #20
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	605a      	str	r2, [r3, #4]
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	60da      	str	r2, [r3, #12]
 8001faa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a19      	ldr	r2, [pc, #100]	; (8002018 <HAL_UART_MspInit+0x84>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d12b      	bne.n	800200e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	613b      	str	r3, [r7, #16]
 8001fba:	4b18      	ldr	r3, [pc, #96]	; (800201c <HAL_UART_MspInit+0x88>)
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fbe:	4a17      	ldr	r2, [pc, #92]	; (800201c <HAL_UART_MspInit+0x88>)
 8001fc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fc4:	6413      	str	r3, [r2, #64]	; 0x40
 8001fc6:	4b15      	ldr	r3, [pc, #84]	; (800201c <HAL_UART_MspInit+0x88>)
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fce:	613b      	str	r3, [r7, #16]
 8001fd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	60fb      	str	r3, [r7, #12]
 8001fd6:	4b11      	ldr	r3, [pc, #68]	; (800201c <HAL_UART_MspInit+0x88>)
 8001fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fda:	4a10      	ldr	r2, [pc, #64]	; (800201c <HAL_UART_MspInit+0x88>)
 8001fdc:	f043 0301 	orr.w	r3, r3, #1
 8001fe0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fe2:	4b0e      	ldr	r3, [pc, #56]	; (800201c <HAL_UART_MspInit+0x88>)
 8001fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe6:	f003 0301 	and.w	r3, r3, #1
 8001fea:	60fb      	str	r3, [r7, #12]
 8001fec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001fee:	230c      	movs	r3, #12
 8001ff0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ffe:	2307      	movs	r3, #7
 8002000:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002002:	f107 0314 	add.w	r3, r7, #20
 8002006:	4619      	mov	r1, r3
 8002008:	4805      	ldr	r0, [pc, #20]	; (8002020 <HAL_UART_MspInit+0x8c>)
 800200a:	f000 faeb 	bl	80025e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800200e:	bf00      	nop
 8002010:	3728      	adds	r7, #40	; 0x28
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	40004400 	.word	0x40004400
 800201c:	40023800 	.word	0x40023800
 8002020:	40020000 	.word	0x40020000

08002024 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002028:	e7fe      	b.n	8002028 <NMI_Handler+0x4>

0800202a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800202a:	b480      	push	{r7}
 800202c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800202e:	e7fe      	b.n	800202e <HardFault_Handler+0x4>

08002030 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002034:	e7fe      	b.n	8002034 <MemManage_Handler+0x4>

08002036 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002036:	b480      	push	{r7}
 8002038:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800203a:	e7fe      	b.n	800203a <BusFault_Handler+0x4>

0800203c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002040:	e7fe      	b.n	8002040 <UsageFault_Handler+0x4>

08002042 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002042:	b480      	push	{r7}
 8002044:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002046:	bf00      	nop
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr

08002050 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002054:	bf00      	nop
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr

0800205e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800205e:	b480      	push	{r7}
 8002060:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002062:	bf00      	nop
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002070:	f000 f962 	bl	8002338 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002074:	bf00      	nop
 8002076:	bd80      	pop	{r7, pc}

08002078 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BAT_GPOUT_Pin);
 800207c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002080:	f000 fc66 	bl	8002950 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002084:	bf00      	nop
 8002086:	bd80      	pop	{r7, pc}

08002088 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800208c:	4802      	ldr	r0, [pc, #8]	; (8002098 <TIM2_IRQHandler+0x10>)
 800208e:	f004 fb0b 	bl	80066a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002092:	bf00      	nop
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	200002b4 	.word	0x200002b4

0800209c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80020a0:	4802      	ldr	r0, [pc, #8]	; (80020ac <TIM3_IRQHandler+0x10>)
 80020a2:	f004 fb01 	bl	80066a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80020a6:	bf00      	nop
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	200002fc 	.word	0x200002fc

080020b0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80020b4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80020b8:	f000 fc4a 	bl	8002950 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80020bc:	bf00      	nop
 80020be:	bd80      	pop	{r7, pc}

080020c0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80020c4:	4802      	ldr	r0, [pc, #8]	; (80020d0 <OTG_FS_IRQHandler+0x10>)
 80020c6:	f002 f85e 	bl	8004186 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80020ca:	bf00      	nop
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	20000d70 	.word	0x20000d70

080020d4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b086      	sub	sp, #24
 80020d8:	af00      	add	r7, sp, #0
 80020da:	60f8      	str	r0, [r7, #12]
 80020dc:	60b9      	str	r1, [r7, #8]
 80020de:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020e0:	2300      	movs	r3, #0
 80020e2:	617b      	str	r3, [r7, #20]
 80020e4:	e00a      	b.n	80020fc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020e6:	f3af 8000 	nop.w
 80020ea:	4601      	mov	r1, r0
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	1c5a      	adds	r2, r3, #1
 80020f0:	60ba      	str	r2, [r7, #8]
 80020f2:	b2ca      	uxtb	r2, r1
 80020f4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020f6:	697b      	ldr	r3, [r7, #20]
 80020f8:	3301      	adds	r3, #1
 80020fa:	617b      	str	r3, [r7, #20]
 80020fc:	697a      	ldr	r2, [r7, #20]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	429a      	cmp	r2, r3
 8002102:	dbf0      	blt.n	80020e6 <_read+0x12>
  }

  return len;
 8002104:	687b      	ldr	r3, [r7, #4]
}
 8002106:	4618      	mov	r0, r3
 8002108:	3718      	adds	r7, #24
 800210a:	46bd      	mov	sp, r7
 800210c:	bd80      	pop	{r7, pc}

0800210e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800210e:	b580      	push	{r7, lr}
 8002110:	b086      	sub	sp, #24
 8002112:	af00      	add	r7, sp, #0
 8002114:	60f8      	str	r0, [r7, #12]
 8002116:	60b9      	str	r1, [r7, #8]
 8002118:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800211a:	2300      	movs	r3, #0
 800211c:	617b      	str	r3, [r7, #20]
 800211e:	e009      	b.n	8002134 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	1c5a      	adds	r2, r3, #1
 8002124:	60ba      	str	r2, [r7, #8]
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	4618      	mov	r0, r3
 800212a:	f7fe fd89 	bl	8000c40 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800212e:	697b      	ldr	r3, [r7, #20]
 8002130:	3301      	adds	r3, #1
 8002132:	617b      	str	r3, [r7, #20]
 8002134:	697a      	ldr	r2, [r7, #20]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	429a      	cmp	r2, r3
 800213a:	dbf1      	blt.n	8002120 <_write+0x12>
  }
  return len;
 800213c:	687b      	ldr	r3, [r7, #4]
}
 800213e:	4618      	mov	r0, r3
 8002140:	3718      	adds	r7, #24
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}

08002146 <_close>:

int _close(int file)
{
 8002146:	b480      	push	{r7}
 8002148:	b083      	sub	sp, #12
 800214a:	af00      	add	r7, sp, #0
 800214c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800214e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002152:	4618      	mov	r0, r3
 8002154:	370c      	adds	r7, #12
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr

0800215e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800215e:	b480      	push	{r7}
 8002160:	b083      	sub	sp, #12
 8002162:	af00      	add	r7, sp, #0
 8002164:	6078      	str	r0, [r7, #4]
 8002166:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002168:	683b      	ldr	r3, [r7, #0]
 800216a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800216e:	605a      	str	r2, [r3, #4]
  return 0;
 8002170:	2300      	movs	r3, #0
}
 8002172:	4618      	mov	r0, r3
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr

0800217e <_isatty>:

int _isatty(int file)
{
 800217e:	b480      	push	{r7}
 8002180:	b083      	sub	sp, #12
 8002182:	af00      	add	r7, sp, #0
 8002184:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002186:	2301      	movs	r3, #1
}
 8002188:	4618      	mov	r0, r3
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002194:	b480      	push	{r7}
 8002196:	b085      	sub	sp, #20
 8002198:	af00      	add	r7, sp, #0
 800219a:	60f8      	str	r0, [r7, #12]
 800219c:	60b9      	str	r1, [r7, #8]
 800219e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80021a0:	2300      	movs	r3, #0
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3714      	adds	r7, #20
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
	...

080021b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b086      	sub	sp, #24
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021b8:	4a14      	ldr	r2, [pc, #80]	; (800220c <_sbrk+0x5c>)
 80021ba:	4b15      	ldr	r3, [pc, #84]	; (8002210 <_sbrk+0x60>)
 80021bc:	1ad3      	subs	r3, r2, r3
 80021be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021c4:	4b13      	ldr	r3, [pc, #76]	; (8002214 <_sbrk+0x64>)
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d102      	bne.n	80021d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021cc:	4b11      	ldr	r3, [pc, #68]	; (8002214 <_sbrk+0x64>)
 80021ce:	4a12      	ldr	r2, [pc, #72]	; (8002218 <_sbrk+0x68>)
 80021d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021d2:	4b10      	ldr	r3, [pc, #64]	; (8002214 <_sbrk+0x64>)
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4413      	add	r3, r2
 80021da:	693a      	ldr	r2, [r7, #16]
 80021dc:	429a      	cmp	r2, r3
 80021de:	d207      	bcs.n	80021f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021e0:	f00c f840 	bl	800e264 <__errno>
 80021e4:	4603      	mov	r3, r0
 80021e6:	220c      	movs	r2, #12
 80021e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021ea:	f04f 33ff 	mov.w	r3, #4294967295
 80021ee:	e009      	b.n	8002204 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021f0:	4b08      	ldr	r3, [pc, #32]	; (8002214 <_sbrk+0x64>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021f6:	4b07      	ldr	r3, [pc, #28]	; (8002214 <_sbrk+0x64>)
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	4413      	add	r3, r2
 80021fe:	4a05      	ldr	r2, [pc, #20]	; (8002214 <_sbrk+0x64>)
 8002200:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002202:	68fb      	ldr	r3, [r7, #12]
}
 8002204:	4618      	mov	r0, r3
 8002206:	3718      	adds	r7, #24
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	20020000 	.word	0x20020000
 8002210:	00000400 	.word	0x00000400
 8002214:	20000840 	.word	0x20000840
 8002218:	200012a0 	.word	0x200012a0

0800221c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800221c:	b480      	push	{r7}
 800221e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002220:	4b06      	ldr	r3, [pc, #24]	; (800223c <SystemInit+0x20>)
 8002222:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002226:	4a05      	ldr	r2, [pc, #20]	; (800223c <SystemInit+0x20>)
 8002228:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800222c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002230:	bf00      	nop
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop
 800223c:	e000ed00 	.word	0xe000ed00

08002240 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002240:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002278 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002244:	480d      	ldr	r0, [pc, #52]	; (800227c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002246:	490e      	ldr	r1, [pc, #56]	; (8002280 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002248:	4a0e      	ldr	r2, [pc, #56]	; (8002284 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800224a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800224c:	e002      	b.n	8002254 <LoopCopyDataInit>

0800224e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800224e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002250:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002252:	3304      	adds	r3, #4

08002254 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002254:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002256:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002258:	d3f9      	bcc.n	800224e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800225a:	4a0b      	ldr	r2, [pc, #44]	; (8002288 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800225c:	4c0b      	ldr	r4, [pc, #44]	; (800228c <LoopFillZerobss+0x26>)
  movs r3, #0
 800225e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002260:	e001      	b.n	8002266 <LoopFillZerobss>

08002262 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002262:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002264:	3204      	adds	r2, #4

08002266 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002266:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002268:	d3fb      	bcc.n	8002262 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800226a:	f7ff ffd7 	bl	800221c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800226e:	f00b ffff 	bl	800e270 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002272:	f7fe ffa7 	bl	80011c4 <main>
  bx  lr    
 8002276:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002278:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800227c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002280:	20000194 	.word	0x20000194
  ldr r2, =_sidata
 8002284:	080122f0 	.word	0x080122f0
  ldr r2, =_sbss
 8002288:	20000194 	.word	0x20000194
  ldr r4, =_ebss
 800228c:	200012a0 	.word	0x200012a0

08002290 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002290:	e7fe      	b.n	8002290 <ADC_IRQHandler>
	...

08002294 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002298:	4b0e      	ldr	r3, [pc, #56]	; (80022d4 <HAL_Init+0x40>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4a0d      	ldr	r2, [pc, #52]	; (80022d4 <HAL_Init+0x40>)
 800229e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022a4:	4b0b      	ldr	r3, [pc, #44]	; (80022d4 <HAL_Init+0x40>)
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	4a0a      	ldr	r2, [pc, #40]	; (80022d4 <HAL_Init+0x40>)
 80022aa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80022ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022b0:	4b08      	ldr	r3, [pc, #32]	; (80022d4 <HAL_Init+0x40>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a07      	ldr	r2, [pc, #28]	; (80022d4 <HAL_Init+0x40>)
 80022b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022bc:	2003      	movs	r0, #3
 80022be:	f000 f94f 	bl	8002560 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022c2:	2000      	movs	r0, #0
 80022c4:	f000 f808 	bl	80022d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022c8:	f7ff fcfe 	bl	8001cc8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022cc:	2300      	movs	r3, #0
}
 80022ce:	4618      	mov	r0, r3
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	40023c00 	.word	0x40023c00

080022d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022e0:	4b12      	ldr	r3, [pc, #72]	; (800232c <HAL_InitTick+0x54>)
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	4b12      	ldr	r3, [pc, #72]	; (8002330 <HAL_InitTick+0x58>)
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	4619      	mov	r1, r3
 80022ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80022ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80022f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80022f6:	4618      	mov	r0, r3
 80022f8:	f000 f967 	bl	80025ca <HAL_SYSTICK_Config>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e00e      	b.n	8002324 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2b0f      	cmp	r3, #15
 800230a:	d80a      	bhi.n	8002322 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800230c:	2200      	movs	r2, #0
 800230e:	6879      	ldr	r1, [r7, #4]
 8002310:	f04f 30ff 	mov.w	r0, #4294967295
 8002314:	f000 f92f 	bl	8002576 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002318:	4a06      	ldr	r2, [pc, #24]	; (8002334 <HAL_InitTick+0x5c>)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800231e:	2300      	movs	r3, #0
 8002320:	e000      	b.n	8002324 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002322:	2301      	movs	r3, #1
}
 8002324:	4618      	mov	r0, r3
 8002326:	3708      	adds	r7, #8
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	20000024 	.word	0x20000024
 8002330:	2000002c 	.word	0x2000002c
 8002334:	20000028 	.word	0x20000028

08002338 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800233c:	4b06      	ldr	r3, [pc, #24]	; (8002358 <HAL_IncTick+0x20>)
 800233e:	781b      	ldrb	r3, [r3, #0]
 8002340:	461a      	mov	r2, r3
 8002342:	4b06      	ldr	r3, [pc, #24]	; (800235c <HAL_IncTick+0x24>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4413      	add	r3, r2
 8002348:	4a04      	ldr	r2, [pc, #16]	; (800235c <HAL_IncTick+0x24>)
 800234a:	6013      	str	r3, [r2, #0]
}
 800234c:	bf00      	nop
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	2000002c 	.word	0x2000002c
 800235c:	20000844 	.word	0x20000844

08002360 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  return uwTick;
 8002364:	4b03      	ldr	r3, [pc, #12]	; (8002374 <HAL_GetTick+0x14>)
 8002366:	681b      	ldr	r3, [r3, #0]
}
 8002368:	4618      	mov	r0, r3
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	20000844 	.word	0x20000844

08002378 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b084      	sub	sp, #16
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002380:	f7ff ffee 	bl	8002360 <HAL_GetTick>
 8002384:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002390:	d005      	beq.n	800239e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002392:	4b0a      	ldr	r3, [pc, #40]	; (80023bc <HAL_Delay+0x44>)
 8002394:	781b      	ldrb	r3, [r3, #0]
 8002396:	461a      	mov	r2, r3
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	4413      	add	r3, r2
 800239c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800239e:	bf00      	nop
 80023a0:	f7ff ffde 	bl	8002360 <HAL_GetTick>
 80023a4:	4602      	mov	r2, r0
 80023a6:	68bb      	ldr	r3, [r7, #8]
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	68fa      	ldr	r2, [r7, #12]
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d8f7      	bhi.n	80023a0 <HAL_Delay+0x28>
  {
  }
}
 80023b0:	bf00      	nop
 80023b2:	bf00      	nop
 80023b4:	3710      	adds	r7, #16
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	2000002c 	.word	0x2000002c

080023c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	f003 0307 	and.w	r3, r3, #7
 80023ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023d0:	4b0c      	ldr	r3, [pc, #48]	; (8002404 <__NVIC_SetPriorityGrouping+0x44>)
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023d6:	68ba      	ldr	r2, [r7, #8]
 80023d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80023dc:	4013      	ands	r3, r2
 80023de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80023ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023f2:	4a04      	ldr	r2, [pc, #16]	; (8002404 <__NVIC_SetPriorityGrouping+0x44>)
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	60d3      	str	r3, [r2, #12]
}
 80023f8:	bf00      	nop
 80023fa:	3714      	adds	r7, #20
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr
 8002404:	e000ed00 	.word	0xe000ed00

08002408 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800240c:	4b04      	ldr	r3, [pc, #16]	; (8002420 <__NVIC_GetPriorityGrouping+0x18>)
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	0a1b      	lsrs	r3, r3, #8
 8002412:	f003 0307 	and.w	r3, r3, #7
}
 8002416:	4618      	mov	r0, r3
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr
 8002420:	e000ed00 	.word	0xe000ed00

08002424 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	4603      	mov	r3, r0
 800242c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800242e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002432:	2b00      	cmp	r3, #0
 8002434:	db0b      	blt.n	800244e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002436:	79fb      	ldrb	r3, [r7, #7]
 8002438:	f003 021f 	and.w	r2, r3, #31
 800243c:	4907      	ldr	r1, [pc, #28]	; (800245c <__NVIC_EnableIRQ+0x38>)
 800243e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002442:	095b      	lsrs	r3, r3, #5
 8002444:	2001      	movs	r0, #1
 8002446:	fa00 f202 	lsl.w	r2, r0, r2
 800244a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800244e:	bf00      	nop
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	e000e100 	.word	0xe000e100

08002460 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	4603      	mov	r3, r0
 8002468:	6039      	str	r1, [r7, #0]
 800246a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800246c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002470:	2b00      	cmp	r3, #0
 8002472:	db0a      	blt.n	800248a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	b2da      	uxtb	r2, r3
 8002478:	490c      	ldr	r1, [pc, #48]	; (80024ac <__NVIC_SetPriority+0x4c>)
 800247a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800247e:	0112      	lsls	r2, r2, #4
 8002480:	b2d2      	uxtb	r2, r2
 8002482:	440b      	add	r3, r1
 8002484:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002488:	e00a      	b.n	80024a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	b2da      	uxtb	r2, r3
 800248e:	4908      	ldr	r1, [pc, #32]	; (80024b0 <__NVIC_SetPriority+0x50>)
 8002490:	79fb      	ldrb	r3, [r7, #7]
 8002492:	f003 030f 	and.w	r3, r3, #15
 8002496:	3b04      	subs	r3, #4
 8002498:	0112      	lsls	r2, r2, #4
 800249a:	b2d2      	uxtb	r2, r2
 800249c:	440b      	add	r3, r1
 800249e:	761a      	strb	r2, [r3, #24]
}
 80024a0:	bf00      	nop
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr
 80024ac:	e000e100 	.word	0xe000e100
 80024b0:	e000ed00 	.word	0xe000ed00

080024b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b089      	sub	sp, #36	; 0x24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	60f8      	str	r0, [r7, #12]
 80024bc:	60b9      	str	r1, [r7, #8]
 80024be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	f003 0307 	and.w	r3, r3, #7
 80024c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	f1c3 0307 	rsb	r3, r3, #7
 80024ce:	2b04      	cmp	r3, #4
 80024d0:	bf28      	it	cs
 80024d2:	2304      	movcs	r3, #4
 80024d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	3304      	adds	r3, #4
 80024da:	2b06      	cmp	r3, #6
 80024dc:	d902      	bls.n	80024e4 <NVIC_EncodePriority+0x30>
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	3b03      	subs	r3, #3
 80024e2:	e000      	b.n	80024e6 <NVIC_EncodePriority+0x32>
 80024e4:	2300      	movs	r3, #0
 80024e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024e8:	f04f 32ff 	mov.w	r2, #4294967295
 80024ec:	69bb      	ldr	r3, [r7, #24]
 80024ee:	fa02 f303 	lsl.w	r3, r2, r3
 80024f2:	43da      	mvns	r2, r3
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	401a      	ands	r2, r3
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	fa01 f303 	lsl.w	r3, r1, r3
 8002506:	43d9      	mvns	r1, r3
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800250c:	4313      	orrs	r3, r2
         );
}
 800250e:	4618      	mov	r0, r3
 8002510:	3724      	adds	r7, #36	; 0x24
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
	...

0800251c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	3b01      	subs	r3, #1
 8002528:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800252c:	d301      	bcc.n	8002532 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800252e:	2301      	movs	r3, #1
 8002530:	e00f      	b.n	8002552 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002532:	4a0a      	ldr	r2, [pc, #40]	; (800255c <SysTick_Config+0x40>)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	3b01      	subs	r3, #1
 8002538:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800253a:	210f      	movs	r1, #15
 800253c:	f04f 30ff 	mov.w	r0, #4294967295
 8002540:	f7ff ff8e 	bl	8002460 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002544:	4b05      	ldr	r3, [pc, #20]	; (800255c <SysTick_Config+0x40>)
 8002546:	2200      	movs	r2, #0
 8002548:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800254a:	4b04      	ldr	r3, [pc, #16]	; (800255c <SysTick_Config+0x40>)
 800254c:	2207      	movs	r2, #7
 800254e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002550:	2300      	movs	r3, #0
}
 8002552:	4618      	mov	r0, r3
 8002554:	3708      	adds	r7, #8
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	e000e010 	.word	0xe000e010

08002560 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f7ff ff29 	bl	80023c0 <__NVIC_SetPriorityGrouping>
}
 800256e:	bf00      	nop
 8002570:	3708      	adds	r7, #8
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}

08002576 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002576:	b580      	push	{r7, lr}
 8002578:	b086      	sub	sp, #24
 800257a:	af00      	add	r7, sp, #0
 800257c:	4603      	mov	r3, r0
 800257e:	60b9      	str	r1, [r7, #8]
 8002580:	607a      	str	r2, [r7, #4]
 8002582:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002584:	2300      	movs	r3, #0
 8002586:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002588:	f7ff ff3e 	bl	8002408 <__NVIC_GetPriorityGrouping>
 800258c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	68b9      	ldr	r1, [r7, #8]
 8002592:	6978      	ldr	r0, [r7, #20]
 8002594:	f7ff ff8e 	bl	80024b4 <NVIC_EncodePriority>
 8002598:	4602      	mov	r2, r0
 800259a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800259e:	4611      	mov	r1, r2
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7ff ff5d 	bl	8002460 <__NVIC_SetPriority>
}
 80025a6:	bf00      	nop
 80025a8:	3718      	adds	r7, #24
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}

080025ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b082      	sub	sp, #8
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	4603      	mov	r3, r0
 80025b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025bc:	4618      	mov	r0, r3
 80025be:	f7ff ff31 	bl	8002424 <__NVIC_EnableIRQ>
}
 80025c2:	bf00      	nop
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025ca:	b580      	push	{r7, lr}
 80025cc:	b082      	sub	sp, #8
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f7ff ffa2 	bl	800251c <SysTick_Config>
 80025d8:	4603      	mov	r3, r0
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3708      	adds	r7, #8
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
	...

080025e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b089      	sub	sp, #36	; 0x24
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80025ee:	2300      	movs	r3, #0
 80025f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80025f2:	2300      	movs	r3, #0
 80025f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80025f6:	2300      	movs	r3, #0
 80025f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80025fa:	2300      	movs	r3, #0
 80025fc:	61fb      	str	r3, [r7, #28]
 80025fe:	e159      	b.n	80028b4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002600:	2201      	movs	r2, #1
 8002602:	69fb      	ldr	r3, [r7, #28]
 8002604:	fa02 f303 	lsl.w	r3, r2, r3
 8002608:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	697a      	ldr	r2, [r7, #20]
 8002610:	4013      	ands	r3, r2
 8002612:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002614:	693a      	ldr	r2, [r7, #16]
 8002616:	697b      	ldr	r3, [r7, #20]
 8002618:	429a      	cmp	r2, r3
 800261a:	f040 8148 	bne.w	80028ae <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800261e:	683b      	ldr	r3, [r7, #0]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	f003 0303 	and.w	r3, r3, #3
 8002626:	2b01      	cmp	r3, #1
 8002628:	d005      	beq.n	8002636 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002632:	2b02      	cmp	r3, #2
 8002634:	d130      	bne.n	8002698 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	005b      	lsls	r3, r3, #1
 8002640:	2203      	movs	r2, #3
 8002642:	fa02 f303 	lsl.w	r3, r2, r3
 8002646:	43db      	mvns	r3, r3
 8002648:	69ba      	ldr	r2, [r7, #24]
 800264a:	4013      	ands	r3, r2
 800264c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	68da      	ldr	r2, [r3, #12]
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	005b      	lsls	r3, r3, #1
 8002656:	fa02 f303 	lsl.w	r3, r2, r3
 800265a:	69ba      	ldr	r2, [r7, #24]
 800265c:	4313      	orrs	r3, r2
 800265e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	69ba      	ldr	r2, [r7, #24]
 8002664:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800266c:	2201      	movs	r2, #1
 800266e:	69fb      	ldr	r3, [r7, #28]
 8002670:	fa02 f303 	lsl.w	r3, r2, r3
 8002674:	43db      	mvns	r3, r3
 8002676:	69ba      	ldr	r2, [r7, #24]
 8002678:	4013      	ands	r3, r2
 800267a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	091b      	lsrs	r3, r3, #4
 8002682:	f003 0201 	and.w	r2, r3, #1
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	fa02 f303 	lsl.w	r3, r2, r3
 800268c:	69ba      	ldr	r2, [r7, #24]
 800268e:	4313      	orrs	r3, r2
 8002690:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	69ba      	ldr	r2, [r7, #24]
 8002696:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	f003 0303 	and.w	r3, r3, #3
 80026a0:	2b03      	cmp	r3, #3
 80026a2:	d017      	beq.n	80026d4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	68db      	ldr	r3, [r3, #12]
 80026a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	005b      	lsls	r3, r3, #1
 80026ae:	2203      	movs	r2, #3
 80026b0:	fa02 f303 	lsl.w	r3, r2, r3
 80026b4:	43db      	mvns	r3, r3
 80026b6:	69ba      	ldr	r2, [r7, #24]
 80026b8:	4013      	ands	r3, r2
 80026ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	689a      	ldr	r2, [r3, #8]
 80026c0:	69fb      	ldr	r3, [r7, #28]
 80026c2:	005b      	lsls	r3, r3, #1
 80026c4:	fa02 f303 	lsl.w	r3, r2, r3
 80026c8:	69ba      	ldr	r2, [r7, #24]
 80026ca:	4313      	orrs	r3, r2
 80026cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	69ba      	ldr	r2, [r7, #24]
 80026d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f003 0303 	and.w	r3, r3, #3
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d123      	bne.n	8002728 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80026e0:	69fb      	ldr	r3, [r7, #28]
 80026e2:	08da      	lsrs	r2, r3, #3
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	3208      	adds	r2, #8
 80026e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	f003 0307 	and.w	r3, r3, #7
 80026f4:	009b      	lsls	r3, r3, #2
 80026f6:	220f      	movs	r2, #15
 80026f8:	fa02 f303 	lsl.w	r3, r2, r3
 80026fc:	43db      	mvns	r3, r3
 80026fe:	69ba      	ldr	r2, [r7, #24]
 8002700:	4013      	ands	r3, r2
 8002702:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	691a      	ldr	r2, [r3, #16]
 8002708:	69fb      	ldr	r3, [r7, #28]
 800270a:	f003 0307 	and.w	r3, r3, #7
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	fa02 f303 	lsl.w	r3, r2, r3
 8002714:	69ba      	ldr	r2, [r7, #24]
 8002716:	4313      	orrs	r3, r2
 8002718:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800271a:	69fb      	ldr	r3, [r7, #28]
 800271c:	08da      	lsrs	r2, r3, #3
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	3208      	adds	r2, #8
 8002722:	69b9      	ldr	r1, [r7, #24]
 8002724:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800272e:	69fb      	ldr	r3, [r7, #28]
 8002730:	005b      	lsls	r3, r3, #1
 8002732:	2203      	movs	r2, #3
 8002734:	fa02 f303 	lsl.w	r3, r2, r3
 8002738:	43db      	mvns	r3, r3
 800273a:	69ba      	ldr	r2, [r7, #24]
 800273c:	4013      	ands	r3, r2
 800273e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	f003 0203 	and.w	r2, r3, #3
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	005b      	lsls	r3, r3, #1
 800274c:	fa02 f303 	lsl.w	r3, r2, r3
 8002750:	69ba      	ldr	r2, [r7, #24]
 8002752:	4313      	orrs	r3, r2
 8002754:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	69ba      	ldr	r2, [r7, #24]
 800275a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002764:	2b00      	cmp	r3, #0
 8002766:	f000 80a2 	beq.w	80028ae <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800276a:	2300      	movs	r3, #0
 800276c:	60fb      	str	r3, [r7, #12]
 800276e:	4b57      	ldr	r3, [pc, #348]	; (80028cc <HAL_GPIO_Init+0x2e8>)
 8002770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002772:	4a56      	ldr	r2, [pc, #344]	; (80028cc <HAL_GPIO_Init+0x2e8>)
 8002774:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002778:	6453      	str	r3, [r2, #68]	; 0x44
 800277a:	4b54      	ldr	r3, [pc, #336]	; (80028cc <HAL_GPIO_Init+0x2e8>)
 800277c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800277e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002782:	60fb      	str	r3, [r7, #12]
 8002784:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002786:	4a52      	ldr	r2, [pc, #328]	; (80028d0 <HAL_GPIO_Init+0x2ec>)
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	089b      	lsrs	r3, r3, #2
 800278c:	3302      	adds	r3, #2
 800278e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002792:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002794:	69fb      	ldr	r3, [r7, #28]
 8002796:	f003 0303 	and.w	r3, r3, #3
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	220f      	movs	r2, #15
 800279e:	fa02 f303 	lsl.w	r3, r2, r3
 80027a2:	43db      	mvns	r3, r3
 80027a4:	69ba      	ldr	r2, [r7, #24]
 80027a6:	4013      	ands	r3, r2
 80027a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	4a49      	ldr	r2, [pc, #292]	; (80028d4 <HAL_GPIO_Init+0x2f0>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d019      	beq.n	80027e6 <HAL_GPIO_Init+0x202>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	4a48      	ldr	r2, [pc, #288]	; (80028d8 <HAL_GPIO_Init+0x2f4>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d013      	beq.n	80027e2 <HAL_GPIO_Init+0x1fe>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	4a47      	ldr	r2, [pc, #284]	; (80028dc <HAL_GPIO_Init+0x2f8>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d00d      	beq.n	80027de <HAL_GPIO_Init+0x1fa>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	4a46      	ldr	r2, [pc, #280]	; (80028e0 <HAL_GPIO_Init+0x2fc>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d007      	beq.n	80027da <HAL_GPIO_Init+0x1f6>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	4a45      	ldr	r2, [pc, #276]	; (80028e4 <HAL_GPIO_Init+0x300>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d101      	bne.n	80027d6 <HAL_GPIO_Init+0x1f2>
 80027d2:	2304      	movs	r3, #4
 80027d4:	e008      	b.n	80027e8 <HAL_GPIO_Init+0x204>
 80027d6:	2307      	movs	r3, #7
 80027d8:	e006      	b.n	80027e8 <HAL_GPIO_Init+0x204>
 80027da:	2303      	movs	r3, #3
 80027dc:	e004      	b.n	80027e8 <HAL_GPIO_Init+0x204>
 80027de:	2302      	movs	r3, #2
 80027e0:	e002      	b.n	80027e8 <HAL_GPIO_Init+0x204>
 80027e2:	2301      	movs	r3, #1
 80027e4:	e000      	b.n	80027e8 <HAL_GPIO_Init+0x204>
 80027e6:	2300      	movs	r3, #0
 80027e8:	69fa      	ldr	r2, [r7, #28]
 80027ea:	f002 0203 	and.w	r2, r2, #3
 80027ee:	0092      	lsls	r2, r2, #2
 80027f0:	4093      	lsls	r3, r2
 80027f2:	69ba      	ldr	r2, [r7, #24]
 80027f4:	4313      	orrs	r3, r2
 80027f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80027f8:	4935      	ldr	r1, [pc, #212]	; (80028d0 <HAL_GPIO_Init+0x2ec>)
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	089b      	lsrs	r3, r3, #2
 80027fe:	3302      	adds	r3, #2
 8002800:	69ba      	ldr	r2, [r7, #24]
 8002802:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002806:	4b38      	ldr	r3, [pc, #224]	; (80028e8 <HAL_GPIO_Init+0x304>)
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	43db      	mvns	r3, r3
 8002810:	69ba      	ldr	r2, [r7, #24]
 8002812:	4013      	ands	r3, r2
 8002814:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800281e:	2b00      	cmp	r3, #0
 8002820:	d003      	beq.n	800282a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002822:	69ba      	ldr	r2, [r7, #24]
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	4313      	orrs	r3, r2
 8002828:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800282a:	4a2f      	ldr	r2, [pc, #188]	; (80028e8 <HAL_GPIO_Init+0x304>)
 800282c:	69bb      	ldr	r3, [r7, #24]
 800282e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002830:	4b2d      	ldr	r3, [pc, #180]	; (80028e8 <HAL_GPIO_Init+0x304>)
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	43db      	mvns	r3, r3
 800283a:	69ba      	ldr	r2, [r7, #24]
 800283c:	4013      	ands	r3, r2
 800283e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002848:	2b00      	cmp	r3, #0
 800284a:	d003      	beq.n	8002854 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800284c:	69ba      	ldr	r2, [r7, #24]
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	4313      	orrs	r3, r2
 8002852:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002854:	4a24      	ldr	r2, [pc, #144]	; (80028e8 <HAL_GPIO_Init+0x304>)
 8002856:	69bb      	ldr	r3, [r7, #24]
 8002858:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800285a:	4b23      	ldr	r3, [pc, #140]	; (80028e8 <HAL_GPIO_Init+0x304>)
 800285c:	685b      	ldr	r3, [r3, #4]
 800285e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002860:	693b      	ldr	r3, [r7, #16]
 8002862:	43db      	mvns	r3, r3
 8002864:	69ba      	ldr	r2, [r7, #24]
 8002866:	4013      	ands	r3, r2
 8002868:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002872:	2b00      	cmp	r3, #0
 8002874:	d003      	beq.n	800287e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002876:	69ba      	ldr	r2, [r7, #24]
 8002878:	693b      	ldr	r3, [r7, #16]
 800287a:	4313      	orrs	r3, r2
 800287c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800287e:	4a1a      	ldr	r2, [pc, #104]	; (80028e8 <HAL_GPIO_Init+0x304>)
 8002880:	69bb      	ldr	r3, [r7, #24]
 8002882:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002884:	4b18      	ldr	r3, [pc, #96]	; (80028e8 <HAL_GPIO_Init+0x304>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800288a:	693b      	ldr	r3, [r7, #16]
 800288c:	43db      	mvns	r3, r3
 800288e:	69ba      	ldr	r2, [r7, #24]
 8002890:	4013      	ands	r3, r2
 8002892:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800289c:	2b00      	cmp	r3, #0
 800289e:	d003      	beq.n	80028a8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80028a0:	69ba      	ldr	r2, [r7, #24]
 80028a2:	693b      	ldr	r3, [r7, #16]
 80028a4:	4313      	orrs	r3, r2
 80028a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80028a8:	4a0f      	ldr	r2, [pc, #60]	; (80028e8 <HAL_GPIO_Init+0x304>)
 80028aa:	69bb      	ldr	r3, [r7, #24]
 80028ac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028ae:	69fb      	ldr	r3, [r7, #28]
 80028b0:	3301      	adds	r3, #1
 80028b2:	61fb      	str	r3, [r7, #28]
 80028b4:	69fb      	ldr	r3, [r7, #28]
 80028b6:	2b0f      	cmp	r3, #15
 80028b8:	f67f aea2 	bls.w	8002600 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80028bc:	bf00      	nop
 80028be:	bf00      	nop
 80028c0:	3724      	adds	r7, #36	; 0x24
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr
 80028ca:	bf00      	nop
 80028cc:	40023800 	.word	0x40023800
 80028d0:	40013800 	.word	0x40013800
 80028d4:	40020000 	.word	0x40020000
 80028d8:	40020400 	.word	0x40020400
 80028dc:	40020800 	.word	0x40020800
 80028e0:	40020c00 	.word	0x40020c00
 80028e4:	40021000 	.word	0x40021000
 80028e8:	40013c00 	.word	0x40013c00

080028ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b085      	sub	sp, #20
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
 80028f4:	460b      	mov	r3, r1
 80028f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	691a      	ldr	r2, [r3, #16]
 80028fc:	887b      	ldrh	r3, [r7, #2]
 80028fe:	4013      	ands	r3, r2
 8002900:	2b00      	cmp	r3, #0
 8002902:	d002      	beq.n	800290a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002904:	2301      	movs	r3, #1
 8002906:	73fb      	strb	r3, [r7, #15]
 8002908:	e001      	b.n	800290e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800290a:	2300      	movs	r3, #0
 800290c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800290e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002910:	4618      	mov	r0, r3
 8002912:	3714      	adds	r7, #20
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800291c:	b480      	push	{r7}
 800291e:	b083      	sub	sp, #12
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
 8002924:	460b      	mov	r3, r1
 8002926:	807b      	strh	r3, [r7, #2]
 8002928:	4613      	mov	r3, r2
 800292a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800292c:	787b      	ldrb	r3, [r7, #1]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d003      	beq.n	800293a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002932:	887a      	ldrh	r2, [r7, #2]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002938:	e003      	b.n	8002942 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800293a:	887b      	ldrh	r3, [r7, #2]
 800293c:	041a      	lsls	r2, r3, #16
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	619a      	str	r2, [r3, #24]
}
 8002942:	bf00      	nop
 8002944:	370c      	adds	r7, #12
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
	...

08002950 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b082      	sub	sp, #8
 8002954:	af00      	add	r7, sp, #0
 8002956:	4603      	mov	r3, r0
 8002958:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800295a:	4b08      	ldr	r3, [pc, #32]	; (800297c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800295c:	695a      	ldr	r2, [r3, #20]
 800295e:	88fb      	ldrh	r3, [r7, #6]
 8002960:	4013      	ands	r3, r2
 8002962:	2b00      	cmp	r3, #0
 8002964:	d006      	beq.n	8002974 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002966:	4a05      	ldr	r2, [pc, #20]	; (800297c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002968:	88fb      	ldrh	r3, [r7, #6]
 800296a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800296c:	88fb      	ldrh	r3, [r7, #6]
 800296e:	4618      	mov	r0, r3
 8002970:	f7ff f998 	bl	8001ca4 <HAL_GPIO_EXTI_Callback>
  }
}
 8002974:	bf00      	nop
 8002976:	3708      	adds	r7, #8
 8002978:	46bd      	mov	sp, r7
 800297a:	bd80      	pop	{r7, pc}
 800297c:	40013c00 	.word	0x40013c00

08002980 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b084      	sub	sp, #16
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d101      	bne.n	8002992 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e12b      	b.n	8002bea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002998:	b2db      	uxtb	r3, r3
 800299a:	2b00      	cmp	r3, #0
 800299c:	d106      	bne.n	80029ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2200      	movs	r2, #0
 80029a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80029a6:	6878      	ldr	r0, [r7, #4]
 80029a8:	f7ff f9b6 	bl	8001d18 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2224      	movs	r2, #36	; 0x24
 80029b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f022 0201 	bic.w	r2, r2, #1
 80029c2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	681a      	ldr	r2, [r3, #0]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80029d2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	681a      	ldr	r2, [r3, #0]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80029e2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80029e4:	f003 f954 	bl	8005c90 <HAL_RCC_GetPCLK1Freq>
 80029e8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	4a81      	ldr	r2, [pc, #516]	; (8002bf4 <HAL_I2C_Init+0x274>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d807      	bhi.n	8002a04 <HAL_I2C_Init+0x84>
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	4a80      	ldr	r2, [pc, #512]	; (8002bf8 <HAL_I2C_Init+0x278>)
 80029f8:	4293      	cmp	r3, r2
 80029fa:	bf94      	ite	ls
 80029fc:	2301      	movls	r3, #1
 80029fe:	2300      	movhi	r3, #0
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	e006      	b.n	8002a12 <HAL_I2C_Init+0x92>
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	4a7d      	ldr	r2, [pc, #500]	; (8002bfc <HAL_I2C_Init+0x27c>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	bf94      	ite	ls
 8002a0c:	2301      	movls	r3, #1
 8002a0e:	2300      	movhi	r3, #0
 8002a10:	b2db      	uxtb	r3, r3
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d001      	beq.n	8002a1a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e0e7      	b.n	8002bea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	4a78      	ldr	r2, [pc, #480]	; (8002c00 <HAL_I2C_Init+0x280>)
 8002a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a22:	0c9b      	lsrs	r3, r3, #18
 8002a24:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	68ba      	ldr	r2, [r7, #8]
 8002a36:	430a      	orrs	r2, r1
 8002a38:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	6a1b      	ldr	r3, [r3, #32]
 8002a40:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	4a6a      	ldr	r2, [pc, #424]	; (8002bf4 <HAL_I2C_Init+0x274>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d802      	bhi.n	8002a54 <HAL_I2C_Init+0xd4>
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	3301      	adds	r3, #1
 8002a52:	e009      	b.n	8002a68 <HAL_I2C_Init+0xe8>
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002a5a:	fb02 f303 	mul.w	r3, r2, r3
 8002a5e:	4a69      	ldr	r2, [pc, #420]	; (8002c04 <HAL_I2C_Init+0x284>)
 8002a60:	fba2 2303 	umull	r2, r3, r2, r3
 8002a64:	099b      	lsrs	r3, r3, #6
 8002a66:	3301      	adds	r3, #1
 8002a68:	687a      	ldr	r2, [r7, #4]
 8002a6a:	6812      	ldr	r2, [r2, #0]
 8002a6c:	430b      	orrs	r3, r1
 8002a6e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	69db      	ldr	r3, [r3, #28]
 8002a76:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002a7a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	495c      	ldr	r1, [pc, #368]	; (8002bf4 <HAL_I2C_Init+0x274>)
 8002a84:	428b      	cmp	r3, r1
 8002a86:	d819      	bhi.n	8002abc <HAL_I2C_Init+0x13c>
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	1e59      	subs	r1, r3, #1
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	005b      	lsls	r3, r3, #1
 8002a92:	fbb1 f3f3 	udiv	r3, r1, r3
 8002a96:	1c59      	adds	r1, r3, #1
 8002a98:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002a9c:	400b      	ands	r3, r1
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d00a      	beq.n	8002ab8 <HAL_I2C_Init+0x138>
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	1e59      	subs	r1, r3, #1
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	005b      	lsls	r3, r3, #1
 8002aac:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ab0:	3301      	adds	r3, #1
 8002ab2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ab6:	e051      	b.n	8002b5c <HAL_I2C_Init+0x1dc>
 8002ab8:	2304      	movs	r3, #4
 8002aba:	e04f      	b.n	8002b5c <HAL_I2C_Init+0x1dc>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d111      	bne.n	8002ae8 <HAL_I2C_Init+0x168>
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	1e58      	subs	r0, r3, #1
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6859      	ldr	r1, [r3, #4]
 8002acc:	460b      	mov	r3, r1
 8002ace:	005b      	lsls	r3, r3, #1
 8002ad0:	440b      	add	r3, r1
 8002ad2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ad6:	3301      	adds	r3, #1
 8002ad8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	bf0c      	ite	eq
 8002ae0:	2301      	moveq	r3, #1
 8002ae2:	2300      	movne	r3, #0
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	e012      	b.n	8002b0e <HAL_I2C_Init+0x18e>
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	1e58      	subs	r0, r3, #1
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6859      	ldr	r1, [r3, #4]
 8002af0:	460b      	mov	r3, r1
 8002af2:	009b      	lsls	r3, r3, #2
 8002af4:	440b      	add	r3, r1
 8002af6:	0099      	lsls	r1, r3, #2
 8002af8:	440b      	add	r3, r1
 8002afa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002afe:	3301      	adds	r3, #1
 8002b00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	bf0c      	ite	eq
 8002b08:	2301      	moveq	r3, #1
 8002b0a:	2300      	movne	r3, #0
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d001      	beq.n	8002b16 <HAL_I2C_Init+0x196>
 8002b12:	2301      	movs	r3, #1
 8002b14:	e022      	b.n	8002b5c <HAL_I2C_Init+0x1dc>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d10e      	bne.n	8002b3c <HAL_I2C_Init+0x1bc>
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	1e58      	subs	r0, r3, #1
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	6859      	ldr	r1, [r3, #4]
 8002b26:	460b      	mov	r3, r1
 8002b28:	005b      	lsls	r3, r3, #1
 8002b2a:	440b      	add	r3, r1
 8002b2c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b30:	3301      	adds	r3, #1
 8002b32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b3a:	e00f      	b.n	8002b5c <HAL_I2C_Init+0x1dc>
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	1e58      	subs	r0, r3, #1
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6859      	ldr	r1, [r3, #4]
 8002b44:	460b      	mov	r3, r1
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	440b      	add	r3, r1
 8002b4a:	0099      	lsls	r1, r3, #2
 8002b4c:	440b      	add	r3, r1
 8002b4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b52:	3301      	adds	r3, #1
 8002b54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b58:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002b5c:	6879      	ldr	r1, [r7, #4]
 8002b5e:	6809      	ldr	r1, [r1, #0]
 8002b60:	4313      	orrs	r3, r2
 8002b62:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	69da      	ldr	r2, [r3, #28]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6a1b      	ldr	r3, [r3, #32]
 8002b76:	431a      	orrs	r2, r3
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	430a      	orrs	r2, r1
 8002b7e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002b8a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002b8e:	687a      	ldr	r2, [r7, #4]
 8002b90:	6911      	ldr	r1, [r2, #16]
 8002b92:	687a      	ldr	r2, [r7, #4]
 8002b94:	68d2      	ldr	r2, [r2, #12]
 8002b96:	4311      	orrs	r1, r2
 8002b98:	687a      	ldr	r2, [r7, #4]
 8002b9a:	6812      	ldr	r2, [r2, #0]
 8002b9c:	430b      	orrs	r3, r1
 8002b9e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	68db      	ldr	r3, [r3, #12]
 8002ba6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	695a      	ldr	r2, [r3, #20]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	699b      	ldr	r3, [r3, #24]
 8002bb2:	431a      	orrs	r2, r3
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	430a      	orrs	r2, r1
 8002bba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	681a      	ldr	r2, [r3, #0]
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	f042 0201 	orr.w	r2, r2, #1
 8002bca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2220      	movs	r2, #32
 8002bd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	2200      	movs	r2, #0
 8002be4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002be8:	2300      	movs	r3, #0
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	3710      	adds	r7, #16
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}
 8002bf2:	bf00      	nop
 8002bf4:	000186a0 	.word	0x000186a0
 8002bf8:	001e847f 	.word	0x001e847f
 8002bfc:	003d08ff 	.word	0x003d08ff
 8002c00:	431bde83 	.word	0x431bde83
 8002c04:	10624dd3 	.word	0x10624dd3

08002c08 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b08c      	sub	sp, #48	; 0x30
 8002c0c:	af02      	add	r7, sp, #8
 8002c0e:	60f8      	str	r0, [r7, #12]
 8002c10:	607a      	str	r2, [r7, #4]
 8002c12:	461a      	mov	r2, r3
 8002c14:	460b      	mov	r3, r1
 8002c16:	817b      	strh	r3, [r7, #10]
 8002c18:	4613      	mov	r3, r2
 8002c1a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002c1c:	f7ff fba0 	bl	8002360 <HAL_GetTick>
 8002c20:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	2b20      	cmp	r3, #32
 8002c2c:	f040 820b 	bne.w	8003046 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c32:	9300      	str	r3, [sp, #0]
 8002c34:	2319      	movs	r3, #25
 8002c36:	2201      	movs	r2, #1
 8002c38:	497c      	ldr	r1, [pc, #496]	; (8002e2c <HAL_I2C_Master_Receive+0x224>)
 8002c3a:	68f8      	ldr	r0, [r7, #12]
 8002c3c:	f000 ff76 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 8002c40:	4603      	mov	r3, r0
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d001      	beq.n	8002c4a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002c46:	2302      	movs	r3, #2
 8002c48:	e1fe      	b.n	8003048 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d101      	bne.n	8002c58 <HAL_I2C_Master_Receive+0x50>
 8002c54:	2302      	movs	r3, #2
 8002c56:	e1f7      	b.n	8003048 <HAL_I2C_Master_Receive+0x440>
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f003 0301 	and.w	r3, r3, #1
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d007      	beq.n	8002c7e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f042 0201 	orr.w	r2, r2, #1
 8002c7c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c8c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2222      	movs	r2, #34	; 0x22
 8002c92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2210      	movs	r2, #16
 8002c9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	687a      	ldr	r2, [r7, #4]
 8002ca8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	893a      	ldrh	r2, [r7, #8]
 8002cae:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cb4:	b29a      	uxth	r2, r3
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	4a5c      	ldr	r2, [pc, #368]	; (8002e30 <HAL_I2C_Master_Receive+0x228>)
 8002cbe:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002cc0:	8979      	ldrh	r1, [r7, #10]
 8002cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002cc6:	68f8      	ldr	r0, [r7, #12]
 8002cc8:	f000 fce4 	bl	8003694 <I2C_MasterRequestRead>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d001      	beq.n	8002cd6 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e1b8      	b.n	8003048 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d113      	bne.n	8002d06 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cde:	2300      	movs	r3, #0
 8002ce0:	623b      	str	r3, [r7, #32]
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	695b      	ldr	r3, [r3, #20]
 8002ce8:	623b      	str	r3, [r7, #32]
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	699b      	ldr	r3, [r3, #24]
 8002cf0:	623b      	str	r3, [r7, #32]
 8002cf2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d02:	601a      	str	r2, [r3, #0]
 8002d04:	e18c      	b.n	8003020 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d11b      	bne.n	8002d46 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	681a      	ldr	r2, [r3, #0]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d1c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d1e:	2300      	movs	r3, #0
 8002d20:	61fb      	str	r3, [r7, #28]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	695b      	ldr	r3, [r3, #20]
 8002d28:	61fb      	str	r3, [r7, #28]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	699b      	ldr	r3, [r3, #24]
 8002d30:	61fb      	str	r3, [r7, #28]
 8002d32:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	681a      	ldr	r2, [r3, #0]
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d42:	601a      	str	r2, [r3, #0]
 8002d44:	e16c      	b.n	8003020 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	d11b      	bne.n	8002d86 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681a      	ldr	r2, [r3, #0]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d5c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	681a      	ldr	r2, [r3, #0]
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d6c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d6e:	2300      	movs	r3, #0
 8002d70:	61bb      	str	r3, [r7, #24]
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	695b      	ldr	r3, [r3, #20]
 8002d78:	61bb      	str	r3, [r7, #24]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	699b      	ldr	r3, [r3, #24]
 8002d80:	61bb      	str	r3, [r7, #24]
 8002d82:	69bb      	ldr	r3, [r7, #24]
 8002d84:	e14c      	b.n	8003020 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	681a      	ldr	r2, [r3, #0]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002d94:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002d96:	2300      	movs	r3, #0
 8002d98:	617b      	str	r3, [r7, #20]
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	695b      	ldr	r3, [r3, #20]
 8002da0:	617b      	str	r3, [r7, #20]
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	699b      	ldr	r3, [r3, #24]
 8002da8:	617b      	str	r3, [r7, #20]
 8002daa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002dac:	e138      	b.n	8003020 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002db2:	2b03      	cmp	r3, #3
 8002db4:	f200 80f1 	bhi.w	8002f9a <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d123      	bne.n	8002e08 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002dc2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002dc4:	68f8      	ldr	r0, [r7, #12]
 8002dc6:	f001 f809 	bl	8003ddc <I2C_WaitOnRXNEFlagUntilTimeout>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d001      	beq.n	8002dd4 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	e139      	b.n	8003048 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	691a      	ldr	r2, [r3, #16]
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dde:	b2d2      	uxtb	r2, r2
 8002de0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de6:	1c5a      	adds	r2, r3, #1
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002df0:	3b01      	subs	r3, #1
 8002df2:	b29a      	uxth	r2, r3
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dfc:	b29b      	uxth	r3, r3
 8002dfe:	3b01      	subs	r3, #1
 8002e00:	b29a      	uxth	r2, r3
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002e06:	e10b      	b.n	8003020 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e0c:	2b02      	cmp	r3, #2
 8002e0e:	d14e      	bne.n	8002eae <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e12:	9300      	str	r3, [sp, #0]
 8002e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e16:	2200      	movs	r2, #0
 8002e18:	4906      	ldr	r1, [pc, #24]	; (8002e34 <HAL_I2C_Master_Receive+0x22c>)
 8002e1a:	68f8      	ldr	r0, [r7, #12]
 8002e1c:	f000 fe86 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d008      	beq.n	8002e38 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e10e      	b.n	8003048 <HAL_I2C_Master_Receive+0x440>
 8002e2a:	bf00      	nop
 8002e2c:	00100002 	.word	0x00100002
 8002e30:	ffff0000 	.word	0xffff0000
 8002e34:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e46:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	691a      	ldr	r2, [r3, #16]
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e52:	b2d2      	uxtb	r2, r2
 8002e54:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e5a:	1c5a      	adds	r2, r3, #1
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e64:	3b01      	subs	r3, #1
 8002e66:	b29a      	uxth	r2, r3
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e70:	b29b      	uxth	r3, r3
 8002e72:	3b01      	subs	r3, #1
 8002e74:	b29a      	uxth	r2, r3
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	691a      	ldr	r2, [r3, #16]
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e84:	b2d2      	uxtb	r2, r2
 8002e86:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e8c:	1c5a      	adds	r2, r3, #1
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e96:	3b01      	subs	r3, #1
 8002e98:	b29a      	uxth	r2, r3
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	3b01      	subs	r3, #1
 8002ea6:	b29a      	uxth	r2, r3
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002eac:	e0b8      	b.n	8003020 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb0:	9300      	str	r3, [sp, #0]
 8002eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	4966      	ldr	r1, [pc, #408]	; (8003050 <HAL_I2C_Master_Receive+0x448>)
 8002eb8:	68f8      	ldr	r0, [r7, #12]
 8002eba:	f000 fe37 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d001      	beq.n	8002ec8 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e0bf      	b.n	8003048 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ed6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	691a      	ldr	r2, [r3, #16]
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ee2:	b2d2      	uxtb	r2, r2
 8002ee4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eea:	1c5a      	adds	r2, r3, #1
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ef4:	3b01      	subs	r3, #1
 8002ef6:	b29a      	uxth	r2, r3
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f00:	b29b      	uxth	r3, r3
 8002f02:	3b01      	subs	r3, #1
 8002f04:	b29a      	uxth	r2, r3
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f0c:	9300      	str	r3, [sp, #0]
 8002f0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f10:	2200      	movs	r2, #0
 8002f12:	494f      	ldr	r1, [pc, #316]	; (8003050 <HAL_I2C_Master_Receive+0x448>)
 8002f14:	68f8      	ldr	r0, [r7, #12]
 8002f16:	f000 fe09 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d001      	beq.n	8002f24 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e091      	b.n	8003048 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f32:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	691a      	ldr	r2, [r3, #16]
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f3e:	b2d2      	uxtb	r2, r2
 8002f40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f46:	1c5a      	adds	r2, r3, #1
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f50:	3b01      	subs	r3, #1
 8002f52:	b29a      	uxth	r2, r3
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f5c:	b29b      	uxth	r3, r3
 8002f5e:	3b01      	subs	r3, #1
 8002f60:	b29a      	uxth	r2, r3
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	691a      	ldr	r2, [r3, #16]
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f70:	b2d2      	uxtb	r2, r2
 8002f72:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f78:	1c5a      	adds	r2, r3, #1
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f82:	3b01      	subs	r3, #1
 8002f84:	b29a      	uxth	r2, r3
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f8e:	b29b      	uxth	r3, r3
 8002f90:	3b01      	subs	r3, #1
 8002f92:	b29a      	uxth	r2, r3
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002f98:	e042      	b.n	8003020 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f9a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f9c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002f9e:	68f8      	ldr	r0, [r7, #12]
 8002fa0:	f000 ff1c 	bl	8003ddc <I2C_WaitOnRXNEFlagUntilTimeout>
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d001      	beq.n	8002fae <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e04c      	b.n	8003048 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	691a      	ldr	r2, [r3, #16]
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb8:	b2d2      	uxtb	r2, r2
 8002fba:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fc0:	1c5a      	adds	r2, r3, #1
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fca:	3b01      	subs	r3, #1
 8002fcc:	b29a      	uxth	r2, r3
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fd6:	b29b      	uxth	r3, r3
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	b29a      	uxth	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	695b      	ldr	r3, [r3, #20]
 8002fe6:	f003 0304 	and.w	r3, r3, #4
 8002fea:	2b04      	cmp	r3, #4
 8002fec:	d118      	bne.n	8003020 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	691a      	ldr	r2, [r3, #16]
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff8:	b2d2      	uxtb	r2, r2
 8002ffa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003000:	1c5a      	adds	r2, r3, #1
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800300a:	3b01      	subs	r3, #1
 800300c:	b29a      	uxth	r2, r3
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003016:	b29b      	uxth	r3, r3
 8003018:	3b01      	subs	r3, #1
 800301a:	b29a      	uxth	r2, r3
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003024:	2b00      	cmp	r3, #0
 8003026:	f47f aec2 	bne.w	8002dae <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2220      	movs	r2, #32
 800302e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	2200      	movs	r2, #0
 8003036:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	2200      	movs	r2, #0
 800303e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003042:	2300      	movs	r3, #0
 8003044:	e000      	b.n	8003048 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003046:	2302      	movs	r3, #2
  }
}
 8003048:	4618      	mov	r0, r3
 800304a:	3728      	adds	r7, #40	; 0x28
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}
 8003050:	00010004 	.word	0x00010004

08003054 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b088      	sub	sp, #32
 8003058:	af02      	add	r7, sp, #8
 800305a:	60f8      	str	r0, [r7, #12]
 800305c:	4608      	mov	r0, r1
 800305e:	4611      	mov	r1, r2
 8003060:	461a      	mov	r2, r3
 8003062:	4603      	mov	r3, r0
 8003064:	817b      	strh	r3, [r7, #10]
 8003066:	460b      	mov	r3, r1
 8003068:	813b      	strh	r3, [r7, #8]
 800306a:	4613      	mov	r3, r2
 800306c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800306e:	f7ff f977 	bl	8002360 <HAL_GetTick>
 8003072:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800307a:	b2db      	uxtb	r3, r3
 800307c:	2b20      	cmp	r3, #32
 800307e:	f040 80d9 	bne.w	8003234 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003082:	697b      	ldr	r3, [r7, #20]
 8003084:	9300      	str	r3, [sp, #0]
 8003086:	2319      	movs	r3, #25
 8003088:	2201      	movs	r2, #1
 800308a:	496d      	ldr	r1, [pc, #436]	; (8003240 <HAL_I2C_Mem_Write+0x1ec>)
 800308c:	68f8      	ldr	r0, [r7, #12]
 800308e:	f000 fd4d 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d001      	beq.n	800309c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003098:	2302      	movs	r3, #2
 800309a:	e0cc      	b.n	8003236 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d101      	bne.n	80030aa <HAL_I2C_Mem_Write+0x56>
 80030a6:	2302      	movs	r3, #2
 80030a8:	e0c5      	b.n	8003236 <HAL_I2C_Mem_Write+0x1e2>
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2201      	movs	r2, #1
 80030ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 0301 	and.w	r3, r3, #1
 80030bc:	2b01      	cmp	r3, #1
 80030be:	d007      	beq.n	80030d0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f042 0201 	orr.w	r2, r2, #1
 80030ce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	681a      	ldr	r2, [r3, #0]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030de:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2221      	movs	r2, #33	; 0x21
 80030e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	2240      	movs	r2, #64	; 0x40
 80030ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	2200      	movs	r2, #0
 80030f4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	6a3a      	ldr	r2, [r7, #32]
 80030fa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003100:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003106:	b29a      	uxth	r2, r3
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	4a4d      	ldr	r2, [pc, #308]	; (8003244 <HAL_I2C_Mem_Write+0x1f0>)
 8003110:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003112:	88f8      	ldrh	r0, [r7, #6]
 8003114:	893a      	ldrh	r2, [r7, #8]
 8003116:	8979      	ldrh	r1, [r7, #10]
 8003118:	697b      	ldr	r3, [r7, #20]
 800311a:	9301      	str	r3, [sp, #4]
 800311c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800311e:	9300      	str	r3, [sp, #0]
 8003120:	4603      	mov	r3, r0
 8003122:	68f8      	ldr	r0, [r7, #12]
 8003124:	f000 fb84 	bl	8003830 <I2C_RequestMemoryWrite>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d052      	beq.n	80031d4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e081      	b.n	8003236 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003132:	697a      	ldr	r2, [r7, #20]
 8003134:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003136:	68f8      	ldr	r0, [r7, #12]
 8003138:	f000 fdce 	bl	8003cd8 <I2C_WaitOnTXEFlagUntilTimeout>
 800313c:	4603      	mov	r3, r0
 800313e:	2b00      	cmp	r3, #0
 8003140:	d00d      	beq.n	800315e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003146:	2b04      	cmp	r3, #4
 8003148:	d107      	bne.n	800315a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003158:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	e06b      	b.n	8003236 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003162:	781a      	ldrb	r2, [r3, #0]
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800316e:	1c5a      	adds	r2, r3, #1
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003178:	3b01      	subs	r3, #1
 800317a:	b29a      	uxth	r2, r3
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003184:	b29b      	uxth	r3, r3
 8003186:	3b01      	subs	r3, #1
 8003188:	b29a      	uxth	r2, r3
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	695b      	ldr	r3, [r3, #20]
 8003194:	f003 0304 	and.w	r3, r3, #4
 8003198:	2b04      	cmp	r3, #4
 800319a:	d11b      	bne.n	80031d4 <HAL_I2C_Mem_Write+0x180>
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d017      	beq.n	80031d4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a8:	781a      	ldrb	r2, [r3, #0]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031b4:	1c5a      	adds	r2, r3, #1
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031be:	3b01      	subs	r3, #1
 80031c0:	b29a      	uxth	r2, r3
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	3b01      	subs	r3, #1
 80031ce:	b29a      	uxth	r2, r3
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d1aa      	bne.n	8003132 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031dc:	697a      	ldr	r2, [r7, #20]
 80031de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80031e0:	68f8      	ldr	r0, [r7, #12]
 80031e2:	f000 fdba 	bl	8003d5a <I2C_WaitOnBTFFlagUntilTimeout>
 80031e6:	4603      	mov	r3, r0
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d00d      	beq.n	8003208 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f0:	2b04      	cmp	r3, #4
 80031f2:	d107      	bne.n	8003204 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	681a      	ldr	r2, [r3, #0]
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003202:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003204:	2301      	movs	r3, #1
 8003206:	e016      	b.n	8003236 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003216:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2220      	movs	r2, #32
 800321c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	2200      	movs	r2, #0
 8003224:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	2200      	movs	r2, #0
 800322c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003230:	2300      	movs	r3, #0
 8003232:	e000      	b.n	8003236 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003234:	2302      	movs	r3, #2
  }
}
 8003236:	4618      	mov	r0, r3
 8003238:	3718      	adds	r7, #24
 800323a:	46bd      	mov	sp, r7
 800323c:	bd80      	pop	{r7, pc}
 800323e:	bf00      	nop
 8003240:	00100002 	.word	0x00100002
 8003244:	ffff0000 	.word	0xffff0000

08003248 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b08c      	sub	sp, #48	; 0x30
 800324c:	af02      	add	r7, sp, #8
 800324e:	60f8      	str	r0, [r7, #12]
 8003250:	4608      	mov	r0, r1
 8003252:	4611      	mov	r1, r2
 8003254:	461a      	mov	r2, r3
 8003256:	4603      	mov	r3, r0
 8003258:	817b      	strh	r3, [r7, #10]
 800325a:	460b      	mov	r3, r1
 800325c:	813b      	strh	r3, [r7, #8]
 800325e:	4613      	mov	r3, r2
 8003260:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003262:	f7ff f87d 	bl	8002360 <HAL_GetTick>
 8003266:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800326e:	b2db      	uxtb	r3, r3
 8003270:	2b20      	cmp	r3, #32
 8003272:	f040 8208 	bne.w	8003686 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003278:	9300      	str	r3, [sp, #0]
 800327a:	2319      	movs	r3, #25
 800327c:	2201      	movs	r2, #1
 800327e:	497b      	ldr	r1, [pc, #492]	; (800346c <HAL_I2C_Mem_Read+0x224>)
 8003280:	68f8      	ldr	r0, [r7, #12]
 8003282:	f000 fc53 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d001      	beq.n	8003290 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800328c:	2302      	movs	r3, #2
 800328e:	e1fb      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003296:	2b01      	cmp	r3, #1
 8003298:	d101      	bne.n	800329e <HAL_I2C_Mem_Read+0x56>
 800329a:	2302      	movs	r3, #2
 800329c:	e1f4      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	2201      	movs	r2, #1
 80032a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f003 0301 	and.w	r3, r3, #1
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d007      	beq.n	80032c4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f042 0201 	orr.w	r2, r2, #1
 80032c2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032d2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2222      	movs	r2, #34	; 0x22
 80032d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	2240      	movs	r2, #64	; 0x40
 80032e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2200      	movs	r2, #0
 80032e8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032ee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80032f4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032fa:	b29a      	uxth	r2, r3
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	4a5b      	ldr	r2, [pc, #364]	; (8003470 <HAL_I2C_Mem_Read+0x228>)
 8003304:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003306:	88f8      	ldrh	r0, [r7, #6]
 8003308:	893a      	ldrh	r2, [r7, #8]
 800330a:	8979      	ldrh	r1, [r7, #10]
 800330c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800330e:	9301      	str	r3, [sp, #4]
 8003310:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003312:	9300      	str	r3, [sp, #0]
 8003314:	4603      	mov	r3, r0
 8003316:	68f8      	ldr	r0, [r7, #12]
 8003318:	f000 fb20 	bl	800395c <I2C_RequestMemoryRead>
 800331c:	4603      	mov	r3, r0
 800331e:	2b00      	cmp	r3, #0
 8003320:	d001      	beq.n	8003326 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e1b0      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800332a:	2b00      	cmp	r3, #0
 800332c:	d113      	bne.n	8003356 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800332e:	2300      	movs	r3, #0
 8003330:	623b      	str	r3, [r7, #32]
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	695b      	ldr	r3, [r3, #20]
 8003338:	623b      	str	r3, [r7, #32]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	699b      	ldr	r3, [r3, #24]
 8003340:	623b      	str	r3, [r7, #32]
 8003342:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	681a      	ldr	r2, [r3, #0]
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003352:	601a      	str	r2, [r3, #0]
 8003354:	e184      	b.n	8003660 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800335a:	2b01      	cmp	r3, #1
 800335c:	d11b      	bne.n	8003396 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800336c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800336e:	2300      	movs	r3, #0
 8003370:	61fb      	str	r3, [r7, #28]
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	695b      	ldr	r3, [r3, #20]
 8003378:	61fb      	str	r3, [r7, #28]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	699b      	ldr	r3, [r3, #24]
 8003380:	61fb      	str	r3, [r7, #28]
 8003382:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003392:	601a      	str	r2, [r3, #0]
 8003394:	e164      	b.n	8003660 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800339a:	2b02      	cmp	r3, #2
 800339c:	d11b      	bne.n	80033d6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033ac:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80033bc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033be:	2300      	movs	r3, #0
 80033c0:	61bb      	str	r3, [r7, #24]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	695b      	ldr	r3, [r3, #20]
 80033c8:	61bb      	str	r3, [r7, #24]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	699b      	ldr	r3, [r3, #24]
 80033d0:	61bb      	str	r3, [r7, #24]
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	e144      	b.n	8003660 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033d6:	2300      	movs	r3, #0
 80033d8:	617b      	str	r3, [r7, #20]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	695b      	ldr	r3, [r3, #20]
 80033e0:	617b      	str	r3, [r7, #20]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	699b      	ldr	r3, [r3, #24]
 80033e8:	617b      	str	r3, [r7, #20]
 80033ea:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80033ec:	e138      	b.n	8003660 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033f2:	2b03      	cmp	r3, #3
 80033f4:	f200 80f1 	bhi.w	80035da <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033fc:	2b01      	cmp	r3, #1
 80033fe:	d123      	bne.n	8003448 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003400:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003402:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003404:	68f8      	ldr	r0, [r7, #12]
 8003406:	f000 fce9 	bl	8003ddc <I2C_WaitOnRXNEFlagUntilTimeout>
 800340a:	4603      	mov	r3, r0
 800340c:	2b00      	cmp	r3, #0
 800340e:	d001      	beq.n	8003414 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e139      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	691a      	ldr	r2, [r3, #16]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800341e:	b2d2      	uxtb	r2, r2
 8003420:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003426:	1c5a      	adds	r2, r3, #1
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003430:	3b01      	subs	r3, #1
 8003432:	b29a      	uxth	r2, r3
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800343c:	b29b      	uxth	r3, r3
 800343e:	3b01      	subs	r3, #1
 8003440:	b29a      	uxth	r2, r3
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003446:	e10b      	b.n	8003660 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800344c:	2b02      	cmp	r3, #2
 800344e:	d14e      	bne.n	80034ee <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003452:	9300      	str	r3, [sp, #0]
 8003454:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003456:	2200      	movs	r2, #0
 8003458:	4906      	ldr	r1, [pc, #24]	; (8003474 <HAL_I2C_Mem_Read+0x22c>)
 800345a:	68f8      	ldr	r0, [r7, #12]
 800345c:	f000 fb66 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 8003460:	4603      	mov	r3, r0
 8003462:	2b00      	cmp	r3, #0
 8003464:	d008      	beq.n	8003478 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e10e      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
 800346a:	bf00      	nop
 800346c:	00100002 	.word	0x00100002
 8003470:	ffff0000 	.word	0xffff0000
 8003474:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003486:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	691a      	ldr	r2, [r3, #16]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003492:	b2d2      	uxtb	r2, r2
 8003494:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800349a:	1c5a      	adds	r2, r3, #1
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034a4:	3b01      	subs	r3, #1
 80034a6:	b29a      	uxth	r2, r3
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034b0:	b29b      	uxth	r3, r3
 80034b2:	3b01      	subs	r3, #1
 80034b4:	b29a      	uxth	r2, r3
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	691a      	ldr	r2, [r3, #16]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c4:	b2d2      	uxtb	r2, r2
 80034c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034cc:	1c5a      	adds	r2, r3, #1
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034d6:	3b01      	subs	r3, #1
 80034d8:	b29a      	uxth	r2, r3
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	3b01      	subs	r3, #1
 80034e6:	b29a      	uxth	r2, r3
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	855a      	strh	r2, [r3, #42]	; 0x2a
 80034ec:	e0b8      	b.n	8003660 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80034ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034f0:	9300      	str	r3, [sp, #0]
 80034f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80034f4:	2200      	movs	r2, #0
 80034f6:	4966      	ldr	r1, [pc, #408]	; (8003690 <HAL_I2C_Mem_Read+0x448>)
 80034f8:	68f8      	ldr	r0, [r7, #12]
 80034fa:	f000 fb17 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d001      	beq.n	8003508 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e0bf      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003516:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	691a      	ldr	r2, [r3, #16]
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003522:	b2d2      	uxtb	r2, r2
 8003524:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800352a:	1c5a      	adds	r2, r3, #1
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003534:	3b01      	subs	r3, #1
 8003536:	b29a      	uxth	r2, r3
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003540:	b29b      	uxth	r3, r3
 8003542:	3b01      	subs	r3, #1
 8003544:	b29a      	uxth	r2, r3
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800354a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800354c:	9300      	str	r3, [sp, #0]
 800354e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003550:	2200      	movs	r2, #0
 8003552:	494f      	ldr	r1, [pc, #316]	; (8003690 <HAL_I2C_Mem_Read+0x448>)
 8003554:	68f8      	ldr	r0, [r7, #12]
 8003556:	f000 fae9 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d001      	beq.n	8003564 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e091      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681a      	ldr	r2, [r3, #0]
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003572:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	691a      	ldr	r2, [r3, #16]
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800357e:	b2d2      	uxtb	r2, r2
 8003580:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003586:	1c5a      	adds	r2, r3, #1
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003590:	3b01      	subs	r3, #1
 8003592:	b29a      	uxth	r2, r3
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800359c:	b29b      	uxth	r3, r3
 800359e:	3b01      	subs	r3, #1
 80035a0:	b29a      	uxth	r2, r3
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	691a      	ldr	r2, [r3, #16]
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b0:	b2d2      	uxtb	r2, r2
 80035b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b8:	1c5a      	adds	r2, r3, #1
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035c2:	3b01      	subs	r3, #1
 80035c4:	b29a      	uxth	r2, r3
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035ce:	b29b      	uxth	r3, r3
 80035d0:	3b01      	subs	r3, #1
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80035d8:	e042      	b.n	8003660 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035dc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80035de:	68f8      	ldr	r0, [r7, #12]
 80035e0:	f000 fbfc 	bl	8003ddc <I2C_WaitOnRXNEFlagUntilTimeout>
 80035e4:	4603      	mov	r3, r0
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d001      	beq.n	80035ee <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e04c      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	691a      	ldr	r2, [r3, #16]
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f8:	b2d2      	uxtb	r2, r2
 80035fa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003600:	1c5a      	adds	r2, r3, #1
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800360a:	3b01      	subs	r3, #1
 800360c:	b29a      	uxth	r2, r3
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003616:	b29b      	uxth	r3, r3
 8003618:	3b01      	subs	r3, #1
 800361a:	b29a      	uxth	r2, r3
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	695b      	ldr	r3, [r3, #20]
 8003626:	f003 0304 	and.w	r3, r3, #4
 800362a:	2b04      	cmp	r3, #4
 800362c:	d118      	bne.n	8003660 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	691a      	ldr	r2, [r3, #16]
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003638:	b2d2      	uxtb	r2, r2
 800363a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003640:	1c5a      	adds	r2, r3, #1
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800364a:	3b01      	subs	r3, #1
 800364c:	b29a      	uxth	r2, r3
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003656:	b29b      	uxth	r3, r3
 8003658:	3b01      	subs	r3, #1
 800365a:	b29a      	uxth	r2, r3
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003664:	2b00      	cmp	r3, #0
 8003666:	f47f aec2 	bne.w	80033ee <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	2220      	movs	r2, #32
 800366e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2200      	movs	r2, #0
 8003676:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2200      	movs	r2, #0
 800367e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003682:	2300      	movs	r3, #0
 8003684:	e000      	b.n	8003688 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003686:	2302      	movs	r3, #2
  }
}
 8003688:	4618      	mov	r0, r3
 800368a:	3728      	adds	r7, #40	; 0x28
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}
 8003690:	00010004 	.word	0x00010004

08003694 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b088      	sub	sp, #32
 8003698:	af02      	add	r7, sp, #8
 800369a:	60f8      	str	r0, [r7, #12]
 800369c:	607a      	str	r2, [r7, #4]
 800369e:	603b      	str	r3, [r7, #0]
 80036a0:	460b      	mov	r3, r1
 80036a2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036a8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80036b8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	2b08      	cmp	r3, #8
 80036be:	d006      	beq.n	80036ce <I2C_MasterRequestRead+0x3a>
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d003      	beq.n	80036ce <I2C_MasterRequestRead+0x3a>
 80036c6:	697b      	ldr	r3, [r7, #20]
 80036c8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80036cc:	d108      	bne.n	80036e0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036dc:	601a      	str	r2, [r3, #0]
 80036de:	e00b      	b.n	80036f8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e4:	2b11      	cmp	r3, #17
 80036e6:	d107      	bne.n	80036f8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036f6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036f8:	683b      	ldr	r3, [r7, #0]
 80036fa:	9300      	str	r3, [sp, #0]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2200      	movs	r2, #0
 8003700:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003704:	68f8      	ldr	r0, [r7, #12]
 8003706:	f000 fa11 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 800370a:	4603      	mov	r3, r0
 800370c:	2b00      	cmp	r3, #0
 800370e:	d00d      	beq.n	800372c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800371a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800371e:	d103      	bne.n	8003728 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003726:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003728:	2303      	movs	r3, #3
 800372a:	e079      	b.n	8003820 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	691b      	ldr	r3, [r3, #16]
 8003730:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003734:	d108      	bne.n	8003748 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003736:	897b      	ldrh	r3, [r7, #10]
 8003738:	b2db      	uxtb	r3, r3
 800373a:	f043 0301 	orr.w	r3, r3, #1
 800373e:	b2da      	uxtb	r2, r3
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	611a      	str	r2, [r3, #16]
 8003746:	e05f      	b.n	8003808 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003748:	897b      	ldrh	r3, [r7, #10]
 800374a:	11db      	asrs	r3, r3, #7
 800374c:	b2db      	uxtb	r3, r3
 800374e:	f003 0306 	and.w	r3, r3, #6
 8003752:	b2db      	uxtb	r3, r3
 8003754:	f063 030f 	orn	r3, r3, #15
 8003758:	b2da      	uxtb	r2, r3
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	687a      	ldr	r2, [r7, #4]
 8003764:	4930      	ldr	r1, [pc, #192]	; (8003828 <I2C_MasterRequestRead+0x194>)
 8003766:	68f8      	ldr	r0, [r7, #12]
 8003768:	f000 fa37 	bl	8003bda <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800376c:	4603      	mov	r3, r0
 800376e:	2b00      	cmp	r3, #0
 8003770:	d001      	beq.n	8003776 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003772:	2301      	movs	r3, #1
 8003774:	e054      	b.n	8003820 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003776:	897b      	ldrh	r3, [r7, #10]
 8003778:	b2da      	uxtb	r2, r3
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	687a      	ldr	r2, [r7, #4]
 8003784:	4929      	ldr	r1, [pc, #164]	; (800382c <I2C_MasterRequestRead+0x198>)
 8003786:	68f8      	ldr	r0, [r7, #12]
 8003788:	f000 fa27 	bl	8003bda <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800378c:	4603      	mov	r3, r0
 800378e:	2b00      	cmp	r3, #0
 8003790:	d001      	beq.n	8003796 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e044      	b.n	8003820 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003796:	2300      	movs	r3, #0
 8003798:	613b      	str	r3, [r7, #16]
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	695b      	ldr	r3, [r3, #20]
 80037a0:	613b      	str	r3, [r7, #16]
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	699b      	ldr	r3, [r3, #24]
 80037a8:	613b      	str	r3, [r7, #16]
 80037aa:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037ba:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	9300      	str	r3, [sp, #0]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2200      	movs	r2, #0
 80037c4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80037c8:	68f8      	ldr	r0, [r7, #12]
 80037ca:	f000 f9af 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 80037ce:	4603      	mov	r3, r0
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d00d      	beq.n	80037f0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037e2:	d103      	bne.n	80037ec <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037ea:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80037ec:	2303      	movs	r3, #3
 80037ee:	e017      	b.n	8003820 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80037f0:	897b      	ldrh	r3, [r7, #10]
 80037f2:	11db      	asrs	r3, r3, #7
 80037f4:	b2db      	uxtb	r3, r3
 80037f6:	f003 0306 	and.w	r3, r3, #6
 80037fa:	b2db      	uxtb	r3, r3
 80037fc:	f063 030e 	orn	r3, r3, #14
 8003800:	b2da      	uxtb	r2, r3
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	687a      	ldr	r2, [r7, #4]
 800380c:	4907      	ldr	r1, [pc, #28]	; (800382c <I2C_MasterRequestRead+0x198>)
 800380e:	68f8      	ldr	r0, [r7, #12]
 8003810:	f000 f9e3 	bl	8003bda <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003814:	4603      	mov	r3, r0
 8003816:	2b00      	cmp	r3, #0
 8003818:	d001      	beq.n	800381e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800381a:	2301      	movs	r3, #1
 800381c:	e000      	b.n	8003820 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800381e:	2300      	movs	r3, #0
}
 8003820:	4618      	mov	r0, r3
 8003822:	3718      	adds	r7, #24
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}
 8003828:	00010008 	.word	0x00010008
 800382c:	00010002 	.word	0x00010002

08003830 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b088      	sub	sp, #32
 8003834:	af02      	add	r7, sp, #8
 8003836:	60f8      	str	r0, [r7, #12]
 8003838:	4608      	mov	r0, r1
 800383a:	4611      	mov	r1, r2
 800383c:	461a      	mov	r2, r3
 800383e:	4603      	mov	r3, r0
 8003840:	817b      	strh	r3, [r7, #10]
 8003842:	460b      	mov	r3, r1
 8003844:	813b      	strh	r3, [r7, #8]
 8003846:	4613      	mov	r3, r2
 8003848:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	681a      	ldr	r2, [r3, #0]
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003858:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800385a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800385c:	9300      	str	r3, [sp, #0]
 800385e:	6a3b      	ldr	r3, [r7, #32]
 8003860:	2200      	movs	r2, #0
 8003862:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003866:	68f8      	ldr	r0, [r7, #12]
 8003868:	f000 f960 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d00d      	beq.n	800388e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800387c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003880:	d103      	bne.n	800388a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003888:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800388a:	2303      	movs	r3, #3
 800388c:	e05f      	b.n	800394e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800388e:	897b      	ldrh	r3, [r7, #10]
 8003890:	b2db      	uxtb	r3, r3
 8003892:	461a      	mov	r2, r3
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800389c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800389e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038a0:	6a3a      	ldr	r2, [r7, #32]
 80038a2:	492d      	ldr	r1, [pc, #180]	; (8003958 <I2C_RequestMemoryWrite+0x128>)
 80038a4:	68f8      	ldr	r0, [r7, #12]
 80038a6:	f000 f998 	bl	8003bda <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038aa:	4603      	mov	r3, r0
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d001      	beq.n	80038b4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e04c      	b.n	800394e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038b4:	2300      	movs	r3, #0
 80038b6:	617b      	str	r3, [r7, #20]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	695b      	ldr	r3, [r3, #20]
 80038be:	617b      	str	r3, [r7, #20]
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	699b      	ldr	r3, [r3, #24]
 80038c6:	617b      	str	r3, [r7, #20]
 80038c8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80038ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038cc:	6a39      	ldr	r1, [r7, #32]
 80038ce:	68f8      	ldr	r0, [r7, #12]
 80038d0:	f000 fa02 	bl	8003cd8 <I2C_WaitOnTXEFlagUntilTimeout>
 80038d4:	4603      	mov	r3, r0
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d00d      	beq.n	80038f6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038de:	2b04      	cmp	r3, #4
 80038e0:	d107      	bne.n	80038f2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038f0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e02b      	b.n	800394e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80038f6:	88fb      	ldrh	r3, [r7, #6]
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d105      	bne.n	8003908 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80038fc:	893b      	ldrh	r3, [r7, #8]
 80038fe:	b2da      	uxtb	r2, r3
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	611a      	str	r2, [r3, #16]
 8003906:	e021      	b.n	800394c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003908:	893b      	ldrh	r3, [r7, #8]
 800390a:	0a1b      	lsrs	r3, r3, #8
 800390c:	b29b      	uxth	r3, r3
 800390e:	b2da      	uxtb	r2, r3
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003916:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003918:	6a39      	ldr	r1, [r7, #32]
 800391a:	68f8      	ldr	r0, [r7, #12]
 800391c:	f000 f9dc 	bl	8003cd8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003920:	4603      	mov	r3, r0
 8003922:	2b00      	cmp	r3, #0
 8003924:	d00d      	beq.n	8003942 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800392a:	2b04      	cmp	r3, #4
 800392c:	d107      	bne.n	800393e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800393c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e005      	b.n	800394e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003942:	893b      	ldrh	r3, [r7, #8]
 8003944:	b2da      	uxtb	r2, r3
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800394c:	2300      	movs	r3, #0
}
 800394e:	4618      	mov	r0, r3
 8003950:	3718      	adds	r7, #24
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
 8003956:	bf00      	nop
 8003958:	00010002 	.word	0x00010002

0800395c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b088      	sub	sp, #32
 8003960:	af02      	add	r7, sp, #8
 8003962:	60f8      	str	r0, [r7, #12]
 8003964:	4608      	mov	r0, r1
 8003966:	4611      	mov	r1, r2
 8003968:	461a      	mov	r2, r3
 800396a:	4603      	mov	r3, r0
 800396c:	817b      	strh	r3, [r7, #10]
 800396e:	460b      	mov	r3, r1
 8003970:	813b      	strh	r3, [r7, #8]
 8003972:	4613      	mov	r3, r2
 8003974:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681a      	ldr	r2, [r3, #0]
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003984:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	681a      	ldr	r2, [r3, #0]
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003994:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003996:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003998:	9300      	str	r3, [sp, #0]
 800399a:	6a3b      	ldr	r3, [r7, #32]
 800399c:	2200      	movs	r2, #0
 800399e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80039a2:	68f8      	ldr	r0, [r7, #12]
 80039a4:	f000 f8c2 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 80039a8:	4603      	mov	r3, r0
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d00d      	beq.n	80039ca <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039bc:	d103      	bne.n	80039c6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80039c4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80039c6:	2303      	movs	r3, #3
 80039c8:	e0aa      	b.n	8003b20 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80039ca:	897b      	ldrh	r3, [r7, #10]
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	461a      	mov	r2, r3
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80039d8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039dc:	6a3a      	ldr	r2, [r7, #32]
 80039de:	4952      	ldr	r1, [pc, #328]	; (8003b28 <I2C_RequestMemoryRead+0x1cc>)
 80039e0:	68f8      	ldr	r0, [r7, #12]
 80039e2:	f000 f8fa 	bl	8003bda <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d001      	beq.n	80039f0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80039ec:	2301      	movs	r3, #1
 80039ee:	e097      	b.n	8003b20 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039f0:	2300      	movs	r3, #0
 80039f2:	617b      	str	r3, [r7, #20]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	695b      	ldr	r3, [r3, #20]
 80039fa:	617b      	str	r3, [r7, #20]
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	699b      	ldr	r3, [r3, #24]
 8003a02:	617b      	str	r3, [r7, #20]
 8003a04:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a08:	6a39      	ldr	r1, [r7, #32]
 8003a0a:	68f8      	ldr	r0, [r7, #12]
 8003a0c:	f000 f964 	bl	8003cd8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a10:	4603      	mov	r3, r0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d00d      	beq.n	8003a32 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a1a:	2b04      	cmp	r3, #4
 8003a1c:	d107      	bne.n	8003a2e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a2c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e076      	b.n	8003b20 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003a32:	88fb      	ldrh	r3, [r7, #6]
 8003a34:	2b01      	cmp	r3, #1
 8003a36:	d105      	bne.n	8003a44 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a38:	893b      	ldrh	r3, [r7, #8]
 8003a3a:	b2da      	uxtb	r2, r3
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	611a      	str	r2, [r3, #16]
 8003a42:	e021      	b.n	8003a88 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003a44:	893b      	ldrh	r3, [r7, #8]
 8003a46:	0a1b      	lsrs	r3, r3, #8
 8003a48:	b29b      	uxth	r3, r3
 8003a4a:	b2da      	uxtb	r2, r3
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a54:	6a39      	ldr	r1, [r7, #32]
 8003a56:	68f8      	ldr	r0, [r7, #12]
 8003a58:	f000 f93e 	bl	8003cd8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d00d      	beq.n	8003a7e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a66:	2b04      	cmp	r3, #4
 8003a68:	d107      	bne.n	8003a7a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a78:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	e050      	b.n	8003b20 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003a7e:	893b      	ldrh	r3, [r7, #8]
 8003a80:	b2da      	uxtb	r2, r3
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003a88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003a8a:	6a39      	ldr	r1, [r7, #32]
 8003a8c:	68f8      	ldr	r0, [r7, #12]
 8003a8e:	f000 f923 	bl	8003cd8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003a92:	4603      	mov	r3, r0
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d00d      	beq.n	8003ab4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a9c:	2b04      	cmp	r3, #4
 8003a9e:	d107      	bne.n	8003ab0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003aae:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e035      	b.n	8003b20 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ac2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac6:	9300      	str	r3, [sp, #0]
 8003ac8:	6a3b      	ldr	r3, [r7, #32]
 8003aca:	2200      	movs	r2, #0
 8003acc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003ad0:	68f8      	ldr	r0, [r7, #12]
 8003ad2:	f000 f82b 	bl	8003b2c <I2C_WaitOnFlagUntilTimeout>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d00d      	beq.n	8003af8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ae6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003aea:	d103      	bne.n	8003af4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003af2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003af4:	2303      	movs	r3, #3
 8003af6:	e013      	b.n	8003b20 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003af8:	897b      	ldrh	r3, [r7, #10]
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	f043 0301 	orr.w	r3, r3, #1
 8003b00:	b2da      	uxtb	r2, r3
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b0a:	6a3a      	ldr	r2, [r7, #32]
 8003b0c:	4906      	ldr	r1, [pc, #24]	; (8003b28 <I2C_RequestMemoryRead+0x1cc>)
 8003b0e:	68f8      	ldr	r0, [r7, #12]
 8003b10:	f000 f863 	bl	8003bda <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003b14:	4603      	mov	r3, r0
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d001      	beq.n	8003b1e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e000      	b.n	8003b20 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003b1e:	2300      	movs	r3, #0
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	3718      	adds	r7, #24
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd80      	pop	{r7, pc}
 8003b28:	00010002 	.word	0x00010002

08003b2c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b084      	sub	sp, #16
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	60f8      	str	r0, [r7, #12]
 8003b34:	60b9      	str	r1, [r7, #8]
 8003b36:	603b      	str	r3, [r7, #0]
 8003b38:	4613      	mov	r3, r2
 8003b3a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b3c:	e025      	b.n	8003b8a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b3e:	683b      	ldr	r3, [r7, #0]
 8003b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b44:	d021      	beq.n	8003b8a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b46:	f7fe fc0b 	bl	8002360 <HAL_GetTick>
 8003b4a:	4602      	mov	r2, r0
 8003b4c:	69bb      	ldr	r3, [r7, #24]
 8003b4e:	1ad3      	subs	r3, r2, r3
 8003b50:	683a      	ldr	r2, [r7, #0]
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d302      	bcc.n	8003b5c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d116      	bne.n	8003b8a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	2200      	movs	r2, #0
 8003b60:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2220      	movs	r2, #32
 8003b66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b76:	f043 0220 	orr.w	r2, r3, #32
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	2200      	movs	r2, #0
 8003b82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e023      	b.n	8003bd2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	0c1b      	lsrs	r3, r3, #16
 8003b8e:	b2db      	uxtb	r3, r3
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d10d      	bne.n	8003bb0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	695b      	ldr	r3, [r3, #20]
 8003b9a:	43da      	mvns	r2, r3
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	b29b      	uxth	r3, r3
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	bf0c      	ite	eq
 8003ba6:	2301      	moveq	r3, #1
 8003ba8:	2300      	movne	r3, #0
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	461a      	mov	r2, r3
 8003bae:	e00c      	b.n	8003bca <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	699b      	ldr	r3, [r3, #24]
 8003bb6:	43da      	mvns	r2, r3
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	4013      	ands	r3, r2
 8003bbc:	b29b      	uxth	r3, r3
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	bf0c      	ite	eq
 8003bc2:	2301      	moveq	r3, #1
 8003bc4:	2300      	movne	r3, #0
 8003bc6:	b2db      	uxtb	r3, r3
 8003bc8:	461a      	mov	r2, r3
 8003bca:	79fb      	ldrb	r3, [r7, #7]
 8003bcc:	429a      	cmp	r2, r3
 8003bce:	d0b6      	beq.n	8003b3e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003bd0:	2300      	movs	r3, #0
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	3710      	adds	r7, #16
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}

08003bda <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003bda:	b580      	push	{r7, lr}
 8003bdc:	b084      	sub	sp, #16
 8003bde:	af00      	add	r7, sp, #0
 8003be0:	60f8      	str	r0, [r7, #12]
 8003be2:	60b9      	str	r1, [r7, #8]
 8003be4:	607a      	str	r2, [r7, #4]
 8003be6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003be8:	e051      	b.n	8003c8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	695b      	ldr	r3, [r3, #20]
 8003bf0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bf4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bf8:	d123      	bne.n	8003c42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c08:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c12:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	2200      	movs	r2, #0
 8003c18:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2220      	movs	r2, #32
 8003c1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2200      	movs	r2, #0
 8003c26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c2e:	f043 0204 	orr.w	r2, r3, #4
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	2200      	movs	r2, #0
 8003c3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e046      	b.n	8003cd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c48:	d021      	beq.n	8003c8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c4a:	f7fe fb89 	bl	8002360 <HAL_GetTick>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	1ad3      	subs	r3, r2, r3
 8003c54:	687a      	ldr	r2, [r7, #4]
 8003c56:	429a      	cmp	r2, r3
 8003c58:	d302      	bcc.n	8003c60 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d116      	bne.n	8003c8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2200      	movs	r2, #0
 8003c64:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2220      	movs	r2, #32
 8003c6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2200      	movs	r2, #0
 8003c72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7a:	f043 0220 	orr.w	r2, r3, #32
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	2200      	movs	r2, #0
 8003c86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	e020      	b.n	8003cd0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	0c1b      	lsrs	r3, r3, #16
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	2b01      	cmp	r3, #1
 8003c96:	d10c      	bne.n	8003cb2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	695b      	ldr	r3, [r3, #20]
 8003c9e:	43da      	mvns	r2, r3
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	bf14      	ite	ne
 8003caa:	2301      	movne	r3, #1
 8003cac:	2300      	moveq	r3, #0
 8003cae:	b2db      	uxtb	r3, r3
 8003cb0:	e00b      	b.n	8003cca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	699b      	ldr	r3, [r3, #24]
 8003cb8:	43da      	mvns	r2, r3
 8003cba:	68bb      	ldr	r3, [r7, #8]
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	b29b      	uxth	r3, r3
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	bf14      	ite	ne
 8003cc4:	2301      	movne	r3, #1
 8003cc6:	2300      	moveq	r3, #0
 8003cc8:	b2db      	uxtb	r3, r3
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d18d      	bne.n	8003bea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003cce:	2300      	movs	r3, #0
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	3710      	adds	r7, #16
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	bd80      	pop	{r7, pc}

08003cd8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003cd8:	b580      	push	{r7, lr}
 8003cda:	b084      	sub	sp, #16
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	60f8      	str	r0, [r7, #12]
 8003ce0:	60b9      	str	r1, [r7, #8]
 8003ce2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ce4:	e02d      	b.n	8003d42 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003ce6:	68f8      	ldr	r0, [r7, #12]
 8003ce8:	f000 f8ce 	bl	8003e88 <I2C_IsAcknowledgeFailed>
 8003cec:	4603      	mov	r3, r0
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d001      	beq.n	8003cf6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003cf2:	2301      	movs	r3, #1
 8003cf4:	e02d      	b.n	8003d52 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cfc:	d021      	beq.n	8003d42 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cfe:	f7fe fb2f 	bl	8002360 <HAL_GetTick>
 8003d02:	4602      	mov	r2, r0
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	1ad3      	subs	r3, r2, r3
 8003d08:	68ba      	ldr	r2, [r7, #8]
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	d302      	bcc.n	8003d14 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d116      	bne.n	8003d42 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	2200      	movs	r2, #0
 8003d18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	2220      	movs	r2, #32
 8003d1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	2200      	movs	r2, #0
 8003d26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2e:	f043 0220 	orr.w	r2, r3, #32
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e007      	b.n	8003d52 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	695b      	ldr	r3, [r3, #20]
 8003d48:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d4c:	2b80      	cmp	r3, #128	; 0x80
 8003d4e:	d1ca      	bne.n	8003ce6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3710      	adds	r7, #16
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}

08003d5a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d5a:	b580      	push	{r7, lr}
 8003d5c:	b084      	sub	sp, #16
 8003d5e:	af00      	add	r7, sp, #0
 8003d60:	60f8      	str	r0, [r7, #12]
 8003d62:	60b9      	str	r1, [r7, #8]
 8003d64:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d66:	e02d      	b.n	8003dc4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d68:	68f8      	ldr	r0, [r7, #12]
 8003d6a:	f000 f88d 	bl	8003e88 <I2C_IsAcknowledgeFailed>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d001      	beq.n	8003d78 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	e02d      	b.n	8003dd4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d7e:	d021      	beq.n	8003dc4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d80:	f7fe faee 	bl	8002360 <HAL_GetTick>
 8003d84:	4602      	mov	r2, r0
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	1ad3      	subs	r3, r2, r3
 8003d8a:	68ba      	ldr	r2, [r7, #8]
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d302      	bcc.n	8003d96 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003d90:	68bb      	ldr	r3, [r7, #8]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d116      	bne.n	8003dc4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2220      	movs	r2, #32
 8003da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2200      	movs	r2, #0
 8003da8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003db0:	f043 0220 	orr.w	r2, r3, #32
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e007      	b.n	8003dd4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	695b      	ldr	r3, [r3, #20]
 8003dca:	f003 0304 	and.w	r3, r3, #4
 8003dce:	2b04      	cmp	r3, #4
 8003dd0:	d1ca      	bne.n	8003d68 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003dd2:	2300      	movs	r3, #0
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3710      	adds	r7, #16
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	60f8      	str	r0, [r7, #12]
 8003de4:	60b9      	str	r1, [r7, #8]
 8003de6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003de8:	e042      	b.n	8003e70 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	695b      	ldr	r3, [r3, #20]
 8003df0:	f003 0310 	and.w	r3, r3, #16
 8003df4:	2b10      	cmp	r3, #16
 8003df6:	d119      	bne.n	8003e2c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f06f 0210 	mvn.w	r2, #16
 8003e00:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	2200      	movs	r2, #0
 8003e06:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2220      	movs	r2, #32
 8003e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2200      	movs	r2, #0
 8003e14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	2200      	movs	r2, #0
 8003e24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	e029      	b.n	8003e80 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e2c:	f7fe fa98 	bl	8002360 <HAL_GetTick>
 8003e30:	4602      	mov	r2, r0
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	1ad3      	subs	r3, r2, r3
 8003e36:	68ba      	ldr	r2, [r7, #8]
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d302      	bcc.n	8003e42 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d116      	bne.n	8003e70 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	2200      	movs	r2, #0
 8003e46:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	2220      	movs	r2, #32
 8003e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	2200      	movs	r2, #0
 8003e54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e5c:	f043 0220 	orr.w	r2, r3, #32
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2200      	movs	r2, #0
 8003e68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e007      	b.n	8003e80 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	695b      	ldr	r3, [r3, #20]
 8003e76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e7a:	2b40      	cmp	r3, #64	; 0x40
 8003e7c:	d1b5      	bne.n	8003dea <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003e7e:	2300      	movs	r3, #0
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	3710      	adds	r7, #16
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}

08003e88 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003e88:	b480      	push	{r7}
 8003e8a:	b083      	sub	sp, #12
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	695b      	ldr	r3, [r3, #20]
 8003e96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e9a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e9e:	d11b      	bne.n	8003ed8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ea8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2200      	movs	r2, #0
 8003eae:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2220      	movs	r2, #32
 8003eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec4:	f043 0204 	orr.w	r2, r3, #4
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003ed4:	2301      	movs	r3, #1
 8003ed6:	e000      	b.n	8003eda <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003ed8:	2300      	movs	r3, #0
}
 8003eda:	4618      	mov	r0, r3
 8003edc:	370c      	adds	r7, #12
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee4:	4770      	bx	lr

08003ee6 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003ee6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ee8:	b08f      	sub	sp, #60	; 0x3c
 8003eea:	af0a      	add	r7, sp, #40	; 0x28
 8003eec:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d101      	bne.n	8003ef8 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e10f      	b.n	8004118 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d106      	bne.n	8003f18 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f009 feae 	bl	800dc74 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2203      	movs	r2, #3
 8003f1c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003f20:	68bb      	ldr	r3, [r7, #8]
 8003f22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d102      	bne.n	8003f32 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2200      	movs	r2, #0
 8003f30:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4618      	mov	r0, r3
 8003f38:	f003 fc21 	bl	800777e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	603b      	str	r3, [r7, #0]
 8003f42:	687e      	ldr	r6, [r7, #4]
 8003f44:	466d      	mov	r5, sp
 8003f46:	f106 0410 	add.w	r4, r6, #16
 8003f4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003f4c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003f4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003f50:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003f52:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003f56:	e885 0003 	stmia.w	r5, {r0, r1}
 8003f5a:	1d33      	adds	r3, r6, #4
 8003f5c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003f5e:	6838      	ldr	r0, [r7, #0]
 8003f60:	f003 faf8 	bl	8007554 <USB_CoreInit>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d005      	beq.n	8003f76 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2202      	movs	r2, #2
 8003f6e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e0d0      	b.n	8004118 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	2100      	movs	r1, #0
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	f003 fc0f 	bl	80077a0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f82:	2300      	movs	r3, #0
 8003f84:	73fb      	strb	r3, [r7, #15]
 8003f86:	e04a      	b.n	800401e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003f88:	7bfa      	ldrb	r2, [r7, #15]
 8003f8a:	6879      	ldr	r1, [r7, #4]
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	00db      	lsls	r3, r3, #3
 8003f90:	4413      	add	r3, r2
 8003f92:	009b      	lsls	r3, r3, #2
 8003f94:	440b      	add	r3, r1
 8003f96:	333d      	adds	r3, #61	; 0x3d
 8003f98:	2201      	movs	r2, #1
 8003f9a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003f9c:	7bfa      	ldrb	r2, [r7, #15]
 8003f9e:	6879      	ldr	r1, [r7, #4]
 8003fa0:	4613      	mov	r3, r2
 8003fa2:	00db      	lsls	r3, r3, #3
 8003fa4:	4413      	add	r3, r2
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	440b      	add	r3, r1
 8003faa:	333c      	adds	r3, #60	; 0x3c
 8003fac:	7bfa      	ldrb	r2, [r7, #15]
 8003fae:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003fb0:	7bfa      	ldrb	r2, [r7, #15]
 8003fb2:	7bfb      	ldrb	r3, [r7, #15]
 8003fb4:	b298      	uxth	r0, r3
 8003fb6:	6879      	ldr	r1, [r7, #4]
 8003fb8:	4613      	mov	r3, r2
 8003fba:	00db      	lsls	r3, r3, #3
 8003fbc:	4413      	add	r3, r2
 8003fbe:	009b      	lsls	r3, r3, #2
 8003fc0:	440b      	add	r3, r1
 8003fc2:	3344      	adds	r3, #68	; 0x44
 8003fc4:	4602      	mov	r2, r0
 8003fc6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003fc8:	7bfa      	ldrb	r2, [r7, #15]
 8003fca:	6879      	ldr	r1, [r7, #4]
 8003fcc:	4613      	mov	r3, r2
 8003fce:	00db      	lsls	r3, r3, #3
 8003fd0:	4413      	add	r3, r2
 8003fd2:	009b      	lsls	r3, r3, #2
 8003fd4:	440b      	add	r3, r1
 8003fd6:	3340      	adds	r3, #64	; 0x40
 8003fd8:	2200      	movs	r2, #0
 8003fda:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003fdc:	7bfa      	ldrb	r2, [r7, #15]
 8003fde:	6879      	ldr	r1, [r7, #4]
 8003fe0:	4613      	mov	r3, r2
 8003fe2:	00db      	lsls	r3, r3, #3
 8003fe4:	4413      	add	r3, r2
 8003fe6:	009b      	lsls	r3, r3, #2
 8003fe8:	440b      	add	r3, r1
 8003fea:	3348      	adds	r3, #72	; 0x48
 8003fec:	2200      	movs	r2, #0
 8003fee:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003ff0:	7bfa      	ldrb	r2, [r7, #15]
 8003ff2:	6879      	ldr	r1, [r7, #4]
 8003ff4:	4613      	mov	r3, r2
 8003ff6:	00db      	lsls	r3, r3, #3
 8003ff8:	4413      	add	r3, r2
 8003ffa:	009b      	lsls	r3, r3, #2
 8003ffc:	440b      	add	r3, r1
 8003ffe:	334c      	adds	r3, #76	; 0x4c
 8004000:	2200      	movs	r2, #0
 8004002:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004004:	7bfa      	ldrb	r2, [r7, #15]
 8004006:	6879      	ldr	r1, [r7, #4]
 8004008:	4613      	mov	r3, r2
 800400a:	00db      	lsls	r3, r3, #3
 800400c:	4413      	add	r3, r2
 800400e:	009b      	lsls	r3, r3, #2
 8004010:	440b      	add	r3, r1
 8004012:	3354      	adds	r3, #84	; 0x54
 8004014:	2200      	movs	r2, #0
 8004016:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004018:	7bfb      	ldrb	r3, [r7, #15]
 800401a:	3301      	adds	r3, #1
 800401c:	73fb      	strb	r3, [r7, #15]
 800401e:	7bfa      	ldrb	r2, [r7, #15]
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	429a      	cmp	r2, r3
 8004026:	d3af      	bcc.n	8003f88 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004028:	2300      	movs	r3, #0
 800402a:	73fb      	strb	r3, [r7, #15]
 800402c:	e044      	b.n	80040b8 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800402e:	7bfa      	ldrb	r2, [r7, #15]
 8004030:	6879      	ldr	r1, [r7, #4]
 8004032:	4613      	mov	r3, r2
 8004034:	00db      	lsls	r3, r3, #3
 8004036:	4413      	add	r3, r2
 8004038:	009b      	lsls	r3, r3, #2
 800403a:	440b      	add	r3, r1
 800403c:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8004040:	2200      	movs	r2, #0
 8004042:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004044:	7bfa      	ldrb	r2, [r7, #15]
 8004046:	6879      	ldr	r1, [r7, #4]
 8004048:	4613      	mov	r3, r2
 800404a:	00db      	lsls	r3, r3, #3
 800404c:	4413      	add	r3, r2
 800404e:	009b      	lsls	r3, r3, #2
 8004050:	440b      	add	r3, r1
 8004052:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8004056:	7bfa      	ldrb	r2, [r7, #15]
 8004058:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800405a:	7bfa      	ldrb	r2, [r7, #15]
 800405c:	6879      	ldr	r1, [r7, #4]
 800405e:	4613      	mov	r3, r2
 8004060:	00db      	lsls	r3, r3, #3
 8004062:	4413      	add	r3, r2
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	440b      	add	r3, r1
 8004068:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800406c:	2200      	movs	r2, #0
 800406e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004070:	7bfa      	ldrb	r2, [r7, #15]
 8004072:	6879      	ldr	r1, [r7, #4]
 8004074:	4613      	mov	r3, r2
 8004076:	00db      	lsls	r3, r3, #3
 8004078:	4413      	add	r3, r2
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	440b      	add	r3, r1
 800407e:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8004082:	2200      	movs	r2, #0
 8004084:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004086:	7bfa      	ldrb	r2, [r7, #15]
 8004088:	6879      	ldr	r1, [r7, #4]
 800408a:	4613      	mov	r3, r2
 800408c:	00db      	lsls	r3, r3, #3
 800408e:	4413      	add	r3, r2
 8004090:	009b      	lsls	r3, r3, #2
 8004092:	440b      	add	r3, r1
 8004094:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8004098:	2200      	movs	r2, #0
 800409a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800409c:	7bfa      	ldrb	r2, [r7, #15]
 800409e:	6879      	ldr	r1, [r7, #4]
 80040a0:	4613      	mov	r3, r2
 80040a2:	00db      	lsls	r3, r3, #3
 80040a4:	4413      	add	r3, r2
 80040a6:	009b      	lsls	r3, r3, #2
 80040a8:	440b      	add	r3, r1
 80040aa:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80040ae:	2200      	movs	r2, #0
 80040b0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040b2:	7bfb      	ldrb	r3, [r7, #15]
 80040b4:	3301      	adds	r3, #1
 80040b6:	73fb      	strb	r3, [r7, #15]
 80040b8:	7bfa      	ldrb	r2, [r7, #15]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	429a      	cmp	r2, r3
 80040c0:	d3b5      	bcc.n	800402e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	603b      	str	r3, [r7, #0]
 80040c8:	687e      	ldr	r6, [r7, #4]
 80040ca:	466d      	mov	r5, sp
 80040cc:	f106 0410 	add.w	r4, r6, #16
 80040d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80040d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80040d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80040d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80040d8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80040dc:	e885 0003 	stmia.w	r5, {r0, r1}
 80040e0:	1d33      	adds	r3, r6, #4
 80040e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80040e4:	6838      	ldr	r0, [r7, #0]
 80040e6:	f003 fba7 	bl	8007838 <USB_DevInit>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d005      	beq.n	80040fc <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2202      	movs	r2, #2
 80040f4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80040f8:	2301      	movs	r3, #1
 80040fa:	e00d      	b.n	8004118 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4618      	mov	r0, r3
 8004112:	f004 fcf6 	bl	8008b02 <USB_DevDisconnect>

  return HAL_OK;
 8004116:	2300      	movs	r3, #0
}
 8004118:	4618      	mov	r0, r3
 800411a:	3714      	adds	r7, #20
 800411c:	46bd      	mov	sp, r7
 800411e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004120 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b084      	sub	sp, #16
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004134:	2b01      	cmp	r3, #1
 8004136:	d101      	bne.n	800413c <HAL_PCD_Start+0x1c>
 8004138:	2302      	movs	r3, #2
 800413a:	e020      	b.n	800417e <HAL_PCD_Start+0x5e>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2201      	movs	r2, #1
 8004140:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004148:	2b01      	cmp	r3, #1
 800414a:	d109      	bne.n	8004160 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8004150:	2b01      	cmp	r3, #1
 8004152:	d005      	beq.n	8004160 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004158:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	4618      	mov	r0, r3
 8004166:	f003 faf9 	bl	800775c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4618      	mov	r0, r3
 8004170:	f004 fca6 	bl	8008ac0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2200      	movs	r2, #0
 8004178:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800417c:	2300      	movs	r3, #0
}
 800417e:	4618      	mov	r0, r3
 8004180:	3710      	adds	r7, #16
 8004182:	46bd      	mov	sp, r7
 8004184:	bd80      	pop	{r7, pc}

08004186 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004186:	b590      	push	{r4, r7, lr}
 8004188:	b08d      	sub	sp, #52	; 0x34
 800418a:	af00      	add	r7, sp, #0
 800418c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004194:	6a3b      	ldr	r3, [r7, #32]
 8004196:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4618      	mov	r0, r3
 800419e:	f004 fd64 	bl	8008c6a <USB_GetMode>
 80041a2:	4603      	mov	r3, r0
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	f040 848a 	bne.w	8004abe <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	4618      	mov	r0, r3
 80041b0:	f004 fcc8 	bl	8008b44 <USB_ReadInterrupts>
 80041b4:	4603      	mov	r3, r0
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	f000 8480 	beq.w	8004abc <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80041bc:	69fb      	ldr	r3, [r7, #28]
 80041be:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	0a1b      	lsrs	r3, r3, #8
 80041c6:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4618      	mov	r0, r3
 80041d6:	f004 fcb5 	bl	8008b44 <USB_ReadInterrupts>
 80041da:	4603      	mov	r3, r0
 80041dc:	f003 0302 	and.w	r3, r3, #2
 80041e0:	2b02      	cmp	r3, #2
 80041e2:	d107      	bne.n	80041f4 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	695a      	ldr	r2, [r3, #20]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f002 0202 	and.w	r2, r2, #2
 80041f2:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4618      	mov	r0, r3
 80041fa:	f004 fca3 	bl	8008b44 <USB_ReadInterrupts>
 80041fe:	4603      	mov	r3, r0
 8004200:	f003 0310 	and.w	r3, r3, #16
 8004204:	2b10      	cmp	r3, #16
 8004206:	d161      	bne.n	80042cc <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	699a      	ldr	r2, [r3, #24]
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f022 0210 	bic.w	r2, r2, #16
 8004216:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8004218:	6a3b      	ldr	r3, [r7, #32]
 800421a:	6a1b      	ldr	r3, [r3, #32]
 800421c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800421e:	69bb      	ldr	r3, [r7, #24]
 8004220:	f003 020f 	and.w	r2, r3, #15
 8004224:	4613      	mov	r3, r2
 8004226:	00db      	lsls	r3, r3, #3
 8004228:	4413      	add	r3, r2
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004230:	687a      	ldr	r2, [r7, #4]
 8004232:	4413      	add	r3, r2
 8004234:	3304      	adds	r3, #4
 8004236:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8004238:	69bb      	ldr	r3, [r7, #24]
 800423a:	0c5b      	lsrs	r3, r3, #17
 800423c:	f003 030f 	and.w	r3, r3, #15
 8004240:	2b02      	cmp	r3, #2
 8004242:	d124      	bne.n	800428e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004244:	69ba      	ldr	r2, [r7, #24]
 8004246:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800424a:	4013      	ands	r3, r2
 800424c:	2b00      	cmp	r3, #0
 800424e:	d035      	beq.n	80042bc <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004250:	697b      	ldr	r3, [r7, #20]
 8004252:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004254:	69bb      	ldr	r3, [r7, #24]
 8004256:	091b      	lsrs	r3, r3, #4
 8004258:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800425a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800425e:	b29b      	uxth	r3, r3
 8004260:	461a      	mov	r2, r3
 8004262:	6a38      	ldr	r0, [r7, #32]
 8004264:	f004 fada 	bl	800881c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	691a      	ldr	r2, [r3, #16]
 800426c:	69bb      	ldr	r3, [r7, #24]
 800426e:	091b      	lsrs	r3, r3, #4
 8004270:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004274:	441a      	add	r2, r3
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	6a1a      	ldr	r2, [r3, #32]
 800427e:	69bb      	ldr	r3, [r7, #24]
 8004280:	091b      	lsrs	r3, r3, #4
 8004282:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004286:	441a      	add	r2, r3
 8004288:	697b      	ldr	r3, [r7, #20]
 800428a:	621a      	str	r2, [r3, #32]
 800428c:	e016      	b.n	80042bc <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800428e:	69bb      	ldr	r3, [r7, #24]
 8004290:	0c5b      	lsrs	r3, r3, #17
 8004292:	f003 030f 	and.w	r3, r3, #15
 8004296:	2b06      	cmp	r3, #6
 8004298:	d110      	bne.n	80042bc <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80042a0:	2208      	movs	r2, #8
 80042a2:	4619      	mov	r1, r3
 80042a4:	6a38      	ldr	r0, [r7, #32]
 80042a6:	f004 fab9 	bl	800881c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	6a1a      	ldr	r2, [r3, #32]
 80042ae:	69bb      	ldr	r3, [r7, #24]
 80042b0:	091b      	lsrs	r3, r3, #4
 80042b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80042b6:	441a      	add	r2, r3
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	699a      	ldr	r2, [r3, #24]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f042 0210 	orr.w	r2, r2, #16
 80042ca:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4618      	mov	r0, r3
 80042d2:	f004 fc37 	bl	8008b44 <USB_ReadInterrupts>
 80042d6:	4603      	mov	r3, r0
 80042d8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80042dc:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80042e0:	f040 80a7 	bne.w	8004432 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80042e4:	2300      	movs	r3, #0
 80042e6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4618      	mov	r0, r3
 80042ee:	f004 fc3c 	bl	8008b6a <USB_ReadDevAllOutEpInterrupt>
 80042f2:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80042f4:	e099      	b.n	800442a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80042f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042f8:	f003 0301 	and.w	r3, r3, #1
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	f000 808e 	beq.w	800441e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004308:	b2d2      	uxtb	r2, r2
 800430a:	4611      	mov	r1, r2
 800430c:	4618      	mov	r0, r3
 800430e:	f004 fc60 	bl	8008bd2 <USB_ReadDevOutEPInterrupt>
 8004312:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	f003 0301 	and.w	r3, r3, #1
 800431a:	2b00      	cmp	r3, #0
 800431c:	d00c      	beq.n	8004338 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800431e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004320:	015a      	lsls	r2, r3, #5
 8004322:	69fb      	ldr	r3, [r7, #28]
 8004324:	4413      	add	r3, r2
 8004326:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800432a:	461a      	mov	r2, r3
 800432c:	2301      	movs	r3, #1
 800432e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004330:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f000 feaa 	bl	800508c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004338:	693b      	ldr	r3, [r7, #16]
 800433a:	f003 0308 	and.w	r3, r3, #8
 800433e:	2b00      	cmp	r3, #0
 8004340:	d00c      	beq.n	800435c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004344:	015a      	lsls	r2, r3, #5
 8004346:	69fb      	ldr	r3, [r7, #28]
 8004348:	4413      	add	r3, r2
 800434a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800434e:	461a      	mov	r2, r3
 8004350:	2308      	movs	r3, #8
 8004352:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004354:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f000 ff80 	bl	800525c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800435c:	693b      	ldr	r3, [r7, #16]
 800435e:	f003 0310 	and.w	r3, r3, #16
 8004362:	2b00      	cmp	r3, #0
 8004364:	d008      	beq.n	8004378 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004368:	015a      	lsls	r2, r3, #5
 800436a:	69fb      	ldr	r3, [r7, #28]
 800436c:	4413      	add	r3, r2
 800436e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004372:	461a      	mov	r2, r3
 8004374:	2310      	movs	r3, #16
 8004376:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	f003 0302 	and.w	r3, r3, #2
 800437e:	2b00      	cmp	r3, #0
 8004380:	d030      	beq.n	80043e4 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004382:	6a3b      	ldr	r3, [r7, #32]
 8004384:	695b      	ldr	r3, [r3, #20]
 8004386:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800438a:	2b80      	cmp	r3, #128	; 0x80
 800438c:	d109      	bne.n	80043a2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800438e:	69fb      	ldr	r3, [r7, #28]
 8004390:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	69fa      	ldr	r2, [r7, #28]
 8004398:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800439c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80043a0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80043a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043a4:	4613      	mov	r3, r2
 80043a6:	00db      	lsls	r3, r3, #3
 80043a8:	4413      	add	r3, r2
 80043aa:	009b      	lsls	r3, r3, #2
 80043ac:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80043b0:	687a      	ldr	r2, [r7, #4]
 80043b2:	4413      	add	r3, r2
 80043b4:	3304      	adds	r3, #4
 80043b6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80043b8:	697b      	ldr	r3, [r7, #20]
 80043ba:	78db      	ldrb	r3, [r3, #3]
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d108      	bne.n	80043d2 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80043c0:	697b      	ldr	r3, [r7, #20]
 80043c2:	2200      	movs	r2, #0
 80043c4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80043c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c8:	b2db      	uxtb	r3, r3
 80043ca:	4619      	mov	r1, r3
 80043cc:	6878      	ldr	r0, [r7, #4]
 80043ce:	f009 fd4d 	bl	800de6c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80043d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d4:	015a      	lsls	r2, r3, #5
 80043d6:	69fb      	ldr	r3, [r7, #28]
 80043d8:	4413      	add	r3, r2
 80043da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80043de:	461a      	mov	r2, r3
 80043e0:	2302      	movs	r3, #2
 80043e2:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80043e4:	693b      	ldr	r3, [r7, #16]
 80043e6:	f003 0320 	and.w	r3, r3, #32
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d008      	beq.n	8004400 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80043ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043f0:	015a      	lsls	r2, r3, #5
 80043f2:	69fb      	ldr	r3, [r7, #28]
 80043f4:	4413      	add	r3, r2
 80043f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80043fa:	461a      	mov	r2, r3
 80043fc:	2320      	movs	r3, #32
 80043fe:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004406:	2b00      	cmp	r3, #0
 8004408:	d009      	beq.n	800441e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800440a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800440c:	015a      	lsls	r2, r3, #5
 800440e:	69fb      	ldr	r3, [r7, #28]
 8004410:	4413      	add	r3, r2
 8004412:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004416:	461a      	mov	r2, r3
 8004418:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800441c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800441e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004420:	3301      	adds	r3, #1
 8004422:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004424:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004426:	085b      	lsrs	r3, r3, #1
 8004428:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800442a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800442c:	2b00      	cmp	r3, #0
 800442e:	f47f af62 	bne.w	80042f6 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4618      	mov	r0, r3
 8004438:	f004 fb84 	bl	8008b44 <USB_ReadInterrupts>
 800443c:	4603      	mov	r3, r0
 800443e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004442:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004446:	f040 80db 	bne.w	8004600 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4618      	mov	r0, r3
 8004450:	f004 fba5 	bl	8008b9e <USB_ReadDevAllInEpInterrupt>
 8004454:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004456:	2300      	movs	r3, #0
 8004458:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800445a:	e0cd      	b.n	80045f8 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800445c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800445e:	f003 0301 	and.w	r3, r3, #1
 8004462:	2b00      	cmp	r3, #0
 8004464:	f000 80c2 	beq.w	80045ec <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800446e:	b2d2      	uxtb	r2, r2
 8004470:	4611      	mov	r1, r2
 8004472:	4618      	mov	r0, r3
 8004474:	f004 fbcb 	bl	8008c0e <USB_ReadDevInEPInterrupt>
 8004478:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	f003 0301 	and.w	r3, r3, #1
 8004480:	2b00      	cmp	r3, #0
 8004482:	d057      	beq.n	8004534 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004486:	f003 030f 	and.w	r3, r3, #15
 800448a:	2201      	movs	r2, #1
 800448c:	fa02 f303 	lsl.w	r3, r2, r3
 8004490:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004492:	69fb      	ldr	r3, [r7, #28]
 8004494:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004498:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	43db      	mvns	r3, r3
 800449e:	69f9      	ldr	r1, [r7, #28]
 80044a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80044a4:	4013      	ands	r3, r2
 80044a6:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80044a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044aa:	015a      	lsls	r2, r3, #5
 80044ac:	69fb      	ldr	r3, [r7, #28]
 80044ae:	4413      	add	r3, r2
 80044b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044b4:	461a      	mov	r2, r3
 80044b6:	2301      	movs	r3, #1
 80044b8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	691b      	ldr	r3, [r3, #16]
 80044be:	2b01      	cmp	r3, #1
 80044c0:	d132      	bne.n	8004528 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80044c2:	6879      	ldr	r1, [r7, #4]
 80044c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044c6:	4613      	mov	r3, r2
 80044c8:	00db      	lsls	r3, r3, #3
 80044ca:	4413      	add	r3, r2
 80044cc:	009b      	lsls	r3, r3, #2
 80044ce:	440b      	add	r3, r1
 80044d0:	334c      	adds	r3, #76	; 0x4c
 80044d2:	6819      	ldr	r1, [r3, #0]
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044d8:	4613      	mov	r3, r2
 80044da:	00db      	lsls	r3, r3, #3
 80044dc:	4413      	add	r3, r2
 80044de:	009b      	lsls	r3, r3, #2
 80044e0:	4403      	add	r3, r0
 80044e2:	3348      	adds	r3, #72	; 0x48
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4419      	add	r1, r3
 80044e8:	6878      	ldr	r0, [r7, #4]
 80044ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044ec:	4613      	mov	r3, r2
 80044ee:	00db      	lsls	r3, r3, #3
 80044f0:	4413      	add	r3, r2
 80044f2:	009b      	lsls	r3, r3, #2
 80044f4:	4403      	add	r3, r0
 80044f6:	334c      	adds	r3, #76	; 0x4c
 80044f8:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80044fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d113      	bne.n	8004528 <HAL_PCD_IRQHandler+0x3a2>
 8004500:	6879      	ldr	r1, [r7, #4]
 8004502:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004504:	4613      	mov	r3, r2
 8004506:	00db      	lsls	r3, r3, #3
 8004508:	4413      	add	r3, r2
 800450a:	009b      	lsls	r3, r3, #2
 800450c:	440b      	add	r3, r1
 800450e:	3354      	adds	r3, #84	; 0x54
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d108      	bne.n	8004528 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6818      	ldr	r0, [r3, #0]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004520:	461a      	mov	r2, r3
 8004522:	2101      	movs	r1, #1
 8004524:	f004 fbd2 	bl	8008ccc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800452a:	b2db      	uxtb	r3, r3
 800452c:	4619      	mov	r1, r3
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f009 fc21 	bl	800dd76 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004534:	693b      	ldr	r3, [r7, #16]
 8004536:	f003 0308 	and.w	r3, r3, #8
 800453a:	2b00      	cmp	r3, #0
 800453c:	d008      	beq.n	8004550 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800453e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004540:	015a      	lsls	r2, r3, #5
 8004542:	69fb      	ldr	r3, [r7, #28]
 8004544:	4413      	add	r3, r2
 8004546:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800454a:	461a      	mov	r2, r3
 800454c:	2308      	movs	r3, #8
 800454e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	f003 0310 	and.w	r3, r3, #16
 8004556:	2b00      	cmp	r3, #0
 8004558:	d008      	beq.n	800456c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800455a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800455c:	015a      	lsls	r2, r3, #5
 800455e:	69fb      	ldr	r3, [r7, #28]
 8004560:	4413      	add	r3, r2
 8004562:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004566:	461a      	mov	r2, r3
 8004568:	2310      	movs	r3, #16
 800456a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004572:	2b00      	cmp	r3, #0
 8004574:	d008      	beq.n	8004588 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004578:	015a      	lsls	r2, r3, #5
 800457a:	69fb      	ldr	r3, [r7, #28]
 800457c:	4413      	add	r3, r2
 800457e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004582:	461a      	mov	r2, r3
 8004584:	2340      	movs	r3, #64	; 0x40
 8004586:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	f003 0302 	and.w	r3, r3, #2
 800458e:	2b00      	cmp	r3, #0
 8004590:	d023      	beq.n	80045da <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004592:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004594:	6a38      	ldr	r0, [r7, #32]
 8004596:	f003 fab3 	bl	8007b00 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800459a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800459c:	4613      	mov	r3, r2
 800459e:	00db      	lsls	r3, r3, #3
 80045a0:	4413      	add	r3, r2
 80045a2:	009b      	lsls	r3, r3, #2
 80045a4:	3338      	adds	r3, #56	; 0x38
 80045a6:	687a      	ldr	r2, [r7, #4]
 80045a8:	4413      	add	r3, r2
 80045aa:	3304      	adds	r3, #4
 80045ac:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	78db      	ldrb	r3, [r3, #3]
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d108      	bne.n	80045c8 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	2200      	movs	r2, #0
 80045ba:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80045bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	4619      	mov	r1, r3
 80045c2:	6878      	ldr	r0, [r7, #4]
 80045c4:	f009 fc64 	bl	800de90 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80045c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ca:	015a      	lsls	r2, r3, #5
 80045cc:	69fb      	ldr	r3, [r7, #28]
 80045ce:	4413      	add	r3, r2
 80045d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045d4:	461a      	mov	r2, r3
 80045d6:	2302      	movs	r3, #2
 80045d8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80045da:	693b      	ldr	r3, [r7, #16]
 80045dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d003      	beq.n	80045ec <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80045e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f000 fcc3 	bl	8004f72 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80045ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ee:	3301      	adds	r3, #1
 80045f0:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80045f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045f4:	085b      	lsrs	r3, r3, #1
 80045f6:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80045f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	f47f af2e 	bne.w	800445c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	4618      	mov	r0, r3
 8004606:	f004 fa9d 	bl	8008b44 <USB_ReadInterrupts>
 800460a:	4603      	mov	r3, r0
 800460c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004610:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004614:	d122      	bne.n	800465c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004616:	69fb      	ldr	r3, [r7, #28]
 8004618:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800461c:	685b      	ldr	r3, [r3, #4]
 800461e:	69fa      	ldr	r2, [r7, #28]
 8004620:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004624:	f023 0301 	bic.w	r3, r3, #1
 8004628:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8004630:	2b01      	cmp	r3, #1
 8004632:	d108      	bne.n	8004646 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800463c:	2100      	movs	r1, #0
 800463e:	6878      	ldr	r0, [r7, #4]
 8004640:	f000 feaa 	bl	8005398 <HAL_PCDEx_LPM_Callback>
 8004644:	e002      	b.n	800464c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004646:	6878      	ldr	r0, [r7, #4]
 8004648:	f009 fc02 	bl	800de50 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	695a      	ldr	r2, [r3, #20]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800465a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	4618      	mov	r0, r3
 8004662:	f004 fa6f 	bl	8008b44 <USB_ReadInterrupts>
 8004666:	4603      	mov	r3, r0
 8004668:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800466c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004670:	d112      	bne.n	8004698 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004672:	69fb      	ldr	r3, [r7, #28]
 8004674:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004678:	689b      	ldr	r3, [r3, #8]
 800467a:	f003 0301 	and.w	r3, r3, #1
 800467e:	2b01      	cmp	r3, #1
 8004680:	d102      	bne.n	8004688 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	f009 fbbe 	bl	800de04 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	695a      	ldr	r2, [r3, #20]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004696:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4618      	mov	r0, r3
 800469e:	f004 fa51 	bl	8008b44 <USB_ReadInterrupts>
 80046a2:	4603      	mov	r3, r0
 80046a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80046a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046ac:	f040 80b7 	bne.w	800481e <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80046b0:	69fb      	ldr	r3, [r7, #28]
 80046b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046b6:	685b      	ldr	r3, [r3, #4]
 80046b8:	69fa      	ldr	r2, [r7, #28]
 80046ba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80046be:	f023 0301 	bic.w	r3, r3, #1
 80046c2:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	2110      	movs	r1, #16
 80046ca:	4618      	mov	r0, r3
 80046cc:	f003 fa18 	bl	8007b00 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046d0:	2300      	movs	r3, #0
 80046d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80046d4:	e046      	b.n	8004764 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80046d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046d8:	015a      	lsls	r2, r3, #5
 80046da:	69fb      	ldr	r3, [r7, #28]
 80046dc:	4413      	add	r3, r2
 80046de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046e2:	461a      	mov	r2, r3
 80046e4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80046e8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80046ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80046ec:	015a      	lsls	r2, r3, #5
 80046ee:	69fb      	ldr	r3, [r7, #28]
 80046f0:	4413      	add	r3, r2
 80046f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80046fa:	0151      	lsls	r1, r2, #5
 80046fc:	69fa      	ldr	r2, [r7, #28]
 80046fe:	440a      	add	r2, r1
 8004700:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004704:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004708:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800470a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800470c:	015a      	lsls	r2, r3, #5
 800470e:	69fb      	ldr	r3, [r7, #28]
 8004710:	4413      	add	r3, r2
 8004712:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004716:	461a      	mov	r2, r3
 8004718:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800471c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800471e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004720:	015a      	lsls	r2, r3, #5
 8004722:	69fb      	ldr	r3, [r7, #28]
 8004724:	4413      	add	r3, r2
 8004726:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800472e:	0151      	lsls	r1, r2, #5
 8004730:	69fa      	ldr	r2, [r7, #28]
 8004732:	440a      	add	r2, r1
 8004734:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004738:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800473c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800473e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004740:	015a      	lsls	r2, r3, #5
 8004742:	69fb      	ldr	r3, [r7, #28]
 8004744:	4413      	add	r3, r2
 8004746:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800474e:	0151      	lsls	r1, r2, #5
 8004750:	69fa      	ldr	r2, [r7, #28]
 8004752:	440a      	add	r2, r1
 8004754:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004758:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800475c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800475e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004760:	3301      	adds	r3, #1
 8004762:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	685b      	ldr	r3, [r3, #4]
 8004768:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800476a:	429a      	cmp	r2, r3
 800476c:	d3b3      	bcc.n	80046d6 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800476e:	69fb      	ldr	r3, [r7, #28]
 8004770:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004774:	69db      	ldr	r3, [r3, #28]
 8004776:	69fa      	ldr	r2, [r7, #28]
 8004778:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800477c:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004780:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004786:	2b00      	cmp	r3, #0
 8004788:	d016      	beq.n	80047b8 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800478a:	69fb      	ldr	r3, [r7, #28]
 800478c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004790:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004794:	69fa      	ldr	r2, [r7, #28]
 8004796:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800479a:	f043 030b 	orr.w	r3, r3, #11
 800479e:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80047a2:	69fb      	ldr	r3, [r7, #28]
 80047a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047aa:	69fa      	ldr	r2, [r7, #28]
 80047ac:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80047b0:	f043 030b 	orr.w	r3, r3, #11
 80047b4:	6453      	str	r3, [r2, #68]	; 0x44
 80047b6:	e015      	b.n	80047e4 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80047b8:	69fb      	ldr	r3, [r7, #28]
 80047ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047be:	695b      	ldr	r3, [r3, #20]
 80047c0:	69fa      	ldr	r2, [r7, #28]
 80047c2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80047c6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80047ca:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80047ce:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80047d0:	69fb      	ldr	r3, [r7, #28]
 80047d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047d6:	691b      	ldr	r3, [r3, #16]
 80047d8:	69fa      	ldr	r2, [r7, #28]
 80047da:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80047de:	f043 030b 	orr.w	r3, r3, #11
 80047e2:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80047e4:	69fb      	ldr	r3, [r7, #28]
 80047e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	69fa      	ldr	r2, [r7, #28]
 80047ee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80047f2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80047f6:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6818      	ldr	r0, [r3, #0]
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	691b      	ldr	r3, [r3, #16]
 8004800:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004808:	461a      	mov	r2, r3
 800480a:	f004 fa5f 	bl	8008ccc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	695a      	ldr	r2, [r3, #20]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800481c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4618      	mov	r0, r3
 8004824:	f004 f98e 	bl	8008b44 <USB_ReadInterrupts>
 8004828:	4603      	mov	r3, r0
 800482a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800482e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004832:	d124      	bne.n	800487e <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4618      	mov	r0, r3
 800483a:	f004 fa24 	bl	8008c86 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4618      	mov	r0, r3
 8004844:	f003 f9d9 	bl	8007bfa <USB_GetDevSpeed>
 8004848:	4603      	mov	r3, r0
 800484a:	461a      	mov	r2, r3
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681c      	ldr	r4, [r3, #0]
 8004854:	f001 fa10 	bl	8005c78 <HAL_RCC_GetHCLKFreq>
 8004858:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800485e:	b2db      	uxtb	r3, r3
 8004860:	461a      	mov	r2, r3
 8004862:	4620      	mov	r0, r4
 8004864:	f002 fed8 	bl	8007618 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004868:	6878      	ldr	r0, [r7, #4]
 800486a:	f009 faac 	bl	800ddc6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	695a      	ldr	r2, [r3, #20]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800487c:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4618      	mov	r0, r3
 8004884:	f004 f95e 	bl	8008b44 <USB_ReadInterrupts>
 8004888:	4603      	mov	r3, r0
 800488a:	f003 0308 	and.w	r3, r3, #8
 800488e:	2b08      	cmp	r3, #8
 8004890:	d10a      	bne.n	80048a8 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004892:	6878      	ldr	r0, [r7, #4]
 8004894:	f009 fa89 	bl	800ddaa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	695a      	ldr	r2, [r3, #20]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f002 0208 	and.w	r2, r2, #8
 80048a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4618      	mov	r0, r3
 80048ae:	f004 f949 	bl	8008b44 <USB_ReadInterrupts>
 80048b2:	4603      	mov	r3, r0
 80048b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048b8:	2b80      	cmp	r3, #128	; 0x80
 80048ba:	d122      	bne.n	8004902 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80048bc:	6a3b      	ldr	r3, [r7, #32]
 80048be:	699b      	ldr	r3, [r3, #24]
 80048c0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80048c4:	6a3b      	ldr	r3, [r7, #32]
 80048c6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80048c8:	2301      	movs	r3, #1
 80048ca:	627b      	str	r3, [r7, #36]	; 0x24
 80048cc:	e014      	b.n	80048f8 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80048ce:	6879      	ldr	r1, [r7, #4]
 80048d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048d2:	4613      	mov	r3, r2
 80048d4:	00db      	lsls	r3, r3, #3
 80048d6:	4413      	add	r3, r2
 80048d8:	009b      	lsls	r3, r3, #2
 80048da:	440b      	add	r3, r1
 80048dc:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80048e0:	781b      	ldrb	r3, [r3, #0]
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d105      	bne.n	80048f2 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80048e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e8:	b2db      	uxtb	r3, r3
 80048ea:	4619      	mov	r1, r3
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	f000 fb0f 	bl	8004f10 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80048f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f4:	3301      	adds	r3, #1
 80048f6:	627b      	str	r3, [r7, #36]	; 0x24
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048fe:	429a      	cmp	r2, r3
 8004900:	d3e5      	bcc.n	80048ce <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	4618      	mov	r0, r3
 8004908:	f004 f91c 	bl	8008b44 <USB_ReadInterrupts>
 800490c:	4603      	mov	r3, r0
 800490e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004912:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004916:	d13b      	bne.n	8004990 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004918:	2301      	movs	r3, #1
 800491a:	627b      	str	r3, [r7, #36]	; 0x24
 800491c:	e02b      	b.n	8004976 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800491e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004920:	015a      	lsls	r2, r3, #5
 8004922:	69fb      	ldr	r3, [r7, #28]
 8004924:	4413      	add	r3, r2
 8004926:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800492e:	6879      	ldr	r1, [r7, #4]
 8004930:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004932:	4613      	mov	r3, r2
 8004934:	00db      	lsls	r3, r3, #3
 8004936:	4413      	add	r3, r2
 8004938:	009b      	lsls	r3, r3, #2
 800493a:	440b      	add	r3, r1
 800493c:	3340      	adds	r3, #64	; 0x40
 800493e:	781b      	ldrb	r3, [r3, #0]
 8004940:	2b01      	cmp	r3, #1
 8004942:	d115      	bne.n	8004970 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004944:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004946:	2b00      	cmp	r3, #0
 8004948:	da12      	bge.n	8004970 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800494a:	6879      	ldr	r1, [r7, #4]
 800494c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800494e:	4613      	mov	r3, r2
 8004950:	00db      	lsls	r3, r3, #3
 8004952:	4413      	add	r3, r2
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	440b      	add	r3, r1
 8004958:	333f      	adds	r3, #63	; 0x3f
 800495a:	2201      	movs	r2, #1
 800495c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800495e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004960:	b2db      	uxtb	r3, r3
 8004962:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004966:	b2db      	uxtb	r3, r3
 8004968:	4619      	mov	r1, r3
 800496a:	6878      	ldr	r0, [r7, #4]
 800496c:	f000 fad0 	bl	8004f10 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004972:	3301      	adds	r3, #1
 8004974:	627b      	str	r3, [r7, #36]	; 0x24
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800497c:	429a      	cmp	r2, r3
 800497e:	d3ce      	bcc.n	800491e <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	695a      	ldr	r2, [r3, #20]
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800498e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4618      	mov	r0, r3
 8004996:	f004 f8d5 	bl	8008b44 <USB_ReadInterrupts>
 800499a:	4603      	mov	r3, r0
 800499c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80049a0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80049a4:	d155      	bne.n	8004a52 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80049a6:	2301      	movs	r3, #1
 80049a8:	627b      	str	r3, [r7, #36]	; 0x24
 80049aa:	e045      	b.n	8004a38 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80049ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ae:	015a      	lsls	r2, r3, #5
 80049b0:	69fb      	ldr	r3, [r7, #28]
 80049b2:	4413      	add	r3, r2
 80049b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80049bc:	6879      	ldr	r1, [r7, #4]
 80049be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049c0:	4613      	mov	r3, r2
 80049c2:	00db      	lsls	r3, r3, #3
 80049c4:	4413      	add	r3, r2
 80049c6:	009b      	lsls	r3, r3, #2
 80049c8:	440b      	add	r3, r1
 80049ca:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80049ce:	781b      	ldrb	r3, [r3, #0]
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	d12e      	bne.n	8004a32 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80049d4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	da2b      	bge.n	8004a32 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 80049da:	69bb      	ldr	r3, [r7, #24]
 80049dc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 80049e6:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d121      	bne.n	8004a32 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80049ee:	6879      	ldr	r1, [r7, #4]
 80049f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049f2:	4613      	mov	r3, r2
 80049f4:	00db      	lsls	r3, r3, #3
 80049f6:	4413      	add	r3, r2
 80049f8:	009b      	lsls	r3, r3, #2
 80049fa:	440b      	add	r3, r1
 80049fc:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8004a00:	2201      	movs	r2, #1
 8004a02:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004a04:	6a3b      	ldr	r3, [r7, #32]
 8004a06:	699b      	ldr	r3, [r3, #24]
 8004a08:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004a0c:	6a3b      	ldr	r3, [r7, #32]
 8004a0e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004a10:	6a3b      	ldr	r3, [r7, #32]
 8004a12:	695b      	ldr	r3, [r3, #20]
 8004a14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d10a      	bne.n	8004a32 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004a1c:	69fb      	ldr	r3, [r7, #28]
 8004a1e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	69fa      	ldr	r2, [r7, #28]
 8004a26:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004a2a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004a2e:	6053      	str	r3, [r2, #4]
            break;
 8004a30:	e007      	b.n	8004a42 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a34:	3301      	adds	r3, #1
 8004a36:	627b      	str	r3, [r7, #36]	; 0x24
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a3e:	429a      	cmp	r2, r3
 8004a40:	d3b4      	bcc.n	80049ac <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	695a      	ldr	r2, [r3, #20]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004a50:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4618      	mov	r0, r3
 8004a58:	f004 f874 	bl	8008b44 <USB_ReadInterrupts>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004a62:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a66:	d10a      	bne.n	8004a7e <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004a68:	6878      	ldr	r0, [r7, #4]
 8004a6a:	f009 fa23 	bl	800deb4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	695a      	ldr	r2, [r3, #20]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004a7c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4618      	mov	r0, r3
 8004a84:	f004 f85e 	bl	8008b44 <USB_ReadInterrupts>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	f003 0304 	and.w	r3, r3, #4
 8004a8e:	2b04      	cmp	r3, #4
 8004a90:	d115      	bne.n	8004abe <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004a9a:	69bb      	ldr	r3, [r7, #24]
 8004a9c:	f003 0304 	and.w	r3, r3, #4
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d002      	beq.n	8004aaa <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004aa4:	6878      	ldr	r0, [r7, #4]
 8004aa6:	f009 fa13 	bl	800ded0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	6859      	ldr	r1, [r3, #4]
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	69ba      	ldr	r2, [r7, #24]
 8004ab6:	430a      	orrs	r2, r1
 8004ab8:	605a      	str	r2, [r3, #4]
 8004aba:	e000      	b.n	8004abe <HAL_PCD_IRQHandler+0x938>
      return;
 8004abc:	bf00      	nop
    }
  }
}
 8004abe:	3734      	adds	r7, #52	; 0x34
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd90      	pop	{r4, r7, pc}

08004ac4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004ac4:	b580      	push	{r7, lr}
 8004ac6:	b082      	sub	sp, #8
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
 8004acc:	460b      	mov	r3, r1
 8004ace:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004ad6:	2b01      	cmp	r3, #1
 8004ad8:	d101      	bne.n	8004ade <HAL_PCD_SetAddress+0x1a>
 8004ada:	2302      	movs	r3, #2
 8004adc:	e013      	b.n	8004b06 <HAL_PCD_SetAddress+0x42>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2201      	movs	r2, #1
 8004ae2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	78fa      	ldrb	r2, [r7, #3]
 8004aea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	78fa      	ldrb	r2, [r7, #3]
 8004af4:	4611      	mov	r1, r2
 8004af6:	4618      	mov	r0, r3
 8004af8:	f003 ffbc 	bl	8008a74 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2200      	movs	r2, #0
 8004b00:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004b04:	2300      	movs	r3, #0
}
 8004b06:	4618      	mov	r0, r3
 8004b08:	3708      	adds	r7, #8
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bd80      	pop	{r7, pc}

08004b0e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004b0e:	b580      	push	{r7, lr}
 8004b10:	b084      	sub	sp, #16
 8004b12:	af00      	add	r7, sp, #0
 8004b14:	6078      	str	r0, [r7, #4]
 8004b16:	4608      	mov	r0, r1
 8004b18:	4611      	mov	r1, r2
 8004b1a:	461a      	mov	r2, r3
 8004b1c:	4603      	mov	r3, r0
 8004b1e:	70fb      	strb	r3, [r7, #3]
 8004b20:	460b      	mov	r3, r1
 8004b22:	803b      	strh	r3, [r7, #0]
 8004b24:	4613      	mov	r3, r2
 8004b26:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004b2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	da0f      	bge.n	8004b54 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b34:	78fb      	ldrb	r3, [r7, #3]
 8004b36:	f003 020f 	and.w	r2, r3, #15
 8004b3a:	4613      	mov	r3, r2
 8004b3c:	00db      	lsls	r3, r3, #3
 8004b3e:	4413      	add	r3, r2
 8004b40:	009b      	lsls	r3, r3, #2
 8004b42:	3338      	adds	r3, #56	; 0x38
 8004b44:	687a      	ldr	r2, [r7, #4]
 8004b46:	4413      	add	r3, r2
 8004b48:	3304      	adds	r3, #4
 8004b4a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	2201      	movs	r2, #1
 8004b50:	705a      	strb	r2, [r3, #1]
 8004b52:	e00f      	b.n	8004b74 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b54:	78fb      	ldrb	r3, [r7, #3]
 8004b56:	f003 020f 	and.w	r2, r3, #15
 8004b5a:	4613      	mov	r3, r2
 8004b5c:	00db      	lsls	r3, r3, #3
 8004b5e:	4413      	add	r3, r2
 8004b60:	009b      	lsls	r3, r3, #2
 8004b62:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004b66:	687a      	ldr	r2, [r7, #4]
 8004b68:	4413      	add	r3, r2
 8004b6a:	3304      	adds	r3, #4
 8004b6c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2200      	movs	r2, #0
 8004b72:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004b74:	78fb      	ldrb	r3, [r7, #3]
 8004b76:	f003 030f 	and.w	r3, r3, #15
 8004b7a:	b2da      	uxtb	r2, r3
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004b80:	883a      	ldrh	r2, [r7, #0]
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	78ba      	ldrb	r2, [r7, #2]
 8004b8a:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	785b      	ldrb	r3, [r3, #1]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d004      	beq.n	8004b9e <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	781b      	ldrb	r3, [r3, #0]
 8004b98:	b29a      	uxth	r2, r3
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004b9e:	78bb      	ldrb	r3, [r7, #2]
 8004ba0:	2b02      	cmp	r3, #2
 8004ba2:	d102      	bne.n	8004baa <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	d101      	bne.n	8004bb8 <HAL_PCD_EP_Open+0xaa>
 8004bb4:	2302      	movs	r3, #2
 8004bb6:	e00e      	b.n	8004bd6 <HAL_PCD_EP_Open+0xc8>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2201      	movs	r2, #1
 8004bbc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	68f9      	ldr	r1, [r7, #12]
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f003 f83c 	bl	8007c44 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2200      	movs	r2, #0
 8004bd0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8004bd4:	7afb      	ldrb	r3, [r7, #11]
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3710      	adds	r7, #16
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}

08004bde <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004bde:	b580      	push	{r7, lr}
 8004be0:	b084      	sub	sp, #16
 8004be2:	af00      	add	r7, sp, #0
 8004be4:	6078      	str	r0, [r7, #4]
 8004be6:	460b      	mov	r3, r1
 8004be8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004bea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	da0f      	bge.n	8004c12 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004bf2:	78fb      	ldrb	r3, [r7, #3]
 8004bf4:	f003 020f 	and.w	r2, r3, #15
 8004bf8:	4613      	mov	r3, r2
 8004bfa:	00db      	lsls	r3, r3, #3
 8004bfc:	4413      	add	r3, r2
 8004bfe:	009b      	lsls	r3, r3, #2
 8004c00:	3338      	adds	r3, #56	; 0x38
 8004c02:	687a      	ldr	r2, [r7, #4]
 8004c04:	4413      	add	r3, r2
 8004c06:	3304      	adds	r3, #4
 8004c08:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	705a      	strb	r2, [r3, #1]
 8004c10:	e00f      	b.n	8004c32 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c12:	78fb      	ldrb	r3, [r7, #3]
 8004c14:	f003 020f 	and.w	r2, r3, #15
 8004c18:	4613      	mov	r3, r2
 8004c1a:	00db      	lsls	r3, r3, #3
 8004c1c:	4413      	add	r3, r2
 8004c1e:	009b      	lsls	r3, r3, #2
 8004c20:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004c24:	687a      	ldr	r2, [r7, #4]
 8004c26:	4413      	add	r3, r2
 8004c28:	3304      	adds	r3, #4
 8004c2a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004c32:	78fb      	ldrb	r3, [r7, #3]
 8004c34:	f003 030f 	and.w	r3, r3, #15
 8004c38:	b2da      	uxtb	r2, r3
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	d101      	bne.n	8004c4c <HAL_PCD_EP_Close+0x6e>
 8004c48:	2302      	movs	r3, #2
 8004c4a:	e00e      	b.n	8004c6a <HAL_PCD_EP_Close+0x8c>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2201      	movs	r2, #1
 8004c50:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	68f9      	ldr	r1, [r7, #12]
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f003 f87a 	bl	8007d54 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2200      	movs	r2, #0
 8004c64:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8004c68:	2300      	movs	r3, #0
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3710      	adds	r7, #16
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}

08004c72 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004c72:	b580      	push	{r7, lr}
 8004c74:	b086      	sub	sp, #24
 8004c76:	af00      	add	r7, sp, #0
 8004c78:	60f8      	str	r0, [r7, #12]
 8004c7a:	607a      	str	r2, [r7, #4]
 8004c7c:	603b      	str	r3, [r7, #0]
 8004c7e:	460b      	mov	r3, r1
 8004c80:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c82:	7afb      	ldrb	r3, [r7, #11]
 8004c84:	f003 020f 	and.w	r2, r3, #15
 8004c88:	4613      	mov	r3, r2
 8004c8a:	00db      	lsls	r3, r3, #3
 8004c8c:	4413      	add	r3, r2
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004c94:	68fa      	ldr	r2, [r7, #12]
 8004c96:	4413      	add	r3, r2
 8004c98:	3304      	adds	r3, #4
 8004c9a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	687a      	ldr	r2, [r7, #4]
 8004ca0:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	683a      	ldr	r2, [r7, #0]
 8004ca6:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	2200      	movs	r2, #0
 8004cac:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004cb4:	7afb      	ldrb	r3, [r7, #11]
 8004cb6:	f003 030f 	and.w	r3, r3, #15
 8004cba:	b2da      	uxtb	r2, r3
 8004cbc:	697b      	ldr	r3, [r7, #20]
 8004cbe:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	691b      	ldr	r3, [r3, #16]
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d102      	bne.n	8004cce <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004cc8:	687a      	ldr	r2, [r7, #4]
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004cce:	7afb      	ldrb	r3, [r7, #11]
 8004cd0:	f003 030f 	and.w	r3, r3, #15
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d109      	bne.n	8004cec <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	6818      	ldr	r0, [r3, #0]
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	691b      	ldr	r3, [r3, #16]
 8004ce0:	b2db      	uxtb	r3, r3
 8004ce2:	461a      	mov	r2, r3
 8004ce4:	6979      	ldr	r1, [r7, #20]
 8004ce6:	f003 fb59 	bl	800839c <USB_EP0StartXfer>
 8004cea:	e008      	b.n	8004cfe <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	6818      	ldr	r0, [r3, #0]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	691b      	ldr	r3, [r3, #16]
 8004cf4:	b2db      	uxtb	r3, r3
 8004cf6:	461a      	mov	r2, r3
 8004cf8:	6979      	ldr	r1, [r7, #20]
 8004cfa:	f003 f907 	bl	8007f0c <USB_EPStartXfer>
  }

  return HAL_OK;
 8004cfe:	2300      	movs	r3, #0
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3718      	adds	r7, #24
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b086      	sub	sp, #24
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	60f8      	str	r0, [r7, #12]
 8004d10:	607a      	str	r2, [r7, #4]
 8004d12:	603b      	str	r3, [r7, #0]
 8004d14:	460b      	mov	r3, r1
 8004d16:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d18:	7afb      	ldrb	r3, [r7, #11]
 8004d1a:	f003 020f 	and.w	r2, r3, #15
 8004d1e:	4613      	mov	r3, r2
 8004d20:	00db      	lsls	r3, r3, #3
 8004d22:	4413      	add	r3, r2
 8004d24:	009b      	lsls	r3, r3, #2
 8004d26:	3338      	adds	r3, #56	; 0x38
 8004d28:	68fa      	ldr	r2, [r7, #12]
 8004d2a:	4413      	add	r3, r2
 8004d2c:	3304      	adds	r3, #4
 8004d2e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	687a      	ldr	r2, [r7, #4]
 8004d34:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8004d36:	697b      	ldr	r3, [r7, #20]
 8004d38:	683a      	ldr	r2, [r7, #0]
 8004d3a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	2201      	movs	r2, #1
 8004d46:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004d48:	7afb      	ldrb	r3, [r7, #11]
 8004d4a:	f003 030f 	and.w	r3, r3, #15
 8004d4e:	b2da      	uxtb	r2, r3
 8004d50:	697b      	ldr	r3, [r7, #20]
 8004d52:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	691b      	ldr	r3, [r3, #16]
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d102      	bne.n	8004d62 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004d5c:	687a      	ldr	r2, [r7, #4]
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004d62:	7afb      	ldrb	r3, [r7, #11]
 8004d64:	f003 030f 	and.w	r3, r3, #15
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d109      	bne.n	8004d80 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6818      	ldr	r0, [r3, #0]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	691b      	ldr	r3, [r3, #16]
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	461a      	mov	r2, r3
 8004d78:	6979      	ldr	r1, [r7, #20]
 8004d7a:	f003 fb0f 	bl	800839c <USB_EP0StartXfer>
 8004d7e:	e008      	b.n	8004d92 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6818      	ldr	r0, [r3, #0]
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	691b      	ldr	r3, [r3, #16]
 8004d88:	b2db      	uxtb	r3, r3
 8004d8a:	461a      	mov	r2, r3
 8004d8c:	6979      	ldr	r1, [r7, #20]
 8004d8e:	f003 f8bd 	bl	8007f0c <USB_EPStartXfer>
  }

  return HAL_OK;
 8004d92:	2300      	movs	r3, #0
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3718      	adds	r7, #24
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}

08004d9c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b084      	sub	sp, #16
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
 8004da4:	460b      	mov	r3, r1
 8004da6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004da8:	78fb      	ldrb	r3, [r7, #3]
 8004daa:	f003 020f 	and.w	r2, r3, #15
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	685b      	ldr	r3, [r3, #4]
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d901      	bls.n	8004dba <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	e050      	b.n	8004e5c <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004dba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	da0f      	bge.n	8004de2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004dc2:	78fb      	ldrb	r3, [r7, #3]
 8004dc4:	f003 020f 	and.w	r2, r3, #15
 8004dc8:	4613      	mov	r3, r2
 8004dca:	00db      	lsls	r3, r3, #3
 8004dcc:	4413      	add	r3, r2
 8004dce:	009b      	lsls	r3, r3, #2
 8004dd0:	3338      	adds	r3, #56	; 0x38
 8004dd2:	687a      	ldr	r2, [r7, #4]
 8004dd4:	4413      	add	r3, r2
 8004dd6:	3304      	adds	r3, #4
 8004dd8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2201      	movs	r2, #1
 8004dde:	705a      	strb	r2, [r3, #1]
 8004de0:	e00d      	b.n	8004dfe <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004de2:	78fa      	ldrb	r2, [r7, #3]
 8004de4:	4613      	mov	r3, r2
 8004de6:	00db      	lsls	r3, r3, #3
 8004de8:	4413      	add	r3, r2
 8004dea:	009b      	lsls	r3, r3, #2
 8004dec:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	4413      	add	r3, r2
 8004df4:	3304      	adds	r3, #4
 8004df6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2201      	movs	r2, #1
 8004e02:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e04:	78fb      	ldrb	r3, [r7, #3]
 8004e06:	f003 030f 	and.w	r3, r3, #15
 8004e0a:	b2da      	uxtb	r2, r3
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004e16:	2b01      	cmp	r3, #1
 8004e18:	d101      	bne.n	8004e1e <HAL_PCD_EP_SetStall+0x82>
 8004e1a:	2302      	movs	r3, #2
 8004e1c:	e01e      	b.n	8004e5c <HAL_PCD_EP_SetStall+0xc0>
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2201      	movs	r2, #1
 8004e22:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	68f9      	ldr	r1, [r7, #12]
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	f003 fd4d 	bl	80088cc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004e32:	78fb      	ldrb	r3, [r7, #3]
 8004e34:	f003 030f 	and.w	r3, r3, #15
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d10a      	bne.n	8004e52 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6818      	ldr	r0, [r3, #0]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	691b      	ldr	r3, [r3, #16]
 8004e44:	b2d9      	uxtb	r1, r3
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004e4c:	461a      	mov	r2, r3
 8004e4e:	f003 ff3d 	bl	8008ccc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2200      	movs	r2, #0
 8004e56:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004e5a:	2300      	movs	r3, #0
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	3710      	adds	r7, #16
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bd80      	pop	{r7, pc}

08004e64 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004e64:	b580      	push	{r7, lr}
 8004e66:	b084      	sub	sp, #16
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
 8004e6c:	460b      	mov	r3, r1
 8004e6e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004e70:	78fb      	ldrb	r3, [r7, #3]
 8004e72:	f003 020f 	and.w	r2, r3, #15
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	685b      	ldr	r3, [r3, #4]
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d901      	bls.n	8004e82 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e042      	b.n	8004f08 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004e82:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	da0f      	bge.n	8004eaa <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e8a:	78fb      	ldrb	r3, [r7, #3]
 8004e8c:	f003 020f 	and.w	r2, r3, #15
 8004e90:	4613      	mov	r3, r2
 8004e92:	00db      	lsls	r3, r3, #3
 8004e94:	4413      	add	r3, r2
 8004e96:	009b      	lsls	r3, r3, #2
 8004e98:	3338      	adds	r3, #56	; 0x38
 8004e9a:	687a      	ldr	r2, [r7, #4]
 8004e9c:	4413      	add	r3, r2
 8004e9e:	3304      	adds	r3, #4
 8004ea0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	705a      	strb	r2, [r3, #1]
 8004ea8:	e00f      	b.n	8004eca <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004eaa:	78fb      	ldrb	r3, [r7, #3]
 8004eac:	f003 020f 	and.w	r2, r3, #15
 8004eb0:	4613      	mov	r3, r2
 8004eb2:	00db      	lsls	r3, r3, #3
 8004eb4:	4413      	add	r3, r2
 8004eb6:	009b      	lsls	r3, r3, #2
 8004eb8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004ebc:	687a      	ldr	r2, [r7, #4]
 8004ebe:	4413      	add	r3, r2
 8004ec0:	3304      	adds	r3, #4
 8004ec2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004ed0:	78fb      	ldrb	r3, [r7, #3]
 8004ed2:	f003 030f 	and.w	r3, r3, #15
 8004ed6:	b2da      	uxtb	r2, r3
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004ee2:	2b01      	cmp	r3, #1
 8004ee4:	d101      	bne.n	8004eea <HAL_PCD_EP_ClrStall+0x86>
 8004ee6:	2302      	movs	r3, #2
 8004ee8:	e00e      	b.n	8004f08 <HAL_PCD_EP_ClrStall+0xa4>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2201      	movs	r2, #1
 8004eee:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	68f9      	ldr	r1, [r7, #12]
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f003 fd55 	bl	80089a8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2200      	movs	r2, #0
 8004f02:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004f06:	2300      	movs	r3, #0
}
 8004f08:	4618      	mov	r0, r3
 8004f0a:	3710      	adds	r7, #16
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bd80      	pop	{r7, pc}

08004f10 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b084      	sub	sp, #16
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
 8004f18:	460b      	mov	r3, r1
 8004f1a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004f1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	da0c      	bge.n	8004f3e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004f24:	78fb      	ldrb	r3, [r7, #3]
 8004f26:	f003 020f 	and.w	r2, r3, #15
 8004f2a:	4613      	mov	r3, r2
 8004f2c:	00db      	lsls	r3, r3, #3
 8004f2e:	4413      	add	r3, r2
 8004f30:	009b      	lsls	r3, r3, #2
 8004f32:	3338      	adds	r3, #56	; 0x38
 8004f34:	687a      	ldr	r2, [r7, #4]
 8004f36:	4413      	add	r3, r2
 8004f38:	3304      	adds	r3, #4
 8004f3a:	60fb      	str	r3, [r7, #12]
 8004f3c:	e00c      	b.n	8004f58 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004f3e:	78fb      	ldrb	r3, [r7, #3]
 8004f40:	f003 020f 	and.w	r2, r3, #15
 8004f44:	4613      	mov	r3, r2
 8004f46:	00db      	lsls	r3, r3, #3
 8004f48:	4413      	add	r3, r2
 8004f4a:	009b      	lsls	r3, r3, #2
 8004f4c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	4413      	add	r3, r2
 8004f54:	3304      	adds	r3, #4
 8004f56:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	68f9      	ldr	r1, [r7, #12]
 8004f5e:	4618      	mov	r0, r3
 8004f60:	f003 fb74 	bl	800864c <USB_EPStopXfer>
 8004f64:	4603      	mov	r3, r0
 8004f66:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004f68:	7afb      	ldrb	r3, [r7, #11]
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	3710      	adds	r7, #16
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd80      	pop	{r7, pc}

08004f72 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004f72:	b580      	push	{r7, lr}
 8004f74:	b08a      	sub	sp, #40	; 0x28
 8004f76:	af02      	add	r7, sp, #8
 8004f78:	6078      	str	r0, [r7, #4]
 8004f7a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004f86:	683a      	ldr	r2, [r7, #0]
 8004f88:	4613      	mov	r3, r2
 8004f8a:	00db      	lsls	r3, r3, #3
 8004f8c:	4413      	add	r3, r2
 8004f8e:	009b      	lsls	r3, r3, #2
 8004f90:	3338      	adds	r3, #56	; 0x38
 8004f92:	687a      	ldr	r2, [r7, #4]
 8004f94:	4413      	add	r3, r2
 8004f96:	3304      	adds	r3, #4
 8004f98:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	6a1a      	ldr	r2, [r3, #32]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	699b      	ldr	r3, [r3, #24]
 8004fa2:	429a      	cmp	r2, r3
 8004fa4:	d901      	bls.n	8004faa <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e06c      	b.n	8005084 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	699a      	ldr	r2, [r3, #24]
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	6a1b      	ldr	r3, [r3, #32]
 8004fb2:	1ad3      	subs	r3, r2, r3
 8004fb4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	68db      	ldr	r3, [r3, #12]
 8004fba:	69fa      	ldr	r2, [r7, #28]
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	d902      	bls.n	8004fc6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	68db      	ldr	r3, [r3, #12]
 8004fc4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004fc6:	69fb      	ldr	r3, [r7, #28]
 8004fc8:	3303      	adds	r3, #3
 8004fca:	089b      	lsrs	r3, r3, #2
 8004fcc:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004fce:	e02b      	b.n	8005028 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	699a      	ldr	r2, [r3, #24]
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	6a1b      	ldr	r3, [r3, #32]
 8004fd8:	1ad3      	subs	r3, r2, r3
 8004fda:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	68db      	ldr	r3, [r3, #12]
 8004fe0:	69fa      	ldr	r2, [r7, #28]
 8004fe2:	429a      	cmp	r2, r3
 8004fe4:	d902      	bls.n	8004fec <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	68db      	ldr	r3, [r3, #12]
 8004fea:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004fec:	69fb      	ldr	r3, [r7, #28]
 8004fee:	3303      	adds	r3, #3
 8004ff0:	089b      	lsrs	r3, r3, #2
 8004ff2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	6919      	ldr	r1, [r3, #16]
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	b2da      	uxtb	r2, r3
 8004ffc:	69fb      	ldr	r3, [r7, #28]
 8004ffe:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005004:	b2db      	uxtb	r3, r3
 8005006:	9300      	str	r3, [sp, #0]
 8005008:	4603      	mov	r3, r0
 800500a:	6978      	ldr	r0, [r7, #20]
 800500c:	f003 fbc8 	bl	80087a0 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	691a      	ldr	r2, [r3, #16]
 8005014:	69fb      	ldr	r3, [r7, #28]
 8005016:	441a      	add	r2, r3
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	6a1a      	ldr	r2, [r3, #32]
 8005020:	69fb      	ldr	r3, [r7, #28]
 8005022:	441a      	add	r2, r3
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	015a      	lsls	r2, r3, #5
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	4413      	add	r3, r2
 8005030:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005034:	699b      	ldr	r3, [r3, #24]
 8005036:	b29b      	uxth	r3, r3
 8005038:	69ba      	ldr	r2, [r7, #24]
 800503a:	429a      	cmp	r2, r3
 800503c:	d809      	bhi.n	8005052 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	6a1a      	ldr	r2, [r3, #32]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005046:	429a      	cmp	r2, r3
 8005048:	d203      	bcs.n	8005052 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	699b      	ldr	r3, [r3, #24]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d1be      	bne.n	8004fd0 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	699a      	ldr	r2, [r3, #24]
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	6a1b      	ldr	r3, [r3, #32]
 800505a:	429a      	cmp	r2, r3
 800505c:	d811      	bhi.n	8005082 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	f003 030f 	and.w	r3, r3, #15
 8005064:	2201      	movs	r2, #1
 8005066:	fa02 f303 	lsl.w	r3, r2, r3
 800506a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005072:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	43db      	mvns	r3, r3
 8005078:	6939      	ldr	r1, [r7, #16]
 800507a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800507e:	4013      	ands	r3, r2
 8005080:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8005082:	2300      	movs	r3, #0
}
 8005084:	4618      	mov	r0, r3
 8005086:	3720      	adds	r7, #32
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}

0800508c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b088      	sub	sp, #32
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
 8005094:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800509c:	69fb      	ldr	r3, [r7, #28]
 800509e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80050a0:	69fb      	ldr	r3, [r7, #28]
 80050a2:	333c      	adds	r3, #60	; 0x3c
 80050a4:	3304      	adds	r3, #4
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80050aa:	683b      	ldr	r3, [r7, #0]
 80050ac:	015a      	lsls	r2, r3, #5
 80050ae:	69bb      	ldr	r3, [r7, #24]
 80050b0:	4413      	add	r3, r2
 80050b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050b6:	689b      	ldr	r3, [r3, #8]
 80050b8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	691b      	ldr	r3, [r3, #16]
 80050be:	2b01      	cmp	r3, #1
 80050c0:	d17b      	bne.n	80051ba <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	f003 0308 	and.w	r3, r3, #8
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d015      	beq.n	80050f8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	4a61      	ldr	r2, [pc, #388]	; (8005254 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	f240 80b9 	bls.w	8005248 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80050dc:	2b00      	cmp	r3, #0
 80050de:	f000 80b3 	beq.w	8005248 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	015a      	lsls	r2, r3, #5
 80050e6:	69bb      	ldr	r3, [r7, #24]
 80050e8:	4413      	add	r3, r2
 80050ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050ee:	461a      	mov	r2, r3
 80050f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80050f4:	6093      	str	r3, [r2, #8]
 80050f6:	e0a7      	b.n	8005248 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80050f8:	693b      	ldr	r3, [r7, #16]
 80050fa:	f003 0320 	and.w	r3, r3, #32
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d009      	beq.n	8005116 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	015a      	lsls	r2, r3, #5
 8005106:	69bb      	ldr	r3, [r7, #24]
 8005108:	4413      	add	r3, r2
 800510a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800510e:	461a      	mov	r2, r3
 8005110:	2320      	movs	r3, #32
 8005112:	6093      	str	r3, [r2, #8]
 8005114:	e098      	b.n	8005248 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800511c:	2b00      	cmp	r3, #0
 800511e:	f040 8093 	bne.w	8005248 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005122:	697b      	ldr	r3, [r7, #20]
 8005124:	4a4b      	ldr	r2, [pc, #300]	; (8005254 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005126:	4293      	cmp	r3, r2
 8005128:	d90f      	bls.n	800514a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800512a:	693b      	ldr	r3, [r7, #16]
 800512c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005130:	2b00      	cmp	r3, #0
 8005132:	d00a      	beq.n	800514a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	015a      	lsls	r2, r3, #5
 8005138:	69bb      	ldr	r3, [r7, #24]
 800513a:	4413      	add	r3, r2
 800513c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005140:	461a      	mov	r2, r3
 8005142:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005146:	6093      	str	r3, [r2, #8]
 8005148:	e07e      	b.n	8005248 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800514a:	683a      	ldr	r2, [r7, #0]
 800514c:	4613      	mov	r3, r2
 800514e:	00db      	lsls	r3, r3, #3
 8005150:	4413      	add	r3, r2
 8005152:	009b      	lsls	r3, r3, #2
 8005154:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005158:	687a      	ldr	r2, [r7, #4]
 800515a:	4413      	add	r3, r2
 800515c:	3304      	adds	r3, #4
 800515e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	69da      	ldr	r2, [r3, #28]
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	0159      	lsls	r1, r3, #5
 8005168:	69bb      	ldr	r3, [r7, #24]
 800516a:	440b      	add	r3, r1
 800516c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005170:	691b      	ldr	r3, [r3, #16]
 8005172:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005176:	1ad2      	subs	r2, r2, r3
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d114      	bne.n	80051ac <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	699b      	ldr	r3, [r3, #24]
 8005186:	2b00      	cmp	r3, #0
 8005188:	d109      	bne.n	800519e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6818      	ldr	r0, [r3, #0]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005194:	461a      	mov	r2, r3
 8005196:	2101      	movs	r1, #1
 8005198:	f003 fd98 	bl	8008ccc <USB_EP0_OutStart>
 800519c:	e006      	b.n	80051ac <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	691a      	ldr	r2, [r3, #16]
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	6a1b      	ldr	r3, [r3, #32]
 80051a6:	441a      	add	r2, r3
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	b2db      	uxtb	r3, r3
 80051b0:	4619      	mov	r1, r3
 80051b2:	6878      	ldr	r0, [r7, #4]
 80051b4:	f008 fdc4 	bl	800dd40 <HAL_PCD_DataOutStageCallback>
 80051b8:	e046      	b.n	8005248 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	4a26      	ldr	r2, [pc, #152]	; (8005258 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d124      	bne.n	800520c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d00a      	beq.n	80051e2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	015a      	lsls	r2, r3, #5
 80051d0:	69bb      	ldr	r3, [r7, #24]
 80051d2:	4413      	add	r3, r2
 80051d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051d8:	461a      	mov	r2, r3
 80051da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051de:	6093      	str	r3, [r2, #8]
 80051e0:	e032      	b.n	8005248 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80051e2:	693b      	ldr	r3, [r7, #16]
 80051e4:	f003 0320 	and.w	r3, r3, #32
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d008      	beq.n	80051fe <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80051ec:	683b      	ldr	r3, [r7, #0]
 80051ee:	015a      	lsls	r2, r3, #5
 80051f0:	69bb      	ldr	r3, [r7, #24]
 80051f2:	4413      	add	r3, r2
 80051f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051f8:	461a      	mov	r2, r3
 80051fa:	2320      	movs	r3, #32
 80051fc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	b2db      	uxtb	r3, r3
 8005202:	4619      	mov	r1, r3
 8005204:	6878      	ldr	r0, [r7, #4]
 8005206:	f008 fd9b 	bl	800dd40 <HAL_PCD_DataOutStageCallback>
 800520a:	e01d      	b.n	8005248 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d114      	bne.n	800523c <PCD_EP_OutXfrComplete_int+0x1b0>
 8005212:	6879      	ldr	r1, [r7, #4]
 8005214:	683a      	ldr	r2, [r7, #0]
 8005216:	4613      	mov	r3, r2
 8005218:	00db      	lsls	r3, r3, #3
 800521a:	4413      	add	r3, r2
 800521c:	009b      	lsls	r3, r3, #2
 800521e:	440b      	add	r3, r1
 8005220:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d108      	bne.n	800523c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6818      	ldr	r0, [r3, #0]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005234:	461a      	mov	r2, r3
 8005236:	2100      	movs	r1, #0
 8005238:	f003 fd48 	bl	8008ccc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	b2db      	uxtb	r3, r3
 8005240:	4619      	mov	r1, r3
 8005242:	6878      	ldr	r0, [r7, #4]
 8005244:	f008 fd7c 	bl	800dd40 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005248:	2300      	movs	r3, #0
}
 800524a:	4618      	mov	r0, r3
 800524c:	3720      	adds	r7, #32
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
 8005252:	bf00      	nop
 8005254:	4f54300a 	.word	0x4f54300a
 8005258:	4f54310a 	.word	0x4f54310a

0800525c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b086      	sub	sp, #24
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
 8005264:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	333c      	adds	r3, #60	; 0x3c
 8005274:	3304      	adds	r3, #4
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	015a      	lsls	r2, r3, #5
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	4413      	add	r3, r2
 8005282:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	4a15      	ldr	r2, [pc, #84]	; (80052e4 <PCD_EP_OutSetupPacket_int+0x88>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d90e      	bls.n	80052b0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005298:	2b00      	cmp	r3, #0
 800529a:	d009      	beq.n	80052b0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	015a      	lsls	r2, r3, #5
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	4413      	add	r3, r2
 80052a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052a8:	461a      	mov	r2, r3
 80052aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80052ae:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	f008 fd33 	bl	800dd1c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	4a0a      	ldr	r2, [pc, #40]	; (80052e4 <PCD_EP_OutSetupPacket_int+0x88>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d90c      	bls.n	80052d8 <PCD_EP_OutSetupPacket_int+0x7c>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	691b      	ldr	r3, [r3, #16]
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	d108      	bne.n	80052d8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	6818      	ldr	r0, [r3, #0]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80052d0:	461a      	mov	r2, r3
 80052d2:	2101      	movs	r1, #1
 80052d4:	f003 fcfa 	bl	8008ccc <USB_EP0_OutStart>
  }

  return HAL_OK;
 80052d8:	2300      	movs	r3, #0
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3718      	adds	r7, #24
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	bf00      	nop
 80052e4:	4f54300a 	.word	0x4f54300a

080052e8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80052e8:	b480      	push	{r7}
 80052ea:	b085      	sub	sp, #20
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
 80052f0:	460b      	mov	r3, r1
 80052f2:	70fb      	strb	r3, [r7, #3]
 80052f4:	4613      	mov	r3, r2
 80052f6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052fe:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005300:	78fb      	ldrb	r3, [r7, #3]
 8005302:	2b00      	cmp	r3, #0
 8005304:	d107      	bne.n	8005316 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005306:	883b      	ldrh	r3, [r7, #0]
 8005308:	0419      	lsls	r1, r3, #16
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	68ba      	ldr	r2, [r7, #8]
 8005310:	430a      	orrs	r2, r1
 8005312:	629a      	str	r2, [r3, #40]	; 0x28
 8005314:	e028      	b.n	8005368 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800531c:	0c1b      	lsrs	r3, r3, #16
 800531e:	68ba      	ldr	r2, [r7, #8]
 8005320:	4413      	add	r3, r2
 8005322:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005324:	2300      	movs	r3, #0
 8005326:	73fb      	strb	r3, [r7, #15]
 8005328:	e00d      	b.n	8005346 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681a      	ldr	r2, [r3, #0]
 800532e:	7bfb      	ldrb	r3, [r7, #15]
 8005330:	3340      	adds	r3, #64	; 0x40
 8005332:	009b      	lsls	r3, r3, #2
 8005334:	4413      	add	r3, r2
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	0c1b      	lsrs	r3, r3, #16
 800533a:	68ba      	ldr	r2, [r7, #8]
 800533c:	4413      	add	r3, r2
 800533e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005340:	7bfb      	ldrb	r3, [r7, #15]
 8005342:	3301      	adds	r3, #1
 8005344:	73fb      	strb	r3, [r7, #15]
 8005346:	7bfa      	ldrb	r2, [r7, #15]
 8005348:	78fb      	ldrb	r3, [r7, #3]
 800534a:	3b01      	subs	r3, #1
 800534c:	429a      	cmp	r2, r3
 800534e:	d3ec      	bcc.n	800532a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005350:	883b      	ldrh	r3, [r7, #0]
 8005352:	0418      	lsls	r0, r3, #16
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6819      	ldr	r1, [r3, #0]
 8005358:	78fb      	ldrb	r3, [r7, #3]
 800535a:	3b01      	subs	r3, #1
 800535c:	68ba      	ldr	r2, [r7, #8]
 800535e:	4302      	orrs	r2, r0
 8005360:	3340      	adds	r3, #64	; 0x40
 8005362:	009b      	lsls	r3, r3, #2
 8005364:	440b      	add	r3, r1
 8005366:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005368:	2300      	movs	r3, #0
}
 800536a:	4618      	mov	r0, r3
 800536c:	3714      	adds	r7, #20
 800536e:	46bd      	mov	sp, r7
 8005370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005374:	4770      	bx	lr

08005376 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005376:	b480      	push	{r7}
 8005378:	b083      	sub	sp, #12
 800537a:	af00      	add	r7, sp, #0
 800537c:	6078      	str	r0, [r7, #4]
 800537e:	460b      	mov	r3, r1
 8005380:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	887a      	ldrh	r2, [r7, #2]
 8005388:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800538a:	2300      	movs	r3, #0
}
 800538c:	4618      	mov	r0, r3
 800538e:	370c      	adds	r7, #12
 8005390:	46bd      	mov	sp, r7
 8005392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005396:	4770      	bx	lr

08005398 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005398:	b480      	push	{r7}
 800539a:	b083      	sub	sp, #12
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
 80053a0:	460b      	mov	r3, r1
 80053a2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80053a4:	bf00      	nop
 80053a6:	370c      	adds	r7, #12
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr

080053b0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	b086      	sub	sp, #24
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d101      	bne.n	80053c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	e267      	b.n	8005892 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f003 0301 	and.w	r3, r3, #1
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d075      	beq.n	80054ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80053ce:	4b88      	ldr	r3, [pc, #544]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	f003 030c 	and.w	r3, r3, #12
 80053d6:	2b04      	cmp	r3, #4
 80053d8:	d00c      	beq.n	80053f4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80053da:	4b85      	ldr	r3, [pc, #532]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80053e2:	2b08      	cmp	r3, #8
 80053e4:	d112      	bne.n	800540c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80053e6:	4b82      	ldr	r3, [pc, #520]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053ee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053f2:	d10b      	bne.n	800540c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053f4:	4b7e      	ldr	r3, [pc, #504]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d05b      	beq.n	80054b8 <HAL_RCC_OscConfig+0x108>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d157      	bne.n	80054b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	e242      	b.n	8005892 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005414:	d106      	bne.n	8005424 <HAL_RCC_OscConfig+0x74>
 8005416:	4b76      	ldr	r3, [pc, #472]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4a75      	ldr	r2, [pc, #468]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 800541c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005420:	6013      	str	r3, [r2, #0]
 8005422:	e01d      	b.n	8005460 <HAL_RCC_OscConfig+0xb0>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	685b      	ldr	r3, [r3, #4]
 8005428:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800542c:	d10c      	bne.n	8005448 <HAL_RCC_OscConfig+0x98>
 800542e:	4b70      	ldr	r3, [pc, #448]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	4a6f      	ldr	r2, [pc, #444]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 8005434:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005438:	6013      	str	r3, [r2, #0]
 800543a:	4b6d      	ldr	r3, [pc, #436]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	4a6c      	ldr	r2, [pc, #432]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 8005440:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005444:	6013      	str	r3, [r2, #0]
 8005446:	e00b      	b.n	8005460 <HAL_RCC_OscConfig+0xb0>
 8005448:	4b69      	ldr	r3, [pc, #420]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	4a68      	ldr	r2, [pc, #416]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 800544e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005452:	6013      	str	r3, [r2, #0]
 8005454:	4b66      	ldr	r3, [pc, #408]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a65      	ldr	r2, [pc, #404]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 800545a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800545e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d013      	beq.n	8005490 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005468:	f7fc ff7a 	bl	8002360 <HAL_GetTick>
 800546c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800546e:	e008      	b.n	8005482 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005470:	f7fc ff76 	bl	8002360 <HAL_GetTick>
 8005474:	4602      	mov	r2, r0
 8005476:	693b      	ldr	r3, [r7, #16]
 8005478:	1ad3      	subs	r3, r2, r3
 800547a:	2b64      	cmp	r3, #100	; 0x64
 800547c:	d901      	bls.n	8005482 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800547e:	2303      	movs	r3, #3
 8005480:	e207      	b.n	8005892 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005482:	4b5b      	ldr	r3, [pc, #364]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800548a:	2b00      	cmp	r3, #0
 800548c:	d0f0      	beq.n	8005470 <HAL_RCC_OscConfig+0xc0>
 800548e:	e014      	b.n	80054ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005490:	f7fc ff66 	bl	8002360 <HAL_GetTick>
 8005494:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005496:	e008      	b.n	80054aa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005498:	f7fc ff62 	bl	8002360 <HAL_GetTick>
 800549c:	4602      	mov	r2, r0
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	2b64      	cmp	r3, #100	; 0x64
 80054a4:	d901      	bls.n	80054aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80054a6:	2303      	movs	r3, #3
 80054a8:	e1f3      	b.n	8005892 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054aa:	4b51      	ldr	r3, [pc, #324]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d1f0      	bne.n	8005498 <HAL_RCC_OscConfig+0xe8>
 80054b6:	e000      	b.n	80054ba <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f003 0302 	and.w	r3, r3, #2
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d063      	beq.n	800558e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80054c6:	4b4a      	ldr	r3, [pc, #296]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 80054c8:	689b      	ldr	r3, [r3, #8]
 80054ca:	f003 030c 	and.w	r3, r3, #12
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d00b      	beq.n	80054ea <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054d2:	4b47      	ldr	r3, [pc, #284]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 80054d4:	689b      	ldr	r3, [r3, #8]
 80054d6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80054da:	2b08      	cmp	r3, #8
 80054dc:	d11c      	bne.n	8005518 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054de:	4b44      	ldr	r3, [pc, #272]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d116      	bne.n	8005518 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054ea:	4b41      	ldr	r3, [pc, #260]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f003 0302 	and.w	r3, r3, #2
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d005      	beq.n	8005502 <HAL_RCC_OscConfig+0x152>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	68db      	ldr	r3, [r3, #12]
 80054fa:	2b01      	cmp	r3, #1
 80054fc:	d001      	beq.n	8005502 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80054fe:	2301      	movs	r3, #1
 8005500:	e1c7      	b.n	8005892 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005502:	4b3b      	ldr	r3, [pc, #236]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	691b      	ldr	r3, [r3, #16]
 800550e:	00db      	lsls	r3, r3, #3
 8005510:	4937      	ldr	r1, [pc, #220]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 8005512:	4313      	orrs	r3, r2
 8005514:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005516:	e03a      	b.n	800558e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	68db      	ldr	r3, [r3, #12]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d020      	beq.n	8005562 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005520:	4b34      	ldr	r3, [pc, #208]	; (80055f4 <HAL_RCC_OscConfig+0x244>)
 8005522:	2201      	movs	r2, #1
 8005524:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005526:	f7fc ff1b 	bl	8002360 <HAL_GetTick>
 800552a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800552c:	e008      	b.n	8005540 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800552e:	f7fc ff17 	bl	8002360 <HAL_GetTick>
 8005532:	4602      	mov	r2, r0
 8005534:	693b      	ldr	r3, [r7, #16]
 8005536:	1ad3      	subs	r3, r2, r3
 8005538:	2b02      	cmp	r3, #2
 800553a:	d901      	bls.n	8005540 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800553c:	2303      	movs	r3, #3
 800553e:	e1a8      	b.n	8005892 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005540:	4b2b      	ldr	r3, [pc, #172]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f003 0302 	and.w	r3, r3, #2
 8005548:	2b00      	cmp	r3, #0
 800554a:	d0f0      	beq.n	800552e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800554c:	4b28      	ldr	r3, [pc, #160]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	691b      	ldr	r3, [r3, #16]
 8005558:	00db      	lsls	r3, r3, #3
 800555a:	4925      	ldr	r1, [pc, #148]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 800555c:	4313      	orrs	r3, r2
 800555e:	600b      	str	r3, [r1, #0]
 8005560:	e015      	b.n	800558e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005562:	4b24      	ldr	r3, [pc, #144]	; (80055f4 <HAL_RCC_OscConfig+0x244>)
 8005564:	2200      	movs	r2, #0
 8005566:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005568:	f7fc fefa 	bl	8002360 <HAL_GetTick>
 800556c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800556e:	e008      	b.n	8005582 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005570:	f7fc fef6 	bl	8002360 <HAL_GetTick>
 8005574:	4602      	mov	r2, r0
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	1ad3      	subs	r3, r2, r3
 800557a:	2b02      	cmp	r3, #2
 800557c:	d901      	bls.n	8005582 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800557e:	2303      	movs	r3, #3
 8005580:	e187      	b.n	8005892 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005582:	4b1b      	ldr	r3, [pc, #108]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f003 0302 	and.w	r3, r3, #2
 800558a:	2b00      	cmp	r3, #0
 800558c:	d1f0      	bne.n	8005570 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f003 0308 	and.w	r3, r3, #8
 8005596:	2b00      	cmp	r3, #0
 8005598:	d036      	beq.n	8005608 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	695b      	ldr	r3, [r3, #20]
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d016      	beq.n	80055d0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80055a2:	4b15      	ldr	r3, [pc, #84]	; (80055f8 <HAL_RCC_OscConfig+0x248>)
 80055a4:	2201      	movs	r2, #1
 80055a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055a8:	f7fc feda 	bl	8002360 <HAL_GetTick>
 80055ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055ae:	e008      	b.n	80055c2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80055b0:	f7fc fed6 	bl	8002360 <HAL_GetTick>
 80055b4:	4602      	mov	r2, r0
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	1ad3      	subs	r3, r2, r3
 80055ba:	2b02      	cmp	r3, #2
 80055bc:	d901      	bls.n	80055c2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80055be:	2303      	movs	r3, #3
 80055c0:	e167      	b.n	8005892 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055c2:	4b0b      	ldr	r3, [pc, #44]	; (80055f0 <HAL_RCC_OscConfig+0x240>)
 80055c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055c6:	f003 0302 	and.w	r3, r3, #2
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d0f0      	beq.n	80055b0 <HAL_RCC_OscConfig+0x200>
 80055ce:	e01b      	b.n	8005608 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80055d0:	4b09      	ldr	r3, [pc, #36]	; (80055f8 <HAL_RCC_OscConfig+0x248>)
 80055d2:	2200      	movs	r2, #0
 80055d4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055d6:	f7fc fec3 	bl	8002360 <HAL_GetTick>
 80055da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055dc:	e00e      	b.n	80055fc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80055de:	f7fc febf 	bl	8002360 <HAL_GetTick>
 80055e2:	4602      	mov	r2, r0
 80055e4:	693b      	ldr	r3, [r7, #16]
 80055e6:	1ad3      	subs	r3, r2, r3
 80055e8:	2b02      	cmp	r3, #2
 80055ea:	d907      	bls.n	80055fc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80055ec:	2303      	movs	r3, #3
 80055ee:	e150      	b.n	8005892 <HAL_RCC_OscConfig+0x4e2>
 80055f0:	40023800 	.word	0x40023800
 80055f4:	42470000 	.word	0x42470000
 80055f8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055fc:	4b88      	ldr	r3, [pc, #544]	; (8005820 <HAL_RCC_OscConfig+0x470>)
 80055fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005600:	f003 0302 	and.w	r3, r3, #2
 8005604:	2b00      	cmp	r3, #0
 8005606:	d1ea      	bne.n	80055de <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f003 0304 	and.w	r3, r3, #4
 8005610:	2b00      	cmp	r3, #0
 8005612:	f000 8097 	beq.w	8005744 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005616:	2300      	movs	r3, #0
 8005618:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800561a:	4b81      	ldr	r3, [pc, #516]	; (8005820 <HAL_RCC_OscConfig+0x470>)
 800561c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800561e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005622:	2b00      	cmp	r3, #0
 8005624:	d10f      	bne.n	8005646 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005626:	2300      	movs	r3, #0
 8005628:	60bb      	str	r3, [r7, #8]
 800562a:	4b7d      	ldr	r3, [pc, #500]	; (8005820 <HAL_RCC_OscConfig+0x470>)
 800562c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800562e:	4a7c      	ldr	r2, [pc, #496]	; (8005820 <HAL_RCC_OscConfig+0x470>)
 8005630:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005634:	6413      	str	r3, [r2, #64]	; 0x40
 8005636:	4b7a      	ldr	r3, [pc, #488]	; (8005820 <HAL_RCC_OscConfig+0x470>)
 8005638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800563a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800563e:	60bb      	str	r3, [r7, #8]
 8005640:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005642:	2301      	movs	r3, #1
 8005644:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005646:	4b77      	ldr	r3, [pc, #476]	; (8005824 <HAL_RCC_OscConfig+0x474>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800564e:	2b00      	cmp	r3, #0
 8005650:	d118      	bne.n	8005684 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005652:	4b74      	ldr	r3, [pc, #464]	; (8005824 <HAL_RCC_OscConfig+0x474>)
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a73      	ldr	r2, [pc, #460]	; (8005824 <HAL_RCC_OscConfig+0x474>)
 8005658:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800565c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800565e:	f7fc fe7f 	bl	8002360 <HAL_GetTick>
 8005662:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005664:	e008      	b.n	8005678 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005666:	f7fc fe7b 	bl	8002360 <HAL_GetTick>
 800566a:	4602      	mov	r2, r0
 800566c:	693b      	ldr	r3, [r7, #16]
 800566e:	1ad3      	subs	r3, r2, r3
 8005670:	2b02      	cmp	r3, #2
 8005672:	d901      	bls.n	8005678 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005674:	2303      	movs	r3, #3
 8005676:	e10c      	b.n	8005892 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005678:	4b6a      	ldr	r3, [pc, #424]	; (8005824 <HAL_RCC_OscConfig+0x474>)
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005680:	2b00      	cmp	r3, #0
 8005682:	d0f0      	beq.n	8005666 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	2b01      	cmp	r3, #1
 800568a:	d106      	bne.n	800569a <HAL_RCC_OscConfig+0x2ea>
 800568c:	4b64      	ldr	r3, [pc, #400]	; (8005820 <HAL_RCC_OscConfig+0x470>)
 800568e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005690:	4a63      	ldr	r2, [pc, #396]	; (8005820 <HAL_RCC_OscConfig+0x470>)
 8005692:	f043 0301 	orr.w	r3, r3, #1
 8005696:	6713      	str	r3, [r2, #112]	; 0x70
 8005698:	e01c      	b.n	80056d4 <HAL_RCC_OscConfig+0x324>
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	689b      	ldr	r3, [r3, #8]
 800569e:	2b05      	cmp	r3, #5
 80056a0:	d10c      	bne.n	80056bc <HAL_RCC_OscConfig+0x30c>
 80056a2:	4b5f      	ldr	r3, [pc, #380]	; (8005820 <HAL_RCC_OscConfig+0x470>)
 80056a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056a6:	4a5e      	ldr	r2, [pc, #376]	; (8005820 <HAL_RCC_OscConfig+0x470>)
 80056a8:	f043 0304 	orr.w	r3, r3, #4
 80056ac:	6713      	str	r3, [r2, #112]	; 0x70
 80056ae:	4b5c      	ldr	r3, [pc, #368]	; (8005820 <HAL_RCC_OscConfig+0x470>)
 80056b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056b2:	4a5b      	ldr	r2, [pc, #364]	; (8005820 <HAL_RCC_OscConfig+0x470>)
 80056b4:	f043 0301 	orr.w	r3, r3, #1
 80056b8:	6713      	str	r3, [r2, #112]	; 0x70
 80056ba:	e00b      	b.n	80056d4 <HAL_RCC_OscConfig+0x324>
 80056bc:	4b58      	ldr	r3, [pc, #352]	; (8005820 <HAL_RCC_OscConfig+0x470>)
 80056be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056c0:	4a57      	ldr	r2, [pc, #348]	; (8005820 <HAL_RCC_OscConfig+0x470>)
 80056c2:	f023 0301 	bic.w	r3, r3, #1
 80056c6:	6713      	str	r3, [r2, #112]	; 0x70
 80056c8:	4b55      	ldr	r3, [pc, #340]	; (8005820 <HAL_RCC_OscConfig+0x470>)
 80056ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056cc:	4a54      	ldr	r2, [pc, #336]	; (8005820 <HAL_RCC_OscConfig+0x470>)
 80056ce:	f023 0304 	bic.w	r3, r3, #4
 80056d2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	689b      	ldr	r3, [r3, #8]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d015      	beq.n	8005708 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056dc:	f7fc fe40 	bl	8002360 <HAL_GetTick>
 80056e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056e2:	e00a      	b.n	80056fa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056e4:	f7fc fe3c 	bl	8002360 <HAL_GetTick>
 80056e8:	4602      	mov	r2, r0
 80056ea:	693b      	ldr	r3, [r7, #16]
 80056ec:	1ad3      	subs	r3, r2, r3
 80056ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d901      	bls.n	80056fa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80056f6:	2303      	movs	r3, #3
 80056f8:	e0cb      	b.n	8005892 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056fa:	4b49      	ldr	r3, [pc, #292]	; (8005820 <HAL_RCC_OscConfig+0x470>)
 80056fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056fe:	f003 0302 	and.w	r3, r3, #2
 8005702:	2b00      	cmp	r3, #0
 8005704:	d0ee      	beq.n	80056e4 <HAL_RCC_OscConfig+0x334>
 8005706:	e014      	b.n	8005732 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005708:	f7fc fe2a 	bl	8002360 <HAL_GetTick>
 800570c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800570e:	e00a      	b.n	8005726 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005710:	f7fc fe26 	bl	8002360 <HAL_GetTick>
 8005714:	4602      	mov	r2, r0
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	1ad3      	subs	r3, r2, r3
 800571a:	f241 3288 	movw	r2, #5000	; 0x1388
 800571e:	4293      	cmp	r3, r2
 8005720:	d901      	bls.n	8005726 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005722:	2303      	movs	r3, #3
 8005724:	e0b5      	b.n	8005892 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005726:	4b3e      	ldr	r3, [pc, #248]	; (8005820 <HAL_RCC_OscConfig+0x470>)
 8005728:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800572a:	f003 0302 	and.w	r3, r3, #2
 800572e:	2b00      	cmp	r3, #0
 8005730:	d1ee      	bne.n	8005710 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005732:	7dfb      	ldrb	r3, [r7, #23]
 8005734:	2b01      	cmp	r3, #1
 8005736:	d105      	bne.n	8005744 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005738:	4b39      	ldr	r3, [pc, #228]	; (8005820 <HAL_RCC_OscConfig+0x470>)
 800573a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800573c:	4a38      	ldr	r2, [pc, #224]	; (8005820 <HAL_RCC_OscConfig+0x470>)
 800573e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005742:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	699b      	ldr	r3, [r3, #24]
 8005748:	2b00      	cmp	r3, #0
 800574a:	f000 80a1 	beq.w	8005890 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800574e:	4b34      	ldr	r3, [pc, #208]	; (8005820 <HAL_RCC_OscConfig+0x470>)
 8005750:	689b      	ldr	r3, [r3, #8]
 8005752:	f003 030c 	and.w	r3, r3, #12
 8005756:	2b08      	cmp	r3, #8
 8005758:	d05c      	beq.n	8005814 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	699b      	ldr	r3, [r3, #24]
 800575e:	2b02      	cmp	r3, #2
 8005760:	d141      	bne.n	80057e6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005762:	4b31      	ldr	r3, [pc, #196]	; (8005828 <HAL_RCC_OscConfig+0x478>)
 8005764:	2200      	movs	r2, #0
 8005766:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005768:	f7fc fdfa 	bl	8002360 <HAL_GetTick>
 800576c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800576e:	e008      	b.n	8005782 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005770:	f7fc fdf6 	bl	8002360 <HAL_GetTick>
 8005774:	4602      	mov	r2, r0
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	1ad3      	subs	r3, r2, r3
 800577a:	2b02      	cmp	r3, #2
 800577c:	d901      	bls.n	8005782 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800577e:	2303      	movs	r3, #3
 8005780:	e087      	b.n	8005892 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005782:	4b27      	ldr	r3, [pc, #156]	; (8005820 <HAL_RCC_OscConfig+0x470>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800578a:	2b00      	cmp	r3, #0
 800578c:	d1f0      	bne.n	8005770 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	69da      	ldr	r2, [r3, #28]
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6a1b      	ldr	r3, [r3, #32]
 8005796:	431a      	orrs	r2, r3
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800579c:	019b      	lsls	r3, r3, #6
 800579e:	431a      	orrs	r2, r3
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057a4:	085b      	lsrs	r3, r3, #1
 80057a6:	3b01      	subs	r3, #1
 80057a8:	041b      	lsls	r3, r3, #16
 80057aa:	431a      	orrs	r2, r3
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057b0:	061b      	lsls	r3, r3, #24
 80057b2:	491b      	ldr	r1, [pc, #108]	; (8005820 <HAL_RCC_OscConfig+0x470>)
 80057b4:	4313      	orrs	r3, r2
 80057b6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80057b8:	4b1b      	ldr	r3, [pc, #108]	; (8005828 <HAL_RCC_OscConfig+0x478>)
 80057ba:	2201      	movs	r2, #1
 80057bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057be:	f7fc fdcf 	bl	8002360 <HAL_GetTick>
 80057c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057c4:	e008      	b.n	80057d8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057c6:	f7fc fdcb 	bl	8002360 <HAL_GetTick>
 80057ca:	4602      	mov	r2, r0
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	1ad3      	subs	r3, r2, r3
 80057d0:	2b02      	cmp	r3, #2
 80057d2:	d901      	bls.n	80057d8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80057d4:	2303      	movs	r3, #3
 80057d6:	e05c      	b.n	8005892 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057d8:	4b11      	ldr	r3, [pc, #68]	; (8005820 <HAL_RCC_OscConfig+0x470>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d0f0      	beq.n	80057c6 <HAL_RCC_OscConfig+0x416>
 80057e4:	e054      	b.n	8005890 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057e6:	4b10      	ldr	r3, [pc, #64]	; (8005828 <HAL_RCC_OscConfig+0x478>)
 80057e8:	2200      	movs	r2, #0
 80057ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057ec:	f7fc fdb8 	bl	8002360 <HAL_GetTick>
 80057f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057f2:	e008      	b.n	8005806 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057f4:	f7fc fdb4 	bl	8002360 <HAL_GetTick>
 80057f8:	4602      	mov	r2, r0
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	1ad3      	subs	r3, r2, r3
 80057fe:	2b02      	cmp	r3, #2
 8005800:	d901      	bls.n	8005806 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005802:	2303      	movs	r3, #3
 8005804:	e045      	b.n	8005892 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005806:	4b06      	ldr	r3, [pc, #24]	; (8005820 <HAL_RCC_OscConfig+0x470>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800580e:	2b00      	cmp	r3, #0
 8005810:	d1f0      	bne.n	80057f4 <HAL_RCC_OscConfig+0x444>
 8005812:	e03d      	b.n	8005890 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	699b      	ldr	r3, [r3, #24]
 8005818:	2b01      	cmp	r3, #1
 800581a:	d107      	bne.n	800582c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800581c:	2301      	movs	r3, #1
 800581e:	e038      	b.n	8005892 <HAL_RCC_OscConfig+0x4e2>
 8005820:	40023800 	.word	0x40023800
 8005824:	40007000 	.word	0x40007000
 8005828:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800582c:	4b1b      	ldr	r3, [pc, #108]	; (800589c <HAL_RCC_OscConfig+0x4ec>)
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	699b      	ldr	r3, [r3, #24]
 8005836:	2b01      	cmp	r3, #1
 8005838:	d028      	beq.n	800588c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005844:	429a      	cmp	r2, r3
 8005846:	d121      	bne.n	800588c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005852:	429a      	cmp	r2, r3
 8005854:	d11a      	bne.n	800588c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005856:	68fa      	ldr	r2, [r7, #12]
 8005858:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800585c:	4013      	ands	r3, r2
 800585e:	687a      	ldr	r2, [r7, #4]
 8005860:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005862:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005864:	4293      	cmp	r3, r2
 8005866:	d111      	bne.n	800588c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005872:	085b      	lsrs	r3, r3, #1
 8005874:	3b01      	subs	r3, #1
 8005876:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005878:	429a      	cmp	r2, r3
 800587a:	d107      	bne.n	800588c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005886:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005888:	429a      	cmp	r2, r3
 800588a:	d001      	beq.n	8005890 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800588c:	2301      	movs	r3, #1
 800588e:	e000      	b.n	8005892 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005890:	2300      	movs	r3, #0
}
 8005892:	4618      	mov	r0, r3
 8005894:	3718      	adds	r7, #24
 8005896:	46bd      	mov	sp, r7
 8005898:	bd80      	pop	{r7, pc}
 800589a:	bf00      	nop
 800589c:	40023800 	.word	0x40023800

080058a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80058a0:	b580      	push	{r7, lr}
 80058a2:	b084      	sub	sp, #16
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
 80058a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d101      	bne.n	80058b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80058b0:	2301      	movs	r3, #1
 80058b2:	e0cc      	b.n	8005a4e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80058b4:	4b68      	ldr	r3, [pc, #416]	; (8005a58 <HAL_RCC_ClockConfig+0x1b8>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f003 0307 	and.w	r3, r3, #7
 80058bc:	683a      	ldr	r2, [r7, #0]
 80058be:	429a      	cmp	r2, r3
 80058c0:	d90c      	bls.n	80058dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058c2:	4b65      	ldr	r3, [pc, #404]	; (8005a58 <HAL_RCC_ClockConfig+0x1b8>)
 80058c4:	683a      	ldr	r2, [r7, #0]
 80058c6:	b2d2      	uxtb	r2, r2
 80058c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80058ca:	4b63      	ldr	r3, [pc, #396]	; (8005a58 <HAL_RCC_ClockConfig+0x1b8>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f003 0307 	and.w	r3, r3, #7
 80058d2:	683a      	ldr	r2, [r7, #0]
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d001      	beq.n	80058dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80058d8:	2301      	movs	r3, #1
 80058da:	e0b8      	b.n	8005a4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f003 0302 	and.w	r3, r3, #2
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d020      	beq.n	800592a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f003 0304 	and.w	r3, r3, #4
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d005      	beq.n	8005900 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80058f4:	4b59      	ldr	r3, [pc, #356]	; (8005a5c <HAL_RCC_ClockConfig+0x1bc>)
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	4a58      	ldr	r2, [pc, #352]	; (8005a5c <HAL_RCC_ClockConfig+0x1bc>)
 80058fa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80058fe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f003 0308 	and.w	r3, r3, #8
 8005908:	2b00      	cmp	r3, #0
 800590a:	d005      	beq.n	8005918 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800590c:	4b53      	ldr	r3, [pc, #332]	; (8005a5c <HAL_RCC_ClockConfig+0x1bc>)
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	4a52      	ldr	r2, [pc, #328]	; (8005a5c <HAL_RCC_ClockConfig+0x1bc>)
 8005912:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005916:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005918:	4b50      	ldr	r3, [pc, #320]	; (8005a5c <HAL_RCC_ClockConfig+0x1bc>)
 800591a:	689b      	ldr	r3, [r3, #8]
 800591c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	689b      	ldr	r3, [r3, #8]
 8005924:	494d      	ldr	r1, [pc, #308]	; (8005a5c <HAL_RCC_ClockConfig+0x1bc>)
 8005926:	4313      	orrs	r3, r2
 8005928:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f003 0301 	and.w	r3, r3, #1
 8005932:	2b00      	cmp	r3, #0
 8005934:	d044      	beq.n	80059c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	2b01      	cmp	r3, #1
 800593c:	d107      	bne.n	800594e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800593e:	4b47      	ldr	r3, [pc, #284]	; (8005a5c <HAL_RCC_ClockConfig+0x1bc>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005946:	2b00      	cmp	r3, #0
 8005948:	d119      	bne.n	800597e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800594a:	2301      	movs	r3, #1
 800594c:	e07f      	b.n	8005a4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	2b02      	cmp	r3, #2
 8005954:	d003      	beq.n	800595e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800595a:	2b03      	cmp	r3, #3
 800595c:	d107      	bne.n	800596e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800595e:	4b3f      	ldr	r3, [pc, #252]	; (8005a5c <HAL_RCC_ClockConfig+0x1bc>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005966:	2b00      	cmp	r3, #0
 8005968:	d109      	bne.n	800597e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800596a:	2301      	movs	r3, #1
 800596c:	e06f      	b.n	8005a4e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800596e:	4b3b      	ldr	r3, [pc, #236]	; (8005a5c <HAL_RCC_ClockConfig+0x1bc>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f003 0302 	and.w	r3, r3, #2
 8005976:	2b00      	cmp	r3, #0
 8005978:	d101      	bne.n	800597e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800597a:	2301      	movs	r3, #1
 800597c:	e067      	b.n	8005a4e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800597e:	4b37      	ldr	r3, [pc, #220]	; (8005a5c <HAL_RCC_ClockConfig+0x1bc>)
 8005980:	689b      	ldr	r3, [r3, #8]
 8005982:	f023 0203 	bic.w	r2, r3, #3
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	685b      	ldr	r3, [r3, #4]
 800598a:	4934      	ldr	r1, [pc, #208]	; (8005a5c <HAL_RCC_ClockConfig+0x1bc>)
 800598c:	4313      	orrs	r3, r2
 800598e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005990:	f7fc fce6 	bl	8002360 <HAL_GetTick>
 8005994:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005996:	e00a      	b.n	80059ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005998:	f7fc fce2 	bl	8002360 <HAL_GetTick>
 800599c:	4602      	mov	r2, r0
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	1ad3      	subs	r3, r2, r3
 80059a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d901      	bls.n	80059ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80059aa:	2303      	movs	r3, #3
 80059ac:	e04f      	b.n	8005a4e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059ae:	4b2b      	ldr	r3, [pc, #172]	; (8005a5c <HAL_RCC_ClockConfig+0x1bc>)
 80059b0:	689b      	ldr	r3, [r3, #8]
 80059b2:	f003 020c 	and.w	r2, r3, #12
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	009b      	lsls	r3, r3, #2
 80059bc:	429a      	cmp	r2, r3
 80059be:	d1eb      	bne.n	8005998 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80059c0:	4b25      	ldr	r3, [pc, #148]	; (8005a58 <HAL_RCC_ClockConfig+0x1b8>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	f003 0307 	and.w	r3, r3, #7
 80059c8:	683a      	ldr	r2, [r7, #0]
 80059ca:	429a      	cmp	r2, r3
 80059cc:	d20c      	bcs.n	80059e8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059ce:	4b22      	ldr	r3, [pc, #136]	; (8005a58 <HAL_RCC_ClockConfig+0x1b8>)
 80059d0:	683a      	ldr	r2, [r7, #0]
 80059d2:	b2d2      	uxtb	r2, r2
 80059d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80059d6:	4b20      	ldr	r3, [pc, #128]	; (8005a58 <HAL_RCC_ClockConfig+0x1b8>)
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f003 0307 	and.w	r3, r3, #7
 80059de:	683a      	ldr	r2, [r7, #0]
 80059e0:	429a      	cmp	r2, r3
 80059e2:	d001      	beq.n	80059e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	e032      	b.n	8005a4e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f003 0304 	and.w	r3, r3, #4
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d008      	beq.n	8005a06 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80059f4:	4b19      	ldr	r3, [pc, #100]	; (8005a5c <HAL_RCC_ClockConfig+0x1bc>)
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	68db      	ldr	r3, [r3, #12]
 8005a00:	4916      	ldr	r1, [pc, #88]	; (8005a5c <HAL_RCC_ClockConfig+0x1bc>)
 8005a02:	4313      	orrs	r3, r2
 8005a04:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	f003 0308 	and.w	r3, r3, #8
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d009      	beq.n	8005a26 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a12:	4b12      	ldr	r3, [pc, #72]	; (8005a5c <HAL_RCC_ClockConfig+0x1bc>)
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	691b      	ldr	r3, [r3, #16]
 8005a1e:	00db      	lsls	r3, r3, #3
 8005a20:	490e      	ldr	r1, [pc, #56]	; (8005a5c <HAL_RCC_ClockConfig+0x1bc>)
 8005a22:	4313      	orrs	r3, r2
 8005a24:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005a26:	f000 f821 	bl	8005a6c <HAL_RCC_GetSysClockFreq>
 8005a2a:	4602      	mov	r2, r0
 8005a2c:	4b0b      	ldr	r3, [pc, #44]	; (8005a5c <HAL_RCC_ClockConfig+0x1bc>)
 8005a2e:	689b      	ldr	r3, [r3, #8]
 8005a30:	091b      	lsrs	r3, r3, #4
 8005a32:	f003 030f 	and.w	r3, r3, #15
 8005a36:	490a      	ldr	r1, [pc, #40]	; (8005a60 <HAL_RCC_ClockConfig+0x1c0>)
 8005a38:	5ccb      	ldrb	r3, [r1, r3]
 8005a3a:	fa22 f303 	lsr.w	r3, r2, r3
 8005a3e:	4a09      	ldr	r2, [pc, #36]	; (8005a64 <HAL_RCC_ClockConfig+0x1c4>)
 8005a40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005a42:	4b09      	ldr	r3, [pc, #36]	; (8005a68 <HAL_RCC_ClockConfig+0x1c8>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4618      	mov	r0, r3
 8005a48:	f7fc fc46 	bl	80022d8 <HAL_InitTick>

  return HAL_OK;
 8005a4c:	2300      	movs	r3, #0
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	3710      	adds	r7, #16
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}
 8005a56:	bf00      	nop
 8005a58:	40023c00 	.word	0x40023c00
 8005a5c:	40023800 	.word	0x40023800
 8005a60:	080121b0 	.word	0x080121b0
 8005a64:	20000024 	.word	0x20000024
 8005a68:	20000028 	.word	0x20000028

08005a6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a70:	b094      	sub	sp, #80	; 0x50
 8005a72:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005a74:	2300      	movs	r3, #0
 8005a76:	647b      	str	r3, [r7, #68]	; 0x44
 8005a78:	2300      	movs	r3, #0
 8005a7a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005a80:	2300      	movs	r3, #0
 8005a82:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005a84:	4b79      	ldr	r3, [pc, #484]	; (8005c6c <HAL_RCC_GetSysClockFreq+0x200>)
 8005a86:	689b      	ldr	r3, [r3, #8]
 8005a88:	f003 030c 	and.w	r3, r3, #12
 8005a8c:	2b08      	cmp	r3, #8
 8005a8e:	d00d      	beq.n	8005aac <HAL_RCC_GetSysClockFreq+0x40>
 8005a90:	2b08      	cmp	r3, #8
 8005a92:	f200 80e1 	bhi.w	8005c58 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d002      	beq.n	8005aa0 <HAL_RCC_GetSysClockFreq+0x34>
 8005a9a:	2b04      	cmp	r3, #4
 8005a9c:	d003      	beq.n	8005aa6 <HAL_RCC_GetSysClockFreq+0x3a>
 8005a9e:	e0db      	b.n	8005c58 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005aa0:	4b73      	ldr	r3, [pc, #460]	; (8005c70 <HAL_RCC_GetSysClockFreq+0x204>)
 8005aa2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005aa4:	e0db      	b.n	8005c5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005aa6:	4b73      	ldr	r3, [pc, #460]	; (8005c74 <HAL_RCC_GetSysClockFreq+0x208>)
 8005aa8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005aaa:	e0d8      	b.n	8005c5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005aac:	4b6f      	ldr	r3, [pc, #444]	; (8005c6c <HAL_RCC_GetSysClockFreq+0x200>)
 8005aae:	685b      	ldr	r3, [r3, #4]
 8005ab0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ab4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005ab6:	4b6d      	ldr	r3, [pc, #436]	; (8005c6c <HAL_RCC_GetSysClockFreq+0x200>)
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d063      	beq.n	8005b8a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005ac2:	4b6a      	ldr	r3, [pc, #424]	; (8005c6c <HAL_RCC_GetSysClockFreq+0x200>)
 8005ac4:	685b      	ldr	r3, [r3, #4]
 8005ac6:	099b      	lsrs	r3, r3, #6
 8005ac8:	2200      	movs	r2, #0
 8005aca:	63bb      	str	r3, [r7, #56]	; 0x38
 8005acc:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005ace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ad0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ad4:	633b      	str	r3, [r7, #48]	; 0x30
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	637b      	str	r3, [r7, #52]	; 0x34
 8005ada:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005ade:	4622      	mov	r2, r4
 8005ae0:	462b      	mov	r3, r5
 8005ae2:	f04f 0000 	mov.w	r0, #0
 8005ae6:	f04f 0100 	mov.w	r1, #0
 8005aea:	0159      	lsls	r1, r3, #5
 8005aec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005af0:	0150      	lsls	r0, r2, #5
 8005af2:	4602      	mov	r2, r0
 8005af4:	460b      	mov	r3, r1
 8005af6:	4621      	mov	r1, r4
 8005af8:	1a51      	subs	r1, r2, r1
 8005afa:	6139      	str	r1, [r7, #16]
 8005afc:	4629      	mov	r1, r5
 8005afe:	eb63 0301 	sbc.w	r3, r3, r1
 8005b02:	617b      	str	r3, [r7, #20]
 8005b04:	f04f 0200 	mov.w	r2, #0
 8005b08:	f04f 0300 	mov.w	r3, #0
 8005b0c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005b10:	4659      	mov	r1, fp
 8005b12:	018b      	lsls	r3, r1, #6
 8005b14:	4651      	mov	r1, sl
 8005b16:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005b1a:	4651      	mov	r1, sl
 8005b1c:	018a      	lsls	r2, r1, #6
 8005b1e:	4651      	mov	r1, sl
 8005b20:	ebb2 0801 	subs.w	r8, r2, r1
 8005b24:	4659      	mov	r1, fp
 8005b26:	eb63 0901 	sbc.w	r9, r3, r1
 8005b2a:	f04f 0200 	mov.w	r2, #0
 8005b2e:	f04f 0300 	mov.w	r3, #0
 8005b32:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005b36:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005b3a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b3e:	4690      	mov	r8, r2
 8005b40:	4699      	mov	r9, r3
 8005b42:	4623      	mov	r3, r4
 8005b44:	eb18 0303 	adds.w	r3, r8, r3
 8005b48:	60bb      	str	r3, [r7, #8]
 8005b4a:	462b      	mov	r3, r5
 8005b4c:	eb49 0303 	adc.w	r3, r9, r3
 8005b50:	60fb      	str	r3, [r7, #12]
 8005b52:	f04f 0200 	mov.w	r2, #0
 8005b56:	f04f 0300 	mov.w	r3, #0
 8005b5a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005b5e:	4629      	mov	r1, r5
 8005b60:	024b      	lsls	r3, r1, #9
 8005b62:	4621      	mov	r1, r4
 8005b64:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005b68:	4621      	mov	r1, r4
 8005b6a:	024a      	lsls	r2, r1, #9
 8005b6c:	4610      	mov	r0, r2
 8005b6e:	4619      	mov	r1, r3
 8005b70:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005b72:	2200      	movs	r2, #0
 8005b74:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b76:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005b78:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005b7c:	f7fa fb80 	bl	8000280 <__aeabi_uldivmod>
 8005b80:	4602      	mov	r2, r0
 8005b82:	460b      	mov	r3, r1
 8005b84:	4613      	mov	r3, r2
 8005b86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b88:	e058      	b.n	8005c3c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b8a:	4b38      	ldr	r3, [pc, #224]	; (8005c6c <HAL_RCC_GetSysClockFreq+0x200>)
 8005b8c:	685b      	ldr	r3, [r3, #4]
 8005b8e:	099b      	lsrs	r3, r3, #6
 8005b90:	2200      	movs	r2, #0
 8005b92:	4618      	mov	r0, r3
 8005b94:	4611      	mov	r1, r2
 8005b96:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005b9a:	623b      	str	r3, [r7, #32]
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	627b      	str	r3, [r7, #36]	; 0x24
 8005ba0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005ba4:	4642      	mov	r2, r8
 8005ba6:	464b      	mov	r3, r9
 8005ba8:	f04f 0000 	mov.w	r0, #0
 8005bac:	f04f 0100 	mov.w	r1, #0
 8005bb0:	0159      	lsls	r1, r3, #5
 8005bb2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005bb6:	0150      	lsls	r0, r2, #5
 8005bb8:	4602      	mov	r2, r0
 8005bba:	460b      	mov	r3, r1
 8005bbc:	4641      	mov	r1, r8
 8005bbe:	ebb2 0a01 	subs.w	sl, r2, r1
 8005bc2:	4649      	mov	r1, r9
 8005bc4:	eb63 0b01 	sbc.w	fp, r3, r1
 8005bc8:	f04f 0200 	mov.w	r2, #0
 8005bcc:	f04f 0300 	mov.w	r3, #0
 8005bd0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005bd4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005bd8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005bdc:	ebb2 040a 	subs.w	r4, r2, sl
 8005be0:	eb63 050b 	sbc.w	r5, r3, fp
 8005be4:	f04f 0200 	mov.w	r2, #0
 8005be8:	f04f 0300 	mov.w	r3, #0
 8005bec:	00eb      	lsls	r3, r5, #3
 8005bee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005bf2:	00e2      	lsls	r2, r4, #3
 8005bf4:	4614      	mov	r4, r2
 8005bf6:	461d      	mov	r5, r3
 8005bf8:	4643      	mov	r3, r8
 8005bfa:	18e3      	adds	r3, r4, r3
 8005bfc:	603b      	str	r3, [r7, #0]
 8005bfe:	464b      	mov	r3, r9
 8005c00:	eb45 0303 	adc.w	r3, r5, r3
 8005c04:	607b      	str	r3, [r7, #4]
 8005c06:	f04f 0200 	mov.w	r2, #0
 8005c0a:	f04f 0300 	mov.w	r3, #0
 8005c0e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005c12:	4629      	mov	r1, r5
 8005c14:	028b      	lsls	r3, r1, #10
 8005c16:	4621      	mov	r1, r4
 8005c18:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005c1c:	4621      	mov	r1, r4
 8005c1e:	028a      	lsls	r2, r1, #10
 8005c20:	4610      	mov	r0, r2
 8005c22:	4619      	mov	r1, r3
 8005c24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005c26:	2200      	movs	r2, #0
 8005c28:	61bb      	str	r3, [r7, #24]
 8005c2a:	61fa      	str	r2, [r7, #28]
 8005c2c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005c30:	f7fa fb26 	bl	8000280 <__aeabi_uldivmod>
 8005c34:	4602      	mov	r2, r0
 8005c36:	460b      	mov	r3, r1
 8005c38:	4613      	mov	r3, r2
 8005c3a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005c3c:	4b0b      	ldr	r3, [pc, #44]	; (8005c6c <HAL_RCC_GetSysClockFreq+0x200>)
 8005c3e:	685b      	ldr	r3, [r3, #4]
 8005c40:	0c1b      	lsrs	r3, r3, #16
 8005c42:	f003 0303 	and.w	r3, r3, #3
 8005c46:	3301      	adds	r3, #1
 8005c48:	005b      	lsls	r3, r3, #1
 8005c4a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005c4c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005c4e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005c50:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c54:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005c56:	e002      	b.n	8005c5e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005c58:	4b05      	ldr	r3, [pc, #20]	; (8005c70 <HAL_RCC_GetSysClockFreq+0x204>)
 8005c5a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005c5c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005c60:	4618      	mov	r0, r3
 8005c62:	3750      	adds	r7, #80	; 0x50
 8005c64:	46bd      	mov	sp, r7
 8005c66:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c6a:	bf00      	nop
 8005c6c:	40023800 	.word	0x40023800
 8005c70:	00f42400 	.word	0x00f42400
 8005c74:	007a1200 	.word	0x007a1200

08005c78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005c7c:	4b03      	ldr	r3, [pc, #12]	; (8005c8c <HAL_RCC_GetHCLKFreq+0x14>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	46bd      	mov	sp, r7
 8005c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c88:	4770      	bx	lr
 8005c8a:	bf00      	nop
 8005c8c:	20000024 	.word	0x20000024

08005c90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005c94:	f7ff fff0 	bl	8005c78 <HAL_RCC_GetHCLKFreq>
 8005c98:	4602      	mov	r2, r0
 8005c9a:	4b05      	ldr	r3, [pc, #20]	; (8005cb0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005c9c:	689b      	ldr	r3, [r3, #8]
 8005c9e:	0a9b      	lsrs	r3, r3, #10
 8005ca0:	f003 0307 	and.w	r3, r3, #7
 8005ca4:	4903      	ldr	r1, [pc, #12]	; (8005cb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005ca6:	5ccb      	ldrb	r3, [r1, r3]
 8005ca8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005cac:	4618      	mov	r0, r3
 8005cae:	bd80      	pop	{r7, pc}
 8005cb0:	40023800 	.word	0x40023800
 8005cb4:	080121c0 	.word	0x080121c0

08005cb8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005cbc:	f7ff ffdc 	bl	8005c78 <HAL_RCC_GetHCLKFreq>
 8005cc0:	4602      	mov	r2, r0
 8005cc2:	4b05      	ldr	r3, [pc, #20]	; (8005cd8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005cc4:	689b      	ldr	r3, [r3, #8]
 8005cc6:	0b5b      	lsrs	r3, r3, #13
 8005cc8:	f003 0307 	and.w	r3, r3, #7
 8005ccc:	4903      	ldr	r1, [pc, #12]	; (8005cdc <HAL_RCC_GetPCLK2Freq+0x24>)
 8005cce:	5ccb      	ldrb	r3, [r1, r3]
 8005cd0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	bd80      	pop	{r7, pc}
 8005cd8:	40023800 	.word	0x40023800
 8005cdc:	080121c0 	.word	0x080121c0

08005ce0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b082      	sub	sp, #8
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d101      	bne.n	8005cf2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	e07b      	b.n	8005dea <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d108      	bne.n	8005d0c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	685b      	ldr	r3, [r3, #4]
 8005cfe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d02:	d009      	beq.n	8005d18 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2200      	movs	r2, #0
 8005d08:	61da      	str	r2, [r3, #28]
 8005d0a:	e005      	b.n	8005d18 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2200      	movs	r2, #0
 8005d16:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2200      	movs	r2, #0
 8005d1c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005d24:	b2db      	uxtb	r3, r3
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d106      	bne.n	8005d38 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005d32:	6878      	ldr	r0, [r7, #4]
 8005d34:	f7fc f85a 	bl	8001dec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2202      	movs	r2, #2
 8005d3c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d4e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	685b      	ldr	r3, [r3, #4]
 8005d54:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	689b      	ldr	r3, [r3, #8]
 8005d5c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005d60:	431a      	orrs	r2, r3
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	68db      	ldr	r3, [r3, #12]
 8005d66:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005d6a:	431a      	orrs	r2, r3
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	691b      	ldr	r3, [r3, #16]
 8005d70:	f003 0302 	and.w	r3, r3, #2
 8005d74:	431a      	orrs	r2, r3
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	695b      	ldr	r3, [r3, #20]
 8005d7a:	f003 0301 	and.w	r3, r3, #1
 8005d7e:	431a      	orrs	r2, r3
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	699b      	ldr	r3, [r3, #24]
 8005d84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005d88:	431a      	orrs	r2, r3
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	69db      	ldr	r3, [r3, #28]
 8005d8e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005d92:	431a      	orrs	r2, r3
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6a1b      	ldr	r3, [r3, #32]
 8005d98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d9c:	ea42 0103 	orr.w	r1, r2, r3
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005da4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	430a      	orrs	r2, r1
 8005dae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	699b      	ldr	r3, [r3, #24]
 8005db4:	0c1b      	lsrs	r3, r3, #16
 8005db6:	f003 0104 	and.w	r1, r3, #4
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dbe:	f003 0210 	and.w	r2, r3, #16
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	430a      	orrs	r2, r1
 8005dc8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	69da      	ldr	r2, [r3, #28]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005dd8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2200      	movs	r2, #0
 8005dde:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2201      	movs	r2, #1
 8005de4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005de8:	2300      	movs	r3, #0
}
 8005dea:	4618      	mov	r0, r3
 8005dec:	3708      	adds	r7, #8
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bd80      	pop	{r7, pc}

08005df2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005df2:	b580      	push	{r7, lr}
 8005df4:	b088      	sub	sp, #32
 8005df6:	af00      	add	r7, sp, #0
 8005df8:	60f8      	str	r0, [r7, #12]
 8005dfa:	60b9      	str	r1, [r7, #8]
 8005dfc:	603b      	str	r3, [r7, #0]
 8005dfe:	4613      	mov	r3, r2
 8005e00:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005e02:	2300      	movs	r3, #0
 8005e04:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005e0c:	2b01      	cmp	r3, #1
 8005e0e:	d101      	bne.n	8005e14 <HAL_SPI_Transmit+0x22>
 8005e10:	2302      	movs	r3, #2
 8005e12:	e126      	b.n	8006062 <HAL_SPI_Transmit+0x270>
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	2201      	movs	r2, #1
 8005e18:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005e1c:	f7fc faa0 	bl	8002360 <HAL_GetTick>
 8005e20:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005e22:	88fb      	ldrh	r3, [r7, #6]
 8005e24:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005e2c:	b2db      	uxtb	r3, r3
 8005e2e:	2b01      	cmp	r3, #1
 8005e30:	d002      	beq.n	8005e38 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005e32:	2302      	movs	r3, #2
 8005e34:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005e36:	e10b      	b.n	8006050 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d002      	beq.n	8005e44 <HAL_SPI_Transmit+0x52>
 8005e3e:	88fb      	ldrh	r3, [r7, #6]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d102      	bne.n	8005e4a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005e44:	2301      	movs	r3, #1
 8005e46:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005e48:	e102      	b.n	8006050 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2203      	movs	r2, #3
 8005e4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	2200      	movs	r2, #0
 8005e56:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	68ba      	ldr	r2, [r7, #8]
 8005e5c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	88fa      	ldrh	r2, [r7, #6]
 8005e62:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	88fa      	ldrh	r2, [r7, #6]
 8005e68:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2200      	movs	r2, #0
 8005e74:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	2200      	movs	r2, #0
 8005e80:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	2200      	movs	r2, #0
 8005e86:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	689b      	ldr	r3, [r3, #8]
 8005e8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e90:	d10f      	bne.n	8005eb2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	681a      	ldr	r2, [r3, #0]
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ea0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	681a      	ldr	r2, [r3, #0]
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005eb0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ebc:	2b40      	cmp	r3, #64	; 0x40
 8005ebe:	d007      	beq.n	8005ed0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ece:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	68db      	ldr	r3, [r3, #12]
 8005ed4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ed8:	d14b      	bne.n	8005f72 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d002      	beq.n	8005ee8 <HAL_SPI_Transmit+0xf6>
 8005ee2:	8afb      	ldrh	r3, [r7, #22]
 8005ee4:	2b01      	cmp	r3, #1
 8005ee6:	d13e      	bne.n	8005f66 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005eec:	881a      	ldrh	r2, [r3, #0]
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ef8:	1c9a      	adds	r2, r3, #2
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f02:	b29b      	uxth	r3, r3
 8005f04:	3b01      	subs	r3, #1
 8005f06:	b29a      	uxth	r2, r3
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005f0c:	e02b      	b.n	8005f66 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	689b      	ldr	r3, [r3, #8]
 8005f14:	f003 0302 	and.w	r3, r3, #2
 8005f18:	2b02      	cmp	r3, #2
 8005f1a:	d112      	bne.n	8005f42 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f20:	881a      	ldrh	r2, [r3, #0]
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f2c:	1c9a      	adds	r2, r3, #2
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f36:	b29b      	uxth	r3, r3
 8005f38:	3b01      	subs	r3, #1
 8005f3a:	b29a      	uxth	r2, r3
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	86da      	strh	r2, [r3, #54]	; 0x36
 8005f40:	e011      	b.n	8005f66 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f42:	f7fc fa0d 	bl	8002360 <HAL_GetTick>
 8005f46:	4602      	mov	r2, r0
 8005f48:	69bb      	ldr	r3, [r7, #24]
 8005f4a:	1ad3      	subs	r3, r2, r3
 8005f4c:	683a      	ldr	r2, [r7, #0]
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	d803      	bhi.n	8005f5a <HAL_SPI_Transmit+0x168>
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f58:	d102      	bne.n	8005f60 <HAL_SPI_Transmit+0x16e>
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d102      	bne.n	8005f66 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005f60:	2303      	movs	r3, #3
 8005f62:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005f64:	e074      	b.n	8006050 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f6a:	b29b      	uxth	r3, r3
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d1ce      	bne.n	8005f0e <HAL_SPI_Transmit+0x11c>
 8005f70:	e04c      	b.n	800600c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d002      	beq.n	8005f80 <HAL_SPI_Transmit+0x18e>
 8005f7a:	8afb      	ldrh	r3, [r7, #22]
 8005f7c:	2b01      	cmp	r3, #1
 8005f7e:	d140      	bne.n	8006002 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	330c      	adds	r3, #12
 8005f8a:	7812      	ldrb	r2, [r2, #0]
 8005f8c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f92:	1c5a      	adds	r2, r3, #1
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005f9c:	b29b      	uxth	r3, r3
 8005f9e:	3b01      	subs	r3, #1
 8005fa0:	b29a      	uxth	r2, r3
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005fa6:	e02c      	b.n	8006002 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	f003 0302 	and.w	r3, r3, #2
 8005fb2:	2b02      	cmp	r3, #2
 8005fb4:	d113      	bne.n	8005fde <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	330c      	adds	r3, #12
 8005fc0:	7812      	ldrb	r2, [r2, #0]
 8005fc2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fc8:	1c5a      	adds	r2, r3, #1
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005fd2:	b29b      	uxth	r3, r3
 8005fd4:	3b01      	subs	r3, #1
 8005fd6:	b29a      	uxth	r2, r3
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	86da      	strh	r2, [r3, #54]	; 0x36
 8005fdc:	e011      	b.n	8006002 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005fde:	f7fc f9bf 	bl	8002360 <HAL_GetTick>
 8005fe2:	4602      	mov	r2, r0
 8005fe4:	69bb      	ldr	r3, [r7, #24]
 8005fe6:	1ad3      	subs	r3, r2, r3
 8005fe8:	683a      	ldr	r2, [r7, #0]
 8005fea:	429a      	cmp	r2, r3
 8005fec:	d803      	bhi.n	8005ff6 <HAL_SPI_Transmit+0x204>
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ff4:	d102      	bne.n	8005ffc <HAL_SPI_Transmit+0x20a>
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d102      	bne.n	8006002 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005ffc:	2303      	movs	r3, #3
 8005ffe:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006000:	e026      	b.n	8006050 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006006:	b29b      	uxth	r3, r3
 8006008:	2b00      	cmp	r3, #0
 800600a:	d1cd      	bne.n	8005fa8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800600c:	69ba      	ldr	r2, [r7, #24]
 800600e:	6839      	ldr	r1, [r7, #0]
 8006010:	68f8      	ldr	r0, [r7, #12]
 8006012:	f000 fa55 	bl	80064c0 <SPI_EndRxTxTransaction>
 8006016:	4603      	mov	r3, r0
 8006018:	2b00      	cmp	r3, #0
 800601a:	d002      	beq.n	8006022 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2220      	movs	r2, #32
 8006020:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	689b      	ldr	r3, [r3, #8]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d10a      	bne.n	8006040 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800602a:	2300      	movs	r3, #0
 800602c:	613b      	str	r3, [r7, #16]
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	68db      	ldr	r3, [r3, #12]
 8006034:	613b      	str	r3, [r7, #16]
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	689b      	ldr	r3, [r3, #8]
 800603c:	613b      	str	r3, [r7, #16]
 800603e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006044:	2b00      	cmp	r3, #0
 8006046:	d002      	beq.n	800604e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006048:	2301      	movs	r3, #1
 800604a:	77fb      	strb	r3, [r7, #31]
 800604c:	e000      	b.n	8006050 <HAL_SPI_Transmit+0x25e>
  }

error:
 800604e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	2200      	movs	r2, #0
 800605c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006060:	7ffb      	ldrb	r3, [r7, #31]
}
 8006062:	4618      	mov	r0, r3
 8006064:	3720      	adds	r7, #32
 8006066:	46bd      	mov	sp, r7
 8006068:	bd80      	pop	{r7, pc}

0800606a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800606a:	b580      	push	{r7, lr}
 800606c:	b08c      	sub	sp, #48	; 0x30
 800606e:	af00      	add	r7, sp, #0
 8006070:	60f8      	str	r0, [r7, #12]
 8006072:	60b9      	str	r1, [r7, #8]
 8006074:	607a      	str	r2, [r7, #4]
 8006076:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006078:	2301      	movs	r3, #1
 800607a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800607c:	2300      	movs	r3, #0
 800607e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006088:	2b01      	cmp	r3, #1
 800608a:	d101      	bne.n	8006090 <HAL_SPI_TransmitReceive+0x26>
 800608c:	2302      	movs	r3, #2
 800608e:	e18a      	b.n	80063a6 <HAL_SPI_TransmitReceive+0x33c>
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006098:	f7fc f962 	bl	8002360 <HAL_GetTick>
 800609c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80060a4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80060ae:	887b      	ldrh	r3, [r7, #2]
 80060b0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80060b2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80060b6:	2b01      	cmp	r3, #1
 80060b8:	d00f      	beq.n	80060da <HAL_SPI_TransmitReceive+0x70>
 80060ba:	69fb      	ldr	r3, [r7, #28]
 80060bc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80060c0:	d107      	bne.n	80060d2 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	689b      	ldr	r3, [r3, #8]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d103      	bne.n	80060d2 <HAL_SPI_TransmitReceive+0x68>
 80060ca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80060ce:	2b04      	cmp	r3, #4
 80060d0:	d003      	beq.n	80060da <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80060d2:	2302      	movs	r3, #2
 80060d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80060d8:	e15b      	b.n	8006392 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d005      	beq.n	80060ec <HAL_SPI_TransmitReceive+0x82>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d002      	beq.n	80060ec <HAL_SPI_TransmitReceive+0x82>
 80060e6:	887b      	ldrh	r3, [r7, #2]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d103      	bne.n	80060f4 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80060ec:	2301      	movs	r3, #1
 80060ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80060f2:	e14e      	b.n	8006392 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80060fa:	b2db      	uxtb	r3, r3
 80060fc:	2b04      	cmp	r3, #4
 80060fe:	d003      	beq.n	8006108 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2205      	movs	r2, #5
 8006104:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2200      	movs	r2, #0
 800610c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	687a      	ldr	r2, [r7, #4]
 8006112:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	887a      	ldrh	r2, [r7, #2]
 8006118:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	887a      	ldrh	r2, [r7, #2]
 800611e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	68ba      	ldr	r2, [r7, #8]
 8006124:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	887a      	ldrh	r2, [r7, #2]
 800612a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	887a      	ldrh	r2, [r7, #2]
 8006130:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	2200      	movs	r2, #0
 8006136:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	2200      	movs	r2, #0
 800613c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006148:	2b40      	cmp	r3, #64	; 0x40
 800614a:	d007      	beq.n	800615c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	681a      	ldr	r2, [r3, #0]
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800615a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	68db      	ldr	r3, [r3, #12]
 8006160:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006164:	d178      	bne.n	8006258 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d002      	beq.n	8006174 <HAL_SPI_TransmitReceive+0x10a>
 800616e:	8b7b      	ldrh	r3, [r7, #26]
 8006170:	2b01      	cmp	r3, #1
 8006172:	d166      	bne.n	8006242 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006178:	881a      	ldrh	r2, [r3, #0]
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006184:	1c9a      	adds	r2, r3, #2
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800618e:	b29b      	uxth	r3, r3
 8006190:	3b01      	subs	r3, #1
 8006192:	b29a      	uxth	r2, r3
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006198:	e053      	b.n	8006242 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	f003 0302 	and.w	r3, r3, #2
 80061a4:	2b02      	cmp	r3, #2
 80061a6:	d11b      	bne.n	80061e0 <HAL_SPI_TransmitReceive+0x176>
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061ac:	b29b      	uxth	r3, r3
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d016      	beq.n	80061e0 <HAL_SPI_TransmitReceive+0x176>
 80061b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80061b4:	2b01      	cmp	r3, #1
 80061b6:	d113      	bne.n	80061e0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061bc:	881a      	ldrh	r2, [r3, #0]
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061c8:	1c9a      	adds	r2, r3, #2
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061d2:	b29b      	uxth	r3, r3
 80061d4:	3b01      	subs	r3, #1
 80061d6:	b29a      	uxth	r2, r3
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80061dc:	2300      	movs	r3, #0
 80061de:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	689b      	ldr	r3, [r3, #8]
 80061e6:	f003 0301 	and.w	r3, r3, #1
 80061ea:	2b01      	cmp	r3, #1
 80061ec:	d119      	bne.n	8006222 <HAL_SPI_TransmitReceive+0x1b8>
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061f2:	b29b      	uxth	r3, r3
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d014      	beq.n	8006222 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	68da      	ldr	r2, [r3, #12]
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006202:	b292      	uxth	r2, r2
 8006204:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800620a:	1c9a      	adds	r2, r3, #2
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006214:	b29b      	uxth	r3, r3
 8006216:	3b01      	subs	r3, #1
 8006218:	b29a      	uxth	r2, r3
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800621e:	2301      	movs	r3, #1
 8006220:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006222:	f7fc f89d 	bl	8002360 <HAL_GetTick>
 8006226:	4602      	mov	r2, r0
 8006228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800622a:	1ad3      	subs	r3, r2, r3
 800622c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800622e:	429a      	cmp	r2, r3
 8006230:	d807      	bhi.n	8006242 <HAL_SPI_TransmitReceive+0x1d8>
 8006232:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006234:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006238:	d003      	beq.n	8006242 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800623a:	2303      	movs	r3, #3
 800623c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006240:	e0a7      	b.n	8006392 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006246:	b29b      	uxth	r3, r3
 8006248:	2b00      	cmp	r3, #0
 800624a:	d1a6      	bne.n	800619a <HAL_SPI_TransmitReceive+0x130>
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006250:	b29b      	uxth	r3, r3
 8006252:	2b00      	cmp	r3, #0
 8006254:	d1a1      	bne.n	800619a <HAL_SPI_TransmitReceive+0x130>
 8006256:	e07c      	b.n	8006352 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	685b      	ldr	r3, [r3, #4]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d002      	beq.n	8006266 <HAL_SPI_TransmitReceive+0x1fc>
 8006260:	8b7b      	ldrh	r3, [r7, #26]
 8006262:	2b01      	cmp	r3, #1
 8006264:	d16b      	bne.n	800633e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	330c      	adds	r3, #12
 8006270:	7812      	ldrb	r2, [r2, #0]
 8006272:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006278:	1c5a      	adds	r2, r3, #1
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006282:	b29b      	uxth	r3, r3
 8006284:	3b01      	subs	r3, #1
 8006286:	b29a      	uxth	r2, r3
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800628c:	e057      	b.n	800633e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	689b      	ldr	r3, [r3, #8]
 8006294:	f003 0302 	and.w	r3, r3, #2
 8006298:	2b02      	cmp	r3, #2
 800629a:	d11c      	bne.n	80062d6 <HAL_SPI_TransmitReceive+0x26c>
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062a0:	b29b      	uxth	r3, r3
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	d017      	beq.n	80062d6 <HAL_SPI_TransmitReceive+0x26c>
 80062a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80062a8:	2b01      	cmp	r3, #1
 80062aa:	d114      	bne.n	80062d6 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	330c      	adds	r3, #12
 80062b6:	7812      	ldrb	r2, [r2, #0]
 80062b8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062be:	1c5a      	adds	r2, r3, #1
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062c8:	b29b      	uxth	r3, r3
 80062ca:	3b01      	subs	r3, #1
 80062cc:	b29a      	uxth	r2, r3
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80062d2:	2300      	movs	r3, #0
 80062d4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	689b      	ldr	r3, [r3, #8]
 80062dc:	f003 0301 	and.w	r3, r3, #1
 80062e0:	2b01      	cmp	r3, #1
 80062e2:	d119      	bne.n	8006318 <HAL_SPI_TransmitReceive+0x2ae>
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062e8:	b29b      	uxth	r3, r3
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d014      	beq.n	8006318 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	68da      	ldr	r2, [r3, #12]
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062f8:	b2d2      	uxtb	r2, r2
 80062fa:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006300:	1c5a      	adds	r2, r3, #1
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800630a:	b29b      	uxth	r3, r3
 800630c:	3b01      	subs	r3, #1
 800630e:	b29a      	uxth	r2, r3
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006314:	2301      	movs	r3, #1
 8006316:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006318:	f7fc f822 	bl	8002360 <HAL_GetTick>
 800631c:	4602      	mov	r2, r0
 800631e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006320:	1ad3      	subs	r3, r2, r3
 8006322:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006324:	429a      	cmp	r2, r3
 8006326:	d803      	bhi.n	8006330 <HAL_SPI_TransmitReceive+0x2c6>
 8006328:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800632a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800632e:	d102      	bne.n	8006336 <HAL_SPI_TransmitReceive+0x2cc>
 8006330:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006332:	2b00      	cmp	r3, #0
 8006334:	d103      	bne.n	800633e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006336:	2303      	movs	r3, #3
 8006338:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800633c:	e029      	b.n	8006392 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006342:	b29b      	uxth	r3, r3
 8006344:	2b00      	cmp	r3, #0
 8006346:	d1a2      	bne.n	800628e <HAL_SPI_TransmitReceive+0x224>
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800634c:	b29b      	uxth	r3, r3
 800634e:	2b00      	cmp	r3, #0
 8006350:	d19d      	bne.n	800628e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006352:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006354:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006356:	68f8      	ldr	r0, [r7, #12]
 8006358:	f000 f8b2 	bl	80064c0 <SPI_EndRxTxTransaction>
 800635c:	4603      	mov	r3, r0
 800635e:	2b00      	cmp	r3, #0
 8006360:	d006      	beq.n	8006370 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8006362:	2301      	movs	r3, #1
 8006364:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	2220      	movs	r2, #32
 800636c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800636e:	e010      	b.n	8006392 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	689b      	ldr	r3, [r3, #8]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d10b      	bne.n	8006390 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006378:	2300      	movs	r3, #0
 800637a:	617b      	str	r3, [r7, #20]
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	68db      	ldr	r3, [r3, #12]
 8006382:	617b      	str	r3, [r7, #20]
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	689b      	ldr	r3, [r3, #8]
 800638a:	617b      	str	r3, [r7, #20]
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	e000      	b.n	8006392 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006390:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	2201      	movs	r2, #1
 8006396:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2200      	movs	r2, #0
 800639e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80063a2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80063a6:	4618      	mov	r0, r3
 80063a8:	3730      	adds	r7, #48	; 0x30
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bd80      	pop	{r7, pc}
	...

080063b0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	b088      	sub	sp, #32
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	60f8      	str	r0, [r7, #12]
 80063b8:	60b9      	str	r1, [r7, #8]
 80063ba:	603b      	str	r3, [r7, #0]
 80063bc:	4613      	mov	r3, r2
 80063be:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80063c0:	f7fb ffce 	bl	8002360 <HAL_GetTick>
 80063c4:	4602      	mov	r2, r0
 80063c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063c8:	1a9b      	subs	r3, r3, r2
 80063ca:	683a      	ldr	r2, [r7, #0]
 80063cc:	4413      	add	r3, r2
 80063ce:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80063d0:	f7fb ffc6 	bl	8002360 <HAL_GetTick>
 80063d4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80063d6:	4b39      	ldr	r3, [pc, #228]	; (80064bc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	015b      	lsls	r3, r3, #5
 80063dc:	0d1b      	lsrs	r3, r3, #20
 80063de:	69fa      	ldr	r2, [r7, #28]
 80063e0:	fb02 f303 	mul.w	r3, r2, r3
 80063e4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80063e6:	e054      	b.n	8006492 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063ee:	d050      	beq.n	8006492 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80063f0:	f7fb ffb6 	bl	8002360 <HAL_GetTick>
 80063f4:	4602      	mov	r2, r0
 80063f6:	69bb      	ldr	r3, [r7, #24]
 80063f8:	1ad3      	subs	r3, r2, r3
 80063fa:	69fa      	ldr	r2, [r7, #28]
 80063fc:	429a      	cmp	r2, r3
 80063fe:	d902      	bls.n	8006406 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006400:	69fb      	ldr	r3, [r7, #28]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d13d      	bne.n	8006482 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	685a      	ldr	r2, [r3, #4]
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006414:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800641e:	d111      	bne.n	8006444 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006428:	d004      	beq.n	8006434 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	689b      	ldr	r3, [r3, #8]
 800642e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006432:	d107      	bne.n	8006444 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	681a      	ldr	r2, [r3, #0]
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006442:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006448:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800644c:	d10f      	bne.n	800646e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	681a      	ldr	r2, [r3, #0]
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800645c:	601a      	str	r2, [r3, #0]
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	681a      	ldr	r2, [r3, #0]
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800646c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	2201      	movs	r2, #1
 8006472:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	2200      	movs	r2, #0
 800647a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800647e:	2303      	movs	r3, #3
 8006480:	e017      	b.n	80064b2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006482:	697b      	ldr	r3, [r7, #20]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d101      	bne.n	800648c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006488:	2300      	movs	r3, #0
 800648a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800648c:	697b      	ldr	r3, [r7, #20]
 800648e:	3b01      	subs	r3, #1
 8006490:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	689a      	ldr	r2, [r3, #8]
 8006498:	68bb      	ldr	r3, [r7, #8]
 800649a:	4013      	ands	r3, r2
 800649c:	68ba      	ldr	r2, [r7, #8]
 800649e:	429a      	cmp	r2, r3
 80064a0:	bf0c      	ite	eq
 80064a2:	2301      	moveq	r3, #1
 80064a4:	2300      	movne	r3, #0
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	461a      	mov	r2, r3
 80064aa:	79fb      	ldrb	r3, [r7, #7]
 80064ac:	429a      	cmp	r2, r3
 80064ae:	d19b      	bne.n	80063e8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80064b0:	2300      	movs	r3, #0
}
 80064b2:	4618      	mov	r0, r3
 80064b4:	3720      	adds	r7, #32
 80064b6:	46bd      	mov	sp, r7
 80064b8:	bd80      	pop	{r7, pc}
 80064ba:	bf00      	nop
 80064bc:	20000024 	.word	0x20000024

080064c0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b088      	sub	sp, #32
 80064c4:	af02      	add	r7, sp, #8
 80064c6:	60f8      	str	r0, [r7, #12]
 80064c8:	60b9      	str	r1, [r7, #8]
 80064ca:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80064cc:	4b1b      	ldr	r3, [pc, #108]	; (800653c <SPI_EndRxTxTransaction+0x7c>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	4a1b      	ldr	r2, [pc, #108]	; (8006540 <SPI_EndRxTxTransaction+0x80>)
 80064d2:	fba2 2303 	umull	r2, r3, r2, r3
 80064d6:	0d5b      	lsrs	r3, r3, #21
 80064d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80064dc:	fb02 f303 	mul.w	r3, r2, r3
 80064e0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80064ea:	d112      	bne.n	8006512 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	9300      	str	r3, [sp, #0]
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	2200      	movs	r2, #0
 80064f4:	2180      	movs	r1, #128	; 0x80
 80064f6:	68f8      	ldr	r0, [r7, #12]
 80064f8:	f7ff ff5a 	bl	80063b0 <SPI_WaitFlagStateUntilTimeout>
 80064fc:	4603      	mov	r3, r0
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d016      	beq.n	8006530 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006506:	f043 0220 	orr.w	r2, r3, #32
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800650e:	2303      	movs	r3, #3
 8006510:	e00f      	b.n	8006532 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8006512:	697b      	ldr	r3, [r7, #20]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d00a      	beq.n	800652e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8006518:	697b      	ldr	r3, [r7, #20]
 800651a:	3b01      	subs	r3, #1
 800651c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	689b      	ldr	r3, [r3, #8]
 8006524:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006528:	2b80      	cmp	r3, #128	; 0x80
 800652a:	d0f2      	beq.n	8006512 <SPI_EndRxTxTransaction+0x52>
 800652c:	e000      	b.n	8006530 <SPI_EndRxTxTransaction+0x70>
        break;
 800652e:	bf00      	nop
  }

  return HAL_OK;
 8006530:	2300      	movs	r3, #0
}
 8006532:	4618      	mov	r0, r3
 8006534:	3718      	adds	r7, #24
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}
 800653a:	bf00      	nop
 800653c:	20000024 	.word	0x20000024
 8006540:	165e9f81 	.word	0x165e9f81

08006544 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006544:	b580      	push	{r7, lr}
 8006546:	b082      	sub	sp, #8
 8006548:	af00      	add	r7, sp, #0
 800654a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d101      	bne.n	8006556 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006552:	2301      	movs	r3, #1
 8006554:	e041      	b.n	80065da <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800655c:	b2db      	uxtb	r3, r3
 800655e:	2b00      	cmp	r3, #0
 8006560:	d106      	bne.n	8006570 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2200      	movs	r2, #0
 8006566:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800656a:	6878      	ldr	r0, [r7, #4]
 800656c:	f7fb fcce 	bl	8001f0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2202      	movs	r2, #2
 8006574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681a      	ldr	r2, [r3, #0]
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	3304      	adds	r3, #4
 8006580:	4619      	mov	r1, r3
 8006582:	4610      	mov	r0, r2
 8006584:	f000 fa88 	bl	8006a98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	2201      	movs	r2, #1
 800658c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2201      	movs	r2, #1
 8006594:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2201      	movs	r2, #1
 800659c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2201      	movs	r2, #1
 80065a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2201      	movs	r2, #1
 80065ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	2201      	movs	r2, #1
 80065b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2201      	movs	r2, #1
 80065bc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2201      	movs	r2, #1
 80065c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2201      	movs	r2, #1
 80065cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2201      	movs	r2, #1
 80065d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80065d8:	2300      	movs	r3, #0
}
 80065da:	4618      	mov	r0, r3
 80065dc:	3708      	adds	r7, #8
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}
	...

080065e4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b085      	sub	sp, #20
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065f2:	b2db      	uxtb	r3, r3
 80065f4:	2b01      	cmp	r3, #1
 80065f6:	d001      	beq.n	80065fc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80065f8:	2301      	movs	r3, #1
 80065fa:	e044      	b.n	8006686 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2202      	movs	r2, #2
 8006600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	68da      	ldr	r2, [r3, #12]
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f042 0201 	orr.w	r2, r2, #1
 8006612:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4a1e      	ldr	r2, [pc, #120]	; (8006694 <HAL_TIM_Base_Start_IT+0xb0>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d018      	beq.n	8006650 <HAL_TIM_Base_Start_IT+0x6c>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006626:	d013      	beq.n	8006650 <HAL_TIM_Base_Start_IT+0x6c>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	4a1a      	ldr	r2, [pc, #104]	; (8006698 <HAL_TIM_Base_Start_IT+0xb4>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d00e      	beq.n	8006650 <HAL_TIM_Base_Start_IT+0x6c>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a19      	ldr	r2, [pc, #100]	; (800669c <HAL_TIM_Base_Start_IT+0xb8>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d009      	beq.n	8006650 <HAL_TIM_Base_Start_IT+0x6c>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4a17      	ldr	r2, [pc, #92]	; (80066a0 <HAL_TIM_Base_Start_IT+0xbc>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d004      	beq.n	8006650 <HAL_TIM_Base_Start_IT+0x6c>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	4a16      	ldr	r2, [pc, #88]	; (80066a4 <HAL_TIM_Base_Start_IT+0xc0>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d111      	bne.n	8006674 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	f003 0307 	and.w	r3, r3, #7
 800665a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	2b06      	cmp	r3, #6
 8006660:	d010      	beq.n	8006684 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	681a      	ldr	r2, [r3, #0]
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f042 0201 	orr.w	r2, r2, #1
 8006670:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006672:	e007      	b.n	8006684 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	681a      	ldr	r2, [r3, #0]
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f042 0201 	orr.w	r2, r2, #1
 8006682:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006684:	2300      	movs	r3, #0
}
 8006686:	4618      	mov	r0, r3
 8006688:	3714      	adds	r7, #20
 800668a:	46bd      	mov	sp, r7
 800668c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006690:	4770      	bx	lr
 8006692:	bf00      	nop
 8006694:	40010000 	.word	0x40010000
 8006698:	40000400 	.word	0x40000400
 800669c:	40000800 	.word	0x40000800
 80066a0:	40000c00 	.word	0x40000c00
 80066a4:	40014000 	.word	0x40014000

080066a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b082      	sub	sp, #8
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	691b      	ldr	r3, [r3, #16]
 80066b6:	f003 0302 	and.w	r3, r3, #2
 80066ba:	2b02      	cmp	r3, #2
 80066bc:	d122      	bne.n	8006704 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	68db      	ldr	r3, [r3, #12]
 80066c4:	f003 0302 	and.w	r3, r3, #2
 80066c8:	2b02      	cmp	r3, #2
 80066ca:	d11b      	bne.n	8006704 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f06f 0202 	mvn.w	r2, #2
 80066d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	2201      	movs	r2, #1
 80066da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	699b      	ldr	r3, [r3, #24]
 80066e2:	f003 0303 	and.w	r3, r3, #3
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d003      	beq.n	80066f2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80066ea:	6878      	ldr	r0, [r7, #4]
 80066ec:	f000 f9b5 	bl	8006a5a <HAL_TIM_IC_CaptureCallback>
 80066f0:	e005      	b.n	80066fe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f000 f9a7 	bl	8006a46 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066f8:	6878      	ldr	r0, [r7, #4]
 80066fa:	f000 f9b8 	bl	8006a6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2200      	movs	r2, #0
 8006702:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	691b      	ldr	r3, [r3, #16]
 800670a:	f003 0304 	and.w	r3, r3, #4
 800670e:	2b04      	cmp	r3, #4
 8006710:	d122      	bne.n	8006758 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	68db      	ldr	r3, [r3, #12]
 8006718:	f003 0304 	and.w	r3, r3, #4
 800671c:	2b04      	cmp	r3, #4
 800671e:	d11b      	bne.n	8006758 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	f06f 0204 	mvn.w	r2, #4
 8006728:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2202      	movs	r2, #2
 800672e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	699b      	ldr	r3, [r3, #24]
 8006736:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800673a:	2b00      	cmp	r3, #0
 800673c:	d003      	beq.n	8006746 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f000 f98b 	bl	8006a5a <HAL_TIM_IC_CaptureCallback>
 8006744:	e005      	b.n	8006752 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	f000 f97d 	bl	8006a46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f000 f98e 	bl	8006a6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2200      	movs	r2, #0
 8006756:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	691b      	ldr	r3, [r3, #16]
 800675e:	f003 0308 	and.w	r3, r3, #8
 8006762:	2b08      	cmp	r3, #8
 8006764:	d122      	bne.n	80067ac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	68db      	ldr	r3, [r3, #12]
 800676c:	f003 0308 	and.w	r3, r3, #8
 8006770:	2b08      	cmp	r3, #8
 8006772:	d11b      	bne.n	80067ac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f06f 0208 	mvn.w	r2, #8
 800677c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2204      	movs	r2, #4
 8006782:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	69db      	ldr	r3, [r3, #28]
 800678a:	f003 0303 	and.w	r3, r3, #3
 800678e:	2b00      	cmp	r3, #0
 8006790:	d003      	beq.n	800679a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f000 f961 	bl	8006a5a <HAL_TIM_IC_CaptureCallback>
 8006798:	e005      	b.n	80067a6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f000 f953 	bl	8006a46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067a0:	6878      	ldr	r0, [r7, #4]
 80067a2:	f000 f964 	bl	8006a6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	2200      	movs	r2, #0
 80067aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	691b      	ldr	r3, [r3, #16]
 80067b2:	f003 0310 	and.w	r3, r3, #16
 80067b6:	2b10      	cmp	r3, #16
 80067b8:	d122      	bne.n	8006800 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	68db      	ldr	r3, [r3, #12]
 80067c0:	f003 0310 	and.w	r3, r3, #16
 80067c4:	2b10      	cmp	r3, #16
 80067c6:	d11b      	bne.n	8006800 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	f06f 0210 	mvn.w	r2, #16
 80067d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2208      	movs	r2, #8
 80067d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	69db      	ldr	r3, [r3, #28]
 80067de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d003      	beq.n	80067ee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067e6:	6878      	ldr	r0, [r7, #4]
 80067e8:	f000 f937 	bl	8006a5a <HAL_TIM_IC_CaptureCallback>
 80067ec:	e005      	b.n	80067fa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f000 f929 	bl	8006a46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067f4:	6878      	ldr	r0, [r7, #4]
 80067f6:	f000 f93a 	bl	8006a6e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2200      	movs	r2, #0
 80067fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	691b      	ldr	r3, [r3, #16]
 8006806:	f003 0301 	and.w	r3, r3, #1
 800680a:	2b01      	cmp	r3, #1
 800680c:	d10e      	bne.n	800682c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	68db      	ldr	r3, [r3, #12]
 8006814:	f003 0301 	and.w	r3, r3, #1
 8006818:	2b01      	cmp	r3, #1
 800681a:	d107      	bne.n	800682c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f06f 0201 	mvn.w	r2, #1
 8006824:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006826:	6878      	ldr	r0, [r7, #4]
 8006828:	f7fb f9c4 	bl	8001bb4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	691b      	ldr	r3, [r3, #16]
 8006832:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006836:	2b80      	cmp	r3, #128	; 0x80
 8006838:	d10e      	bne.n	8006858 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	68db      	ldr	r3, [r3, #12]
 8006840:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006844:	2b80      	cmp	r3, #128	; 0x80
 8006846:	d107      	bne.n	8006858 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006850:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f000 fab2 	bl	8006dbc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	691b      	ldr	r3, [r3, #16]
 800685e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006862:	2b40      	cmp	r3, #64	; 0x40
 8006864:	d10e      	bne.n	8006884 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	68db      	ldr	r3, [r3, #12]
 800686c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006870:	2b40      	cmp	r3, #64	; 0x40
 8006872:	d107      	bne.n	8006884 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800687c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800687e:	6878      	ldr	r0, [r7, #4]
 8006880:	f000 f8ff 	bl	8006a82 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	691b      	ldr	r3, [r3, #16]
 800688a:	f003 0320 	and.w	r3, r3, #32
 800688e:	2b20      	cmp	r3, #32
 8006890:	d10e      	bne.n	80068b0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	68db      	ldr	r3, [r3, #12]
 8006898:	f003 0320 	and.w	r3, r3, #32
 800689c:	2b20      	cmp	r3, #32
 800689e:	d107      	bne.n	80068b0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	f06f 0220 	mvn.w	r2, #32
 80068a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80068aa:	6878      	ldr	r0, [r7, #4]
 80068ac:	f000 fa7c 	bl	8006da8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80068b0:	bf00      	nop
 80068b2:	3708      	adds	r7, #8
 80068b4:	46bd      	mov	sp, r7
 80068b6:	bd80      	pop	{r7, pc}

080068b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b084      	sub	sp, #16
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
 80068c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80068c2:	2300      	movs	r3, #0
 80068c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068cc:	2b01      	cmp	r3, #1
 80068ce:	d101      	bne.n	80068d4 <HAL_TIM_ConfigClockSource+0x1c>
 80068d0:	2302      	movs	r3, #2
 80068d2:	e0b4      	b.n	8006a3e <HAL_TIM_ConfigClockSource+0x186>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2201      	movs	r2, #1
 80068d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2202      	movs	r2, #2
 80068e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	689b      	ldr	r3, [r3, #8]
 80068ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80068ec:	68bb      	ldr	r3, [r7, #8]
 80068ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80068f2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80068f4:	68bb      	ldr	r3, [r7, #8]
 80068f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80068fa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	68ba      	ldr	r2, [r7, #8]
 8006902:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006904:	683b      	ldr	r3, [r7, #0]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800690c:	d03e      	beq.n	800698c <HAL_TIM_ConfigClockSource+0xd4>
 800690e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006912:	f200 8087 	bhi.w	8006a24 <HAL_TIM_ConfigClockSource+0x16c>
 8006916:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800691a:	f000 8086 	beq.w	8006a2a <HAL_TIM_ConfigClockSource+0x172>
 800691e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006922:	d87f      	bhi.n	8006a24 <HAL_TIM_ConfigClockSource+0x16c>
 8006924:	2b70      	cmp	r3, #112	; 0x70
 8006926:	d01a      	beq.n	800695e <HAL_TIM_ConfigClockSource+0xa6>
 8006928:	2b70      	cmp	r3, #112	; 0x70
 800692a:	d87b      	bhi.n	8006a24 <HAL_TIM_ConfigClockSource+0x16c>
 800692c:	2b60      	cmp	r3, #96	; 0x60
 800692e:	d050      	beq.n	80069d2 <HAL_TIM_ConfigClockSource+0x11a>
 8006930:	2b60      	cmp	r3, #96	; 0x60
 8006932:	d877      	bhi.n	8006a24 <HAL_TIM_ConfigClockSource+0x16c>
 8006934:	2b50      	cmp	r3, #80	; 0x50
 8006936:	d03c      	beq.n	80069b2 <HAL_TIM_ConfigClockSource+0xfa>
 8006938:	2b50      	cmp	r3, #80	; 0x50
 800693a:	d873      	bhi.n	8006a24 <HAL_TIM_ConfigClockSource+0x16c>
 800693c:	2b40      	cmp	r3, #64	; 0x40
 800693e:	d058      	beq.n	80069f2 <HAL_TIM_ConfigClockSource+0x13a>
 8006940:	2b40      	cmp	r3, #64	; 0x40
 8006942:	d86f      	bhi.n	8006a24 <HAL_TIM_ConfigClockSource+0x16c>
 8006944:	2b30      	cmp	r3, #48	; 0x30
 8006946:	d064      	beq.n	8006a12 <HAL_TIM_ConfigClockSource+0x15a>
 8006948:	2b30      	cmp	r3, #48	; 0x30
 800694a:	d86b      	bhi.n	8006a24 <HAL_TIM_ConfigClockSource+0x16c>
 800694c:	2b20      	cmp	r3, #32
 800694e:	d060      	beq.n	8006a12 <HAL_TIM_ConfigClockSource+0x15a>
 8006950:	2b20      	cmp	r3, #32
 8006952:	d867      	bhi.n	8006a24 <HAL_TIM_ConfigClockSource+0x16c>
 8006954:	2b00      	cmp	r3, #0
 8006956:	d05c      	beq.n	8006a12 <HAL_TIM_ConfigClockSource+0x15a>
 8006958:	2b10      	cmp	r3, #16
 800695a:	d05a      	beq.n	8006a12 <HAL_TIM_ConfigClockSource+0x15a>
 800695c:	e062      	b.n	8006a24 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6818      	ldr	r0, [r3, #0]
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	6899      	ldr	r1, [r3, #8]
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	685a      	ldr	r2, [r3, #4]
 800696a:	683b      	ldr	r3, [r7, #0]
 800696c:	68db      	ldr	r3, [r3, #12]
 800696e:	f000 f98d 	bl	8006c8c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	689b      	ldr	r3, [r3, #8]
 8006978:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006980:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	68ba      	ldr	r2, [r7, #8]
 8006988:	609a      	str	r2, [r3, #8]
      break;
 800698a:	e04f      	b.n	8006a2c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6818      	ldr	r0, [r3, #0]
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	6899      	ldr	r1, [r3, #8]
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	685a      	ldr	r2, [r3, #4]
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	68db      	ldr	r3, [r3, #12]
 800699c:	f000 f976 	bl	8006c8c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	689a      	ldr	r2, [r3, #8]
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80069ae:	609a      	str	r2, [r3, #8]
      break;
 80069b0:	e03c      	b.n	8006a2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6818      	ldr	r0, [r3, #0]
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	6859      	ldr	r1, [r3, #4]
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	68db      	ldr	r3, [r3, #12]
 80069be:	461a      	mov	r2, r3
 80069c0:	f000 f8ea 	bl	8006b98 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	2150      	movs	r1, #80	; 0x50
 80069ca:	4618      	mov	r0, r3
 80069cc:	f000 f943 	bl	8006c56 <TIM_ITRx_SetConfig>
      break;
 80069d0:	e02c      	b.n	8006a2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6818      	ldr	r0, [r3, #0]
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	6859      	ldr	r1, [r3, #4]
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	68db      	ldr	r3, [r3, #12]
 80069de:	461a      	mov	r2, r3
 80069e0:	f000 f909 	bl	8006bf6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	2160      	movs	r1, #96	; 0x60
 80069ea:	4618      	mov	r0, r3
 80069ec:	f000 f933 	bl	8006c56 <TIM_ITRx_SetConfig>
      break;
 80069f0:	e01c      	b.n	8006a2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6818      	ldr	r0, [r3, #0]
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	6859      	ldr	r1, [r3, #4]
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	68db      	ldr	r3, [r3, #12]
 80069fe:	461a      	mov	r2, r3
 8006a00:	f000 f8ca 	bl	8006b98 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	2140      	movs	r1, #64	; 0x40
 8006a0a:	4618      	mov	r0, r3
 8006a0c:	f000 f923 	bl	8006c56 <TIM_ITRx_SetConfig>
      break;
 8006a10:	e00c      	b.n	8006a2c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681a      	ldr	r2, [r3, #0]
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4619      	mov	r1, r3
 8006a1c:	4610      	mov	r0, r2
 8006a1e:	f000 f91a 	bl	8006c56 <TIM_ITRx_SetConfig>
      break;
 8006a22:	e003      	b.n	8006a2c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006a24:	2301      	movs	r3, #1
 8006a26:	73fb      	strb	r3, [r7, #15]
      break;
 8006a28:	e000      	b.n	8006a2c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006a2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2201      	movs	r2, #1
 8006a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2200      	movs	r2, #0
 8006a38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006a3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a3e:	4618      	mov	r0, r3
 8006a40:	3710      	adds	r7, #16
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bd80      	pop	{r7, pc}

08006a46 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a46:	b480      	push	{r7}
 8006a48:	b083      	sub	sp, #12
 8006a4a:	af00      	add	r7, sp, #0
 8006a4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006a4e:	bf00      	nop
 8006a50:	370c      	adds	r7, #12
 8006a52:	46bd      	mov	sp, r7
 8006a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a58:	4770      	bx	lr

08006a5a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a5a:	b480      	push	{r7}
 8006a5c:	b083      	sub	sp, #12
 8006a5e:	af00      	add	r7, sp, #0
 8006a60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a62:	bf00      	nop
 8006a64:	370c      	adds	r7, #12
 8006a66:	46bd      	mov	sp, r7
 8006a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6c:	4770      	bx	lr

08006a6e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a6e:	b480      	push	{r7}
 8006a70:	b083      	sub	sp, #12
 8006a72:	af00      	add	r7, sp, #0
 8006a74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a76:	bf00      	nop
 8006a78:	370c      	adds	r7, #12
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a80:	4770      	bx	lr

08006a82 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a82:	b480      	push	{r7}
 8006a84:	b083      	sub	sp, #12
 8006a86:	af00      	add	r7, sp, #0
 8006a88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006a8a:	bf00      	nop
 8006a8c:	370c      	adds	r7, #12
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a94:	4770      	bx	lr
	...

08006a98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	b085      	sub	sp, #20
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
 8006aa0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	4a34      	ldr	r2, [pc, #208]	; (8006b7c <TIM_Base_SetConfig+0xe4>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	d00f      	beq.n	8006ad0 <TIM_Base_SetConfig+0x38>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ab6:	d00b      	beq.n	8006ad0 <TIM_Base_SetConfig+0x38>
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	4a31      	ldr	r2, [pc, #196]	; (8006b80 <TIM_Base_SetConfig+0xe8>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	d007      	beq.n	8006ad0 <TIM_Base_SetConfig+0x38>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	4a30      	ldr	r2, [pc, #192]	; (8006b84 <TIM_Base_SetConfig+0xec>)
 8006ac4:	4293      	cmp	r3, r2
 8006ac6:	d003      	beq.n	8006ad0 <TIM_Base_SetConfig+0x38>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	4a2f      	ldr	r2, [pc, #188]	; (8006b88 <TIM_Base_SetConfig+0xf0>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d108      	bne.n	8006ae2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ad6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	685b      	ldr	r3, [r3, #4]
 8006adc:	68fa      	ldr	r2, [r7, #12]
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	4a25      	ldr	r2, [pc, #148]	; (8006b7c <TIM_Base_SetConfig+0xe4>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d01b      	beq.n	8006b22 <TIM_Base_SetConfig+0x8a>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006af0:	d017      	beq.n	8006b22 <TIM_Base_SetConfig+0x8a>
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	4a22      	ldr	r2, [pc, #136]	; (8006b80 <TIM_Base_SetConfig+0xe8>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d013      	beq.n	8006b22 <TIM_Base_SetConfig+0x8a>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	4a21      	ldr	r2, [pc, #132]	; (8006b84 <TIM_Base_SetConfig+0xec>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d00f      	beq.n	8006b22 <TIM_Base_SetConfig+0x8a>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	4a20      	ldr	r2, [pc, #128]	; (8006b88 <TIM_Base_SetConfig+0xf0>)
 8006b06:	4293      	cmp	r3, r2
 8006b08:	d00b      	beq.n	8006b22 <TIM_Base_SetConfig+0x8a>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	4a1f      	ldr	r2, [pc, #124]	; (8006b8c <TIM_Base_SetConfig+0xf4>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d007      	beq.n	8006b22 <TIM_Base_SetConfig+0x8a>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	4a1e      	ldr	r2, [pc, #120]	; (8006b90 <TIM_Base_SetConfig+0xf8>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d003      	beq.n	8006b22 <TIM_Base_SetConfig+0x8a>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	4a1d      	ldr	r2, [pc, #116]	; (8006b94 <TIM_Base_SetConfig+0xfc>)
 8006b1e:	4293      	cmp	r3, r2
 8006b20:	d108      	bne.n	8006b34 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	68db      	ldr	r3, [r3, #12]
 8006b2e:	68fa      	ldr	r2, [r7, #12]
 8006b30:	4313      	orrs	r3, r2
 8006b32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	695b      	ldr	r3, [r3, #20]
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	68fa      	ldr	r2, [r7, #12]
 8006b46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	689a      	ldr	r2, [r3, #8]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	681a      	ldr	r2, [r3, #0]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	4a08      	ldr	r2, [pc, #32]	; (8006b7c <TIM_Base_SetConfig+0xe4>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d103      	bne.n	8006b68 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b60:	683b      	ldr	r3, [r7, #0]
 8006b62:	691a      	ldr	r2, [r3, #16]
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2201      	movs	r2, #1
 8006b6c:	615a      	str	r2, [r3, #20]
}
 8006b6e:	bf00      	nop
 8006b70:	3714      	adds	r7, #20
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr
 8006b7a:	bf00      	nop
 8006b7c:	40010000 	.word	0x40010000
 8006b80:	40000400 	.word	0x40000400
 8006b84:	40000800 	.word	0x40000800
 8006b88:	40000c00 	.word	0x40000c00
 8006b8c:	40014000 	.word	0x40014000
 8006b90:	40014400 	.word	0x40014400
 8006b94:	40014800 	.word	0x40014800

08006b98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b087      	sub	sp, #28
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	60f8      	str	r0, [r7, #12]
 8006ba0:	60b9      	str	r1, [r7, #8]
 8006ba2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	6a1b      	ldr	r3, [r3, #32]
 8006ba8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	6a1b      	ldr	r3, [r3, #32]
 8006bae:	f023 0201 	bic.w	r2, r3, #1
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	699b      	ldr	r3, [r3, #24]
 8006bba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006bc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	011b      	lsls	r3, r3, #4
 8006bc8:	693a      	ldr	r2, [r7, #16]
 8006bca:	4313      	orrs	r3, r2
 8006bcc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	f023 030a 	bic.w	r3, r3, #10
 8006bd4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006bd6:	697a      	ldr	r2, [r7, #20]
 8006bd8:	68bb      	ldr	r3, [r7, #8]
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	693a      	ldr	r2, [r7, #16]
 8006be2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	697a      	ldr	r2, [r7, #20]
 8006be8:	621a      	str	r2, [r3, #32]
}
 8006bea:	bf00      	nop
 8006bec:	371c      	adds	r7, #28
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf4:	4770      	bx	lr

08006bf6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006bf6:	b480      	push	{r7}
 8006bf8:	b087      	sub	sp, #28
 8006bfa:	af00      	add	r7, sp, #0
 8006bfc:	60f8      	str	r0, [r7, #12]
 8006bfe:	60b9      	str	r1, [r7, #8]
 8006c00:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	6a1b      	ldr	r3, [r3, #32]
 8006c06:	f023 0210 	bic.w	r2, r3, #16
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	699b      	ldr	r3, [r3, #24]
 8006c12:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	6a1b      	ldr	r3, [r3, #32]
 8006c18:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c1a:	697b      	ldr	r3, [r7, #20]
 8006c1c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006c20:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	031b      	lsls	r3, r3, #12
 8006c26:	697a      	ldr	r2, [r7, #20]
 8006c28:	4313      	orrs	r3, r2
 8006c2a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c2c:	693b      	ldr	r3, [r7, #16]
 8006c2e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006c32:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	011b      	lsls	r3, r3, #4
 8006c38:	693a      	ldr	r2, [r7, #16]
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	697a      	ldr	r2, [r7, #20]
 8006c42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	693a      	ldr	r2, [r7, #16]
 8006c48:	621a      	str	r2, [r3, #32]
}
 8006c4a:	bf00      	nop
 8006c4c:	371c      	adds	r7, #28
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c54:	4770      	bx	lr

08006c56 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006c56:	b480      	push	{r7}
 8006c58:	b085      	sub	sp, #20
 8006c5a:	af00      	add	r7, sp, #0
 8006c5c:	6078      	str	r0, [r7, #4]
 8006c5e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	689b      	ldr	r3, [r3, #8]
 8006c64:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c6c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c6e:	683a      	ldr	r2, [r7, #0]
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	4313      	orrs	r3, r2
 8006c74:	f043 0307 	orr.w	r3, r3, #7
 8006c78:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	68fa      	ldr	r2, [r7, #12]
 8006c7e:	609a      	str	r2, [r3, #8]
}
 8006c80:	bf00      	nop
 8006c82:	3714      	adds	r7, #20
 8006c84:	46bd      	mov	sp, r7
 8006c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8a:	4770      	bx	lr

08006c8c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006c8c:	b480      	push	{r7}
 8006c8e:	b087      	sub	sp, #28
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	60f8      	str	r0, [r7, #12]
 8006c94:	60b9      	str	r1, [r7, #8]
 8006c96:	607a      	str	r2, [r7, #4]
 8006c98:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	689b      	ldr	r3, [r3, #8]
 8006c9e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006ca6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	021a      	lsls	r2, r3, #8
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	431a      	orrs	r2, r3
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	697a      	ldr	r2, [r7, #20]
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	697a      	ldr	r2, [r7, #20]
 8006cbe:	609a      	str	r2, [r3, #8]
}
 8006cc0:	bf00      	nop
 8006cc2:	371c      	adds	r7, #28
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cca:	4770      	bx	lr

08006ccc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b085      	sub	sp, #20
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
 8006cd4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cdc:	2b01      	cmp	r3, #1
 8006cde:	d101      	bne.n	8006ce4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006ce0:	2302      	movs	r3, #2
 8006ce2:	e050      	b.n	8006d86 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2201      	movs	r2, #1
 8006ce8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2202      	movs	r2, #2
 8006cf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	685b      	ldr	r3, [r3, #4]
 8006cfa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	689b      	ldr	r3, [r3, #8]
 8006d02:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d0a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d0c:	683b      	ldr	r3, [r7, #0]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	68fa      	ldr	r2, [r7, #12]
 8006d12:	4313      	orrs	r3, r2
 8006d14:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	68fa      	ldr	r2, [r7, #12]
 8006d1c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a1c      	ldr	r2, [pc, #112]	; (8006d94 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d018      	beq.n	8006d5a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d30:	d013      	beq.n	8006d5a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a18      	ldr	r2, [pc, #96]	; (8006d98 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d00e      	beq.n	8006d5a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4a16      	ldr	r2, [pc, #88]	; (8006d9c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006d42:	4293      	cmp	r3, r2
 8006d44:	d009      	beq.n	8006d5a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	4a15      	ldr	r2, [pc, #84]	; (8006da0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d004      	beq.n	8006d5a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	4a13      	ldr	r2, [pc, #76]	; (8006da4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8006d56:	4293      	cmp	r3, r2
 8006d58:	d10c      	bne.n	8006d74 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006d5a:	68bb      	ldr	r3, [r7, #8]
 8006d5c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d60:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	68ba      	ldr	r2, [r7, #8]
 8006d68:	4313      	orrs	r3, r2
 8006d6a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	68ba      	ldr	r2, [r7, #8]
 8006d72:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2201      	movs	r2, #1
 8006d78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d84:	2300      	movs	r3, #0
}
 8006d86:	4618      	mov	r0, r3
 8006d88:	3714      	adds	r7, #20
 8006d8a:	46bd      	mov	sp, r7
 8006d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d90:	4770      	bx	lr
 8006d92:	bf00      	nop
 8006d94:	40010000 	.word	0x40010000
 8006d98:	40000400 	.word	0x40000400
 8006d9c:	40000800 	.word	0x40000800
 8006da0:	40000c00 	.word	0x40000c00
 8006da4:	40014000 	.word	0x40014000

08006da8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006da8:	b480      	push	{r7}
 8006daa:	b083      	sub	sp, #12
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006db0:	bf00      	nop
 8006db2:	370c      	adds	r7, #12
 8006db4:	46bd      	mov	sp, r7
 8006db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dba:	4770      	bx	lr

08006dbc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b083      	sub	sp, #12
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006dc4:	bf00      	nop
 8006dc6:	370c      	adds	r7, #12
 8006dc8:	46bd      	mov	sp, r7
 8006dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dce:	4770      	bx	lr

08006dd0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006dd0:	b580      	push	{r7, lr}
 8006dd2:	b082      	sub	sp, #8
 8006dd4:	af00      	add	r7, sp, #0
 8006dd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d101      	bne.n	8006de2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006dde:	2301      	movs	r3, #1
 8006de0:	e03f      	b.n	8006e62 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006de8:	b2db      	uxtb	r3, r3
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d106      	bne.n	8006dfc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2200      	movs	r2, #0
 8006df2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006df6:	6878      	ldr	r0, [r7, #4]
 8006df8:	f7fb f8cc 	bl	8001f94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2224      	movs	r2, #36	; 0x24
 8006e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	68da      	ldr	r2, [r3, #12]
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006e12:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006e14:	6878      	ldr	r0, [r7, #4]
 8006e16:	f000 f929 	bl	800706c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	691a      	ldr	r2, [r3, #16]
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006e28:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	695a      	ldr	r2, [r3, #20]
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006e38:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	68da      	ldr	r2, [r3, #12]
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006e48:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2220      	movs	r2, #32
 8006e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2220      	movs	r2, #32
 8006e5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006e60:	2300      	movs	r3, #0
}
 8006e62:	4618      	mov	r0, r3
 8006e64:	3708      	adds	r7, #8
 8006e66:	46bd      	mov	sp, r7
 8006e68:	bd80      	pop	{r7, pc}

08006e6a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006e6a:	b580      	push	{r7, lr}
 8006e6c:	b08a      	sub	sp, #40	; 0x28
 8006e6e:	af02      	add	r7, sp, #8
 8006e70:	60f8      	str	r0, [r7, #12]
 8006e72:	60b9      	str	r1, [r7, #8]
 8006e74:	603b      	str	r3, [r7, #0]
 8006e76:	4613      	mov	r3, r2
 8006e78:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e84:	b2db      	uxtb	r3, r3
 8006e86:	2b20      	cmp	r3, #32
 8006e88:	d17c      	bne.n	8006f84 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006e8a:	68bb      	ldr	r3, [r7, #8]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d002      	beq.n	8006e96 <HAL_UART_Transmit+0x2c>
 8006e90:	88fb      	ldrh	r3, [r7, #6]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d101      	bne.n	8006e9a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006e96:	2301      	movs	r3, #1
 8006e98:	e075      	b.n	8006f86 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ea0:	2b01      	cmp	r3, #1
 8006ea2:	d101      	bne.n	8006ea8 <HAL_UART_Transmit+0x3e>
 8006ea4:	2302      	movs	r3, #2
 8006ea6:	e06e      	b.n	8006f86 <HAL_UART_Transmit+0x11c>
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	2201      	movs	r2, #1
 8006eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	2200      	movs	r2, #0
 8006eb4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	2221      	movs	r2, #33	; 0x21
 8006eba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006ebe:	f7fb fa4f 	bl	8002360 <HAL_GetTick>
 8006ec2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	88fa      	ldrh	r2, [r7, #6]
 8006ec8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	88fa      	ldrh	r2, [r7, #6]
 8006ece:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	689b      	ldr	r3, [r3, #8]
 8006ed4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ed8:	d108      	bne.n	8006eec <HAL_UART_Transmit+0x82>
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	691b      	ldr	r3, [r3, #16]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d104      	bne.n	8006eec <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	61bb      	str	r3, [r7, #24]
 8006eea:	e003      	b.n	8006ef4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006efc:	e02a      	b.n	8006f54 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	9300      	str	r3, [sp, #0]
 8006f02:	697b      	ldr	r3, [r7, #20]
 8006f04:	2200      	movs	r2, #0
 8006f06:	2180      	movs	r1, #128	; 0x80
 8006f08:	68f8      	ldr	r0, [r7, #12]
 8006f0a:	f000 f840 	bl	8006f8e <UART_WaitOnFlagUntilTimeout>
 8006f0e:	4603      	mov	r3, r0
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d001      	beq.n	8006f18 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006f14:	2303      	movs	r3, #3
 8006f16:	e036      	b.n	8006f86 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006f18:	69fb      	ldr	r3, [r7, #28]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d10b      	bne.n	8006f36 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006f1e:	69bb      	ldr	r3, [r7, #24]
 8006f20:	881b      	ldrh	r3, [r3, #0]
 8006f22:	461a      	mov	r2, r3
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f2c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006f2e:	69bb      	ldr	r3, [r7, #24]
 8006f30:	3302      	adds	r3, #2
 8006f32:	61bb      	str	r3, [r7, #24]
 8006f34:	e007      	b.n	8006f46 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006f36:	69fb      	ldr	r3, [r7, #28]
 8006f38:	781a      	ldrb	r2, [r3, #0]
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006f40:	69fb      	ldr	r3, [r7, #28]
 8006f42:	3301      	adds	r3, #1
 8006f44:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006f4a:	b29b      	uxth	r3, r3
 8006f4c:	3b01      	subs	r3, #1
 8006f4e:	b29a      	uxth	r2, r3
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006f58:	b29b      	uxth	r3, r3
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d1cf      	bne.n	8006efe <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	9300      	str	r3, [sp, #0]
 8006f62:	697b      	ldr	r3, [r7, #20]
 8006f64:	2200      	movs	r2, #0
 8006f66:	2140      	movs	r1, #64	; 0x40
 8006f68:	68f8      	ldr	r0, [r7, #12]
 8006f6a:	f000 f810 	bl	8006f8e <UART_WaitOnFlagUntilTimeout>
 8006f6e:	4603      	mov	r3, r0
 8006f70:	2b00      	cmp	r3, #0
 8006f72:	d001      	beq.n	8006f78 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006f74:	2303      	movs	r3, #3
 8006f76:	e006      	b.n	8006f86 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	2220      	movs	r2, #32
 8006f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006f80:	2300      	movs	r3, #0
 8006f82:	e000      	b.n	8006f86 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006f84:	2302      	movs	r3, #2
  }
}
 8006f86:	4618      	mov	r0, r3
 8006f88:	3720      	adds	r7, #32
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	bd80      	pop	{r7, pc}

08006f8e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006f8e:	b580      	push	{r7, lr}
 8006f90:	b090      	sub	sp, #64	; 0x40
 8006f92:	af00      	add	r7, sp, #0
 8006f94:	60f8      	str	r0, [r7, #12]
 8006f96:	60b9      	str	r1, [r7, #8]
 8006f98:	603b      	str	r3, [r7, #0]
 8006f9a:	4613      	mov	r3, r2
 8006f9c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f9e:	e050      	b.n	8007042 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006fa0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006fa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006fa6:	d04c      	beq.n	8007042 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006fa8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d007      	beq.n	8006fbe <UART_WaitOnFlagUntilTimeout+0x30>
 8006fae:	f7fb f9d7 	bl	8002360 <HAL_GetTick>
 8006fb2:	4602      	mov	r2, r0
 8006fb4:	683b      	ldr	r3, [r7, #0]
 8006fb6:	1ad3      	subs	r3, r2, r3
 8006fb8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006fba:	429a      	cmp	r2, r3
 8006fbc:	d241      	bcs.n	8007042 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	330c      	adds	r3, #12
 8006fc4:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fc8:	e853 3f00 	ldrex	r3, [r3]
 8006fcc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fd0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006fd4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	330c      	adds	r3, #12
 8006fdc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006fde:	637a      	str	r2, [r7, #52]	; 0x34
 8006fe0:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fe2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006fe4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006fe6:	e841 2300 	strex	r3, r2, [r1]
 8006fea:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006fec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d1e5      	bne.n	8006fbe <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	3314      	adds	r3, #20
 8006ff8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ffa:	697b      	ldr	r3, [r7, #20]
 8006ffc:	e853 3f00 	ldrex	r3, [r3]
 8007000:	613b      	str	r3, [r7, #16]
   return(result);
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	f023 0301 	bic.w	r3, r3, #1
 8007008:	63bb      	str	r3, [r7, #56]	; 0x38
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	3314      	adds	r3, #20
 8007010:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007012:	623a      	str	r2, [r7, #32]
 8007014:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007016:	69f9      	ldr	r1, [r7, #28]
 8007018:	6a3a      	ldr	r2, [r7, #32]
 800701a:	e841 2300 	strex	r3, r2, [r1]
 800701e:	61bb      	str	r3, [r7, #24]
   return(result);
 8007020:	69bb      	ldr	r3, [r7, #24]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d1e5      	bne.n	8006ff2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	2220      	movs	r2, #32
 800702a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	2220      	movs	r2, #32
 8007032:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	2200      	movs	r2, #0
 800703a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800703e:	2303      	movs	r3, #3
 8007040:	e00f      	b.n	8007062 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	681a      	ldr	r2, [r3, #0]
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	4013      	ands	r3, r2
 800704c:	68ba      	ldr	r2, [r7, #8]
 800704e:	429a      	cmp	r2, r3
 8007050:	bf0c      	ite	eq
 8007052:	2301      	moveq	r3, #1
 8007054:	2300      	movne	r3, #0
 8007056:	b2db      	uxtb	r3, r3
 8007058:	461a      	mov	r2, r3
 800705a:	79fb      	ldrb	r3, [r7, #7]
 800705c:	429a      	cmp	r2, r3
 800705e:	d09f      	beq.n	8006fa0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007060:	2300      	movs	r3, #0
}
 8007062:	4618      	mov	r0, r3
 8007064:	3740      	adds	r7, #64	; 0x40
 8007066:	46bd      	mov	sp, r7
 8007068:	bd80      	pop	{r7, pc}
	...

0800706c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800706c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007070:	b0c0      	sub	sp, #256	; 0x100
 8007072:	af00      	add	r7, sp, #0
 8007074:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	691b      	ldr	r3, [r3, #16]
 8007080:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007084:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007088:	68d9      	ldr	r1, [r3, #12]
 800708a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800708e:	681a      	ldr	r2, [r3, #0]
 8007090:	ea40 0301 	orr.w	r3, r0, r1
 8007094:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007096:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800709a:	689a      	ldr	r2, [r3, #8]
 800709c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070a0:	691b      	ldr	r3, [r3, #16]
 80070a2:	431a      	orrs	r2, r3
 80070a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070a8:	695b      	ldr	r3, [r3, #20]
 80070aa:	431a      	orrs	r2, r3
 80070ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070b0:	69db      	ldr	r3, [r3, #28]
 80070b2:	4313      	orrs	r3, r2
 80070b4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80070b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	68db      	ldr	r3, [r3, #12]
 80070c0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80070c4:	f021 010c 	bic.w	r1, r1, #12
 80070c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80070d2:	430b      	orrs	r3, r1
 80070d4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80070d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	695b      	ldr	r3, [r3, #20]
 80070de:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80070e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070e6:	6999      	ldr	r1, [r3, #24]
 80070e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070ec:	681a      	ldr	r2, [r3, #0]
 80070ee:	ea40 0301 	orr.w	r3, r0, r1
 80070f2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80070f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070f8:	681a      	ldr	r2, [r3, #0]
 80070fa:	4b8f      	ldr	r3, [pc, #572]	; (8007338 <UART_SetConfig+0x2cc>)
 80070fc:	429a      	cmp	r2, r3
 80070fe:	d005      	beq.n	800710c <UART_SetConfig+0xa0>
 8007100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007104:	681a      	ldr	r2, [r3, #0]
 8007106:	4b8d      	ldr	r3, [pc, #564]	; (800733c <UART_SetConfig+0x2d0>)
 8007108:	429a      	cmp	r2, r3
 800710a:	d104      	bne.n	8007116 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800710c:	f7fe fdd4 	bl	8005cb8 <HAL_RCC_GetPCLK2Freq>
 8007110:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007114:	e003      	b.n	800711e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007116:	f7fe fdbb 	bl	8005c90 <HAL_RCC_GetPCLK1Freq>
 800711a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800711e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007122:	69db      	ldr	r3, [r3, #28]
 8007124:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007128:	f040 810c 	bne.w	8007344 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800712c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007130:	2200      	movs	r2, #0
 8007132:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007136:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800713a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800713e:	4622      	mov	r2, r4
 8007140:	462b      	mov	r3, r5
 8007142:	1891      	adds	r1, r2, r2
 8007144:	65b9      	str	r1, [r7, #88]	; 0x58
 8007146:	415b      	adcs	r3, r3
 8007148:	65fb      	str	r3, [r7, #92]	; 0x5c
 800714a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800714e:	4621      	mov	r1, r4
 8007150:	eb12 0801 	adds.w	r8, r2, r1
 8007154:	4629      	mov	r1, r5
 8007156:	eb43 0901 	adc.w	r9, r3, r1
 800715a:	f04f 0200 	mov.w	r2, #0
 800715e:	f04f 0300 	mov.w	r3, #0
 8007162:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007166:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800716a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800716e:	4690      	mov	r8, r2
 8007170:	4699      	mov	r9, r3
 8007172:	4623      	mov	r3, r4
 8007174:	eb18 0303 	adds.w	r3, r8, r3
 8007178:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800717c:	462b      	mov	r3, r5
 800717e:	eb49 0303 	adc.w	r3, r9, r3
 8007182:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007186:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800718a:	685b      	ldr	r3, [r3, #4]
 800718c:	2200      	movs	r2, #0
 800718e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007192:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007196:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800719a:	460b      	mov	r3, r1
 800719c:	18db      	adds	r3, r3, r3
 800719e:	653b      	str	r3, [r7, #80]	; 0x50
 80071a0:	4613      	mov	r3, r2
 80071a2:	eb42 0303 	adc.w	r3, r2, r3
 80071a6:	657b      	str	r3, [r7, #84]	; 0x54
 80071a8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80071ac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80071b0:	f7f9 f866 	bl	8000280 <__aeabi_uldivmod>
 80071b4:	4602      	mov	r2, r0
 80071b6:	460b      	mov	r3, r1
 80071b8:	4b61      	ldr	r3, [pc, #388]	; (8007340 <UART_SetConfig+0x2d4>)
 80071ba:	fba3 2302 	umull	r2, r3, r3, r2
 80071be:	095b      	lsrs	r3, r3, #5
 80071c0:	011c      	lsls	r4, r3, #4
 80071c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80071c6:	2200      	movs	r2, #0
 80071c8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80071cc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80071d0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80071d4:	4642      	mov	r2, r8
 80071d6:	464b      	mov	r3, r9
 80071d8:	1891      	adds	r1, r2, r2
 80071da:	64b9      	str	r1, [r7, #72]	; 0x48
 80071dc:	415b      	adcs	r3, r3
 80071de:	64fb      	str	r3, [r7, #76]	; 0x4c
 80071e0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80071e4:	4641      	mov	r1, r8
 80071e6:	eb12 0a01 	adds.w	sl, r2, r1
 80071ea:	4649      	mov	r1, r9
 80071ec:	eb43 0b01 	adc.w	fp, r3, r1
 80071f0:	f04f 0200 	mov.w	r2, #0
 80071f4:	f04f 0300 	mov.w	r3, #0
 80071f8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80071fc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007200:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007204:	4692      	mov	sl, r2
 8007206:	469b      	mov	fp, r3
 8007208:	4643      	mov	r3, r8
 800720a:	eb1a 0303 	adds.w	r3, sl, r3
 800720e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007212:	464b      	mov	r3, r9
 8007214:	eb4b 0303 	adc.w	r3, fp, r3
 8007218:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800721c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007220:	685b      	ldr	r3, [r3, #4]
 8007222:	2200      	movs	r2, #0
 8007224:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007228:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800722c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007230:	460b      	mov	r3, r1
 8007232:	18db      	adds	r3, r3, r3
 8007234:	643b      	str	r3, [r7, #64]	; 0x40
 8007236:	4613      	mov	r3, r2
 8007238:	eb42 0303 	adc.w	r3, r2, r3
 800723c:	647b      	str	r3, [r7, #68]	; 0x44
 800723e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007242:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007246:	f7f9 f81b 	bl	8000280 <__aeabi_uldivmod>
 800724a:	4602      	mov	r2, r0
 800724c:	460b      	mov	r3, r1
 800724e:	4611      	mov	r1, r2
 8007250:	4b3b      	ldr	r3, [pc, #236]	; (8007340 <UART_SetConfig+0x2d4>)
 8007252:	fba3 2301 	umull	r2, r3, r3, r1
 8007256:	095b      	lsrs	r3, r3, #5
 8007258:	2264      	movs	r2, #100	; 0x64
 800725a:	fb02 f303 	mul.w	r3, r2, r3
 800725e:	1acb      	subs	r3, r1, r3
 8007260:	00db      	lsls	r3, r3, #3
 8007262:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007266:	4b36      	ldr	r3, [pc, #216]	; (8007340 <UART_SetConfig+0x2d4>)
 8007268:	fba3 2302 	umull	r2, r3, r3, r2
 800726c:	095b      	lsrs	r3, r3, #5
 800726e:	005b      	lsls	r3, r3, #1
 8007270:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007274:	441c      	add	r4, r3
 8007276:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800727a:	2200      	movs	r2, #0
 800727c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007280:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007284:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007288:	4642      	mov	r2, r8
 800728a:	464b      	mov	r3, r9
 800728c:	1891      	adds	r1, r2, r2
 800728e:	63b9      	str	r1, [r7, #56]	; 0x38
 8007290:	415b      	adcs	r3, r3
 8007292:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007294:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007298:	4641      	mov	r1, r8
 800729a:	1851      	adds	r1, r2, r1
 800729c:	6339      	str	r1, [r7, #48]	; 0x30
 800729e:	4649      	mov	r1, r9
 80072a0:	414b      	adcs	r3, r1
 80072a2:	637b      	str	r3, [r7, #52]	; 0x34
 80072a4:	f04f 0200 	mov.w	r2, #0
 80072a8:	f04f 0300 	mov.w	r3, #0
 80072ac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80072b0:	4659      	mov	r1, fp
 80072b2:	00cb      	lsls	r3, r1, #3
 80072b4:	4651      	mov	r1, sl
 80072b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80072ba:	4651      	mov	r1, sl
 80072bc:	00ca      	lsls	r2, r1, #3
 80072be:	4610      	mov	r0, r2
 80072c0:	4619      	mov	r1, r3
 80072c2:	4603      	mov	r3, r0
 80072c4:	4642      	mov	r2, r8
 80072c6:	189b      	adds	r3, r3, r2
 80072c8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80072cc:	464b      	mov	r3, r9
 80072ce:	460a      	mov	r2, r1
 80072d0:	eb42 0303 	adc.w	r3, r2, r3
 80072d4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80072d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072dc:	685b      	ldr	r3, [r3, #4]
 80072de:	2200      	movs	r2, #0
 80072e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80072e4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80072e8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80072ec:	460b      	mov	r3, r1
 80072ee:	18db      	adds	r3, r3, r3
 80072f0:	62bb      	str	r3, [r7, #40]	; 0x28
 80072f2:	4613      	mov	r3, r2
 80072f4:	eb42 0303 	adc.w	r3, r2, r3
 80072f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80072fa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80072fe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007302:	f7f8 ffbd 	bl	8000280 <__aeabi_uldivmod>
 8007306:	4602      	mov	r2, r0
 8007308:	460b      	mov	r3, r1
 800730a:	4b0d      	ldr	r3, [pc, #52]	; (8007340 <UART_SetConfig+0x2d4>)
 800730c:	fba3 1302 	umull	r1, r3, r3, r2
 8007310:	095b      	lsrs	r3, r3, #5
 8007312:	2164      	movs	r1, #100	; 0x64
 8007314:	fb01 f303 	mul.w	r3, r1, r3
 8007318:	1ad3      	subs	r3, r2, r3
 800731a:	00db      	lsls	r3, r3, #3
 800731c:	3332      	adds	r3, #50	; 0x32
 800731e:	4a08      	ldr	r2, [pc, #32]	; (8007340 <UART_SetConfig+0x2d4>)
 8007320:	fba2 2303 	umull	r2, r3, r2, r3
 8007324:	095b      	lsrs	r3, r3, #5
 8007326:	f003 0207 	and.w	r2, r3, #7
 800732a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4422      	add	r2, r4
 8007332:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007334:	e105      	b.n	8007542 <UART_SetConfig+0x4d6>
 8007336:	bf00      	nop
 8007338:	40011000 	.word	0x40011000
 800733c:	40011400 	.word	0x40011400
 8007340:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007344:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007348:	2200      	movs	r2, #0
 800734a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800734e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007352:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007356:	4642      	mov	r2, r8
 8007358:	464b      	mov	r3, r9
 800735a:	1891      	adds	r1, r2, r2
 800735c:	6239      	str	r1, [r7, #32]
 800735e:	415b      	adcs	r3, r3
 8007360:	627b      	str	r3, [r7, #36]	; 0x24
 8007362:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007366:	4641      	mov	r1, r8
 8007368:	1854      	adds	r4, r2, r1
 800736a:	4649      	mov	r1, r9
 800736c:	eb43 0501 	adc.w	r5, r3, r1
 8007370:	f04f 0200 	mov.w	r2, #0
 8007374:	f04f 0300 	mov.w	r3, #0
 8007378:	00eb      	lsls	r3, r5, #3
 800737a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800737e:	00e2      	lsls	r2, r4, #3
 8007380:	4614      	mov	r4, r2
 8007382:	461d      	mov	r5, r3
 8007384:	4643      	mov	r3, r8
 8007386:	18e3      	adds	r3, r4, r3
 8007388:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800738c:	464b      	mov	r3, r9
 800738e:	eb45 0303 	adc.w	r3, r5, r3
 8007392:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007396:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800739a:	685b      	ldr	r3, [r3, #4]
 800739c:	2200      	movs	r2, #0
 800739e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80073a2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80073a6:	f04f 0200 	mov.w	r2, #0
 80073aa:	f04f 0300 	mov.w	r3, #0
 80073ae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80073b2:	4629      	mov	r1, r5
 80073b4:	008b      	lsls	r3, r1, #2
 80073b6:	4621      	mov	r1, r4
 80073b8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80073bc:	4621      	mov	r1, r4
 80073be:	008a      	lsls	r2, r1, #2
 80073c0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80073c4:	f7f8 ff5c 	bl	8000280 <__aeabi_uldivmod>
 80073c8:	4602      	mov	r2, r0
 80073ca:	460b      	mov	r3, r1
 80073cc:	4b60      	ldr	r3, [pc, #384]	; (8007550 <UART_SetConfig+0x4e4>)
 80073ce:	fba3 2302 	umull	r2, r3, r3, r2
 80073d2:	095b      	lsrs	r3, r3, #5
 80073d4:	011c      	lsls	r4, r3, #4
 80073d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80073da:	2200      	movs	r2, #0
 80073dc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80073e0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80073e4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80073e8:	4642      	mov	r2, r8
 80073ea:	464b      	mov	r3, r9
 80073ec:	1891      	adds	r1, r2, r2
 80073ee:	61b9      	str	r1, [r7, #24]
 80073f0:	415b      	adcs	r3, r3
 80073f2:	61fb      	str	r3, [r7, #28]
 80073f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80073f8:	4641      	mov	r1, r8
 80073fa:	1851      	adds	r1, r2, r1
 80073fc:	6139      	str	r1, [r7, #16]
 80073fe:	4649      	mov	r1, r9
 8007400:	414b      	adcs	r3, r1
 8007402:	617b      	str	r3, [r7, #20]
 8007404:	f04f 0200 	mov.w	r2, #0
 8007408:	f04f 0300 	mov.w	r3, #0
 800740c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007410:	4659      	mov	r1, fp
 8007412:	00cb      	lsls	r3, r1, #3
 8007414:	4651      	mov	r1, sl
 8007416:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800741a:	4651      	mov	r1, sl
 800741c:	00ca      	lsls	r2, r1, #3
 800741e:	4610      	mov	r0, r2
 8007420:	4619      	mov	r1, r3
 8007422:	4603      	mov	r3, r0
 8007424:	4642      	mov	r2, r8
 8007426:	189b      	adds	r3, r3, r2
 8007428:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800742c:	464b      	mov	r3, r9
 800742e:	460a      	mov	r2, r1
 8007430:	eb42 0303 	adc.w	r3, r2, r3
 8007434:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007438:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800743c:	685b      	ldr	r3, [r3, #4]
 800743e:	2200      	movs	r2, #0
 8007440:	67bb      	str	r3, [r7, #120]	; 0x78
 8007442:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007444:	f04f 0200 	mov.w	r2, #0
 8007448:	f04f 0300 	mov.w	r3, #0
 800744c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007450:	4649      	mov	r1, r9
 8007452:	008b      	lsls	r3, r1, #2
 8007454:	4641      	mov	r1, r8
 8007456:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800745a:	4641      	mov	r1, r8
 800745c:	008a      	lsls	r2, r1, #2
 800745e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007462:	f7f8 ff0d 	bl	8000280 <__aeabi_uldivmod>
 8007466:	4602      	mov	r2, r0
 8007468:	460b      	mov	r3, r1
 800746a:	4b39      	ldr	r3, [pc, #228]	; (8007550 <UART_SetConfig+0x4e4>)
 800746c:	fba3 1302 	umull	r1, r3, r3, r2
 8007470:	095b      	lsrs	r3, r3, #5
 8007472:	2164      	movs	r1, #100	; 0x64
 8007474:	fb01 f303 	mul.w	r3, r1, r3
 8007478:	1ad3      	subs	r3, r2, r3
 800747a:	011b      	lsls	r3, r3, #4
 800747c:	3332      	adds	r3, #50	; 0x32
 800747e:	4a34      	ldr	r2, [pc, #208]	; (8007550 <UART_SetConfig+0x4e4>)
 8007480:	fba2 2303 	umull	r2, r3, r2, r3
 8007484:	095b      	lsrs	r3, r3, #5
 8007486:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800748a:	441c      	add	r4, r3
 800748c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007490:	2200      	movs	r2, #0
 8007492:	673b      	str	r3, [r7, #112]	; 0x70
 8007494:	677a      	str	r2, [r7, #116]	; 0x74
 8007496:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800749a:	4642      	mov	r2, r8
 800749c:	464b      	mov	r3, r9
 800749e:	1891      	adds	r1, r2, r2
 80074a0:	60b9      	str	r1, [r7, #8]
 80074a2:	415b      	adcs	r3, r3
 80074a4:	60fb      	str	r3, [r7, #12]
 80074a6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80074aa:	4641      	mov	r1, r8
 80074ac:	1851      	adds	r1, r2, r1
 80074ae:	6039      	str	r1, [r7, #0]
 80074b0:	4649      	mov	r1, r9
 80074b2:	414b      	adcs	r3, r1
 80074b4:	607b      	str	r3, [r7, #4]
 80074b6:	f04f 0200 	mov.w	r2, #0
 80074ba:	f04f 0300 	mov.w	r3, #0
 80074be:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80074c2:	4659      	mov	r1, fp
 80074c4:	00cb      	lsls	r3, r1, #3
 80074c6:	4651      	mov	r1, sl
 80074c8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80074cc:	4651      	mov	r1, sl
 80074ce:	00ca      	lsls	r2, r1, #3
 80074d0:	4610      	mov	r0, r2
 80074d2:	4619      	mov	r1, r3
 80074d4:	4603      	mov	r3, r0
 80074d6:	4642      	mov	r2, r8
 80074d8:	189b      	adds	r3, r3, r2
 80074da:	66bb      	str	r3, [r7, #104]	; 0x68
 80074dc:	464b      	mov	r3, r9
 80074de:	460a      	mov	r2, r1
 80074e0:	eb42 0303 	adc.w	r3, r2, r3
 80074e4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80074e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	2200      	movs	r2, #0
 80074ee:	663b      	str	r3, [r7, #96]	; 0x60
 80074f0:	667a      	str	r2, [r7, #100]	; 0x64
 80074f2:	f04f 0200 	mov.w	r2, #0
 80074f6:	f04f 0300 	mov.w	r3, #0
 80074fa:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80074fe:	4649      	mov	r1, r9
 8007500:	008b      	lsls	r3, r1, #2
 8007502:	4641      	mov	r1, r8
 8007504:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007508:	4641      	mov	r1, r8
 800750a:	008a      	lsls	r2, r1, #2
 800750c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007510:	f7f8 feb6 	bl	8000280 <__aeabi_uldivmod>
 8007514:	4602      	mov	r2, r0
 8007516:	460b      	mov	r3, r1
 8007518:	4b0d      	ldr	r3, [pc, #52]	; (8007550 <UART_SetConfig+0x4e4>)
 800751a:	fba3 1302 	umull	r1, r3, r3, r2
 800751e:	095b      	lsrs	r3, r3, #5
 8007520:	2164      	movs	r1, #100	; 0x64
 8007522:	fb01 f303 	mul.w	r3, r1, r3
 8007526:	1ad3      	subs	r3, r2, r3
 8007528:	011b      	lsls	r3, r3, #4
 800752a:	3332      	adds	r3, #50	; 0x32
 800752c:	4a08      	ldr	r2, [pc, #32]	; (8007550 <UART_SetConfig+0x4e4>)
 800752e:	fba2 2303 	umull	r2, r3, r2, r3
 8007532:	095b      	lsrs	r3, r3, #5
 8007534:	f003 020f 	and.w	r2, r3, #15
 8007538:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4422      	add	r2, r4
 8007540:	609a      	str	r2, [r3, #8]
}
 8007542:	bf00      	nop
 8007544:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007548:	46bd      	mov	sp, r7
 800754a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800754e:	bf00      	nop
 8007550:	51eb851f 	.word	0x51eb851f

08007554 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007554:	b084      	sub	sp, #16
 8007556:	b580      	push	{r7, lr}
 8007558:	b084      	sub	sp, #16
 800755a:	af00      	add	r7, sp, #0
 800755c:	6078      	str	r0, [r7, #4]
 800755e:	f107 001c 	add.w	r0, r7, #28
 8007562:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007566:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007568:	2b01      	cmp	r3, #1
 800756a:	d122      	bne.n	80075b2 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007570:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	68db      	ldr	r3, [r3, #12]
 800757c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007580:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007584:	687a      	ldr	r2, [r7, #4]
 8007586:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	68db      	ldr	r3, [r3, #12]
 800758c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007594:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007596:	2b01      	cmp	r3, #1
 8007598:	d105      	bne.n	80075a6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	68db      	ldr	r3, [r3, #12]
 800759e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80075a6:	6878      	ldr	r0, [r7, #4]
 80075a8:	f001 fbee 	bl	8008d88 <USB_CoreReset>
 80075ac:	4603      	mov	r3, r0
 80075ae:	73fb      	strb	r3, [r7, #15]
 80075b0:	e01a      	b.n	80075e8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	68db      	ldr	r3, [r3, #12]
 80075b6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80075be:	6878      	ldr	r0, [r7, #4]
 80075c0:	f001 fbe2 	bl	8008d88 <USB_CoreReset>
 80075c4:	4603      	mov	r3, r0
 80075c6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80075c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d106      	bne.n	80075dc <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075d2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	639a      	str	r2, [r3, #56]	; 0x38
 80075da:	e005      	b.n	80075e8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075e0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80075e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075ea:	2b01      	cmp	r3, #1
 80075ec:	d10b      	bne.n	8007606 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	689b      	ldr	r3, [r3, #8]
 80075f2:	f043 0206 	orr.w	r2, r3, #6
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	689b      	ldr	r3, [r3, #8]
 80075fe:	f043 0220 	orr.w	r2, r3, #32
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007606:	7bfb      	ldrb	r3, [r7, #15]
}
 8007608:	4618      	mov	r0, r3
 800760a:	3710      	adds	r7, #16
 800760c:	46bd      	mov	sp, r7
 800760e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007612:	b004      	add	sp, #16
 8007614:	4770      	bx	lr
	...

08007618 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007618:	b480      	push	{r7}
 800761a:	b087      	sub	sp, #28
 800761c:	af00      	add	r7, sp, #0
 800761e:	60f8      	str	r0, [r7, #12]
 8007620:	60b9      	str	r1, [r7, #8]
 8007622:	4613      	mov	r3, r2
 8007624:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007626:	79fb      	ldrb	r3, [r7, #7]
 8007628:	2b02      	cmp	r3, #2
 800762a:	d165      	bne.n	80076f8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	4a41      	ldr	r2, [pc, #260]	; (8007734 <USB_SetTurnaroundTime+0x11c>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d906      	bls.n	8007642 <USB_SetTurnaroundTime+0x2a>
 8007634:	68bb      	ldr	r3, [r7, #8]
 8007636:	4a40      	ldr	r2, [pc, #256]	; (8007738 <USB_SetTurnaroundTime+0x120>)
 8007638:	4293      	cmp	r3, r2
 800763a:	d202      	bcs.n	8007642 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800763c:	230f      	movs	r3, #15
 800763e:	617b      	str	r3, [r7, #20]
 8007640:	e062      	b.n	8007708 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	4a3c      	ldr	r2, [pc, #240]	; (8007738 <USB_SetTurnaroundTime+0x120>)
 8007646:	4293      	cmp	r3, r2
 8007648:	d306      	bcc.n	8007658 <USB_SetTurnaroundTime+0x40>
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	4a3b      	ldr	r2, [pc, #236]	; (800773c <USB_SetTurnaroundTime+0x124>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d202      	bcs.n	8007658 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007652:	230e      	movs	r3, #14
 8007654:	617b      	str	r3, [r7, #20]
 8007656:	e057      	b.n	8007708 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	4a38      	ldr	r2, [pc, #224]	; (800773c <USB_SetTurnaroundTime+0x124>)
 800765c:	4293      	cmp	r3, r2
 800765e:	d306      	bcc.n	800766e <USB_SetTurnaroundTime+0x56>
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	4a37      	ldr	r2, [pc, #220]	; (8007740 <USB_SetTurnaroundTime+0x128>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d202      	bcs.n	800766e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007668:	230d      	movs	r3, #13
 800766a:	617b      	str	r3, [r7, #20]
 800766c:	e04c      	b.n	8007708 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	4a33      	ldr	r2, [pc, #204]	; (8007740 <USB_SetTurnaroundTime+0x128>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d306      	bcc.n	8007684 <USB_SetTurnaroundTime+0x6c>
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	4a32      	ldr	r2, [pc, #200]	; (8007744 <USB_SetTurnaroundTime+0x12c>)
 800767a:	4293      	cmp	r3, r2
 800767c:	d802      	bhi.n	8007684 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800767e:	230c      	movs	r3, #12
 8007680:	617b      	str	r3, [r7, #20]
 8007682:	e041      	b.n	8007708 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	4a2f      	ldr	r2, [pc, #188]	; (8007744 <USB_SetTurnaroundTime+0x12c>)
 8007688:	4293      	cmp	r3, r2
 800768a:	d906      	bls.n	800769a <USB_SetTurnaroundTime+0x82>
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	4a2e      	ldr	r2, [pc, #184]	; (8007748 <USB_SetTurnaroundTime+0x130>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d802      	bhi.n	800769a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007694:	230b      	movs	r3, #11
 8007696:	617b      	str	r3, [r7, #20]
 8007698:	e036      	b.n	8007708 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800769a:	68bb      	ldr	r3, [r7, #8]
 800769c:	4a2a      	ldr	r2, [pc, #168]	; (8007748 <USB_SetTurnaroundTime+0x130>)
 800769e:	4293      	cmp	r3, r2
 80076a0:	d906      	bls.n	80076b0 <USB_SetTurnaroundTime+0x98>
 80076a2:	68bb      	ldr	r3, [r7, #8]
 80076a4:	4a29      	ldr	r2, [pc, #164]	; (800774c <USB_SetTurnaroundTime+0x134>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d802      	bhi.n	80076b0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80076aa:	230a      	movs	r3, #10
 80076ac:	617b      	str	r3, [r7, #20]
 80076ae:	e02b      	b.n	8007708 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80076b0:	68bb      	ldr	r3, [r7, #8]
 80076b2:	4a26      	ldr	r2, [pc, #152]	; (800774c <USB_SetTurnaroundTime+0x134>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d906      	bls.n	80076c6 <USB_SetTurnaroundTime+0xae>
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	4a25      	ldr	r2, [pc, #148]	; (8007750 <USB_SetTurnaroundTime+0x138>)
 80076bc:	4293      	cmp	r3, r2
 80076be:	d202      	bcs.n	80076c6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80076c0:	2309      	movs	r3, #9
 80076c2:	617b      	str	r3, [r7, #20]
 80076c4:	e020      	b.n	8007708 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	4a21      	ldr	r2, [pc, #132]	; (8007750 <USB_SetTurnaroundTime+0x138>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d306      	bcc.n	80076dc <USB_SetTurnaroundTime+0xc4>
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	4a20      	ldr	r2, [pc, #128]	; (8007754 <USB_SetTurnaroundTime+0x13c>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d802      	bhi.n	80076dc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80076d6:	2308      	movs	r3, #8
 80076d8:	617b      	str	r3, [r7, #20]
 80076da:	e015      	b.n	8007708 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	4a1d      	ldr	r2, [pc, #116]	; (8007754 <USB_SetTurnaroundTime+0x13c>)
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d906      	bls.n	80076f2 <USB_SetTurnaroundTime+0xda>
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	4a1c      	ldr	r2, [pc, #112]	; (8007758 <USB_SetTurnaroundTime+0x140>)
 80076e8:	4293      	cmp	r3, r2
 80076ea:	d202      	bcs.n	80076f2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80076ec:	2307      	movs	r3, #7
 80076ee:	617b      	str	r3, [r7, #20]
 80076f0:	e00a      	b.n	8007708 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80076f2:	2306      	movs	r3, #6
 80076f4:	617b      	str	r3, [r7, #20]
 80076f6:	e007      	b.n	8007708 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80076f8:	79fb      	ldrb	r3, [r7, #7]
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d102      	bne.n	8007704 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80076fe:	2309      	movs	r3, #9
 8007700:	617b      	str	r3, [r7, #20]
 8007702:	e001      	b.n	8007708 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007704:	2309      	movs	r3, #9
 8007706:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	68db      	ldr	r3, [r3, #12]
 800770c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	68da      	ldr	r2, [r3, #12]
 8007718:	697b      	ldr	r3, [r7, #20]
 800771a:	029b      	lsls	r3, r3, #10
 800771c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8007720:	431a      	orrs	r2, r3
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007726:	2300      	movs	r3, #0
}
 8007728:	4618      	mov	r0, r3
 800772a:	371c      	adds	r7, #28
 800772c:	46bd      	mov	sp, r7
 800772e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007732:	4770      	bx	lr
 8007734:	00d8acbf 	.word	0x00d8acbf
 8007738:	00e4e1c0 	.word	0x00e4e1c0
 800773c:	00f42400 	.word	0x00f42400
 8007740:	01067380 	.word	0x01067380
 8007744:	011a499f 	.word	0x011a499f
 8007748:	01312cff 	.word	0x01312cff
 800774c:	014ca43f 	.word	0x014ca43f
 8007750:	016e3600 	.word	0x016e3600
 8007754:	01a6ab1f 	.word	0x01a6ab1f
 8007758:	01e84800 	.word	0x01e84800

0800775c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800775c:	b480      	push	{r7}
 800775e:	b083      	sub	sp, #12
 8007760:	af00      	add	r7, sp, #0
 8007762:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	f043 0201 	orr.w	r2, r3, #1
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007770:	2300      	movs	r3, #0
}
 8007772:	4618      	mov	r0, r3
 8007774:	370c      	adds	r7, #12
 8007776:	46bd      	mov	sp, r7
 8007778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777c:	4770      	bx	lr

0800777e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800777e:	b480      	push	{r7}
 8007780:	b083      	sub	sp, #12
 8007782:	af00      	add	r7, sp, #0
 8007784:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	689b      	ldr	r3, [r3, #8]
 800778a:	f023 0201 	bic.w	r2, r3, #1
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007792:	2300      	movs	r3, #0
}
 8007794:	4618      	mov	r0, r3
 8007796:	370c      	adds	r7, #12
 8007798:	46bd      	mov	sp, r7
 800779a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800779e:	4770      	bx	lr

080077a0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b084      	sub	sp, #16
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
 80077a8:	460b      	mov	r3, r1
 80077aa:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80077ac:	2300      	movs	r3, #0
 80077ae:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	68db      	ldr	r3, [r3, #12]
 80077b4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80077bc:	78fb      	ldrb	r3, [r7, #3]
 80077be:	2b01      	cmp	r3, #1
 80077c0:	d115      	bne.n	80077ee <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	68db      	ldr	r3, [r3, #12]
 80077c6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80077ce:	2001      	movs	r0, #1
 80077d0:	f7fa fdd2 	bl	8002378 <HAL_Delay>
      ms++;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	3301      	adds	r3, #1
 80077d8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f001 fa45 	bl	8008c6a <USB_GetMode>
 80077e0:	4603      	mov	r3, r0
 80077e2:	2b01      	cmp	r3, #1
 80077e4:	d01e      	beq.n	8007824 <USB_SetCurrentMode+0x84>
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	2b31      	cmp	r3, #49	; 0x31
 80077ea:	d9f0      	bls.n	80077ce <USB_SetCurrentMode+0x2e>
 80077ec:	e01a      	b.n	8007824 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80077ee:	78fb      	ldrb	r3, [r7, #3]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d115      	bne.n	8007820 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	68db      	ldr	r3, [r3, #12]
 80077f8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8007800:	2001      	movs	r0, #1
 8007802:	f7fa fdb9 	bl	8002378 <HAL_Delay>
      ms++;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	3301      	adds	r3, #1
 800780a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800780c:	6878      	ldr	r0, [r7, #4]
 800780e:	f001 fa2c 	bl	8008c6a <USB_GetMode>
 8007812:	4603      	mov	r3, r0
 8007814:	2b00      	cmp	r3, #0
 8007816:	d005      	beq.n	8007824 <USB_SetCurrentMode+0x84>
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2b31      	cmp	r3, #49	; 0x31
 800781c:	d9f0      	bls.n	8007800 <USB_SetCurrentMode+0x60>
 800781e:	e001      	b.n	8007824 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007820:	2301      	movs	r3, #1
 8007822:	e005      	b.n	8007830 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	2b32      	cmp	r3, #50	; 0x32
 8007828:	d101      	bne.n	800782e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800782a:	2301      	movs	r3, #1
 800782c:	e000      	b.n	8007830 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800782e:	2300      	movs	r3, #0
}
 8007830:	4618      	mov	r0, r3
 8007832:	3710      	adds	r7, #16
 8007834:	46bd      	mov	sp, r7
 8007836:	bd80      	pop	{r7, pc}

08007838 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007838:	b084      	sub	sp, #16
 800783a:	b580      	push	{r7, lr}
 800783c:	b086      	sub	sp, #24
 800783e:	af00      	add	r7, sp, #0
 8007840:	6078      	str	r0, [r7, #4]
 8007842:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8007846:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800784a:	2300      	movs	r3, #0
 800784c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007852:	2300      	movs	r3, #0
 8007854:	613b      	str	r3, [r7, #16]
 8007856:	e009      	b.n	800786c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007858:	687a      	ldr	r2, [r7, #4]
 800785a:	693b      	ldr	r3, [r7, #16]
 800785c:	3340      	adds	r3, #64	; 0x40
 800785e:	009b      	lsls	r3, r3, #2
 8007860:	4413      	add	r3, r2
 8007862:	2200      	movs	r2, #0
 8007864:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007866:	693b      	ldr	r3, [r7, #16]
 8007868:	3301      	adds	r3, #1
 800786a:	613b      	str	r3, [r7, #16]
 800786c:	693b      	ldr	r3, [r7, #16]
 800786e:	2b0e      	cmp	r3, #14
 8007870:	d9f2      	bls.n	8007858 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007872:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007874:	2b00      	cmp	r3, #0
 8007876:	d11c      	bne.n	80078b2 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800787e:	685b      	ldr	r3, [r3, #4]
 8007880:	68fa      	ldr	r2, [r7, #12]
 8007882:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007886:	f043 0302 	orr.w	r3, r3, #2
 800788a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007890:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800789c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078a8:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	639a      	str	r2, [r3, #56]	; 0x38
 80078b0:	e00b      	b.n	80078ca <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078b6:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078c2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80078d0:	461a      	mov	r2, r3
 80078d2:	2300      	movs	r3, #0
 80078d4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078dc:	4619      	mov	r1, r3
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80078e4:	461a      	mov	r2, r3
 80078e6:	680b      	ldr	r3, [r1, #0]
 80078e8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80078ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80078ec:	2b01      	cmp	r3, #1
 80078ee:	d10c      	bne.n	800790a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80078f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d104      	bne.n	8007900 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80078f6:	2100      	movs	r1, #0
 80078f8:	6878      	ldr	r0, [r7, #4]
 80078fa:	f000 f965 	bl	8007bc8 <USB_SetDevSpeed>
 80078fe:	e008      	b.n	8007912 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007900:	2101      	movs	r1, #1
 8007902:	6878      	ldr	r0, [r7, #4]
 8007904:	f000 f960 	bl	8007bc8 <USB_SetDevSpeed>
 8007908:	e003      	b.n	8007912 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800790a:	2103      	movs	r1, #3
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f000 f95b 	bl	8007bc8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007912:	2110      	movs	r1, #16
 8007914:	6878      	ldr	r0, [r7, #4]
 8007916:	f000 f8f3 	bl	8007b00 <USB_FlushTxFifo>
 800791a:	4603      	mov	r3, r0
 800791c:	2b00      	cmp	r3, #0
 800791e:	d001      	beq.n	8007924 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8007920:	2301      	movs	r3, #1
 8007922:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007924:	6878      	ldr	r0, [r7, #4]
 8007926:	f000 f91f 	bl	8007b68 <USB_FlushRxFifo>
 800792a:	4603      	mov	r3, r0
 800792c:	2b00      	cmp	r3, #0
 800792e:	d001      	beq.n	8007934 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8007930:	2301      	movs	r3, #1
 8007932:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800793a:	461a      	mov	r2, r3
 800793c:	2300      	movs	r3, #0
 800793e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007946:	461a      	mov	r2, r3
 8007948:	2300      	movs	r3, #0
 800794a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007952:	461a      	mov	r2, r3
 8007954:	2300      	movs	r3, #0
 8007956:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007958:	2300      	movs	r3, #0
 800795a:	613b      	str	r3, [r7, #16]
 800795c:	e043      	b.n	80079e6 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800795e:	693b      	ldr	r3, [r7, #16]
 8007960:	015a      	lsls	r2, r3, #5
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	4413      	add	r3, r2
 8007966:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007970:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007974:	d118      	bne.n	80079a8 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8007976:	693b      	ldr	r3, [r7, #16]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d10a      	bne.n	8007992 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800797c:	693b      	ldr	r3, [r7, #16]
 800797e:	015a      	lsls	r2, r3, #5
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	4413      	add	r3, r2
 8007984:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007988:	461a      	mov	r2, r3
 800798a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800798e:	6013      	str	r3, [r2, #0]
 8007990:	e013      	b.n	80079ba <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007992:	693b      	ldr	r3, [r7, #16]
 8007994:	015a      	lsls	r2, r3, #5
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	4413      	add	r3, r2
 800799a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800799e:	461a      	mov	r2, r3
 80079a0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80079a4:	6013      	str	r3, [r2, #0]
 80079a6:	e008      	b.n	80079ba <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80079a8:	693b      	ldr	r3, [r7, #16]
 80079aa:	015a      	lsls	r2, r3, #5
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	4413      	add	r3, r2
 80079b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079b4:	461a      	mov	r2, r3
 80079b6:	2300      	movs	r3, #0
 80079b8:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80079ba:	693b      	ldr	r3, [r7, #16]
 80079bc:	015a      	lsls	r2, r3, #5
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	4413      	add	r3, r2
 80079c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079c6:	461a      	mov	r2, r3
 80079c8:	2300      	movs	r3, #0
 80079ca:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80079cc:	693b      	ldr	r3, [r7, #16]
 80079ce:	015a      	lsls	r2, r3, #5
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	4413      	add	r3, r2
 80079d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079d8:	461a      	mov	r2, r3
 80079da:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80079de:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80079e0:	693b      	ldr	r3, [r7, #16]
 80079e2:	3301      	adds	r3, #1
 80079e4:	613b      	str	r3, [r7, #16]
 80079e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079e8:	693a      	ldr	r2, [r7, #16]
 80079ea:	429a      	cmp	r2, r3
 80079ec:	d3b7      	bcc.n	800795e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80079ee:	2300      	movs	r3, #0
 80079f0:	613b      	str	r3, [r7, #16]
 80079f2:	e043      	b.n	8007a7c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	015a      	lsls	r2, r3, #5
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	4413      	add	r3, r2
 80079fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007a06:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007a0a:	d118      	bne.n	8007a3e <USB_DevInit+0x206>
    {
      if (i == 0U)
 8007a0c:	693b      	ldr	r3, [r7, #16]
 8007a0e:	2b00      	cmp	r3, #0
 8007a10:	d10a      	bne.n	8007a28 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007a12:	693b      	ldr	r3, [r7, #16]
 8007a14:	015a      	lsls	r2, r3, #5
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	4413      	add	r3, r2
 8007a1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a1e:	461a      	mov	r2, r3
 8007a20:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8007a24:	6013      	str	r3, [r2, #0]
 8007a26:	e013      	b.n	8007a50 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007a28:	693b      	ldr	r3, [r7, #16]
 8007a2a:	015a      	lsls	r2, r3, #5
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	4413      	add	r3, r2
 8007a30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a34:	461a      	mov	r2, r3
 8007a36:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8007a3a:	6013      	str	r3, [r2, #0]
 8007a3c:	e008      	b.n	8007a50 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007a3e:	693b      	ldr	r3, [r7, #16]
 8007a40:	015a      	lsls	r2, r3, #5
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	4413      	add	r3, r2
 8007a46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a4a:	461a      	mov	r2, r3
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007a50:	693b      	ldr	r3, [r7, #16]
 8007a52:	015a      	lsls	r2, r3, #5
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	4413      	add	r3, r2
 8007a58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a5c:	461a      	mov	r2, r3
 8007a5e:	2300      	movs	r3, #0
 8007a60:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007a62:	693b      	ldr	r3, [r7, #16]
 8007a64:	015a      	lsls	r2, r3, #5
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	4413      	add	r3, r2
 8007a6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a6e:	461a      	mov	r2, r3
 8007a70:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8007a74:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007a76:	693b      	ldr	r3, [r7, #16]
 8007a78:	3301      	adds	r3, #1
 8007a7a:	613b      	str	r3, [r7, #16]
 8007a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a7e:	693a      	ldr	r2, [r7, #16]
 8007a80:	429a      	cmp	r2, r3
 8007a82:	d3b7      	bcc.n	80079f4 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a8a:	691b      	ldr	r3, [r3, #16]
 8007a8c:	68fa      	ldr	r2, [r7, #12]
 8007a8e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a92:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a96:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8007aa4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007aa6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d105      	bne.n	8007ab8 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	699b      	ldr	r3, [r3, #24]
 8007ab0:	f043 0210 	orr.w	r2, r3, #16
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	699a      	ldr	r2, [r3, #24]
 8007abc:	4b0f      	ldr	r3, [pc, #60]	; (8007afc <USB_DevInit+0x2c4>)
 8007abe:	4313      	orrs	r3, r2
 8007ac0:	687a      	ldr	r2, [r7, #4]
 8007ac2:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007ac4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d005      	beq.n	8007ad6 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	699b      	ldr	r3, [r3, #24]
 8007ace:	f043 0208 	orr.w	r2, r3, #8
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007ad6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007ad8:	2b01      	cmp	r3, #1
 8007ada:	d107      	bne.n	8007aec <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	699b      	ldr	r3, [r3, #24]
 8007ae0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007ae4:	f043 0304 	orr.w	r3, r3, #4
 8007ae8:	687a      	ldr	r2, [r7, #4]
 8007aea:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007aec:	7dfb      	ldrb	r3, [r7, #23]
}
 8007aee:	4618      	mov	r0, r3
 8007af0:	3718      	adds	r7, #24
 8007af2:	46bd      	mov	sp, r7
 8007af4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007af8:	b004      	add	sp, #16
 8007afa:	4770      	bx	lr
 8007afc:	803c3800 	.word	0x803c3800

08007b00 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007b00:	b480      	push	{r7}
 8007b02:	b085      	sub	sp, #20
 8007b04:	af00      	add	r7, sp, #0
 8007b06:	6078      	str	r0, [r7, #4]
 8007b08:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007b0a:	2300      	movs	r3, #0
 8007b0c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	3301      	adds	r3, #1
 8007b12:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	4a13      	ldr	r2, [pc, #76]	; (8007b64 <USB_FlushTxFifo+0x64>)
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	d901      	bls.n	8007b20 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007b1c:	2303      	movs	r3, #3
 8007b1e:	e01b      	b.n	8007b58 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	691b      	ldr	r3, [r3, #16]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	daf2      	bge.n	8007b0e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007b28:	2300      	movs	r3, #0
 8007b2a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007b2c:	683b      	ldr	r3, [r7, #0]
 8007b2e:	019b      	lsls	r3, r3, #6
 8007b30:	f043 0220 	orr.w	r2, r3, #32
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	3301      	adds	r3, #1
 8007b3c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	4a08      	ldr	r2, [pc, #32]	; (8007b64 <USB_FlushTxFifo+0x64>)
 8007b42:	4293      	cmp	r3, r2
 8007b44:	d901      	bls.n	8007b4a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007b46:	2303      	movs	r3, #3
 8007b48:	e006      	b.n	8007b58 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	691b      	ldr	r3, [r3, #16]
 8007b4e:	f003 0320 	and.w	r3, r3, #32
 8007b52:	2b20      	cmp	r3, #32
 8007b54:	d0f0      	beq.n	8007b38 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007b56:	2300      	movs	r3, #0
}
 8007b58:	4618      	mov	r0, r3
 8007b5a:	3714      	adds	r7, #20
 8007b5c:	46bd      	mov	sp, r7
 8007b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b62:	4770      	bx	lr
 8007b64:	00030d40 	.word	0x00030d40

08007b68 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	b085      	sub	sp, #20
 8007b6c:	af00      	add	r7, sp, #0
 8007b6e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007b70:	2300      	movs	r3, #0
 8007b72:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	3301      	adds	r3, #1
 8007b78:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	4a11      	ldr	r2, [pc, #68]	; (8007bc4 <USB_FlushRxFifo+0x5c>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d901      	bls.n	8007b86 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007b82:	2303      	movs	r3, #3
 8007b84:	e018      	b.n	8007bb8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	691b      	ldr	r3, [r3, #16]
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	daf2      	bge.n	8007b74 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007b8e:	2300      	movs	r3, #0
 8007b90:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2210      	movs	r2, #16
 8007b96:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	3301      	adds	r3, #1
 8007b9c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	4a08      	ldr	r2, [pc, #32]	; (8007bc4 <USB_FlushRxFifo+0x5c>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d901      	bls.n	8007baa <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007ba6:	2303      	movs	r3, #3
 8007ba8:	e006      	b.n	8007bb8 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	691b      	ldr	r3, [r3, #16]
 8007bae:	f003 0310 	and.w	r3, r3, #16
 8007bb2:	2b10      	cmp	r3, #16
 8007bb4:	d0f0      	beq.n	8007b98 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007bb6:	2300      	movs	r3, #0
}
 8007bb8:	4618      	mov	r0, r3
 8007bba:	3714      	adds	r7, #20
 8007bbc:	46bd      	mov	sp, r7
 8007bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc2:	4770      	bx	lr
 8007bc4:	00030d40 	.word	0x00030d40

08007bc8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b085      	sub	sp, #20
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
 8007bd0:	460b      	mov	r3, r1
 8007bd2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bde:	681a      	ldr	r2, [r3, #0]
 8007be0:	78fb      	ldrb	r3, [r7, #3]
 8007be2:	68f9      	ldr	r1, [r7, #12]
 8007be4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007be8:	4313      	orrs	r3, r2
 8007bea:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007bec:	2300      	movs	r3, #0
}
 8007bee:	4618      	mov	r0, r3
 8007bf0:	3714      	adds	r7, #20
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf8:	4770      	bx	lr

08007bfa <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8007bfa:	b480      	push	{r7}
 8007bfc:	b087      	sub	sp, #28
 8007bfe:	af00      	add	r7, sp, #0
 8007c00:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8007c06:	693b      	ldr	r3, [r7, #16]
 8007c08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c0c:	689b      	ldr	r3, [r3, #8]
 8007c0e:	f003 0306 	and.w	r3, r3, #6
 8007c12:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d102      	bne.n	8007c20 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	75fb      	strb	r3, [r7, #23]
 8007c1e:	e00a      	b.n	8007c36 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	2b02      	cmp	r3, #2
 8007c24:	d002      	beq.n	8007c2c <USB_GetDevSpeed+0x32>
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	2b06      	cmp	r3, #6
 8007c2a:	d102      	bne.n	8007c32 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8007c2c:	2302      	movs	r3, #2
 8007c2e:	75fb      	strb	r3, [r7, #23]
 8007c30:	e001      	b.n	8007c36 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8007c32:	230f      	movs	r3, #15
 8007c34:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8007c36:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	371c      	adds	r7, #28
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c42:	4770      	bx	lr

08007c44 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007c44:	b480      	push	{r7}
 8007c46:	b085      	sub	sp, #20
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
 8007c4c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	781b      	ldrb	r3, [r3, #0]
 8007c56:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007c58:	683b      	ldr	r3, [r7, #0]
 8007c5a:	785b      	ldrb	r3, [r3, #1]
 8007c5c:	2b01      	cmp	r3, #1
 8007c5e:	d13a      	bne.n	8007cd6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c66:	69da      	ldr	r2, [r3, #28]
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	781b      	ldrb	r3, [r3, #0]
 8007c6c:	f003 030f 	and.w	r3, r3, #15
 8007c70:	2101      	movs	r1, #1
 8007c72:	fa01 f303 	lsl.w	r3, r1, r3
 8007c76:	b29b      	uxth	r3, r3
 8007c78:	68f9      	ldr	r1, [r7, #12]
 8007c7a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007c7e:	4313      	orrs	r3, r2
 8007c80:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007c82:	68bb      	ldr	r3, [r7, #8]
 8007c84:	015a      	lsls	r2, r3, #5
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	4413      	add	r3, r2
 8007c8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d155      	bne.n	8007d44 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007c98:	68bb      	ldr	r3, [r7, #8]
 8007c9a:	015a      	lsls	r2, r3, #5
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	4413      	add	r3, r2
 8007ca0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007ca4:	681a      	ldr	r2, [r3, #0]
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	68db      	ldr	r3, [r3, #12]
 8007caa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	791b      	ldrb	r3, [r3, #4]
 8007cb2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007cb4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	059b      	lsls	r3, r3, #22
 8007cba:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007cbc:	4313      	orrs	r3, r2
 8007cbe:	68ba      	ldr	r2, [r7, #8]
 8007cc0:	0151      	lsls	r1, r2, #5
 8007cc2:	68fa      	ldr	r2, [r7, #12]
 8007cc4:	440a      	add	r2, r1
 8007cc6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007cca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007cce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007cd2:	6013      	str	r3, [r2, #0]
 8007cd4:	e036      	b.n	8007d44 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007cdc:	69da      	ldr	r2, [r3, #28]
 8007cde:	683b      	ldr	r3, [r7, #0]
 8007ce0:	781b      	ldrb	r3, [r3, #0]
 8007ce2:	f003 030f 	and.w	r3, r3, #15
 8007ce6:	2101      	movs	r1, #1
 8007ce8:	fa01 f303 	lsl.w	r3, r1, r3
 8007cec:	041b      	lsls	r3, r3, #16
 8007cee:	68f9      	ldr	r1, [r7, #12]
 8007cf0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007cf4:	4313      	orrs	r3, r2
 8007cf6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8007cf8:	68bb      	ldr	r3, [r7, #8]
 8007cfa:	015a      	lsls	r2, r3, #5
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	4413      	add	r3, r2
 8007d00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007d0a:	2b00      	cmp	r3, #0
 8007d0c:	d11a      	bne.n	8007d44 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007d0e:	68bb      	ldr	r3, [r7, #8]
 8007d10:	015a      	lsls	r2, r3, #5
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	4413      	add	r3, r2
 8007d16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d1a:	681a      	ldr	r2, [r3, #0]
 8007d1c:	683b      	ldr	r3, [r7, #0]
 8007d1e:	68db      	ldr	r3, [r3, #12]
 8007d20:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	791b      	ldrb	r3, [r3, #4]
 8007d28:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8007d2a:	430b      	orrs	r3, r1
 8007d2c:	4313      	orrs	r3, r2
 8007d2e:	68ba      	ldr	r2, [r7, #8]
 8007d30:	0151      	lsls	r1, r2, #5
 8007d32:	68fa      	ldr	r2, [r7, #12]
 8007d34:	440a      	add	r2, r1
 8007d36:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007d3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d3e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d42:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8007d44:	2300      	movs	r3, #0
}
 8007d46:	4618      	mov	r0, r3
 8007d48:	3714      	adds	r7, #20
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d50:	4770      	bx	lr
	...

08007d54 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007d54:	b480      	push	{r7}
 8007d56:	b085      	sub	sp, #20
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
 8007d5c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	781b      	ldrb	r3, [r3, #0]
 8007d66:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	785b      	ldrb	r3, [r3, #1]
 8007d6c:	2b01      	cmp	r3, #1
 8007d6e:	d161      	bne.n	8007e34 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007d70:	68bb      	ldr	r3, [r7, #8]
 8007d72:	015a      	lsls	r2, r3, #5
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	4413      	add	r3, r2
 8007d78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007d82:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007d86:	d11f      	bne.n	8007dc8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	015a      	lsls	r2, r3, #5
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	4413      	add	r3, r2
 8007d90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	68ba      	ldr	r2, [r7, #8]
 8007d98:	0151      	lsls	r1, r2, #5
 8007d9a:	68fa      	ldr	r2, [r7, #12]
 8007d9c:	440a      	add	r2, r1
 8007d9e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007da2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007da6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007da8:	68bb      	ldr	r3, [r7, #8]
 8007daa:	015a      	lsls	r2, r3, #5
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	4413      	add	r3, r2
 8007db0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	68ba      	ldr	r2, [r7, #8]
 8007db8:	0151      	lsls	r1, r2, #5
 8007dba:	68fa      	ldr	r2, [r7, #12]
 8007dbc:	440a      	add	r2, r1
 8007dbe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007dc2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007dc6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007dce:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	781b      	ldrb	r3, [r3, #0]
 8007dd4:	f003 030f 	and.w	r3, r3, #15
 8007dd8:	2101      	movs	r1, #1
 8007dda:	fa01 f303 	lsl.w	r3, r1, r3
 8007dde:	b29b      	uxth	r3, r3
 8007de0:	43db      	mvns	r3, r3
 8007de2:	68f9      	ldr	r1, [r7, #12]
 8007de4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007de8:	4013      	ands	r3, r2
 8007dea:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007df2:	69da      	ldr	r2, [r3, #28]
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	781b      	ldrb	r3, [r3, #0]
 8007df8:	f003 030f 	and.w	r3, r3, #15
 8007dfc:	2101      	movs	r1, #1
 8007dfe:	fa01 f303 	lsl.w	r3, r1, r3
 8007e02:	b29b      	uxth	r3, r3
 8007e04:	43db      	mvns	r3, r3
 8007e06:	68f9      	ldr	r1, [r7, #12]
 8007e08:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007e0c:	4013      	ands	r3, r2
 8007e0e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	015a      	lsls	r2, r3, #5
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	4413      	add	r3, r2
 8007e18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e1c:	681a      	ldr	r2, [r3, #0]
 8007e1e:	68bb      	ldr	r3, [r7, #8]
 8007e20:	0159      	lsls	r1, r3, #5
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	440b      	add	r3, r1
 8007e26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007e2a:	4619      	mov	r1, r3
 8007e2c:	4b35      	ldr	r3, [pc, #212]	; (8007f04 <USB_DeactivateEndpoint+0x1b0>)
 8007e2e:	4013      	ands	r3, r2
 8007e30:	600b      	str	r3, [r1, #0]
 8007e32:	e060      	b.n	8007ef6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	015a      	lsls	r2, r3, #5
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	4413      	add	r3, r2
 8007e3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007e46:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007e4a:	d11f      	bne.n	8007e8c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8007e4c:	68bb      	ldr	r3, [r7, #8]
 8007e4e:	015a      	lsls	r2, r3, #5
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	4413      	add	r3, r2
 8007e54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	68ba      	ldr	r2, [r7, #8]
 8007e5c:	0151      	lsls	r1, r2, #5
 8007e5e:	68fa      	ldr	r2, [r7, #12]
 8007e60:	440a      	add	r2, r1
 8007e62:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e66:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007e6a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	015a      	lsls	r2, r3, #5
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	4413      	add	r3, r2
 8007e74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	68ba      	ldr	r2, [r7, #8]
 8007e7c:	0151      	lsls	r1, r2, #5
 8007e7e:	68fa      	ldr	r2, [r7, #12]
 8007e80:	440a      	add	r2, r1
 8007e82:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007e86:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007e8a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007e92:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	781b      	ldrb	r3, [r3, #0]
 8007e98:	f003 030f 	and.w	r3, r3, #15
 8007e9c:	2101      	movs	r1, #1
 8007e9e:	fa01 f303 	lsl.w	r3, r1, r3
 8007ea2:	041b      	lsls	r3, r3, #16
 8007ea4:	43db      	mvns	r3, r3
 8007ea6:	68f9      	ldr	r1, [r7, #12]
 8007ea8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007eac:	4013      	ands	r3, r2
 8007eae:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007eb6:	69da      	ldr	r2, [r3, #28]
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	781b      	ldrb	r3, [r3, #0]
 8007ebc:	f003 030f 	and.w	r3, r3, #15
 8007ec0:	2101      	movs	r1, #1
 8007ec2:	fa01 f303 	lsl.w	r3, r1, r3
 8007ec6:	041b      	lsls	r3, r3, #16
 8007ec8:	43db      	mvns	r3, r3
 8007eca:	68f9      	ldr	r1, [r7, #12]
 8007ecc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007ed0:	4013      	ands	r3, r2
 8007ed2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007ed4:	68bb      	ldr	r3, [r7, #8]
 8007ed6:	015a      	lsls	r2, r3, #5
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	4413      	add	r3, r2
 8007edc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ee0:	681a      	ldr	r2, [r3, #0]
 8007ee2:	68bb      	ldr	r3, [r7, #8]
 8007ee4:	0159      	lsls	r1, r3, #5
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	440b      	add	r3, r1
 8007eea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007eee:	4619      	mov	r1, r3
 8007ef0:	4b05      	ldr	r3, [pc, #20]	; (8007f08 <USB_DeactivateEndpoint+0x1b4>)
 8007ef2:	4013      	ands	r3, r2
 8007ef4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8007ef6:	2300      	movs	r3, #0
}
 8007ef8:	4618      	mov	r0, r3
 8007efa:	3714      	adds	r7, #20
 8007efc:	46bd      	mov	sp, r7
 8007efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f02:	4770      	bx	lr
 8007f04:	ec337800 	.word	0xec337800
 8007f08:	eff37800 	.word	0xeff37800

08007f0c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b08a      	sub	sp, #40	; 0x28
 8007f10:	af02      	add	r7, sp, #8
 8007f12:	60f8      	str	r0, [r7, #12]
 8007f14:	60b9      	str	r1, [r7, #8]
 8007f16:	4613      	mov	r3, r2
 8007f18:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	781b      	ldrb	r3, [r3, #0]
 8007f22:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007f24:	68bb      	ldr	r3, [r7, #8]
 8007f26:	785b      	ldrb	r3, [r3, #1]
 8007f28:	2b01      	cmp	r3, #1
 8007f2a:	f040 815c 	bne.w	80081e6 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	699b      	ldr	r3, [r3, #24]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d132      	bne.n	8007f9c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007f36:	69bb      	ldr	r3, [r7, #24]
 8007f38:	015a      	lsls	r2, r3, #5
 8007f3a:	69fb      	ldr	r3, [r7, #28]
 8007f3c:	4413      	add	r3, r2
 8007f3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f42:	691b      	ldr	r3, [r3, #16]
 8007f44:	69ba      	ldr	r2, [r7, #24]
 8007f46:	0151      	lsls	r1, r2, #5
 8007f48:	69fa      	ldr	r2, [r7, #28]
 8007f4a:	440a      	add	r2, r1
 8007f4c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f50:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007f54:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007f58:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007f5a:	69bb      	ldr	r3, [r7, #24]
 8007f5c:	015a      	lsls	r2, r3, #5
 8007f5e:	69fb      	ldr	r3, [r7, #28]
 8007f60:	4413      	add	r3, r2
 8007f62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f66:	691b      	ldr	r3, [r3, #16]
 8007f68:	69ba      	ldr	r2, [r7, #24]
 8007f6a:	0151      	lsls	r1, r2, #5
 8007f6c:	69fa      	ldr	r2, [r7, #28]
 8007f6e:	440a      	add	r2, r1
 8007f70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f74:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007f78:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007f7a:	69bb      	ldr	r3, [r7, #24]
 8007f7c:	015a      	lsls	r2, r3, #5
 8007f7e:	69fb      	ldr	r3, [r7, #28]
 8007f80:	4413      	add	r3, r2
 8007f82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007f86:	691b      	ldr	r3, [r3, #16]
 8007f88:	69ba      	ldr	r2, [r7, #24]
 8007f8a:	0151      	lsls	r1, r2, #5
 8007f8c:	69fa      	ldr	r2, [r7, #28]
 8007f8e:	440a      	add	r2, r1
 8007f90:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007f94:	0cdb      	lsrs	r3, r3, #19
 8007f96:	04db      	lsls	r3, r3, #19
 8007f98:	6113      	str	r3, [r2, #16]
 8007f9a:	e074      	b.n	8008086 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007f9c:	69bb      	ldr	r3, [r7, #24]
 8007f9e:	015a      	lsls	r2, r3, #5
 8007fa0:	69fb      	ldr	r3, [r7, #28]
 8007fa2:	4413      	add	r3, r2
 8007fa4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fa8:	691b      	ldr	r3, [r3, #16]
 8007faa:	69ba      	ldr	r2, [r7, #24]
 8007fac:	0151      	lsls	r1, r2, #5
 8007fae:	69fa      	ldr	r2, [r7, #28]
 8007fb0:	440a      	add	r2, r1
 8007fb2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007fb6:	0cdb      	lsrs	r3, r3, #19
 8007fb8:	04db      	lsls	r3, r3, #19
 8007fba:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007fbc:	69bb      	ldr	r3, [r7, #24]
 8007fbe:	015a      	lsls	r2, r3, #5
 8007fc0:	69fb      	ldr	r3, [r7, #28]
 8007fc2:	4413      	add	r3, r2
 8007fc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fc8:	691b      	ldr	r3, [r3, #16]
 8007fca:	69ba      	ldr	r2, [r7, #24]
 8007fcc:	0151      	lsls	r1, r2, #5
 8007fce:	69fa      	ldr	r2, [r7, #28]
 8007fd0:	440a      	add	r2, r1
 8007fd2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007fd6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007fda:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007fde:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007fe0:	69bb      	ldr	r3, [r7, #24]
 8007fe2:	015a      	lsls	r2, r3, #5
 8007fe4:	69fb      	ldr	r3, [r7, #28]
 8007fe6:	4413      	add	r3, r2
 8007fe8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007fec:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	6999      	ldr	r1, [r3, #24]
 8007ff2:	68bb      	ldr	r3, [r7, #8]
 8007ff4:	68db      	ldr	r3, [r3, #12]
 8007ff6:	440b      	add	r3, r1
 8007ff8:	1e59      	subs	r1, r3, #1
 8007ffa:	68bb      	ldr	r3, [r7, #8]
 8007ffc:	68db      	ldr	r3, [r3, #12]
 8007ffe:	fbb1 f3f3 	udiv	r3, r1, r3
 8008002:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008004:	4b9d      	ldr	r3, [pc, #628]	; (800827c <USB_EPStartXfer+0x370>)
 8008006:	400b      	ands	r3, r1
 8008008:	69b9      	ldr	r1, [r7, #24]
 800800a:	0148      	lsls	r0, r1, #5
 800800c:	69f9      	ldr	r1, [r7, #28]
 800800e:	4401      	add	r1, r0
 8008010:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008014:	4313      	orrs	r3, r2
 8008016:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008018:	69bb      	ldr	r3, [r7, #24]
 800801a:	015a      	lsls	r2, r3, #5
 800801c:	69fb      	ldr	r3, [r7, #28]
 800801e:	4413      	add	r3, r2
 8008020:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008024:	691a      	ldr	r2, [r3, #16]
 8008026:	68bb      	ldr	r3, [r7, #8]
 8008028:	699b      	ldr	r3, [r3, #24]
 800802a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800802e:	69b9      	ldr	r1, [r7, #24]
 8008030:	0148      	lsls	r0, r1, #5
 8008032:	69f9      	ldr	r1, [r7, #28]
 8008034:	4401      	add	r1, r0
 8008036:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800803a:	4313      	orrs	r3, r2
 800803c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800803e:	68bb      	ldr	r3, [r7, #8]
 8008040:	791b      	ldrb	r3, [r3, #4]
 8008042:	2b01      	cmp	r3, #1
 8008044:	d11f      	bne.n	8008086 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008046:	69bb      	ldr	r3, [r7, #24]
 8008048:	015a      	lsls	r2, r3, #5
 800804a:	69fb      	ldr	r3, [r7, #28]
 800804c:	4413      	add	r3, r2
 800804e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008052:	691b      	ldr	r3, [r3, #16]
 8008054:	69ba      	ldr	r2, [r7, #24]
 8008056:	0151      	lsls	r1, r2, #5
 8008058:	69fa      	ldr	r2, [r7, #28]
 800805a:	440a      	add	r2, r1
 800805c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008060:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8008064:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8008066:	69bb      	ldr	r3, [r7, #24]
 8008068:	015a      	lsls	r2, r3, #5
 800806a:	69fb      	ldr	r3, [r7, #28]
 800806c:	4413      	add	r3, r2
 800806e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008072:	691b      	ldr	r3, [r3, #16]
 8008074:	69ba      	ldr	r2, [r7, #24]
 8008076:	0151      	lsls	r1, r2, #5
 8008078:	69fa      	ldr	r2, [r7, #28]
 800807a:	440a      	add	r2, r1
 800807c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008080:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008084:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8008086:	79fb      	ldrb	r3, [r7, #7]
 8008088:	2b01      	cmp	r3, #1
 800808a:	d14b      	bne.n	8008124 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800808c:	68bb      	ldr	r3, [r7, #8]
 800808e:	695b      	ldr	r3, [r3, #20]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d009      	beq.n	80080a8 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008094:	69bb      	ldr	r3, [r7, #24]
 8008096:	015a      	lsls	r2, r3, #5
 8008098:	69fb      	ldr	r3, [r7, #28]
 800809a:	4413      	add	r3, r2
 800809c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080a0:	461a      	mov	r2, r3
 80080a2:	68bb      	ldr	r3, [r7, #8]
 80080a4:	695b      	ldr	r3, [r3, #20]
 80080a6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80080a8:	68bb      	ldr	r3, [r7, #8]
 80080aa:	791b      	ldrb	r3, [r3, #4]
 80080ac:	2b01      	cmp	r3, #1
 80080ae:	d128      	bne.n	8008102 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80080b0:	69fb      	ldr	r3, [r7, #28]
 80080b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080b6:	689b      	ldr	r3, [r3, #8]
 80080b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d110      	bne.n	80080e2 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80080c0:	69bb      	ldr	r3, [r7, #24]
 80080c2:	015a      	lsls	r2, r3, #5
 80080c4:	69fb      	ldr	r3, [r7, #28]
 80080c6:	4413      	add	r3, r2
 80080c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	69ba      	ldr	r2, [r7, #24]
 80080d0:	0151      	lsls	r1, r2, #5
 80080d2:	69fa      	ldr	r2, [r7, #28]
 80080d4:	440a      	add	r2, r1
 80080d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080da:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80080de:	6013      	str	r3, [r2, #0]
 80080e0:	e00f      	b.n	8008102 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80080e2:	69bb      	ldr	r3, [r7, #24]
 80080e4:	015a      	lsls	r2, r3, #5
 80080e6:	69fb      	ldr	r3, [r7, #28]
 80080e8:	4413      	add	r3, r2
 80080ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	69ba      	ldr	r2, [r7, #24]
 80080f2:	0151      	lsls	r1, r2, #5
 80080f4:	69fa      	ldr	r2, [r7, #28]
 80080f6:	440a      	add	r2, r1
 80080f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80080fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008100:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008102:	69bb      	ldr	r3, [r7, #24]
 8008104:	015a      	lsls	r2, r3, #5
 8008106:	69fb      	ldr	r3, [r7, #28]
 8008108:	4413      	add	r3, r2
 800810a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	69ba      	ldr	r2, [r7, #24]
 8008112:	0151      	lsls	r1, r2, #5
 8008114:	69fa      	ldr	r2, [r7, #28]
 8008116:	440a      	add	r2, r1
 8008118:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800811c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008120:	6013      	str	r3, [r2, #0]
 8008122:	e133      	b.n	800838c <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008124:	69bb      	ldr	r3, [r7, #24]
 8008126:	015a      	lsls	r2, r3, #5
 8008128:	69fb      	ldr	r3, [r7, #28]
 800812a:	4413      	add	r3, r2
 800812c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	69ba      	ldr	r2, [r7, #24]
 8008134:	0151      	lsls	r1, r2, #5
 8008136:	69fa      	ldr	r2, [r7, #28]
 8008138:	440a      	add	r2, r1
 800813a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800813e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008142:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	791b      	ldrb	r3, [r3, #4]
 8008148:	2b01      	cmp	r3, #1
 800814a:	d015      	beq.n	8008178 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800814c:	68bb      	ldr	r3, [r7, #8]
 800814e:	699b      	ldr	r3, [r3, #24]
 8008150:	2b00      	cmp	r3, #0
 8008152:	f000 811b 	beq.w	800838c <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008156:	69fb      	ldr	r3, [r7, #28]
 8008158:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800815c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	781b      	ldrb	r3, [r3, #0]
 8008162:	f003 030f 	and.w	r3, r3, #15
 8008166:	2101      	movs	r1, #1
 8008168:	fa01 f303 	lsl.w	r3, r1, r3
 800816c:	69f9      	ldr	r1, [r7, #28]
 800816e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008172:	4313      	orrs	r3, r2
 8008174:	634b      	str	r3, [r1, #52]	; 0x34
 8008176:	e109      	b.n	800838c <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008178:	69fb      	ldr	r3, [r7, #28]
 800817a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800817e:	689b      	ldr	r3, [r3, #8]
 8008180:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008184:	2b00      	cmp	r3, #0
 8008186:	d110      	bne.n	80081aa <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008188:	69bb      	ldr	r3, [r7, #24]
 800818a:	015a      	lsls	r2, r3, #5
 800818c:	69fb      	ldr	r3, [r7, #28]
 800818e:	4413      	add	r3, r2
 8008190:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	69ba      	ldr	r2, [r7, #24]
 8008198:	0151      	lsls	r1, r2, #5
 800819a:	69fa      	ldr	r2, [r7, #28]
 800819c:	440a      	add	r2, r1
 800819e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081a2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80081a6:	6013      	str	r3, [r2, #0]
 80081a8:	e00f      	b.n	80081ca <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80081aa:	69bb      	ldr	r3, [r7, #24]
 80081ac:	015a      	lsls	r2, r3, #5
 80081ae:	69fb      	ldr	r3, [r7, #28]
 80081b0:	4413      	add	r3, r2
 80081b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	69ba      	ldr	r2, [r7, #24]
 80081ba:	0151      	lsls	r1, r2, #5
 80081bc:	69fa      	ldr	r2, [r7, #28]
 80081be:	440a      	add	r2, r1
 80081c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80081c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80081c8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80081ca:	68bb      	ldr	r3, [r7, #8]
 80081cc:	6919      	ldr	r1, [r3, #16]
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	781a      	ldrb	r2, [r3, #0]
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	699b      	ldr	r3, [r3, #24]
 80081d6:	b298      	uxth	r0, r3
 80081d8:	79fb      	ldrb	r3, [r7, #7]
 80081da:	9300      	str	r3, [sp, #0]
 80081dc:	4603      	mov	r3, r0
 80081de:	68f8      	ldr	r0, [r7, #12]
 80081e0:	f000 fade 	bl	80087a0 <USB_WritePacket>
 80081e4:	e0d2      	b.n	800838c <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80081e6:	69bb      	ldr	r3, [r7, #24]
 80081e8:	015a      	lsls	r2, r3, #5
 80081ea:	69fb      	ldr	r3, [r7, #28]
 80081ec:	4413      	add	r3, r2
 80081ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081f2:	691b      	ldr	r3, [r3, #16]
 80081f4:	69ba      	ldr	r2, [r7, #24]
 80081f6:	0151      	lsls	r1, r2, #5
 80081f8:	69fa      	ldr	r2, [r7, #28]
 80081fa:	440a      	add	r2, r1
 80081fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008200:	0cdb      	lsrs	r3, r3, #19
 8008202:	04db      	lsls	r3, r3, #19
 8008204:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008206:	69bb      	ldr	r3, [r7, #24]
 8008208:	015a      	lsls	r2, r3, #5
 800820a:	69fb      	ldr	r3, [r7, #28]
 800820c:	4413      	add	r3, r2
 800820e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008212:	691b      	ldr	r3, [r3, #16]
 8008214:	69ba      	ldr	r2, [r7, #24]
 8008216:	0151      	lsls	r1, r2, #5
 8008218:	69fa      	ldr	r2, [r7, #28]
 800821a:	440a      	add	r2, r1
 800821c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008220:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008224:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008228:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800822a:	68bb      	ldr	r3, [r7, #8]
 800822c:	699b      	ldr	r3, [r3, #24]
 800822e:	2b00      	cmp	r3, #0
 8008230:	d126      	bne.n	8008280 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008232:	69bb      	ldr	r3, [r7, #24]
 8008234:	015a      	lsls	r2, r3, #5
 8008236:	69fb      	ldr	r3, [r7, #28]
 8008238:	4413      	add	r3, r2
 800823a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800823e:	691a      	ldr	r2, [r3, #16]
 8008240:	68bb      	ldr	r3, [r7, #8]
 8008242:	68db      	ldr	r3, [r3, #12]
 8008244:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008248:	69b9      	ldr	r1, [r7, #24]
 800824a:	0148      	lsls	r0, r1, #5
 800824c:	69f9      	ldr	r1, [r7, #28]
 800824e:	4401      	add	r1, r0
 8008250:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008254:	4313      	orrs	r3, r2
 8008256:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008258:	69bb      	ldr	r3, [r7, #24]
 800825a:	015a      	lsls	r2, r3, #5
 800825c:	69fb      	ldr	r3, [r7, #28]
 800825e:	4413      	add	r3, r2
 8008260:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008264:	691b      	ldr	r3, [r3, #16]
 8008266:	69ba      	ldr	r2, [r7, #24]
 8008268:	0151      	lsls	r1, r2, #5
 800826a:	69fa      	ldr	r2, [r7, #28]
 800826c:	440a      	add	r2, r1
 800826e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008272:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008276:	6113      	str	r3, [r2, #16]
 8008278:	e03a      	b.n	80082f0 <USB_EPStartXfer+0x3e4>
 800827a:	bf00      	nop
 800827c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008280:	68bb      	ldr	r3, [r7, #8]
 8008282:	699a      	ldr	r2, [r3, #24]
 8008284:	68bb      	ldr	r3, [r7, #8]
 8008286:	68db      	ldr	r3, [r3, #12]
 8008288:	4413      	add	r3, r2
 800828a:	1e5a      	subs	r2, r3, #1
 800828c:	68bb      	ldr	r3, [r7, #8]
 800828e:	68db      	ldr	r3, [r3, #12]
 8008290:	fbb2 f3f3 	udiv	r3, r2, r3
 8008294:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8008296:	68bb      	ldr	r3, [r7, #8]
 8008298:	68db      	ldr	r3, [r3, #12]
 800829a:	8afa      	ldrh	r2, [r7, #22]
 800829c:	fb03 f202 	mul.w	r2, r3, r2
 80082a0:	68bb      	ldr	r3, [r7, #8]
 80082a2:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80082a4:	69bb      	ldr	r3, [r7, #24]
 80082a6:	015a      	lsls	r2, r3, #5
 80082a8:	69fb      	ldr	r3, [r7, #28]
 80082aa:	4413      	add	r3, r2
 80082ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082b0:	691a      	ldr	r2, [r3, #16]
 80082b2:	8afb      	ldrh	r3, [r7, #22]
 80082b4:	04d9      	lsls	r1, r3, #19
 80082b6:	4b38      	ldr	r3, [pc, #224]	; (8008398 <USB_EPStartXfer+0x48c>)
 80082b8:	400b      	ands	r3, r1
 80082ba:	69b9      	ldr	r1, [r7, #24]
 80082bc:	0148      	lsls	r0, r1, #5
 80082be:	69f9      	ldr	r1, [r7, #28]
 80082c0:	4401      	add	r1, r0
 80082c2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80082c6:	4313      	orrs	r3, r2
 80082c8:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80082ca:	69bb      	ldr	r3, [r7, #24]
 80082cc:	015a      	lsls	r2, r3, #5
 80082ce:	69fb      	ldr	r3, [r7, #28]
 80082d0:	4413      	add	r3, r2
 80082d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80082d6:	691a      	ldr	r2, [r3, #16]
 80082d8:	68bb      	ldr	r3, [r7, #8]
 80082da:	69db      	ldr	r3, [r3, #28]
 80082dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80082e0:	69b9      	ldr	r1, [r7, #24]
 80082e2:	0148      	lsls	r0, r1, #5
 80082e4:	69f9      	ldr	r1, [r7, #28]
 80082e6:	4401      	add	r1, r0
 80082e8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80082ec:	4313      	orrs	r3, r2
 80082ee:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80082f0:	79fb      	ldrb	r3, [r7, #7]
 80082f2:	2b01      	cmp	r3, #1
 80082f4:	d10d      	bne.n	8008312 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80082f6:	68bb      	ldr	r3, [r7, #8]
 80082f8:	691b      	ldr	r3, [r3, #16]
 80082fa:	2b00      	cmp	r3, #0
 80082fc:	d009      	beq.n	8008312 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80082fe:	68bb      	ldr	r3, [r7, #8]
 8008300:	6919      	ldr	r1, [r3, #16]
 8008302:	69bb      	ldr	r3, [r7, #24]
 8008304:	015a      	lsls	r2, r3, #5
 8008306:	69fb      	ldr	r3, [r7, #28]
 8008308:	4413      	add	r3, r2
 800830a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800830e:	460a      	mov	r2, r1
 8008310:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008312:	68bb      	ldr	r3, [r7, #8]
 8008314:	791b      	ldrb	r3, [r3, #4]
 8008316:	2b01      	cmp	r3, #1
 8008318:	d128      	bne.n	800836c <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800831a:	69fb      	ldr	r3, [r7, #28]
 800831c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008320:	689b      	ldr	r3, [r3, #8]
 8008322:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008326:	2b00      	cmp	r3, #0
 8008328:	d110      	bne.n	800834c <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800832a:	69bb      	ldr	r3, [r7, #24]
 800832c:	015a      	lsls	r2, r3, #5
 800832e:	69fb      	ldr	r3, [r7, #28]
 8008330:	4413      	add	r3, r2
 8008332:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	69ba      	ldr	r2, [r7, #24]
 800833a:	0151      	lsls	r1, r2, #5
 800833c:	69fa      	ldr	r2, [r7, #28]
 800833e:	440a      	add	r2, r1
 8008340:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008344:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008348:	6013      	str	r3, [r2, #0]
 800834a:	e00f      	b.n	800836c <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800834c:	69bb      	ldr	r3, [r7, #24]
 800834e:	015a      	lsls	r2, r3, #5
 8008350:	69fb      	ldr	r3, [r7, #28]
 8008352:	4413      	add	r3, r2
 8008354:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	69ba      	ldr	r2, [r7, #24]
 800835c:	0151      	lsls	r1, r2, #5
 800835e:	69fa      	ldr	r2, [r7, #28]
 8008360:	440a      	add	r2, r1
 8008362:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008366:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800836a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800836c:	69bb      	ldr	r3, [r7, #24]
 800836e:	015a      	lsls	r2, r3, #5
 8008370:	69fb      	ldr	r3, [r7, #28]
 8008372:	4413      	add	r3, r2
 8008374:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	69ba      	ldr	r2, [r7, #24]
 800837c:	0151      	lsls	r1, r2, #5
 800837e:	69fa      	ldr	r2, [r7, #28]
 8008380:	440a      	add	r2, r1
 8008382:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008386:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800838a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800838c:	2300      	movs	r3, #0
}
 800838e:	4618      	mov	r0, r3
 8008390:	3720      	adds	r7, #32
 8008392:	46bd      	mov	sp, r7
 8008394:	bd80      	pop	{r7, pc}
 8008396:	bf00      	nop
 8008398:	1ff80000 	.word	0x1ff80000

0800839c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800839c:	b480      	push	{r7}
 800839e:	b087      	sub	sp, #28
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	60f8      	str	r0, [r7, #12]
 80083a4:	60b9      	str	r1, [r7, #8]
 80083a6:	4613      	mov	r3, r2
 80083a8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80083ae:	68bb      	ldr	r3, [r7, #8]
 80083b0:	781b      	ldrb	r3, [r3, #0]
 80083b2:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80083b4:	68bb      	ldr	r3, [r7, #8]
 80083b6:	785b      	ldrb	r3, [r3, #1]
 80083b8:	2b01      	cmp	r3, #1
 80083ba:	f040 80ce 	bne.w	800855a <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80083be:	68bb      	ldr	r3, [r7, #8]
 80083c0:	699b      	ldr	r3, [r3, #24]
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d132      	bne.n	800842c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80083c6:	693b      	ldr	r3, [r7, #16]
 80083c8:	015a      	lsls	r2, r3, #5
 80083ca:	697b      	ldr	r3, [r7, #20]
 80083cc:	4413      	add	r3, r2
 80083ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083d2:	691b      	ldr	r3, [r3, #16]
 80083d4:	693a      	ldr	r2, [r7, #16]
 80083d6:	0151      	lsls	r1, r2, #5
 80083d8:	697a      	ldr	r2, [r7, #20]
 80083da:	440a      	add	r2, r1
 80083dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80083e0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80083e4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80083e8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80083ea:	693b      	ldr	r3, [r7, #16]
 80083ec:	015a      	lsls	r2, r3, #5
 80083ee:	697b      	ldr	r3, [r7, #20]
 80083f0:	4413      	add	r3, r2
 80083f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80083f6:	691b      	ldr	r3, [r3, #16]
 80083f8:	693a      	ldr	r2, [r7, #16]
 80083fa:	0151      	lsls	r1, r2, #5
 80083fc:	697a      	ldr	r2, [r7, #20]
 80083fe:	440a      	add	r2, r1
 8008400:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008404:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008408:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800840a:	693b      	ldr	r3, [r7, #16]
 800840c:	015a      	lsls	r2, r3, #5
 800840e:	697b      	ldr	r3, [r7, #20]
 8008410:	4413      	add	r3, r2
 8008412:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008416:	691b      	ldr	r3, [r3, #16]
 8008418:	693a      	ldr	r2, [r7, #16]
 800841a:	0151      	lsls	r1, r2, #5
 800841c:	697a      	ldr	r2, [r7, #20]
 800841e:	440a      	add	r2, r1
 8008420:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008424:	0cdb      	lsrs	r3, r3, #19
 8008426:	04db      	lsls	r3, r3, #19
 8008428:	6113      	str	r3, [r2, #16]
 800842a:	e04e      	b.n	80084ca <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800842c:	693b      	ldr	r3, [r7, #16]
 800842e:	015a      	lsls	r2, r3, #5
 8008430:	697b      	ldr	r3, [r7, #20]
 8008432:	4413      	add	r3, r2
 8008434:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008438:	691b      	ldr	r3, [r3, #16]
 800843a:	693a      	ldr	r2, [r7, #16]
 800843c:	0151      	lsls	r1, r2, #5
 800843e:	697a      	ldr	r2, [r7, #20]
 8008440:	440a      	add	r2, r1
 8008442:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008446:	0cdb      	lsrs	r3, r3, #19
 8008448:	04db      	lsls	r3, r3, #19
 800844a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800844c:	693b      	ldr	r3, [r7, #16]
 800844e:	015a      	lsls	r2, r3, #5
 8008450:	697b      	ldr	r3, [r7, #20]
 8008452:	4413      	add	r3, r2
 8008454:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008458:	691b      	ldr	r3, [r3, #16]
 800845a:	693a      	ldr	r2, [r7, #16]
 800845c:	0151      	lsls	r1, r2, #5
 800845e:	697a      	ldr	r2, [r7, #20]
 8008460:	440a      	add	r2, r1
 8008462:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008466:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800846a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800846e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	699a      	ldr	r2, [r3, #24]
 8008474:	68bb      	ldr	r3, [r7, #8]
 8008476:	68db      	ldr	r3, [r3, #12]
 8008478:	429a      	cmp	r2, r3
 800847a:	d903      	bls.n	8008484 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800847c:	68bb      	ldr	r3, [r7, #8]
 800847e:	68da      	ldr	r2, [r3, #12]
 8008480:	68bb      	ldr	r3, [r7, #8]
 8008482:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008484:	693b      	ldr	r3, [r7, #16]
 8008486:	015a      	lsls	r2, r3, #5
 8008488:	697b      	ldr	r3, [r7, #20]
 800848a:	4413      	add	r3, r2
 800848c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008490:	691b      	ldr	r3, [r3, #16]
 8008492:	693a      	ldr	r2, [r7, #16]
 8008494:	0151      	lsls	r1, r2, #5
 8008496:	697a      	ldr	r2, [r7, #20]
 8008498:	440a      	add	r2, r1
 800849a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800849e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80084a2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80084a4:	693b      	ldr	r3, [r7, #16]
 80084a6:	015a      	lsls	r2, r3, #5
 80084a8:	697b      	ldr	r3, [r7, #20]
 80084aa:	4413      	add	r3, r2
 80084ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084b0:	691a      	ldr	r2, [r3, #16]
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	699b      	ldr	r3, [r3, #24]
 80084b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80084ba:	6939      	ldr	r1, [r7, #16]
 80084bc:	0148      	lsls	r0, r1, #5
 80084be:	6979      	ldr	r1, [r7, #20]
 80084c0:	4401      	add	r1, r0
 80084c2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80084c6:	4313      	orrs	r3, r2
 80084c8:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80084ca:	79fb      	ldrb	r3, [r7, #7]
 80084cc:	2b01      	cmp	r3, #1
 80084ce:	d11e      	bne.n	800850e <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	695b      	ldr	r3, [r3, #20]
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d009      	beq.n	80084ec <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80084d8:	693b      	ldr	r3, [r7, #16]
 80084da:	015a      	lsls	r2, r3, #5
 80084dc:	697b      	ldr	r3, [r7, #20]
 80084de:	4413      	add	r3, r2
 80084e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084e4:	461a      	mov	r2, r3
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	695b      	ldr	r3, [r3, #20]
 80084ea:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	015a      	lsls	r2, r3, #5
 80084f0:	697b      	ldr	r3, [r7, #20]
 80084f2:	4413      	add	r3, r2
 80084f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	693a      	ldr	r2, [r7, #16]
 80084fc:	0151      	lsls	r1, r2, #5
 80084fe:	697a      	ldr	r2, [r7, #20]
 8008500:	440a      	add	r2, r1
 8008502:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008506:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800850a:	6013      	str	r3, [r2, #0]
 800850c:	e097      	b.n	800863e <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800850e:	693b      	ldr	r3, [r7, #16]
 8008510:	015a      	lsls	r2, r3, #5
 8008512:	697b      	ldr	r3, [r7, #20]
 8008514:	4413      	add	r3, r2
 8008516:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	693a      	ldr	r2, [r7, #16]
 800851e:	0151      	lsls	r1, r2, #5
 8008520:	697a      	ldr	r2, [r7, #20]
 8008522:	440a      	add	r2, r1
 8008524:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008528:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800852c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800852e:	68bb      	ldr	r3, [r7, #8]
 8008530:	699b      	ldr	r3, [r3, #24]
 8008532:	2b00      	cmp	r3, #0
 8008534:	f000 8083 	beq.w	800863e <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008538:	697b      	ldr	r3, [r7, #20]
 800853a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800853e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008540:	68bb      	ldr	r3, [r7, #8]
 8008542:	781b      	ldrb	r3, [r3, #0]
 8008544:	f003 030f 	and.w	r3, r3, #15
 8008548:	2101      	movs	r1, #1
 800854a:	fa01 f303 	lsl.w	r3, r1, r3
 800854e:	6979      	ldr	r1, [r7, #20]
 8008550:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008554:	4313      	orrs	r3, r2
 8008556:	634b      	str	r3, [r1, #52]	; 0x34
 8008558:	e071      	b.n	800863e <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800855a:	693b      	ldr	r3, [r7, #16]
 800855c:	015a      	lsls	r2, r3, #5
 800855e:	697b      	ldr	r3, [r7, #20]
 8008560:	4413      	add	r3, r2
 8008562:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008566:	691b      	ldr	r3, [r3, #16]
 8008568:	693a      	ldr	r2, [r7, #16]
 800856a:	0151      	lsls	r1, r2, #5
 800856c:	697a      	ldr	r2, [r7, #20]
 800856e:	440a      	add	r2, r1
 8008570:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008574:	0cdb      	lsrs	r3, r3, #19
 8008576:	04db      	lsls	r3, r3, #19
 8008578:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800857a:	693b      	ldr	r3, [r7, #16]
 800857c:	015a      	lsls	r2, r3, #5
 800857e:	697b      	ldr	r3, [r7, #20]
 8008580:	4413      	add	r3, r2
 8008582:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008586:	691b      	ldr	r3, [r3, #16]
 8008588:	693a      	ldr	r2, [r7, #16]
 800858a:	0151      	lsls	r1, r2, #5
 800858c:	697a      	ldr	r2, [r7, #20]
 800858e:	440a      	add	r2, r1
 8008590:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008594:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008598:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800859c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	699b      	ldr	r3, [r3, #24]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d003      	beq.n	80085ae <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 80085a6:	68bb      	ldr	r3, [r7, #8]
 80085a8:	68da      	ldr	r2, [r3, #12]
 80085aa:	68bb      	ldr	r3, [r7, #8]
 80085ac:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 80085ae:	68bb      	ldr	r3, [r7, #8]
 80085b0:	68da      	ldr	r2, [r3, #12]
 80085b2:	68bb      	ldr	r3, [r7, #8]
 80085b4:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80085b6:	693b      	ldr	r3, [r7, #16]
 80085b8:	015a      	lsls	r2, r3, #5
 80085ba:	697b      	ldr	r3, [r7, #20]
 80085bc:	4413      	add	r3, r2
 80085be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085c2:	691b      	ldr	r3, [r3, #16]
 80085c4:	693a      	ldr	r2, [r7, #16]
 80085c6:	0151      	lsls	r1, r2, #5
 80085c8:	697a      	ldr	r2, [r7, #20]
 80085ca:	440a      	add	r2, r1
 80085cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80085d0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80085d4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80085d6:	693b      	ldr	r3, [r7, #16]
 80085d8:	015a      	lsls	r2, r3, #5
 80085da:	697b      	ldr	r3, [r7, #20]
 80085dc:	4413      	add	r3, r2
 80085de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085e2:	691a      	ldr	r2, [r3, #16]
 80085e4:	68bb      	ldr	r3, [r7, #8]
 80085e6:	69db      	ldr	r3, [r3, #28]
 80085e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80085ec:	6939      	ldr	r1, [r7, #16]
 80085ee:	0148      	lsls	r0, r1, #5
 80085f0:	6979      	ldr	r1, [r7, #20]
 80085f2:	4401      	add	r1, r0
 80085f4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80085f8:	4313      	orrs	r3, r2
 80085fa:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80085fc:	79fb      	ldrb	r3, [r7, #7]
 80085fe:	2b01      	cmp	r3, #1
 8008600:	d10d      	bne.n	800861e <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	691b      	ldr	r3, [r3, #16]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d009      	beq.n	800861e <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800860a:	68bb      	ldr	r3, [r7, #8]
 800860c:	6919      	ldr	r1, [r3, #16]
 800860e:	693b      	ldr	r3, [r7, #16]
 8008610:	015a      	lsls	r2, r3, #5
 8008612:	697b      	ldr	r3, [r7, #20]
 8008614:	4413      	add	r3, r2
 8008616:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800861a:	460a      	mov	r2, r1
 800861c:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800861e:	693b      	ldr	r3, [r7, #16]
 8008620:	015a      	lsls	r2, r3, #5
 8008622:	697b      	ldr	r3, [r7, #20]
 8008624:	4413      	add	r3, r2
 8008626:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	693a      	ldr	r2, [r7, #16]
 800862e:	0151      	lsls	r1, r2, #5
 8008630:	697a      	ldr	r2, [r7, #20]
 8008632:	440a      	add	r2, r1
 8008634:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008638:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800863c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800863e:	2300      	movs	r3, #0
}
 8008640:	4618      	mov	r0, r3
 8008642:	371c      	adds	r7, #28
 8008644:	46bd      	mov	sp, r7
 8008646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800864a:	4770      	bx	lr

0800864c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800864c:	b480      	push	{r7}
 800864e:	b087      	sub	sp, #28
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
 8008654:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008656:	2300      	movs	r3, #0
 8008658:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800865a:	2300      	movs	r3, #0
 800865c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008662:	683b      	ldr	r3, [r7, #0]
 8008664:	785b      	ldrb	r3, [r3, #1]
 8008666:	2b01      	cmp	r3, #1
 8008668:	d14a      	bne.n	8008700 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800866a:	683b      	ldr	r3, [r7, #0]
 800866c:	781b      	ldrb	r3, [r3, #0]
 800866e:	015a      	lsls	r2, r3, #5
 8008670:	693b      	ldr	r3, [r7, #16]
 8008672:	4413      	add	r3, r2
 8008674:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800867e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008682:	f040 8086 	bne.w	8008792 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008686:	683b      	ldr	r3, [r7, #0]
 8008688:	781b      	ldrb	r3, [r3, #0]
 800868a:	015a      	lsls	r2, r3, #5
 800868c:	693b      	ldr	r3, [r7, #16]
 800868e:	4413      	add	r3, r2
 8008690:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	683a      	ldr	r2, [r7, #0]
 8008698:	7812      	ldrb	r2, [r2, #0]
 800869a:	0151      	lsls	r1, r2, #5
 800869c:	693a      	ldr	r2, [r7, #16]
 800869e:	440a      	add	r2, r1
 80086a0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80086a4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80086a8:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80086aa:	683b      	ldr	r3, [r7, #0]
 80086ac:	781b      	ldrb	r3, [r3, #0]
 80086ae:	015a      	lsls	r2, r3, #5
 80086b0:	693b      	ldr	r3, [r7, #16]
 80086b2:	4413      	add	r3, r2
 80086b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	683a      	ldr	r2, [r7, #0]
 80086bc:	7812      	ldrb	r2, [r2, #0]
 80086be:	0151      	lsls	r1, r2, #5
 80086c0:	693a      	ldr	r2, [r7, #16]
 80086c2:	440a      	add	r2, r1
 80086c4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80086c8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80086cc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	3301      	adds	r3, #1
 80086d2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	f242 7210 	movw	r2, #10000	; 0x2710
 80086da:	4293      	cmp	r3, r2
 80086dc:	d902      	bls.n	80086e4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80086de:	2301      	movs	r3, #1
 80086e0:	75fb      	strb	r3, [r7, #23]
          break;
 80086e2:	e056      	b.n	8008792 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80086e4:	683b      	ldr	r3, [r7, #0]
 80086e6:	781b      	ldrb	r3, [r3, #0]
 80086e8:	015a      	lsls	r2, r3, #5
 80086ea:	693b      	ldr	r3, [r7, #16]
 80086ec:	4413      	add	r3, r2
 80086ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80086f8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80086fc:	d0e7      	beq.n	80086ce <USB_EPStopXfer+0x82>
 80086fe:	e048      	b.n	8008792 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	781b      	ldrb	r3, [r3, #0]
 8008704:	015a      	lsls	r2, r3, #5
 8008706:	693b      	ldr	r3, [r7, #16]
 8008708:	4413      	add	r3, r2
 800870a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008714:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008718:	d13b      	bne.n	8008792 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	781b      	ldrb	r3, [r3, #0]
 800871e:	015a      	lsls	r2, r3, #5
 8008720:	693b      	ldr	r3, [r7, #16]
 8008722:	4413      	add	r3, r2
 8008724:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	683a      	ldr	r2, [r7, #0]
 800872c:	7812      	ldrb	r2, [r2, #0]
 800872e:	0151      	lsls	r1, r2, #5
 8008730:	693a      	ldr	r2, [r7, #16]
 8008732:	440a      	add	r2, r1
 8008734:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008738:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800873c:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800873e:	683b      	ldr	r3, [r7, #0]
 8008740:	781b      	ldrb	r3, [r3, #0]
 8008742:	015a      	lsls	r2, r3, #5
 8008744:	693b      	ldr	r3, [r7, #16]
 8008746:	4413      	add	r3, r2
 8008748:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	683a      	ldr	r2, [r7, #0]
 8008750:	7812      	ldrb	r2, [r2, #0]
 8008752:	0151      	lsls	r1, r2, #5
 8008754:	693a      	ldr	r2, [r7, #16]
 8008756:	440a      	add	r2, r1
 8008758:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800875c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008760:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	3301      	adds	r3, #1
 8008766:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	f242 7210 	movw	r2, #10000	; 0x2710
 800876e:	4293      	cmp	r3, r2
 8008770:	d902      	bls.n	8008778 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8008772:	2301      	movs	r3, #1
 8008774:	75fb      	strb	r3, [r7, #23]
          break;
 8008776:	e00c      	b.n	8008792 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	781b      	ldrb	r3, [r3, #0]
 800877c:	015a      	lsls	r2, r3, #5
 800877e:	693b      	ldr	r3, [r7, #16]
 8008780:	4413      	add	r3, r2
 8008782:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800878c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008790:	d0e7      	beq.n	8008762 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8008792:	7dfb      	ldrb	r3, [r7, #23]
}
 8008794:	4618      	mov	r0, r3
 8008796:	371c      	adds	r7, #28
 8008798:	46bd      	mov	sp, r7
 800879a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800879e:	4770      	bx	lr

080087a0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80087a0:	b480      	push	{r7}
 80087a2:	b089      	sub	sp, #36	; 0x24
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	60f8      	str	r0, [r7, #12]
 80087a8:	60b9      	str	r1, [r7, #8]
 80087aa:	4611      	mov	r1, r2
 80087ac:	461a      	mov	r2, r3
 80087ae:	460b      	mov	r3, r1
 80087b0:	71fb      	strb	r3, [r7, #7]
 80087b2:	4613      	mov	r3, r2
 80087b4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80087ba:	68bb      	ldr	r3, [r7, #8]
 80087bc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80087be:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80087c2:	2b00      	cmp	r3, #0
 80087c4:	d123      	bne.n	800880e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80087c6:	88bb      	ldrh	r3, [r7, #4]
 80087c8:	3303      	adds	r3, #3
 80087ca:	089b      	lsrs	r3, r3, #2
 80087cc:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80087ce:	2300      	movs	r3, #0
 80087d0:	61bb      	str	r3, [r7, #24]
 80087d2:	e018      	b.n	8008806 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80087d4:	79fb      	ldrb	r3, [r7, #7]
 80087d6:	031a      	lsls	r2, r3, #12
 80087d8:	697b      	ldr	r3, [r7, #20]
 80087da:	4413      	add	r3, r2
 80087dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80087e0:	461a      	mov	r2, r3
 80087e2:	69fb      	ldr	r3, [r7, #28]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80087e8:	69fb      	ldr	r3, [r7, #28]
 80087ea:	3301      	adds	r3, #1
 80087ec:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80087ee:	69fb      	ldr	r3, [r7, #28]
 80087f0:	3301      	adds	r3, #1
 80087f2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80087f4:	69fb      	ldr	r3, [r7, #28]
 80087f6:	3301      	adds	r3, #1
 80087f8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80087fa:	69fb      	ldr	r3, [r7, #28]
 80087fc:	3301      	adds	r3, #1
 80087fe:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008800:	69bb      	ldr	r3, [r7, #24]
 8008802:	3301      	adds	r3, #1
 8008804:	61bb      	str	r3, [r7, #24]
 8008806:	69ba      	ldr	r2, [r7, #24]
 8008808:	693b      	ldr	r3, [r7, #16]
 800880a:	429a      	cmp	r2, r3
 800880c:	d3e2      	bcc.n	80087d4 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800880e:	2300      	movs	r3, #0
}
 8008810:	4618      	mov	r0, r3
 8008812:	3724      	adds	r7, #36	; 0x24
 8008814:	46bd      	mov	sp, r7
 8008816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881a:	4770      	bx	lr

0800881c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800881c:	b480      	push	{r7}
 800881e:	b08b      	sub	sp, #44	; 0x2c
 8008820:	af00      	add	r7, sp, #0
 8008822:	60f8      	str	r0, [r7, #12]
 8008824:	60b9      	str	r1, [r7, #8]
 8008826:	4613      	mov	r3, r2
 8008828:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008832:	88fb      	ldrh	r3, [r7, #6]
 8008834:	089b      	lsrs	r3, r3, #2
 8008836:	b29b      	uxth	r3, r3
 8008838:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800883a:	88fb      	ldrh	r3, [r7, #6]
 800883c:	f003 0303 	and.w	r3, r3, #3
 8008840:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008842:	2300      	movs	r3, #0
 8008844:	623b      	str	r3, [r7, #32]
 8008846:	e014      	b.n	8008872 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008848:	69bb      	ldr	r3, [r7, #24]
 800884a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800884e:	681a      	ldr	r2, [r3, #0]
 8008850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008852:	601a      	str	r2, [r3, #0]
    pDest++;
 8008854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008856:	3301      	adds	r3, #1
 8008858:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800885a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800885c:	3301      	adds	r3, #1
 800885e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008862:	3301      	adds	r3, #1
 8008864:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8008866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008868:	3301      	adds	r3, #1
 800886a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800886c:	6a3b      	ldr	r3, [r7, #32]
 800886e:	3301      	adds	r3, #1
 8008870:	623b      	str	r3, [r7, #32]
 8008872:	6a3a      	ldr	r2, [r7, #32]
 8008874:	697b      	ldr	r3, [r7, #20]
 8008876:	429a      	cmp	r2, r3
 8008878:	d3e6      	bcc.n	8008848 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800887a:	8bfb      	ldrh	r3, [r7, #30]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d01e      	beq.n	80088be <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008880:	2300      	movs	r3, #0
 8008882:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008884:	69bb      	ldr	r3, [r7, #24]
 8008886:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800888a:	461a      	mov	r2, r3
 800888c:	f107 0310 	add.w	r3, r7, #16
 8008890:	6812      	ldr	r2, [r2, #0]
 8008892:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008894:	693a      	ldr	r2, [r7, #16]
 8008896:	6a3b      	ldr	r3, [r7, #32]
 8008898:	b2db      	uxtb	r3, r3
 800889a:	00db      	lsls	r3, r3, #3
 800889c:	fa22 f303 	lsr.w	r3, r2, r3
 80088a0:	b2da      	uxtb	r2, r3
 80088a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088a4:	701a      	strb	r2, [r3, #0]
      i++;
 80088a6:	6a3b      	ldr	r3, [r7, #32]
 80088a8:	3301      	adds	r3, #1
 80088aa:	623b      	str	r3, [r7, #32]
      pDest++;
 80088ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ae:	3301      	adds	r3, #1
 80088b0:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80088b2:	8bfb      	ldrh	r3, [r7, #30]
 80088b4:	3b01      	subs	r3, #1
 80088b6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80088b8:	8bfb      	ldrh	r3, [r7, #30]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d1ea      	bne.n	8008894 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80088be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80088c0:	4618      	mov	r0, r3
 80088c2:	372c      	adds	r7, #44	; 0x2c
 80088c4:	46bd      	mov	sp, r7
 80088c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ca:	4770      	bx	lr

080088cc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80088cc:	b480      	push	{r7}
 80088ce:	b085      	sub	sp, #20
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
 80088d4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	781b      	ldrb	r3, [r3, #0]
 80088de:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80088e0:	683b      	ldr	r3, [r7, #0]
 80088e2:	785b      	ldrb	r3, [r3, #1]
 80088e4:	2b01      	cmp	r3, #1
 80088e6:	d12c      	bne.n	8008942 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	015a      	lsls	r2, r3, #5
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	4413      	add	r3, r2
 80088f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	db12      	blt.n	8008920 <USB_EPSetStall+0x54>
 80088fa:	68bb      	ldr	r3, [r7, #8]
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d00f      	beq.n	8008920 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008900:	68bb      	ldr	r3, [r7, #8]
 8008902:	015a      	lsls	r2, r3, #5
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	4413      	add	r3, r2
 8008908:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	68ba      	ldr	r2, [r7, #8]
 8008910:	0151      	lsls	r1, r2, #5
 8008912:	68fa      	ldr	r2, [r7, #12]
 8008914:	440a      	add	r2, r1
 8008916:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800891a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800891e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	015a      	lsls	r2, r3, #5
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	4413      	add	r3, r2
 8008928:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	68ba      	ldr	r2, [r7, #8]
 8008930:	0151      	lsls	r1, r2, #5
 8008932:	68fa      	ldr	r2, [r7, #12]
 8008934:	440a      	add	r2, r1
 8008936:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800893a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800893e:	6013      	str	r3, [r2, #0]
 8008940:	e02b      	b.n	800899a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008942:	68bb      	ldr	r3, [r7, #8]
 8008944:	015a      	lsls	r2, r3, #5
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	4413      	add	r3, r2
 800894a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	2b00      	cmp	r3, #0
 8008952:	db12      	blt.n	800897a <USB_EPSetStall+0xae>
 8008954:	68bb      	ldr	r3, [r7, #8]
 8008956:	2b00      	cmp	r3, #0
 8008958:	d00f      	beq.n	800897a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800895a:	68bb      	ldr	r3, [r7, #8]
 800895c:	015a      	lsls	r2, r3, #5
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	4413      	add	r3, r2
 8008962:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	68ba      	ldr	r2, [r7, #8]
 800896a:	0151      	lsls	r1, r2, #5
 800896c:	68fa      	ldr	r2, [r7, #12]
 800896e:	440a      	add	r2, r1
 8008970:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008974:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008978:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800897a:	68bb      	ldr	r3, [r7, #8]
 800897c:	015a      	lsls	r2, r3, #5
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	4413      	add	r3, r2
 8008982:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	68ba      	ldr	r2, [r7, #8]
 800898a:	0151      	lsls	r1, r2, #5
 800898c:	68fa      	ldr	r2, [r7, #12]
 800898e:	440a      	add	r2, r1
 8008990:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008994:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008998:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800899a:	2300      	movs	r3, #0
}
 800899c:	4618      	mov	r0, r3
 800899e:	3714      	adds	r7, #20
 80089a0:	46bd      	mov	sp, r7
 80089a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a6:	4770      	bx	lr

080089a8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80089a8:	b480      	push	{r7}
 80089aa:	b085      	sub	sp, #20
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
 80089b0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	781b      	ldrb	r3, [r3, #0]
 80089ba:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80089bc:	683b      	ldr	r3, [r7, #0]
 80089be:	785b      	ldrb	r3, [r3, #1]
 80089c0:	2b01      	cmp	r3, #1
 80089c2:	d128      	bne.n	8008a16 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	015a      	lsls	r2, r3, #5
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	4413      	add	r3, r2
 80089cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	68ba      	ldr	r2, [r7, #8]
 80089d4:	0151      	lsls	r1, r2, #5
 80089d6:	68fa      	ldr	r2, [r7, #12]
 80089d8:	440a      	add	r2, r1
 80089da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80089de:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80089e2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	791b      	ldrb	r3, [r3, #4]
 80089e8:	2b03      	cmp	r3, #3
 80089ea:	d003      	beq.n	80089f4 <USB_EPClearStall+0x4c>
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	791b      	ldrb	r3, [r3, #4]
 80089f0:	2b02      	cmp	r3, #2
 80089f2:	d138      	bne.n	8008a66 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	015a      	lsls	r2, r3, #5
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	4413      	add	r3, r2
 80089fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	68ba      	ldr	r2, [r7, #8]
 8008a04:	0151      	lsls	r1, r2, #5
 8008a06:	68fa      	ldr	r2, [r7, #12]
 8008a08:	440a      	add	r2, r1
 8008a0a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a12:	6013      	str	r3, [r2, #0]
 8008a14:	e027      	b.n	8008a66 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008a16:	68bb      	ldr	r3, [r7, #8]
 8008a18:	015a      	lsls	r2, r3, #5
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	4413      	add	r3, r2
 8008a1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	68ba      	ldr	r2, [r7, #8]
 8008a26:	0151      	lsls	r1, r2, #5
 8008a28:	68fa      	ldr	r2, [r7, #12]
 8008a2a:	440a      	add	r2, r1
 8008a2c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a30:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008a34:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008a36:	683b      	ldr	r3, [r7, #0]
 8008a38:	791b      	ldrb	r3, [r3, #4]
 8008a3a:	2b03      	cmp	r3, #3
 8008a3c:	d003      	beq.n	8008a46 <USB_EPClearStall+0x9e>
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	791b      	ldrb	r3, [r3, #4]
 8008a42:	2b02      	cmp	r3, #2
 8008a44:	d10f      	bne.n	8008a66 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008a46:	68bb      	ldr	r3, [r7, #8]
 8008a48:	015a      	lsls	r2, r3, #5
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	4413      	add	r3, r2
 8008a4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	68ba      	ldr	r2, [r7, #8]
 8008a56:	0151      	lsls	r1, r2, #5
 8008a58:	68fa      	ldr	r2, [r7, #12]
 8008a5a:	440a      	add	r2, r1
 8008a5c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a64:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008a66:	2300      	movs	r3, #0
}
 8008a68:	4618      	mov	r0, r3
 8008a6a:	3714      	adds	r7, #20
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a72:	4770      	bx	lr

08008a74 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008a74:	b480      	push	{r7}
 8008a76:	b085      	sub	sp, #20
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	6078      	str	r0, [r7, #4]
 8008a7c:	460b      	mov	r3, r1
 8008a7e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	68fa      	ldr	r2, [r7, #12]
 8008a8e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a92:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008a96:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a9e:	681a      	ldr	r2, [r3, #0]
 8008aa0:	78fb      	ldrb	r3, [r7, #3]
 8008aa2:	011b      	lsls	r3, r3, #4
 8008aa4:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008aa8:	68f9      	ldr	r1, [r7, #12]
 8008aaa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008aae:	4313      	orrs	r3, r2
 8008ab0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008ab2:	2300      	movs	r3, #0
}
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	3714      	adds	r7, #20
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abe:	4770      	bx	lr

08008ac0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008ac0:	b480      	push	{r7}
 8008ac2:	b085      	sub	sp, #20
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	68fa      	ldr	r2, [r7, #12]
 8008ad6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008ada:	f023 0303 	bic.w	r3, r3, #3
 8008ade:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ae6:	685b      	ldr	r3, [r3, #4]
 8008ae8:	68fa      	ldr	r2, [r7, #12]
 8008aea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008aee:	f023 0302 	bic.w	r3, r3, #2
 8008af2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008af4:	2300      	movs	r3, #0
}
 8008af6:	4618      	mov	r0, r3
 8008af8:	3714      	adds	r7, #20
 8008afa:	46bd      	mov	sp, r7
 8008afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b00:	4770      	bx	lr

08008b02 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008b02:	b480      	push	{r7}
 8008b04:	b085      	sub	sp, #20
 8008b06:	af00      	add	r7, sp, #0
 8008b08:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	68fa      	ldr	r2, [r7, #12]
 8008b18:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008b1c:	f023 0303 	bic.w	r3, r3, #3
 8008b20:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b28:	685b      	ldr	r3, [r3, #4]
 8008b2a:	68fa      	ldr	r2, [r7, #12]
 8008b2c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b30:	f043 0302 	orr.w	r3, r3, #2
 8008b34:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008b36:	2300      	movs	r3, #0
}
 8008b38:	4618      	mov	r0, r3
 8008b3a:	3714      	adds	r7, #20
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b42:	4770      	bx	lr

08008b44 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008b44:	b480      	push	{r7}
 8008b46:	b085      	sub	sp, #20
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	695b      	ldr	r3, [r3, #20]
 8008b50:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	699b      	ldr	r3, [r3, #24]
 8008b56:	68fa      	ldr	r2, [r7, #12]
 8008b58:	4013      	ands	r3, r2
 8008b5a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
}
 8008b5e:	4618      	mov	r0, r3
 8008b60:	3714      	adds	r7, #20
 8008b62:	46bd      	mov	sp, r7
 8008b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b68:	4770      	bx	lr

08008b6a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008b6a:	b480      	push	{r7}
 8008b6c:	b085      	sub	sp, #20
 8008b6e:	af00      	add	r7, sp, #0
 8008b70:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b7c:	699b      	ldr	r3, [r3, #24]
 8008b7e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b86:	69db      	ldr	r3, [r3, #28]
 8008b88:	68ba      	ldr	r2, [r7, #8]
 8008b8a:	4013      	ands	r3, r2
 8008b8c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008b8e:	68bb      	ldr	r3, [r7, #8]
 8008b90:	0c1b      	lsrs	r3, r3, #16
}
 8008b92:	4618      	mov	r0, r3
 8008b94:	3714      	adds	r7, #20
 8008b96:	46bd      	mov	sp, r7
 8008b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9c:	4770      	bx	lr

08008b9e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008b9e:	b480      	push	{r7}
 8008ba0:	b085      	sub	sp, #20
 8008ba2:	af00      	add	r7, sp, #0
 8008ba4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bb0:	699b      	ldr	r3, [r3, #24]
 8008bb2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bba:	69db      	ldr	r3, [r3, #28]
 8008bbc:	68ba      	ldr	r2, [r7, #8]
 8008bbe:	4013      	ands	r3, r2
 8008bc0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008bc2:	68bb      	ldr	r3, [r7, #8]
 8008bc4:	b29b      	uxth	r3, r3
}
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	3714      	adds	r7, #20
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd0:	4770      	bx	lr

08008bd2 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008bd2:	b480      	push	{r7}
 8008bd4:	b085      	sub	sp, #20
 8008bd6:	af00      	add	r7, sp, #0
 8008bd8:	6078      	str	r0, [r7, #4]
 8008bda:	460b      	mov	r3, r1
 8008bdc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008be2:	78fb      	ldrb	r3, [r7, #3]
 8008be4:	015a      	lsls	r2, r3, #5
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	4413      	add	r3, r2
 8008bea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008bee:	689b      	ldr	r3, [r3, #8]
 8008bf0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bf8:	695b      	ldr	r3, [r3, #20]
 8008bfa:	68ba      	ldr	r2, [r7, #8]
 8008bfc:	4013      	ands	r3, r2
 8008bfe:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008c00:	68bb      	ldr	r3, [r7, #8]
}
 8008c02:	4618      	mov	r0, r3
 8008c04:	3714      	adds	r7, #20
 8008c06:	46bd      	mov	sp, r7
 8008c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0c:	4770      	bx	lr

08008c0e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008c0e:	b480      	push	{r7}
 8008c10:	b087      	sub	sp, #28
 8008c12:	af00      	add	r7, sp, #0
 8008c14:	6078      	str	r0, [r7, #4]
 8008c16:	460b      	mov	r3, r1
 8008c18:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008c1e:	697b      	ldr	r3, [r7, #20]
 8008c20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c24:	691b      	ldr	r3, [r3, #16]
 8008c26:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008c28:	697b      	ldr	r3, [r7, #20]
 8008c2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c30:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008c32:	78fb      	ldrb	r3, [r7, #3]
 8008c34:	f003 030f 	and.w	r3, r3, #15
 8008c38:	68fa      	ldr	r2, [r7, #12]
 8008c3a:	fa22 f303 	lsr.w	r3, r2, r3
 8008c3e:	01db      	lsls	r3, r3, #7
 8008c40:	b2db      	uxtb	r3, r3
 8008c42:	693a      	ldr	r2, [r7, #16]
 8008c44:	4313      	orrs	r3, r2
 8008c46:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008c48:	78fb      	ldrb	r3, [r7, #3]
 8008c4a:	015a      	lsls	r2, r3, #5
 8008c4c:	697b      	ldr	r3, [r7, #20]
 8008c4e:	4413      	add	r3, r2
 8008c50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c54:	689b      	ldr	r3, [r3, #8]
 8008c56:	693a      	ldr	r2, [r7, #16]
 8008c58:	4013      	ands	r3, r2
 8008c5a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008c5c:	68bb      	ldr	r3, [r7, #8]
}
 8008c5e:	4618      	mov	r0, r3
 8008c60:	371c      	adds	r7, #28
 8008c62:	46bd      	mov	sp, r7
 8008c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c68:	4770      	bx	lr

08008c6a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8008c6a:	b480      	push	{r7}
 8008c6c:	b083      	sub	sp, #12
 8008c6e:	af00      	add	r7, sp, #0
 8008c70:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	695b      	ldr	r3, [r3, #20]
 8008c76:	f003 0301 	and.w	r3, r3, #1
}
 8008c7a:	4618      	mov	r0, r3
 8008c7c:	370c      	adds	r7, #12
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c84:	4770      	bx	lr

08008c86 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8008c86:	b480      	push	{r7}
 8008c88:	b085      	sub	sp, #20
 8008c8a:	af00      	add	r7, sp, #0
 8008c8c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	68fa      	ldr	r2, [r7, #12]
 8008c9c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008ca0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8008ca4:	f023 0307 	bic.w	r3, r3, #7
 8008ca8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cb0:	685b      	ldr	r3, [r3, #4]
 8008cb2:	68fa      	ldr	r2, [r7, #12]
 8008cb4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008cb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008cbc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008cbe:	2300      	movs	r3, #0
}
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	3714      	adds	r7, #20
 8008cc4:	46bd      	mov	sp, r7
 8008cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cca:	4770      	bx	lr

08008ccc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8008ccc:	b480      	push	{r7}
 8008cce:	b087      	sub	sp, #28
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	60f8      	str	r0, [r7, #12]
 8008cd4:	460b      	mov	r3, r1
 8008cd6:	607a      	str	r2, [r7, #4]
 8008cd8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	333c      	adds	r3, #60	; 0x3c
 8008ce2:	3304      	adds	r3, #4
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008ce8:	693b      	ldr	r3, [r7, #16]
 8008cea:	4a26      	ldr	r2, [pc, #152]	; (8008d84 <USB_EP0_OutStart+0xb8>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d90a      	bls.n	8008d06 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008cf0:	697b      	ldr	r3, [r7, #20]
 8008cf2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008cfc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008d00:	d101      	bne.n	8008d06 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8008d02:	2300      	movs	r3, #0
 8008d04:	e037      	b.n	8008d76 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8008d06:	697b      	ldr	r3, [r7, #20]
 8008d08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d0c:	461a      	mov	r2, r3
 8008d0e:	2300      	movs	r3, #0
 8008d10:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008d12:	697b      	ldr	r3, [r7, #20]
 8008d14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d18:	691b      	ldr	r3, [r3, #16]
 8008d1a:	697a      	ldr	r2, [r7, #20]
 8008d1c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d20:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008d24:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8008d26:	697b      	ldr	r3, [r7, #20]
 8008d28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d2c:	691b      	ldr	r3, [r3, #16]
 8008d2e:	697a      	ldr	r2, [r7, #20]
 8008d30:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d34:	f043 0318 	orr.w	r3, r3, #24
 8008d38:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8008d3a:	697b      	ldr	r3, [r7, #20]
 8008d3c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d40:	691b      	ldr	r3, [r3, #16]
 8008d42:	697a      	ldr	r2, [r7, #20]
 8008d44:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d48:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8008d4c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8008d4e:	7afb      	ldrb	r3, [r7, #11]
 8008d50:	2b01      	cmp	r3, #1
 8008d52:	d10f      	bne.n	8008d74 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008d54:	697b      	ldr	r3, [r7, #20]
 8008d56:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d5a:	461a      	mov	r2, r3
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8008d60:	697b      	ldr	r3, [r7, #20]
 8008d62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	697a      	ldr	r2, [r7, #20]
 8008d6a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d6e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8008d72:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008d74:	2300      	movs	r3, #0
}
 8008d76:	4618      	mov	r0, r3
 8008d78:	371c      	adds	r7, #28
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d80:	4770      	bx	lr
 8008d82:	bf00      	nop
 8008d84:	4f54300a 	.word	0x4f54300a

08008d88 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008d88:	b480      	push	{r7}
 8008d8a:	b085      	sub	sp, #20
 8008d8c:	af00      	add	r7, sp, #0
 8008d8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008d90:	2300      	movs	r3, #0
 8008d92:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	3301      	adds	r3, #1
 8008d98:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	4a13      	ldr	r2, [pc, #76]	; (8008dec <USB_CoreReset+0x64>)
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	d901      	bls.n	8008da6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008da2:	2303      	movs	r3, #3
 8008da4:	e01b      	b.n	8008dde <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	691b      	ldr	r3, [r3, #16]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	daf2      	bge.n	8008d94 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8008dae:	2300      	movs	r3, #0
 8008db0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	691b      	ldr	r3, [r3, #16]
 8008db6:	f043 0201 	orr.w	r2, r3, #1
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	3301      	adds	r3, #1
 8008dc2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	4a09      	ldr	r2, [pc, #36]	; (8008dec <USB_CoreReset+0x64>)
 8008dc8:	4293      	cmp	r3, r2
 8008dca:	d901      	bls.n	8008dd0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8008dcc:	2303      	movs	r3, #3
 8008dce:	e006      	b.n	8008dde <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	691b      	ldr	r3, [r3, #16]
 8008dd4:	f003 0301 	and.w	r3, r3, #1
 8008dd8:	2b01      	cmp	r3, #1
 8008dda:	d0f0      	beq.n	8008dbe <USB_CoreReset+0x36>

  return HAL_OK;
 8008ddc:	2300      	movs	r3, #0
}
 8008dde:	4618      	mov	r0, r3
 8008de0:	3714      	adds	r7, #20
 8008de2:	46bd      	mov	sp, r7
 8008de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008de8:	4770      	bx	lr
 8008dea:	bf00      	nop
 8008dec:	00030d40 	.word	0x00030d40

08008df0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8008df0:	b580      	push	{r7, lr}
 8008df2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8008df4:	4904      	ldr	r1, [pc, #16]	; (8008e08 <MX_FATFS_Init+0x18>)
 8008df6:	4805      	ldr	r0, [pc, #20]	; (8008e0c <MX_FATFS_Init+0x1c>)
 8008df8:	f004 fdf6 	bl	800d9e8 <FATFS_LinkDriver>
 8008dfc:	4603      	mov	r3, r0
 8008dfe:	461a      	mov	r2, r3
 8008e00:	4b03      	ldr	r3, [pc, #12]	; (8008e10 <MX_FATFS_Init+0x20>)
 8008e02:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8008e04:	bf00      	nop
 8008e06:	bd80      	pop	{r7, pc}
 8008e08:	2000084c 	.word	0x2000084c
 8008e0c:	20000030 	.word	0x20000030
 8008e10:	20000848 	.word	0x20000848

08008e14 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8008e14:	b480      	push	{r7}
 8008e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8008e18:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8008e1a:	4618      	mov	r0, r3
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e22:	4770      	bx	lr

08008e24 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8008e24:	b580      	push	{r7, lr}
 8008e26:	b082      	sub	sp, #8
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 8008e2e:	79fb      	ldrb	r3, [r7, #7]
 8008e30:	4618      	mov	r0, r3
 8008e32:	f000 f9d7 	bl	80091e4 <USER_SPI_initialize>
 8008e36:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8008e38:	4618      	mov	r0, r3
 8008e3a:	3708      	adds	r7, #8
 8008e3c:	46bd      	mov	sp, r7
 8008e3e:	bd80      	pop	{r7, pc}

08008e40 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b082      	sub	sp, #8
 8008e44:	af00      	add	r7, sp, #0
 8008e46:	4603      	mov	r3, r0
 8008e48:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv);
 8008e4a:	79fb      	ldrb	r3, [r7, #7]
 8008e4c:	4618      	mov	r0, r3
 8008e4e:	f000 fab5 	bl	80093bc <USER_SPI_status>
 8008e52:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8008e54:	4618      	mov	r0, r3
 8008e56:	3708      	adds	r7, #8
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	bd80      	pop	{r7, pc}

08008e5c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b084      	sub	sp, #16
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	60b9      	str	r1, [r7, #8]
 8008e64:	607a      	str	r2, [r7, #4]
 8008e66:	603b      	str	r3, [r7, #0]
 8008e68:	4603      	mov	r3, r0
 8008e6a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count);
 8008e6c:	7bf8      	ldrb	r0, [r7, #15]
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	687a      	ldr	r2, [r7, #4]
 8008e72:	68b9      	ldr	r1, [r7, #8]
 8008e74:	f000 fab8 	bl	80093e8 <USER_SPI_read>
 8008e78:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	3710      	adds	r7, #16
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	bd80      	pop	{r7, pc}

08008e82 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8008e82:	b580      	push	{r7, lr}
 8008e84:	b084      	sub	sp, #16
 8008e86:	af00      	add	r7, sp, #0
 8008e88:	60b9      	str	r1, [r7, #8]
 8008e8a:	607a      	str	r2, [r7, #4]
 8008e8c:	603b      	str	r3, [r7, #0]
 8008e8e:	4603      	mov	r3, r0
 8008e90:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return USER_SPI_write(pdrv, buff, sector, count);
 8008e92:	7bf8      	ldrb	r0, [r7, #15]
 8008e94:	683b      	ldr	r3, [r7, #0]
 8008e96:	687a      	ldr	r2, [r7, #4]
 8008e98:	68b9      	ldr	r1, [r7, #8]
 8008e9a:	f000 fb0b 	bl	80094b4 <USER_SPI_write>
 8008e9e:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8008ea0:	4618      	mov	r0, r3
 8008ea2:	3710      	adds	r7, #16
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	bd80      	pop	{r7, pc}

08008ea8 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8008ea8:	b580      	push	{r7, lr}
 8008eaa:	b082      	sub	sp, #8
 8008eac:	af00      	add	r7, sp, #0
 8008eae:	4603      	mov	r3, r0
 8008eb0:	603a      	str	r2, [r7, #0]
 8008eb2:	71fb      	strb	r3, [r7, #7]
 8008eb4:	460b      	mov	r3, r1
 8008eb6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return USER_SPI_ioctl(pdrv, cmd, buff);
 8008eb8:	79b9      	ldrb	r1, [r7, #6]
 8008eba:	79fb      	ldrb	r3, [r7, #7]
 8008ebc:	683a      	ldr	r2, [r7, #0]
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	f000 fb74 	bl	80095ac <USER_SPI_ioctl>
 8008ec4:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	3708      	adds	r7, #8
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	bd80      	pop	{r7, pc}
	...

08008ed0 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8008ed0:	b580      	push	{r7, lr}
 8008ed2:	b082      	sub	sp, #8
 8008ed4:	af00      	add	r7, sp, #0
 8008ed6:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8008ed8:	f7f9 fa42 	bl	8002360 <HAL_GetTick>
 8008edc:	4603      	mov	r3, r0
 8008ede:	4a04      	ldr	r2, [pc, #16]	; (8008ef0 <SPI_Timer_On+0x20>)
 8008ee0:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8008ee2:	4a04      	ldr	r2, [pc, #16]	; (8008ef4 <SPI_Timer_On+0x24>)
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	6013      	str	r3, [r2, #0]
}
 8008ee8:	bf00      	nop
 8008eea:	3708      	adds	r7, #8
 8008eec:	46bd      	mov	sp, r7
 8008eee:	bd80      	pop	{r7, pc}
 8008ef0:	20000854 	.word	0x20000854
 8008ef4:	20000858 	.word	0x20000858

08008ef8 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8008efc:	f7f9 fa30 	bl	8002360 <HAL_GetTick>
 8008f00:	4602      	mov	r2, r0
 8008f02:	4b06      	ldr	r3, [pc, #24]	; (8008f1c <SPI_Timer_Status+0x24>)
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	1ad2      	subs	r2, r2, r3
 8008f08:	4b05      	ldr	r3, [pc, #20]	; (8008f20 <SPI_Timer_Status+0x28>)
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	429a      	cmp	r2, r3
 8008f0e:	bf34      	ite	cc
 8008f10:	2301      	movcc	r3, #1
 8008f12:	2300      	movcs	r3, #0
 8008f14:	b2db      	uxtb	r3, r3
}
 8008f16:	4618      	mov	r0, r3
 8008f18:	bd80      	pop	{r7, pc}
 8008f1a:	bf00      	nop
 8008f1c:	20000854 	.word	0x20000854
 8008f20:	20000858 	.word	0x20000858

08008f24 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8008f24:	b580      	push	{r7, lr}
 8008f26:	b086      	sub	sp, #24
 8008f28:	af02      	add	r7, sp, #8
 8008f2a:	4603      	mov	r3, r0
 8008f2c:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8008f2e:	f107 020f 	add.w	r2, r7, #15
 8008f32:	1df9      	adds	r1, r7, #7
 8008f34:	2332      	movs	r3, #50	; 0x32
 8008f36:	9300      	str	r3, [sp, #0]
 8008f38:	2301      	movs	r3, #1
 8008f3a:	4804      	ldr	r0, [pc, #16]	; (8008f4c <xchg_spi+0x28>)
 8008f3c:	f7fd f895 	bl	800606a <HAL_SPI_TransmitReceive>
    return rxDat;
 8008f40:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f42:	4618      	mov	r0, r3
 8008f44:	3710      	adds	r7, #16
 8008f46:	46bd      	mov	sp, r7
 8008f48:	bd80      	pop	{r7, pc}
 8008f4a:	bf00      	nop
 8008f4c:	20000204 	.word	0x20000204

08008f50 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8008f50:	b590      	push	{r4, r7, lr}
 8008f52:	b085      	sub	sp, #20
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
 8008f58:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	60fb      	str	r3, [r7, #12]
 8008f5e:	e00a      	b.n	8008f76 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8008f60:	687a      	ldr	r2, [r7, #4]
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	18d4      	adds	r4, r2, r3
 8008f66:	20ff      	movs	r0, #255	; 0xff
 8008f68:	f7ff ffdc 	bl	8008f24 <xchg_spi>
 8008f6c:	4603      	mov	r3, r0
 8008f6e:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	3301      	adds	r3, #1
 8008f74:	60fb      	str	r3, [r7, #12]
 8008f76:	68fa      	ldr	r2, [r7, #12]
 8008f78:	683b      	ldr	r3, [r7, #0]
 8008f7a:	429a      	cmp	r2, r3
 8008f7c:	d3f0      	bcc.n	8008f60 <rcvr_spi_multi+0x10>
	}
}
 8008f7e:	bf00      	nop
 8008f80:	bf00      	nop
 8008f82:	3714      	adds	r7, #20
 8008f84:	46bd      	mov	sp, r7
 8008f86:	bd90      	pop	{r4, r7, pc}

08008f88 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b082      	sub	sp, #8
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
 8008f90:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8008f92:	683b      	ldr	r3, [r7, #0]
 8008f94:	b29a      	uxth	r2, r3
 8008f96:	f04f 33ff 	mov.w	r3, #4294967295
 8008f9a:	6879      	ldr	r1, [r7, #4]
 8008f9c:	4803      	ldr	r0, [pc, #12]	; (8008fac <xmit_spi_multi+0x24>)
 8008f9e:	f7fc ff28 	bl	8005df2 <HAL_SPI_Transmit>
}
 8008fa2:	bf00      	nop
 8008fa4:	3708      	adds	r7, #8
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	bd80      	pop	{r7, pc}
 8008faa:	bf00      	nop
 8008fac:	20000204 	.word	0x20000204

08008fb0 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8008fb0:	b580      	push	{r7, lr}
 8008fb2:	b086      	sub	sp, #24
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8008fb8:	f7f9 f9d2 	bl	8002360 <HAL_GetTick>
 8008fbc:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8008fc2:	20ff      	movs	r0, #255	; 0xff
 8008fc4:	f7ff ffae 	bl	8008f24 <xchg_spi>
 8008fc8:	4603      	mov	r3, r0
 8008fca:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8008fcc:	7bfb      	ldrb	r3, [r7, #15]
 8008fce:	2bff      	cmp	r3, #255	; 0xff
 8008fd0:	d007      	beq.n	8008fe2 <wait_ready+0x32>
 8008fd2:	f7f9 f9c5 	bl	8002360 <HAL_GetTick>
 8008fd6:	4602      	mov	r2, r0
 8008fd8:	697b      	ldr	r3, [r7, #20]
 8008fda:	1ad3      	subs	r3, r2, r3
 8008fdc:	693a      	ldr	r2, [r7, #16]
 8008fde:	429a      	cmp	r2, r3
 8008fe0:	d8ef      	bhi.n	8008fc2 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8008fe2:	7bfb      	ldrb	r3, [r7, #15]
 8008fe4:	2bff      	cmp	r3, #255	; 0xff
 8008fe6:	bf0c      	ite	eq
 8008fe8:	2301      	moveq	r3, #1
 8008fea:	2300      	movne	r3, #0
 8008fec:	b2db      	uxtb	r3, r3
}
 8008fee:	4618      	mov	r0, r3
 8008ff0:	3718      	adds	r7, #24
 8008ff2:	46bd      	mov	sp, r7
 8008ff4:	bd80      	pop	{r7, pc}
	...

08008ff8 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8008ffc:	2201      	movs	r2, #1
 8008ffe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009002:	4804      	ldr	r0, [pc, #16]	; (8009014 <despiselect+0x1c>)
 8009004:	f7f9 fc8a 	bl	800291c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8009008:	20ff      	movs	r0, #255	; 0xff
 800900a:	f7ff ff8b 	bl	8008f24 <xchg_spi>

}
 800900e:	bf00      	nop
 8009010:	bd80      	pop	{r7, pc}
 8009012:	bf00      	nop
 8009014:	40020400 	.word	0x40020400

08009018 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8009018:	b580      	push	{r7, lr}
 800901a:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 800901c:	2200      	movs	r2, #0
 800901e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8009022:	480a      	ldr	r0, [pc, #40]	; (800904c <spiselect+0x34>)
 8009024:	f7f9 fc7a 	bl	800291c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8009028:	20ff      	movs	r0, #255	; 0xff
 800902a:	f7ff ff7b 	bl	8008f24 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 800902e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009032:	f7ff ffbd 	bl	8008fb0 <wait_ready>
 8009036:	4603      	mov	r3, r0
 8009038:	2b00      	cmp	r3, #0
 800903a:	d001      	beq.n	8009040 <spiselect+0x28>
 800903c:	2301      	movs	r3, #1
 800903e:	e002      	b.n	8009046 <spiselect+0x2e>

	despiselect();
 8009040:	f7ff ffda 	bl	8008ff8 <despiselect>
	return 0;	/* Timeout */
 8009044:	2300      	movs	r3, #0
}
 8009046:	4618      	mov	r0, r3
 8009048:	bd80      	pop	{r7, pc}
 800904a:	bf00      	nop
 800904c:	40020400 	.word	0x40020400

08009050 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8009050:	b580      	push	{r7, lr}
 8009052:	b084      	sub	sp, #16
 8009054:	af00      	add	r7, sp, #0
 8009056:	6078      	str	r0, [r7, #4]
 8009058:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800905a:	20c8      	movs	r0, #200	; 0xc8
 800905c:	f7ff ff38 	bl	8008ed0 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8009060:	20ff      	movs	r0, #255	; 0xff
 8009062:	f7ff ff5f 	bl	8008f24 <xchg_spi>
 8009066:	4603      	mov	r3, r0
 8009068:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800906a:	7bfb      	ldrb	r3, [r7, #15]
 800906c:	2bff      	cmp	r3, #255	; 0xff
 800906e:	d104      	bne.n	800907a <rcvr_datablock+0x2a>
 8009070:	f7ff ff42 	bl	8008ef8 <SPI_Timer_Status>
 8009074:	4603      	mov	r3, r0
 8009076:	2b00      	cmp	r3, #0
 8009078:	d1f2      	bne.n	8009060 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800907a:	7bfb      	ldrb	r3, [r7, #15]
 800907c:	2bfe      	cmp	r3, #254	; 0xfe
 800907e:	d001      	beq.n	8009084 <rcvr_datablock+0x34>
 8009080:	2300      	movs	r3, #0
 8009082:	e00a      	b.n	800909a <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8009084:	6839      	ldr	r1, [r7, #0]
 8009086:	6878      	ldr	r0, [r7, #4]
 8009088:	f7ff ff62 	bl	8008f50 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800908c:	20ff      	movs	r0, #255	; 0xff
 800908e:	f7ff ff49 	bl	8008f24 <xchg_spi>
 8009092:	20ff      	movs	r0, #255	; 0xff
 8009094:	f7ff ff46 	bl	8008f24 <xchg_spi>

	return 1;						/* Function succeeded */
 8009098:	2301      	movs	r3, #1
}
 800909a:	4618      	mov	r0, r3
 800909c:	3710      	adds	r7, #16
 800909e:	46bd      	mov	sp, r7
 80090a0:	bd80      	pop	{r7, pc}

080090a2 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 80090a2:	b580      	push	{r7, lr}
 80090a4:	b084      	sub	sp, #16
 80090a6:	af00      	add	r7, sp, #0
 80090a8:	6078      	str	r0, [r7, #4]
 80090aa:	460b      	mov	r3, r1
 80090ac:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 80090ae:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80090b2:	f7ff ff7d 	bl	8008fb0 <wait_ready>
 80090b6:	4603      	mov	r3, r0
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d101      	bne.n	80090c0 <xmit_datablock+0x1e>
 80090bc:	2300      	movs	r3, #0
 80090be:	e01e      	b.n	80090fe <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 80090c0:	78fb      	ldrb	r3, [r7, #3]
 80090c2:	4618      	mov	r0, r3
 80090c4:	f7ff ff2e 	bl	8008f24 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 80090c8:	78fb      	ldrb	r3, [r7, #3]
 80090ca:	2bfd      	cmp	r3, #253	; 0xfd
 80090cc:	d016      	beq.n	80090fc <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 80090ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80090d2:	6878      	ldr	r0, [r7, #4]
 80090d4:	f7ff ff58 	bl	8008f88 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 80090d8:	20ff      	movs	r0, #255	; 0xff
 80090da:	f7ff ff23 	bl	8008f24 <xchg_spi>
 80090de:	20ff      	movs	r0, #255	; 0xff
 80090e0:	f7ff ff20 	bl	8008f24 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 80090e4:	20ff      	movs	r0, #255	; 0xff
 80090e6:	f7ff ff1d 	bl	8008f24 <xchg_spi>
 80090ea:	4603      	mov	r3, r0
 80090ec:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 80090ee:	7bfb      	ldrb	r3, [r7, #15]
 80090f0:	f003 031f 	and.w	r3, r3, #31
 80090f4:	2b05      	cmp	r3, #5
 80090f6:	d001      	beq.n	80090fc <xmit_datablock+0x5a>
 80090f8:	2300      	movs	r3, #0
 80090fa:	e000      	b.n	80090fe <xmit_datablock+0x5c>
	}
	return 1;
 80090fc:	2301      	movs	r3, #1
}
 80090fe:	4618      	mov	r0, r3
 8009100:	3710      	adds	r7, #16
 8009102:	46bd      	mov	sp, r7
 8009104:	bd80      	pop	{r7, pc}

08009106 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8009106:	b580      	push	{r7, lr}
 8009108:	b084      	sub	sp, #16
 800910a:	af00      	add	r7, sp, #0
 800910c:	4603      	mov	r3, r0
 800910e:	6039      	str	r1, [r7, #0]
 8009110:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8009112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009116:	2b00      	cmp	r3, #0
 8009118:	da0e      	bge.n	8009138 <send_cmd+0x32>
		cmd &= 0x7F;
 800911a:	79fb      	ldrb	r3, [r7, #7]
 800911c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009120:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8009122:	2100      	movs	r1, #0
 8009124:	2037      	movs	r0, #55	; 0x37
 8009126:	f7ff ffee 	bl	8009106 <send_cmd>
 800912a:	4603      	mov	r3, r0
 800912c:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800912e:	7bbb      	ldrb	r3, [r7, #14]
 8009130:	2b01      	cmp	r3, #1
 8009132:	d901      	bls.n	8009138 <send_cmd+0x32>
 8009134:	7bbb      	ldrb	r3, [r7, #14]
 8009136:	e051      	b.n	80091dc <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8009138:	79fb      	ldrb	r3, [r7, #7]
 800913a:	2b0c      	cmp	r3, #12
 800913c:	d008      	beq.n	8009150 <send_cmd+0x4a>
		despiselect();
 800913e:	f7ff ff5b 	bl	8008ff8 <despiselect>
		if (!spiselect()) return 0xFF;
 8009142:	f7ff ff69 	bl	8009018 <spiselect>
 8009146:	4603      	mov	r3, r0
 8009148:	2b00      	cmp	r3, #0
 800914a:	d101      	bne.n	8009150 <send_cmd+0x4a>
 800914c:	23ff      	movs	r3, #255	; 0xff
 800914e:	e045      	b.n	80091dc <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8009150:	79fb      	ldrb	r3, [r7, #7]
 8009152:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009156:	b2db      	uxtb	r3, r3
 8009158:	4618      	mov	r0, r3
 800915a:	f7ff fee3 	bl	8008f24 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	0e1b      	lsrs	r3, r3, #24
 8009162:	b2db      	uxtb	r3, r3
 8009164:	4618      	mov	r0, r3
 8009166:	f7ff fedd 	bl	8008f24 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800916a:	683b      	ldr	r3, [r7, #0]
 800916c:	0c1b      	lsrs	r3, r3, #16
 800916e:	b2db      	uxtb	r3, r3
 8009170:	4618      	mov	r0, r3
 8009172:	f7ff fed7 	bl	8008f24 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	0a1b      	lsrs	r3, r3, #8
 800917a:	b2db      	uxtb	r3, r3
 800917c:	4618      	mov	r0, r3
 800917e:	f7ff fed1 	bl	8008f24 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8009182:	683b      	ldr	r3, [r7, #0]
 8009184:	b2db      	uxtb	r3, r3
 8009186:	4618      	mov	r0, r3
 8009188:	f7ff fecc 	bl	8008f24 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800918c:	2301      	movs	r3, #1
 800918e:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8009190:	79fb      	ldrb	r3, [r7, #7]
 8009192:	2b00      	cmp	r3, #0
 8009194:	d101      	bne.n	800919a <send_cmd+0x94>
 8009196:	2395      	movs	r3, #149	; 0x95
 8009198:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800919a:	79fb      	ldrb	r3, [r7, #7]
 800919c:	2b08      	cmp	r3, #8
 800919e:	d101      	bne.n	80091a4 <send_cmd+0x9e>
 80091a0:	2387      	movs	r3, #135	; 0x87
 80091a2:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 80091a4:	7bfb      	ldrb	r3, [r7, #15]
 80091a6:	4618      	mov	r0, r3
 80091a8:	f7ff febc 	bl	8008f24 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 80091ac:	79fb      	ldrb	r3, [r7, #7]
 80091ae:	2b0c      	cmp	r3, #12
 80091b0:	d102      	bne.n	80091b8 <send_cmd+0xb2>
 80091b2:	20ff      	movs	r0, #255	; 0xff
 80091b4:	f7ff feb6 	bl	8008f24 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 80091b8:	230a      	movs	r3, #10
 80091ba:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 80091bc:	20ff      	movs	r0, #255	; 0xff
 80091be:	f7ff feb1 	bl	8008f24 <xchg_spi>
 80091c2:	4603      	mov	r3, r0
 80091c4:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 80091c6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	da05      	bge.n	80091da <send_cmd+0xd4>
 80091ce:	7bfb      	ldrb	r3, [r7, #15]
 80091d0:	3b01      	subs	r3, #1
 80091d2:	73fb      	strb	r3, [r7, #15]
 80091d4:	7bfb      	ldrb	r3, [r7, #15]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d1f0      	bne.n	80091bc <send_cmd+0xb6>

	return res;							/* Return received response */
 80091da:	7bbb      	ldrb	r3, [r7, #14]
}
 80091dc:	4618      	mov	r0, r3
 80091de:	3710      	adds	r7, #16
 80091e0:	46bd      	mov	sp, r7
 80091e2:	bd80      	pop	{r7, pc}

080091e4 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 80091e4:	b590      	push	{r4, r7, lr}
 80091e6:	b085      	sub	sp, #20
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	4603      	mov	r3, r0
 80091ec:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80091ee:	79fb      	ldrb	r3, [r7, #7]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d001      	beq.n	80091f8 <USER_SPI_initialize+0x14>
 80091f4:	2301      	movs	r3, #1
 80091f6:	e0d6      	b.n	80093a6 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 80091f8:	4b6d      	ldr	r3, [pc, #436]	; (80093b0 <USER_SPI_initialize+0x1cc>)
 80091fa:	781b      	ldrb	r3, [r3, #0]
 80091fc:	b2db      	uxtb	r3, r3
 80091fe:	f003 0302 	and.w	r3, r3, #2
 8009202:	2b00      	cmp	r3, #0
 8009204:	d003      	beq.n	800920e <USER_SPI_initialize+0x2a>
 8009206:	4b6a      	ldr	r3, [pc, #424]	; (80093b0 <USER_SPI_initialize+0x1cc>)
 8009208:	781b      	ldrb	r3, [r3, #0]
 800920a:	b2db      	uxtb	r3, r3
 800920c:	e0cb      	b.n	80093a6 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 800920e:	4b69      	ldr	r3, [pc, #420]	; (80093b4 <USER_SPI_initialize+0x1d0>)
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8009218:	4b66      	ldr	r3, [pc, #408]	; (80093b4 <USER_SPI_initialize+0x1d0>)
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8009220:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8009222:	230a      	movs	r3, #10
 8009224:	73fb      	strb	r3, [r7, #15]
 8009226:	e005      	b.n	8009234 <USER_SPI_initialize+0x50>
 8009228:	20ff      	movs	r0, #255	; 0xff
 800922a:	f7ff fe7b 	bl	8008f24 <xchg_spi>
 800922e:	7bfb      	ldrb	r3, [r7, #15]
 8009230:	3b01      	subs	r3, #1
 8009232:	73fb      	strb	r3, [r7, #15]
 8009234:	7bfb      	ldrb	r3, [r7, #15]
 8009236:	2b00      	cmp	r3, #0
 8009238:	d1f6      	bne.n	8009228 <USER_SPI_initialize+0x44>

	ty = 0;
 800923a:	2300      	movs	r3, #0
 800923c:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800923e:	2100      	movs	r1, #0
 8009240:	2000      	movs	r0, #0
 8009242:	f7ff ff60 	bl	8009106 <send_cmd>
 8009246:	4603      	mov	r3, r0
 8009248:	2b01      	cmp	r3, #1
 800924a:	f040 808b 	bne.w	8009364 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800924e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009252:	f7ff fe3d 	bl	8008ed0 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8009256:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800925a:	2008      	movs	r0, #8
 800925c:	f7ff ff53 	bl	8009106 <send_cmd>
 8009260:	4603      	mov	r3, r0
 8009262:	2b01      	cmp	r3, #1
 8009264:	d151      	bne.n	800930a <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8009266:	2300      	movs	r3, #0
 8009268:	73fb      	strb	r3, [r7, #15]
 800926a:	e00d      	b.n	8009288 <USER_SPI_initialize+0xa4>
 800926c:	7bfc      	ldrb	r4, [r7, #15]
 800926e:	20ff      	movs	r0, #255	; 0xff
 8009270:	f7ff fe58 	bl	8008f24 <xchg_spi>
 8009274:	4603      	mov	r3, r0
 8009276:	461a      	mov	r2, r3
 8009278:	f104 0310 	add.w	r3, r4, #16
 800927c:	443b      	add	r3, r7
 800927e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8009282:	7bfb      	ldrb	r3, [r7, #15]
 8009284:	3301      	adds	r3, #1
 8009286:	73fb      	strb	r3, [r7, #15]
 8009288:	7bfb      	ldrb	r3, [r7, #15]
 800928a:	2b03      	cmp	r3, #3
 800928c:	d9ee      	bls.n	800926c <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800928e:	7abb      	ldrb	r3, [r7, #10]
 8009290:	2b01      	cmp	r3, #1
 8009292:	d167      	bne.n	8009364 <USER_SPI_initialize+0x180>
 8009294:	7afb      	ldrb	r3, [r7, #11]
 8009296:	2baa      	cmp	r3, #170	; 0xaa
 8009298:	d164      	bne.n	8009364 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800929a:	bf00      	nop
 800929c:	f7ff fe2c 	bl	8008ef8 <SPI_Timer_Status>
 80092a0:	4603      	mov	r3, r0
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d007      	beq.n	80092b6 <USER_SPI_initialize+0xd2>
 80092a6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80092aa:	20a9      	movs	r0, #169	; 0xa9
 80092ac:	f7ff ff2b 	bl	8009106 <send_cmd>
 80092b0:	4603      	mov	r3, r0
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d1f2      	bne.n	800929c <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 80092b6:	f7ff fe1f 	bl	8008ef8 <SPI_Timer_Status>
 80092ba:	4603      	mov	r3, r0
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d051      	beq.n	8009364 <USER_SPI_initialize+0x180>
 80092c0:	2100      	movs	r1, #0
 80092c2:	203a      	movs	r0, #58	; 0x3a
 80092c4:	f7ff ff1f 	bl	8009106 <send_cmd>
 80092c8:	4603      	mov	r3, r0
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d14a      	bne.n	8009364 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80092ce:	2300      	movs	r3, #0
 80092d0:	73fb      	strb	r3, [r7, #15]
 80092d2:	e00d      	b.n	80092f0 <USER_SPI_initialize+0x10c>
 80092d4:	7bfc      	ldrb	r4, [r7, #15]
 80092d6:	20ff      	movs	r0, #255	; 0xff
 80092d8:	f7ff fe24 	bl	8008f24 <xchg_spi>
 80092dc:	4603      	mov	r3, r0
 80092de:	461a      	mov	r2, r3
 80092e0:	f104 0310 	add.w	r3, r4, #16
 80092e4:	443b      	add	r3, r7
 80092e6:	f803 2c08 	strb.w	r2, [r3, #-8]
 80092ea:	7bfb      	ldrb	r3, [r7, #15]
 80092ec:	3301      	adds	r3, #1
 80092ee:	73fb      	strb	r3, [r7, #15]
 80092f0:	7bfb      	ldrb	r3, [r7, #15]
 80092f2:	2b03      	cmp	r3, #3
 80092f4:	d9ee      	bls.n	80092d4 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 80092f6:	7a3b      	ldrb	r3, [r7, #8]
 80092f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d001      	beq.n	8009304 <USER_SPI_initialize+0x120>
 8009300:	230c      	movs	r3, #12
 8009302:	e000      	b.n	8009306 <USER_SPI_initialize+0x122>
 8009304:	2304      	movs	r3, #4
 8009306:	737b      	strb	r3, [r7, #13]
 8009308:	e02c      	b.n	8009364 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800930a:	2100      	movs	r1, #0
 800930c:	20a9      	movs	r0, #169	; 0xa9
 800930e:	f7ff fefa 	bl	8009106 <send_cmd>
 8009312:	4603      	mov	r3, r0
 8009314:	2b01      	cmp	r3, #1
 8009316:	d804      	bhi.n	8009322 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8009318:	2302      	movs	r3, #2
 800931a:	737b      	strb	r3, [r7, #13]
 800931c:	23a9      	movs	r3, #169	; 0xa9
 800931e:	73bb      	strb	r3, [r7, #14]
 8009320:	e003      	b.n	800932a <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8009322:	2301      	movs	r3, #1
 8009324:	737b      	strb	r3, [r7, #13]
 8009326:	2301      	movs	r3, #1
 8009328:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800932a:	bf00      	nop
 800932c:	f7ff fde4 	bl	8008ef8 <SPI_Timer_Status>
 8009330:	4603      	mov	r3, r0
 8009332:	2b00      	cmp	r3, #0
 8009334:	d007      	beq.n	8009346 <USER_SPI_initialize+0x162>
 8009336:	7bbb      	ldrb	r3, [r7, #14]
 8009338:	2100      	movs	r1, #0
 800933a:	4618      	mov	r0, r3
 800933c:	f7ff fee3 	bl	8009106 <send_cmd>
 8009340:	4603      	mov	r3, r0
 8009342:	2b00      	cmp	r3, #0
 8009344:	d1f2      	bne.n	800932c <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8009346:	f7ff fdd7 	bl	8008ef8 <SPI_Timer_Status>
 800934a:	4603      	mov	r3, r0
 800934c:	2b00      	cmp	r3, #0
 800934e:	d007      	beq.n	8009360 <USER_SPI_initialize+0x17c>
 8009350:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009354:	2010      	movs	r0, #16
 8009356:	f7ff fed6 	bl	8009106 <send_cmd>
 800935a:	4603      	mov	r3, r0
 800935c:	2b00      	cmp	r3, #0
 800935e:	d001      	beq.n	8009364 <USER_SPI_initialize+0x180>
				ty = 0;
 8009360:	2300      	movs	r3, #0
 8009362:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8009364:	4a14      	ldr	r2, [pc, #80]	; (80093b8 <USER_SPI_initialize+0x1d4>)
 8009366:	7b7b      	ldrb	r3, [r7, #13]
 8009368:	7013      	strb	r3, [r2, #0]
	despiselect();
 800936a:	f7ff fe45 	bl	8008ff8 <despiselect>

	if (ty) {			/* OK */
 800936e:	7b7b      	ldrb	r3, [r7, #13]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d012      	beq.n	800939a <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8009374:	4b0f      	ldr	r3, [pc, #60]	; (80093b4 <USER_SPI_initialize+0x1d0>)
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800937e:	4b0d      	ldr	r3, [pc, #52]	; (80093b4 <USER_SPI_initialize+0x1d0>)
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	f042 0210 	orr.w	r2, r2, #16
 8009386:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8009388:	4b09      	ldr	r3, [pc, #36]	; (80093b0 <USER_SPI_initialize+0x1cc>)
 800938a:	781b      	ldrb	r3, [r3, #0]
 800938c:	b2db      	uxtb	r3, r3
 800938e:	f023 0301 	bic.w	r3, r3, #1
 8009392:	b2da      	uxtb	r2, r3
 8009394:	4b06      	ldr	r3, [pc, #24]	; (80093b0 <USER_SPI_initialize+0x1cc>)
 8009396:	701a      	strb	r2, [r3, #0]
 8009398:	e002      	b.n	80093a0 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800939a:	4b05      	ldr	r3, [pc, #20]	; (80093b0 <USER_SPI_initialize+0x1cc>)
 800939c:	2201      	movs	r2, #1
 800939e:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 80093a0:	4b03      	ldr	r3, [pc, #12]	; (80093b0 <USER_SPI_initialize+0x1cc>)
 80093a2:	781b      	ldrb	r3, [r3, #0]
 80093a4:	b2db      	uxtb	r3, r3
}
 80093a6:	4618      	mov	r0, r3
 80093a8:	3714      	adds	r7, #20
 80093aa:	46bd      	mov	sp, r7
 80093ac:	bd90      	pop	{r4, r7, pc}
 80093ae:	bf00      	nop
 80093b0:	20000044 	.word	0x20000044
 80093b4:	20000204 	.word	0x20000204
 80093b8:	20000850 	.word	0x20000850

080093bc <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 80093bc:	b480      	push	{r7}
 80093be:	b083      	sub	sp, #12
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	4603      	mov	r3, r0
 80093c4:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 80093c6:	79fb      	ldrb	r3, [r7, #7]
 80093c8:	2b00      	cmp	r3, #0
 80093ca:	d001      	beq.n	80093d0 <USER_SPI_status+0x14>
 80093cc:	2301      	movs	r3, #1
 80093ce:	e002      	b.n	80093d6 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 80093d0:	4b04      	ldr	r3, [pc, #16]	; (80093e4 <USER_SPI_status+0x28>)
 80093d2:	781b      	ldrb	r3, [r3, #0]
 80093d4:	b2db      	uxtb	r3, r3
}
 80093d6:	4618      	mov	r0, r3
 80093d8:	370c      	adds	r7, #12
 80093da:	46bd      	mov	sp, r7
 80093dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e0:	4770      	bx	lr
 80093e2:	bf00      	nop
 80093e4:	20000044 	.word	0x20000044

080093e8 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	b084      	sub	sp, #16
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	60b9      	str	r1, [r7, #8]
 80093f0:	607a      	str	r2, [r7, #4]
 80093f2:	603b      	str	r3, [r7, #0]
 80093f4:	4603      	mov	r3, r0
 80093f6:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80093f8:	7bfb      	ldrb	r3, [r7, #15]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d102      	bne.n	8009404 <USER_SPI_read+0x1c>
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	2b00      	cmp	r3, #0
 8009402:	d101      	bne.n	8009408 <USER_SPI_read+0x20>
 8009404:	2304      	movs	r3, #4
 8009406:	e04d      	b.n	80094a4 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8009408:	4b28      	ldr	r3, [pc, #160]	; (80094ac <USER_SPI_read+0xc4>)
 800940a:	781b      	ldrb	r3, [r3, #0]
 800940c:	b2db      	uxtb	r3, r3
 800940e:	f003 0301 	and.w	r3, r3, #1
 8009412:	2b00      	cmp	r3, #0
 8009414:	d001      	beq.n	800941a <USER_SPI_read+0x32>
 8009416:	2303      	movs	r3, #3
 8009418:	e044      	b.n	80094a4 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800941a:	4b25      	ldr	r3, [pc, #148]	; (80094b0 <USER_SPI_read+0xc8>)
 800941c:	781b      	ldrb	r3, [r3, #0]
 800941e:	f003 0308 	and.w	r3, r3, #8
 8009422:	2b00      	cmp	r3, #0
 8009424:	d102      	bne.n	800942c <USER_SPI_read+0x44>
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	025b      	lsls	r3, r3, #9
 800942a:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800942c:	683b      	ldr	r3, [r7, #0]
 800942e:	2b01      	cmp	r3, #1
 8009430:	d111      	bne.n	8009456 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8009432:	6879      	ldr	r1, [r7, #4]
 8009434:	2011      	movs	r0, #17
 8009436:	f7ff fe66 	bl	8009106 <send_cmd>
 800943a:	4603      	mov	r3, r0
 800943c:	2b00      	cmp	r3, #0
 800943e:	d129      	bne.n	8009494 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8009440:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009444:	68b8      	ldr	r0, [r7, #8]
 8009446:	f7ff fe03 	bl	8009050 <rcvr_datablock>
 800944a:	4603      	mov	r3, r0
 800944c:	2b00      	cmp	r3, #0
 800944e:	d021      	beq.n	8009494 <USER_SPI_read+0xac>
			count = 0;
 8009450:	2300      	movs	r3, #0
 8009452:	603b      	str	r3, [r7, #0]
 8009454:	e01e      	b.n	8009494 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8009456:	6879      	ldr	r1, [r7, #4]
 8009458:	2012      	movs	r0, #18
 800945a:	f7ff fe54 	bl	8009106 <send_cmd>
 800945e:	4603      	mov	r3, r0
 8009460:	2b00      	cmp	r3, #0
 8009462:	d117      	bne.n	8009494 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8009464:	f44f 7100 	mov.w	r1, #512	; 0x200
 8009468:	68b8      	ldr	r0, [r7, #8]
 800946a:	f7ff fdf1 	bl	8009050 <rcvr_datablock>
 800946e:	4603      	mov	r3, r0
 8009470:	2b00      	cmp	r3, #0
 8009472:	d00a      	beq.n	800948a <USER_SPI_read+0xa2>
				buff += 512;
 8009474:	68bb      	ldr	r3, [r7, #8]
 8009476:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800947a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	3b01      	subs	r3, #1
 8009480:	603b      	str	r3, [r7, #0]
 8009482:	683b      	ldr	r3, [r7, #0]
 8009484:	2b00      	cmp	r3, #0
 8009486:	d1ed      	bne.n	8009464 <USER_SPI_read+0x7c>
 8009488:	e000      	b.n	800948c <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800948a:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 800948c:	2100      	movs	r1, #0
 800948e:	200c      	movs	r0, #12
 8009490:	f7ff fe39 	bl	8009106 <send_cmd>
		}
	}
	despiselect();
 8009494:	f7ff fdb0 	bl	8008ff8 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8009498:	683b      	ldr	r3, [r7, #0]
 800949a:	2b00      	cmp	r3, #0
 800949c:	bf14      	ite	ne
 800949e:	2301      	movne	r3, #1
 80094a0:	2300      	moveq	r3, #0
 80094a2:	b2db      	uxtb	r3, r3
}
 80094a4:	4618      	mov	r0, r3
 80094a6:	3710      	adds	r7, #16
 80094a8:	46bd      	mov	sp, r7
 80094aa:	bd80      	pop	{r7, pc}
 80094ac:	20000044 	.word	0x20000044
 80094b0:	20000850 	.word	0x20000850

080094b4 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 80094b4:	b580      	push	{r7, lr}
 80094b6:	b084      	sub	sp, #16
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	60b9      	str	r1, [r7, #8]
 80094bc:	607a      	str	r2, [r7, #4]
 80094be:	603b      	str	r3, [r7, #0]
 80094c0:	4603      	mov	r3, r0
 80094c2:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80094c4:	7bfb      	ldrb	r3, [r7, #15]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d102      	bne.n	80094d0 <USER_SPI_write+0x1c>
 80094ca:	683b      	ldr	r3, [r7, #0]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d101      	bne.n	80094d4 <USER_SPI_write+0x20>
 80094d0:	2304      	movs	r3, #4
 80094d2:	e063      	b.n	800959c <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 80094d4:	4b33      	ldr	r3, [pc, #204]	; (80095a4 <USER_SPI_write+0xf0>)
 80094d6:	781b      	ldrb	r3, [r3, #0]
 80094d8:	b2db      	uxtb	r3, r3
 80094da:	f003 0301 	and.w	r3, r3, #1
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d001      	beq.n	80094e6 <USER_SPI_write+0x32>
 80094e2:	2303      	movs	r3, #3
 80094e4:	e05a      	b.n	800959c <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 80094e6:	4b2f      	ldr	r3, [pc, #188]	; (80095a4 <USER_SPI_write+0xf0>)
 80094e8:	781b      	ldrb	r3, [r3, #0]
 80094ea:	b2db      	uxtb	r3, r3
 80094ec:	f003 0304 	and.w	r3, r3, #4
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d001      	beq.n	80094f8 <USER_SPI_write+0x44>
 80094f4:	2302      	movs	r3, #2
 80094f6:	e051      	b.n	800959c <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 80094f8:	4b2b      	ldr	r3, [pc, #172]	; (80095a8 <USER_SPI_write+0xf4>)
 80094fa:	781b      	ldrb	r3, [r3, #0]
 80094fc:	f003 0308 	and.w	r3, r3, #8
 8009500:	2b00      	cmp	r3, #0
 8009502:	d102      	bne.n	800950a <USER_SPI_write+0x56>
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	025b      	lsls	r3, r3, #9
 8009508:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800950a:	683b      	ldr	r3, [r7, #0]
 800950c:	2b01      	cmp	r3, #1
 800950e:	d110      	bne.n	8009532 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8009510:	6879      	ldr	r1, [r7, #4]
 8009512:	2018      	movs	r0, #24
 8009514:	f7ff fdf7 	bl	8009106 <send_cmd>
 8009518:	4603      	mov	r3, r0
 800951a:	2b00      	cmp	r3, #0
 800951c:	d136      	bne.n	800958c <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800951e:	21fe      	movs	r1, #254	; 0xfe
 8009520:	68b8      	ldr	r0, [r7, #8]
 8009522:	f7ff fdbe 	bl	80090a2 <xmit_datablock>
 8009526:	4603      	mov	r3, r0
 8009528:	2b00      	cmp	r3, #0
 800952a:	d02f      	beq.n	800958c <USER_SPI_write+0xd8>
			count = 0;
 800952c:	2300      	movs	r3, #0
 800952e:	603b      	str	r3, [r7, #0]
 8009530:	e02c      	b.n	800958c <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8009532:	4b1d      	ldr	r3, [pc, #116]	; (80095a8 <USER_SPI_write+0xf4>)
 8009534:	781b      	ldrb	r3, [r3, #0]
 8009536:	f003 0306 	and.w	r3, r3, #6
 800953a:	2b00      	cmp	r3, #0
 800953c:	d003      	beq.n	8009546 <USER_SPI_write+0x92>
 800953e:	6839      	ldr	r1, [r7, #0]
 8009540:	2097      	movs	r0, #151	; 0x97
 8009542:	f7ff fde0 	bl	8009106 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8009546:	6879      	ldr	r1, [r7, #4]
 8009548:	2019      	movs	r0, #25
 800954a:	f7ff fddc 	bl	8009106 <send_cmd>
 800954e:	4603      	mov	r3, r0
 8009550:	2b00      	cmp	r3, #0
 8009552:	d11b      	bne.n	800958c <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8009554:	21fc      	movs	r1, #252	; 0xfc
 8009556:	68b8      	ldr	r0, [r7, #8]
 8009558:	f7ff fda3 	bl	80090a2 <xmit_datablock>
 800955c:	4603      	mov	r3, r0
 800955e:	2b00      	cmp	r3, #0
 8009560:	d00a      	beq.n	8009578 <USER_SPI_write+0xc4>
				buff += 512;
 8009562:	68bb      	ldr	r3, [r7, #8]
 8009564:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8009568:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800956a:	683b      	ldr	r3, [r7, #0]
 800956c:	3b01      	subs	r3, #1
 800956e:	603b      	str	r3, [r7, #0]
 8009570:	683b      	ldr	r3, [r7, #0]
 8009572:	2b00      	cmp	r3, #0
 8009574:	d1ee      	bne.n	8009554 <USER_SPI_write+0xa0>
 8009576:	e000      	b.n	800957a <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8009578:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800957a:	21fd      	movs	r1, #253	; 0xfd
 800957c:	2000      	movs	r0, #0
 800957e:	f7ff fd90 	bl	80090a2 <xmit_datablock>
 8009582:	4603      	mov	r3, r0
 8009584:	2b00      	cmp	r3, #0
 8009586:	d101      	bne.n	800958c <USER_SPI_write+0xd8>
 8009588:	2301      	movs	r3, #1
 800958a:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 800958c:	f7ff fd34 	bl	8008ff8 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	2b00      	cmp	r3, #0
 8009594:	bf14      	ite	ne
 8009596:	2301      	movne	r3, #1
 8009598:	2300      	moveq	r3, #0
 800959a:	b2db      	uxtb	r3, r3
}
 800959c:	4618      	mov	r0, r3
 800959e:	3710      	adds	r7, #16
 80095a0:	46bd      	mov	sp, r7
 80095a2:	bd80      	pop	{r7, pc}
 80095a4:	20000044 	.word	0x20000044
 80095a8:	20000850 	.word	0x20000850

080095ac <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 80095ac:	b580      	push	{r7, lr}
 80095ae:	b08c      	sub	sp, #48	; 0x30
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	4603      	mov	r3, r0
 80095b4:	603a      	str	r2, [r7, #0]
 80095b6:	71fb      	strb	r3, [r7, #7]
 80095b8:	460b      	mov	r3, r1
 80095ba:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 80095bc:	79fb      	ldrb	r3, [r7, #7]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d001      	beq.n	80095c6 <USER_SPI_ioctl+0x1a>
 80095c2:	2304      	movs	r3, #4
 80095c4:	e15a      	b.n	800987c <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80095c6:	4baf      	ldr	r3, [pc, #700]	; (8009884 <USER_SPI_ioctl+0x2d8>)
 80095c8:	781b      	ldrb	r3, [r3, #0]
 80095ca:	b2db      	uxtb	r3, r3
 80095cc:	f003 0301 	and.w	r3, r3, #1
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d001      	beq.n	80095d8 <USER_SPI_ioctl+0x2c>
 80095d4:	2303      	movs	r3, #3
 80095d6:	e151      	b.n	800987c <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 80095d8:	2301      	movs	r3, #1
 80095da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 80095de:	79bb      	ldrb	r3, [r7, #6]
 80095e0:	2b04      	cmp	r3, #4
 80095e2:	f200 8136 	bhi.w	8009852 <USER_SPI_ioctl+0x2a6>
 80095e6:	a201      	add	r2, pc, #4	; (adr r2, 80095ec <USER_SPI_ioctl+0x40>)
 80095e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095ec:	08009601 	.word	0x08009601
 80095f0:	08009615 	.word	0x08009615
 80095f4:	08009853 	.word	0x08009853
 80095f8:	080096c1 	.word	0x080096c1
 80095fc:	080097b7 	.word	0x080097b7
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8009600:	f7ff fd0a 	bl	8009018 <spiselect>
 8009604:	4603      	mov	r3, r0
 8009606:	2b00      	cmp	r3, #0
 8009608:	f000 8127 	beq.w	800985a <USER_SPI_ioctl+0x2ae>
 800960c:	2300      	movs	r3, #0
 800960e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8009612:	e122      	b.n	800985a <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8009614:	2100      	movs	r1, #0
 8009616:	2009      	movs	r0, #9
 8009618:	f7ff fd75 	bl	8009106 <send_cmd>
 800961c:	4603      	mov	r3, r0
 800961e:	2b00      	cmp	r3, #0
 8009620:	f040 811d 	bne.w	800985e <USER_SPI_ioctl+0x2b2>
 8009624:	f107 030c 	add.w	r3, r7, #12
 8009628:	2110      	movs	r1, #16
 800962a:	4618      	mov	r0, r3
 800962c:	f7ff fd10 	bl	8009050 <rcvr_datablock>
 8009630:	4603      	mov	r3, r0
 8009632:	2b00      	cmp	r3, #0
 8009634:	f000 8113 	beq.w	800985e <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8009638:	7b3b      	ldrb	r3, [r7, #12]
 800963a:	099b      	lsrs	r3, r3, #6
 800963c:	b2db      	uxtb	r3, r3
 800963e:	2b01      	cmp	r3, #1
 8009640:	d111      	bne.n	8009666 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8009642:	7d7b      	ldrb	r3, [r7, #21]
 8009644:	461a      	mov	r2, r3
 8009646:	7d3b      	ldrb	r3, [r7, #20]
 8009648:	021b      	lsls	r3, r3, #8
 800964a:	4413      	add	r3, r2
 800964c:	461a      	mov	r2, r3
 800964e:	7cfb      	ldrb	r3, [r7, #19]
 8009650:	041b      	lsls	r3, r3, #16
 8009652:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8009656:	4413      	add	r3, r2
 8009658:	3301      	adds	r3, #1
 800965a:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 800965c:	69fb      	ldr	r3, [r7, #28]
 800965e:	029a      	lsls	r2, r3, #10
 8009660:	683b      	ldr	r3, [r7, #0]
 8009662:	601a      	str	r2, [r3, #0]
 8009664:	e028      	b.n	80096b8 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8009666:	7c7b      	ldrb	r3, [r7, #17]
 8009668:	f003 030f 	and.w	r3, r3, #15
 800966c:	b2da      	uxtb	r2, r3
 800966e:	7dbb      	ldrb	r3, [r7, #22]
 8009670:	09db      	lsrs	r3, r3, #7
 8009672:	b2db      	uxtb	r3, r3
 8009674:	4413      	add	r3, r2
 8009676:	b2da      	uxtb	r2, r3
 8009678:	7d7b      	ldrb	r3, [r7, #21]
 800967a:	005b      	lsls	r3, r3, #1
 800967c:	b2db      	uxtb	r3, r3
 800967e:	f003 0306 	and.w	r3, r3, #6
 8009682:	b2db      	uxtb	r3, r3
 8009684:	4413      	add	r3, r2
 8009686:	b2db      	uxtb	r3, r3
 8009688:	3302      	adds	r3, #2
 800968a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800968e:	7d3b      	ldrb	r3, [r7, #20]
 8009690:	099b      	lsrs	r3, r3, #6
 8009692:	b2db      	uxtb	r3, r3
 8009694:	461a      	mov	r2, r3
 8009696:	7cfb      	ldrb	r3, [r7, #19]
 8009698:	009b      	lsls	r3, r3, #2
 800969a:	441a      	add	r2, r3
 800969c:	7cbb      	ldrb	r3, [r7, #18]
 800969e:	029b      	lsls	r3, r3, #10
 80096a0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80096a4:	4413      	add	r3, r2
 80096a6:	3301      	adds	r3, #1
 80096a8:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 80096aa:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80096ae:	3b09      	subs	r3, #9
 80096b0:	69fa      	ldr	r2, [r7, #28]
 80096b2:	409a      	lsls	r2, r3
 80096b4:	683b      	ldr	r3, [r7, #0]
 80096b6:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 80096b8:	2300      	movs	r3, #0
 80096ba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 80096be:	e0ce      	b.n	800985e <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 80096c0:	4b71      	ldr	r3, [pc, #452]	; (8009888 <USER_SPI_ioctl+0x2dc>)
 80096c2:	781b      	ldrb	r3, [r3, #0]
 80096c4:	f003 0304 	and.w	r3, r3, #4
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d031      	beq.n	8009730 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 80096cc:	2100      	movs	r1, #0
 80096ce:	208d      	movs	r0, #141	; 0x8d
 80096d0:	f7ff fd19 	bl	8009106 <send_cmd>
 80096d4:	4603      	mov	r3, r0
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	f040 80c3 	bne.w	8009862 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 80096dc:	20ff      	movs	r0, #255	; 0xff
 80096de:	f7ff fc21 	bl	8008f24 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 80096e2:	f107 030c 	add.w	r3, r7, #12
 80096e6:	2110      	movs	r1, #16
 80096e8:	4618      	mov	r0, r3
 80096ea:	f7ff fcb1 	bl	8009050 <rcvr_datablock>
 80096ee:	4603      	mov	r3, r0
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	f000 80b6 	beq.w	8009862 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80096f6:	2330      	movs	r3, #48	; 0x30
 80096f8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80096fc:	e007      	b.n	800970e <USER_SPI_ioctl+0x162>
 80096fe:	20ff      	movs	r0, #255	; 0xff
 8009700:	f7ff fc10 	bl	8008f24 <xchg_spi>
 8009704:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8009708:	3b01      	subs	r3, #1
 800970a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800970e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8009712:	2b00      	cmp	r3, #0
 8009714:	d1f3      	bne.n	80096fe <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8009716:	7dbb      	ldrb	r3, [r7, #22]
 8009718:	091b      	lsrs	r3, r3, #4
 800971a:	b2db      	uxtb	r3, r3
 800971c:	461a      	mov	r2, r3
 800971e:	2310      	movs	r3, #16
 8009720:	fa03 f202 	lsl.w	r2, r3, r2
 8009724:	683b      	ldr	r3, [r7, #0]
 8009726:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8009728:	2300      	movs	r3, #0
 800972a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800972e:	e098      	b.n	8009862 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8009730:	2100      	movs	r1, #0
 8009732:	2009      	movs	r0, #9
 8009734:	f7ff fce7 	bl	8009106 <send_cmd>
 8009738:	4603      	mov	r3, r0
 800973a:	2b00      	cmp	r3, #0
 800973c:	f040 8091 	bne.w	8009862 <USER_SPI_ioctl+0x2b6>
 8009740:	f107 030c 	add.w	r3, r7, #12
 8009744:	2110      	movs	r1, #16
 8009746:	4618      	mov	r0, r3
 8009748:	f7ff fc82 	bl	8009050 <rcvr_datablock>
 800974c:	4603      	mov	r3, r0
 800974e:	2b00      	cmp	r3, #0
 8009750:	f000 8087 	beq.w	8009862 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8009754:	4b4c      	ldr	r3, [pc, #304]	; (8009888 <USER_SPI_ioctl+0x2dc>)
 8009756:	781b      	ldrb	r3, [r3, #0]
 8009758:	f003 0302 	and.w	r3, r3, #2
 800975c:	2b00      	cmp	r3, #0
 800975e:	d012      	beq.n	8009786 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8009760:	7dbb      	ldrb	r3, [r7, #22]
 8009762:	005b      	lsls	r3, r3, #1
 8009764:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8009768:	7dfa      	ldrb	r2, [r7, #23]
 800976a:	09d2      	lsrs	r2, r2, #7
 800976c:	b2d2      	uxtb	r2, r2
 800976e:	4413      	add	r3, r2
 8009770:	1c5a      	adds	r2, r3, #1
 8009772:	7e7b      	ldrb	r3, [r7, #25]
 8009774:	099b      	lsrs	r3, r3, #6
 8009776:	b2db      	uxtb	r3, r3
 8009778:	3b01      	subs	r3, #1
 800977a:	fa02 f303 	lsl.w	r3, r2, r3
 800977e:	461a      	mov	r2, r3
 8009780:	683b      	ldr	r3, [r7, #0]
 8009782:	601a      	str	r2, [r3, #0]
 8009784:	e013      	b.n	80097ae <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8009786:	7dbb      	ldrb	r3, [r7, #22]
 8009788:	109b      	asrs	r3, r3, #2
 800978a:	b29b      	uxth	r3, r3
 800978c:	f003 031f 	and.w	r3, r3, #31
 8009790:	3301      	adds	r3, #1
 8009792:	7dfa      	ldrb	r2, [r7, #23]
 8009794:	00d2      	lsls	r2, r2, #3
 8009796:	f002 0218 	and.w	r2, r2, #24
 800979a:	7df9      	ldrb	r1, [r7, #23]
 800979c:	0949      	lsrs	r1, r1, #5
 800979e:	b2c9      	uxtb	r1, r1
 80097a0:	440a      	add	r2, r1
 80097a2:	3201      	adds	r2, #1
 80097a4:	fb02 f303 	mul.w	r3, r2, r3
 80097a8:	461a      	mov	r2, r3
 80097aa:	683b      	ldr	r3, [r7, #0]
 80097ac:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 80097ae:	2300      	movs	r3, #0
 80097b0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 80097b4:	e055      	b.n	8009862 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 80097b6:	4b34      	ldr	r3, [pc, #208]	; (8009888 <USER_SPI_ioctl+0x2dc>)
 80097b8:	781b      	ldrb	r3, [r3, #0]
 80097ba:	f003 0306 	and.w	r3, r3, #6
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d051      	beq.n	8009866 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 80097c2:	f107 020c 	add.w	r2, r7, #12
 80097c6:	79fb      	ldrb	r3, [r7, #7]
 80097c8:	210b      	movs	r1, #11
 80097ca:	4618      	mov	r0, r3
 80097cc:	f7ff feee 	bl	80095ac <USER_SPI_ioctl>
 80097d0:	4603      	mov	r3, r0
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d149      	bne.n	800986a <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 80097d6:	7b3b      	ldrb	r3, [r7, #12]
 80097d8:	099b      	lsrs	r3, r3, #6
 80097da:	b2db      	uxtb	r3, r3
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d104      	bne.n	80097ea <USER_SPI_ioctl+0x23e>
 80097e0:	7dbb      	ldrb	r3, [r7, #22]
 80097e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d041      	beq.n	800986e <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	623b      	str	r3, [r7, #32]
 80097ee:	6a3b      	ldr	r3, [r7, #32]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80097f4:	6a3b      	ldr	r3, [r7, #32]
 80097f6:	685b      	ldr	r3, [r3, #4]
 80097f8:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 80097fa:	4b23      	ldr	r3, [pc, #140]	; (8009888 <USER_SPI_ioctl+0x2dc>)
 80097fc:	781b      	ldrb	r3, [r3, #0]
 80097fe:	f003 0308 	and.w	r3, r3, #8
 8009802:	2b00      	cmp	r3, #0
 8009804:	d105      	bne.n	8009812 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8009806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009808:	025b      	lsls	r3, r3, #9
 800980a:	62bb      	str	r3, [r7, #40]	; 0x28
 800980c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800980e:	025b      	lsls	r3, r3, #9
 8009810:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8009812:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009814:	2020      	movs	r0, #32
 8009816:	f7ff fc76 	bl	8009106 <send_cmd>
 800981a:	4603      	mov	r3, r0
 800981c:	2b00      	cmp	r3, #0
 800981e:	d128      	bne.n	8009872 <USER_SPI_ioctl+0x2c6>
 8009820:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009822:	2021      	movs	r0, #33	; 0x21
 8009824:	f7ff fc6f 	bl	8009106 <send_cmd>
 8009828:	4603      	mov	r3, r0
 800982a:	2b00      	cmp	r3, #0
 800982c:	d121      	bne.n	8009872 <USER_SPI_ioctl+0x2c6>
 800982e:	2100      	movs	r1, #0
 8009830:	2026      	movs	r0, #38	; 0x26
 8009832:	f7ff fc68 	bl	8009106 <send_cmd>
 8009836:	4603      	mov	r3, r0
 8009838:	2b00      	cmp	r3, #0
 800983a:	d11a      	bne.n	8009872 <USER_SPI_ioctl+0x2c6>
 800983c:	f247 5030 	movw	r0, #30000	; 0x7530
 8009840:	f7ff fbb6 	bl	8008fb0 <wait_ready>
 8009844:	4603      	mov	r3, r0
 8009846:	2b00      	cmp	r3, #0
 8009848:	d013      	beq.n	8009872 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800984a:	2300      	movs	r3, #0
 800984c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8009850:	e00f      	b.n	8009872 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8009852:	2304      	movs	r3, #4
 8009854:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8009858:	e00c      	b.n	8009874 <USER_SPI_ioctl+0x2c8>
		break;
 800985a:	bf00      	nop
 800985c:	e00a      	b.n	8009874 <USER_SPI_ioctl+0x2c8>
		break;
 800985e:	bf00      	nop
 8009860:	e008      	b.n	8009874 <USER_SPI_ioctl+0x2c8>
		break;
 8009862:	bf00      	nop
 8009864:	e006      	b.n	8009874 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8009866:	bf00      	nop
 8009868:	e004      	b.n	8009874 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800986a:	bf00      	nop
 800986c:	e002      	b.n	8009874 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800986e:	bf00      	nop
 8009870:	e000      	b.n	8009874 <USER_SPI_ioctl+0x2c8>
		break;
 8009872:	bf00      	nop
	}

	despiselect();
 8009874:	f7ff fbc0 	bl	8008ff8 <despiselect>

	return res;
 8009878:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800987c:	4618      	mov	r0, r3
 800987e:	3730      	adds	r7, #48	; 0x30
 8009880:	46bd      	mov	sp, r7
 8009882:	bd80      	pop	{r7, pc}
 8009884:	20000044 	.word	0x20000044
 8009888:	20000850 	.word	0x20000850

0800988c <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800988c:	b580      	push	{r7, lr}
 800988e:	b084      	sub	sp, #16
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
 8009894:	460b      	mov	r3, r1
 8009896:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_HID_HandleTypeDef *hhid;

  hhid = (USBD_HID_HandleTypeDef *)USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 8009898:	2010      	movs	r0, #16
 800989a:	f004 fc9f 	bl	800e1dc <USBD_static_malloc>
 800989e:	60f8      	str	r0, [r7, #12]

  if (hhid == NULL)
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d109      	bne.n	80098ba <USBD_HID_Init+0x2e>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	32b0      	adds	r2, #176	; 0xb0
 80098b0:	2100      	movs	r1, #0
 80098b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80098b6:	2302      	movs	r3, #2
 80098b8:	e048      	b.n	800994c <USBD_HID_Init+0xc0>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hhid;
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	32b0      	adds	r2, #176	; 0xb0
 80098c4:	68f9      	ldr	r1, [r7, #12]
 80098c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	32b0      	adds	r2, #176	; 0xb0
 80098d4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	7c1b      	ldrb	r3, [r3, #16]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d10d      	bne.n	8009902 <USBD_HID_Init+0x76>
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_HS_BINTERVAL;
 80098e6:	4b1b      	ldr	r3, [pc, #108]	; (8009954 <USBD_HID_Init+0xc8>)
 80098e8:	781b      	ldrb	r3, [r3, #0]
 80098ea:	f003 020f 	and.w	r2, r3, #15
 80098ee:	6879      	ldr	r1, [r7, #4]
 80098f0:	4613      	mov	r3, r2
 80098f2:	009b      	lsls	r3, r3, #2
 80098f4:	4413      	add	r3, r2
 80098f6:	009b      	lsls	r3, r3, #2
 80098f8:	440b      	add	r3, r1
 80098fa:	3326      	adds	r3, #38	; 0x26
 80098fc:	2207      	movs	r2, #7
 80098fe:	801a      	strh	r2, [r3, #0]
 8009900:	e00c      	b.n	800991c <USBD_HID_Init+0x90>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = HID_FS_BINTERVAL;
 8009902:	4b14      	ldr	r3, [pc, #80]	; (8009954 <USBD_HID_Init+0xc8>)
 8009904:	781b      	ldrb	r3, [r3, #0]
 8009906:	f003 020f 	and.w	r2, r3, #15
 800990a:	6879      	ldr	r1, [r7, #4]
 800990c:	4613      	mov	r3, r2
 800990e:	009b      	lsls	r3, r3, #2
 8009910:	4413      	add	r3, r2
 8009912:	009b      	lsls	r3, r3, #2
 8009914:	440b      	add	r3, r1
 8009916:	3326      	adds	r3, #38	; 0x26
 8009918:	220a      	movs	r2, #10
 800991a:	801a      	strh	r2, [r3, #0]
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, HIDInEpAdd, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 800991c:	4b0d      	ldr	r3, [pc, #52]	; (8009954 <USBD_HID_Init+0xc8>)
 800991e:	7819      	ldrb	r1, [r3, #0]
 8009920:	2304      	movs	r3, #4
 8009922:	2203      	movs	r2, #3
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	f004 fb48 	bl	800dfba <USBD_LL_OpenEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 1U;
 800992a:	4b0a      	ldr	r3, [pc, #40]	; (8009954 <USBD_HID_Init+0xc8>)
 800992c:	781b      	ldrb	r3, [r3, #0]
 800992e:	f003 020f 	and.w	r2, r3, #15
 8009932:	6879      	ldr	r1, [r7, #4]
 8009934:	4613      	mov	r3, r2
 8009936:	009b      	lsls	r3, r3, #2
 8009938:	4413      	add	r3, r2
 800993a:	009b      	lsls	r3, r3, #2
 800993c:	440b      	add	r3, r1
 800993e:	3324      	adds	r3, #36	; 0x24
 8009940:	2201      	movs	r2, #1
 8009942:	801a      	strh	r2, [r3, #0]

  hhid->state = HID_IDLE;
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	2200      	movs	r2, #0
 8009948:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 800994a:	2300      	movs	r3, #0
}
 800994c:	4618      	mov	r0, r3
 800994e:	3710      	adds	r7, #16
 8009950:	46bd      	mov	sp, r7
 8009952:	bd80      	pop	{r7, pc}
 8009954:	200000dc 	.word	0x200000dc

08009958 <USBD_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009958:	b580      	push	{r7, lr}
 800995a:	b082      	sub	sp, #8
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
 8009960:	460b      	mov	r3, r1
 8009962:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close HID EPs */
  (void)USBD_LL_CloseEP(pdev, HIDInEpAdd);
 8009964:	4b1f      	ldr	r3, [pc, #124]	; (80099e4 <USBD_HID_DeInit+0x8c>)
 8009966:	781b      	ldrb	r3, [r3, #0]
 8009968:	4619      	mov	r1, r3
 800996a:	6878      	ldr	r0, [r7, #4]
 800996c:	f004 fb4b 	bl	800e006 <USBD_LL_CloseEP>
  pdev->ep_in[HIDInEpAdd & 0xFU].is_used = 0U;
 8009970:	4b1c      	ldr	r3, [pc, #112]	; (80099e4 <USBD_HID_DeInit+0x8c>)
 8009972:	781b      	ldrb	r3, [r3, #0]
 8009974:	f003 020f 	and.w	r2, r3, #15
 8009978:	6879      	ldr	r1, [r7, #4]
 800997a:	4613      	mov	r3, r2
 800997c:	009b      	lsls	r3, r3, #2
 800997e:	4413      	add	r3, r2
 8009980:	009b      	lsls	r3, r3, #2
 8009982:	440b      	add	r3, r1
 8009984:	3324      	adds	r3, #36	; 0x24
 8009986:	2200      	movs	r2, #0
 8009988:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[HIDInEpAdd & 0xFU].bInterval = 0U;
 800998a:	4b16      	ldr	r3, [pc, #88]	; (80099e4 <USBD_HID_DeInit+0x8c>)
 800998c:	781b      	ldrb	r3, [r3, #0]
 800998e:	f003 020f 	and.w	r2, r3, #15
 8009992:	6879      	ldr	r1, [r7, #4]
 8009994:	4613      	mov	r3, r2
 8009996:	009b      	lsls	r3, r3, #2
 8009998:	4413      	add	r3, r2
 800999a:	009b      	lsls	r3, r3, #2
 800999c:	440b      	add	r3, r1
 800999e:	3326      	adds	r3, #38	; 0x26
 80099a0:	2200      	movs	r2, #0
 80099a2:	801a      	strh	r2, [r3, #0]

  /* Free allocated memory */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	32b0      	adds	r2, #176	; 0xb0
 80099ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d011      	beq.n	80099da <USBD_HID_DeInit+0x82>
  {
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	32b0      	adds	r2, #176	; 0xb0
 80099c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80099c4:	4618      	mov	r0, r3
 80099c6:	f004 fc17 	bl	800e1f8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	32b0      	adds	r2, #176	; 0xb0
 80099d4:	2100      	movs	r1, #0
 80099d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return (uint8_t)USBD_OK;
 80099da:	2300      	movs	r3, #0
}
 80099dc:	4618      	mov	r0, r3
 80099de:	3708      	adds	r7, #8
 80099e0:	46bd      	mov	sp, r7
 80099e2:	bd80      	pop	{r7, pc}
 80099e4:	200000dc 	.word	0x200000dc

080099e8 <USBD_HID_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_HID_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099e8:	b580      	push	{r7, lr}
 80099ea:	b086      	sub	sp, #24
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]
 80099f0:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	32b0      	adds	r2, #176	; 0xb0
 80099fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a00:	60fb      	str	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8009a02:	2300      	movs	r3, #0
 8009a04:	75fb      	strb	r3, [r7, #23]
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 8009a06:	2300      	movs	r3, #0
 8009a08:	817b      	strh	r3, [r7, #10]

  if (hhid == NULL)
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d101      	bne.n	8009a14 <USBD_HID_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 8009a10:	2303      	movs	r3, #3
 8009a12:	e0e8      	b.n	8009be6 <USBD_HID_Setup+0x1fe>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	781b      	ldrb	r3, [r3, #0]
 8009a18:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d046      	beq.n	8009aae <USBD_HID_Setup+0xc6>
 8009a20:	2b20      	cmp	r3, #32
 8009a22:	f040 80d8 	bne.w	8009bd6 <USBD_HID_Setup+0x1ee>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 8009a26:	683b      	ldr	r3, [r7, #0]
 8009a28:	785b      	ldrb	r3, [r3, #1]
 8009a2a:	3b02      	subs	r3, #2
 8009a2c:	2b09      	cmp	r3, #9
 8009a2e:	d836      	bhi.n	8009a9e <USBD_HID_Setup+0xb6>
 8009a30:	a201      	add	r2, pc, #4	; (adr r2, 8009a38 <USBD_HID_Setup+0x50>)
 8009a32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a36:	bf00      	nop
 8009a38:	08009a8f 	.word	0x08009a8f
 8009a3c:	08009a6f 	.word	0x08009a6f
 8009a40:	08009a9f 	.word	0x08009a9f
 8009a44:	08009a9f 	.word	0x08009a9f
 8009a48:	08009a9f 	.word	0x08009a9f
 8009a4c:	08009a9f 	.word	0x08009a9f
 8009a50:	08009a9f 	.word	0x08009a9f
 8009a54:	08009a9f 	.word	0x08009a9f
 8009a58:	08009a7d 	.word	0x08009a7d
 8009a5c:	08009a61 	.word	0x08009a61
      {
        case HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 8009a60:	683b      	ldr	r3, [r7, #0]
 8009a62:	885b      	ldrh	r3, [r3, #2]
 8009a64:	b2db      	uxtb	r3, r3
 8009a66:	461a      	mov	r2, r3
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	601a      	str	r2, [r3, #0]
          break;
 8009a6c:	e01e      	b.n	8009aac <USBD_HID_Setup+0xc4>

        case HID_REQ_GET_PROTOCOL:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	2201      	movs	r2, #1
 8009a72:	4619      	mov	r1, r3
 8009a74:	6878      	ldr	r0, [r7, #4]
 8009a76:	f001 fbd5 	bl	800b224 <USBD_CtlSendData>
          break;
 8009a7a:	e017      	b.n	8009aac <USBD_HID_Setup+0xc4>

        case HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 8009a7c:	683b      	ldr	r3, [r7, #0]
 8009a7e:	885b      	ldrh	r3, [r3, #2]
 8009a80:	0a1b      	lsrs	r3, r3, #8
 8009a82:	b29b      	uxth	r3, r3
 8009a84:	b2db      	uxtb	r3, r3
 8009a86:	461a      	mov	r2, r3
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	605a      	str	r2, [r3, #4]
          break;
 8009a8c:	e00e      	b.n	8009aac <USBD_HID_Setup+0xc4>

        case HID_REQ_GET_IDLE:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	3304      	adds	r3, #4
 8009a92:	2201      	movs	r2, #1
 8009a94:	4619      	mov	r1, r3
 8009a96:	6878      	ldr	r0, [r7, #4]
 8009a98:	f001 fbc4 	bl	800b224 <USBD_CtlSendData>
          break;
 8009a9c:	e006      	b.n	8009aac <USBD_HID_Setup+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8009a9e:	6839      	ldr	r1, [r7, #0]
 8009aa0:	6878      	ldr	r0, [r7, #4]
 8009aa2:	f001 fb4e 	bl	800b142 <USBD_CtlError>
          ret = USBD_FAIL;
 8009aa6:	2303      	movs	r3, #3
 8009aa8:	75fb      	strb	r3, [r7, #23]
          break;
 8009aaa:	bf00      	nop
      }
      break;
 8009aac:	e09a      	b.n	8009be4 <USBD_HID_Setup+0x1fc>
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009aae:	683b      	ldr	r3, [r7, #0]
 8009ab0:	785b      	ldrb	r3, [r3, #1]
 8009ab2:	2b0b      	cmp	r3, #11
 8009ab4:	f200 8086 	bhi.w	8009bc4 <USBD_HID_Setup+0x1dc>
 8009ab8:	a201      	add	r2, pc, #4	; (adr r2, 8009ac0 <USBD_HID_Setup+0xd8>)
 8009aba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009abe:	bf00      	nop
 8009ac0:	08009af1 	.word	0x08009af1
 8009ac4:	08009bd3 	.word	0x08009bd3
 8009ac8:	08009bc5 	.word	0x08009bc5
 8009acc:	08009bc5 	.word	0x08009bc5
 8009ad0:	08009bc5 	.word	0x08009bc5
 8009ad4:	08009bc5 	.word	0x08009bc5
 8009ad8:	08009b1b 	.word	0x08009b1b
 8009adc:	08009bc5 	.word	0x08009bc5
 8009ae0:	08009bc5 	.word	0x08009bc5
 8009ae4:	08009bc5 	.word	0x08009bc5
 8009ae8:	08009b73 	.word	0x08009b73
 8009aec:	08009b9d 	.word	0x08009b9d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009af6:	b2db      	uxtb	r3, r3
 8009af8:	2b03      	cmp	r3, #3
 8009afa:	d107      	bne.n	8009b0c <USBD_HID_Setup+0x124>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009afc:	f107 030a 	add.w	r3, r7, #10
 8009b00:	2202      	movs	r2, #2
 8009b02:	4619      	mov	r1, r3
 8009b04:	6878      	ldr	r0, [r7, #4]
 8009b06:	f001 fb8d 	bl	800b224 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009b0a:	e063      	b.n	8009bd4 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8009b0c:	6839      	ldr	r1, [r7, #0]
 8009b0e:	6878      	ldr	r0, [r7, #4]
 8009b10:	f001 fb17 	bl	800b142 <USBD_CtlError>
            ret = USBD_FAIL;
 8009b14:	2303      	movs	r3, #3
 8009b16:	75fb      	strb	r3, [r7, #23]
          break;
 8009b18:	e05c      	b.n	8009bd4 <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == HID_REPORT_DESC)
 8009b1a:	683b      	ldr	r3, [r7, #0]
 8009b1c:	885b      	ldrh	r3, [r3, #2]
 8009b1e:	0a1b      	lsrs	r3, r3, #8
 8009b20:	b29b      	uxth	r3, r3
 8009b22:	2b22      	cmp	r3, #34	; 0x22
 8009b24:	d108      	bne.n	8009b38 <USBD_HID_Setup+0x150>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	88db      	ldrh	r3, [r3, #6]
 8009b2a:	2b20      	cmp	r3, #32
 8009b2c:	bf28      	it	cs
 8009b2e:	2320      	movcs	r3, #32
 8009b30:	82bb      	strh	r3, [r7, #20]
            pbuf = HID_MOUSE_ReportDesc;
 8009b32:	4b2f      	ldr	r3, [pc, #188]	; (8009bf0 <USBD_HID_Setup+0x208>)
 8009b34:	613b      	str	r3, [r7, #16]
 8009b36:	e015      	b.n	8009b64 <USBD_HID_Setup+0x17c>
          }
          else if ((req->wValue >> 8) == HID_DESCRIPTOR_TYPE)
 8009b38:	683b      	ldr	r3, [r7, #0]
 8009b3a:	885b      	ldrh	r3, [r3, #2]
 8009b3c:	0a1b      	lsrs	r3, r3, #8
 8009b3e:	b29b      	uxth	r3, r3
 8009b40:	2b21      	cmp	r3, #33	; 0x21
 8009b42:	d108      	bne.n	8009b56 <USBD_HID_Setup+0x16e>
          {
            pbuf = USBD_HID_Desc;
 8009b44:	4b2b      	ldr	r3, [pc, #172]	; (8009bf4 <USBD_HID_Setup+0x20c>)
 8009b46:	613b      	str	r3, [r7, #16]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	88db      	ldrh	r3, [r3, #6]
 8009b4c:	2b09      	cmp	r3, #9
 8009b4e:	bf28      	it	cs
 8009b50:	2309      	movcs	r3, #9
 8009b52:	82bb      	strh	r3, [r7, #20]
 8009b54:	e006      	b.n	8009b64 <USBD_HID_Setup+0x17c>
          }
          else
          {
            USBD_CtlError(pdev, req);
 8009b56:	6839      	ldr	r1, [r7, #0]
 8009b58:	6878      	ldr	r0, [r7, #4]
 8009b5a:	f001 faf2 	bl	800b142 <USBD_CtlError>
            ret = USBD_FAIL;
 8009b5e:	2303      	movs	r3, #3
 8009b60:	75fb      	strb	r3, [r7, #23]
            break;
 8009b62:	e037      	b.n	8009bd4 <USBD_HID_Setup+0x1ec>
          }
          (void)USBD_CtlSendData(pdev, pbuf, len);
 8009b64:	8abb      	ldrh	r3, [r7, #20]
 8009b66:	461a      	mov	r2, r3
 8009b68:	6939      	ldr	r1, [r7, #16]
 8009b6a:	6878      	ldr	r0, [r7, #4]
 8009b6c:	f001 fb5a 	bl	800b224 <USBD_CtlSendData>
          break;
 8009b70:	e030      	b.n	8009bd4 <USBD_HID_Setup+0x1ec>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b78:	b2db      	uxtb	r3, r3
 8009b7a:	2b03      	cmp	r3, #3
 8009b7c:	d107      	bne.n	8009b8e <USBD_HID_Setup+0x1a6>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	3308      	adds	r3, #8
 8009b82:	2201      	movs	r2, #1
 8009b84:	4619      	mov	r1, r3
 8009b86:	6878      	ldr	r0, [r7, #4]
 8009b88:	f001 fb4c 	bl	800b224 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009b8c:	e022      	b.n	8009bd4 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8009b8e:	6839      	ldr	r1, [r7, #0]
 8009b90:	6878      	ldr	r0, [r7, #4]
 8009b92:	f001 fad6 	bl	800b142 <USBD_CtlError>
            ret = USBD_FAIL;
 8009b96:	2303      	movs	r3, #3
 8009b98:	75fb      	strb	r3, [r7, #23]
          break;
 8009b9a:	e01b      	b.n	8009bd4 <USBD_HID_Setup+0x1ec>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ba2:	b2db      	uxtb	r3, r3
 8009ba4:	2b03      	cmp	r3, #3
 8009ba6:	d106      	bne.n	8009bb6 <USBD_HID_Setup+0x1ce>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 8009ba8:	683b      	ldr	r3, [r7, #0]
 8009baa:	885b      	ldrh	r3, [r3, #2]
 8009bac:	b2db      	uxtb	r3, r3
 8009bae:	461a      	mov	r2, r3
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	609a      	str	r2, [r3, #8]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009bb4:	e00e      	b.n	8009bd4 <USBD_HID_Setup+0x1ec>
            USBD_CtlError(pdev, req);
 8009bb6:	6839      	ldr	r1, [r7, #0]
 8009bb8:	6878      	ldr	r0, [r7, #4]
 8009bba:	f001 fac2 	bl	800b142 <USBD_CtlError>
            ret = USBD_FAIL;
 8009bbe:	2303      	movs	r3, #3
 8009bc0:	75fb      	strb	r3, [r7, #23]
          break;
 8009bc2:	e007      	b.n	8009bd4 <USBD_HID_Setup+0x1ec>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009bc4:	6839      	ldr	r1, [r7, #0]
 8009bc6:	6878      	ldr	r0, [r7, #4]
 8009bc8:	f001 fabb 	bl	800b142 <USBD_CtlError>
          ret = USBD_FAIL;
 8009bcc:	2303      	movs	r3, #3
 8009bce:	75fb      	strb	r3, [r7, #23]
          break;
 8009bd0:	e000      	b.n	8009bd4 <USBD_HID_Setup+0x1ec>
          break;
 8009bd2:	bf00      	nop
      }
      break;
 8009bd4:	e006      	b.n	8009be4 <USBD_HID_Setup+0x1fc>

    default:
      USBD_CtlError(pdev, req);
 8009bd6:	6839      	ldr	r1, [r7, #0]
 8009bd8:	6878      	ldr	r0, [r7, #4]
 8009bda:	f001 fab2 	bl	800b142 <USBD_CtlError>
      ret = USBD_FAIL;
 8009bde:	2303      	movs	r3, #3
 8009be0:	75fb      	strb	r3, [r7, #23]
      break;
 8009be2:	bf00      	nop
  }

  return (uint8_t)ret;
 8009be4:	7dfb      	ldrb	r3, [r7, #23]
}
 8009be6:	4618      	mov	r0, r3
 8009be8:	3718      	adds	r7, #24
 8009bea:	46bd      	mov	sp, r7
 8009bec:	bd80      	pop	{r7, pc}
 8009bee:	bf00      	nop
 8009bf0:	200000bc 	.word	0x200000bc
 8009bf4:	200000a4 	.word	0x200000a4

08009bf8 <USBD_HID_SendReport>:
  * @param  pdev: device instance
  * @param  buff: pointer to report
  * @retval status
  */
uint8_t USBD_HID_SendReport(USBD_HandleTypeDef *pdev, uint8_t *report, uint16_t len)
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b086      	sub	sp, #24
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	60f8      	str	r0, [r7, #12]
 8009c00:	60b9      	str	r1, [r7, #8]
 8009c02:	4613      	mov	r3, r2
 8009c04:	80fb      	strh	r3, [r7, #6]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	32b0      	adds	r2, #176	; 0xb0
 8009c10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c14:	617b      	str	r3, [r7, #20]

  if (hhid == NULL)
 8009c16:	697b      	ldr	r3, [r7, #20]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d101      	bne.n	8009c20 <USBD_HID_SendReport+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8009c1c:	2303      	movs	r3, #3
 8009c1e:	e014      	b.n	8009c4a <USBD_HID_SendReport+0x52>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  HIDInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009c26:	b2db      	uxtb	r3, r3
 8009c28:	2b03      	cmp	r3, #3
 8009c2a:	d10d      	bne.n	8009c48 <USBD_HID_SendReport+0x50>
  {
    if (hhid->state == HID_IDLE)
 8009c2c:	697b      	ldr	r3, [r7, #20]
 8009c2e:	7b1b      	ldrb	r3, [r3, #12]
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d109      	bne.n	8009c48 <USBD_HID_SendReport+0x50>
    {
      hhid->state = HID_BUSY;
 8009c34:	697b      	ldr	r3, [r7, #20]
 8009c36:	2201      	movs	r2, #1
 8009c38:	731a      	strb	r2, [r3, #12]
      (void)USBD_LL_Transmit(pdev, HIDInEpAdd, report, len);
 8009c3a:	4b06      	ldr	r3, [pc, #24]	; (8009c54 <USBD_HID_SendReport+0x5c>)
 8009c3c:	7819      	ldrb	r1, [r3, #0]
 8009c3e:	88fb      	ldrh	r3, [r7, #6]
 8009c40:	68ba      	ldr	r2, [r7, #8]
 8009c42:	68f8      	ldr	r0, [r7, #12]
 8009c44:	f004 fa87 	bl	800e156 <USBD_LL_Transmit>
    }
  }

  return (uint8_t)USBD_OK;
 8009c48:	2300      	movs	r3, #0
}
 8009c4a:	4618      	mov	r0, r3
 8009c4c:	3718      	adds	r7, #24
 8009c4e:	46bd      	mov	sp, r7
 8009c50:	bd80      	pop	{r7, pc}
 8009c52:	bf00      	nop
 8009c54:	200000dc 	.word	0x200000dc

08009c58 <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 8009c58:	b580      	push	{r7, lr}
 8009c5a:	b084      	sub	sp, #16
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8009c60:	2181      	movs	r1, #129	; 0x81
 8009c62:	4809      	ldr	r0, [pc, #36]	; (8009c88 <USBD_HID_GetFSCfgDesc+0x30>)
 8009c64:	f000 fc35 	bl	800a4d2 <USBD_GetEpDesc>
 8009c68:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	2b00      	cmp	r3, #0
 8009c6e:	d002      	beq.n	8009c76 <USBD_HID_GetFSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	220a      	movs	r2, #10
 8009c74:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	2222      	movs	r2, #34	; 0x22
 8009c7a:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 8009c7c:	4b02      	ldr	r3, [pc, #8]	; (8009c88 <USBD_HID_GetFSCfgDesc+0x30>)
}
 8009c7e:	4618      	mov	r0, r3
 8009c80:	3710      	adds	r7, #16
 8009c82:	46bd      	mov	sp, r7
 8009c84:	bd80      	pop	{r7, pc}
 8009c86:	bf00      	nop
 8009c88:	20000080 	.word	0x20000080

08009c8c <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 8009c8c:	b580      	push	{r7, lr}
 8009c8e:	b084      	sub	sp, #16
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8009c94:	2181      	movs	r1, #129	; 0x81
 8009c96:	4809      	ldr	r0, [pc, #36]	; (8009cbc <USBD_HID_GetHSCfgDesc+0x30>)
 8009c98:	f000 fc1b 	bl	800a4d2 <USBD_GetEpDesc>
 8009c9c:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d002      	beq.n	8009caa <USBD_HID_GetHSCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_HS_BINTERVAL;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	2207      	movs	r2, #7
 8009ca8:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	2222      	movs	r2, #34	; 0x22
 8009cae:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 8009cb0:	4b02      	ldr	r3, [pc, #8]	; (8009cbc <USBD_HID_GetHSCfgDesc+0x30>)
}
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	3710      	adds	r7, #16
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	bd80      	pop	{r7, pc}
 8009cba:	bf00      	nop
 8009cbc:	20000080 	.word	0x20000080

08009cc0 <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	b084      	sub	sp, #16
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpDesc = USBD_GetEpDesc(USBD_HID_CfgDesc, HID_EPIN_ADDR);
 8009cc8:	2181      	movs	r1, #129	; 0x81
 8009cca:	4809      	ldr	r0, [pc, #36]	; (8009cf0 <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
 8009ccc:	f000 fc01 	bl	800a4d2 <USBD_GetEpDesc>
 8009cd0:	60f8      	str	r0, [r7, #12]

  if (pEpDesc != NULL)
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d002      	beq.n	8009cde <USBD_HID_GetOtherSpeedCfgDesc+0x1e>
  {
    pEpDesc->bInterval = HID_FS_BINTERVAL;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	220a      	movs	r2, #10
 8009cdc:	719a      	strb	r2, [r3, #6]
  }

  *length = (uint16_t)sizeof(USBD_HID_CfgDesc);
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	2222      	movs	r2, #34	; 0x22
 8009ce2:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgDesc;
 8009ce4:	4b02      	ldr	r3, [pc, #8]	; (8009cf0 <USBD_HID_GetOtherSpeedCfgDesc+0x30>)
}
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	3710      	adds	r7, #16
 8009cea:	46bd      	mov	sp, r7
 8009cec:	bd80      	pop	{r7, pc}
 8009cee:	bf00      	nop
 8009cf0:	20000080 	.word	0x20000080

08009cf4 <USBD_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009cf4:	b480      	push	{r7}
 8009cf6:	b083      	sub	sp, #12
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
 8009cfc:	460b      	mov	r3, r1
 8009cfe:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId])->state = HID_IDLE;
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	32b0      	adds	r2, #176	; 0xb0
 8009d0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d0e:	2200      	movs	r2, #0
 8009d10:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 8009d12:	2300      	movs	r3, #0
}
 8009d14:	4618      	mov	r0, r3
 8009d16:	370c      	adds	r7, #12
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1e:	4770      	bx	lr

08009d20 <USBD_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 8009d20:	b480      	push	{r7}
 8009d22:	b083      	sub	sp, #12
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_DeviceQualifierDesc);
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	220a      	movs	r2, #10
 8009d2c:	801a      	strh	r2, [r3, #0]

  return USBD_HID_DeviceQualifierDesc;
 8009d2e:	4b03      	ldr	r3, [pc, #12]	; (8009d3c <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 8009d30:	4618      	mov	r0, r3
 8009d32:	370c      	adds	r7, #12
 8009d34:	46bd      	mov	sp, r7
 8009d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3a:	4770      	bx	lr
 8009d3c:	200000b0 	.word	0x200000b0

08009d40 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009d40:	b580      	push	{r7, lr}
 8009d42:	b086      	sub	sp, #24
 8009d44:	af00      	add	r7, sp, #0
 8009d46:	60f8      	str	r0, [r7, #12]
 8009d48:	60b9      	str	r1, [r7, #8]
 8009d4a:	4613      	mov	r3, r2
 8009d4c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d101      	bne.n	8009d58 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009d54:	2303      	movs	r3, #3
 8009d56:	e01f      	b.n	8009d98 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	2200      	movs	r2, #0
 8009d64:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	2200      	movs	r2, #0
 8009d6c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009d70:	68bb      	ldr	r3, [r7, #8]
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d003      	beq.n	8009d7e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	68ba      	ldr	r2, [r7, #8]
 8009d7a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	2201      	movs	r2, #1
 8009d82:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	79fa      	ldrb	r2, [r7, #7]
 8009d8a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009d8c:	68f8      	ldr	r0, [r7, #12]
 8009d8e:	f004 f8ad 	bl	800deec <USBD_LL_Init>
 8009d92:	4603      	mov	r3, r0
 8009d94:	75fb      	strb	r3, [r7, #23]

  return ret;
 8009d96:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d98:	4618      	mov	r0, r3
 8009d9a:	3718      	adds	r7, #24
 8009d9c:	46bd      	mov	sp, r7
 8009d9e:	bd80      	pop	{r7, pc}

08009da0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b084      	sub	sp, #16
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
 8009da8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009daa:	2300      	movs	r3, #0
 8009dac:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009dae:	683b      	ldr	r3, [r7, #0]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d101      	bne.n	8009db8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8009db4:	2303      	movs	r3, #3
 8009db6:	e025      	b.n	8009e04 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	683a      	ldr	r2, [r7, #0]
 8009dbc:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	32ae      	adds	r2, #174	; 0xae
 8009dca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009dce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d00f      	beq.n	8009df4 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	32ae      	adds	r2, #174	; 0xae
 8009dde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009de4:	f107 020e 	add.w	r2, r7, #14
 8009de8:	4610      	mov	r0, r2
 8009dea:	4798      	blx	r3
 8009dec:	4602      	mov	r2, r0
 8009dee:	687b      	ldr	r3, [r7, #4]
 8009df0:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8009dfa:	1c5a      	adds	r2, r3, #1
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8009e02:	2300      	movs	r3, #0
}
 8009e04:	4618      	mov	r0, r3
 8009e06:	3710      	adds	r7, #16
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	bd80      	pop	{r7, pc}

08009e0c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b082      	sub	sp, #8
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8009e14:	6878      	ldr	r0, [r7, #4]
 8009e16:	f004 f8b5 	bl	800df84 <USBD_LL_Start>
 8009e1a:	4603      	mov	r3, r0
}
 8009e1c:	4618      	mov	r0, r3
 8009e1e:	3708      	adds	r7, #8
 8009e20:	46bd      	mov	sp, r7
 8009e22:	bd80      	pop	{r7, pc}

08009e24 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8009e24:	b480      	push	{r7}
 8009e26:	b083      	sub	sp, #12
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009e2c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8009e2e:	4618      	mov	r0, r3
 8009e30:	370c      	adds	r7, #12
 8009e32:	46bd      	mov	sp, r7
 8009e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e38:	4770      	bx	lr

08009e3a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009e3a:	b580      	push	{r7, lr}
 8009e3c:	b084      	sub	sp, #16
 8009e3e:	af00      	add	r7, sp, #0
 8009e40:	6078      	str	r0, [r7, #4]
 8009e42:	460b      	mov	r3, r1
 8009e44:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009e46:	2300      	movs	r3, #0
 8009e48:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d009      	beq.n	8009e68 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	78fa      	ldrb	r2, [r7, #3]
 8009e5e:	4611      	mov	r1, r2
 8009e60:	6878      	ldr	r0, [r7, #4]
 8009e62:	4798      	blx	r3
 8009e64:	4603      	mov	r3, r0
 8009e66:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009e68:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	3710      	adds	r7, #16
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	bd80      	pop	{r7, pc}

08009e72 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009e72:	b580      	push	{r7, lr}
 8009e74:	b084      	sub	sp, #16
 8009e76:	af00      	add	r7, sp, #0
 8009e78:	6078      	str	r0, [r7, #4]
 8009e7a:	460b      	mov	r3, r1
 8009e7c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8009e7e:	2300      	movs	r3, #0
 8009e80:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e88:	685b      	ldr	r3, [r3, #4]
 8009e8a:	78fa      	ldrb	r2, [r7, #3]
 8009e8c:	4611      	mov	r1, r2
 8009e8e:	6878      	ldr	r0, [r7, #4]
 8009e90:	4798      	blx	r3
 8009e92:	4603      	mov	r3, r0
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d001      	beq.n	8009e9c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8009e98:	2303      	movs	r3, #3
 8009e9a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8009e9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	3710      	adds	r7, #16
 8009ea2:	46bd      	mov	sp, r7
 8009ea4:	bd80      	pop	{r7, pc}

08009ea6 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009ea6:	b580      	push	{r7, lr}
 8009ea8:	b084      	sub	sp, #16
 8009eaa:	af00      	add	r7, sp, #0
 8009eac:	6078      	str	r0, [r7, #4]
 8009eae:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009eb6:	6839      	ldr	r1, [r7, #0]
 8009eb8:	4618      	mov	r0, r3
 8009eba:	f001 f908 	bl	800b0ce <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	2201      	movs	r2, #1
 8009ec2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8009ecc:	461a      	mov	r2, r3
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009eda:	f003 031f 	and.w	r3, r3, #31
 8009ede:	2b02      	cmp	r3, #2
 8009ee0:	d01a      	beq.n	8009f18 <USBD_LL_SetupStage+0x72>
 8009ee2:	2b02      	cmp	r3, #2
 8009ee4:	d822      	bhi.n	8009f2c <USBD_LL_SetupStage+0x86>
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d002      	beq.n	8009ef0 <USBD_LL_SetupStage+0x4a>
 8009eea:	2b01      	cmp	r3, #1
 8009eec:	d00a      	beq.n	8009f04 <USBD_LL_SetupStage+0x5e>
 8009eee:	e01d      	b.n	8009f2c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009ef6:	4619      	mov	r1, r3
 8009ef8:	6878      	ldr	r0, [r7, #4]
 8009efa:	f000 fb5f 	bl	800a5bc <USBD_StdDevReq>
 8009efe:	4603      	mov	r3, r0
 8009f00:	73fb      	strb	r3, [r7, #15]
      break;
 8009f02:	e020      	b.n	8009f46 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009f0a:	4619      	mov	r1, r3
 8009f0c:	6878      	ldr	r0, [r7, #4]
 8009f0e:	f000 fbc7 	bl	800a6a0 <USBD_StdItfReq>
 8009f12:	4603      	mov	r3, r0
 8009f14:	73fb      	strb	r3, [r7, #15]
      break;
 8009f16:	e016      	b.n	8009f46 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009f1e:	4619      	mov	r1, r3
 8009f20:	6878      	ldr	r0, [r7, #4]
 8009f22:	f000 fc29 	bl	800a778 <USBD_StdEPReq>
 8009f26:	4603      	mov	r3, r0
 8009f28:	73fb      	strb	r3, [r7, #15]
      break;
 8009f2a:	e00c      	b.n	8009f46 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009f32:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009f36:	b2db      	uxtb	r3, r3
 8009f38:	4619      	mov	r1, r3
 8009f3a:	6878      	ldr	r0, [r7, #4]
 8009f3c:	f004 f882 	bl	800e044 <USBD_LL_StallEP>
 8009f40:	4603      	mov	r3, r0
 8009f42:	73fb      	strb	r3, [r7, #15]
      break;
 8009f44:	bf00      	nop
  }

  return ret;
 8009f46:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f48:	4618      	mov	r0, r3
 8009f4a:	3710      	adds	r7, #16
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	bd80      	pop	{r7, pc}

08009f50 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009f50:	b580      	push	{r7, lr}
 8009f52:	b086      	sub	sp, #24
 8009f54:	af00      	add	r7, sp, #0
 8009f56:	60f8      	str	r0, [r7, #12]
 8009f58:	460b      	mov	r3, r1
 8009f5a:	607a      	str	r2, [r7, #4]
 8009f5c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8009f5e:	2300      	movs	r3, #0
 8009f60:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8009f62:	7afb      	ldrb	r3, [r7, #11]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d16e      	bne.n	800a046 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009f6e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009f76:	2b03      	cmp	r3, #3
 8009f78:	f040 8098 	bne.w	800a0ac <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8009f7c:	693b      	ldr	r3, [r7, #16]
 8009f7e:	689a      	ldr	r2, [r3, #8]
 8009f80:	693b      	ldr	r3, [r7, #16]
 8009f82:	68db      	ldr	r3, [r3, #12]
 8009f84:	429a      	cmp	r2, r3
 8009f86:	d913      	bls.n	8009fb0 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8009f88:	693b      	ldr	r3, [r7, #16]
 8009f8a:	689a      	ldr	r2, [r3, #8]
 8009f8c:	693b      	ldr	r3, [r7, #16]
 8009f8e:	68db      	ldr	r3, [r3, #12]
 8009f90:	1ad2      	subs	r2, r2, r3
 8009f92:	693b      	ldr	r3, [r7, #16]
 8009f94:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009f96:	693b      	ldr	r3, [r7, #16]
 8009f98:	68da      	ldr	r2, [r3, #12]
 8009f9a:	693b      	ldr	r3, [r7, #16]
 8009f9c:	689b      	ldr	r3, [r3, #8]
 8009f9e:	4293      	cmp	r3, r2
 8009fa0:	bf28      	it	cs
 8009fa2:	4613      	movcs	r3, r2
 8009fa4:	461a      	mov	r2, r3
 8009fa6:	6879      	ldr	r1, [r7, #4]
 8009fa8:	68f8      	ldr	r0, [r7, #12]
 8009faa:	f001 f967 	bl	800b27c <USBD_CtlContinueRx>
 8009fae:	e07d      	b.n	800a0ac <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009fb6:	f003 031f 	and.w	r3, r3, #31
 8009fba:	2b02      	cmp	r3, #2
 8009fbc:	d014      	beq.n	8009fe8 <USBD_LL_DataOutStage+0x98>
 8009fbe:	2b02      	cmp	r3, #2
 8009fc0:	d81d      	bhi.n	8009ffe <USBD_LL_DataOutStage+0xae>
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d002      	beq.n	8009fcc <USBD_LL_DataOutStage+0x7c>
 8009fc6:	2b01      	cmp	r3, #1
 8009fc8:	d003      	beq.n	8009fd2 <USBD_LL_DataOutStage+0x82>
 8009fca:	e018      	b.n	8009ffe <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8009fcc:	2300      	movs	r3, #0
 8009fce:	75bb      	strb	r3, [r7, #22]
            break;
 8009fd0:	e018      	b.n	800a004 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009fd8:	b2db      	uxtb	r3, r3
 8009fda:	4619      	mov	r1, r3
 8009fdc:	68f8      	ldr	r0, [r7, #12]
 8009fde:	f000 fa5e 	bl	800a49e <USBD_CoreFindIF>
 8009fe2:	4603      	mov	r3, r0
 8009fe4:	75bb      	strb	r3, [r7, #22]
            break;
 8009fe6:	e00d      	b.n	800a004 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009fee:	b2db      	uxtb	r3, r3
 8009ff0:	4619      	mov	r1, r3
 8009ff2:	68f8      	ldr	r0, [r7, #12]
 8009ff4:	f000 fa60 	bl	800a4b8 <USBD_CoreFindEP>
 8009ff8:	4603      	mov	r3, r0
 8009ffa:	75bb      	strb	r3, [r7, #22]
            break;
 8009ffc:	e002      	b.n	800a004 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8009ffe:	2300      	movs	r3, #0
 800a000:	75bb      	strb	r3, [r7, #22]
            break;
 800a002:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a004:	7dbb      	ldrb	r3, [r7, #22]
 800a006:	2b00      	cmp	r3, #0
 800a008:	d119      	bne.n	800a03e <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a010:	b2db      	uxtb	r3, r3
 800a012:	2b03      	cmp	r3, #3
 800a014:	d113      	bne.n	800a03e <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a016:	7dba      	ldrb	r2, [r7, #22]
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	32ae      	adds	r2, #174	; 0xae
 800a01c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a020:	691b      	ldr	r3, [r3, #16]
 800a022:	2b00      	cmp	r3, #0
 800a024:	d00b      	beq.n	800a03e <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800a026:	7dba      	ldrb	r2, [r7, #22]
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a02e:	7dba      	ldrb	r2, [r7, #22]
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	32ae      	adds	r2, #174	; 0xae
 800a034:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a038:	691b      	ldr	r3, [r3, #16]
 800a03a:	68f8      	ldr	r0, [r7, #12]
 800a03c:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a03e:	68f8      	ldr	r0, [r7, #12]
 800a040:	f001 f92d 	bl	800b29e <USBD_CtlSendStatus>
 800a044:	e032      	b.n	800a0ac <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a046:	7afb      	ldrb	r3, [r7, #11]
 800a048:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a04c:	b2db      	uxtb	r3, r3
 800a04e:	4619      	mov	r1, r3
 800a050:	68f8      	ldr	r0, [r7, #12]
 800a052:	f000 fa31 	bl	800a4b8 <USBD_CoreFindEP>
 800a056:	4603      	mov	r3, r0
 800a058:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a05a:	7dbb      	ldrb	r3, [r7, #22]
 800a05c:	2bff      	cmp	r3, #255	; 0xff
 800a05e:	d025      	beq.n	800a0ac <USBD_LL_DataOutStage+0x15c>
 800a060:	7dbb      	ldrb	r3, [r7, #22]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d122      	bne.n	800a0ac <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a06c:	b2db      	uxtb	r3, r3
 800a06e:	2b03      	cmp	r3, #3
 800a070:	d117      	bne.n	800a0a2 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a072:	7dba      	ldrb	r2, [r7, #22]
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	32ae      	adds	r2, #174	; 0xae
 800a078:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a07c:	699b      	ldr	r3, [r3, #24]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	d00f      	beq.n	800a0a2 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800a082:	7dba      	ldrb	r2, [r7, #22]
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a08a:	7dba      	ldrb	r2, [r7, #22]
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	32ae      	adds	r2, #174	; 0xae
 800a090:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a094:	699b      	ldr	r3, [r3, #24]
 800a096:	7afa      	ldrb	r2, [r7, #11]
 800a098:	4611      	mov	r1, r2
 800a09a:	68f8      	ldr	r0, [r7, #12]
 800a09c:	4798      	blx	r3
 800a09e:	4603      	mov	r3, r0
 800a0a0:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800a0a2:	7dfb      	ldrb	r3, [r7, #23]
 800a0a4:	2b00      	cmp	r3, #0
 800a0a6:	d001      	beq.n	800a0ac <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800a0a8:	7dfb      	ldrb	r3, [r7, #23]
 800a0aa:	e000      	b.n	800a0ae <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800a0ac:	2300      	movs	r3, #0
}
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	3718      	adds	r7, #24
 800a0b2:	46bd      	mov	sp, r7
 800a0b4:	bd80      	pop	{r7, pc}

0800a0b6 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a0b6:	b580      	push	{r7, lr}
 800a0b8:	b086      	sub	sp, #24
 800a0ba:	af00      	add	r7, sp, #0
 800a0bc:	60f8      	str	r0, [r7, #12]
 800a0be:	460b      	mov	r3, r1
 800a0c0:	607a      	str	r2, [r7, #4]
 800a0c2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800a0c4:	7afb      	ldrb	r3, [r7, #11]
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d16f      	bne.n	800a1aa <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	3314      	adds	r3, #20
 800a0ce:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a0d0:	68fb      	ldr	r3, [r7, #12]
 800a0d2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a0d6:	2b02      	cmp	r3, #2
 800a0d8:	d15a      	bne.n	800a190 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800a0da:	693b      	ldr	r3, [r7, #16]
 800a0dc:	689a      	ldr	r2, [r3, #8]
 800a0de:	693b      	ldr	r3, [r7, #16]
 800a0e0:	68db      	ldr	r3, [r3, #12]
 800a0e2:	429a      	cmp	r2, r3
 800a0e4:	d914      	bls.n	800a110 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a0e6:	693b      	ldr	r3, [r7, #16]
 800a0e8:	689a      	ldr	r2, [r3, #8]
 800a0ea:	693b      	ldr	r3, [r7, #16]
 800a0ec:	68db      	ldr	r3, [r3, #12]
 800a0ee:	1ad2      	subs	r2, r2, r3
 800a0f0:	693b      	ldr	r3, [r7, #16]
 800a0f2:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a0f4:	693b      	ldr	r3, [r7, #16]
 800a0f6:	689b      	ldr	r3, [r3, #8]
 800a0f8:	461a      	mov	r2, r3
 800a0fa:	6879      	ldr	r1, [r7, #4]
 800a0fc:	68f8      	ldr	r0, [r7, #12]
 800a0fe:	f001 f8ac 	bl	800b25a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a102:	2300      	movs	r3, #0
 800a104:	2200      	movs	r2, #0
 800a106:	2100      	movs	r1, #0
 800a108:	68f8      	ldr	r0, [r7, #12]
 800a10a:	f004 f845 	bl	800e198 <USBD_LL_PrepareReceive>
 800a10e:	e03f      	b.n	800a190 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a110:	693b      	ldr	r3, [r7, #16]
 800a112:	68da      	ldr	r2, [r3, #12]
 800a114:	693b      	ldr	r3, [r7, #16]
 800a116:	689b      	ldr	r3, [r3, #8]
 800a118:	429a      	cmp	r2, r3
 800a11a:	d11c      	bne.n	800a156 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a11c:	693b      	ldr	r3, [r7, #16]
 800a11e:	685a      	ldr	r2, [r3, #4]
 800a120:	693b      	ldr	r3, [r7, #16]
 800a122:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a124:	429a      	cmp	r2, r3
 800a126:	d316      	bcc.n	800a156 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a128:	693b      	ldr	r3, [r7, #16]
 800a12a:	685a      	ldr	r2, [r3, #4]
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a132:	429a      	cmp	r2, r3
 800a134:	d20f      	bcs.n	800a156 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a136:	2200      	movs	r2, #0
 800a138:	2100      	movs	r1, #0
 800a13a:	68f8      	ldr	r0, [r7, #12]
 800a13c:	f001 f88d 	bl	800b25a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	2200      	movs	r2, #0
 800a144:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a148:	2300      	movs	r3, #0
 800a14a:	2200      	movs	r2, #0
 800a14c:	2100      	movs	r1, #0
 800a14e:	68f8      	ldr	r0, [r7, #12]
 800a150:	f004 f822 	bl	800e198 <USBD_LL_PrepareReceive>
 800a154:	e01c      	b.n	800a190 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a15c:	b2db      	uxtb	r3, r3
 800a15e:	2b03      	cmp	r3, #3
 800a160:	d10f      	bne.n	800a182 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a168:	68db      	ldr	r3, [r3, #12]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d009      	beq.n	800a182 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	2200      	movs	r2, #0
 800a172:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a17c:	68db      	ldr	r3, [r3, #12]
 800a17e:	68f8      	ldr	r0, [r7, #12]
 800a180:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a182:	2180      	movs	r1, #128	; 0x80
 800a184:	68f8      	ldr	r0, [r7, #12]
 800a186:	f003 ff5d 	bl	800e044 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a18a:	68f8      	ldr	r0, [r7, #12]
 800a18c:	f001 f89a 	bl	800b2c4 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800a196:	2b00      	cmp	r3, #0
 800a198:	d03a      	beq.n	800a210 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800a19a:	68f8      	ldr	r0, [r7, #12]
 800a19c:	f7ff fe42 	bl	8009e24 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800a1a8:	e032      	b.n	800a210 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a1aa:	7afb      	ldrb	r3, [r7, #11]
 800a1ac:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a1b0:	b2db      	uxtb	r3, r3
 800a1b2:	4619      	mov	r1, r3
 800a1b4:	68f8      	ldr	r0, [r7, #12]
 800a1b6:	f000 f97f 	bl	800a4b8 <USBD_CoreFindEP>
 800a1ba:	4603      	mov	r3, r0
 800a1bc:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a1be:	7dfb      	ldrb	r3, [r7, #23]
 800a1c0:	2bff      	cmp	r3, #255	; 0xff
 800a1c2:	d025      	beq.n	800a210 <USBD_LL_DataInStage+0x15a>
 800a1c4:	7dfb      	ldrb	r3, [r7, #23]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d122      	bne.n	800a210 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a1ca:	68fb      	ldr	r3, [r7, #12]
 800a1cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a1d0:	b2db      	uxtb	r3, r3
 800a1d2:	2b03      	cmp	r3, #3
 800a1d4:	d11c      	bne.n	800a210 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a1d6:	7dfa      	ldrb	r2, [r7, #23]
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	32ae      	adds	r2, #174	; 0xae
 800a1dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1e0:	695b      	ldr	r3, [r3, #20]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d014      	beq.n	800a210 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800a1e6:	7dfa      	ldrb	r2, [r7, #23]
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a1ee:	7dfa      	ldrb	r2, [r7, #23]
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	32ae      	adds	r2, #174	; 0xae
 800a1f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1f8:	695b      	ldr	r3, [r3, #20]
 800a1fa:	7afa      	ldrb	r2, [r7, #11]
 800a1fc:	4611      	mov	r1, r2
 800a1fe:	68f8      	ldr	r0, [r7, #12]
 800a200:	4798      	blx	r3
 800a202:	4603      	mov	r3, r0
 800a204:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800a206:	7dbb      	ldrb	r3, [r7, #22]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d001      	beq.n	800a210 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800a20c:	7dbb      	ldrb	r3, [r7, #22]
 800a20e:	e000      	b.n	800a212 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800a210:	2300      	movs	r3, #0
}
 800a212:	4618      	mov	r0, r3
 800a214:	3718      	adds	r7, #24
 800a216:	46bd      	mov	sp, r7
 800a218:	bd80      	pop	{r7, pc}

0800a21a <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a21a:	b580      	push	{r7, lr}
 800a21c:	b084      	sub	sp, #16
 800a21e:	af00      	add	r7, sp, #0
 800a220:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a222:	2300      	movs	r3, #0
 800a224:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	2201      	movs	r2, #1
 800a22a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	2200      	movs	r2, #0
 800a232:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	2200      	movs	r2, #0
 800a23a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2200      	movs	r2, #0
 800a240:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	2200      	movs	r2, #0
 800a248:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a252:	2b00      	cmp	r3, #0
 800a254:	d014      	beq.n	800a280 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a25c:	685b      	ldr	r3, [r3, #4]
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d00e      	beq.n	800a280 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a268:	685b      	ldr	r3, [r3, #4]
 800a26a:	687a      	ldr	r2, [r7, #4]
 800a26c:	6852      	ldr	r2, [r2, #4]
 800a26e:	b2d2      	uxtb	r2, r2
 800a270:	4611      	mov	r1, r2
 800a272:	6878      	ldr	r0, [r7, #4]
 800a274:	4798      	blx	r3
 800a276:	4603      	mov	r3, r0
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d001      	beq.n	800a280 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a27c:	2303      	movs	r3, #3
 800a27e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a280:	2340      	movs	r3, #64	; 0x40
 800a282:	2200      	movs	r2, #0
 800a284:	2100      	movs	r1, #0
 800a286:	6878      	ldr	r0, [r7, #4]
 800a288:	f003 fe97 	bl	800dfba <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	2201      	movs	r2, #1
 800a290:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	2240      	movs	r2, #64	; 0x40
 800a298:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a29c:	2340      	movs	r3, #64	; 0x40
 800a29e:	2200      	movs	r2, #0
 800a2a0:	2180      	movs	r1, #128	; 0x80
 800a2a2:	6878      	ldr	r0, [r7, #4]
 800a2a4:	f003 fe89 	bl	800dfba <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	2201      	movs	r2, #1
 800a2ac:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	2240      	movs	r2, #64	; 0x40
 800a2b2:	621a      	str	r2, [r3, #32]

  return ret;
 800a2b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	3710      	adds	r7, #16
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	bd80      	pop	{r7, pc}

0800a2be <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a2be:	b480      	push	{r7}
 800a2c0:	b083      	sub	sp, #12
 800a2c2:	af00      	add	r7, sp, #0
 800a2c4:	6078      	str	r0, [r7, #4]
 800a2c6:	460b      	mov	r3, r1
 800a2c8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	78fa      	ldrb	r2, [r7, #3]
 800a2ce:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a2d0:	2300      	movs	r3, #0
}
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	370c      	adds	r7, #12
 800a2d6:	46bd      	mov	sp, r7
 800a2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2dc:	4770      	bx	lr

0800a2de <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a2de:	b480      	push	{r7}
 800a2e0:	b083      	sub	sp, #12
 800a2e2:	af00      	add	r7, sp, #0
 800a2e4:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a2ec:	b2da      	uxtb	r2, r3
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	2204      	movs	r2, #4
 800a2f8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800a2fc:	2300      	movs	r3, #0
}
 800a2fe:	4618      	mov	r0, r3
 800a300:	370c      	adds	r7, #12
 800a302:	46bd      	mov	sp, r7
 800a304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a308:	4770      	bx	lr

0800a30a <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a30a:	b480      	push	{r7}
 800a30c:	b083      	sub	sp, #12
 800a30e:	af00      	add	r7, sp, #0
 800a310:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a318:	b2db      	uxtb	r3, r3
 800a31a:	2b04      	cmp	r3, #4
 800a31c:	d106      	bne.n	800a32c <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800a324:	b2da      	uxtb	r2, r3
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800a32c:	2300      	movs	r3, #0
}
 800a32e:	4618      	mov	r0, r3
 800a330:	370c      	adds	r7, #12
 800a332:	46bd      	mov	sp, r7
 800a334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a338:	4770      	bx	lr

0800a33a <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a33a:	b580      	push	{r7, lr}
 800a33c:	b082      	sub	sp, #8
 800a33e:	af00      	add	r7, sp, #0
 800a340:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a342:	687b      	ldr	r3, [r7, #4]
 800a344:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a348:	b2db      	uxtb	r3, r3
 800a34a:	2b03      	cmp	r3, #3
 800a34c:	d110      	bne.n	800a370 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a354:	2b00      	cmp	r3, #0
 800a356:	d00b      	beq.n	800a370 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a35e:	69db      	ldr	r3, [r3, #28]
 800a360:	2b00      	cmp	r3, #0
 800a362:	d005      	beq.n	800a370 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a36a:	69db      	ldr	r3, [r3, #28]
 800a36c:	6878      	ldr	r0, [r7, #4]
 800a36e:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a370:	2300      	movs	r3, #0
}
 800a372:	4618      	mov	r0, r3
 800a374:	3708      	adds	r7, #8
 800a376:	46bd      	mov	sp, r7
 800a378:	bd80      	pop	{r7, pc}

0800a37a <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a37a:	b580      	push	{r7, lr}
 800a37c:	b082      	sub	sp, #8
 800a37e:	af00      	add	r7, sp, #0
 800a380:	6078      	str	r0, [r7, #4]
 800a382:	460b      	mov	r3, r1
 800a384:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	32ae      	adds	r2, #174	; 0xae
 800a390:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a394:	2b00      	cmp	r3, #0
 800a396:	d101      	bne.n	800a39c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a398:	2303      	movs	r3, #3
 800a39a:	e01c      	b.n	800a3d6 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a3a2:	b2db      	uxtb	r3, r3
 800a3a4:	2b03      	cmp	r3, #3
 800a3a6:	d115      	bne.n	800a3d4 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	32ae      	adds	r2, #174	; 0xae
 800a3b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3b6:	6a1b      	ldr	r3, [r3, #32]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d00b      	beq.n	800a3d4 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	32ae      	adds	r2, #174	; 0xae
 800a3c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3ca:	6a1b      	ldr	r3, [r3, #32]
 800a3cc:	78fa      	ldrb	r2, [r7, #3]
 800a3ce:	4611      	mov	r1, r2
 800a3d0:	6878      	ldr	r0, [r7, #4]
 800a3d2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a3d4:	2300      	movs	r3, #0
}
 800a3d6:	4618      	mov	r0, r3
 800a3d8:	3708      	adds	r7, #8
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	bd80      	pop	{r7, pc}

0800a3de <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a3de:	b580      	push	{r7, lr}
 800a3e0:	b082      	sub	sp, #8
 800a3e2:	af00      	add	r7, sp, #0
 800a3e4:	6078      	str	r0, [r7, #4]
 800a3e6:	460b      	mov	r3, r1
 800a3e8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	32ae      	adds	r2, #174	; 0xae
 800a3f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d101      	bne.n	800a400 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a3fc:	2303      	movs	r3, #3
 800a3fe:	e01c      	b.n	800a43a <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a406:	b2db      	uxtb	r3, r3
 800a408:	2b03      	cmp	r3, #3
 800a40a:	d115      	bne.n	800a438 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	32ae      	adds	r2, #174	; 0xae
 800a416:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a41a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d00b      	beq.n	800a438 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	32ae      	adds	r2, #174	; 0xae
 800a42a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a42e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a430:	78fa      	ldrb	r2, [r7, #3]
 800a432:	4611      	mov	r1, r2
 800a434:	6878      	ldr	r0, [r7, #4]
 800a436:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a438:	2300      	movs	r3, #0
}
 800a43a:	4618      	mov	r0, r3
 800a43c:	3708      	adds	r7, #8
 800a43e:	46bd      	mov	sp, r7
 800a440:	bd80      	pop	{r7, pc}

0800a442 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a442:	b480      	push	{r7}
 800a444:	b083      	sub	sp, #12
 800a446:	af00      	add	r7, sp, #0
 800a448:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a44a:	2300      	movs	r3, #0
}
 800a44c:	4618      	mov	r0, r3
 800a44e:	370c      	adds	r7, #12
 800a450:	46bd      	mov	sp, r7
 800a452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a456:	4770      	bx	lr

0800a458 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a458:	b580      	push	{r7, lr}
 800a45a:	b084      	sub	sp, #16
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a460:	2300      	movs	r3, #0
 800a462:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	2201      	movs	r2, #1
 800a468:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a472:	2b00      	cmp	r3, #0
 800a474:	d00e      	beq.n	800a494 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a47c:	685b      	ldr	r3, [r3, #4]
 800a47e:	687a      	ldr	r2, [r7, #4]
 800a480:	6852      	ldr	r2, [r2, #4]
 800a482:	b2d2      	uxtb	r2, r2
 800a484:	4611      	mov	r1, r2
 800a486:	6878      	ldr	r0, [r7, #4]
 800a488:	4798      	blx	r3
 800a48a:	4603      	mov	r3, r0
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d001      	beq.n	800a494 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a490:	2303      	movs	r3, #3
 800a492:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a494:	7bfb      	ldrb	r3, [r7, #15]
}
 800a496:	4618      	mov	r0, r3
 800a498:	3710      	adds	r7, #16
 800a49a:	46bd      	mov	sp, r7
 800a49c:	bd80      	pop	{r7, pc}

0800a49e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a49e:	b480      	push	{r7}
 800a4a0:	b083      	sub	sp, #12
 800a4a2:	af00      	add	r7, sp, #0
 800a4a4:	6078      	str	r0, [r7, #4]
 800a4a6:	460b      	mov	r3, r1
 800a4a8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a4aa:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	370c      	adds	r7, #12
 800a4b0:	46bd      	mov	sp, r7
 800a4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b6:	4770      	bx	lr

0800a4b8 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a4b8:	b480      	push	{r7}
 800a4ba:	b083      	sub	sp, #12
 800a4bc:	af00      	add	r7, sp, #0
 800a4be:	6078      	str	r0, [r7, #4]
 800a4c0:	460b      	mov	r3, r1
 800a4c2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a4c4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	370c      	adds	r7, #12
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d0:	4770      	bx	lr

0800a4d2 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a4d2:	b580      	push	{r7, lr}
 800a4d4:	b086      	sub	sp, #24
 800a4d6:	af00      	add	r7, sp, #0
 800a4d8:	6078      	str	r0, [r7, #4]
 800a4da:	460b      	mov	r3, r1
 800a4dc:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a4e6:	2300      	movs	r3, #0
 800a4e8:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	885b      	ldrh	r3, [r3, #2]
 800a4ee:	b29a      	uxth	r2, r3
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	781b      	ldrb	r3, [r3, #0]
 800a4f4:	b29b      	uxth	r3, r3
 800a4f6:	429a      	cmp	r2, r3
 800a4f8:	d920      	bls.n	800a53c <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	781b      	ldrb	r3, [r3, #0]
 800a4fe:	b29b      	uxth	r3, r3
 800a500:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a502:	e013      	b.n	800a52c <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a504:	f107 030a 	add.w	r3, r7, #10
 800a508:	4619      	mov	r1, r3
 800a50a:	6978      	ldr	r0, [r7, #20]
 800a50c:	f000 f81b 	bl	800a546 <USBD_GetNextDesc>
 800a510:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a512:	697b      	ldr	r3, [r7, #20]
 800a514:	785b      	ldrb	r3, [r3, #1]
 800a516:	2b05      	cmp	r3, #5
 800a518:	d108      	bne.n	800a52c <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a51a:	697b      	ldr	r3, [r7, #20]
 800a51c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a51e:	693b      	ldr	r3, [r7, #16]
 800a520:	789b      	ldrb	r3, [r3, #2]
 800a522:	78fa      	ldrb	r2, [r7, #3]
 800a524:	429a      	cmp	r2, r3
 800a526:	d008      	beq.n	800a53a <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a528:	2300      	movs	r3, #0
 800a52a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	885b      	ldrh	r3, [r3, #2]
 800a530:	b29a      	uxth	r2, r3
 800a532:	897b      	ldrh	r3, [r7, #10]
 800a534:	429a      	cmp	r2, r3
 800a536:	d8e5      	bhi.n	800a504 <USBD_GetEpDesc+0x32>
 800a538:	e000      	b.n	800a53c <USBD_GetEpDesc+0x6a>
          break;
 800a53a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800a53c:	693b      	ldr	r3, [r7, #16]
}
 800a53e:	4618      	mov	r0, r3
 800a540:	3718      	adds	r7, #24
 800a542:	46bd      	mov	sp, r7
 800a544:	bd80      	pop	{r7, pc}

0800a546 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800a546:	b480      	push	{r7}
 800a548:	b085      	sub	sp, #20
 800a54a:	af00      	add	r7, sp, #0
 800a54c:	6078      	str	r0, [r7, #4]
 800a54e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800a554:	683b      	ldr	r3, [r7, #0]
 800a556:	881a      	ldrh	r2, [r3, #0]
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	781b      	ldrb	r3, [r3, #0]
 800a55c:	b29b      	uxth	r3, r3
 800a55e:	4413      	add	r3, r2
 800a560:	b29a      	uxth	r2, r3
 800a562:	683b      	ldr	r3, [r7, #0]
 800a564:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	781b      	ldrb	r3, [r3, #0]
 800a56a:	461a      	mov	r2, r3
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	4413      	add	r3, r2
 800a570:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800a572:	68fb      	ldr	r3, [r7, #12]
}
 800a574:	4618      	mov	r0, r3
 800a576:	3714      	adds	r7, #20
 800a578:	46bd      	mov	sp, r7
 800a57a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57e:	4770      	bx	lr

0800a580 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a580:	b480      	push	{r7}
 800a582:	b087      	sub	sp, #28
 800a584:	af00      	add	r7, sp, #0
 800a586:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a58c:	697b      	ldr	r3, [r7, #20]
 800a58e:	781b      	ldrb	r3, [r3, #0]
 800a590:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a592:	697b      	ldr	r3, [r7, #20]
 800a594:	3301      	adds	r3, #1
 800a596:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a598:	697b      	ldr	r3, [r7, #20]
 800a59a:	781b      	ldrb	r3, [r3, #0]
 800a59c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a59e:	8a3b      	ldrh	r3, [r7, #16]
 800a5a0:	021b      	lsls	r3, r3, #8
 800a5a2:	b21a      	sxth	r2, r3
 800a5a4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a5a8:	4313      	orrs	r3, r2
 800a5aa:	b21b      	sxth	r3, r3
 800a5ac:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a5ae:	89fb      	ldrh	r3, [r7, #14]
}
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	371c      	adds	r7, #28
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ba:	4770      	bx	lr

0800a5bc <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a5bc:	b580      	push	{r7, lr}
 800a5be:	b084      	sub	sp, #16
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	6078      	str	r0, [r7, #4]
 800a5c4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a5ca:	683b      	ldr	r3, [r7, #0]
 800a5cc:	781b      	ldrb	r3, [r3, #0]
 800a5ce:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a5d2:	2b40      	cmp	r3, #64	; 0x40
 800a5d4:	d005      	beq.n	800a5e2 <USBD_StdDevReq+0x26>
 800a5d6:	2b40      	cmp	r3, #64	; 0x40
 800a5d8:	d857      	bhi.n	800a68a <USBD_StdDevReq+0xce>
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d00f      	beq.n	800a5fe <USBD_StdDevReq+0x42>
 800a5de:	2b20      	cmp	r3, #32
 800a5e0:	d153      	bne.n	800a68a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	32ae      	adds	r2, #174	; 0xae
 800a5ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5f0:	689b      	ldr	r3, [r3, #8]
 800a5f2:	6839      	ldr	r1, [r7, #0]
 800a5f4:	6878      	ldr	r0, [r7, #4]
 800a5f6:	4798      	blx	r3
 800a5f8:	4603      	mov	r3, r0
 800a5fa:	73fb      	strb	r3, [r7, #15]
      break;
 800a5fc:	e04a      	b.n	800a694 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a5fe:	683b      	ldr	r3, [r7, #0]
 800a600:	785b      	ldrb	r3, [r3, #1]
 800a602:	2b09      	cmp	r3, #9
 800a604:	d83b      	bhi.n	800a67e <USBD_StdDevReq+0xc2>
 800a606:	a201      	add	r2, pc, #4	; (adr r2, 800a60c <USBD_StdDevReq+0x50>)
 800a608:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a60c:	0800a661 	.word	0x0800a661
 800a610:	0800a675 	.word	0x0800a675
 800a614:	0800a67f 	.word	0x0800a67f
 800a618:	0800a66b 	.word	0x0800a66b
 800a61c:	0800a67f 	.word	0x0800a67f
 800a620:	0800a63f 	.word	0x0800a63f
 800a624:	0800a635 	.word	0x0800a635
 800a628:	0800a67f 	.word	0x0800a67f
 800a62c:	0800a657 	.word	0x0800a657
 800a630:	0800a649 	.word	0x0800a649
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a634:	6839      	ldr	r1, [r7, #0]
 800a636:	6878      	ldr	r0, [r7, #4]
 800a638:	f000 fa3c 	bl	800aab4 <USBD_GetDescriptor>
          break;
 800a63c:	e024      	b.n	800a688 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a63e:	6839      	ldr	r1, [r7, #0]
 800a640:	6878      	ldr	r0, [r7, #4]
 800a642:	f000 fba1 	bl	800ad88 <USBD_SetAddress>
          break;
 800a646:	e01f      	b.n	800a688 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a648:	6839      	ldr	r1, [r7, #0]
 800a64a:	6878      	ldr	r0, [r7, #4]
 800a64c:	f000 fbe0 	bl	800ae10 <USBD_SetConfig>
 800a650:	4603      	mov	r3, r0
 800a652:	73fb      	strb	r3, [r7, #15]
          break;
 800a654:	e018      	b.n	800a688 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a656:	6839      	ldr	r1, [r7, #0]
 800a658:	6878      	ldr	r0, [r7, #4]
 800a65a:	f000 fc83 	bl	800af64 <USBD_GetConfig>
          break;
 800a65e:	e013      	b.n	800a688 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a660:	6839      	ldr	r1, [r7, #0]
 800a662:	6878      	ldr	r0, [r7, #4]
 800a664:	f000 fcb4 	bl	800afd0 <USBD_GetStatus>
          break;
 800a668:	e00e      	b.n	800a688 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a66a:	6839      	ldr	r1, [r7, #0]
 800a66c:	6878      	ldr	r0, [r7, #4]
 800a66e:	f000 fce3 	bl	800b038 <USBD_SetFeature>
          break;
 800a672:	e009      	b.n	800a688 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a674:	6839      	ldr	r1, [r7, #0]
 800a676:	6878      	ldr	r0, [r7, #4]
 800a678:	f000 fd07 	bl	800b08a <USBD_ClrFeature>
          break;
 800a67c:	e004      	b.n	800a688 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800a67e:	6839      	ldr	r1, [r7, #0]
 800a680:	6878      	ldr	r0, [r7, #4]
 800a682:	f000 fd5e 	bl	800b142 <USBD_CtlError>
          break;
 800a686:	bf00      	nop
      }
      break;
 800a688:	e004      	b.n	800a694 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800a68a:	6839      	ldr	r1, [r7, #0]
 800a68c:	6878      	ldr	r0, [r7, #4]
 800a68e:	f000 fd58 	bl	800b142 <USBD_CtlError>
      break;
 800a692:	bf00      	nop
  }

  return ret;
 800a694:	7bfb      	ldrb	r3, [r7, #15]
}
 800a696:	4618      	mov	r0, r3
 800a698:	3710      	adds	r7, #16
 800a69a:	46bd      	mov	sp, r7
 800a69c:	bd80      	pop	{r7, pc}
 800a69e:	bf00      	nop

0800a6a0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b084      	sub	sp, #16
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
 800a6a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a6ae:	683b      	ldr	r3, [r7, #0]
 800a6b0:	781b      	ldrb	r3, [r3, #0]
 800a6b2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a6b6:	2b40      	cmp	r3, #64	; 0x40
 800a6b8:	d005      	beq.n	800a6c6 <USBD_StdItfReq+0x26>
 800a6ba:	2b40      	cmp	r3, #64	; 0x40
 800a6bc:	d852      	bhi.n	800a764 <USBD_StdItfReq+0xc4>
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d001      	beq.n	800a6c6 <USBD_StdItfReq+0x26>
 800a6c2:	2b20      	cmp	r3, #32
 800a6c4:	d14e      	bne.n	800a764 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a6cc:	b2db      	uxtb	r3, r3
 800a6ce:	3b01      	subs	r3, #1
 800a6d0:	2b02      	cmp	r3, #2
 800a6d2:	d840      	bhi.n	800a756 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a6d4:	683b      	ldr	r3, [r7, #0]
 800a6d6:	889b      	ldrh	r3, [r3, #4]
 800a6d8:	b2db      	uxtb	r3, r3
 800a6da:	2b01      	cmp	r3, #1
 800a6dc:	d836      	bhi.n	800a74c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	889b      	ldrh	r3, [r3, #4]
 800a6e2:	b2db      	uxtb	r3, r3
 800a6e4:	4619      	mov	r1, r3
 800a6e6:	6878      	ldr	r0, [r7, #4]
 800a6e8:	f7ff fed9 	bl	800a49e <USBD_CoreFindIF>
 800a6ec:	4603      	mov	r3, r0
 800a6ee:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a6f0:	7bbb      	ldrb	r3, [r7, #14]
 800a6f2:	2bff      	cmp	r3, #255	; 0xff
 800a6f4:	d01d      	beq.n	800a732 <USBD_StdItfReq+0x92>
 800a6f6:	7bbb      	ldrb	r3, [r7, #14]
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d11a      	bne.n	800a732 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800a6fc:	7bba      	ldrb	r2, [r7, #14]
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	32ae      	adds	r2, #174	; 0xae
 800a702:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a706:	689b      	ldr	r3, [r3, #8]
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d00f      	beq.n	800a72c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800a70c:	7bba      	ldrb	r2, [r7, #14]
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a714:	7bba      	ldrb	r2, [r7, #14]
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	32ae      	adds	r2, #174	; 0xae
 800a71a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a71e:	689b      	ldr	r3, [r3, #8]
 800a720:	6839      	ldr	r1, [r7, #0]
 800a722:	6878      	ldr	r0, [r7, #4]
 800a724:	4798      	blx	r3
 800a726:	4603      	mov	r3, r0
 800a728:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a72a:	e004      	b.n	800a736 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800a72c:	2303      	movs	r3, #3
 800a72e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800a730:	e001      	b.n	800a736 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800a732:	2303      	movs	r3, #3
 800a734:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a736:	683b      	ldr	r3, [r7, #0]
 800a738:	88db      	ldrh	r3, [r3, #6]
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d110      	bne.n	800a760 <USBD_StdItfReq+0xc0>
 800a73e:	7bfb      	ldrb	r3, [r7, #15]
 800a740:	2b00      	cmp	r3, #0
 800a742:	d10d      	bne.n	800a760 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a744:	6878      	ldr	r0, [r7, #4]
 800a746:	f000 fdaa 	bl	800b29e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a74a:	e009      	b.n	800a760 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800a74c:	6839      	ldr	r1, [r7, #0]
 800a74e:	6878      	ldr	r0, [r7, #4]
 800a750:	f000 fcf7 	bl	800b142 <USBD_CtlError>
          break;
 800a754:	e004      	b.n	800a760 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800a756:	6839      	ldr	r1, [r7, #0]
 800a758:	6878      	ldr	r0, [r7, #4]
 800a75a:	f000 fcf2 	bl	800b142 <USBD_CtlError>
          break;
 800a75e:	e000      	b.n	800a762 <USBD_StdItfReq+0xc2>
          break;
 800a760:	bf00      	nop
      }
      break;
 800a762:	e004      	b.n	800a76e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800a764:	6839      	ldr	r1, [r7, #0]
 800a766:	6878      	ldr	r0, [r7, #4]
 800a768:	f000 fceb 	bl	800b142 <USBD_CtlError>
      break;
 800a76c:	bf00      	nop
  }

  return ret;
 800a76e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a770:	4618      	mov	r0, r3
 800a772:	3710      	adds	r7, #16
 800a774:	46bd      	mov	sp, r7
 800a776:	bd80      	pop	{r7, pc}

0800a778 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a778:	b580      	push	{r7, lr}
 800a77a:	b084      	sub	sp, #16
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
 800a780:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800a782:	2300      	movs	r3, #0
 800a784:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800a786:	683b      	ldr	r3, [r7, #0]
 800a788:	889b      	ldrh	r3, [r3, #4]
 800a78a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	781b      	ldrb	r3, [r3, #0]
 800a790:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a794:	2b40      	cmp	r3, #64	; 0x40
 800a796:	d007      	beq.n	800a7a8 <USBD_StdEPReq+0x30>
 800a798:	2b40      	cmp	r3, #64	; 0x40
 800a79a:	f200 817f 	bhi.w	800aa9c <USBD_StdEPReq+0x324>
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d02a      	beq.n	800a7f8 <USBD_StdEPReq+0x80>
 800a7a2:	2b20      	cmp	r3, #32
 800a7a4:	f040 817a 	bne.w	800aa9c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800a7a8:	7bbb      	ldrb	r3, [r7, #14]
 800a7aa:	4619      	mov	r1, r3
 800a7ac:	6878      	ldr	r0, [r7, #4]
 800a7ae:	f7ff fe83 	bl	800a4b8 <USBD_CoreFindEP>
 800a7b2:	4603      	mov	r3, r0
 800a7b4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a7b6:	7b7b      	ldrb	r3, [r7, #13]
 800a7b8:	2bff      	cmp	r3, #255	; 0xff
 800a7ba:	f000 8174 	beq.w	800aaa6 <USBD_StdEPReq+0x32e>
 800a7be:	7b7b      	ldrb	r3, [r7, #13]
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	f040 8170 	bne.w	800aaa6 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800a7c6:	7b7a      	ldrb	r2, [r7, #13]
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800a7ce:	7b7a      	ldrb	r2, [r7, #13]
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	32ae      	adds	r2, #174	; 0xae
 800a7d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7d8:	689b      	ldr	r3, [r3, #8]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	f000 8163 	beq.w	800aaa6 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800a7e0:	7b7a      	ldrb	r2, [r7, #13]
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	32ae      	adds	r2, #174	; 0xae
 800a7e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7ea:	689b      	ldr	r3, [r3, #8]
 800a7ec:	6839      	ldr	r1, [r7, #0]
 800a7ee:	6878      	ldr	r0, [r7, #4]
 800a7f0:	4798      	blx	r3
 800a7f2:	4603      	mov	r3, r0
 800a7f4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800a7f6:	e156      	b.n	800aaa6 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a7f8:	683b      	ldr	r3, [r7, #0]
 800a7fa:	785b      	ldrb	r3, [r3, #1]
 800a7fc:	2b03      	cmp	r3, #3
 800a7fe:	d008      	beq.n	800a812 <USBD_StdEPReq+0x9a>
 800a800:	2b03      	cmp	r3, #3
 800a802:	f300 8145 	bgt.w	800aa90 <USBD_StdEPReq+0x318>
 800a806:	2b00      	cmp	r3, #0
 800a808:	f000 809b 	beq.w	800a942 <USBD_StdEPReq+0x1ca>
 800a80c:	2b01      	cmp	r3, #1
 800a80e:	d03c      	beq.n	800a88a <USBD_StdEPReq+0x112>
 800a810:	e13e      	b.n	800aa90 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a818:	b2db      	uxtb	r3, r3
 800a81a:	2b02      	cmp	r3, #2
 800a81c:	d002      	beq.n	800a824 <USBD_StdEPReq+0xac>
 800a81e:	2b03      	cmp	r3, #3
 800a820:	d016      	beq.n	800a850 <USBD_StdEPReq+0xd8>
 800a822:	e02c      	b.n	800a87e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a824:	7bbb      	ldrb	r3, [r7, #14]
 800a826:	2b00      	cmp	r3, #0
 800a828:	d00d      	beq.n	800a846 <USBD_StdEPReq+0xce>
 800a82a:	7bbb      	ldrb	r3, [r7, #14]
 800a82c:	2b80      	cmp	r3, #128	; 0x80
 800a82e:	d00a      	beq.n	800a846 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a830:	7bbb      	ldrb	r3, [r7, #14]
 800a832:	4619      	mov	r1, r3
 800a834:	6878      	ldr	r0, [r7, #4]
 800a836:	f003 fc05 	bl	800e044 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a83a:	2180      	movs	r1, #128	; 0x80
 800a83c:	6878      	ldr	r0, [r7, #4]
 800a83e:	f003 fc01 	bl	800e044 <USBD_LL_StallEP>
 800a842:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a844:	e020      	b.n	800a888 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800a846:	6839      	ldr	r1, [r7, #0]
 800a848:	6878      	ldr	r0, [r7, #4]
 800a84a:	f000 fc7a 	bl	800b142 <USBD_CtlError>
              break;
 800a84e:	e01b      	b.n	800a888 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	885b      	ldrh	r3, [r3, #2]
 800a854:	2b00      	cmp	r3, #0
 800a856:	d10e      	bne.n	800a876 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a858:	7bbb      	ldrb	r3, [r7, #14]
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d00b      	beq.n	800a876 <USBD_StdEPReq+0xfe>
 800a85e:	7bbb      	ldrb	r3, [r7, #14]
 800a860:	2b80      	cmp	r3, #128	; 0x80
 800a862:	d008      	beq.n	800a876 <USBD_StdEPReq+0xfe>
 800a864:	683b      	ldr	r3, [r7, #0]
 800a866:	88db      	ldrh	r3, [r3, #6]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d104      	bne.n	800a876 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a86c:	7bbb      	ldrb	r3, [r7, #14]
 800a86e:	4619      	mov	r1, r3
 800a870:	6878      	ldr	r0, [r7, #4]
 800a872:	f003 fbe7 	bl	800e044 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800a876:	6878      	ldr	r0, [r7, #4]
 800a878:	f000 fd11 	bl	800b29e <USBD_CtlSendStatus>

              break;
 800a87c:	e004      	b.n	800a888 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800a87e:	6839      	ldr	r1, [r7, #0]
 800a880:	6878      	ldr	r0, [r7, #4]
 800a882:	f000 fc5e 	bl	800b142 <USBD_CtlError>
              break;
 800a886:	bf00      	nop
          }
          break;
 800a888:	e107      	b.n	800aa9a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a890:	b2db      	uxtb	r3, r3
 800a892:	2b02      	cmp	r3, #2
 800a894:	d002      	beq.n	800a89c <USBD_StdEPReq+0x124>
 800a896:	2b03      	cmp	r3, #3
 800a898:	d016      	beq.n	800a8c8 <USBD_StdEPReq+0x150>
 800a89a:	e04b      	b.n	800a934 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a89c:	7bbb      	ldrb	r3, [r7, #14]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d00d      	beq.n	800a8be <USBD_StdEPReq+0x146>
 800a8a2:	7bbb      	ldrb	r3, [r7, #14]
 800a8a4:	2b80      	cmp	r3, #128	; 0x80
 800a8a6:	d00a      	beq.n	800a8be <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a8a8:	7bbb      	ldrb	r3, [r7, #14]
 800a8aa:	4619      	mov	r1, r3
 800a8ac:	6878      	ldr	r0, [r7, #4]
 800a8ae:	f003 fbc9 	bl	800e044 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a8b2:	2180      	movs	r1, #128	; 0x80
 800a8b4:	6878      	ldr	r0, [r7, #4]
 800a8b6:	f003 fbc5 	bl	800e044 <USBD_LL_StallEP>
 800a8ba:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a8bc:	e040      	b.n	800a940 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800a8be:	6839      	ldr	r1, [r7, #0]
 800a8c0:	6878      	ldr	r0, [r7, #4]
 800a8c2:	f000 fc3e 	bl	800b142 <USBD_CtlError>
              break;
 800a8c6:	e03b      	b.n	800a940 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	885b      	ldrh	r3, [r3, #2]
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d136      	bne.n	800a93e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a8d0:	7bbb      	ldrb	r3, [r7, #14]
 800a8d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d004      	beq.n	800a8e4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a8da:	7bbb      	ldrb	r3, [r7, #14]
 800a8dc:	4619      	mov	r1, r3
 800a8de:	6878      	ldr	r0, [r7, #4]
 800a8e0:	f003 fbcf 	bl	800e082 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800a8e4:	6878      	ldr	r0, [r7, #4]
 800a8e6:	f000 fcda 	bl	800b29e <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800a8ea:	7bbb      	ldrb	r3, [r7, #14]
 800a8ec:	4619      	mov	r1, r3
 800a8ee:	6878      	ldr	r0, [r7, #4]
 800a8f0:	f7ff fde2 	bl	800a4b8 <USBD_CoreFindEP>
 800a8f4:	4603      	mov	r3, r0
 800a8f6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a8f8:	7b7b      	ldrb	r3, [r7, #13]
 800a8fa:	2bff      	cmp	r3, #255	; 0xff
 800a8fc:	d01f      	beq.n	800a93e <USBD_StdEPReq+0x1c6>
 800a8fe:	7b7b      	ldrb	r3, [r7, #13]
 800a900:	2b00      	cmp	r3, #0
 800a902:	d11c      	bne.n	800a93e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800a904:	7b7a      	ldrb	r2, [r7, #13]
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800a90c:	7b7a      	ldrb	r2, [r7, #13]
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	32ae      	adds	r2, #174	; 0xae
 800a912:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a916:	689b      	ldr	r3, [r3, #8]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d010      	beq.n	800a93e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800a91c:	7b7a      	ldrb	r2, [r7, #13]
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	32ae      	adds	r2, #174	; 0xae
 800a922:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a926:	689b      	ldr	r3, [r3, #8]
 800a928:	6839      	ldr	r1, [r7, #0]
 800a92a:	6878      	ldr	r0, [r7, #4]
 800a92c:	4798      	blx	r3
 800a92e:	4603      	mov	r3, r0
 800a930:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800a932:	e004      	b.n	800a93e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800a934:	6839      	ldr	r1, [r7, #0]
 800a936:	6878      	ldr	r0, [r7, #4]
 800a938:	f000 fc03 	bl	800b142 <USBD_CtlError>
              break;
 800a93c:	e000      	b.n	800a940 <USBD_StdEPReq+0x1c8>
              break;
 800a93e:	bf00      	nop
          }
          break;
 800a940:	e0ab      	b.n	800aa9a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a948:	b2db      	uxtb	r3, r3
 800a94a:	2b02      	cmp	r3, #2
 800a94c:	d002      	beq.n	800a954 <USBD_StdEPReq+0x1dc>
 800a94e:	2b03      	cmp	r3, #3
 800a950:	d032      	beq.n	800a9b8 <USBD_StdEPReq+0x240>
 800a952:	e097      	b.n	800aa84 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a954:	7bbb      	ldrb	r3, [r7, #14]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d007      	beq.n	800a96a <USBD_StdEPReq+0x1f2>
 800a95a:	7bbb      	ldrb	r3, [r7, #14]
 800a95c:	2b80      	cmp	r3, #128	; 0x80
 800a95e:	d004      	beq.n	800a96a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800a960:	6839      	ldr	r1, [r7, #0]
 800a962:	6878      	ldr	r0, [r7, #4]
 800a964:	f000 fbed 	bl	800b142 <USBD_CtlError>
                break;
 800a968:	e091      	b.n	800aa8e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a96a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a96e:	2b00      	cmp	r3, #0
 800a970:	da0b      	bge.n	800a98a <USBD_StdEPReq+0x212>
 800a972:	7bbb      	ldrb	r3, [r7, #14]
 800a974:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a978:	4613      	mov	r3, r2
 800a97a:	009b      	lsls	r3, r3, #2
 800a97c:	4413      	add	r3, r2
 800a97e:	009b      	lsls	r3, r3, #2
 800a980:	3310      	adds	r3, #16
 800a982:	687a      	ldr	r2, [r7, #4]
 800a984:	4413      	add	r3, r2
 800a986:	3304      	adds	r3, #4
 800a988:	e00b      	b.n	800a9a2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a98a:	7bbb      	ldrb	r3, [r7, #14]
 800a98c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a990:	4613      	mov	r3, r2
 800a992:	009b      	lsls	r3, r3, #2
 800a994:	4413      	add	r3, r2
 800a996:	009b      	lsls	r3, r3, #2
 800a998:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a99c:	687a      	ldr	r2, [r7, #4]
 800a99e:	4413      	add	r3, r2
 800a9a0:	3304      	adds	r3, #4
 800a9a2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a9a4:	68bb      	ldr	r3, [r7, #8]
 800a9a6:	2200      	movs	r2, #0
 800a9a8:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a9aa:	68bb      	ldr	r3, [r7, #8]
 800a9ac:	2202      	movs	r2, #2
 800a9ae:	4619      	mov	r1, r3
 800a9b0:	6878      	ldr	r0, [r7, #4]
 800a9b2:	f000 fc37 	bl	800b224 <USBD_CtlSendData>
              break;
 800a9b6:	e06a      	b.n	800aa8e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a9b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	da11      	bge.n	800a9e4 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a9c0:	7bbb      	ldrb	r3, [r7, #14]
 800a9c2:	f003 020f 	and.w	r2, r3, #15
 800a9c6:	6879      	ldr	r1, [r7, #4]
 800a9c8:	4613      	mov	r3, r2
 800a9ca:	009b      	lsls	r3, r3, #2
 800a9cc:	4413      	add	r3, r2
 800a9ce:	009b      	lsls	r3, r3, #2
 800a9d0:	440b      	add	r3, r1
 800a9d2:	3324      	adds	r3, #36	; 0x24
 800a9d4:	881b      	ldrh	r3, [r3, #0]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d117      	bne.n	800aa0a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800a9da:	6839      	ldr	r1, [r7, #0]
 800a9dc:	6878      	ldr	r0, [r7, #4]
 800a9de:	f000 fbb0 	bl	800b142 <USBD_CtlError>
                  break;
 800a9e2:	e054      	b.n	800aa8e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a9e4:	7bbb      	ldrb	r3, [r7, #14]
 800a9e6:	f003 020f 	and.w	r2, r3, #15
 800a9ea:	6879      	ldr	r1, [r7, #4]
 800a9ec:	4613      	mov	r3, r2
 800a9ee:	009b      	lsls	r3, r3, #2
 800a9f0:	4413      	add	r3, r2
 800a9f2:	009b      	lsls	r3, r3, #2
 800a9f4:	440b      	add	r3, r1
 800a9f6:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a9fa:	881b      	ldrh	r3, [r3, #0]
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d104      	bne.n	800aa0a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800aa00:	6839      	ldr	r1, [r7, #0]
 800aa02:	6878      	ldr	r0, [r7, #4]
 800aa04:	f000 fb9d 	bl	800b142 <USBD_CtlError>
                  break;
 800aa08:	e041      	b.n	800aa8e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aa0a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	da0b      	bge.n	800aa2a <USBD_StdEPReq+0x2b2>
 800aa12:	7bbb      	ldrb	r3, [r7, #14]
 800aa14:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800aa18:	4613      	mov	r3, r2
 800aa1a:	009b      	lsls	r3, r3, #2
 800aa1c:	4413      	add	r3, r2
 800aa1e:	009b      	lsls	r3, r3, #2
 800aa20:	3310      	adds	r3, #16
 800aa22:	687a      	ldr	r2, [r7, #4]
 800aa24:	4413      	add	r3, r2
 800aa26:	3304      	adds	r3, #4
 800aa28:	e00b      	b.n	800aa42 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800aa2a:	7bbb      	ldrb	r3, [r7, #14]
 800aa2c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aa30:	4613      	mov	r3, r2
 800aa32:	009b      	lsls	r3, r3, #2
 800aa34:	4413      	add	r3, r2
 800aa36:	009b      	lsls	r3, r3, #2
 800aa38:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800aa3c:	687a      	ldr	r2, [r7, #4]
 800aa3e:	4413      	add	r3, r2
 800aa40:	3304      	adds	r3, #4
 800aa42:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800aa44:	7bbb      	ldrb	r3, [r7, #14]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d002      	beq.n	800aa50 <USBD_StdEPReq+0x2d8>
 800aa4a:	7bbb      	ldrb	r3, [r7, #14]
 800aa4c:	2b80      	cmp	r3, #128	; 0x80
 800aa4e:	d103      	bne.n	800aa58 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800aa50:	68bb      	ldr	r3, [r7, #8]
 800aa52:	2200      	movs	r2, #0
 800aa54:	601a      	str	r2, [r3, #0]
 800aa56:	e00e      	b.n	800aa76 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800aa58:	7bbb      	ldrb	r3, [r7, #14]
 800aa5a:	4619      	mov	r1, r3
 800aa5c:	6878      	ldr	r0, [r7, #4]
 800aa5e:	f003 fb2f 	bl	800e0c0 <USBD_LL_IsStallEP>
 800aa62:	4603      	mov	r3, r0
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d003      	beq.n	800aa70 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800aa68:	68bb      	ldr	r3, [r7, #8]
 800aa6a:	2201      	movs	r2, #1
 800aa6c:	601a      	str	r2, [r3, #0]
 800aa6e:	e002      	b.n	800aa76 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	2200      	movs	r2, #0
 800aa74:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800aa76:	68bb      	ldr	r3, [r7, #8]
 800aa78:	2202      	movs	r2, #2
 800aa7a:	4619      	mov	r1, r3
 800aa7c:	6878      	ldr	r0, [r7, #4]
 800aa7e:	f000 fbd1 	bl	800b224 <USBD_CtlSendData>
              break;
 800aa82:	e004      	b.n	800aa8e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800aa84:	6839      	ldr	r1, [r7, #0]
 800aa86:	6878      	ldr	r0, [r7, #4]
 800aa88:	f000 fb5b 	bl	800b142 <USBD_CtlError>
              break;
 800aa8c:	bf00      	nop
          }
          break;
 800aa8e:	e004      	b.n	800aa9a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800aa90:	6839      	ldr	r1, [r7, #0]
 800aa92:	6878      	ldr	r0, [r7, #4]
 800aa94:	f000 fb55 	bl	800b142 <USBD_CtlError>
          break;
 800aa98:	bf00      	nop
      }
      break;
 800aa9a:	e005      	b.n	800aaa8 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800aa9c:	6839      	ldr	r1, [r7, #0]
 800aa9e:	6878      	ldr	r0, [r7, #4]
 800aaa0:	f000 fb4f 	bl	800b142 <USBD_CtlError>
      break;
 800aaa4:	e000      	b.n	800aaa8 <USBD_StdEPReq+0x330>
      break;
 800aaa6:	bf00      	nop
  }

  return ret;
 800aaa8:	7bfb      	ldrb	r3, [r7, #15]
}
 800aaaa:	4618      	mov	r0, r3
 800aaac:	3710      	adds	r7, #16
 800aaae:	46bd      	mov	sp, r7
 800aab0:	bd80      	pop	{r7, pc}
	...

0800aab4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aab4:	b580      	push	{r7, lr}
 800aab6:	b084      	sub	sp, #16
 800aab8:	af00      	add	r7, sp, #0
 800aaba:	6078      	str	r0, [r7, #4]
 800aabc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800aabe:	2300      	movs	r3, #0
 800aac0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800aac2:	2300      	movs	r3, #0
 800aac4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800aac6:	2300      	movs	r3, #0
 800aac8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800aaca:	683b      	ldr	r3, [r7, #0]
 800aacc:	885b      	ldrh	r3, [r3, #2]
 800aace:	0a1b      	lsrs	r3, r3, #8
 800aad0:	b29b      	uxth	r3, r3
 800aad2:	3b01      	subs	r3, #1
 800aad4:	2b06      	cmp	r3, #6
 800aad6:	f200 8128 	bhi.w	800ad2a <USBD_GetDescriptor+0x276>
 800aada:	a201      	add	r2, pc, #4	; (adr r2, 800aae0 <USBD_GetDescriptor+0x2c>)
 800aadc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aae0:	0800aafd 	.word	0x0800aafd
 800aae4:	0800ab15 	.word	0x0800ab15
 800aae8:	0800ab55 	.word	0x0800ab55
 800aaec:	0800ad2b 	.word	0x0800ad2b
 800aaf0:	0800ad2b 	.word	0x0800ad2b
 800aaf4:	0800accb 	.word	0x0800accb
 800aaf8:	0800acf7 	.word	0x0800acf7
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	687a      	ldr	r2, [r7, #4]
 800ab06:	7c12      	ldrb	r2, [r2, #16]
 800ab08:	f107 0108 	add.w	r1, r7, #8
 800ab0c:	4610      	mov	r0, r2
 800ab0e:	4798      	blx	r3
 800ab10:	60f8      	str	r0, [r7, #12]
      break;
 800ab12:	e112      	b.n	800ad3a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	7c1b      	ldrb	r3, [r3, #16]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d10d      	bne.n	800ab38 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab24:	f107 0208 	add.w	r2, r7, #8
 800ab28:	4610      	mov	r0, r2
 800ab2a:	4798      	blx	r3
 800ab2c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	3301      	adds	r3, #1
 800ab32:	2202      	movs	r2, #2
 800ab34:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ab36:	e100      	b.n	800ad3a <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ab3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab40:	f107 0208 	add.w	r2, r7, #8
 800ab44:	4610      	mov	r0, r2
 800ab46:	4798      	blx	r3
 800ab48:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	3301      	adds	r3, #1
 800ab4e:	2202      	movs	r2, #2
 800ab50:	701a      	strb	r2, [r3, #0]
      break;
 800ab52:	e0f2      	b.n	800ad3a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ab54:	683b      	ldr	r3, [r7, #0]
 800ab56:	885b      	ldrh	r3, [r3, #2]
 800ab58:	b2db      	uxtb	r3, r3
 800ab5a:	2b05      	cmp	r3, #5
 800ab5c:	f200 80ac 	bhi.w	800acb8 <USBD_GetDescriptor+0x204>
 800ab60:	a201      	add	r2, pc, #4	; (adr r2, 800ab68 <USBD_GetDescriptor+0xb4>)
 800ab62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab66:	bf00      	nop
 800ab68:	0800ab81 	.word	0x0800ab81
 800ab6c:	0800abb5 	.word	0x0800abb5
 800ab70:	0800abe9 	.word	0x0800abe9
 800ab74:	0800ac1d 	.word	0x0800ac1d
 800ab78:	0800ac51 	.word	0x0800ac51
 800ab7c:	0800ac85 	.word	0x0800ac85
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab86:	685b      	ldr	r3, [r3, #4]
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d00b      	beq.n	800aba4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ab92:	685b      	ldr	r3, [r3, #4]
 800ab94:	687a      	ldr	r2, [r7, #4]
 800ab96:	7c12      	ldrb	r2, [r2, #16]
 800ab98:	f107 0108 	add.w	r1, r7, #8
 800ab9c:	4610      	mov	r0, r2
 800ab9e:	4798      	blx	r3
 800aba0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aba2:	e091      	b.n	800acc8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800aba4:	6839      	ldr	r1, [r7, #0]
 800aba6:	6878      	ldr	r0, [r7, #4]
 800aba8:	f000 facb 	bl	800b142 <USBD_CtlError>
            err++;
 800abac:	7afb      	ldrb	r3, [r7, #11]
 800abae:	3301      	adds	r3, #1
 800abb0:	72fb      	strb	r3, [r7, #11]
          break;
 800abb2:	e089      	b.n	800acc8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800abba:	689b      	ldr	r3, [r3, #8]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d00b      	beq.n	800abd8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800abc6:	689b      	ldr	r3, [r3, #8]
 800abc8:	687a      	ldr	r2, [r7, #4]
 800abca:	7c12      	ldrb	r2, [r2, #16]
 800abcc:	f107 0108 	add.w	r1, r7, #8
 800abd0:	4610      	mov	r0, r2
 800abd2:	4798      	blx	r3
 800abd4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800abd6:	e077      	b.n	800acc8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800abd8:	6839      	ldr	r1, [r7, #0]
 800abda:	6878      	ldr	r0, [r7, #4]
 800abdc:	f000 fab1 	bl	800b142 <USBD_CtlError>
            err++;
 800abe0:	7afb      	ldrb	r3, [r7, #11]
 800abe2:	3301      	adds	r3, #1
 800abe4:	72fb      	strb	r3, [r7, #11]
          break;
 800abe6:	e06f      	b.n	800acc8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800abee:	68db      	ldr	r3, [r3, #12]
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	d00b      	beq.n	800ac0c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800abfa:	68db      	ldr	r3, [r3, #12]
 800abfc:	687a      	ldr	r2, [r7, #4]
 800abfe:	7c12      	ldrb	r2, [r2, #16]
 800ac00:	f107 0108 	add.w	r1, r7, #8
 800ac04:	4610      	mov	r0, r2
 800ac06:	4798      	blx	r3
 800ac08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ac0a:	e05d      	b.n	800acc8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ac0c:	6839      	ldr	r1, [r7, #0]
 800ac0e:	6878      	ldr	r0, [r7, #4]
 800ac10:	f000 fa97 	bl	800b142 <USBD_CtlError>
            err++;
 800ac14:	7afb      	ldrb	r3, [r7, #11]
 800ac16:	3301      	adds	r3, #1
 800ac18:	72fb      	strb	r3, [r7, #11]
          break;
 800ac1a:	e055      	b.n	800acc8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac22:	691b      	ldr	r3, [r3, #16]
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d00b      	beq.n	800ac40 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac2e:	691b      	ldr	r3, [r3, #16]
 800ac30:	687a      	ldr	r2, [r7, #4]
 800ac32:	7c12      	ldrb	r2, [r2, #16]
 800ac34:	f107 0108 	add.w	r1, r7, #8
 800ac38:	4610      	mov	r0, r2
 800ac3a:	4798      	blx	r3
 800ac3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ac3e:	e043      	b.n	800acc8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ac40:	6839      	ldr	r1, [r7, #0]
 800ac42:	6878      	ldr	r0, [r7, #4]
 800ac44:	f000 fa7d 	bl	800b142 <USBD_CtlError>
            err++;
 800ac48:	7afb      	ldrb	r3, [r7, #11]
 800ac4a:	3301      	adds	r3, #1
 800ac4c:	72fb      	strb	r3, [r7, #11]
          break;
 800ac4e:	e03b      	b.n	800acc8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac56:	695b      	ldr	r3, [r3, #20]
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d00b      	beq.n	800ac74 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac62:	695b      	ldr	r3, [r3, #20]
 800ac64:	687a      	ldr	r2, [r7, #4]
 800ac66:	7c12      	ldrb	r2, [r2, #16]
 800ac68:	f107 0108 	add.w	r1, r7, #8
 800ac6c:	4610      	mov	r0, r2
 800ac6e:	4798      	blx	r3
 800ac70:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ac72:	e029      	b.n	800acc8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ac74:	6839      	ldr	r1, [r7, #0]
 800ac76:	6878      	ldr	r0, [r7, #4]
 800ac78:	f000 fa63 	bl	800b142 <USBD_CtlError>
            err++;
 800ac7c:	7afb      	ldrb	r3, [r7, #11]
 800ac7e:	3301      	adds	r3, #1
 800ac80:	72fb      	strb	r3, [r7, #11]
          break;
 800ac82:	e021      	b.n	800acc8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac8a:	699b      	ldr	r3, [r3, #24]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d00b      	beq.n	800aca8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac96:	699b      	ldr	r3, [r3, #24]
 800ac98:	687a      	ldr	r2, [r7, #4]
 800ac9a:	7c12      	ldrb	r2, [r2, #16]
 800ac9c:	f107 0108 	add.w	r1, r7, #8
 800aca0:	4610      	mov	r0, r2
 800aca2:	4798      	blx	r3
 800aca4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aca6:	e00f      	b.n	800acc8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800aca8:	6839      	ldr	r1, [r7, #0]
 800acaa:	6878      	ldr	r0, [r7, #4]
 800acac:	f000 fa49 	bl	800b142 <USBD_CtlError>
            err++;
 800acb0:	7afb      	ldrb	r3, [r7, #11]
 800acb2:	3301      	adds	r3, #1
 800acb4:	72fb      	strb	r3, [r7, #11]
          break;
 800acb6:	e007      	b.n	800acc8 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800acb8:	6839      	ldr	r1, [r7, #0]
 800acba:	6878      	ldr	r0, [r7, #4]
 800acbc:	f000 fa41 	bl	800b142 <USBD_CtlError>
          err++;
 800acc0:	7afb      	ldrb	r3, [r7, #11]
 800acc2:	3301      	adds	r3, #1
 800acc4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800acc6:	bf00      	nop
      }
      break;
 800acc8:	e037      	b.n	800ad3a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	7c1b      	ldrb	r3, [r3, #16]
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d109      	bne.n	800ace6 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800acd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800acda:	f107 0208 	add.w	r2, r7, #8
 800acde:	4610      	mov	r0, r2
 800ace0:	4798      	blx	r3
 800ace2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ace4:	e029      	b.n	800ad3a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800ace6:	6839      	ldr	r1, [r7, #0]
 800ace8:	6878      	ldr	r0, [r7, #4]
 800acea:	f000 fa2a 	bl	800b142 <USBD_CtlError>
        err++;
 800acee:	7afb      	ldrb	r3, [r7, #11]
 800acf0:	3301      	adds	r3, #1
 800acf2:	72fb      	strb	r3, [r7, #11]
      break;
 800acf4:	e021      	b.n	800ad3a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	7c1b      	ldrb	r3, [r3, #16]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d10d      	bne.n	800ad1a <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad06:	f107 0208 	add.w	r2, r7, #8
 800ad0a:	4610      	mov	r0, r2
 800ad0c:	4798      	blx	r3
 800ad0e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	3301      	adds	r3, #1
 800ad14:	2207      	movs	r2, #7
 800ad16:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ad18:	e00f      	b.n	800ad3a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800ad1a:	6839      	ldr	r1, [r7, #0]
 800ad1c:	6878      	ldr	r0, [r7, #4]
 800ad1e:	f000 fa10 	bl	800b142 <USBD_CtlError>
        err++;
 800ad22:	7afb      	ldrb	r3, [r7, #11]
 800ad24:	3301      	adds	r3, #1
 800ad26:	72fb      	strb	r3, [r7, #11]
      break;
 800ad28:	e007      	b.n	800ad3a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800ad2a:	6839      	ldr	r1, [r7, #0]
 800ad2c:	6878      	ldr	r0, [r7, #4]
 800ad2e:	f000 fa08 	bl	800b142 <USBD_CtlError>
      err++;
 800ad32:	7afb      	ldrb	r3, [r7, #11]
 800ad34:	3301      	adds	r3, #1
 800ad36:	72fb      	strb	r3, [r7, #11]
      break;
 800ad38:	bf00      	nop
  }

  if (err != 0U)
 800ad3a:	7afb      	ldrb	r3, [r7, #11]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d11e      	bne.n	800ad7e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800ad40:	683b      	ldr	r3, [r7, #0]
 800ad42:	88db      	ldrh	r3, [r3, #6]
 800ad44:	2b00      	cmp	r3, #0
 800ad46:	d016      	beq.n	800ad76 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800ad48:	893b      	ldrh	r3, [r7, #8]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d00e      	beq.n	800ad6c <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800ad4e:	683b      	ldr	r3, [r7, #0]
 800ad50:	88da      	ldrh	r2, [r3, #6]
 800ad52:	893b      	ldrh	r3, [r7, #8]
 800ad54:	4293      	cmp	r3, r2
 800ad56:	bf28      	it	cs
 800ad58:	4613      	movcs	r3, r2
 800ad5a:	b29b      	uxth	r3, r3
 800ad5c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800ad5e:	893b      	ldrh	r3, [r7, #8]
 800ad60:	461a      	mov	r2, r3
 800ad62:	68f9      	ldr	r1, [r7, #12]
 800ad64:	6878      	ldr	r0, [r7, #4]
 800ad66:	f000 fa5d 	bl	800b224 <USBD_CtlSendData>
 800ad6a:	e009      	b.n	800ad80 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800ad6c:	6839      	ldr	r1, [r7, #0]
 800ad6e:	6878      	ldr	r0, [r7, #4]
 800ad70:	f000 f9e7 	bl	800b142 <USBD_CtlError>
 800ad74:	e004      	b.n	800ad80 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800ad76:	6878      	ldr	r0, [r7, #4]
 800ad78:	f000 fa91 	bl	800b29e <USBD_CtlSendStatus>
 800ad7c:	e000      	b.n	800ad80 <USBD_GetDescriptor+0x2cc>
    return;
 800ad7e:	bf00      	nop
  }
}
 800ad80:	3710      	adds	r7, #16
 800ad82:	46bd      	mov	sp, r7
 800ad84:	bd80      	pop	{r7, pc}
 800ad86:	bf00      	nop

0800ad88 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad88:	b580      	push	{r7, lr}
 800ad8a:	b084      	sub	sp, #16
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	6078      	str	r0, [r7, #4]
 800ad90:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ad92:	683b      	ldr	r3, [r7, #0]
 800ad94:	889b      	ldrh	r3, [r3, #4]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d131      	bne.n	800adfe <USBD_SetAddress+0x76>
 800ad9a:	683b      	ldr	r3, [r7, #0]
 800ad9c:	88db      	ldrh	r3, [r3, #6]
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d12d      	bne.n	800adfe <USBD_SetAddress+0x76>
 800ada2:	683b      	ldr	r3, [r7, #0]
 800ada4:	885b      	ldrh	r3, [r3, #2]
 800ada6:	2b7f      	cmp	r3, #127	; 0x7f
 800ada8:	d829      	bhi.n	800adfe <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800adaa:	683b      	ldr	r3, [r7, #0]
 800adac:	885b      	ldrh	r3, [r3, #2]
 800adae:	b2db      	uxtb	r3, r3
 800adb0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800adb4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800adbc:	b2db      	uxtb	r3, r3
 800adbe:	2b03      	cmp	r3, #3
 800adc0:	d104      	bne.n	800adcc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800adc2:	6839      	ldr	r1, [r7, #0]
 800adc4:	6878      	ldr	r0, [r7, #4]
 800adc6:	f000 f9bc 	bl	800b142 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800adca:	e01d      	b.n	800ae08 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	7bfa      	ldrb	r2, [r7, #15]
 800add0:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800add4:	7bfb      	ldrb	r3, [r7, #15]
 800add6:	4619      	mov	r1, r3
 800add8:	6878      	ldr	r0, [r7, #4]
 800adda:	f003 f99d 	bl	800e118 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800adde:	6878      	ldr	r0, [r7, #4]
 800ade0:	f000 fa5d 	bl	800b29e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ade4:	7bfb      	ldrb	r3, [r7, #15]
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d004      	beq.n	800adf4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	2202      	movs	r2, #2
 800adee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800adf2:	e009      	b.n	800ae08 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	2201      	movs	r2, #1
 800adf8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800adfc:	e004      	b.n	800ae08 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800adfe:	6839      	ldr	r1, [r7, #0]
 800ae00:	6878      	ldr	r0, [r7, #4]
 800ae02:	f000 f99e 	bl	800b142 <USBD_CtlError>
  }
}
 800ae06:	bf00      	nop
 800ae08:	bf00      	nop
 800ae0a:	3710      	adds	r7, #16
 800ae0c:	46bd      	mov	sp, r7
 800ae0e:	bd80      	pop	{r7, pc}

0800ae10 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae10:	b580      	push	{r7, lr}
 800ae12:	b084      	sub	sp, #16
 800ae14:	af00      	add	r7, sp, #0
 800ae16:	6078      	str	r0, [r7, #4]
 800ae18:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ae1a:	2300      	movs	r3, #0
 800ae1c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ae1e:	683b      	ldr	r3, [r7, #0]
 800ae20:	885b      	ldrh	r3, [r3, #2]
 800ae22:	b2da      	uxtb	r2, r3
 800ae24:	4b4e      	ldr	r3, [pc, #312]	; (800af60 <USBD_SetConfig+0x150>)
 800ae26:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ae28:	4b4d      	ldr	r3, [pc, #308]	; (800af60 <USBD_SetConfig+0x150>)
 800ae2a:	781b      	ldrb	r3, [r3, #0]
 800ae2c:	2b01      	cmp	r3, #1
 800ae2e:	d905      	bls.n	800ae3c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800ae30:	6839      	ldr	r1, [r7, #0]
 800ae32:	6878      	ldr	r0, [r7, #4]
 800ae34:	f000 f985 	bl	800b142 <USBD_CtlError>
    return USBD_FAIL;
 800ae38:	2303      	movs	r3, #3
 800ae3a:	e08c      	b.n	800af56 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ae42:	b2db      	uxtb	r3, r3
 800ae44:	2b02      	cmp	r3, #2
 800ae46:	d002      	beq.n	800ae4e <USBD_SetConfig+0x3e>
 800ae48:	2b03      	cmp	r3, #3
 800ae4a:	d029      	beq.n	800aea0 <USBD_SetConfig+0x90>
 800ae4c:	e075      	b.n	800af3a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800ae4e:	4b44      	ldr	r3, [pc, #272]	; (800af60 <USBD_SetConfig+0x150>)
 800ae50:	781b      	ldrb	r3, [r3, #0]
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d020      	beq.n	800ae98 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800ae56:	4b42      	ldr	r3, [pc, #264]	; (800af60 <USBD_SetConfig+0x150>)
 800ae58:	781b      	ldrb	r3, [r3, #0]
 800ae5a:	461a      	mov	r2, r3
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ae60:	4b3f      	ldr	r3, [pc, #252]	; (800af60 <USBD_SetConfig+0x150>)
 800ae62:	781b      	ldrb	r3, [r3, #0]
 800ae64:	4619      	mov	r1, r3
 800ae66:	6878      	ldr	r0, [r7, #4]
 800ae68:	f7fe ffe7 	bl	8009e3a <USBD_SetClassConfig>
 800ae6c:	4603      	mov	r3, r0
 800ae6e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800ae70:	7bfb      	ldrb	r3, [r7, #15]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d008      	beq.n	800ae88 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800ae76:	6839      	ldr	r1, [r7, #0]
 800ae78:	6878      	ldr	r0, [r7, #4]
 800ae7a:	f000 f962 	bl	800b142 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	2202      	movs	r2, #2
 800ae82:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ae86:	e065      	b.n	800af54 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ae88:	6878      	ldr	r0, [r7, #4]
 800ae8a:	f000 fa08 	bl	800b29e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	2203      	movs	r2, #3
 800ae92:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800ae96:	e05d      	b.n	800af54 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ae98:	6878      	ldr	r0, [r7, #4]
 800ae9a:	f000 fa00 	bl	800b29e <USBD_CtlSendStatus>
      break;
 800ae9e:	e059      	b.n	800af54 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800aea0:	4b2f      	ldr	r3, [pc, #188]	; (800af60 <USBD_SetConfig+0x150>)
 800aea2:	781b      	ldrb	r3, [r3, #0]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d112      	bne.n	800aece <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	2202      	movs	r2, #2
 800aeac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800aeb0:	4b2b      	ldr	r3, [pc, #172]	; (800af60 <USBD_SetConfig+0x150>)
 800aeb2:	781b      	ldrb	r3, [r3, #0]
 800aeb4:	461a      	mov	r2, r3
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800aeba:	4b29      	ldr	r3, [pc, #164]	; (800af60 <USBD_SetConfig+0x150>)
 800aebc:	781b      	ldrb	r3, [r3, #0]
 800aebe:	4619      	mov	r1, r3
 800aec0:	6878      	ldr	r0, [r7, #4]
 800aec2:	f7fe ffd6 	bl	8009e72 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800aec6:	6878      	ldr	r0, [r7, #4]
 800aec8:	f000 f9e9 	bl	800b29e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800aecc:	e042      	b.n	800af54 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800aece:	4b24      	ldr	r3, [pc, #144]	; (800af60 <USBD_SetConfig+0x150>)
 800aed0:	781b      	ldrb	r3, [r3, #0]
 800aed2:	461a      	mov	r2, r3
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	685b      	ldr	r3, [r3, #4]
 800aed8:	429a      	cmp	r2, r3
 800aeda:	d02a      	beq.n	800af32 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	685b      	ldr	r3, [r3, #4]
 800aee0:	b2db      	uxtb	r3, r3
 800aee2:	4619      	mov	r1, r3
 800aee4:	6878      	ldr	r0, [r7, #4]
 800aee6:	f7fe ffc4 	bl	8009e72 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800aeea:	4b1d      	ldr	r3, [pc, #116]	; (800af60 <USBD_SetConfig+0x150>)
 800aeec:	781b      	ldrb	r3, [r3, #0]
 800aeee:	461a      	mov	r2, r3
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800aef4:	4b1a      	ldr	r3, [pc, #104]	; (800af60 <USBD_SetConfig+0x150>)
 800aef6:	781b      	ldrb	r3, [r3, #0]
 800aef8:	4619      	mov	r1, r3
 800aefa:	6878      	ldr	r0, [r7, #4]
 800aefc:	f7fe ff9d 	bl	8009e3a <USBD_SetClassConfig>
 800af00:	4603      	mov	r3, r0
 800af02:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800af04:	7bfb      	ldrb	r3, [r7, #15]
 800af06:	2b00      	cmp	r3, #0
 800af08:	d00f      	beq.n	800af2a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800af0a:	6839      	ldr	r1, [r7, #0]
 800af0c:	6878      	ldr	r0, [r7, #4]
 800af0e:	f000 f918 	bl	800b142 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	685b      	ldr	r3, [r3, #4]
 800af16:	b2db      	uxtb	r3, r3
 800af18:	4619      	mov	r1, r3
 800af1a:	6878      	ldr	r0, [r7, #4]
 800af1c:	f7fe ffa9 	bl	8009e72 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	2202      	movs	r2, #2
 800af24:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800af28:	e014      	b.n	800af54 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800af2a:	6878      	ldr	r0, [r7, #4]
 800af2c:	f000 f9b7 	bl	800b29e <USBD_CtlSendStatus>
      break;
 800af30:	e010      	b.n	800af54 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800af32:	6878      	ldr	r0, [r7, #4]
 800af34:	f000 f9b3 	bl	800b29e <USBD_CtlSendStatus>
      break;
 800af38:	e00c      	b.n	800af54 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800af3a:	6839      	ldr	r1, [r7, #0]
 800af3c:	6878      	ldr	r0, [r7, #4]
 800af3e:	f000 f900 	bl	800b142 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800af42:	4b07      	ldr	r3, [pc, #28]	; (800af60 <USBD_SetConfig+0x150>)
 800af44:	781b      	ldrb	r3, [r3, #0]
 800af46:	4619      	mov	r1, r3
 800af48:	6878      	ldr	r0, [r7, #4]
 800af4a:	f7fe ff92 	bl	8009e72 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800af4e:	2303      	movs	r3, #3
 800af50:	73fb      	strb	r3, [r7, #15]
      break;
 800af52:	bf00      	nop
  }

  return ret;
 800af54:	7bfb      	ldrb	r3, [r7, #15]
}
 800af56:	4618      	mov	r0, r3
 800af58:	3710      	adds	r7, #16
 800af5a:	46bd      	mov	sp, r7
 800af5c:	bd80      	pop	{r7, pc}
 800af5e:	bf00      	nop
 800af60:	2000085c 	.word	0x2000085c

0800af64 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af64:	b580      	push	{r7, lr}
 800af66:	b082      	sub	sp, #8
 800af68:	af00      	add	r7, sp, #0
 800af6a:	6078      	str	r0, [r7, #4]
 800af6c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800af6e:	683b      	ldr	r3, [r7, #0]
 800af70:	88db      	ldrh	r3, [r3, #6]
 800af72:	2b01      	cmp	r3, #1
 800af74:	d004      	beq.n	800af80 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800af76:	6839      	ldr	r1, [r7, #0]
 800af78:	6878      	ldr	r0, [r7, #4]
 800af7a:	f000 f8e2 	bl	800b142 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800af7e:	e023      	b.n	800afc8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800af86:	b2db      	uxtb	r3, r3
 800af88:	2b02      	cmp	r3, #2
 800af8a:	dc02      	bgt.n	800af92 <USBD_GetConfig+0x2e>
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	dc03      	bgt.n	800af98 <USBD_GetConfig+0x34>
 800af90:	e015      	b.n	800afbe <USBD_GetConfig+0x5a>
 800af92:	2b03      	cmp	r3, #3
 800af94:	d00b      	beq.n	800afae <USBD_GetConfig+0x4a>
 800af96:	e012      	b.n	800afbe <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	2200      	movs	r2, #0
 800af9c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	3308      	adds	r3, #8
 800afa2:	2201      	movs	r2, #1
 800afa4:	4619      	mov	r1, r3
 800afa6:	6878      	ldr	r0, [r7, #4]
 800afa8:	f000 f93c 	bl	800b224 <USBD_CtlSendData>
        break;
 800afac:	e00c      	b.n	800afc8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	3304      	adds	r3, #4
 800afb2:	2201      	movs	r2, #1
 800afb4:	4619      	mov	r1, r3
 800afb6:	6878      	ldr	r0, [r7, #4]
 800afb8:	f000 f934 	bl	800b224 <USBD_CtlSendData>
        break;
 800afbc:	e004      	b.n	800afc8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800afbe:	6839      	ldr	r1, [r7, #0]
 800afc0:	6878      	ldr	r0, [r7, #4]
 800afc2:	f000 f8be 	bl	800b142 <USBD_CtlError>
        break;
 800afc6:	bf00      	nop
}
 800afc8:	bf00      	nop
 800afca:	3708      	adds	r7, #8
 800afcc:	46bd      	mov	sp, r7
 800afce:	bd80      	pop	{r7, pc}

0800afd0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800afd0:	b580      	push	{r7, lr}
 800afd2:	b082      	sub	sp, #8
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	6078      	str	r0, [r7, #4]
 800afd8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800afe0:	b2db      	uxtb	r3, r3
 800afe2:	3b01      	subs	r3, #1
 800afe4:	2b02      	cmp	r3, #2
 800afe6:	d81e      	bhi.n	800b026 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800afe8:	683b      	ldr	r3, [r7, #0]
 800afea:	88db      	ldrh	r3, [r3, #6]
 800afec:	2b02      	cmp	r3, #2
 800afee:	d004      	beq.n	800affa <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800aff0:	6839      	ldr	r1, [r7, #0]
 800aff2:	6878      	ldr	r0, [r7, #4]
 800aff4:	f000 f8a5 	bl	800b142 <USBD_CtlError>
        break;
 800aff8:	e01a      	b.n	800b030 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	2201      	movs	r2, #1
 800affe:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b006:	2b00      	cmp	r3, #0
 800b008:	d005      	beq.n	800b016 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	68db      	ldr	r3, [r3, #12]
 800b00e:	f043 0202 	orr.w	r2, r3, #2
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	330c      	adds	r3, #12
 800b01a:	2202      	movs	r2, #2
 800b01c:	4619      	mov	r1, r3
 800b01e:	6878      	ldr	r0, [r7, #4]
 800b020:	f000 f900 	bl	800b224 <USBD_CtlSendData>
      break;
 800b024:	e004      	b.n	800b030 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b026:	6839      	ldr	r1, [r7, #0]
 800b028:	6878      	ldr	r0, [r7, #4]
 800b02a:	f000 f88a 	bl	800b142 <USBD_CtlError>
      break;
 800b02e:	bf00      	nop
  }
}
 800b030:	bf00      	nop
 800b032:	3708      	adds	r7, #8
 800b034:	46bd      	mov	sp, r7
 800b036:	bd80      	pop	{r7, pc}

0800b038 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b038:	b580      	push	{r7, lr}
 800b03a:	b082      	sub	sp, #8
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	6078      	str	r0, [r7, #4]
 800b040:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b042:	683b      	ldr	r3, [r7, #0]
 800b044:	885b      	ldrh	r3, [r3, #2]
 800b046:	2b01      	cmp	r3, #1
 800b048:	d107      	bne.n	800b05a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	2201      	movs	r2, #1
 800b04e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	f000 f923 	bl	800b29e <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b058:	e013      	b.n	800b082 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b05a:	683b      	ldr	r3, [r7, #0]
 800b05c:	885b      	ldrh	r3, [r3, #2]
 800b05e:	2b02      	cmp	r3, #2
 800b060:	d10b      	bne.n	800b07a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800b062:	683b      	ldr	r3, [r7, #0]
 800b064:	889b      	ldrh	r3, [r3, #4]
 800b066:	0a1b      	lsrs	r3, r3, #8
 800b068:	b29b      	uxth	r3, r3
 800b06a:	b2da      	uxtb	r2, r3
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b072:	6878      	ldr	r0, [r7, #4]
 800b074:	f000 f913 	bl	800b29e <USBD_CtlSendStatus>
}
 800b078:	e003      	b.n	800b082 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b07a:	6839      	ldr	r1, [r7, #0]
 800b07c:	6878      	ldr	r0, [r7, #4]
 800b07e:	f000 f860 	bl	800b142 <USBD_CtlError>
}
 800b082:	bf00      	nop
 800b084:	3708      	adds	r7, #8
 800b086:	46bd      	mov	sp, r7
 800b088:	bd80      	pop	{r7, pc}

0800b08a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b08a:	b580      	push	{r7, lr}
 800b08c:	b082      	sub	sp, #8
 800b08e:	af00      	add	r7, sp, #0
 800b090:	6078      	str	r0, [r7, #4]
 800b092:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b09a:	b2db      	uxtb	r3, r3
 800b09c:	3b01      	subs	r3, #1
 800b09e:	2b02      	cmp	r3, #2
 800b0a0:	d80b      	bhi.n	800b0ba <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b0a2:	683b      	ldr	r3, [r7, #0]
 800b0a4:	885b      	ldrh	r3, [r3, #2]
 800b0a6:	2b01      	cmp	r3, #1
 800b0a8:	d10c      	bne.n	800b0c4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	2200      	movs	r2, #0
 800b0ae:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b0b2:	6878      	ldr	r0, [r7, #4]
 800b0b4:	f000 f8f3 	bl	800b29e <USBD_CtlSendStatus>
      }
      break;
 800b0b8:	e004      	b.n	800b0c4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b0ba:	6839      	ldr	r1, [r7, #0]
 800b0bc:	6878      	ldr	r0, [r7, #4]
 800b0be:	f000 f840 	bl	800b142 <USBD_CtlError>
      break;
 800b0c2:	e000      	b.n	800b0c6 <USBD_ClrFeature+0x3c>
      break;
 800b0c4:	bf00      	nop
  }
}
 800b0c6:	bf00      	nop
 800b0c8:	3708      	adds	r7, #8
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	bd80      	pop	{r7, pc}

0800b0ce <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b0ce:	b580      	push	{r7, lr}
 800b0d0:	b084      	sub	sp, #16
 800b0d2:	af00      	add	r7, sp, #0
 800b0d4:	6078      	str	r0, [r7, #4]
 800b0d6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b0d8:	683b      	ldr	r3, [r7, #0]
 800b0da:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b0dc:	68fb      	ldr	r3, [r7, #12]
 800b0de:	781a      	ldrb	r2, [r3, #0]
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b0e4:	68fb      	ldr	r3, [r7, #12]
 800b0e6:	3301      	adds	r3, #1
 800b0e8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	781a      	ldrb	r2, [r3, #0]
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	3301      	adds	r3, #1
 800b0f6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b0f8:	68f8      	ldr	r0, [r7, #12]
 800b0fa:	f7ff fa41 	bl	800a580 <SWAPBYTE>
 800b0fe:	4603      	mov	r3, r0
 800b100:	461a      	mov	r2, r3
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	3301      	adds	r3, #1
 800b10a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	3301      	adds	r3, #1
 800b110:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b112:	68f8      	ldr	r0, [r7, #12]
 800b114:	f7ff fa34 	bl	800a580 <SWAPBYTE>
 800b118:	4603      	mov	r3, r0
 800b11a:	461a      	mov	r2, r3
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	3301      	adds	r3, #1
 800b124:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	3301      	adds	r3, #1
 800b12a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b12c:	68f8      	ldr	r0, [r7, #12]
 800b12e:	f7ff fa27 	bl	800a580 <SWAPBYTE>
 800b132:	4603      	mov	r3, r0
 800b134:	461a      	mov	r2, r3
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	80da      	strh	r2, [r3, #6]
}
 800b13a:	bf00      	nop
 800b13c:	3710      	adds	r7, #16
 800b13e:	46bd      	mov	sp, r7
 800b140:	bd80      	pop	{r7, pc}

0800b142 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b142:	b580      	push	{r7, lr}
 800b144:	b082      	sub	sp, #8
 800b146:	af00      	add	r7, sp, #0
 800b148:	6078      	str	r0, [r7, #4]
 800b14a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b14c:	2180      	movs	r1, #128	; 0x80
 800b14e:	6878      	ldr	r0, [r7, #4]
 800b150:	f002 ff78 	bl	800e044 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b154:	2100      	movs	r1, #0
 800b156:	6878      	ldr	r0, [r7, #4]
 800b158:	f002 ff74 	bl	800e044 <USBD_LL_StallEP>
}
 800b15c:	bf00      	nop
 800b15e:	3708      	adds	r7, #8
 800b160:	46bd      	mov	sp, r7
 800b162:	bd80      	pop	{r7, pc}

0800b164 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b164:	b580      	push	{r7, lr}
 800b166:	b086      	sub	sp, #24
 800b168:	af00      	add	r7, sp, #0
 800b16a:	60f8      	str	r0, [r7, #12]
 800b16c:	60b9      	str	r1, [r7, #8]
 800b16e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b170:	2300      	movs	r3, #0
 800b172:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d036      	beq.n	800b1e8 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b17e:	6938      	ldr	r0, [r7, #16]
 800b180:	f000 f836 	bl	800b1f0 <USBD_GetLen>
 800b184:	4603      	mov	r3, r0
 800b186:	3301      	adds	r3, #1
 800b188:	b29b      	uxth	r3, r3
 800b18a:	005b      	lsls	r3, r3, #1
 800b18c:	b29a      	uxth	r2, r3
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b192:	7dfb      	ldrb	r3, [r7, #23]
 800b194:	68ba      	ldr	r2, [r7, #8]
 800b196:	4413      	add	r3, r2
 800b198:	687a      	ldr	r2, [r7, #4]
 800b19a:	7812      	ldrb	r2, [r2, #0]
 800b19c:	701a      	strb	r2, [r3, #0]
  idx++;
 800b19e:	7dfb      	ldrb	r3, [r7, #23]
 800b1a0:	3301      	adds	r3, #1
 800b1a2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b1a4:	7dfb      	ldrb	r3, [r7, #23]
 800b1a6:	68ba      	ldr	r2, [r7, #8]
 800b1a8:	4413      	add	r3, r2
 800b1aa:	2203      	movs	r2, #3
 800b1ac:	701a      	strb	r2, [r3, #0]
  idx++;
 800b1ae:	7dfb      	ldrb	r3, [r7, #23]
 800b1b0:	3301      	adds	r3, #1
 800b1b2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b1b4:	e013      	b.n	800b1de <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800b1b6:	7dfb      	ldrb	r3, [r7, #23]
 800b1b8:	68ba      	ldr	r2, [r7, #8]
 800b1ba:	4413      	add	r3, r2
 800b1bc:	693a      	ldr	r2, [r7, #16]
 800b1be:	7812      	ldrb	r2, [r2, #0]
 800b1c0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b1c2:	693b      	ldr	r3, [r7, #16]
 800b1c4:	3301      	adds	r3, #1
 800b1c6:	613b      	str	r3, [r7, #16]
    idx++;
 800b1c8:	7dfb      	ldrb	r3, [r7, #23]
 800b1ca:	3301      	adds	r3, #1
 800b1cc:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b1ce:	7dfb      	ldrb	r3, [r7, #23]
 800b1d0:	68ba      	ldr	r2, [r7, #8]
 800b1d2:	4413      	add	r3, r2
 800b1d4:	2200      	movs	r2, #0
 800b1d6:	701a      	strb	r2, [r3, #0]
    idx++;
 800b1d8:	7dfb      	ldrb	r3, [r7, #23]
 800b1da:	3301      	adds	r3, #1
 800b1dc:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b1de:	693b      	ldr	r3, [r7, #16]
 800b1e0:	781b      	ldrb	r3, [r3, #0]
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d1e7      	bne.n	800b1b6 <USBD_GetString+0x52>
 800b1e6:	e000      	b.n	800b1ea <USBD_GetString+0x86>
    return;
 800b1e8:	bf00      	nop
  }
}
 800b1ea:	3718      	adds	r7, #24
 800b1ec:	46bd      	mov	sp, r7
 800b1ee:	bd80      	pop	{r7, pc}

0800b1f0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b1f0:	b480      	push	{r7}
 800b1f2:	b085      	sub	sp, #20
 800b1f4:	af00      	add	r7, sp, #0
 800b1f6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b1f8:	2300      	movs	r3, #0
 800b1fa:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b200:	e005      	b.n	800b20e <USBD_GetLen+0x1e>
  {
    len++;
 800b202:	7bfb      	ldrb	r3, [r7, #15]
 800b204:	3301      	adds	r3, #1
 800b206:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b208:	68bb      	ldr	r3, [r7, #8]
 800b20a:	3301      	adds	r3, #1
 800b20c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b20e:	68bb      	ldr	r3, [r7, #8]
 800b210:	781b      	ldrb	r3, [r3, #0]
 800b212:	2b00      	cmp	r3, #0
 800b214:	d1f5      	bne.n	800b202 <USBD_GetLen+0x12>
  }

  return len;
 800b216:	7bfb      	ldrb	r3, [r7, #15]
}
 800b218:	4618      	mov	r0, r3
 800b21a:	3714      	adds	r7, #20
 800b21c:	46bd      	mov	sp, r7
 800b21e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b222:	4770      	bx	lr

0800b224 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b224:	b580      	push	{r7, lr}
 800b226:	b084      	sub	sp, #16
 800b228:	af00      	add	r7, sp, #0
 800b22a:	60f8      	str	r0, [r7, #12]
 800b22c:	60b9      	str	r1, [r7, #8]
 800b22e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	2202      	movs	r2, #2
 800b234:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	687a      	ldr	r2, [r7, #4]
 800b23c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	687a      	ldr	r2, [r7, #4]
 800b242:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	68ba      	ldr	r2, [r7, #8]
 800b248:	2100      	movs	r1, #0
 800b24a:	68f8      	ldr	r0, [r7, #12]
 800b24c:	f002 ff83 	bl	800e156 <USBD_LL_Transmit>

  return USBD_OK;
 800b250:	2300      	movs	r3, #0
}
 800b252:	4618      	mov	r0, r3
 800b254:	3710      	adds	r7, #16
 800b256:	46bd      	mov	sp, r7
 800b258:	bd80      	pop	{r7, pc}

0800b25a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b25a:	b580      	push	{r7, lr}
 800b25c:	b084      	sub	sp, #16
 800b25e:	af00      	add	r7, sp, #0
 800b260:	60f8      	str	r0, [r7, #12]
 800b262:	60b9      	str	r1, [r7, #8]
 800b264:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	68ba      	ldr	r2, [r7, #8]
 800b26a:	2100      	movs	r1, #0
 800b26c:	68f8      	ldr	r0, [r7, #12]
 800b26e:	f002 ff72 	bl	800e156 <USBD_LL_Transmit>

  return USBD_OK;
 800b272:	2300      	movs	r3, #0
}
 800b274:	4618      	mov	r0, r3
 800b276:	3710      	adds	r7, #16
 800b278:	46bd      	mov	sp, r7
 800b27a:	bd80      	pop	{r7, pc}

0800b27c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	b084      	sub	sp, #16
 800b280:	af00      	add	r7, sp, #0
 800b282:	60f8      	str	r0, [r7, #12]
 800b284:	60b9      	str	r1, [r7, #8]
 800b286:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	68ba      	ldr	r2, [r7, #8]
 800b28c:	2100      	movs	r1, #0
 800b28e:	68f8      	ldr	r0, [r7, #12]
 800b290:	f002 ff82 	bl	800e198 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b294:	2300      	movs	r3, #0
}
 800b296:	4618      	mov	r0, r3
 800b298:	3710      	adds	r7, #16
 800b29a:	46bd      	mov	sp, r7
 800b29c:	bd80      	pop	{r7, pc}

0800b29e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b29e:	b580      	push	{r7, lr}
 800b2a0:	b082      	sub	sp, #8
 800b2a2:	af00      	add	r7, sp, #0
 800b2a4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	2204      	movs	r2, #4
 800b2aa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	2200      	movs	r2, #0
 800b2b2:	2100      	movs	r1, #0
 800b2b4:	6878      	ldr	r0, [r7, #4]
 800b2b6:	f002 ff4e 	bl	800e156 <USBD_LL_Transmit>

  return USBD_OK;
 800b2ba:	2300      	movs	r3, #0
}
 800b2bc:	4618      	mov	r0, r3
 800b2be:	3708      	adds	r7, #8
 800b2c0:	46bd      	mov	sp, r7
 800b2c2:	bd80      	pop	{r7, pc}

0800b2c4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b2c4:	b580      	push	{r7, lr}
 800b2c6:	b082      	sub	sp, #8
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	2205      	movs	r2, #5
 800b2d0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	2200      	movs	r2, #0
 800b2d8:	2100      	movs	r1, #0
 800b2da:	6878      	ldr	r0, [r7, #4]
 800b2dc:	f002 ff5c 	bl	800e198 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b2e0:	2300      	movs	r3, #0
}
 800b2e2:	4618      	mov	r0, r3
 800b2e4:	3708      	adds	r7, #8
 800b2e6:	46bd      	mov	sp, r7
 800b2e8:	bd80      	pop	{r7, pc}
	...

0800b2ec <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800b2ec:	b580      	push	{r7, lr}
 800b2ee:	b084      	sub	sp, #16
 800b2f0:	af00      	add	r7, sp, #0
 800b2f2:	4603      	mov	r3, r0
 800b2f4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800b2f6:	79fb      	ldrb	r3, [r7, #7]
 800b2f8:	4a08      	ldr	r2, [pc, #32]	; (800b31c <disk_status+0x30>)
 800b2fa:	009b      	lsls	r3, r3, #2
 800b2fc:	4413      	add	r3, r2
 800b2fe:	685b      	ldr	r3, [r3, #4]
 800b300:	685b      	ldr	r3, [r3, #4]
 800b302:	79fa      	ldrb	r2, [r7, #7]
 800b304:	4905      	ldr	r1, [pc, #20]	; (800b31c <disk_status+0x30>)
 800b306:	440a      	add	r2, r1
 800b308:	7a12      	ldrb	r2, [r2, #8]
 800b30a:	4610      	mov	r0, r2
 800b30c:	4798      	blx	r3
 800b30e:	4603      	mov	r3, r0
 800b310:	73fb      	strb	r3, [r7, #15]
  return stat;
 800b312:	7bfb      	ldrb	r3, [r7, #15]
}
 800b314:	4618      	mov	r0, r3
 800b316:	3710      	adds	r7, #16
 800b318:	46bd      	mov	sp, r7
 800b31a:	bd80      	pop	{r7, pc}
 800b31c:	20000888 	.word	0x20000888

0800b320 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800b320:	b580      	push	{r7, lr}
 800b322:	b084      	sub	sp, #16
 800b324:	af00      	add	r7, sp, #0
 800b326:	4603      	mov	r3, r0
 800b328:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800b32a:	2300      	movs	r3, #0
 800b32c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800b32e:	79fb      	ldrb	r3, [r7, #7]
 800b330:	4a0d      	ldr	r2, [pc, #52]	; (800b368 <disk_initialize+0x48>)
 800b332:	5cd3      	ldrb	r3, [r2, r3]
 800b334:	2b00      	cmp	r3, #0
 800b336:	d111      	bne.n	800b35c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800b338:	79fb      	ldrb	r3, [r7, #7]
 800b33a:	4a0b      	ldr	r2, [pc, #44]	; (800b368 <disk_initialize+0x48>)
 800b33c:	2101      	movs	r1, #1
 800b33e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800b340:	79fb      	ldrb	r3, [r7, #7]
 800b342:	4a09      	ldr	r2, [pc, #36]	; (800b368 <disk_initialize+0x48>)
 800b344:	009b      	lsls	r3, r3, #2
 800b346:	4413      	add	r3, r2
 800b348:	685b      	ldr	r3, [r3, #4]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	79fa      	ldrb	r2, [r7, #7]
 800b34e:	4906      	ldr	r1, [pc, #24]	; (800b368 <disk_initialize+0x48>)
 800b350:	440a      	add	r2, r1
 800b352:	7a12      	ldrb	r2, [r2, #8]
 800b354:	4610      	mov	r0, r2
 800b356:	4798      	blx	r3
 800b358:	4603      	mov	r3, r0
 800b35a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800b35c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b35e:	4618      	mov	r0, r3
 800b360:	3710      	adds	r7, #16
 800b362:	46bd      	mov	sp, r7
 800b364:	bd80      	pop	{r7, pc}
 800b366:	bf00      	nop
 800b368:	20000888 	.word	0x20000888

0800b36c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800b36c:	b590      	push	{r4, r7, lr}
 800b36e:	b087      	sub	sp, #28
 800b370:	af00      	add	r7, sp, #0
 800b372:	60b9      	str	r1, [r7, #8]
 800b374:	607a      	str	r2, [r7, #4]
 800b376:	603b      	str	r3, [r7, #0]
 800b378:	4603      	mov	r3, r0
 800b37a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800b37c:	7bfb      	ldrb	r3, [r7, #15]
 800b37e:	4a0a      	ldr	r2, [pc, #40]	; (800b3a8 <disk_read+0x3c>)
 800b380:	009b      	lsls	r3, r3, #2
 800b382:	4413      	add	r3, r2
 800b384:	685b      	ldr	r3, [r3, #4]
 800b386:	689c      	ldr	r4, [r3, #8]
 800b388:	7bfb      	ldrb	r3, [r7, #15]
 800b38a:	4a07      	ldr	r2, [pc, #28]	; (800b3a8 <disk_read+0x3c>)
 800b38c:	4413      	add	r3, r2
 800b38e:	7a18      	ldrb	r0, [r3, #8]
 800b390:	683b      	ldr	r3, [r7, #0]
 800b392:	687a      	ldr	r2, [r7, #4]
 800b394:	68b9      	ldr	r1, [r7, #8]
 800b396:	47a0      	blx	r4
 800b398:	4603      	mov	r3, r0
 800b39a:	75fb      	strb	r3, [r7, #23]
  return res;
 800b39c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b39e:	4618      	mov	r0, r3
 800b3a0:	371c      	adds	r7, #28
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	bd90      	pop	{r4, r7, pc}
 800b3a6:	bf00      	nop
 800b3a8:	20000888 	.word	0x20000888

0800b3ac <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800b3ac:	b590      	push	{r4, r7, lr}
 800b3ae:	b087      	sub	sp, #28
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	60b9      	str	r1, [r7, #8]
 800b3b4:	607a      	str	r2, [r7, #4]
 800b3b6:	603b      	str	r3, [r7, #0]
 800b3b8:	4603      	mov	r3, r0
 800b3ba:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800b3bc:	7bfb      	ldrb	r3, [r7, #15]
 800b3be:	4a0a      	ldr	r2, [pc, #40]	; (800b3e8 <disk_write+0x3c>)
 800b3c0:	009b      	lsls	r3, r3, #2
 800b3c2:	4413      	add	r3, r2
 800b3c4:	685b      	ldr	r3, [r3, #4]
 800b3c6:	68dc      	ldr	r4, [r3, #12]
 800b3c8:	7bfb      	ldrb	r3, [r7, #15]
 800b3ca:	4a07      	ldr	r2, [pc, #28]	; (800b3e8 <disk_write+0x3c>)
 800b3cc:	4413      	add	r3, r2
 800b3ce:	7a18      	ldrb	r0, [r3, #8]
 800b3d0:	683b      	ldr	r3, [r7, #0]
 800b3d2:	687a      	ldr	r2, [r7, #4]
 800b3d4:	68b9      	ldr	r1, [r7, #8]
 800b3d6:	47a0      	blx	r4
 800b3d8:	4603      	mov	r3, r0
 800b3da:	75fb      	strb	r3, [r7, #23]
  return res;
 800b3dc:	7dfb      	ldrb	r3, [r7, #23]
}
 800b3de:	4618      	mov	r0, r3
 800b3e0:	371c      	adds	r7, #28
 800b3e2:	46bd      	mov	sp, r7
 800b3e4:	bd90      	pop	{r4, r7, pc}
 800b3e6:	bf00      	nop
 800b3e8:	20000888 	.word	0x20000888

0800b3ec <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800b3ec:	b580      	push	{r7, lr}
 800b3ee:	b084      	sub	sp, #16
 800b3f0:	af00      	add	r7, sp, #0
 800b3f2:	4603      	mov	r3, r0
 800b3f4:	603a      	str	r2, [r7, #0]
 800b3f6:	71fb      	strb	r3, [r7, #7]
 800b3f8:	460b      	mov	r3, r1
 800b3fa:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800b3fc:	79fb      	ldrb	r3, [r7, #7]
 800b3fe:	4a09      	ldr	r2, [pc, #36]	; (800b424 <disk_ioctl+0x38>)
 800b400:	009b      	lsls	r3, r3, #2
 800b402:	4413      	add	r3, r2
 800b404:	685b      	ldr	r3, [r3, #4]
 800b406:	691b      	ldr	r3, [r3, #16]
 800b408:	79fa      	ldrb	r2, [r7, #7]
 800b40a:	4906      	ldr	r1, [pc, #24]	; (800b424 <disk_ioctl+0x38>)
 800b40c:	440a      	add	r2, r1
 800b40e:	7a10      	ldrb	r0, [r2, #8]
 800b410:	79b9      	ldrb	r1, [r7, #6]
 800b412:	683a      	ldr	r2, [r7, #0]
 800b414:	4798      	blx	r3
 800b416:	4603      	mov	r3, r0
 800b418:	73fb      	strb	r3, [r7, #15]
  return res;
 800b41a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b41c:	4618      	mov	r0, r3
 800b41e:	3710      	adds	r7, #16
 800b420:	46bd      	mov	sp, r7
 800b422:	bd80      	pop	{r7, pc}
 800b424:	20000888 	.word	0x20000888

0800b428 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800b428:	b480      	push	{r7}
 800b42a:	b085      	sub	sp, #20
 800b42c:	af00      	add	r7, sp, #0
 800b42e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	3301      	adds	r3, #1
 800b434:	781b      	ldrb	r3, [r3, #0]
 800b436:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800b438:	89fb      	ldrh	r3, [r7, #14]
 800b43a:	021b      	lsls	r3, r3, #8
 800b43c:	b21a      	sxth	r2, r3
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	781b      	ldrb	r3, [r3, #0]
 800b442:	b21b      	sxth	r3, r3
 800b444:	4313      	orrs	r3, r2
 800b446:	b21b      	sxth	r3, r3
 800b448:	81fb      	strh	r3, [r7, #14]
	return rv;
 800b44a:	89fb      	ldrh	r3, [r7, #14]
}
 800b44c:	4618      	mov	r0, r3
 800b44e:	3714      	adds	r7, #20
 800b450:	46bd      	mov	sp, r7
 800b452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b456:	4770      	bx	lr

0800b458 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800b458:	b480      	push	{r7}
 800b45a:	b085      	sub	sp, #20
 800b45c:	af00      	add	r7, sp, #0
 800b45e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	3303      	adds	r3, #3
 800b464:	781b      	ldrb	r3, [r3, #0]
 800b466:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	021b      	lsls	r3, r3, #8
 800b46c:	687a      	ldr	r2, [r7, #4]
 800b46e:	3202      	adds	r2, #2
 800b470:	7812      	ldrb	r2, [r2, #0]
 800b472:	4313      	orrs	r3, r2
 800b474:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	021b      	lsls	r3, r3, #8
 800b47a:	687a      	ldr	r2, [r7, #4]
 800b47c:	3201      	adds	r2, #1
 800b47e:	7812      	ldrb	r2, [r2, #0]
 800b480:	4313      	orrs	r3, r2
 800b482:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	021b      	lsls	r3, r3, #8
 800b488:	687a      	ldr	r2, [r7, #4]
 800b48a:	7812      	ldrb	r2, [r2, #0]
 800b48c:	4313      	orrs	r3, r2
 800b48e:	60fb      	str	r3, [r7, #12]
	return rv;
 800b490:	68fb      	ldr	r3, [r7, #12]
}
 800b492:	4618      	mov	r0, r3
 800b494:	3714      	adds	r7, #20
 800b496:	46bd      	mov	sp, r7
 800b498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b49c:	4770      	bx	lr

0800b49e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800b49e:	b480      	push	{r7}
 800b4a0:	b083      	sub	sp, #12
 800b4a2:	af00      	add	r7, sp, #0
 800b4a4:	6078      	str	r0, [r7, #4]
 800b4a6:	460b      	mov	r3, r1
 800b4a8:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	1c5a      	adds	r2, r3, #1
 800b4ae:	607a      	str	r2, [r7, #4]
 800b4b0:	887a      	ldrh	r2, [r7, #2]
 800b4b2:	b2d2      	uxtb	r2, r2
 800b4b4:	701a      	strb	r2, [r3, #0]
 800b4b6:	887b      	ldrh	r3, [r7, #2]
 800b4b8:	0a1b      	lsrs	r3, r3, #8
 800b4ba:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	1c5a      	adds	r2, r3, #1
 800b4c0:	607a      	str	r2, [r7, #4]
 800b4c2:	887a      	ldrh	r2, [r7, #2]
 800b4c4:	b2d2      	uxtb	r2, r2
 800b4c6:	701a      	strb	r2, [r3, #0]
}
 800b4c8:	bf00      	nop
 800b4ca:	370c      	adds	r7, #12
 800b4cc:	46bd      	mov	sp, r7
 800b4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4d2:	4770      	bx	lr

0800b4d4 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800b4d4:	b480      	push	{r7}
 800b4d6:	b083      	sub	sp, #12
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	6078      	str	r0, [r7, #4]
 800b4dc:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	1c5a      	adds	r2, r3, #1
 800b4e2:	607a      	str	r2, [r7, #4]
 800b4e4:	683a      	ldr	r2, [r7, #0]
 800b4e6:	b2d2      	uxtb	r2, r2
 800b4e8:	701a      	strb	r2, [r3, #0]
 800b4ea:	683b      	ldr	r3, [r7, #0]
 800b4ec:	0a1b      	lsrs	r3, r3, #8
 800b4ee:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	1c5a      	adds	r2, r3, #1
 800b4f4:	607a      	str	r2, [r7, #4]
 800b4f6:	683a      	ldr	r2, [r7, #0]
 800b4f8:	b2d2      	uxtb	r2, r2
 800b4fa:	701a      	strb	r2, [r3, #0]
 800b4fc:	683b      	ldr	r3, [r7, #0]
 800b4fe:	0a1b      	lsrs	r3, r3, #8
 800b500:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	1c5a      	adds	r2, r3, #1
 800b506:	607a      	str	r2, [r7, #4]
 800b508:	683a      	ldr	r2, [r7, #0]
 800b50a:	b2d2      	uxtb	r2, r2
 800b50c:	701a      	strb	r2, [r3, #0]
 800b50e:	683b      	ldr	r3, [r7, #0]
 800b510:	0a1b      	lsrs	r3, r3, #8
 800b512:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	1c5a      	adds	r2, r3, #1
 800b518:	607a      	str	r2, [r7, #4]
 800b51a:	683a      	ldr	r2, [r7, #0]
 800b51c:	b2d2      	uxtb	r2, r2
 800b51e:	701a      	strb	r2, [r3, #0]
}
 800b520:	bf00      	nop
 800b522:	370c      	adds	r7, #12
 800b524:	46bd      	mov	sp, r7
 800b526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b52a:	4770      	bx	lr

0800b52c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800b52c:	b480      	push	{r7}
 800b52e:	b087      	sub	sp, #28
 800b530:	af00      	add	r7, sp, #0
 800b532:	60f8      	str	r0, [r7, #12]
 800b534:	60b9      	str	r1, [r7, #8]
 800b536:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800b53c:	68bb      	ldr	r3, [r7, #8]
 800b53e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	2b00      	cmp	r3, #0
 800b544:	d00d      	beq.n	800b562 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800b546:	693a      	ldr	r2, [r7, #16]
 800b548:	1c53      	adds	r3, r2, #1
 800b54a:	613b      	str	r3, [r7, #16]
 800b54c:	697b      	ldr	r3, [r7, #20]
 800b54e:	1c59      	adds	r1, r3, #1
 800b550:	6179      	str	r1, [r7, #20]
 800b552:	7812      	ldrb	r2, [r2, #0]
 800b554:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	3b01      	subs	r3, #1
 800b55a:	607b      	str	r3, [r7, #4]
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d1f1      	bne.n	800b546 <mem_cpy+0x1a>
	}
}
 800b562:	bf00      	nop
 800b564:	371c      	adds	r7, #28
 800b566:	46bd      	mov	sp, r7
 800b568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b56c:	4770      	bx	lr

0800b56e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800b56e:	b480      	push	{r7}
 800b570:	b087      	sub	sp, #28
 800b572:	af00      	add	r7, sp, #0
 800b574:	60f8      	str	r0, [r7, #12]
 800b576:	60b9      	str	r1, [r7, #8]
 800b578:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b57a:	68fb      	ldr	r3, [r7, #12]
 800b57c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800b57e:	697b      	ldr	r3, [r7, #20]
 800b580:	1c5a      	adds	r2, r3, #1
 800b582:	617a      	str	r2, [r7, #20]
 800b584:	68ba      	ldr	r2, [r7, #8]
 800b586:	b2d2      	uxtb	r2, r2
 800b588:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	3b01      	subs	r3, #1
 800b58e:	607b      	str	r3, [r7, #4]
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	2b00      	cmp	r3, #0
 800b594:	d1f3      	bne.n	800b57e <mem_set+0x10>
}
 800b596:	bf00      	nop
 800b598:	bf00      	nop
 800b59a:	371c      	adds	r7, #28
 800b59c:	46bd      	mov	sp, r7
 800b59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a2:	4770      	bx	lr

0800b5a4 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800b5a4:	b480      	push	{r7}
 800b5a6:	b089      	sub	sp, #36	; 0x24
 800b5a8:	af00      	add	r7, sp, #0
 800b5aa:	60f8      	str	r0, [r7, #12]
 800b5ac:	60b9      	str	r1, [r7, #8]
 800b5ae:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	61fb      	str	r3, [r7, #28]
 800b5b4:	68bb      	ldr	r3, [r7, #8]
 800b5b6:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800b5bc:	69fb      	ldr	r3, [r7, #28]
 800b5be:	1c5a      	adds	r2, r3, #1
 800b5c0:	61fa      	str	r2, [r7, #28]
 800b5c2:	781b      	ldrb	r3, [r3, #0]
 800b5c4:	4619      	mov	r1, r3
 800b5c6:	69bb      	ldr	r3, [r7, #24]
 800b5c8:	1c5a      	adds	r2, r3, #1
 800b5ca:	61ba      	str	r2, [r7, #24]
 800b5cc:	781b      	ldrb	r3, [r3, #0]
 800b5ce:	1acb      	subs	r3, r1, r3
 800b5d0:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	3b01      	subs	r3, #1
 800b5d6:	607b      	str	r3, [r7, #4]
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	2b00      	cmp	r3, #0
 800b5dc:	d002      	beq.n	800b5e4 <mem_cmp+0x40>
 800b5de:	697b      	ldr	r3, [r7, #20]
 800b5e0:	2b00      	cmp	r3, #0
 800b5e2:	d0eb      	beq.n	800b5bc <mem_cmp+0x18>

	return r;
 800b5e4:	697b      	ldr	r3, [r7, #20]
}
 800b5e6:	4618      	mov	r0, r3
 800b5e8:	3724      	adds	r7, #36	; 0x24
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f0:	4770      	bx	lr

0800b5f2 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800b5f2:	b480      	push	{r7}
 800b5f4:	b083      	sub	sp, #12
 800b5f6:	af00      	add	r7, sp, #0
 800b5f8:	6078      	str	r0, [r7, #4]
 800b5fa:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800b5fc:	e002      	b.n	800b604 <chk_chr+0x12>
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	3301      	adds	r3, #1
 800b602:	607b      	str	r3, [r7, #4]
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	781b      	ldrb	r3, [r3, #0]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d005      	beq.n	800b618 <chk_chr+0x26>
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	781b      	ldrb	r3, [r3, #0]
 800b610:	461a      	mov	r2, r3
 800b612:	683b      	ldr	r3, [r7, #0]
 800b614:	4293      	cmp	r3, r2
 800b616:	d1f2      	bne.n	800b5fe <chk_chr+0xc>
	return *str;
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	781b      	ldrb	r3, [r3, #0]
}
 800b61c:	4618      	mov	r0, r3
 800b61e:	370c      	adds	r7, #12
 800b620:	46bd      	mov	sp, r7
 800b622:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b626:	4770      	bx	lr

0800b628 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b628:	b480      	push	{r7}
 800b62a:	b085      	sub	sp, #20
 800b62c:	af00      	add	r7, sp, #0
 800b62e:	6078      	str	r0, [r7, #4]
 800b630:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b632:	2300      	movs	r3, #0
 800b634:	60bb      	str	r3, [r7, #8]
 800b636:	68bb      	ldr	r3, [r7, #8]
 800b638:	60fb      	str	r3, [r7, #12]
 800b63a:	e029      	b.n	800b690 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800b63c:	4a27      	ldr	r2, [pc, #156]	; (800b6dc <chk_lock+0xb4>)
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	011b      	lsls	r3, r3, #4
 800b642:	4413      	add	r3, r2
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	2b00      	cmp	r3, #0
 800b648:	d01d      	beq.n	800b686 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b64a:	4a24      	ldr	r2, [pc, #144]	; (800b6dc <chk_lock+0xb4>)
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	011b      	lsls	r3, r3, #4
 800b650:	4413      	add	r3, r2
 800b652:	681a      	ldr	r2, [r3, #0]
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	429a      	cmp	r2, r3
 800b65a:	d116      	bne.n	800b68a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800b65c:	4a1f      	ldr	r2, [pc, #124]	; (800b6dc <chk_lock+0xb4>)
 800b65e:	68fb      	ldr	r3, [r7, #12]
 800b660:	011b      	lsls	r3, r3, #4
 800b662:	4413      	add	r3, r2
 800b664:	3304      	adds	r3, #4
 800b666:	681a      	ldr	r2, [r3, #0]
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b66c:	429a      	cmp	r2, r3
 800b66e:	d10c      	bne.n	800b68a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b670:	4a1a      	ldr	r2, [pc, #104]	; (800b6dc <chk_lock+0xb4>)
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	011b      	lsls	r3, r3, #4
 800b676:	4413      	add	r3, r2
 800b678:	3308      	adds	r3, #8
 800b67a:	681a      	ldr	r2, [r3, #0]
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800b680:	429a      	cmp	r2, r3
 800b682:	d102      	bne.n	800b68a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b684:	e007      	b.n	800b696 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800b686:	2301      	movs	r3, #1
 800b688:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	3301      	adds	r3, #1
 800b68e:	60fb      	str	r3, [r7, #12]
 800b690:	68fb      	ldr	r3, [r7, #12]
 800b692:	2b01      	cmp	r3, #1
 800b694:	d9d2      	bls.n	800b63c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	2b02      	cmp	r3, #2
 800b69a:	d109      	bne.n	800b6b0 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800b69c:	68bb      	ldr	r3, [r7, #8]
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d102      	bne.n	800b6a8 <chk_lock+0x80>
 800b6a2:	683b      	ldr	r3, [r7, #0]
 800b6a4:	2b02      	cmp	r3, #2
 800b6a6:	d101      	bne.n	800b6ac <chk_lock+0x84>
 800b6a8:	2300      	movs	r3, #0
 800b6aa:	e010      	b.n	800b6ce <chk_lock+0xa6>
 800b6ac:	2312      	movs	r3, #18
 800b6ae:	e00e      	b.n	800b6ce <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800b6b0:	683b      	ldr	r3, [r7, #0]
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	d108      	bne.n	800b6c8 <chk_lock+0xa0>
 800b6b6:	4a09      	ldr	r2, [pc, #36]	; (800b6dc <chk_lock+0xb4>)
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	011b      	lsls	r3, r3, #4
 800b6bc:	4413      	add	r3, r2
 800b6be:	330c      	adds	r3, #12
 800b6c0:	881b      	ldrh	r3, [r3, #0]
 800b6c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b6c6:	d101      	bne.n	800b6cc <chk_lock+0xa4>
 800b6c8:	2310      	movs	r3, #16
 800b6ca:	e000      	b.n	800b6ce <chk_lock+0xa6>
 800b6cc:	2300      	movs	r3, #0
}
 800b6ce:	4618      	mov	r0, r3
 800b6d0:	3714      	adds	r7, #20
 800b6d2:	46bd      	mov	sp, r7
 800b6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6d8:	4770      	bx	lr
 800b6da:	bf00      	nop
 800b6dc:	20000868 	.word	0x20000868

0800b6e0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800b6e0:	b480      	push	{r7}
 800b6e2:	b083      	sub	sp, #12
 800b6e4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b6e6:	2300      	movs	r3, #0
 800b6e8:	607b      	str	r3, [r7, #4]
 800b6ea:	e002      	b.n	800b6f2 <enq_lock+0x12>
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	3301      	adds	r3, #1
 800b6f0:	607b      	str	r3, [r7, #4]
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	2b01      	cmp	r3, #1
 800b6f6:	d806      	bhi.n	800b706 <enq_lock+0x26>
 800b6f8:	4a09      	ldr	r2, [pc, #36]	; (800b720 <enq_lock+0x40>)
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	011b      	lsls	r3, r3, #4
 800b6fe:	4413      	add	r3, r2
 800b700:	681b      	ldr	r3, [r3, #0]
 800b702:	2b00      	cmp	r3, #0
 800b704:	d1f2      	bne.n	800b6ec <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	2b02      	cmp	r3, #2
 800b70a:	bf14      	ite	ne
 800b70c:	2301      	movne	r3, #1
 800b70e:	2300      	moveq	r3, #0
 800b710:	b2db      	uxtb	r3, r3
}
 800b712:	4618      	mov	r0, r3
 800b714:	370c      	adds	r7, #12
 800b716:	46bd      	mov	sp, r7
 800b718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b71c:	4770      	bx	lr
 800b71e:	bf00      	nop
 800b720:	20000868 	.word	0x20000868

0800b724 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b724:	b480      	push	{r7}
 800b726:	b085      	sub	sp, #20
 800b728:	af00      	add	r7, sp, #0
 800b72a:	6078      	str	r0, [r7, #4]
 800b72c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b72e:	2300      	movs	r3, #0
 800b730:	60fb      	str	r3, [r7, #12]
 800b732:	e01f      	b.n	800b774 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800b734:	4a41      	ldr	r2, [pc, #260]	; (800b83c <inc_lock+0x118>)
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	011b      	lsls	r3, r3, #4
 800b73a:	4413      	add	r3, r2
 800b73c:	681a      	ldr	r2, [r3, #0]
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	429a      	cmp	r2, r3
 800b744:	d113      	bne.n	800b76e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800b746:	4a3d      	ldr	r2, [pc, #244]	; (800b83c <inc_lock+0x118>)
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	011b      	lsls	r3, r3, #4
 800b74c:	4413      	add	r3, r2
 800b74e:	3304      	adds	r3, #4
 800b750:	681a      	ldr	r2, [r3, #0]
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800b756:	429a      	cmp	r2, r3
 800b758:	d109      	bne.n	800b76e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800b75a:	4a38      	ldr	r2, [pc, #224]	; (800b83c <inc_lock+0x118>)
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	011b      	lsls	r3, r3, #4
 800b760:	4413      	add	r3, r2
 800b762:	3308      	adds	r3, #8
 800b764:	681a      	ldr	r2, [r3, #0]
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800b76a:	429a      	cmp	r2, r3
 800b76c:	d006      	beq.n	800b77c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	3301      	adds	r3, #1
 800b772:	60fb      	str	r3, [r7, #12]
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	2b01      	cmp	r3, #1
 800b778:	d9dc      	bls.n	800b734 <inc_lock+0x10>
 800b77a:	e000      	b.n	800b77e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800b77c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	2b02      	cmp	r3, #2
 800b782:	d132      	bne.n	800b7ea <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b784:	2300      	movs	r3, #0
 800b786:	60fb      	str	r3, [r7, #12]
 800b788:	e002      	b.n	800b790 <inc_lock+0x6c>
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	3301      	adds	r3, #1
 800b78e:	60fb      	str	r3, [r7, #12]
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	2b01      	cmp	r3, #1
 800b794:	d806      	bhi.n	800b7a4 <inc_lock+0x80>
 800b796:	4a29      	ldr	r2, [pc, #164]	; (800b83c <inc_lock+0x118>)
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	011b      	lsls	r3, r3, #4
 800b79c:	4413      	add	r3, r2
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d1f2      	bne.n	800b78a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	2b02      	cmp	r3, #2
 800b7a8:	d101      	bne.n	800b7ae <inc_lock+0x8a>
 800b7aa:	2300      	movs	r3, #0
 800b7ac:	e040      	b.n	800b830 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	681a      	ldr	r2, [r3, #0]
 800b7b2:	4922      	ldr	r1, [pc, #136]	; (800b83c <inc_lock+0x118>)
 800b7b4:	68fb      	ldr	r3, [r7, #12]
 800b7b6:	011b      	lsls	r3, r3, #4
 800b7b8:	440b      	add	r3, r1
 800b7ba:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	689a      	ldr	r2, [r3, #8]
 800b7c0:	491e      	ldr	r1, [pc, #120]	; (800b83c <inc_lock+0x118>)
 800b7c2:	68fb      	ldr	r3, [r7, #12]
 800b7c4:	011b      	lsls	r3, r3, #4
 800b7c6:	440b      	add	r3, r1
 800b7c8:	3304      	adds	r3, #4
 800b7ca:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	695a      	ldr	r2, [r3, #20]
 800b7d0:	491a      	ldr	r1, [pc, #104]	; (800b83c <inc_lock+0x118>)
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	011b      	lsls	r3, r3, #4
 800b7d6:	440b      	add	r3, r1
 800b7d8:	3308      	adds	r3, #8
 800b7da:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800b7dc:	4a17      	ldr	r2, [pc, #92]	; (800b83c <inc_lock+0x118>)
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	011b      	lsls	r3, r3, #4
 800b7e2:	4413      	add	r3, r2
 800b7e4:	330c      	adds	r3, #12
 800b7e6:	2200      	movs	r2, #0
 800b7e8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800b7ea:	683b      	ldr	r3, [r7, #0]
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d009      	beq.n	800b804 <inc_lock+0xe0>
 800b7f0:	4a12      	ldr	r2, [pc, #72]	; (800b83c <inc_lock+0x118>)
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	011b      	lsls	r3, r3, #4
 800b7f6:	4413      	add	r3, r2
 800b7f8:	330c      	adds	r3, #12
 800b7fa:	881b      	ldrh	r3, [r3, #0]
 800b7fc:	2b00      	cmp	r3, #0
 800b7fe:	d001      	beq.n	800b804 <inc_lock+0xe0>
 800b800:	2300      	movs	r3, #0
 800b802:	e015      	b.n	800b830 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800b804:	683b      	ldr	r3, [r7, #0]
 800b806:	2b00      	cmp	r3, #0
 800b808:	d108      	bne.n	800b81c <inc_lock+0xf8>
 800b80a:	4a0c      	ldr	r2, [pc, #48]	; (800b83c <inc_lock+0x118>)
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	011b      	lsls	r3, r3, #4
 800b810:	4413      	add	r3, r2
 800b812:	330c      	adds	r3, #12
 800b814:	881b      	ldrh	r3, [r3, #0]
 800b816:	3301      	adds	r3, #1
 800b818:	b29a      	uxth	r2, r3
 800b81a:	e001      	b.n	800b820 <inc_lock+0xfc>
 800b81c:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b820:	4906      	ldr	r1, [pc, #24]	; (800b83c <inc_lock+0x118>)
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	011b      	lsls	r3, r3, #4
 800b826:	440b      	add	r3, r1
 800b828:	330c      	adds	r3, #12
 800b82a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	3301      	adds	r3, #1
}
 800b830:	4618      	mov	r0, r3
 800b832:	3714      	adds	r7, #20
 800b834:	46bd      	mov	sp, r7
 800b836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b83a:	4770      	bx	lr
 800b83c:	20000868 	.word	0x20000868

0800b840 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800b840:	b480      	push	{r7}
 800b842:	b085      	sub	sp, #20
 800b844:	af00      	add	r7, sp, #0
 800b846:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	3b01      	subs	r3, #1
 800b84c:	607b      	str	r3, [r7, #4]
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	2b01      	cmp	r3, #1
 800b852:	d825      	bhi.n	800b8a0 <dec_lock+0x60>
		n = Files[i].ctr;
 800b854:	4a17      	ldr	r2, [pc, #92]	; (800b8b4 <dec_lock+0x74>)
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	011b      	lsls	r3, r3, #4
 800b85a:	4413      	add	r3, r2
 800b85c:	330c      	adds	r3, #12
 800b85e:	881b      	ldrh	r3, [r3, #0]
 800b860:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800b862:	89fb      	ldrh	r3, [r7, #14]
 800b864:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b868:	d101      	bne.n	800b86e <dec_lock+0x2e>
 800b86a:	2300      	movs	r3, #0
 800b86c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800b86e:	89fb      	ldrh	r3, [r7, #14]
 800b870:	2b00      	cmp	r3, #0
 800b872:	d002      	beq.n	800b87a <dec_lock+0x3a>
 800b874:	89fb      	ldrh	r3, [r7, #14]
 800b876:	3b01      	subs	r3, #1
 800b878:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800b87a:	4a0e      	ldr	r2, [pc, #56]	; (800b8b4 <dec_lock+0x74>)
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	011b      	lsls	r3, r3, #4
 800b880:	4413      	add	r3, r2
 800b882:	330c      	adds	r3, #12
 800b884:	89fa      	ldrh	r2, [r7, #14]
 800b886:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800b888:	89fb      	ldrh	r3, [r7, #14]
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d105      	bne.n	800b89a <dec_lock+0x5a>
 800b88e:	4a09      	ldr	r2, [pc, #36]	; (800b8b4 <dec_lock+0x74>)
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	011b      	lsls	r3, r3, #4
 800b894:	4413      	add	r3, r2
 800b896:	2200      	movs	r2, #0
 800b898:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800b89a:	2300      	movs	r3, #0
 800b89c:	737b      	strb	r3, [r7, #13]
 800b89e:	e001      	b.n	800b8a4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800b8a0:	2302      	movs	r3, #2
 800b8a2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800b8a4:	7b7b      	ldrb	r3, [r7, #13]
}
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	3714      	adds	r7, #20
 800b8aa:	46bd      	mov	sp, r7
 800b8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b0:	4770      	bx	lr
 800b8b2:	bf00      	nop
 800b8b4:	20000868 	.word	0x20000868

0800b8b8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800b8b8:	b480      	push	{r7}
 800b8ba:	b085      	sub	sp, #20
 800b8bc:	af00      	add	r7, sp, #0
 800b8be:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800b8c0:	2300      	movs	r3, #0
 800b8c2:	60fb      	str	r3, [r7, #12]
 800b8c4:	e010      	b.n	800b8e8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800b8c6:	4a0d      	ldr	r2, [pc, #52]	; (800b8fc <clear_lock+0x44>)
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	011b      	lsls	r3, r3, #4
 800b8cc:	4413      	add	r3, r2
 800b8ce:	681b      	ldr	r3, [r3, #0]
 800b8d0:	687a      	ldr	r2, [r7, #4]
 800b8d2:	429a      	cmp	r2, r3
 800b8d4:	d105      	bne.n	800b8e2 <clear_lock+0x2a>
 800b8d6:	4a09      	ldr	r2, [pc, #36]	; (800b8fc <clear_lock+0x44>)
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	011b      	lsls	r3, r3, #4
 800b8dc:	4413      	add	r3, r2
 800b8de:	2200      	movs	r2, #0
 800b8e0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	3301      	adds	r3, #1
 800b8e6:	60fb      	str	r3, [r7, #12]
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	2b01      	cmp	r3, #1
 800b8ec:	d9eb      	bls.n	800b8c6 <clear_lock+0xe>
	}
}
 800b8ee:	bf00      	nop
 800b8f0:	bf00      	nop
 800b8f2:	3714      	adds	r7, #20
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fa:	4770      	bx	lr
 800b8fc:	20000868 	.word	0x20000868

0800b900 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800b900:	b580      	push	{r7, lr}
 800b902:	b086      	sub	sp, #24
 800b904:	af00      	add	r7, sp, #0
 800b906:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800b908:	2300      	movs	r3, #0
 800b90a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	78db      	ldrb	r3, [r3, #3]
 800b910:	2b00      	cmp	r3, #0
 800b912:	d034      	beq.n	800b97e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b918:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	7858      	ldrb	r0, [r3, #1]
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b924:	2301      	movs	r3, #1
 800b926:	697a      	ldr	r2, [r7, #20]
 800b928:	f7ff fd40 	bl	800b3ac <disk_write>
 800b92c:	4603      	mov	r3, r0
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d002      	beq.n	800b938 <sync_window+0x38>
			res = FR_DISK_ERR;
 800b932:	2301      	movs	r3, #1
 800b934:	73fb      	strb	r3, [r7, #15]
 800b936:	e022      	b.n	800b97e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	2200      	movs	r2, #0
 800b93c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	6a1b      	ldr	r3, [r3, #32]
 800b942:	697a      	ldr	r2, [r7, #20]
 800b944:	1ad2      	subs	r2, r2, r3
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	699b      	ldr	r3, [r3, #24]
 800b94a:	429a      	cmp	r2, r3
 800b94c:	d217      	bcs.n	800b97e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	789b      	ldrb	r3, [r3, #2]
 800b952:	613b      	str	r3, [r7, #16]
 800b954:	e010      	b.n	800b978 <sync_window+0x78>
					wsect += fs->fsize;
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	699b      	ldr	r3, [r3, #24]
 800b95a:	697a      	ldr	r2, [r7, #20]
 800b95c:	4413      	add	r3, r2
 800b95e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	7858      	ldrb	r0, [r3, #1]
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b96a:	2301      	movs	r3, #1
 800b96c:	697a      	ldr	r2, [r7, #20]
 800b96e:	f7ff fd1d 	bl	800b3ac <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b972:	693b      	ldr	r3, [r7, #16]
 800b974:	3b01      	subs	r3, #1
 800b976:	613b      	str	r3, [r7, #16]
 800b978:	693b      	ldr	r3, [r7, #16]
 800b97a:	2b01      	cmp	r3, #1
 800b97c:	d8eb      	bhi.n	800b956 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800b97e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b980:	4618      	mov	r0, r3
 800b982:	3718      	adds	r7, #24
 800b984:	46bd      	mov	sp, r7
 800b986:	bd80      	pop	{r7, pc}

0800b988 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800b988:	b580      	push	{r7, lr}
 800b98a:	b084      	sub	sp, #16
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	6078      	str	r0, [r7, #4]
 800b990:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800b992:	2300      	movs	r3, #0
 800b994:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b99a:	683a      	ldr	r2, [r7, #0]
 800b99c:	429a      	cmp	r2, r3
 800b99e:	d01b      	beq.n	800b9d8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800b9a0:	6878      	ldr	r0, [r7, #4]
 800b9a2:	f7ff ffad 	bl	800b900 <sync_window>
 800b9a6:	4603      	mov	r3, r0
 800b9a8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800b9aa:	7bfb      	ldrb	r3, [r7, #15]
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d113      	bne.n	800b9d8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	7858      	ldrb	r0, [r3, #1]
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800b9ba:	2301      	movs	r3, #1
 800b9bc:	683a      	ldr	r2, [r7, #0]
 800b9be:	f7ff fcd5 	bl	800b36c <disk_read>
 800b9c2:	4603      	mov	r3, r0
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d004      	beq.n	800b9d2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800b9c8:	f04f 33ff 	mov.w	r3, #4294967295
 800b9cc:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800b9ce:	2301      	movs	r3, #1
 800b9d0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	683a      	ldr	r2, [r7, #0]
 800b9d6:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 800b9d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9da:	4618      	mov	r0, r3
 800b9dc:	3710      	adds	r7, #16
 800b9de:	46bd      	mov	sp, r7
 800b9e0:	bd80      	pop	{r7, pc}
	...

0800b9e4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800b9e4:	b580      	push	{r7, lr}
 800b9e6:	b084      	sub	sp, #16
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800b9ec:	6878      	ldr	r0, [r7, #4]
 800b9ee:	f7ff ff87 	bl	800b900 <sync_window>
 800b9f2:	4603      	mov	r3, r0
 800b9f4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800b9f6:	7bfb      	ldrb	r3, [r7, #15]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d158      	bne.n	800baae <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	781b      	ldrb	r3, [r3, #0]
 800ba00:	2b03      	cmp	r3, #3
 800ba02:	d148      	bne.n	800ba96 <sync_fs+0xb2>
 800ba04:	687b      	ldr	r3, [r7, #4]
 800ba06:	791b      	ldrb	r3, [r3, #4]
 800ba08:	2b01      	cmp	r3, #1
 800ba0a:	d144      	bne.n	800ba96 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	3330      	adds	r3, #48	; 0x30
 800ba10:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ba14:	2100      	movs	r1, #0
 800ba16:	4618      	mov	r0, r3
 800ba18:	f7ff fda9 	bl	800b56e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	3330      	adds	r3, #48	; 0x30
 800ba20:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ba24:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800ba28:	4618      	mov	r0, r3
 800ba2a:	f7ff fd38 	bl	800b49e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	3330      	adds	r3, #48	; 0x30
 800ba32:	4921      	ldr	r1, [pc, #132]	; (800bab8 <sync_fs+0xd4>)
 800ba34:	4618      	mov	r0, r3
 800ba36:	f7ff fd4d 	bl	800b4d4 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	3330      	adds	r3, #48	; 0x30
 800ba3e:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800ba42:	491e      	ldr	r1, [pc, #120]	; (800babc <sync_fs+0xd8>)
 800ba44:	4618      	mov	r0, r3
 800ba46:	f7ff fd45 	bl	800b4d4 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	3330      	adds	r3, #48	; 0x30
 800ba4e:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	691b      	ldr	r3, [r3, #16]
 800ba56:	4619      	mov	r1, r3
 800ba58:	4610      	mov	r0, r2
 800ba5a:	f7ff fd3b 	bl	800b4d4 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	3330      	adds	r3, #48	; 0x30
 800ba62:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	68db      	ldr	r3, [r3, #12]
 800ba6a:	4619      	mov	r1, r3
 800ba6c:	4610      	mov	r0, r2
 800ba6e:	f7ff fd31 	bl	800b4d4 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	69db      	ldr	r3, [r3, #28]
 800ba76:	1c5a      	adds	r2, r3, #1
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	7858      	ldrb	r0, [r3, #1]
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ba8a:	2301      	movs	r3, #1
 800ba8c:	f7ff fc8e 	bl	800b3ac <disk_write>
			fs->fsi_flag = 0;
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	2200      	movs	r2, #0
 800ba94:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	785b      	ldrb	r3, [r3, #1]
 800ba9a:	2200      	movs	r2, #0
 800ba9c:	2100      	movs	r1, #0
 800ba9e:	4618      	mov	r0, r3
 800baa0:	f7ff fca4 	bl	800b3ec <disk_ioctl>
 800baa4:	4603      	mov	r3, r0
 800baa6:	2b00      	cmp	r3, #0
 800baa8:	d001      	beq.n	800baae <sync_fs+0xca>
 800baaa:	2301      	movs	r3, #1
 800baac:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800baae:	7bfb      	ldrb	r3, [r7, #15]
}
 800bab0:	4618      	mov	r0, r3
 800bab2:	3710      	adds	r7, #16
 800bab4:	46bd      	mov	sp, r7
 800bab6:	bd80      	pop	{r7, pc}
 800bab8:	41615252 	.word	0x41615252
 800babc:	61417272 	.word	0x61417272

0800bac0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800bac0:	b480      	push	{r7}
 800bac2:	b083      	sub	sp, #12
 800bac4:	af00      	add	r7, sp, #0
 800bac6:	6078      	str	r0, [r7, #4]
 800bac8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800baca:	683b      	ldr	r3, [r7, #0]
 800bacc:	3b02      	subs	r3, #2
 800bace:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800bad0:	687b      	ldr	r3, [r7, #4]
 800bad2:	695b      	ldr	r3, [r3, #20]
 800bad4:	3b02      	subs	r3, #2
 800bad6:	683a      	ldr	r2, [r7, #0]
 800bad8:	429a      	cmp	r2, r3
 800bada:	d301      	bcc.n	800bae0 <clust2sect+0x20>
 800badc:	2300      	movs	r3, #0
 800bade:	e008      	b.n	800baf2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	895b      	ldrh	r3, [r3, #10]
 800bae4:	461a      	mov	r2, r3
 800bae6:	683b      	ldr	r3, [r7, #0]
 800bae8:	fb03 f202 	mul.w	r2, r3, r2
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800baf0:	4413      	add	r3, r2
}
 800baf2:	4618      	mov	r0, r3
 800baf4:	370c      	adds	r7, #12
 800baf6:	46bd      	mov	sp, r7
 800baf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bafc:	4770      	bx	lr

0800bafe <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800bafe:	b580      	push	{r7, lr}
 800bb00:	b086      	sub	sp, #24
 800bb02:	af00      	add	r7, sp, #0
 800bb04:	6078      	str	r0, [r7, #4]
 800bb06:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800bb0e:	683b      	ldr	r3, [r7, #0]
 800bb10:	2b01      	cmp	r3, #1
 800bb12:	d904      	bls.n	800bb1e <get_fat+0x20>
 800bb14:	693b      	ldr	r3, [r7, #16]
 800bb16:	695b      	ldr	r3, [r3, #20]
 800bb18:	683a      	ldr	r2, [r7, #0]
 800bb1a:	429a      	cmp	r2, r3
 800bb1c:	d302      	bcc.n	800bb24 <get_fat+0x26>
		val = 1;	/* Internal error */
 800bb1e:	2301      	movs	r3, #1
 800bb20:	617b      	str	r3, [r7, #20]
 800bb22:	e08f      	b.n	800bc44 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800bb24:	f04f 33ff 	mov.w	r3, #4294967295
 800bb28:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800bb2a:	693b      	ldr	r3, [r7, #16]
 800bb2c:	781b      	ldrb	r3, [r3, #0]
 800bb2e:	2b03      	cmp	r3, #3
 800bb30:	d062      	beq.n	800bbf8 <get_fat+0xfa>
 800bb32:	2b03      	cmp	r3, #3
 800bb34:	dc7c      	bgt.n	800bc30 <get_fat+0x132>
 800bb36:	2b01      	cmp	r3, #1
 800bb38:	d002      	beq.n	800bb40 <get_fat+0x42>
 800bb3a:	2b02      	cmp	r3, #2
 800bb3c:	d042      	beq.n	800bbc4 <get_fat+0xc6>
 800bb3e:	e077      	b.n	800bc30 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800bb40:	683b      	ldr	r3, [r7, #0]
 800bb42:	60fb      	str	r3, [r7, #12]
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	085b      	lsrs	r3, r3, #1
 800bb48:	68fa      	ldr	r2, [r7, #12]
 800bb4a:	4413      	add	r3, r2
 800bb4c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800bb4e:	693b      	ldr	r3, [r7, #16]
 800bb50:	6a1a      	ldr	r2, [r3, #32]
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	0a5b      	lsrs	r3, r3, #9
 800bb56:	4413      	add	r3, r2
 800bb58:	4619      	mov	r1, r3
 800bb5a:	6938      	ldr	r0, [r7, #16]
 800bb5c:	f7ff ff14 	bl	800b988 <move_window>
 800bb60:	4603      	mov	r3, r0
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d167      	bne.n	800bc36 <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800bb66:	68fb      	ldr	r3, [r7, #12]
 800bb68:	1c5a      	adds	r2, r3, #1
 800bb6a:	60fa      	str	r2, [r7, #12]
 800bb6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bb70:	693a      	ldr	r2, [r7, #16]
 800bb72:	4413      	add	r3, r2
 800bb74:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800bb78:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800bb7a:	693b      	ldr	r3, [r7, #16]
 800bb7c:	6a1a      	ldr	r2, [r3, #32]
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	0a5b      	lsrs	r3, r3, #9
 800bb82:	4413      	add	r3, r2
 800bb84:	4619      	mov	r1, r3
 800bb86:	6938      	ldr	r0, [r7, #16]
 800bb88:	f7ff fefe 	bl	800b988 <move_window>
 800bb8c:	4603      	mov	r3, r0
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d153      	bne.n	800bc3a <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bb98:	693a      	ldr	r2, [r7, #16]
 800bb9a:	4413      	add	r3, r2
 800bb9c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800bba0:	021b      	lsls	r3, r3, #8
 800bba2:	461a      	mov	r2, r3
 800bba4:	68bb      	ldr	r3, [r7, #8]
 800bba6:	4313      	orrs	r3, r2
 800bba8:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800bbaa:	683b      	ldr	r3, [r7, #0]
 800bbac:	f003 0301 	and.w	r3, r3, #1
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d002      	beq.n	800bbba <get_fat+0xbc>
 800bbb4:	68bb      	ldr	r3, [r7, #8]
 800bbb6:	091b      	lsrs	r3, r3, #4
 800bbb8:	e002      	b.n	800bbc0 <get_fat+0xc2>
 800bbba:	68bb      	ldr	r3, [r7, #8]
 800bbbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bbc0:	617b      	str	r3, [r7, #20]
			break;
 800bbc2:	e03f      	b.n	800bc44 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800bbc4:	693b      	ldr	r3, [r7, #16]
 800bbc6:	6a1a      	ldr	r2, [r3, #32]
 800bbc8:	683b      	ldr	r3, [r7, #0]
 800bbca:	0a1b      	lsrs	r3, r3, #8
 800bbcc:	4413      	add	r3, r2
 800bbce:	4619      	mov	r1, r3
 800bbd0:	6938      	ldr	r0, [r7, #16]
 800bbd2:	f7ff fed9 	bl	800b988 <move_window>
 800bbd6:	4603      	mov	r3, r0
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d130      	bne.n	800bc3e <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800bbdc:	693b      	ldr	r3, [r7, #16]
 800bbde:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800bbe2:	683b      	ldr	r3, [r7, #0]
 800bbe4:	005b      	lsls	r3, r3, #1
 800bbe6:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800bbea:	4413      	add	r3, r2
 800bbec:	4618      	mov	r0, r3
 800bbee:	f7ff fc1b 	bl	800b428 <ld_word>
 800bbf2:	4603      	mov	r3, r0
 800bbf4:	617b      	str	r3, [r7, #20]
			break;
 800bbf6:	e025      	b.n	800bc44 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800bbf8:	693b      	ldr	r3, [r7, #16]
 800bbfa:	6a1a      	ldr	r2, [r3, #32]
 800bbfc:	683b      	ldr	r3, [r7, #0]
 800bbfe:	09db      	lsrs	r3, r3, #7
 800bc00:	4413      	add	r3, r2
 800bc02:	4619      	mov	r1, r3
 800bc04:	6938      	ldr	r0, [r7, #16]
 800bc06:	f7ff febf 	bl	800b988 <move_window>
 800bc0a:	4603      	mov	r3, r0
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d118      	bne.n	800bc42 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800bc10:	693b      	ldr	r3, [r7, #16]
 800bc12:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800bc16:	683b      	ldr	r3, [r7, #0]
 800bc18:	009b      	lsls	r3, r3, #2
 800bc1a:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800bc1e:	4413      	add	r3, r2
 800bc20:	4618      	mov	r0, r3
 800bc22:	f7ff fc19 	bl	800b458 <ld_dword>
 800bc26:	4603      	mov	r3, r0
 800bc28:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800bc2c:	617b      	str	r3, [r7, #20]
			break;
 800bc2e:	e009      	b.n	800bc44 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800bc30:	2301      	movs	r3, #1
 800bc32:	617b      	str	r3, [r7, #20]
 800bc34:	e006      	b.n	800bc44 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800bc36:	bf00      	nop
 800bc38:	e004      	b.n	800bc44 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800bc3a:	bf00      	nop
 800bc3c:	e002      	b.n	800bc44 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800bc3e:	bf00      	nop
 800bc40:	e000      	b.n	800bc44 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800bc42:	bf00      	nop
		}
	}

	return val;
 800bc44:	697b      	ldr	r3, [r7, #20]
}
 800bc46:	4618      	mov	r0, r3
 800bc48:	3718      	adds	r7, #24
 800bc4a:	46bd      	mov	sp, r7
 800bc4c:	bd80      	pop	{r7, pc}

0800bc4e <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800bc4e:	b590      	push	{r4, r7, lr}
 800bc50:	b089      	sub	sp, #36	; 0x24
 800bc52:	af00      	add	r7, sp, #0
 800bc54:	60f8      	str	r0, [r7, #12]
 800bc56:	60b9      	str	r1, [r7, #8]
 800bc58:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800bc5a:	2302      	movs	r3, #2
 800bc5c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800bc5e:	68bb      	ldr	r3, [r7, #8]
 800bc60:	2b01      	cmp	r3, #1
 800bc62:	f240 80d2 	bls.w	800be0a <put_fat+0x1bc>
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	695b      	ldr	r3, [r3, #20]
 800bc6a:	68ba      	ldr	r2, [r7, #8]
 800bc6c:	429a      	cmp	r2, r3
 800bc6e:	f080 80cc 	bcs.w	800be0a <put_fat+0x1bc>
		switch (fs->fs_type) {
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	781b      	ldrb	r3, [r3, #0]
 800bc76:	2b03      	cmp	r3, #3
 800bc78:	f000 8096 	beq.w	800bda8 <put_fat+0x15a>
 800bc7c:	2b03      	cmp	r3, #3
 800bc7e:	f300 80cd 	bgt.w	800be1c <put_fat+0x1ce>
 800bc82:	2b01      	cmp	r3, #1
 800bc84:	d002      	beq.n	800bc8c <put_fat+0x3e>
 800bc86:	2b02      	cmp	r3, #2
 800bc88:	d06e      	beq.n	800bd68 <put_fat+0x11a>
 800bc8a:	e0c7      	b.n	800be1c <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800bc8c:	68bb      	ldr	r3, [r7, #8]
 800bc8e:	61bb      	str	r3, [r7, #24]
 800bc90:	69bb      	ldr	r3, [r7, #24]
 800bc92:	085b      	lsrs	r3, r3, #1
 800bc94:	69ba      	ldr	r2, [r7, #24]
 800bc96:	4413      	add	r3, r2
 800bc98:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	6a1a      	ldr	r2, [r3, #32]
 800bc9e:	69bb      	ldr	r3, [r7, #24]
 800bca0:	0a5b      	lsrs	r3, r3, #9
 800bca2:	4413      	add	r3, r2
 800bca4:	4619      	mov	r1, r3
 800bca6:	68f8      	ldr	r0, [r7, #12]
 800bca8:	f7ff fe6e 	bl	800b988 <move_window>
 800bcac:	4603      	mov	r3, r0
 800bcae:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800bcb0:	7ffb      	ldrb	r3, [r7, #31]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	f040 80ab 	bne.w	800be0e <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800bcbe:	69bb      	ldr	r3, [r7, #24]
 800bcc0:	1c59      	adds	r1, r3, #1
 800bcc2:	61b9      	str	r1, [r7, #24]
 800bcc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bcc8:	4413      	add	r3, r2
 800bcca:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800bccc:	68bb      	ldr	r3, [r7, #8]
 800bcce:	f003 0301 	and.w	r3, r3, #1
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d00d      	beq.n	800bcf2 <put_fat+0xa4>
 800bcd6:	697b      	ldr	r3, [r7, #20]
 800bcd8:	781b      	ldrb	r3, [r3, #0]
 800bcda:	b25b      	sxtb	r3, r3
 800bcdc:	f003 030f 	and.w	r3, r3, #15
 800bce0:	b25a      	sxtb	r2, r3
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	b2db      	uxtb	r3, r3
 800bce6:	011b      	lsls	r3, r3, #4
 800bce8:	b25b      	sxtb	r3, r3
 800bcea:	4313      	orrs	r3, r2
 800bcec:	b25b      	sxtb	r3, r3
 800bcee:	b2db      	uxtb	r3, r3
 800bcf0:	e001      	b.n	800bcf6 <put_fat+0xa8>
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	b2db      	uxtb	r3, r3
 800bcf6:	697a      	ldr	r2, [r7, #20]
 800bcf8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	2201      	movs	r2, #1
 800bcfe:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	6a1a      	ldr	r2, [r3, #32]
 800bd04:	69bb      	ldr	r3, [r7, #24]
 800bd06:	0a5b      	lsrs	r3, r3, #9
 800bd08:	4413      	add	r3, r2
 800bd0a:	4619      	mov	r1, r3
 800bd0c:	68f8      	ldr	r0, [r7, #12]
 800bd0e:	f7ff fe3b 	bl	800b988 <move_window>
 800bd12:	4603      	mov	r3, r0
 800bd14:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800bd16:	7ffb      	ldrb	r3, [r7, #31]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d17a      	bne.n	800be12 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800bd22:	69bb      	ldr	r3, [r7, #24]
 800bd24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bd28:	4413      	add	r3, r2
 800bd2a:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800bd2c:	68bb      	ldr	r3, [r7, #8]
 800bd2e:	f003 0301 	and.w	r3, r3, #1
 800bd32:	2b00      	cmp	r3, #0
 800bd34:	d003      	beq.n	800bd3e <put_fat+0xf0>
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	091b      	lsrs	r3, r3, #4
 800bd3a:	b2db      	uxtb	r3, r3
 800bd3c:	e00e      	b.n	800bd5c <put_fat+0x10e>
 800bd3e:	697b      	ldr	r3, [r7, #20]
 800bd40:	781b      	ldrb	r3, [r3, #0]
 800bd42:	b25b      	sxtb	r3, r3
 800bd44:	f023 030f 	bic.w	r3, r3, #15
 800bd48:	b25a      	sxtb	r2, r3
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	0a1b      	lsrs	r3, r3, #8
 800bd4e:	b25b      	sxtb	r3, r3
 800bd50:	f003 030f 	and.w	r3, r3, #15
 800bd54:	b25b      	sxtb	r3, r3
 800bd56:	4313      	orrs	r3, r2
 800bd58:	b25b      	sxtb	r3, r3
 800bd5a:	b2db      	uxtb	r3, r3
 800bd5c:	697a      	ldr	r2, [r7, #20]
 800bd5e:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800bd60:	68fb      	ldr	r3, [r7, #12]
 800bd62:	2201      	movs	r2, #1
 800bd64:	70da      	strb	r2, [r3, #3]
			break;
 800bd66:	e059      	b.n	800be1c <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	6a1a      	ldr	r2, [r3, #32]
 800bd6c:	68bb      	ldr	r3, [r7, #8]
 800bd6e:	0a1b      	lsrs	r3, r3, #8
 800bd70:	4413      	add	r3, r2
 800bd72:	4619      	mov	r1, r3
 800bd74:	68f8      	ldr	r0, [r7, #12]
 800bd76:	f7ff fe07 	bl	800b988 <move_window>
 800bd7a:	4603      	mov	r3, r0
 800bd7c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800bd7e:	7ffb      	ldrb	r3, [r7, #31]
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d148      	bne.n	800be16 <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800bd8a:	68bb      	ldr	r3, [r7, #8]
 800bd8c:	005b      	lsls	r3, r3, #1
 800bd8e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800bd92:	4413      	add	r3, r2
 800bd94:	687a      	ldr	r2, [r7, #4]
 800bd96:	b292      	uxth	r2, r2
 800bd98:	4611      	mov	r1, r2
 800bd9a:	4618      	mov	r0, r3
 800bd9c:	f7ff fb7f 	bl	800b49e <st_word>
			fs->wflag = 1;
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	2201      	movs	r2, #1
 800bda4:	70da      	strb	r2, [r3, #3]
			break;
 800bda6:	e039      	b.n	800be1c <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	6a1a      	ldr	r2, [r3, #32]
 800bdac:	68bb      	ldr	r3, [r7, #8]
 800bdae:	09db      	lsrs	r3, r3, #7
 800bdb0:	4413      	add	r3, r2
 800bdb2:	4619      	mov	r1, r3
 800bdb4:	68f8      	ldr	r0, [r7, #12]
 800bdb6:	f7ff fde7 	bl	800b988 <move_window>
 800bdba:	4603      	mov	r3, r0
 800bdbc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800bdbe:	7ffb      	ldrb	r3, [r7, #31]
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d12a      	bne.n	800be1a <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800bdd0:	68bb      	ldr	r3, [r7, #8]
 800bdd2:	009b      	lsls	r3, r3, #2
 800bdd4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800bdd8:	4413      	add	r3, r2
 800bdda:	4618      	mov	r0, r3
 800bddc:	f7ff fb3c 	bl	800b458 <ld_dword>
 800bde0:	4603      	mov	r3, r0
 800bde2:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800bde6:	4323      	orrs	r3, r4
 800bde8:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800bdf0:	68bb      	ldr	r3, [r7, #8]
 800bdf2:	009b      	lsls	r3, r3, #2
 800bdf4:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800bdf8:	4413      	add	r3, r2
 800bdfa:	6879      	ldr	r1, [r7, #4]
 800bdfc:	4618      	mov	r0, r3
 800bdfe:	f7ff fb69 	bl	800b4d4 <st_dword>
			fs->wflag = 1;
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	2201      	movs	r2, #1
 800be06:	70da      	strb	r2, [r3, #3]
			break;
 800be08:	e008      	b.n	800be1c <put_fat+0x1ce>
		}
	}
 800be0a:	bf00      	nop
 800be0c:	e006      	b.n	800be1c <put_fat+0x1ce>
			if (res != FR_OK) break;
 800be0e:	bf00      	nop
 800be10:	e004      	b.n	800be1c <put_fat+0x1ce>
			if (res != FR_OK) break;
 800be12:	bf00      	nop
 800be14:	e002      	b.n	800be1c <put_fat+0x1ce>
			if (res != FR_OK) break;
 800be16:	bf00      	nop
 800be18:	e000      	b.n	800be1c <put_fat+0x1ce>
			if (res != FR_OK) break;
 800be1a:	bf00      	nop
	return res;
 800be1c:	7ffb      	ldrb	r3, [r7, #31]
}
 800be1e:	4618      	mov	r0, r3
 800be20:	3724      	adds	r7, #36	; 0x24
 800be22:	46bd      	mov	sp, r7
 800be24:	bd90      	pop	{r4, r7, pc}

0800be26 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800be26:	b580      	push	{r7, lr}
 800be28:	b088      	sub	sp, #32
 800be2a:	af00      	add	r7, sp, #0
 800be2c:	60f8      	str	r0, [r7, #12]
 800be2e:	60b9      	str	r1, [r7, #8]
 800be30:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800be32:	2300      	movs	r3, #0
 800be34:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800be36:	68fb      	ldr	r3, [r7, #12]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800be3c:	68bb      	ldr	r3, [r7, #8]
 800be3e:	2b01      	cmp	r3, #1
 800be40:	d904      	bls.n	800be4c <remove_chain+0x26>
 800be42:	69bb      	ldr	r3, [r7, #24]
 800be44:	695b      	ldr	r3, [r3, #20]
 800be46:	68ba      	ldr	r2, [r7, #8]
 800be48:	429a      	cmp	r2, r3
 800be4a:	d301      	bcc.n	800be50 <remove_chain+0x2a>
 800be4c:	2302      	movs	r3, #2
 800be4e:	e04b      	b.n	800bee8 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	2b00      	cmp	r3, #0
 800be54:	d00c      	beq.n	800be70 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800be56:	f04f 32ff 	mov.w	r2, #4294967295
 800be5a:	6879      	ldr	r1, [r7, #4]
 800be5c:	69b8      	ldr	r0, [r7, #24]
 800be5e:	f7ff fef6 	bl	800bc4e <put_fat>
 800be62:	4603      	mov	r3, r0
 800be64:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800be66:	7ffb      	ldrb	r3, [r7, #31]
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d001      	beq.n	800be70 <remove_chain+0x4a>
 800be6c:	7ffb      	ldrb	r3, [r7, #31]
 800be6e:	e03b      	b.n	800bee8 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800be70:	68b9      	ldr	r1, [r7, #8]
 800be72:	68f8      	ldr	r0, [r7, #12]
 800be74:	f7ff fe43 	bl	800bafe <get_fat>
 800be78:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800be7a:	697b      	ldr	r3, [r7, #20]
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d031      	beq.n	800bee4 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800be80:	697b      	ldr	r3, [r7, #20]
 800be82:	2b01      	cmp	r3, #1
 800be84:	d101      	bne.n	800be8a <remove_chain+0x64>
 800be86:	2302      	movs	r3, #2
 800be88:	e02e      	b.n	800bee8 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800be8a:	697b      	ldr	r3, [r7, #20]
 800be8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be90:	d101      	bne.n	800be96 <remove_chain+0x70>
 800be92:	2301      	movs	r3, #1
 800be94:	e028      	b.n	800bee8 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800be96:	2200      	movs	r2, #0
 800be98:	68b9      	ldr	r1, [r7, #8]
 800be9a:	69b8      	ldr	r0, [r7, #24]
 800be9c:	f7ff fed7 	bl	800bc4e <put_fat>
 800bea0:	4603      	mov	r3, r0
 800bea2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800bea4:	7ffb      	ldrb	r3, [r7, #31]
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d001      	beq.n	800beae <remove_chain+0x88>
 800beaa:	7ffb      	ldrb	r3, [r7, #31]
 800beac:	e01c      	b.n	800bee8 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800beae:	69bb      	ldr	r3, [r7, #24]
 800beb0:	691a      	ldr	r2, [r3, #16]
 800beb2:	69bb      	ldr	r3, [r7, #24]
 800beb4:	695b      	ldr	r3, [r3, #20]
 800beb6:	3b02      	subs	r3, #2
 800beb8:	429a      	cmp	r2, r3
 800beba:	d20b      	bcs.n	800bed4 <remove_chain+0xae>
			fs->free_clst++;
 800bebc:	69bb      	ldr	r3, [r7, #24]
 800bebe:	691b      	ldr	r3, [r3, #16]
 800bec0:	1c5a      	adds	r2, r3, #1
 800bec2:	69bb      	ldr	r3, [r7, #24]
 800bec4:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800bec6:	69bb      	ldr	r3, [r7, #24]
 800bec8:	791b      	ldrb	r3, [r3, #4]
 800beca:	f043 0301 	orr.w	r3, r3, #1
 800bece:	b2da      	uxtb	r2, r3
 800bed0:	69bb      	ldr	r3, [r7, #24]
 800bed2:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800bed4:	697b      	ldr	r3, [r7, #20]
 800bed6:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800bed8:	69bb      	ldr	r3, [r7, #24]
 800beda:	695b      	ldr	r3, [r3, #20]
 800bedc:	68ba      	ldr	r2, [r7, #8]
 800bede:	429a      	cmp	r2, r3
 800bee0:	d3c6      	bcc.n	800be70 <remove_chain+0x4a>
 800bee2:	e000      	b.n	800bee6 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800bee4:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800bee6:	2300      	movs	r3, #0
}
 800bee8:	4618      	mov	r0, r3
 800beea:	3720      	adds	r7, #32
 800beec:	46bd      	mov	sp, r7
 800beee:	bd80      	pop	{r7, pc}

0800bef0 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800bef0:	b580      	push	{r7, lr}
 800bef2:	b088      	sub	sp, #32
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	6078      	str	r0, [r7, #4]
 800bef8:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800bf00:	683b      	ldr	r3, [r7, #0]
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d10d      	bne.n	800bf22 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800bf06:	693b      	ldr	r3, [r7, #16]
 800bf08:	68db      	ldr	r3, [r3, #12]
 800bf0a:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800bf0c:	69bb      	ldr	r3, [r7, #24]
 800bf0e:	2b00      	cmp	r3, #0
 800bf10:	d004      	beq.n	800bf1c <create_chain+0x2c>
 800bf12:	693b      	ldr	r3, [r7, #16]
 800bf14:	695b      	ldr	r3, [r3, #20]
 800bf16:	69ba      	ldr	r2, [r7, #24]
 800bf18:	429a      	cmp	r2, r3
 800bf1a:	d31b      	bcc.n	800bf54 <create_chain+0x64>
 800bf1c:	2301      	movs	r3, #1
 800bf1e:	61bb      	str	r3, [r7, #24]
 800bf20:	e018      	b.n	800bf54 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800bf22:	6839      	ldr	r1, [r7, #0]
 800bf24:	6878      	ldr	r0, [r7, #4]
 800bf26:	f7ff fdea 	bl	800bafe <get_fat>
 800bf2a:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800bf2c:	68fb      	ldr	r3, [r7, #12]
 800bf2e:	2b01      	cmp	r3, #1
 800bf30:	d801      	bhi.n	800bf36 <create_chain+0x46>
 800bf32:	2301      	movs	r3, #1
 800bf34:	e070      	b.n	800c018 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf3c:	d101      	bne.n	800bf42 <create_chain+0x52>
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	e06a      	b.n	800c018 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800bf42:	693b      	ldr	r3, [r7, #16]
 800bf44:	695b      	ldr	r3, [r3, #20]
 800bf46:	68fa      	ldr	r2, [r7, #12]
 800bf48:	429a      	cmp	r2, r3
 800bf4a:	d201      	bcs.n	800bf50 <create_chain+0x60>
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	e063      	b.n	800c018 <create_chain+0x128>
		scl = clst;
 800bf50:	683b      	ldr	r3, [r7, #0]
 800bf52:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800bf54:	69bb      	ldr	r3, [r7, #24]
 800bf56:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800bf58:	69fb      	ldr	r3, [r7, #28]
 800bf5a:	3301      	adds	r3, #1
 800bf5c:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800bf5e:	693b      	ldr	r3, [r7, #16]
 800bf60:	695b      	ldr	r3, [r3, #20]
 800bf62:	69fa      	ldr	r2, [r7, #28]
 800bf64:	429a      	cmp	r2, r3
 800bf66:	d307      	bcc.n	800bf78 <create_chain+0x88>
				ncl = 2;
 800bf68:	2302      	movs	r3, #2
 800bf6a:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800bf6c:	69fa      	ldr	r2, [r7, #28]
 800bf6e:	69bb      	ldr	r3, [r7, #24]
 800bf70:	429a      	cmp	r2, r3
 800bf72:	d901      	bls.n	800bf78 <create_chain+0x88>
 800bf74:	2300      	movs	r3, #0
 800bf76:	e04f      	b.n	800c018 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800bf78:	69f9      	ldr	r1, [r7, #28]
 800bf7a:	6878      	ldr	r0, [r7, #4]
 800bf7c:	f7ff fdbf 	bl	800bafe <get_fat>
 800bf80:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800bf82:	68fb      	ldr	r3, [r7, #12]
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	d00e      	beq.n	800bfa6 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	2b01      	cmp	r3, #1
 800bf8c:	d003      	beq.n	800bf96 <create_chain+0xa6>
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf94:	d101      	bne.n	800bf9a <create_chain+0xaa>
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	e03e      	b.n	800c018 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800bf9a:	69fa      	ldr	r2, [r7, #28]
 800bf9c:	69bb      	ldr	r3, [r7, #24]
 800bf9e:	429a      	cmp	r2, r3
 800bfa0:	d1da      	bne.n	800bf58 <create_chain+0x68>
 800bfa2:	2300      	movs	r3, #0
 800bfa4:	e038      	b.n	800c018 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800bfa6:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800bfa8:	f04f 32ff 	mov.w	r2, #4294967295
 800bfac:	69f9      	ldr	r1, [r7, #28]
 800bfae:	6938      	ldr	r0, [r7, #16]
 800bfb0:	f7ff fe4d 	bl	800bc4e <put_fat>
 800bfb4:	4603      	mov	r3, r0
 800bfb6:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800bfb8:	7dfb      	ldrb	r3, [r7, #23]
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	d109      	bne.n	800bfd2 <create_chain+0xe2>
 800bfbe:	683b      	ldr	r3, [r7, #0]
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d006      	beq.n	800bfd2 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800bfc4:	69fa      	ldr	r2, [r7, #28]
 800bfc6:	6839      	ldr	r1, [r7, #0]
 800bfc8:	6938      	ldr	r0, [r7, #16]
 800bfca:	f7ff fe40 	bl	800bc4e <put_fat>
 800bfce:	4603      	mov	r3, r0
 800bfd0:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800bfd2:	7dfb      	ldrb	r3, [r7, #23]
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d116      	bne.n	800c006 <create_chain+0x116>
		fs->last_clst = ncl;
 800bfd8:	693b      	ldr	r3, [r7, #16]
 800bfda:	69fa      	ldr	r2, [r7, #28]
 800bfdc:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800bfde:	693b      	ldr	r3, [r7, #16]
 800bfe0:	691a      	ldr	r2, [r3, #16]
 800bfe2:	693b      	ldr	r3, [r7, #16]
 800bfe4:	695b      	ldr	r3, [r3, #20]
 800bfe6:	3b02      	subs	r3, #2
 800bfe8:	429a      	cmp	r2, r3
 800bfea:	d804      	bhi.n	800bff6 <create_chain+0x106>
 800bfec:	693b      	ldr	r3, [r7, #16]
 800bfee:	691b      	ldr	r3, [r3, #16]
 800bff0:	1e5a      	subs	r2, r3, #1
 800bff2:	693b      	ldr	r3, [r7, #16]
 800bff4:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800bff6:	693b      	ldr	r3, [r7, #16]
 800bff8:	791b      	ldrb	r3, [r3, #4]
 800bffa:	f043 0301 	orr.w	r3, r3, #1
 800bffe:	b2da      	uxtb	r2, r3
 800c000:	693b      	ldr	r3, [r7, #16]
 800c002:	711a      	strb	r2, [r3, #4]
 800c004:	e007      	b.n	800c016 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800c006:	7dfb      	ldrb	r3, [r7, #23]
 800c008:	2b01      	cmp	r3, #1
 800c00a:	d102      	bne.n	800c012 <create_chain+0x122>
 800c00c:	f04f 33ff 	mov.w	r3, #4294967295
 800c010:	e000      	b.n	800c014 <create_chain+0x124>
 800c012:	2301      	movs	r3, #1
 800c014:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800c016:	69fb      	ldr	r3, [r7, #28]
}
 800c018:	4618      	mov	r0, r3
 800c01a:	3720      	adds	r7, #32
 800c01c:	46bd      	mov	sp, r7
 800c01e:	bd80      	pop	{r7, pc}

0800c020 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800c020:	b480      	push	{r7}
 800c022:	b087      	sub	sp, #28
 800c024:	af00      	add	r7, sp, #0
 800c026:	6078      	str	r0, [r7, #4]
 800c028:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800c02a:	687b      	ldr	r3, [r7, #4]
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c034:	3304      	adds	r3, #4
 800c036:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800c038:	683b      	ldr	r3, [r7, #0]
 800c03a:	0a5b      	lsrs	r3, r3, #9
 800c03c:	68fa      	ldr	r2, [r7, #12]
 800c03e:	8952      	ldrh	r2, [r2, #10]
 800c040:	fbb3 f3f2 	udiv	r3, r3, r2
 800c044:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c046:	693b      	ldr	r3, [r7, #16]
 800c048:	1d1a      	adds	r2, r3, #4
 800c04a:	613a      	str	r2, [r7, #16]
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800c050:	68bb      	ldr	r3, [r7, #8]
 800c052:	2b00      	cmp	r3, #0
 800c054:	d101      	bne.n	800c05a <clmt_clust+0x3a>
 800c056:	2300      	movs	r3, #0
 800c058:	e010      	b.n	800c07c <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800c05a:	697a      	ldr	r2, [r7, #20]
 800c05c:	68bb      	ldr	r3, [r7, #8]
 800c05e:	429a      	cmp	r2, r3
 800c060:	d307      	bcc.n	800c072 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800c062:	697a      	ldr	r2, [r7, #20]
 800c064:	68bb      	ldr	r3, [r7, #8]
 800c066:	1ad3      	subs	r3, r2, r3
 800c068:	617b      	str	r3, [r7, #20]
 800c06a:	693b      	ldr	r3, [r7, #16]
 800c06c:	3304      	adds	r3, #4
 800c06e:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800c070:	e7e9      	b.n	800c046 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800c072:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800c074:	693b      	ldr	r3, [r7, #16]
 800c076:	681a      	ldr	r2, [r3, #0]
 800c078:	697b      	ldr	r3, [r7, #20]
 800c07a:	4413      	add	r3, r2
}
 800c07c:	4618      	mov	r0, r3
 800c07e:	371c      	adds	r7, #28
 800c080:	46bd      	mov	sp, r7
 800c082:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c086:	4770      	bx	lr

0800c088 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800c088:	b580      	push	{r7, lr}
 800c08a:	b086      	sub	sp, #24
 800c08c:	af00      	add	r7, sp, #0
 800c08e:	6078      	str	r0, [r7, #4]
 800c090:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800c098:	683b      	ldr	r3, [r7, #0]
 800c09a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c09e:	d204      	bcs.n	800c0aa <dir_sdi+0x22>
 800c0a0:	683b      	ldr	r3, [r7, #0]
 800c0a2:	f003 031f 	and.w	r3, r3, #31
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d001      	beq.n	800c0ae <dir_sdi+0x26>
		return FR_INT_ERR;
 800c0aa:	2302      	movs	r3, #2
 800c0ac:	e063      	b.n	800c176 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	683a      	ldr	r2, [r7, #0]
 800c0b2:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	689b      	ldr	r3, [r3, #8]
 800c0b8:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800c0ba:	697b      	ldr	r3, [r7, #20]
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d106      	bne.n	800c0ce <dir_sdi+0x46>
 800c0c0:	693b      	ldr	r3, [r7, #16]
 800c0c2:	781b      	ldrb	r3, [r3, #0]
 800c0c4:	2b02      	cmp	r3, #2
 800c0c6:	d902      	bls.n	800c0ce <dir_sdi+0x46>
		clst = fs->dirbase;
 800c0c8:	693b      	ldr	r3, [r7, #16]
 800c0ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c0cc:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800c0ce:	697b      	ldr	r3, [r7, #20]
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d10c      	bne.n	800c0ee <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800c0d4:	683b      	ldr	r3, [r7, #0]
 800c0d6:	095b      	lsrs	r3, r3, #5
 800c0d8:	693a      	ldr	r2, [r7, #16]
 800c0da:	8912      	ldrh	r2, [r2, #8]
 800c0dc:	4293      	cmp	r3, r2
 800c0de:	d301      	bcc.n	800c0e4 <dir_sdi+0x5c>
 800c0e0:	2302      	movs	r3, #2
 800c0e2:	e048      	b.n	800c176 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800c0e4:	693b      	ldr	r3, [r7, #16]
 800c0e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	61da      	str	r2, [r3, #28]
 800c0ec:	e029      	b.n	800c142 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800c0ee:	693b      	ldr	r3, [r7, #16]
 800c0f0:	895b      	ldrh	r3, [r3, #10]
 800c0f2:	025b      	lsls	r3, r3, #9
 800c0f4:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c0f6:	e019      	b.n	800c12c <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	6979      	ldr	r1, [r7, #20]
 800c0fc:	4618      	mov	r0, r3
 800c0fe:	f7ff fcfe 	bl	800bafe <get_fat>
 800c102:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c104:	697b      	ldr	r3, [r7, #20]
 800c106:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c10a:	d101      	bne.n	800c110 <dir_sdi+0x88>
 800c10c:	2301      	movs	r3, #1
 800c10e:	e032      	b.n	800c176 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800c110:	697b      	ldr	r3, [r7, #20]
 800c112:	2b01      	cmp	r3, #1
 800c114:	d904      	bls.n	800c120 <dir_sdi+0x98>
 800c116:	693b      	ldr	r3, [r7, #16]
 800c118:	695b      	ldr	r3, [r3, #20]
 800c11a:	697a      	ldr	r2, [r7, #20]
 800c11c:	429a      	cmp	r2, r3
 800c11e:	d301      	bcc.n	800c124 <dir_sdi+0x9c>
 800c120:	2302      	movs	r3, #2
 800c122:	e028      	b.n	800c176 <dir_sdi+0xee>
			ofs -= csz;
 800c124:	683a      	ldr	r2, [r7, #0]
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	1ad3      	subs	r3, r2, r3
 800c12a:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800c12c:	683a      	ldr	r2, [r7, #0]
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	429a      	cmp	r2, r3
 800c132:	d2e1      	bcs.n	800c0f8 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800c134:	6979      	ldr	r1, [r7, #20]
 800c136:	6938      	ldr	r0, [r7, #16]
 800c138:	f7ff fcc2 	bl	800bac0 <clust2sect>
 800c13c:	4602      	mov	r2, r0
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	697a      	ldr	r2, [r7, #20]
 800c146:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	69db      	ldr	r3, [r3, #28]
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d101      	bne.n	800c154 <dir_sdi+0xcc>
 800c150:	2302      	movs	r3, #2
 800c152:	e010      	b.n	800c176 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	69da      	ldr	r2, [r3, #28]
 800c158:	683b      	ldr	r3, [r7, #0]
 800c15a:	0a5b      	lsrs	r3, r3, #9
 800c15c:	441a      	add	r2, r3
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800c162:	693b      	ldr	r3, [r7, #16]
 800c164:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c168:	683b      	ldr	r3, [r7, #0]
 800c16a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c16e:	441a      	add	r2, r3
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c174:	2300      	movs	r3, #0
}
 800c176:	4618      	mov	r0, r3
 800c178:	3718      	adds	r7, #24
 800c17a:	46bd      	mov	sp, r7
 800c17c:	bd80      	pop	{r7, pc}

0800c17e <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800c17e:	b580      	push	{r7, lr}
 800c180:	b086      	sub	sp, #24
 800c182:	af00      	add	r7, sp, #0
 800c184:	6078      	str	r0, [r7, #4]
 800c186:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	695b      	ldr	r3, [r3, #20]
 800c192:	3320      	adds	r3, #32
 800c194:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	69db      	ldr	r3, [r3, #28]
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d003      	beq.n	800c1a6 <dir_next+0x28>
 800c19e:	68bb      	ldr	r3, [r7, #8]
 800c1a0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c1a4:	d301      	bcc.n	800c1aa <dir_next+0x2c>
 800c1a6:	2304      	movs	r3, #4
 800c1a8:	e0aa      	b.n	800c300 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800c1aa:	68bb      	ldr	r3, [r7, #8]
 800c1ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	f040 8098 	bne.w	800c2e6 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	69db      	ldr	r3, [r3, #28]
 800c1ba:	1c5a      	adds	r2, r3, #1
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	699b      	ldr	r3, [r3, #24]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d10b      	bne.n	800c1e0 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800c1c8:	68bb      	ldr	r3, [r7, #8]
 800c1ca:	095b      	lsrs	r3, r3, #5
 800c1cc:	68fa      	ldr	r2, [r7, #12]
 800c1ce:	8912      	ldrh	r2, [r2, #8]
 800c1d0:	4293      	cmp	r3, r2
 800c1d2:	f0c0 8088 	bcc.w	800c2e6 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	2200      	movs	r2, #0
 800c1da:	61da      	str	r2, [r3, #28]
 800c1dc:	2304      	movs	r3, #4
 800c1de:	e08f      	b.n	800c300 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800c1e0:	68bb      	ldr	r3, [r7, #8]
 800c1e2:	0a5b      	lsrs	r3, r3, #9
 800c1e4:	68fa      	ldr	r2, [r7, #12]
 800c1e6:	8952      	ldrh	r2, [r2, #10]
 800c1e8:	3a01      	subs	r2, #1
 800c1ea:	4013      	ands	r3, r2
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d17a      	bne.n	800c2e6 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800c1f0:	687a      	ldr	r2, [r7, #4]
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	699b      	ldr	r3, [r3, #24]
 800c1f6:	4619      	mov	r1, r3
 800c1f8:	4610      	mov	r0, r2
 800c1fa:	f7ff fc80 	bl	800bafe <get_fat>
 800c1fe:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800c200:	697b      	ldr	r3, [r7, #20]
 800c202:	2b01      	cmp	r3, #1
 800c204:	d801      	bhi.n	800c20a <dir_next+0x8c>
 800c206:	2302      	movs	r3, #2
 800c208:	e07a      	b.n	800c300 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800c20a:	697b      	ldr	r3, [r7, #20]
 800c20c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c210:	d101      	bne.n	800c216 <dir_next+0x98>
 800c212:	2301      	movs	r3, #1
 800c214:	e074      	b.n	800c300 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	695b      	ldr	r3, [r3, #20]
 800c21a:	697a      	ldr	r2, [r7, #20]
 800c21c:	429a      	cmp	r2, r3
 800c21e:	d358      	bcc.n	800c2d2 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800c220:	683b      	ldr	r3, [r7, #0]
 800c222:	2b00      	cmp	r3, #0
 800c224:	d104      	bne.n	800c230 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	2200      	movs	r2, #0
 800c22a:	61da      	str	r2, [r3, #28]
 800c22c:	2304      	movs	r3, #4
 800c22e:	e067      	b.n	800c300 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800c230:	687a      	ldr	r2, [r7, #4]
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	699b      	ldr	r3, [r3, #24]
 800c236:	4619      	mov	r1, r3
 800c238:	4610      	mov	r0, r2
 800c23a:	f7ff fe59 	bl	800bef0 <create_chain>
 800c23e:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800c240:	697b      	ldr	r3, [r7, #20]
 800c242:	2b00      	cmp	r3, #0
 800c244:	d101      	bne.n	800c24a <dir_next+0xcc>
 800c246:	2307      	movs	r3, #7
 800c248:	e05a      	b.n	800c300 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800c24a:	697b      	ldr	r3, [r7, #20]
 800c24c:	2b01      	cmp	r3, #1
 800c24e:	d101      	bne.n	800c254 <dir_next+0xd6>
 800c250:	2302      	movs	r3, #2
 800c252:	e055      	b.n	800c300 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800c254:	697b      	ldr	r3, [r7, #20]
 800c256:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c25a:	d101      	bne.n	800c260 <dir_next+0xe2>
 800c25c:	2301      	movs	r3, #1
 800c25e:	e04f      	b.n	800c300 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800c260:	68f8      	ldr	r0, [r7, #12]
 800c262:	f7ff fb4d 	bl	800b900 <sync_window>
 800c266:	4603      	mov	r3, r0
 800c268:	2b00      	cmp	r3, #0
 800c26a:	d001      	beq.n	800c270 <dir_next+0xf2>
 800c26c:	2301      	movs	r3, #1
 800c26e:	e047      	b.n	800c300 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	3330      	adds	r3, #48	; 0x30
 800c274:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c278:	2100      	movs	r1, #0
 800c27a:	4618      	mov	r0, r3
 800c27c:	f7ff f977 	bl	800b56e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c280:	2300      	movs	r3, #0
 800c282:	613b      	str	r3, [r7, #16]
 800c284:	6979      	ldr	r1, [r7, #20]
 800c286:	68f8      	ldr	r0, [r7, #12]
 800c288:	f7ff fc1a 	bl	800bac0 <clust2sect>
 800c28c:	4602      	mov	r2, r0
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	62da      	str	r2, [r3, #44]	; 0x2c
 800c292:	e012      	b.n	800c2ba <dir_next+0x13c>
						fs->wflag = 1;
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	2201      	movs	r2, #1
 800c298:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800c29a:	68f8      	ldr	r0, [r7, #12]
 800c29c:	f7ff fb30 	bl	800b900 <sync_window>
 800c2a0:	4603      	mov	r3, r0
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d001      	beq.n	800c2aa <dir_next+0x12c>
 800c2a6:	2301      	movs	r3, #1
 800c2a8:	e02a      	b.n	800c300 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c2aa:	693b      	ldr	r3, [r7, #16]
 800c2ac:	3301      	adds	r3, #1
 800c2ae:	613b      	str	r3, [r7, #16]
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c2b4:	1c5a      	adds	r2, r3, #1
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	62da      	str	r2, [r3, #44]	; 0x2c
 800c2ba:	68fb      	ldr	r3, [r7, #12]
 800c2bc:	895b      	ldrh	r3, [r3, #10]
 800c2be:	461a      	mov	r2, r3
 800c2c0:	693b      	ldr	r3, [r7, #16]
 800c2c2:	4293      	cmp	r3, r2
 800c2c4:	d3e6      	bcc.n	800c294 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c2ca:	693b      	ldr	r3, [r7, #16]
 800c2cc:	1ad2      	subs	r2, r2, r3
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	697a      	ldr	r2, [r7, #20]
 800c2d6:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800c2d8:	6979      	ldr	r1, [r7, #20]
 800c2da:	68f8      	ldr	r0, [r7, #12]
 800c2dc:	f7ff fbf0 	bl	800bac0 <clust2sect>
 800c2e0:	4602      	mov	r2, r0
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	68ba      	ldr	r2, [r7, #8]
 800c2ea:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c2f2:	68bb      	ldr	r3, [r7, #8]
 800c2f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c2f8:	441a      	add	r2, r3
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c2fe:	2300      	movs	r3, #0
}
 800c300:	4618      	mov	r0, r3
 800c302:	3718      	adds	r7, #24
 800c304:	46bd      	mov	sp, r7
 800c306:	bd80      	pop	{r7, pc}

0800c308 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800c308:	b580      	push	{r7, lr}
 800c30a:	b086      	sub	sp, #24
 800c30c:	af00      	add	r7, sp, #0
 800c30e:	6078      	str	r0, [r7, #4]
 800c310:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800c318:	2100      	movs	r1, #0
 800c31a:	6878      	ldr	r0, [r7, #4]
 800c31c:	f7ff feb4 	bl	800c088 <dir_sdi>
 800c320:	4603      	mov	r3, r0
 800c322:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c324:	7dfb      	ldrb	r3, [r7, #23]
 800c326:	2b00      	cmp	r3, #0
 800c328:	d12b      	bne.n	800c382 <dir_alloc+0x7a>
		n = 0;
 800c32a:	2300      	movs	r3, #0
 800c32c:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	69db      	ldr	r3, [r3, #28]
 800c332:	4619      	mov	r1, r3
 800c334:	68f8      	ldr	r0, [r7, #12]
 800c336:	f7ff fb27 	bl	800b988 <move_window>
 800c33a:	4603      	mov	r3, r0
 800c33c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c33e:	7dfb      	ldrb	r3, [r7, #23]
 800c340:	2b00      	cmp	r3, #0
 800c342:	d11d      	bne.n	800c380 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	6a1b      	ldr	r3, [r3, #32]
 800c348:	781b      	ldrb	r3, [r3, #0]
 800c34a:	2be5      	cmp	r3, #229	; 0xe5
 800c34c:	d004      	beq.n	800c358 <dir_alloc+0x50>
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	6a1b      	ldr	r3, [r3, #32]
 800c352:	781b      	ldrb	r3, [r3, #0]
 800c354:	2b00      	cmp	r3, #0
 800c356:	d107      	bne.n	800c368 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800c358:	693b      	ldr	r3, [r7, #16]
 800c35a:	3301      	adds	r3, #1
 800c35c:	613b      	str	r3, [r7, #16]
 800c35e:	693a      	ldr	r2, [r7, #16]
 800c360:	683b      	ldr	r3, [r7, #0]
 800c362:	429a      	cmp	r2, r3
 800c364:	d102      	bne.n	800c36c <dir_alloc+0x64>
 800c366:	e00c      	b.n	800c382 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800c368:	2300      	movs	r3, #0
 800c36a:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800c36c:	2101      	movs	r1, #1
 800c36e:	6878      	ldr	r0, [r7, #4]
 800c370:	f7ff ff05 	bl	800c17e <dir_next>
 800c374:	4603      	mov	r3, r0
 800c376:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800c378:	7dfb      	ldrb	r3, [r7, #23]
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d0d7      	beq.n	800c32e <dir_alloc+0x26>
 800c37e:	e000      	b.n	800c382 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800c380:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800c382:	7dfb      	ldrb	r3, [r7, #23]
 800c384:	2b04      	cmp	r3, #4
 800c386:	d101      	bne.n	800c38c <dir_alloc+0x84>
 800c388:	2307      	movs	r3, #7
 800c38a:	75fb      	strb	r3, [r7, #23]
	return res;
 800c38c:	7dfb      	ldrb	r3, [r7, #23]
}
 800c38e:	4618      	mov	r0, r3
 800c390:	3718      	adds	r7, #24
 800c392:	46bd      	mov	sp, r7
 800c394:	bd80      	pop	{r7, pc}

0800c396 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800c396:	b580      	push	{r7, lr}
 800c398:	b084      	sub	sp, #16
 800c39a:	af00      	add	r7, sp, #0
 800c39c:	6078      	str	r0, [r7, #4]
 800c39e:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800c3a0:	683b      	ldr	r3, [r7, #0]
 800c3a2:	331a      	adds	r3, #26
 800c3a4:	4618      	mov	r0, r3
 800c3a6:	f7ff f83f 	bl	800b428 <ld_word>
 800c3aa:	4603      	mov	r3, r0
 800c3ac:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	781b      	ldrb	r3, [r3, #0]
 800c3b2:	2b03      	cmp	r3, #3
 800c3b4:	d109      	bne.n	800c3ca <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800c3b6:	683b      	ldr	r3, [r7, #0]
 800c3b8:	3314      	adds	r3, #20
 800c3ba:	4618      	mov	r0, r3
 800c3bc:	f7ff f834 	bl	800b428 <ld_word>
 800c3c0:	4603      	mov	r3, r0
 800c3c2:	041b      	lsls	r3, r3, #16
 800c3c4:	68fa      	ldr	r2, [r7, #12]
 800c3c6:	4313      	orrs	r3, r2
 800c3c8:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800c3ca:	68fb      	ldr	r3, [r7, #12]
}
 800c3cc:	4618      	mov	r0, r3
 800c3ce:	3710      	adds	r7, #16
 800c3d0:	46bd      	mov	sp, r7
 800c3d2:	bd80      	pop	{r7, pc}

0800c3d4 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800c3d4:	b580      	push	{r7, lr}
 800c3d6:	b084      	sub	sp, #16
 800c3d8:	af00      	add	r7, sp, #0
 800c3da:	60f8      	str	r0, [r7, #12]
 800c3dc:	60b9      	str	r1, [r7, #8]
 800c3de:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800c3e0:	68bb      	ldr	r3, [r7, #8]
 800c3e2:	331a      	adds	r3, #26
 800c3e4:	687a      	ldr	r2, [r7, #4]
 800c3e6:	b292      	uxth	r2, r2
 800c3e8:	4611      	mov	r1, r2
 800c3ea:	4618      	mov	r0, r3
 800c3ec:	f7ff f857 	bl	800b49e <st_word>
	if (fs->fs_type == FS_FAT32) {
 800c3f0:	68fb      	ldr	r3, [r7, #12]
 800c3f2:	781b      	ldrb	r3, [r3, #0]
 800c3f4:	2b03      	cmp	r3, #3
 800c3f6:	d109      	bne.n	800c40c <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800c3f8:	68bb      	ldr	r3, [r7, #8]
 800c3fa:	f103 0214 	add.w	r2, r3, #20
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	0c1b      	lsrs	r3, r3, #16
 800c402:	b29b      	uxth	r3, r3
 800c404:	4619      	mov	r1, r3
 800c406:	4610      	mov	r0, r2
 800c408:	f7ff f849 	bl	800b49e <st_word>
	}
}
 800c40c:	bf00      	nop
 800c40e:	3710      	adds	r7, #16
 800c410:	46bd      	mov	sp, r7
 800c412:	bd80      	pop	{r7, pc}

0800c414 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800c414:	b580      	push	{r7, lr}
 800c416:	b086      	sub	sp, #24
 800c418:	af00      	add	r7, sp, #0
 800c41a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800c422:	2100      	movs	r1, #0
 800c424:	6878      	ldr	r0, [r7, #4]
 800c426:	f7ff fe2f 	bl	800c088 <dir_sdi>
 800c42a:	4603      	mov	r3, r0
 800c42c:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800c42e:	7dfb      	ldrb	r3, [r7, #23]
 800c430:	2b00      	cmp	r3, #0
 800c432:	d001      	beq.n	800c438 <dir_find+0x24>
 800c434:	7dfb      	ldrb	r3, [r7, #23]
 800c436:	e03e      	b.n	800c4b6 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	69db      	ldr	r3, [r3, #28]
 800c43c:	4619      	mov	r1, r3
 800c43e:	6938      	ldr	r0, [r7, #16]
 800c440:	f7ff faa2 	bl	800b988 <move_window>
 800c444:	4603      	mov	r3, r0
 800c446:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800c448:	7dfb      	ldrb	r3, [r7, #23]
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d12f      	bne.n	800c4ae <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800c44e:	687b      	ldr	r3, [r7, #4]
 800c450:	6a1b      	ldr	r3, [r3, #32]
 800c452:	781b      	ldrb	r3, [r3, #0]
 800c454:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800c456:	7bfb      	ldrb	r3, [r7, #15]
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d102      	bne.n	800c462 <dir_find+0x4e>
 800c45c:	2304      	movs	r3, #4
 800c45e:	75fb      	strb	r3, [r7, #23]
 800c460:	e028      	b.n	800c4b4 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	6a1b      	ldr	r3, [r3, #32]
 800c466:	330b      	adds	r3, #11
 800c468:	781b      	ldrb	r3, [r3, #0]
 800c46a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c46e:	b2da      	uxtb	r2, r3
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	6a1b      	ldr	r3, [r3, #32]
 800c478:	330b      	adds	r3, #11
 800c47a:	781b      	ldrb	r3, [r3, #0]
 800c47c:	f003 0308 	and.w	r3, r3, #8
 800c480:	2b00      	cmp	r3, #0
 800c482:	d10a      	bne.n	800c49a <dir_find+0x86>
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	6a18      	ldr	r0, [r3, #32]
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	3324      	adds	r3, #36	; 0x24
 800c48c:	220b      	movs	r2, #11
 800c48e:	4619      	mov	r1, r3
 800c490:	f7ff f888 	bl	800b5a4 <mem_cmp>
 800c494:	4603      	mov	r3, r0
 800c496:	2b00      	cmp	r3, #0
 800c498:	d00b      	beq.n	800c4b2 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800c49a:	2100      	movs	r1, #0
 800c49c:	6878      	ldr	r0, [r7, #4]
 800c49e:	f7ff fe6e 	bl	800c17e <dir_next>
 800c4a2:	4603      	mov	r3, r0
 800c4a4:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800c4a6:	7dfb      	ldrb	r3, [r7, #23]
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d0c5      	beq.n	800c438 <dir_find+0x24>
 800c4ac:	e002      	b.n	800c4b4 <dir_find+0xa0>
		if (res != FR_OK) break;
 800c4ae:	bf00      	nop
 800c4b0:	e000      	b.n	800c4b4 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800c4b2:	bf00      	nop

	return res;
 800c4b4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c4b6:	4618      	mov	r0, r3
 800c4b8:	3718      	adds	r7, #24
 800c4ba:	46bd      	mov	sp, r7
 800c4bc:	bd80      	pop	{r7, pc}

0800c4be <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800c4be:	b580      	push	{r7, lr}
 800c4c0:	b084      	sub	sp, #16
 800c4c2:	af00      	add	r7, sp, #0
 800c4c4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800c4cc:	2101      	movs	r1, #1
 800c4ce:	6878      	ldr	r0, [r7, #4]
 800c4d0:	f7ff ff1a 	bl	800c308 <dir_alloc>
 800c4d4:	4603      	mov	r3, r0
 800c4d6:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800c4d8:	7bfb      	ldrb	r3, [r7, #15]
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d11c      	bne.n	800c518 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	69db      	ldr	r3, [r3, #28]
 800c4e2:	4619      	mov	r1, r3
 800c4e4:	68b8      	ldr	r0, [r7, #8]
 800c4e6:	f7ff fa4f 	bl	800b988 <move_window>
 800c4ea:	4603      	mov	r3, r0
 800c4ec:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800c4ee:	7bfb      	ldrb	r3, [r7, #15]
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d111      	bne.n	800c518 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	6a1b      	ldr	r3, [r3, #32]
 800c4f8:	2220      	movs	r2, #32
 800c4fa:	2100      	movs	r1, #0
 800c4fc:	4618      	mov	r0, r3
 800c4fe:	f7ff f836 	bl	800b56e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	6a18      	ldr	r0, [r3, #32]
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	3324      	adds	r3, #36	; 0x24
 800c50a:	220b      	movs	r2, #11
 800c50c:	4619      	mov	r1, r3
 800c50e:	f7ff f80d 	bl	800b52c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800c512:	68bb      	ldr	r3, [r7, #8]
 800c514:	2201      	movs	r2, #1
 800c516:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800c518:	7bfb      	ldrb	r3, [r7, #15]
}
 800c51a:	4618      	mov	r0, r3
 800c51c:	3710      	adds	r7, #16
 800c51e:	46bd      	mov	sp, r7
 800c520:	bd80      	pop	{r7, pc}
	...

0800c524 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800c524:	b580      	push	{r7, lr}
 800c526:	b088      	sub	sp, #32
 800c528:	af00      	add	r7, sp, #0
 800c52a:	6078      	str	r0, [r7, #4]
 800c52c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800c52e:	683b      	ldr	r3, [r7, #0]
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	60fb      	str	r3, [r7, #12]
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	3324      	adds	r3, #36	; 0x24
 800c538:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800c53a:	220b      	movs	r2, #11
 800c53c:	2120      	movs	r1, #32
 800c53e:	68b8      	ldr	r0, [r7, #8]
 800c540:	f7ff f815 	bl	800b56e <mem_set>
	si = i = 0; ni = 8;
 800c544:	2300      	movs	r3, #0
 800c546:	613b      	str	r3, [r7, #16]
 800c548:	693b      	ldr	r3, [r7, #16]
 800c54a:	61fb      	str	r3, [r7, #28]
 800c54c:	2308      	movs	r3, #8
 800c54e:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800c550:	69fb      	ldr	r3, [r7, #28]
 800c552:	1c5a      	adds	r2, r3, #1
 800c554:	61fa      	str	r2, [r7, #28]
 800c556:	68fa      	ldr	r2, [r7, #12]
 800c558:	4413      	add	r3, r2
 800c55a:	781b      	ldrb	r3, [r3, #0]
 800c55c:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800c55e:	7efb      	ldrb	r3, [r7, #27]
 800c560:	2b20      	cmp	r3, #32
 800c562:	d94e      	bls.n	800c602 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800c564:	7efb      	ldrb	r3, [r7, #27]
 800c566:	2b2f      	cmp	r3, #47	; 0x2f
 800c568:	d006      	beq.n	800c578 <create_name+0x54>
 800c56a:	7efb      	ldrb	r3, [r7, #27]
 800c56c:	2b5c      	cmp	r3, #92	; 0x5c
 800c56e:	d110      	bne.n	800c592 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800c570:	e002      	b.n	800c578 <create_name+0x54>
 800c572:	69fb      	ldr	r3, [r7, #28]
 800c574:	3301      	adds	r3, #1
 800c576:	61fb      	str	r3, [r7, #28]
 800c578:	68fa      	ldr	r2, [r7, #12]
 800c57a:	69fb      	ldr	r3, [r7, #28]
 800c57c:	4413      	add	r3, r2
 800c57e:	781b      	ldrb	r3, [r3, #0]
 800c580:	2b2f      	cmp	r3, #47	; 0x2f
 800c582:	d0f6      	beq.n	800c572 <create_name+0x4e>
 800c584:	68fa      	ldr	r2, [r7, #12]
 800c586:	69fb      	ldr	r3, [r7, #28]
 800c588:	4413      	add	r3, r2
 800c58a:	781b      	ldrb	r3, [r3, #0]
 800c58c:	2b5c      	cmp	r3, #92	; 0x5c
 800c58e:	d0f0      	beq.n	800c572 <create_name+0x4e>
			break;
 800c590:	e038      	b.n	800c604 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800c592:	7efb      	ldrb	r3, [r7, #27]
 800c594:	2b2e      	cmp	r3, #46	; 0x2e
 800c596:	d003      	beq.n	800c5a0 <create_name+0x7c>
 800c598:	693a      	ldr	r2, [r7, #16]
 800c59a:	697b      	ldr	r3, [r7, #20]
 800c59c:	429a      	cmp	r2, r3
 800c59e:	d30c      	bcc.n	800c5ba <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800c5a0:	697b      	ldr	r3, [r7, #20]
 800c5a2:	2b0b      	cmp	r3, #11
 800c5a4:	d002      	beq.n	800c5ac <create_name+0x88>
 800c5a6:	7efb      	ldrb	r3, [r7, #27]
 800c5a8:	2b2e      	cmp	r3, #46	; 0x2e
 800c5aa:	d001      	beq.n	800c5b0 <create_name+0x8c>
 800c5ac:	2306      	movs	r3, #6
 800c5ae:	e044      	b.n	800c63a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800c5b0:	2308      	movs	r3, #8
 800c5b2:	613b      	str	r3, [r7, #16]
 800c5b4:	230b      	movs	r3, #11
 800c5b6:	617b      	str	r3, [r7, #20]
			continue;
 800c5b8:	e022      	b.n	800c600 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800c5ba:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800c5be:	2b00      	cmp	r3, #0
 800c5c0:	da04      	bge.n	800c5cc <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800c5c2:	7efb      	ldrb	r3, [r7, #27]
 800c5c4:	3b80      	subs	r3, #128	; 0x80
 800c5c6:	4a1f      	ldr	r2, [pc, #124]	; (800c644 <create_name+0x120>)
 800c5c8:	5cd3      	ldrb	r3, [r2, r3]
 800c5ca:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800c5cc:	7efb      	ldrb	r3, [r7, #27]
 800c5ce:	4619      	mov	r1, r3
 800c5d0:	481d      	ldr	r0, [pc, #116]	; (800c648 <create_name+0x124>)
 800c5d2:	f7ff f80e 	bl	800b5f2 <chk_chr>
 800c5d6:	4603      	mov	r3, r0
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d001      	beq.n	800c5e0 <create_name+0xbc>
 800c5dc:	2306      	movs	r3, #6
 800c5de:	e02c      	b.n	800c63a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800c5e0:	7efb      	ldrb	r3, [r7, #27]
 800c5e2:	2b60      	cmp	r3, #96	; 0x60
 800c5e4:	d905      	bls.n	800c5f2 <create_name+0xce>
 800c5e6:	7efb      	ldrb	r3, [r7, #27]
 800c5e8:	2b7a      	cmp	r3, #122	; 0x7a
 800c5ea:	d802      	bhi.n	800c5f2 <create_name+0xce>
 800c5ec:	7efb      	ldrb	r3, [r7, #27]
 800c5ee:	3b20      	subs	r3, #32
 800c5f0:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800c5f2:	693b      	ldr	r3, [r7, #16]
 800c5f4:	1c5a      	adds	r2, r3, #1
 800c5f6:	613a      	str	r2, [r7, #16]
 800c5f8:	68ba      	ldr	r2, [r7, #8]
 800c5fa:	4413      	add	r3, r2
 800c5fc:	7efa      	ldrb	r2, [r7, #27]
 800c5fe:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800c600:	e7a6      	b.n	800c550 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800c602:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800c604:	68fa      	ldr	r2, [r7, #12]
 800c606:	69fb      	ldr	r3, [r7, #28]
 800c608:	441a      	add	r2, r3
 800c60a:	683b      	ldr	r3, [r7, #0]
 800c60c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800c60e:	693b      	ldr	r3, [r7, #16]
 800c610:	2b00      	cmp	r3, #0
 800c612:	d101      	bne.n	800c618 <create_name+0xf4>
 800c614:	2306      	movs	r3, #6
 800c616:	e010      	b.n	800c63a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800c618:	68bb      	ldr	r3, [r7, #8]
 800c61a:	781b      	ldrb	r3, [r3, #0]
 800c61c:	2be5      	cmp	r3, #229	; 0xe5
 800c61e:	d102      	bne.n	800c626 <create_name+0x102>
 800c620:	68bb      	ldr	r3, [r7, #8]
 800c622:	2205      	movs	r2, #5
 800c624:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800c626:	7efb      	ldrb	r3, [r7, #27]
 800c628:	2b20      	cmp	r3, #32
 800c62a:	d801      	bhi.n	800c630 <create_name+0x10c>
 800c62c:	2204      	movs	r2, #4
 800c62e:	e000      	b.n	800c632 <create_name+0x10e>
 800c630:	2200      	movs	r2, #0
 800c632:	68bb      	ldr	r3, [r7, #8]
 800c634:	330b      	adds	r3, #11
 800c636:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800c638:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800c63a:	4618      	mov	r0, r3
 800c63c:	3720      	adds	r7, #32
 800c63e:	46bd      	mov	sp, r7
 800c640:	bd80      	pop	{r7, pc}
 800c642:	bf00      	nop
 800c644:	080121c8 	.word	0x080121c8
 800c648:	0800f924 	.word	0x0800f924

0800c64c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800c64c:	b580      	push	{r7, lr}
 800c64e:	b086      	sub	sp, #24
 800c650:	af00      	add	r7, sp, #0
 800c652:	6078      	str	r0, [r7, #4]
 800c654:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800c65a:	693b      	ldr	r3, [r7, #16]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800c660:	e002      	b.n	800c668 <follow_path+0x1c>
 800c662:	683b      	ldr	r3, [r7, #0]
 800c664:	3301      	adds	r3, #1
 800c666:	603b      	str	r3, [r7, #0]
 800c668:	683b      	ldr	r3, [r7, #0]
 800c66a:	781b      	ldrb	r3, [r3, #0]
 800c66c:	2b2f      	cmp	r3, #47	; 0x2f
 800c66e:	d0f8      	beq.n	800c662 <follow_path+0x16>
 800c670:	683b      	ldr	r3, [r7, #0]
 800c672:	781b      	ldrb	r3, [r3, #0]
 800c674:	2b5c      	cmp	r3, #92	; 0x5c
 800c676:	d0f4      	beq.n	800c662 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800c678:	693b      	ldr	r3, [r7, #16]
 800c67a:	2200      	movs	r2, #0
 800c67c:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800c67e:	683b      	ldr	r3, [r7, #0]
 800c680:	781b      	ldrb	r3, [r3, #0]
 800c682:	2b1f      	cmp	r3, #31
 800c684:	d80a      	bhi.n	800c69c <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	2280      	movs	r2, #128	; 0x80
 800c68a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800c68e:	2100      	movs	r1, #0
 800c690:	6878      	ldr	r0, [r7, #4]
 800c692:	f7ff fcf9 	bl	800c088 <dir_sdi>
 800c696:	4603      	mov	r3, r0
 800c698:	75fb      	strb	r3, [r7, #23]
 800c69a:	e043      	b.n	800c724 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c69c:	463b      	mov	r3, r7
 800c69e:	4619      	mov	r1, r3
 800c6a0:	6878      	ldr	r0, [r7, #4]
 800c6a2:	f7ff ff3f 	bl	800c524 <create_name>
 800c6a6:	4603      	mov	r3, r0
 800c6a8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c6aa:	7dfb      	ldrb	r3, [r7, #23]
 800c6ac:	2b00      	cmp	r3, #0
 800c6ae:	d134      	bne.n	800c71a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800c6b0:	6878      	ldr	r0, [r7, #4]
 800c6b2:	f7ff feaf 	bl	800c414 <dir_find>
 800c6b6:	4603      	mov	r3, r0
 800c6b8:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800c6c0:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800c6c2:	7dfb      	ldrb	r3, [r7, #23]
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d00a      	beq.n	800c6de <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800c6c8:	7dfb      	ldrb	r3, [r7, #23]
 800c6ca:	2b04      	cmp	r3, #4
 800c6cc:	d127      	bne.n	800c71e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800c6ce:	7afb      	ldrb	r3, [r7, #11]
 800c6d0:	f003 0304 	and.w	r3, r3, #4
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d122      	bne.n	800c71e <follow_path+0xd2>
 800c6d8:	2305      	movs	r3, #5
 800c6da:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800c6dc:	e01f      	b.n	800c71e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c6de:	7afb      	ldrb	r3, [r7, #11]
 800c6e0:	f003 0304 	and.w	r3, r3, #4
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d11c      	bne.n	800c722 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800c6e8:	693b      	ldr	r3, [r7, #16]
 800c6ea:	799b      	ldrb	r3, [r3, #6]
 800c6ec:	f003 0310 	and.w	r3, r3, #16
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d102      	bne.n	800c6fa <follow_path+0xae>
				res = FR_NO_PATH; break;
 800c6f4:	2305      	movs	r3, #5
 800c6f6:	75fb      	strb	r3, [r7, #23]
 800c6f8:	e014      	b.n	800c724 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	695b      	ldr	r3, [r3, #20]
 800c704:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c708:	4413      	add	r3, r2
 800c70a:	4619      	mov	r1, r3
 800c70c:	68f8      	ldr	r0, [r7, #12]
 800c70e:	f7ff fe42 	bl	800c396 <ld_clust>
 800c712:	4602      	mov	r2, r0
 800c714:	693b      	ldr	r3, [r7, #16]
 800c716:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c718:	e7c0      	b.n	800c69c <follow_path+0x50>
			if (res != FR_OK) break;
 800c71a:	bf00      	nop
 800c71c:	e002      	b.n	800c724 <follow_path+0xd8>
				break;
 800c71e:	bf00      	nop
 800c720:	e000      	b.n	800c724 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c722:	bf00      	nop
			}
		}
	}

	return res;
 800c724:	7dfb      	ldrb	r3, [r7, #23]
}
 800c726:	4618      	mov	r0, r3
 800c728:	3718      	adds	r7, #24
 800c72a:	46bd      	mov	sp, r7
 800c72c:	bd80      	pop	{r7, pc}

0800c72e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800c72e:	b480      	push	{r7}
 800c730:	b087      	sub	sp, #28
 800c732:	af00      	add	r7, sp, #0
 800c734:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800c736:	f04f 33ff 	mov.w	r3, #4294967295
 800c73a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800c73c:	687b      	ldr	r3, [r7, #4]
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	2b00      	cmp	r3, #0
 800c742:	d031      	beq.n	800c7a8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	617b      	str	r3, [r7, #20]
 800c74a:	e002      	b.n	800c752 <get_ldnumber+0x24>
 800c74c:	697b      	ldr	r3, [r7, #20]
 800c74e:	3301      	adds	r3, #1
 800c750:	617b      	str	r3, [r7, #20]
 800c752:	697b      	ldr	r3, [r7, #20]
 800c754:	781b      	ldrb	r3, [r3, #0]
 800c756:	2b20      	cmp	r3, #32
 800c758:	d903      	bls.n	800c762 <get_ldnumber+0x34>
 800c75a:	697b      	ldr	r3, [r7, #20]
 800c75c:	781b      	ldrb	r3, [r3, #0]
 800c75e:	2b3a      	cmp	r3, #58	; 0x3a
 800c760:	d1f4      	bne.n	800c74c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800c762:	697b      	ldr	r3, [r7, #20]
 800c764:	781b      	ldrb	r3, [r3, #0]
 800c766:	2b3a      	cmp	r3, #58	; 0x3a
 800c768:	d11c      	bne.n	800c7a4 <get_ldnumber+0x76>
			tp = *path;
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	1c5a      	adds	r2, r3, #1
 800c774:	60fa      	str	r2, [r7, #12]
 800c776:	781b      	ldrb	r3, [r3, #0]
 800c778:	3b30      	subs	r3, #48	; 0x30
 800c77a:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800c77c:	68bb      	ldr	r3, [r7, #8]
 800c77e:	2b09      	cmp	r3, #9
 800c780:	d80e      	bhi.n	800c7a0 <get_ldnumber+0x72>
 800c782:	68fa      	ldr	r2, [r7, #12]
 800c784:	697b      	ldr	r3, [r7, #20]
 800c786:	429a      	cmp	r2, r3
 800c788:	d10a      	bne.n	800c7a0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800c78a:	68bb      	ldr	r3, [r7, #8]
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d107      	bne.n	800c7a0 <get_ldnumber+0x72>
					vol = (int)i;
 800c790:	68bb      	ldr	r3, [r7, #8]
 800c792:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800c794:	697b      	ldr	r3, [r7, #20]
 800c796:	3301      	adds	r3, #1
 800c798:	617b      	str	r3, [r7, #20]
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	697a      	ldr	r2, [r7, #20]
 800c79e:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800c7a0:	693b      	ldr	r3, [r7, #16]
 800c7a2:	e002      	b.n	800c7aa <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800c7a4:	2300      	movs	r3, #0
 800c7a6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800c7a8:	693b      	ldr	r3, [r7, #16]
}
 800c7aa:	4618      	mov	r0, r3
 800c7ac:	371c      	adds	r7, #28
 800c7ae:	46bd      	mov	sp, r7
 800c7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7b4:	4770      	bx	lr
	...

0800c7b8 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800c7b8:	b580      	push	{r7, lr}
 800c7ba:	b082      	sub	sp, #8
 800c7bc:	af00      	add	r7, sp, #0
 800c7be:	6078      	str	r0, [r7, #4]
 800c7c0:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	2200      	movs	r2, #0
 800c7c6:	70da      	strb	r2, [r3, #3]
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	f04f 32ff 	mov.w	r2, #4294967295
 800c7ce:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800c7d0:	6839      	ldr	r1, [r7, #0]
 800c7d2:	6878      	ldr	r0, [r7, #4]
 800c7d4:	f7ff f8d8 	bl	800b988 <move_window>
 800c7d8:	4603      	mov	r3, r0
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d001      	beq.n	800c7e2 <check_fs+0x2a>
 800c7de:	2304      	movs	r3, #4
 800c7e0:	e038      	b.n	800c854 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800c7e2:	687b      	ldr	r3, [r7, #4]
 800c7e4:	3330      	adds	r3, #48	; 0x30
 800c7e6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800c7ea:	4618      	mov	r0, r3
 800c7ec:	f7fe fe1c 	bl	800b428 <ld_word>
 800c7f0:	4603      	mov	r3, r0
 800c7f2:	461a      	mov	r2, r3
 800c7f4:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800c7f8:	429a      	cmp	r2, r3
 800c7fa:	d001      	beq.n	800c800 <check_fs+0x48>
 800c7fc:	2303      	movs	r3, #3
 800c7fe:	e029      	b.n	800c854 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c806:	2be9      	cmp	r3, #233	; 0xe9
 800c808:	d009      	beq.n	800c81e <check_fs+0x66>
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c810:	2beb      	cmp	r3, #235	; 0xeb
 800c812:	d11e      	bne.n	800c852 <check_fs+0x9a>
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800c81a:	2b90      	cmp	r3, #144	; 0x90
 800c81c:	d119      	bne.n	800c852 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	3330      	adds	r3, #48	; 0x30
 800c822:	3336      	adds	r3, #54	; 0x36
 800c824:	4618      	mov	r0, r3
 800c826:	f7fe fe17 	bl	800b458 <ld_dword>
 800c82a:	4603      	mov	r3, r0
 800c82c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800c830:	4a0a      	ldr	r2, [pc, #40]	; (800c85c <check_fs+0xa4>)
 800c832:	4293      	cmp	r3, r2
 800c834:	d101      	bne.n	800c83a <check_fs+0x82>
 800c836:	2300      	movs	r3, #0
 800c838:	e00c      	b.n	800c854 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	3330      	adds	r3, #48	; 0x30
 800c83e:	3352      	adds	r3, #82	; 0x52
 800c840:	4618      	mov	r0, r3
 800c842:	f7fe fe09 	bl	800b458 <ld_dword>
 800c846:	4603      	mov	r3, r0
 800c848:	4a05      	ldr	r2, [pc, #20]	; (800c860 <check_fs+0xa8>)
 800c84a:	4293      	cmp	r3, r2
 800c84c:	d101      	bne.n	800c852 <check_fs+0x9a>
 800c84e:	2300      	movs	r3, #0
 800c850:	e000      	b.n	800c854 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800c852:	2302      	movs	r3, #2
}
 800c854:	4618      	mov	r0, r3
 800c856:	3708      	adds	r7, #8
 800c858:	46bd      	mov	sp, r7
 800c85a:	bd80      	pop	{r7, pc}
 800c85c:	00544146 	.word	0x00544146
 800c860:	33544146 	.word	0x33544146

0800c864 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800c864:	b580      	push	{r7, lr}
 800c866:	b096      	sub	sp, #88	; 0x58
 800c868:	af00      	add	r7, sp, #0
 800c86a:	60f8      	str	r0, [r7, #12]
 800c86c:	60b9      	str	r1, [r7, #8]
 800c86e:	4613      	mov	r3, r2
 800c870:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800c872:	68bb      	ldr	r3, [r7, #8]
 800c874:	2200      	movs	r2, #0
 800c876:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800c878:	68f8      	ldr	r0, [r7, #12]
 800c87a:	f7ff ff58 	bl	800c72e <get_ldnumber>
 800c87e:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800c880:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c882:	2b00      	cmp	r3, #0
 800c884:	da01      	bge.n	800c88a <find_volume+0x26>
 800c886:	230b      	movs	r3, #11
 800c888:	e22d      	b.n	800cce6 <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800c88a:	4aa1      	ldr	r2, [pc, #644]	; (800cb10 <find_volume+0x2ac>)
 800c88c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c88e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c892:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800c894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c896:	2b00      	cmp	r3, #0
 800c898:	d101      	bne.n	800c89e <find_volume+0x3a>
 800c89a:	230c      	movs	r3, #12
 800c89c:	e223      	b.n	800cce6 <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800c89e:	68bb      	ldr	r3, [r7, #8]
 800c8a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c8a2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800c8a4:	79fb      	ldrb	r3, [r7, #7]
 800c8a6:	f023 0301 	bic.w	r3, r3, #1
 800c8aa:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800c8ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8ae:	781b      	ldrb	r3, [r3, #0]
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d01a      	beq.n	800c8ea <find_volume+0x86>
		stat = disk_status(fs->drv);
 800c8b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8b6:	785b      	ldrb	r3, [r3, #1]
 800c8b8:	4618      	mov	r0, r3
 800c8ba:	f7fe fd17 	bl	800b2ec <disk_status>
 800c8be:	4603      	mov	r3, r0
 800c8c0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800c8c4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c8c8:	f003 0301 	and.w	r3, r3, #1
 800c8cc:	2b00      	cmp	r3, #0
 800c8ce:	d10c      	bne.n	800c8ea <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800c8d0:	79fb      	ldrb	r3, [r7, #7]
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d007      	beq.n	800c8e6 <find_volume+0x82>
 800c8d6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c8da:	f003 0304 	and.w	r3, r3, #4
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d001      	beq.n	800c8e6 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800c8e2:	230a      	movs	r3, #10
 800c8e4:	e1ff      	b.n	800cce6 <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800c8e6:	2300      	movs	r3, #0
 800c8e8:	e1fd      	b.n	800cce6 <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800c8ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8ec:	2200      	movs	r2, #0
 800c8ee:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800c8f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c8f2:	b2da      	uxtb	r2, r3
 800c8f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8f6:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800c8f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c8fa:	785b      	ldrb	r3, [r3, #1]
 800c8fc:	4618      	mov	r0, r3
 800c8fe:	f7fe fd0f 	bl	800b320 <disk_initialize>
 800c902:	4603      	mov	r3, r0
 800c904:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800c908:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c90c:	f003 0301 	and.w	r3, r3, #1
 800c910:	2b00      	cmp	r3, #0
 800c912:	d001      	beq.n	800c918 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800c914:	2303      	movs	r3, #3
 800c916:	e1e6      	b.n	800cce6 <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800c918:	79fb      	ldrb	r3, [r7, #7]
 800c91a:	2b00      	cmp	r3, #0
 800c91c:	d007      	beq.n	800c92e <find_volume+0xca>
 800c91e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800c922:	f003 0304 	and.w	r3, r3, #4
 800c926:	2b00      	cmp	r3, #0
 800c928:	d001      	beq.n	800c92e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800c92a:	230a      	movs	r3, #10
 800c92c:	e1db      	b.n	800cce6 <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800c92e:	2300      	movs	r3, #0
 800c930:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800c932:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c934:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c936:	f7ff ff3f 	bl	800c7b8 <check_fs>
 800c93a:	4603      	mov	r3, r0
 800c93c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800c940:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c944:	2b02      	cmp	r3, #2
 800c946:	d149      	bne.n	800c9dc <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c948:	2300      	movs	r3, #0
 800c94a:	643b      	str	r3, [r7, #64]	; 0x40
 800c94c:	e01e      	b.n	800c98c <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800c94e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c950:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800c954:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c956:	011b      	lsls	r3, r3, #4
 800c958:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800c95c:	4413      	add	r3, r2
 800c95e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800c960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c962:	3304      	adds	r3, #4
 800c964:	781b      	ldrb	r3, [r3, #0]
 800c966:	2b00      	cmp	r3, #0
 800c968:	d006      	beq.n	800c978 <find_volume+0x114>
 800c96a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c96c:	3308      	adds	r3, #8
 800c96e:	4618      	mov	r0, r3
 800c970:	f7fe fd72 	bl	800b458 <ld_dword>
 800c974:	4602      	mov	r2, r0
 800c976:	e000      	b.n	800c97a <find_volume+0x116>
 800c978:	2200      	movs	r2, #0
 800c97a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c97c:	009b      	lsls	r3, r3, #2
 800c97e:	3358      	adds	r3, #88	; 0x58
 800c980:	443b      	add	r3, r7
 800c982:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c986:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c988:	3301      	adds	r3, #1
 800c98a:	643b      	str	r3, [r7, #64]	; 0x40
 800c98c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c98e:	2b03      	cmp	r3, #3
 800c990:	d9dd      	bls.n	800c94e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800c992:	2300      	movs	r3, #0
 800c994:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800c996:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c998:	2b00      	cmp	r3, #0
 800c99a:	d002      	beq.n	800c9a2 <find_volume+0x13e>
 800c99c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c99e:	3b01      	subs	r3, #1
 800c9a0:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800c9a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c9a4:	009b      	lsls	r3, r3, #2
 800c9a6:	3358      	adds	r3, #88	; 0x58
 800c9a8:	443b      	add	r3, r7
 800c9aa:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800c9ae:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800c9b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d005      	beq.n	800c9c2 <find_volume+0x15e>
 800c9b6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800c9b8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800c9ba:	f7ff fefd 	bl	800c7b8 <check_fs>
 800c9be:	4603      	mov	r3, r0
 800c9c0:	e000      	b.n	800c9c4 <find_volume+0x160>
 800c9c2:	2303      	movs	r3, #3
 800c9c4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800c9c8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c9cc:	2b01      	cmp	r3, #1
 800c9ce:	d905      	bls.n	800c9dc <find_volume+0x178>
 800c9d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c9d2:	3301      	adds	r3, #1
 800c9d4:	643b      	str	r3, [r7, #64]	; 0x40
 800c9d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c9d8:	2b03      	cmp	r3, #3
 800c9da:	d9e2      	bls.n	800c9a2 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800c9dc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c9e0:	2b04      	cmp	r3, #4
 800c9e2:	d101      	bne.n	800c9e8 <find_volume+0x184>
 800c9e4:	2301      	movs	r3, #1
 800c9e6:	e17e      	b.n	800cce6 <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800c9e8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800c9ec:	2b01      	cmp	r3, #1
 800c9ee:	d901      	bls.n	800c9f4 <find_volume+0x190>
 800c9f0:	230d      	movs	r3, #13
 800c9f2:	e178      	b.n	800cce6 <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800c9f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c9f6:	3330      	adds	r3, #48	; 0x30
 800c9f8:	330b      	adds	r3, #11
 800c9fa:	4618      	mov	r0, r3
 800c9fc:	f7fe fd14 	bl	800b428 <ld_word>
 800ca00:	4603      	mov	r3, r0
 800ca02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ca06:	d001      	beq.n	800ca0c <find_volume+0x1a8>
 800ca08:	230d      	movs	r3, #13
 800ca0a:	e16c      	b.n	800cce6 <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800ca0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca0e:	3330      	adds	r3, #48	; 0x30
 800ca10:	3316      	adds	r3, #22
 800ca12:	4618      	mov	r0, r3
 800ca14:	f7fe fd08 	bl	800b428 <ld_word>
 800ca18:	4603      	mov	r3, r0
 800ca1a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800ca1c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d106      	bne.n	800ca30 <find_volume+0x1cc>
 800ca22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca24:	3330      	adds	r3, #48	; 0x30
 800ca26:	3324      	adds	r3, #36	; 0x24
 800ca28:	4618      	mov	r0, r3
 800ca2a:	f7fe fd15 	bl	800b458 <ld_dword>
 800ca2e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800ca30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca32:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ca34:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800ca36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca38:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 800ca3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca3e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800ca40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca42:	789b      	ldrb	r3, [r3, #2]
 800ca44:	2b01      	cmp	r3, #1
 800ca46:	d005      	beq.n	800ca54 <find_volume+0x1f0>
 800ca48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca4a:	789b      	ldrb	r3, [r3, #2]
 800ca4c:	2b02      	cmp	r3, #2
 800ca4e:	d001      	beq.n	800ca54 <find_volume+0x1f0>
 800ca50:	230d      	movs	r3, #13
 800ca52:	e148      	b.n	800cce6 <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800ca54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca56:	789b      	ldrb	r3, [r3, #2]
 800ca58:	461a      	mov	r2, r3
 800ca5a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ca5c:	fb02 f303 	mul.w	r3, r2, r3
 800ca60:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800ca62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ca68:	b29a      	uxth	r2, r3
 800ca6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca6c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800ca6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca70:	895b      	ldrh	r3, [r3, #10]
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	d008      	beq.n	800ca88 <find_volume+0x224>
 800ca76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca78:	895b      	ldrh	r3, [r3, #10]
 800ca7a:	461a      	mov	r2, r3
 800ca7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca7e:	895b      	ldrh	r3, [r3, #10]
 800ca80:	3b01      	subs	r3, #1
 800ca82:	4013      	ands	r3, r2
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d001      	beq.n	800ca8c <find_volume+0x228>
 800ca88:	230d      	movs	r3, #13
 800ca8a:	e12c      	b.n	800cce6 <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800ca8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca8e:	3330      	adds	r3, #48	; 0x30
 800ca90:	3311      	adds	r3, #17
 800ca92:	4618      	mov	r0, r3
 800ca94:	f7fe fcc8 	bl	800b428 <ld_word>
 800ca98:	4603      	mov	r3, r0
 800ca9a:	461a      	mov	r2, r3
 800ca9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca9e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800caa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800caa2:	891b      	ldrh	r3, [r3, #8]
 800caa4:	f003 030f 	and.w	r3, r3, #15
 800caa8:	b29b      	uxth	r3, r3
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d001      	beq.n	800cab2 <find_volume+0x24e>
 800caae:	230d      	movs	r3, #13
 800cab0:	e119      	b.n	800cce6 <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800cab2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cab4:	3330      	adds	r3, #48	; 0x30
 800cab6:	3313      	adds	r3, #19
 800cab8:	4618      	mov	r0, r3
 800caba:	f7fe fcb5 	bl	800b428 <ld_word>
 800cabe:	4603      	mov	r3, r0
 800cac0:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800cac2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d106      	bne.n	800cad6 <find_volume+0x272>
 800cac8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800caca:	3330      	adds	r3, #48	; 0x30
 800cacc:	3320      	adds	r3, #32
 800cace:	4618      	mov	r0, r3
 800cad0:	f7fe fcc2 	bl	800b458 <ld_dword>
 800cad4:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800cad6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cad8:	3330      	adds	r3, #48	; 0x30
 800cada:	330e      	adds	r3, #14
 800cadc:	4618      	mov	r0, r3
 800cade:	f7fe fca3 	bl	800b428 <ld_word>
 800cae2:	4603      	mov	r3, r0
 800cae4:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800cae6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800cae8:	2b00      	cmp	r3, #0
 800caea:	d101      	bne.n	800caf0 <find_volume+0x28c>
 800caec:	230d      	movs	r3, #13
 800caee:	e0fa      	b.n	800cce6 <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800caf0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800caf2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800caf4:	4413      	add	r3, r2
 800caf6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800caf8:	8912      	ldrh	r2, [r2, #8]
 800cafa:	0912      	lsrs	r2, r2, #4
 800cafc:	b292      	uxth	r2, r2
 800cafe:	4413      	add	r3, r2
 800cb00:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800cb02:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cb04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb06:	429a      	cmp	r2, r3
 800cb08:	d204      	bcs.n	800cb14 <find_volume+0x2b0>
 800cb0a:	230d      	movs	r3, #13
 800cb0c:	e0eb      	b.n	800cce6 <find_volume+0x482>
 800cb0e:	bf00      	nop
 800cb10:	20000860 	.word	0x20000860
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800cb14:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cb16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb18:	1ad3      	subs	r3, r2, r3
 800cb1a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cb1c:	8952      	ldrh	r2, [r2, #10]
 800cb1e:	fbb3 f3f2 	udiv	r3, r3, r2
 800cb22:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800cb24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d101      	bne.n	800cb2e <find_volume+0x2ca>
 800cb2a:	230d      	movs	r3, #13
 800cb2c:	e0db      	b.n	800cce6 <find_volume+0x482>
		fmt = FS_FAT32;
 800cb2e:	2303      	movs	r3, #3
 800cb30:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800cb34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb36:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800cb3a:	4293      	cmp	r3, r2
 800cb3c:	d802      	bhi.n	800cb44 <find_volume+0x2e0>
 800cb3e:	2302      	movs	r3, #2
 800cb40:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800cb44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb46:	f640 72f5 	movw	r2, #4085	; 0xff5
 800cb4a:	4293      	cmp	r3, r2
 800cb4c:	d802      	bhi.n	800cb54 <find_volume+0x2f0>
 800cb4e:	2301      	movs	r3, #1
 800cb50:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800cb54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cb56:	1c9a      	adds	r2, r3, #2
 800cb58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb5a:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800cb5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb5e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800cb60:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800cb62:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800cb64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cb66:	441a      	add	r2, r3
 800cb68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb6a:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800cb6c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800cb6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cb70:	441a      	add	r2, r3
 800cb72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb74:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 800cb76:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800cb7a:	2b03      	cmp	r3, #3
 800cb7c:	d11e      	bne.n	800cbbc <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800cb7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb80:	3330      	adds	r3, #48	; 0x30
 800cb82:	332a      	adds	r3, #42	; 0x2a
 800cb84:	4618      	mov	r0, r3
 800cb86:	f7fe fc4f 	bl	800b428 <ld_word>
 800cb8a:	4603      	mov	r3, r0
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d001      	beq.n	800cb94 <find_volume+0x330>
 800cb90:	230d      	movs	r3, #13
 800cb92:	e0a8      	b.n	800cce6 <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800cb94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cb96:	891b      	ldrh	r3, [r3, #8]
 800cb98:	2b00      	cmp	r3, #0
 800cb9a:	d001      	beq.n	800cba0 <find_volume+0x33c>
 800cb9c:	230d      	movs	r3, #13
 800cb9e:	e0a2      	b.n	800cce6 <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800cba0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cba2:	3330      	adds	r3, #48	; 0x30
 800cba4:	332c      	adds	r3, #44	; 0x2c
 800cba6:	4618      	mov	r0, r3
 800cba8:	f7fe fc56 	bl	800b458 <ld_dword>
 800cbac:	4602      	mov	r2, r0
 800cbae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbb0:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800cbb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbb4:	695b      	ldr	r3, [r3, #20]
 800cbb6:	009b      	lsls	r3, r3, #2
 800cbb8:	647b      	str	r3, [r7, #68]	; 0x44
 800cbba:	e01f      	b.n	800cbfc <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800cbbc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbbe:	891b      	ldrh	r3, [r3, #8]
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d101      	bne.n	800cbc8 <find_volume+0x364>
 800cbc4:	230d      	movs	r3, #13
 800cbc6:	e08e      	b.n	800cce6 <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800cbc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbca:	6a1a      	ldr	r2, [r3, #32]
 800cbcc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cbce:	441a      	add	r2, r3
 800cbd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbd2:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800cbd4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800cbd8:	2b02      	cmp	r3, #2
 800cbda:	d103      	bne.n	800cbe4 <find_volume+0x380>
 800cbdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbde:	695b      	ldr	r3, [r3, #20]
 800cbe0:	005b      	lsls	r3, r3, #1
 800cbe2:	e00a      	b.n	800cbfa <find_volume+0x396>
 800cbe4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbe6:	695a      	ldr	r2, [r3, #20]
 800cbe8:	4613      	mov	r3, r2
 800cbea:	005b      	lsls	r3, r3, #1
 800cbec:	4413      	add	r3, r2
 800cbee:	085a      	lsrs	r2, r3, #1
 800cbf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbf2:	695b      	ldr	r3, [r3, #20]
 800cbf4:	f003 0301 	and.w	r3, r3, #1
 800cbf8:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800cbfa:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800cbfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbfe:	699a      	ldr	r2, [r3, #24]
 800cc00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800cc02:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800cc06:	0a5b      	lsrs	r3, r3, #9
 800cc08:	429a      	cmp	r2, r3
 800cc0a:	d201      	bcs.n	800cc10 <find_volume+0x3ac>
 800cc0c:	230d      	movs	r3, #13
 800cc0e:	e06a      	b.n	800cce6 <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800cc10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc12:	f04f 32ff 	mov.w	r2, #4294967295
 800cc16:	611a      	str	r2, [r3, #16]
 800cc18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc1a:	691a      	ldr	r2, [r3, #16]
 800cc1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc1e:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800cc20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc22:	2280      	movs	r2, #128	; 0x80
 800cc24:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800cc26:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800cc2a:	2b03      	cmp	r3, #3
 800cc2c:	d149      	bne.n	800ccc2 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800cc2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc30:	3330      	adds	r3, #48	; 0x30
 800cc32:	3330      	adds	r3, #48	; 0x30
 800cc34:	4618      	mov	r0, r3
 800cc36:	f7fe fbf7 	bl	800b428 <ld_word>
 800cc3a:	4603      	mov	r3, r0
 800cc3c:	2b01      	cmp	r3, #1
 800cc3e:	d140      	bne.n	800ccc2 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800cc40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cc42:	3301      	adds	r3, #1
 800cc44:	4619      	mov	r1, r3
 800cc46:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800cc48:	f7fe fe9e 	bl	800b988 <move_window>
 800cc4c:	4603      	mov	r3, r0
 800cc4e:	2b00      	cmp	r3, #0
 800cc50:	d137      	bne.n	800ccc2 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800cc52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc54:	2200      	movs	r2, #0
 800cc56:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800cc58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc5a:	3330      	adds	r3, #48	; 0x30
 800cc5c:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800cc60:	4618      	mov	r0, r3
 800cc62:	f7fe fbe1 	bl	800b428 <ld_word>
 800cc66:	4603      	mov	r3, r0
 800cc68:	461a      	mov	r2, r3
 800cc6a:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800cc6e:	429a      	cmp	r2, r3
 800cc70:	d127      	bne.n	800ccc2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800cc72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc74:	3330      	adds	r3, #48	; 0x30
 800cc76:	4618      	mov	r0, r3
 800cc78:	f7fe fbee 	bl	800b458 <ld_dword>
 800cc7c:	4603      	mov	r3, r0
 800cc7e:	4a1c      	ldr	r2, [pc, #112]	; (800ccf0 <find_volume+0x48c>)
 800cc80:	4293      	cmp	r3, r2
 800cc82:	d11e      	bne.n	800ccc2 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800cc84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc86:	3330      	adds	r3, #48	; 0x30
 800cc88:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800cc8c:	4618      	mov	r0, r3
 800cc8e:	f7fe fbe3 	bl	800b458 <ld_dword>
 800cc92:	4603      	mov	r3, r0
 800cc94:	4a17      	ldr	r2, [pc, #92]	; (800ccf4 <find_volume+0x490>)
 800cc96:	4293      	cmp	r3, r2
 800cc98:	d113      	bne.n	800ccc2 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800cc9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc9c:	3330      	adds	r3, #48	; 0x30
 800cc9e:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800cca2:	4618      	mov	r0, r3
 800cca4:	f7fe fbd8 	bl	800b458 <ld_dword>
 800cca8:	4602      	mov	r2, r0
 800ccaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ccac:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800ccae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ccb0:	3330      	adds	r3, #48	; 0x30
 800ccb2:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800ccb6:	4618      	mov	r0, r3
 800ccb8:	f7fe fbce 	bl	800b458 <ld_dword>
 800ccbc:	4602      	mov	r2, r0
 800ccbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ccc0:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800ccc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ccc4:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800ccc8:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800ccca:	4b0b      	ldr	r3, [pc, #44]	; (800ccf8 <find_volume+0x494>)
 800cccc:	881b      	ldrh	r3, [r3, #0]
 800ccce:	3301      	adds	r3, #1
 800ccd0:	b29a      	uxth	r2, r3
 800ccd2:	4b09      	ldr	r3, [pc, #36]	; (800ccf8 <find_volume+0x494>)
 800ccd4:	801a      	strh	r2, [r3, #0]
 800ccd6:	4b08      	ldr	r3, [pc, #32]	; (800ccf8 <find_volume+0x494>)
 800ccd8:	881a      	ldrh	r2, [r3, #0]
 800ccda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ccdc:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800ccde:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800cce0:	f7fe fdea 	bl	800b8b8 <clear_lock>
#endif
	return FR_OK;
 800cce4:	2300      	movs	r3, #0
}
 800cce6:	4618      	mov	r0, r3
 800cce8:	3758      	adds	r7, #88	; 0x58
 800ccea:	46bd      	mov	sp, r7
 800ccec:	bd80      	pop	{r7, pc}
 800ccee:	bf00      	nop
 800ccf0:	41615252 	.word	0x41615252
 800ccf4:	61417272 	.word	0x61417272
 800ccf8:	20000864 	.word	0x20000864

0800ccfc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800ccfc:	b580      	push	{r7, lr}
 800ccfe:	b084      	sub	sp, #16
 800cd00:	af00      	add	r7, sp, #0
 800cd02:	6078      	str	r0, [r7, #4]
 800cd04:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800cd06:	2309      	movs	r3, #9
 800cd08:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	2b00      	cmp	r3, #0
 800cd0e:	d01c      	beq.n	800cd4a <validate+0x4e>
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	681b      	ldr	r3, [r3, #0]
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	d018      	beq.n	800cd4a <validate+0x4e>
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	781b      	ldrb	r3, [r3, #0]
 800cd1e:	2b00      	cmp	r3, #0
 800cd20:	d013      	beq.n	800cd4a <validate+0x4e>
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	889a      	ldrh	r2, [r3, #4]
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	681b      	ldr	r3, [r3, #0]
 800cd2a:	88db      	ldrh	r3, [r3, #6]
 800cd2c:	429a      	cmp	r2, r3
 800cd2e:	d10c      	bne.n	800cd4a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	785b      	ldrb	r3, [r3, #1]
 800cd36:	4618      	mov	r0, r3
 800cd38:	f7fe fad8 	bl	800b2ec <disk_status>
 800cd3c:	4603      	mov	r3, r0
 800cd3e:	f003 0301 	and.w	r3, r3, #1
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d101      	bne.n	800cd4a <validate+0x4e>
			res = FR_OK;
 800cd46:	2300      	movs	r3, #0
 800cd48:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800cd4a:	7bfb      	ldrb	r3, [r7, #15]
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d102      	bne.n	800cd56 <validate+0x5a>
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	e000      	b.n	800cd58 <validate+0x5c>
 800cd56:	2300      	movs	r3, #0
 800cd58:	683a      	ldr	r2, [r7, #0]
 800cd5a:	6013      	str	r3, [r2, #0]
	return res;
 800cd5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd5e:	4618      	mov	r0, r3
 800cd60:	3710      	adds	r7, #16
 800cd62:	46bd      	mov	sp, r7
 800cd64:	bd80      	pop	{r7, pc}
	...

0800cd68 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800cd68:	b580      	push	{r7, lr}
 800cd6a:	b088      	sub	sp, #32
 800cd6c:	af00      	add	r7, sp, #0
 800cd6e:	60f8      	str	r0, [r7, #12]
 800cd70:	60b9      	str	r1, [r7, #8]
 800cd72:	4613      	mov	r3, r2
 800cd74:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800cd76:	68bb      	ldr	r3, [r7, #8]
 800cd78:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800cd7a:	f107 0310 	add.w	r3, r7, #16
 800cd7e:	4618      	mov	r0, r3
 800cd80:	f7ff fcd5 	bl	800c72e <get_ldnumber>
 800cd84:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800cd86:	69fb      	ldr	r3, [r7, #28]
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	da01      	bge.n	800cd90 <f_mount+0x28>
 800cd8c:	230b      	movs	r3, #11
 800cd8e:	e02b      	b.n	800cde8 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800cd90:	4a17      	ldr	r2, [pc, #92]	; (800cdf0 <f_mount+0x88>)
 800cd92:	69fb      	ldr	r3, [r7, #28]
 800cd94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cd98:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800cd9a:	69bb      	ldr	r3, [r7, #24]
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d005      	beq.n	800cdac <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800cda0:	69b8      	ldr	r0, [r7, #24]
 800cda2:	f7fe fd89 	bl	800b8b8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800cda6:	69bb      	ldr	r3, [r7, #24]
 800cda8:	2200      	movs	r2, #0
 800cdaa:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d002      	beq.n	800cdb8 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	2200      	movs	r2, #0
 800cdb6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800cdb8:	68fa      	ldr	r2, [r7, #12]
 800cdba:	490d      	ldr	r1, [pc, #52]	; (800cdf0 <f_mount+0x88>)
 800cdbc:	69fb      	ldr	r3, [r7, #28]
 800cdbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800cdc2:	68fb      	ldr	r3, [r7, #12]
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	d002      	beq.n	800cdce <f_mount+0x66>
 800cdc8:	79fb      	ldrb	r3, [r7, #7]
 800cdca:	2b01      	cmp	r3, #1
 800cdcc:	d001      	beq.n	800cdd2 <f_mount+0x6a>
 800cdce:	2300      	movs	r3, #0
 800cdd0:	e00a      	b.n	800cde8 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800cdd2:	f107 010c 	add.w	r1, r7, #12
 800cdd6:	f107 0308 	add.w	r3, r7, #8
 800cdda:	2200      	movs	r2, #0
 800cddc:	4618      	mov	r0, r3
 800cdde:	f7ff fd41 	bl	800c864 <find_volume>
 800cde2:	4603      	mov	r3, r0
 800cde4:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800cde6:	7dfb      	ldrb	r3, [r7, #23]
}
 800cde8:	4618      	mov	r0, r3
 800cdea:	3720      	adds	r7, #32
 800cdec:	46bd      	mov	sp, r7
 800cdee:	bd80      	pop	{r7, pc}
 800cdf0:	20000860 	.word	0x20000860

0800cdf4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800cdf4:	b580      	push	{r7, lr}
 800cdf6:	b098      	sub	sp, #96	; 0x60
 800cdf8:	af00      	add	r7, sp, #0
 800cdfa:	60f8      	str	r0, [r7, #12]
 800cdfc:	60b9      	str	r1, [r7, #8]
 800cdfe:	4613      	mov	r3, r2
 800ce00:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d101      	bne.n	800ce0c <f_open+0x18>
 800ce08:	2309      	movs	r3, #9
 800ce0a:	e1ad      	b.n	800d168 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800ce0c:	79fb      	ldrb	r3, [r7, #7]
 800ce0e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ce12:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800ce14:	79fa      	ldrb	r2, [r7, #7]
 800ce16:	f107 0110 	add.w	r1, r7, #16
 800ce1a:	f107 0308 	add.w	r3, r7, #8
 800ce1e:	4618      	mov	r0, r3
 800ce20:	f7ff fd20 	bl	800c864 <find_volume>
 800ce24:	4603      	mov	r3, r0
 800ce26:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800ce2a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	f040 8191 	bne.w	800d156 <f_open+0x362>
		dj.obj.fs = fs;
 800ce34:	693b      	ldr	r3, [r7, #16]
 800ce36:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800ce38:	68ba      	ldr	r2, [r7, #8]
 800ce3a:	f107 0314 	add.w	r3, r7, #20
 800ce3e:	4611      	mov	r1, r2
 800ce40:	4618      	mov	r0, r3
 800ce42:	f7ff fc03 	bl	800c64c <follow_path>
 800ce46:	4603      	mov	r3, r0
 800ce48:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800ce4c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d11a      	bne.n	800ce8a <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800ce54:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800ce58:	b25b      	sxtb	r3, r3
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	da03      	bge.n	800ce66 <f_open+0x72>
				res = FR_INVALID_NAME;
 800ce5e:	2306      	movs	r3, #6
 800ce60:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800ce64:	e011      	b.n	800ce8a <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ce66:	79fb      	ldrb	r3, [r7, #7]
 800ce68:	f023 0301 	bic.w	r3, r3, #1
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	bf14      	ite	ne
 800ce70:	2301      	movne	r3, #1
 800ce72:	2300      	moveq	r3, #0
 800ce74:	b2db      	uxtb	r3, r3
 800ce76:	461a      	mov	r2, r3
 800ce78:	f107 0314 	add.w	r3, r7, #20
 800ce7c:	4611      	mov	r1, r2
 800ce7e:	4618      	mov	r0, r3
 800ce80:	f7fe fbd2 	bl	800b628 <chk_lock>
 800ce84:	4603      	mov	r3, r0
 800ce86:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800ce8a:	79fb      	ldrb	r3, [r7, #7]
 800ce8c:	f003 031c 	and.w	r3, r3, #28
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	d07f      	beq.n	800cf94 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800ce94:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d017      	beq.n	800cecc <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800ce9c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cea0:	2b04      	cmp	r3, #4
 800cea2:	d10e      	bne.n	800cec2 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800cea4:	f7fe fc1c 	bl	800b6e0 <enq_lock>
 800cea8:	4603      	mov	r3, r0
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d006      	beq.n	800cebc <f_open+0xc8>
 800ceae:	f107 0314 	add.w	r3, r7, #20
 800ceb2:	4618      	mov	r0, r3
 800ceb4:	f7ff fb03 	bl	800c4be <dir_register>
 800ceb8:	4603      	mov	r3, r0
 800ceba:	e000      	b.n	800cebe <f_open+0xca>
 800cebc:	2312      	movs	r3, #18
 800cebe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800cec2:	79fb      	ldrb	r3, [r7, #7]
 800cec4:	f043 0308 	orr.w	r3, r3, #8
 800cec8:	71fb      	strb	r3, [r7, #7]
 800ceca:	e010      	b.n	800ceee <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800cecc:	7ebb      	ldrb	r3, [r7, #26]
 800cece:	f003 0311 	and.w	r3, r3, #17
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d003      	beq.n	800cede <f_open+0xea>
					res = FR_DENIED;
 800ced6:	2307      	movs	r3, #7
 800ced8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800cedc:	e007      	b.n	800ceee <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800cede:	79fb      	ldrb	r3, [r7, #7]
 800cee0:	f003 0304 	and.w	r3, r3, #4
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	d002      	beq.n	800ceee <f_open+0xfa>
 800cee8:	2308      	movs	r3, #8
 800ceea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800ceee:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d168      	bne.n	800cfc8 <f_open+0x1d4>
 800cef6:	79fb      	ldrb	r3, [r7, #7]
 800cef8:	f003 0308 	and.w	r3, r3, #8
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d063      	beq.n	800cfc8 <f_open+0x1d4>
				dw = GET_FATTIME();
 800cf00:	f7fb ff88 	bl	8008e14 <get_fattime>
 800cf04:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800cf06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf08:	330e      	adds	r3, #14
 800cf0a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800cf0c:	4618      	mov	r0, r3
 800cf0e:	f7fe fae1 	bl	800b4d4 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800cf12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf14:	3316      	adds	r3, #22
 800cf16:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800cf18:	4618      	mov	r0, r3
 800cf1a:	f7fe fadb 	bl	800b4d4 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800cf1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf20:	330b      	adds	r3, #11
 800cf22:	2220      	movs	r2, #32
 800cf24:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800cf26:	693b      	ldr	r3, [r7, #16]
 800cf28:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cf2a:	4611      	mov	r1, r2
 800cf2c:	4618      	mov	r0, r3
 800cf2e:	f7ff fa32 	bl	800c396 <ld_clust>
 800cf32:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800cf34:	693b      	ldr	r3, [r7, #16]
 800cf36:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800cf38:	2200      	movs	r2, #0
 800cf3a:	4618      	mov	r0, r3
 800cf3c:	f7ff fa4a 	bl	800c3d4 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800cf40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf42:	331c      	adds	r3, #28
 800cf44:	2100      	movs	r1, #0
 800cf46:	4618      	mov	r0, r3
 800cf48:	f7fe fac4 	bl	800b4d4 <st_dword>
					fs->wflag = 1;
 800cf4c:	693b      	ldr	r3, [r7, #16]
 800cf4e:	2201      	movs	r2, #1
 800cf50:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800cf52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d037      	beq.n	800cfc8 <f_open+0x1d4>
						dw = fs->winsect;
 800cf58:	693b      	ldr	r3, [r7, #16]
 800cf5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf5c:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800cf5e:	f107 0314 	add.w	r3, r7, #20
 800cf62:	2200      	movs	r2, #0
 800cf64:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800cf66:	4618      	mov	r0, r3
 800cf68:	f7fe ff5d 	bl	800be26 <remove_chain>
 800cf6c:	4603      	mov	r3, r0
 800cf6e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800cf72:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d126      	bne.n	800cfc8 <f_open+0x1d4>
							res = move_window(fs, dw);
 800cf7a:	693b      	ldr	r3, [r7, #16]
 800cf7c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800cf7e:	4618      	mov	r0, r3
 800cf80:	f7fe fd02 	bl	800b988 <move_window>
 800cf84:	4603      	mov	r3, r0
 800cf86:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800cf8a:	693b      	ldr	r3, [r7, #16]
 800cf8c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800cf8e:	3a01      	subs	r2, #1
 800cf90:	60da      	str	r2, [r3, #12]
 800cf92:	e019      	b.n	800cfc8 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800cf94:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d115      	bne.n	800cfc8 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800cf9c:	7ebb      	ldrb	r3, [r7, #26]
 800cf9e:	f003 0310 	and.w	r3, r3, #16
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d003      	beq.n	800cfae <f_open+0x1ba>
					res = FR_NO_FILE;
 800cfa6:	2304      	movs	r3, #4
 800cfa8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800cfac:	e00c      	b.n	800cfc8 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800cfae:	79fb      	ldrb	r3, [r7, #7]
 800cfb0:	f003 0302 	and.w	r3, r3, #2
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d007      	beq.n	800cfc8 <f_open+0x1d4>
 800cfb8:	7ebb      	ldrb	r3, [r7, #26]
 800cfba:	f003 0301 	and.w	r3, r3, #1
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d002      	beq.n	800cfc8 <f_open+0x1d4>
						res = FR_DENIED;
 800cfc2:	2307      	movs	r3, #7
 800cfc4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800cfc8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800cfcc:	2b00      	cmp	r3, #0
 800cfce:	d128      	bne.n	800d022 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800cfd0:	79fb      	ldrb	r3, [r7, #7]
 800cfd2:	f003 0308 	and.w	r3, r3, #8
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d003      	beq.n	800cfe2 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800cfda:	79fb      	ldrb	r3, [r7, #7]
 800cfdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cfe0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800cfe2:	693b      	ldr	r3, [r7, #16]
 800cfe4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cfe6:	68fb      	ldr	r3, [r7, #12]
 800cfe8:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800cfea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cfec:	68fb      	ldr	r3, [r7, #12]
 800cfee:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800cff0:	79fb      	ldrb	r3, [r7, #7]
 800cff2:	f023 0301 	bic.w	r3, r3, #1
 800cff6:	2b00      	cmp	r3, #0
 800cff8:	bf14      	ite	ne
 800cffa:	2301      	movne	r3, #1
 800cffc:	2300      	moveq	r3, #0
 800cffe:	b2db      	uxtb	r3, r3
 800d000:	461a      	mov	r2, r3
 800d002:	f107 0314 	add.w	r3, r7, #20
 800d006:	4611      	mov	r1, r2
 800d008:	4618      	mov	r0, r3
 800d00a:	f7fe fb8b 	bl	800b724 <inc_lock>
 800d00e:	4602      	mov	r2, r0
 800d010:	68fb      	ldr	r3, [r7, #12]
 800d012:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	691b      	ldr	r3, [r3, #16]
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d102      	bne.n	800d022 <f_open+0x22e>
 800d01c:	2302      	movs	r3, #2
 800d01e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800d022:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d026:	2b00      	cmp	r3, #0
 800d028:	f040 8095 	bne.w	800d156 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800d02c:	693b      	ldr	r3, [r7, #16]
 800d02e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d030:	4611      	mov	r1, r2
 800d032:	4618      	mov	r0, r3
 800d034:	f7ff f9af 	bl	800c396 <ld_clust>
 800d038:	4602      	mov	r2, r0
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800d03e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d040:	331c      	adds	r3, #28
 800d042:	4618      	mov	r0, r3
 800d044:	f7fe fa08 	bl	800b458 <ld_dword>
 800d048:	4602      	mov	r2, r0
 800d04a:	68fb      	ldr	r3, [r7, #12]
 800d04c:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	2200      	movs	r2, #0
 800d052:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800d054:	693a      	ldr	r2, [r7, #16]
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800d05a:	693b      	ldr	r3, [r7, #16]
 800d05c:	88da      	ldrh	r2, [r3, #6]
 800d05e:	68fb      	ldr	r3, [r7, #12]
 800d060:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	79fa      	ldrb	r2, [r7, #7]
 800d066:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800d068:	68fb      	ldr	r3, [r7, #12]
 800d06a:	2200      	movs	r2, #0
 800d06c:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	2200      	movs	r2, #0
 800d072:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	2200      	movs	r2, #0
 800d078:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800d07a:	68fb      	ldr	r3, [r7, #12]
 800d07c:	3330      	adds	r3, #48	; 0x30
 800d07e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d082:	2100      	movs	r1, #0
 800d084:	4618      	mov	r0, r3
 800d086:	f7fe fa72 	bl	800b56e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800d08a:	79fb      	ldrb	r3, [r7, #7]
 800d08c:	f003 0320 	and.w	r3, r3, #32
 800d090:	2b00      	cmp	r3, #0
 800d092:	d060      	beq.n	800d156 <f_open+0x362>
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	68db      	ldr	r3, [r3, #12]
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d05c      	beq.n	800d156 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	68da      	ldr	r2, [r3, #12]
 800d0a0:	68fb      	ldr	r3, [r7, #12]
 800d0a2:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800d0a4:	693b      	ldr	r3, [r7, #16]
 800d0a6:	895b      	ldrh	r3, [r3, #10]
 800d0a8:	025b      	lsls	r3, r3, #9
 800d0aa:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	689b      	ldr	r3, [r3, #8]
 800d0b0:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d0b2:	68fb      	ldr	r3, [r7, #12]
 800d0b4:	68db      	ldr	r3, [r3, #12]
 800d0b6:	657b      	str	r3, [r7, #84]	; 0x54
 800d0b8:	e016      	b.n	800d0e8 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d0be:	4618      	mov	r0, r3
 800d0c0:	f7fe fd1d 	bl	800bafe <get_fat>
 800d0c4:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800d0c6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d0c8:	2b01      	cmp	r3, #1
 800d0ca:	d802      	bhi.n	800d0d2 <f_open+0x2de>
 800d0cc:	2302      	movs	r3, #2
 800d0ce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800d0d2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d0d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0d8:	d102      	bne.n	800d0e0 <f_open+0x2ec>
 800d0da:	2301      	movs	r3, #1
 800d0dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800d0e0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d0e2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d0e4:	1ad3      	subs	r3, r2, r3
 800d0e6:	657b      	str	r3, [r7, #84]	; 0x54
 800d0e8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d0ec:	2b00      	cmp	r3, #0
 800d0ee:	d103      	bne.n	800d0f8 <f_open+0x304>
 800d0f0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d0f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d0f4:	429a      	cmp	r2, r3
 800d0f6:	d8e0      	bhi.n	800d0ba <f_open+0x2c6>
				}
				fp->clust = clst;
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800d0fc:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800d0fe:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d102:	2b00      	cmp	r3, #0
 800d104:	d127      	bne.n	800d156 <f_open+0x362>
 800d106:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d108:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	d022      	beq.n	800d156 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800d110:	693b      	ldr	r3, [r7, #16]
 800d112:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d114:	4618      	mov	r0, r3
 800d116:	f7fe fcd3 	bl	800bac0 <clust2sect>
 800d11a:	6478      	str	r0, [r7, #68]	; 0x44
 800d11c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d11e:	2b00      	cmp	r3, #0
 800d120:	d103      	bne.n	800d12a <f_open+0x336>
						res = FR_INT_ERR;
 800d122:	2302      	movs	r3, #2
 800d124:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800d128:	e015      	b.n	800d156 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800d12a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d12c:	0a5a      	lsrs	r2, r3, #9
 800d12e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d130:	441a      	add	r2, r3
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800d136:	693b      	ldr	r3, [r7, #16]
 800d138:	7858      	ldrb	r0, [r3, #1]
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d140:	68fb      	ldr	r3, [r7, #12]
 800d142:	6a1a      	ldr	r2, [r3, #32]
 800d144:	2301      	movs	r3, #1
 800d146:	f7fe f911 	bl	800b36c <disk_read>
 800d14a:	4603      	mov	r3, r0
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d002      	beq.n	800d156 <f_open+0x362>
 800d150:	2301      	movs	r3, #1
 800d152:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800d156:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d002      	beq.n	800d164 <f_open+0x370>
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	2200      	movs	r2, #0
 800d162:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800d164:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 800d168:	4618      	mov	r0, r3
 800d16a:	3760      	adds	r7, #96	; 0x60
 800d16c:	46bd      	mov	sp, r7
 800d16e:	bd80      	pop	{r7, pc}

0800d170 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800d170:	b580      	push	{r7, lr}
 800d172:	b08e      	sub	sp, #56	; 0x38
 800d174:	af00      	add	r7, sp, #0
 800d176:	60f8      	str	r0, [r7, #12]
 800d178:	60b9      	str	r1, [r7, #8]
 800d17a:	607a      	str	r2, [r7, #4]
 800d17c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800d17e:	68bb      	ldr	r3, [r7, #8]
 800d180:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 800d182:	683b      	ldr	r3, [r7, #0]
 800d184:	2200      	movs	r2, #0
 800d186:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	f107 0214 	add.w	r2, r7, #20
 800d18e:	4611      	mov	r1, r2
 800d190:	4618      	mov	r0, r3
 800d192:	f7ff fdb3 	bl	800ccfc <validate>
 800d196:	4603      	mov	r3, r0
 800d198:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800d19c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d107      	bne.n	800d1b4 <f_read+0x44>
 800d1a4:	68fb      	ldr	r3, [r7, #12]
 800d1a6:	7d5b      	ldrb	r3, [r3, #21]
 800d1a8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800d1ac:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d002      	beq.n	800d1ba <f_read+0x4a>
 800d1b4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800d1b8:	e115      	b.n	800d3e6 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800d1ba:	68fb      	ldr	r3, [r7, #12]
 800d1bc:	7d1b      	ldrb	r3, [r3, #20]
 800d1be:	f003 0301 	and.w	r3, r3, #1
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d101      	bne.n	800d1ca <f_read+0x5a>
 800d1c6:	2307      	movs	r3, #7
 800d1c8:	e10d      	b.n	800d3e6 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800d1ca:	68fb      	ldr	r3, [r7, #12]
 800d1cc:	68da      	ldr	r2, [r3, #12]
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	699b      	ldr	r3, [r3, #24]
 800d1d2:	1ad3      	subs	r3, r2, r3
 800d1d4:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800d1d6:	687a      	ldr	r2, [r7, #4]
 800d1d8:	6a3b      	ldr	r3, [r7, #32]
 800d1da:	429a      	cmp	r2, r3
 800d1dc:	f240 80fe 	bls.w	800d3dc <f_read+0x26c>
 800d1e0:	6a3b      	ldr	r3, [r7, #32]
 800d1e2:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800d1e4:	e0fa      	b.n	800d3dc <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	699b      	ldr	r3, [r3, #24]
 800d1ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	f040 80c6 	bne.w	800d380 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	699b      	ldr	r3, [r3, #24]
 800d1f8:	0a5b      	lsrs	r3, r3, #9
 800d1fa:	697a      	ldr	r2, [r7, #20]
 800d1fc:	8952      	ldrh	r2, [r2, #10]
 800d1fe:	3a01      	subs	r2, #1
 800d200:	4013      	ands	r3, r2
 800d202:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800d204:	69fb      	ldr	r3, [r7, #28]
 800d206:	2b00      	cmp	r3, #0
 800d208:	d12f      	bne.n	800d26a <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800d20a:	68fb      	ldr	r3, [r7, #12]
 800d20c:	699b      	ldr	r3, [r3, #24]
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d103      	bne.n	800d21a <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	689b      	ldr	r3, [r3, #8]
 800d216:	633b      	str	r3, [r7, #48]	; 0x30
 800d218:	e013      	b.n	800d242 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800d21a:	68fb      	ldr	r3, [r7, #12]
 800d21c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d007      	beq.n	800d232 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800d222:	68fb      	ldr	r3, [r7, #12]
 800d224:	699b      	ldr	r3, [r3, #24]
 800d226:	4619      	mov	r1, r3
 800d228:	68f8      	ldr	r0, [r7, #12]
 800d22a:	f7fe fef9 	bl	800c020 <clmt_clust>
 800d22e:	6338      	str	r0, [r7, #48]	; 0x30
 800d230:	e007      	b.n	800d242 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800d232:	68fa      	ldr	r2, [r7, #12]
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	69db      	ldr	r3, [r3, #28]
 800d238:	4619      	mov	r1, r3
 800d23a:	4610      	mov	r0, r2
 800d23c:	f7fe fc5f 	bl	800bafe <get_fat>
 800d240:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800d242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d244:	2b01      	cmp	r3, #1
 800d246:	d804      	bhi.n	800d252 <f_read+0xe2>
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	2202      	movs	r2, #2
 800d24c:	755a      	strb	r2, [r3, #21]
 800d24e:	2302      	movs	r3, #2
 800d250:	e0c9      	b.n	800d3e6 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d254:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d258:	d104      	bne.n	800d264 <f_read+0xf4>
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	2201      	movs	r2, #1
 800d25e:	755a      	strb	r2, [r3, #21]
 800d260:	2301      	movs	r3, #1
 800d262:	e0c0      	b.n	800d3e6 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800d264:	68fb      	ldr	r3, [r7, #12]
 800d266:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d268:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800d26a:	697a      	ldr	r2, [r7, #20]
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	69db      	ldr	r3, [r3, #28]
 800d270:	4619      	mov	r1, r3
 800d272:	4610      	mov	r0, r2
 800d274:	f7fe fc24 	bl	800bac0 <clust2sect>
 800d278:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800d27a:	69bb      	ldr	r3, [r7, #24]
 800d27c:	2b00      	cmp	r3, #0
 800d27e:	d104      	bne.n	800d28a <f_read+0x11a>
 800d280:	68fb      	ldr	r3, [r7, #12]
 800d282:	2202      	movs	r2, #2
 800d284:	755a      	strb	r2, [r3, #21]
 800d286:	2302      	movs	r3, #2
 800d288:	e0ad      	b.n	800d3e6 <f_read+0x276>
			sect += csect;
 800d28a:	69ba      	ldr	r2, [r7, #24]
 800d28c:	69fb      	ldr	r3, [r7, #28]
 800d28e:	4413      	add	r3, r2
 800d290:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	0a5b      	lsrs	r3, r3, #9
 800d296:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800d298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d039      	beq.n	800d312 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800d29e:	69fa      	ldr	r2, [r7, #28]
 800d2a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2a2:	4413      	add	r3, r2
 800d2a4:	697a      	ldr	r2, [r7, #20]
 800d2a6:	8952      	ldrh	r2, [r2, #10]
 800d2a8:	4293      	cmp	r3, r2
 800d2aa:	d905      	bls.n	800d2b8 <f_read+0x148>
					cc = fs->csize - csect;
 800d2ac:	697b      	ldr	r3, [r7, #20]
 800d2ae:	895b      	ldrh	r3, [r3, #10]
 800d2b0:	461a      	mov	r2, r3
 800d2b2:	69fb      	ldr	r3, [r7, #28]
 800d2b4:	1ad3      	subs	r3, r2, r3
 800d2b6:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d2b8:	697b      	ldr	r3, [r7, #20]
 800d2ba:	7858      	ldrb	r0, [r3, #1]
 800d2bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2be:	69ba      	ldr	r2, [r7, #24]
 800d2c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800d2c2:	f7fe f853 	bl	800b36c <disk_read>
 800d2c6:	4603      	mov	r3, r0
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	d004      	beq.n	800d2d6 <f_read+0x166>
 800d2cc:	68fb      	ldr	r3, [r7, #12]
 800d2ce:	2201      	movs	r2, #1
 800d2d0:	755a      	strb	r2, [r3, #21]
 800d2d2:	2301      	movs	r3, #1
 800d2d4:	e087      	b.n	800d3e6 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800d2d6:	68fb      	ldr	r3, [r7, #12]
 800d2d8:	7d1b      	ldrb	r3, [r3, #20]
 800d2da:	b25b      	sxtb	r3, r3
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	da14      	bge.n	800d30a <f_read+0x19a>
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	6a1a      	ldr	r2, [r3, #32]
 800d2e4:	69bb      	ldr	r3, [r7, #24]
 800d2e6:	1ad3      	subs	r3, r2, r3
 800d2e8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d2ea:	429a      	cmp	r2, r3
 800d2ec:	d90d      	bls.n	800d30a <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	6a1a      	ldr	r2, [r3, #32]
 800d2f2:	69bb      	ldr	r3, [r7, #24]
 800d2f4:	1ad3      	subs	r3, r2, r3
 800d2f6:	025b      	lsls	r3, r3, #9
 800d2f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d2fa:	18d0      	adds	r0, r2, r3
 800d2fc:	68fb      	ldr	r3, [r7, #12]
 800d2fe:	3330      	adds	r3, #48	; 0x30
 800d300:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d304:	4619      	mov	r1, r3
 800d306:	f7fe f911 	bl	800b52c <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800d30a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d30c:	025b      	lsls	r3, r3, #9
 800d30e:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 800d310:	e050      	b.n	800d3b4 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	6a1b      	ldr	r3, [r3, #32]
 800d316:	69ba      	ldr	r2, [r7, #24]
 800d318:	429a      	cmp	r2, r3
 800d31a:	d02e      	beq.n	800d37a <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	7d1b      	ldrb	r3, [r3, #20]
 800d320:	b25b      	sxtb	r3, r3
 800d322:	2b00      	cmp	r3, #0
 800d324:	da18      	bge.n	800d358 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d326:	697b      	ldr	r3, [r7, #20]
 800d328:	7858      	ldrb	r0, [r3, #1]
 800d32a:	68fb      	ldr	r3, [r7, #12]
 800d32c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	6a1a      	ldr	r2, [r3, #32]
 800d334:	2301      	movs	r3, #1
 800d336:	f7fe f839 	bl	800b3ac <disk_write>
 800d33a:	4603      	mov	r3, r0
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d004      	beq.n	800d34a <f_read+0x1da>
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	2201      	movs	r2, #1
 800d344:	755a      	strb	r2, [r3, #21]
 800d346:	2301      	movs	r3, #1
 800d348:	e04d      	b.n	800d3e6 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	7d1b      	ldrb	r3, [r3, #20]
 800d34e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d352:	b2da      	uxtb	r2, r3
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800d358:	697b      	ldr	r3, [r7, #20]
 800d35a:	7858      	ldrb	r0, [r3, #1]
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d362:	2301      	movs	r3, #1
 800d364:	69ba      	ldr	r2, [r7, #24]
 800d366:	f7fe f801 	bl	800b36c <disk_read>
 800d36a:	4603      	mov	r3, r0
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d004      	beq.n	800d37a <f_read+0x20a>
 800d370:	68fb      	ldr	r3, [r7, #12]
 800d372:	2201      	movs	r2, #1
 800d374:	755a      	strb	r2, [r3, #21]
 800d376:	2301      	movs	r3, #1
 800d378:	e035      	b.n	800d3e6 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800d37a:	68fb      	ldr	r3, [r7, #12]
 800d37c:	69ba      	ldr	r2, [r7, #24]
 800d37e:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	699b      	ldr	r3, [r3, #24]
 800d384:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d388:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800d38c:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800d38e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	429a      	cmp	r2, r3
 800d394:	d901      	bls.n	800d39a <f_read+0x22a>
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	699b      	ldr	r3, [r3, #24]
 800d3a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d3a8:	4413      	add	r3, r2
 800d3aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d3ac:	4619      	mov	r1, r3
 800d3ae:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d3b0:	f7fe f8bc 	bl	800b52c <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800d3b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d3b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3b8:	4413      	add	r3, r2
 800d3ba:	627b      	str	r3, [r7, #36]	; 0x24
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	699a      	ldr	r2, [r3, #24]
 800d3c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3c2:	441a      	add	r2, r3
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	619a      	str	r2, [r3, #24]
 800d3c8:	683b      	ldr	r3, [r7, #0]
 800d3ca:	681a      	ldr	r2, [r3, #0]
 800d3cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3ce:	441a      	add	r2, r3
 800d3d0:	683b      	ldr	r3, [r7, #0]
 800d3d2:	601a      	str	r2, [r3, #0]
 800d3d4:	687a      	ldr	r2, [r7, #4]
 800d3d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d3d8:	1ad3      	subs	r3, r2, r3
 800d3da:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	f47f af01 	bne.w	800d1e6 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800d3e4:	2300      	movs	r3, #0
}
 800d3e6:	4618      	mov	r0, r3
 800d3e8:	3738      	adds	r7, #56	; 0x38
 800d3ea:	46bd      	mov	sp, r7
 800d3ec:	bd80      	pop	{r7, pc}

0800d3ee <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800d3ee:	b580      	push	{r7, lr}
 800d3f0:	b086      	sub	sp, #24
 800d3f2:	af00      	add	r7, sp, #0
 800d3f4:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	f107 0208 	add.w	r2, r7, #8
 800d3fc:	4611      	mov	r1, r2
 800d3fe:	4618      	mov	r0, r3
 800d400:	f7ff fc7c 	bl	800ccfc <validate>
 800d404:	4603      	mov	r3, r0
 800d406:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d408:	7dfb      	ldrb	r3, [r7, #23]
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d168      	bne.n	800d4e0 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	7d1b      	ldrb	r3, [r3, #20]
 800d412:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d416:	2b00      	cmp	r3, #0
 800d418:	d062      	beq.n	800d4e0 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	7d1b      	ldrb	r3, [r3, #20]
 800d41e:	b25b      	sxtb	r3, r3
 800d420:	2b00      	cmp	r3, #0
 800d422:	da15      	bge.n	800d450 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800d424:	68bb      	ldr	r3, [r7, #8]
 800d426:	7858      	ldrb	r0, [r3, #1]
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	6a1a      	ldr	r2, [r3, #32]
 800d432:	2301      	movs	r3, #1
 800d434:	f7fd ffba 	bl	800b3ac <disk_write>
 800d438:	4603      	mov	r3, r0
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d001      	beq.n	800d442 <f_sync+0x54>
 800d43e:	2301      	movs	r3, #1
 800d440:	e04f      	b.n	800d4e2 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	7d1b      	ldrb	r3, [r3, #20]
 800d446:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d44a:	b2da      	uxtb	r2, r3
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800d450:	f7fb fce0 	bl	8008e14 <get_fattime>
 800d454:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800d456:	68ba      	ldr	r2, [r7, #8]
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d45c:	4619      	mov	r1, r3
 800d45e:	4610      	mov	r0, r2
 800d460:	f7fe fa92 	bl	800b988 <move_window>
 800d464:	4603      	mov	r3, r0
 800d466:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800d468:	7dfb      	ldrb	r3, [r7, #23]
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d138      	bne.n	800d4e0 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d472:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	330b      	adds	r3, #11
 800d478:	781a      	ldrb	r2, [r3, #0]
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	330b      	adds	r3, #11
 800d47e:	f042 0220 	orr.w	r2, r2, #32
 800d482:	b2d2      	uxtb	r2, r2
 800d484:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	6818      	ldr	r0, [r3, #0]
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	689b      	ldr	r3, [r3, #8]
 800d48e:	461a      	mov	r2, r3
 800d490:	68f9      	ldr	r1, [r7, #12]
 800d492:	f7fe ff9f 	bl	800c3d4 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	f103 021c 	add.w	r2, r3, #28
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	68db      	ldr	r3, [r3, #12]
 800d4a0:	4619      	mov	r1, r3
 800d4a2:	4610      	mov	r0, r2
 800d4a4:	f7fe f816 	bl	800b4d4 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	3316      	adds	r3, #22
 800d4ac:	6939      	ldr	r1, [r7, #16]
 800d4ae:	4618      	mov	r0, r3
 800d4b0:	f7fe f810 	bl	800b4d4 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	3312      	adds	r3, #18
 800d4b8:	2100      	movs	r1, #0
 800d4ba:	4618      	mov	r0, r3
 800d4bc:	f7fd ffef 	bl	800b49e <st_word>
					fs->wflag = 1;
 800d4c0:	68bb      	ldr	r3, [r7, #8]
 800d4c2:	2201      	movs	r2, #1
 800d4c4:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800d4c6:	68bb      	ldr	r3, [r7, #8]
 800d4c8:	4618      	mov	r0, r3
 800d4ca:	f7fe fa8b 	bl	800b9e4 <sync_fs>
 800d4ce:	4603      	mov	r3, r0
 800d4d0:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	7d1b      	ldrb	r3, [r3, #20]
 800d4d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d4da:	b2da      	uxtb	r2, r3
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800d4e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800d4e2:	4618      	mov	r0, r3
 800d4e4:	3718      	adds	r7, #24
 800d4e6:	46bd      	mov	sp, r7
 800d4e8:	bd80      	pop	{r7, pc}

0800d4ea <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800d4ea:	b580      	push	{r7, lr}
 800d4ec:	b084      	sub	sp, #16
 800d4ee:	af00      	add	r7, sp, #0
 800d4f0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800d4f2:	6878      	ldr	r0, [r7, #4]
 800d4f4:	f7ff ff7b 	bl	800d3ee <f_sync>
 800d4f8:	4603      	mov	r3, r0
 800d4fa:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800d4fc:	7bfb      	ldrb	r3, [r7, #15]
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d118      	bne.n	800d534 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	f107 0208 	add.w	r2, r7, #8
 800d508:	4611      	mov	r1, r2
 800d50a:	4618      	mov	r0, r3
 800d50c:	f7ff fbf6 	bl	800ccfc <validate>
 800d510:	4603      	mov	r3, r0
 800d512:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d514:	7bfb      	ldrb	r3, [r7, #15]
 800d516:	2b00      	cmp	r3, #0
 800d518:	d10c      	bne.n	800d534 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800d51a:	687b      	ldr	r3, [r7, #4]
 800d51c:	691b      	ldr	r3, [r3, #16]
 800d51e:	4618      	mov	r0, r3
 800d520:	f7fe f98e 	bl	800b840 <dec_lock>
 800d524:	4603      	mov	r3, r0
 800d526:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800d528:	7bfb      	ldrb	r3, [r7, #15]
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d102      	bne.n	800d534 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	2200      	movs	r2, #0
 800d532:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800d534:	7bfb      	ldrb	r3, [r7, #15]
}
 800d536:	4618      	mov	r0, r3
 800d538:	3710      	adds	r7, #16
 800d53a:	46bd      	mov	sp, r7
 800d53c:	bd80      	pop	{r7, pc}

0800d53e <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800d53e:	b580      	push	{r7, lr}
 800d540:	b090      	sub	sp, #64	; 0x40
 800d542:	af00      	add	r7, sp, #0
 800d544:	6078      	str	r0, [r7, #4]
 800d546:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	f107 0208 	add.w	r2, r7, #8
 800d54e:	4611      	mov	r1, r2
 800d550:	4618      	mov	r0, r3
 800d552:	f7ff fbd3 	bl	800ccfc <validate>
 800d556:	4603      	mov	r3, r0
 800d558:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800d55c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800d560:	2b00      	cmp	r3, #0
 800d562:	d103      	bne.n	800d56c <f_lseek+0x2e>
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	7d5b      	ldrb	r3, [r3, #21]
 800d568:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800d56c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800d570:	2b00      	cmp	r3, #0
 800d572:	d002      	beq.n	800d57a <f_lseek+0x3c>
 800d574:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800d578:	e1e6      	b.n	800d948 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d57e:	2b00      	cmp	r3, #0
 800d580:	f000 80d1 	beq.w	800d726 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800d584:	683b      	ldr	r3, [r7, #0]
 800d586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d58a:	d15a      	bne.n	800d642 <f_lseek+0x104>
			tbl = fp->cltbl;
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d590:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800d592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d594:	1d1a      	adds	r2, r3, #4
 800d596:	627a      	str	r2, [r7, #36]	; 0x24
 800d598:	681b      	ldr	r3, [r3, #0]
 800d59a:	617b      	str	r3, [r7, #20]
 800d59c:	2302      	movs	r3, #2
 800d59e:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800d5a0:	687b      	ldr	r3, [r7, #4]
 800d5a2:	689b      	ldr	r3, [r3, #8]
 800d5a4:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 800d5a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d03a      	beq.n	800d622 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800d5ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5ae:	613b      	str	r3, [r7, #16]
 800d5b0:	2300      	movs	r3, #0
 800d5b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d5b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5b6:	3302      	adds	r3, #2
 800d5b8:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 800d5ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5bc:	60fb      	str	r3, [r7, #12]
 800d5be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d5c0:	3301      	adds	r3, #1
 800d5c2:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d5c8:	4618      	mov	r0, r3
 800d5ca:	f7fe fa98 	bl	800bafe <get_fat>
 800d5ce:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800d5d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5d2:	2b01      	cmp	r3, #1
 800d5d4:	d804      	bhi.n	800d5e0 <f_lseek+0xa2>
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	2202      	movs	r2, #2
 800d5da:	755a      	strb	r2, [r3, #21]
 800d5dc:	2302      	movs	r3, #2
 800d5de:	e1b3      	b.n	800d948 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d5e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d5e6:	d104      	bne.n	800d5f2 <f_lseek+0xb4>
 800d5e8:	687b      	ldr	r3, [r7, #4]
 800d5ea:	2201      	movs	r2, #1
 800d5ec:	755a      	strb	r2, [r3, #21]
 800d5ee:	2301      	movs	r3, #1
 800d5f0:	e1aa      	b.n	800d948 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	3301      	adds	r3, #1
 800d5f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d5f8:	429a      	cmp	r2, r3
 800d5fa:	d0de      	beq.n	800d5ba <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800d5fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d5fe:	697b      	ldr	r3, [r7, #20]
 800d600:	429a      	cmp	r2, r3
 800d602:	d809      	bhi.n	800d618 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800d604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d606:	1d1a      	adds	r2, r3, #4
 800d608:	627a      	str	r2, [r7, #36]	; 0x24
 800d60a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d60c:	601a      	str	r2, [r3, #0]
 800d60e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d610:	1d1a      	adds	r2, r3, #4
 800d612:	627a      	str	r2, [r7, #36]	; 0x24
 800d614:	693a      	ldr	r2, [r7, #16]
 800d616:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800d618:	68bb      	ldr	r3, [r7, #8]
 800d61a:	695b      	ldr	r3, [r3, #20]
 800d61c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d61e:	429a      	cmp	r2, r3
 800d620:	d3c4      	bcc.n	800d5ac <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d626:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d628:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800d62a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d62c:	697b      	ldr	r3, [r7, #20]
 800d62e:	429a      	cmp	r2, r3
 800d630:	d803      	bhi.n	800d63a <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800d632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d634:	2200      	movs	r2, #0
 800d636:	601a      	str	r2, [r3, #0]
 800d638:	e184      	b.n	800d944 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800d63a:	2311      	movs	r3, #17
 800d63c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800d640:	e180      	b.n	800d944 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	68db      	ldr	r3, [r3, #12]
 800d646:	683a      	ldr	r2, [r7, #0]
 800d648:	429a      	cmp	r2, r3
 800d64a:	d902      	bls.n	800d652 <f_lseek+0x114>
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	68db      	ldr	r3, [r3, #12]
 800d650:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	683a      	ldr	r2, [r7, #0]
 800d656:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800d658:	683b      	ldr	r3, [r7, #0]
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	f000 8172 	beq.w	800d944 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 800d660:	683b      	ldr	r3, [r7, #0]
 800d662:	3b01      	subs	r3, #1
 800d664:	4619      	mov	r1, r3
 800d666:	6878      	ldr	r0, [r7, #4]
 800d668:	f7fe fcda 	bl	800c020 <clmt_clust>
 800d66c:	4602      	mov	r2, r0
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800d672:	68ba      	ldr	r2, [r7, #8]
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	69db      	ldr	r3, [r3, #28]
 800d678:	4619      	mov	r1, r3
 800d67a:	4610      	mov	r0, r2
 800d67c:	f7fe fa20 	bl	800bac0 <clust2sect>
 800d680:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800d682:	69bb      	ldr	r3, [r7, #24]
 800d684:	2b00      	cmp	r3, #0
 800d686:	d104      	bne.n	800d692 <f_lseek+0x154>
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	2202      	movs	r2, #2
 800d68c:	755a      	strb	r2, [r3, #21]
 800d68e:	2302      	movs	r3, #2
 800d690:	e15a      	b.n	800d948 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800d692:	683b      	ldr	r3, [r7, #0]
 800d694:	3b01      	subs	r3, #1
 800d696:	0a5b      	lsrs	r3, r3, #9
 800d698:	68ba      	ldr	r2, [r7, #8]
 800d69a:	8952      	ldrh	r2, [r2, #10]
 800d69c:	3a01      	subs	r2, #1
 800d69e:	4013      	ands	r3, r2
 800d6a0:	69ba      	ldr	r2, [r7, #24]
 800d6a2:	4413      	add	r3, r2
 800d6a4:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	699b      	ldr	r3, [r3, #24]
 800d6aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	f000 8148 	beq.w	800d944 <f_lseek+0x406>
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	6a1b      	ldr	r3, [r3, #32]
 800d6b8:	69ba      	ldr	r2, [r7, #24]
 800d6ba:	429a      	cmp	r2, r3
 800d6bc:	f000 8142 	beq.w	800d944 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	7d1b      	ldrb	r3, [r3, #20]
 800d6c4:	b25b      	sxtb	r3, r3
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	da18      	bge.n	800d6fc <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d6ca:	68bb      	ldr	r3, [r7, #8]
 800d6cc:	7858      	ldrb	r0, [r3, #1]
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	6a1a      	ldr	r2, [r3, #32]
 800d6d8:	2301      	movs	r3, #1
 800d6da:	f7fd fe67 	bl	800b3ac <disk_write>
 800d6de:	4603      	mov	r3, r0
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d004      	beq.n	800d6ee <f_lseek+0x1b0>
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	2201      	movs	r2, #1
 800d6e8:	755a      	strb	r2, [r3, #21]
 800d6ea:	2301      	movs	r3, #1
 800d6ec:	e12c      	b.n	800d948 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	7d1b      	ldrb	r3, [r3, #20]
 800d6f2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d6f6:	b2da      	uxtb	r2, r3
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800d6fc:	68bb      	ldr	r3, [r7, #8]
 800d6fe:	7858      	ldrb	r0, [r3, #1]
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d706:	2301      	movs	r3, #1
 800d708:	69ba      	ldr	r2, [r7, #24]
 800d70a:	f7fd fe2f 	bl	800b36c <disk_read>
 800d70e:	4603      	mov	r3, r0
 800d710:	2b00      	cmp	r3, #0
 800d712:	d004      	beq.n	800d71e <f_lseek+0x1e0>
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	2201      	movs	r2, #1
 800d718:	755a      	strb	r2, [r3, #21]
 800d71a:	2301      	movs	r3, #1
 800d71c:	e114      	b.n	800d948 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	69ba      	ldr	r2, [r7, #24]
 800d722:	621a      	str	r2, [r3, #32]
 800d724:	e10e      	b.n	800d944 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	68db      	ldr	r3, [r3, #12]
 800d72a:	683a      	ldr	r2, [r7, #0]
 800d72c:	429a      	cmp	r2, r3
 800d72e:	d908      	bls.n	800d742 <f_lseek+0x204>
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	7d1b      	ldrb	r3, [r3, #20]
 800d734:	f003 0302 	and.w	r3, r3, #2
 800d738:	2b00      	cmp	r3, #0
 800d73a:	d102      	bne.n	800d742 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	68db      	ldr	r3, [r3, #12]
 800d740:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	699b      	ldr	r3, [r3, #24]
 800d746:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800d748:	2300      	movs	r3, #0
 800d74a:	637b      	str	r3, [r7, #52]	; 0x34
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d750:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800d752:	683b      	ldr	r3, [r7, #0]
 800d754:	2b00      	cmp	r3, #0
 800d756:	f000 80a7 	beq.w	800d8a8 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800d75a:	68bb      	ldr	r3, [r7, #8]
 800d75c:	895b      	ldrh	r3, [r3, #10]
 800d75e:	025b      	lsls	r3, r3, #9
 800d760:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800d762:	6a3b      	ldr	r3, [r7, #32]
 800d764:	2b00      	cmp	r3, #0
 800d766:	d01b      	beq.n	800d7a0 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800d768:	683b      	ldr	r3, [r7, #0]
 800d76a:	1e5a      	subs	r2, r3, #1
 800d76c:	69fb      	ldr	r3, [r7, #28]
 800d76e:	fbb2 f2f3 	udiv	r2, r2, r3
 800d772:	6a3b      	ldr	r3, [r7, #32]
 800d774:	1e59      	subs	r1, r3, #1
 800d776:	69fb      	ldr	r3, [r7, #28]
 800d778:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800d77c:	429a      	cmp	r2, r3
 800d77e:	d30f      	bcc.n	800d7a0 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800d780:	6a3b      	ldr	r3, [r7, #32]
 800d782:	1e5a      	subs	r2, r3, #1
 800d784:	69fb      	ldr	r3, [r7, #28]
 800d786:	425b      	negs	r3, r3
 800d788:	401a      	ands	r2, r3
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	699b      	ldr	r3, [r3, #24]
 800d792:	683a      	ldr	r2, [r7, #0]
 800d794:	1ad3      	subs	r3, r2, r3
 800d796:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	69db      	ldr	r3, [r3, #28]
 800d79c:	63bb      	str	r3, [r7, #56]	; 0x38
 800d79e:	e022      	b.n	800d7e6 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	689b      	ldr	r3, [r3, #8]
 800d7a4:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800d7a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d119      	bne.n	800d7e0 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	2100      	movs	r1, #0
 800d7b0:	4618      	mov	r0, r3
 800d7b2:	f7fe fb9d 	bl	800bef0 <create_chain>
 800d7b6:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800d7b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7ba:	2b01      	cmp	r3, #1
 800d7bc:	d104      	bne.n	800d7c8 <f_lseek+0x28a>
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	2202      	movs	r2, #2
 800d7c2:	755a      	strb	r2, [r3, #21]
 800d7c4:	2302      	movs	r3, #2
 800d7c6:	e0bf      	b.n	800d948 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d7c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d7ce:	d104      	bne.n	800d7da <f_lseek+0x29c>
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	2201      	movs	r2, #1
 800d7d4:	755a      	strb	r2, [r3, #21]
 800d7d6:	2301      	movs	r3, #1
 800d7d8:	e0b6      	b.n	800d948 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d7de:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800d7e0:	687b      	ldr	r3, [r7, #4]
 800d7e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d7e4:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800d7e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d7e8:	2b00      	cmp	r3, #0
 800d7ea:	d05d      	beq.n	800d8a8 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 800d7ec:	e03a      	b.n	800d864 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 800d7ee:	683a      	ldr	r2, [r7, #0]
 800d7f0:	69fb      	ldr	r3, [r7, #28]
 800d7f2:	1ad3      	subs	r3, r2, r3
 800d7f4:	603b      	str	r3, [r7, #0]
 800d7f6:	687b      	ldr	r3, [r7, #4]
 800d7f8:	699a      	ldr	r2, [r3, #24]
 800d7fa:	69fb      	ldr	r3, [r7, #28]
 800d7fc:	441a      	add	r2, r3
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	7d1b      	ldrb	r3, [r3, #20]
 800d806:	f003 0302 	and.w	r3, r3, #2
 800d80a:	2b00      	cmp	r3, #0
 800d80c:	d00b      	beq.n	800d826 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d812:	4618      	mov	r0, r3
 800d814:	f7fe fb6c 	bl	800bef0 <create_chain>
 800d818:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800d81a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d108      	bne.n	800d832 <f_lseek+0x2f4>
							ofs = 0; break;
 800d820:	2300      	movs	r3, #0
 800d822:	603b      	str	r3, [r7, #0]
 800d824:	e022      	b.n	800d86c <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d82a:	4618      	mov	r0, r3
 800d82c:	f7fe f967 	bl	800bafe <get_fat>
 800d830:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800d832:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d834:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d838:	d104      	bne.n	800d844 <f_lseek+0x306>
 800d83a:	687b      	ldr	r3, [r7, #4]
 800d83c:	2201      	movs	r2, #1
 800d83e:	755a      	strb	r2, [r3, #21]
 800d840:	2301      	movs	r3, #1
 800d842:	e081      	b.n	800d948 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800d844:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d846:	2b01      	cmp	r3, #1
 800d848:	d904      	bls.n	800d854 <f_lseek+0x316>
 800d84a:	68bb      	ldr	r3, [r7, #8]
 800d84c:	695b      	ldr	r3, [r3, #20]
 800d84e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d850:	429a      	cmp	r2, r3
 800d852:	d304      	bcc.n	800d85e <f_lseek+0x320>
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	2202      	movs	r2, #2
 800d858:	755a      	strb	r2, [r3, #21]
 800d85a:	2302      	movs	r3, #2
 800d85c:	e074      	b.n	800d948 <f_lseek+0x40a>
					fp->clust = clst;
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d862:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800d864:	683a      	ldr	r2, [r7, #0]
 800d866:	69fb      	ldr	r3, [r7, #28]
 800d868:	429a      	cmp	r2, r3
 800d86a:	d8c0      	bhi.n	800d7ee <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	699a      	ldr	r2, [r3, #24]
 800d870:	683b      	ldr	r3, [r7, #0]
 800d872:	441a      	add	r2, r3
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800d878:	683b      	ldr	r3, [r7, #0]
 800d87a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d012      	beq.n	800d8a8 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800d882:	68bb      	ldr	r3, [r7, #8]
 800d884:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d886:	4618      	mov	r0, r3
 800d888:	f7fe f91a 	bl	800bac0 <clust2sect>
 800d88c:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800d88e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d890:	2b00      	cmp	r3, #0
 800d892:	d104      	bne.n	800d89e <f_lseek+0x360>
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	2202      	movs	r2, #2
 800d898:	755a      	strb	r2, [r3, #21]
 800d89a:	2302      	movs	r3, #2
 800d89c:	e054      	b.n	800d948 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 800d89e:	683b      	ldr	r3, [r7, #0]
 800d8a0:	0a5b      	lsrs	r3, r3, #9
 800d8a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d8a4:	4413      	add	r3, r2
 800d8a6:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	699a      	ldr	r2, [r3, #24]
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	68db      	ldr	r3, [r3, #12]
 800d8b0:	429a      	cmp	r2, r3
 800d8b2:	d90a      	bls.n	800d8ca <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 800d8b4:	687b      	ldr	r3, [r7, #4]
 800d8b6:	699a      	ldr	r2, [r3, #24]
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	7d1b      	ldrb	r3, [r3, #20]
 800d8c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d8c4:	b2da      	uxtb	r2, r3
 800d8c6:	687b      	ldr	r3, [r7, #4]
 800d8c8:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	699b      	ldr	r3, [r3, #24]
 800d8ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d036      	beq.n	800d944 <f_lseek+0x406>
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	6a1b      	ldr	r3, [r3, #32]
 800d8da:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d8dc:	429a      	cmp	r2, r3
 800d8de:	d031      	beq.n	800d944 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	7d1b      	ldrb	r3, [r3, #20]
 800d8e4:	b25b      	sxtb	r3, r3
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	da18      	bge.n	800d91c <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d8ea:	68bb      	ldr	r3, [r7, #8]
 800d8ec:	7858      	ldrb	r0, [r3, #1]
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	6a1a      	ldr	r2, [r3, #32]
 800d8f8:	2301      	movs	r3, #1
 800d8fa:	f7fd fd57 	bl	800b3ac <disk_write>
 800d8fe:	4603      	mov	r3, r0
 800d900:	2b00      	cmp	r3, #0
 800d902:	d004      	beq.n	800d90e <f_lseek+0x3d0>
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	2201      	movs	r2, #1
 800d908:	755a      	strb	r2, [r3, #21]
 800d90a:	2301      	movs	r3, #1
 800d90c:	e01c      	b.n	800d948 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	7d1b      	ldrb	r3, [r3, #20]
 800d912:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d916:	b2da      	uxtb	r2, r3
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800d91c:	68bb      	ldr	r3, [r7, #8]
 800d91e:	7858      	ldrb	r0, [r3, #1]
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800d926:	2301      	movs	r3, #1
 800d928:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d92a:	f7fd fd1f 	bl	800b36c <disk_read>
 800d92e:	4603      	mov	r3, r0
 800d930:	2b00      	cmp	r3, #0
 800d932:	d004      	beq.n	800d93e <f_lseek+0x400>
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	2201      	movs	r2, #1
 800d938:	755a      	strb	r2, [r3, #21]
 800d93a:	2301      	movs	r3, #1
 800d93c:	e004      	b.n	800d948 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d942:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800d944:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 800d948:	4618      	mov	r0, r3
 800d94a:	3740      	adds	r7, #64	; 0x40
 800d94c:	46bd      	mov	sp, r7
 800d94e:	bd80      	pop	{r7, pc}

0800d950 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d950:	b480      	push	{r7}
 800d952:	b087      	sub	sp, #28
 800d954:	af00      	add	r7, sp, #0
 800d956:	60f8      	str	r0, [r7, #12]
 800d958:	60b9      	str	r1, [r7, #8]
 800d95a:	4613      	mov	r3, r2
 800d95c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d95e:	2301      	movs	r3, #1
 800d960:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d962:	2300      	movs	r3, #0
 800d964:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d966:	4b1f      	ldr	r3, [pc, #124]	; (800d9e4 <FATFS_LinkDriverEx+0x94>)
 800d968:	7a5b      	ldrb	r3, [r3, #9]
 800d96a:	b2db      	uxtb	r3, r3
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d131      	bne.n	800d9d4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d970:	4b1c      	ldr	r3, [pc, #112]	; (800d9e4 <FATFS_LinkDriverEx+0x94>)
 800d972:	7a5b      	ldrb	r3, [r3, #9]
 800d974:	b2db      	uxtb	r3, r3
 800d976:	461a      	mov	r2, r3
 800d978:	4b1a      	ldr	r3, [pc, #104]	; (800d9e4 <FATFS_LinkDriverEx+0x94>)
 800d97a:	2100      	movs	r1, #0
 800d97c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d97e:	4b19      	ldr	r3, [pc, #100]	; (800d9e4 <FATFS_LinkDriverEx+0x94>)
 800d980:	7a5b      	ldrb	r3, [r3, #9]
 800d982:	b2db      	uxtb	r3, r3
 800d984:	4a17      	ldr	r2, [pc, #92]	; (800d9e4 <FATFS_LinkDriverEx+0x94>)
 800d986:	009b      	lsls	r3, r3, #2
 800d988:	4413      	add	r3, r2
 800d98a:	68fa      	ldr	r2, [r7, #12]
 800d98c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d98e:	4b15      	ldr	r3, [pc, #84]	; (800d9e4 <FATFS_LinkDriverEx+0x94>)
 800d990:	7a5b      	ldrb	r3, [r3, #9]
 800d992:	b2db      	uxtb	r3, r3
 800d994:	461a      	mov	r2, r3
 800d996:	4b13      	ldr	r3, [pc, #76]	; (800d9e4 <FATFS_LinkDriverEx+0x94>)
 800d998:	4413      	add	r3, r2
 800d99a:	79fa      	ldrb	r2, [r7, #7]
 800d99c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d99e:	4b11      	ldr	r3, [pc, #68]	; (800d9e4 <FATFS_LinkDriverEx+0x94>)
 800d9a0:	7a5b      	ldrb	r3, [r3, #9]
 800d9a2:	b2db      	uxtb	r3, r3
 800d9a4:	1c5a      	adds	r2, r3, #1
 800d9a6:	b2d1      	uxtb	r1, r2
 800d9a8:	4a0e      	ldr	r2, [pc, #56]	; (800d9e4 <FATFS_LinkDriverEx+0x94>)
 800d9aa:	7251      	strb	r1, [r2, #9]
 800d9ac:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d9ae:	7dbb      	ldrb	r3, [r7, #22]
 800d9b0:	3330      	adds	r3, #48	; 0x30
 800d9b2:	b2da      	uxtb	r2, r3
 800d9b4:	68bb      	ldr	r3, [r7, #8]
 800d9b6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d9b8:	68bb      	ldr	r3, [r7, #8]
 800d9ba:	3301      	adds	r3, #1
 800d9bc:	223a      	movs	r2, #58	; 0x3a
 800d9be:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d9c0:	68bb      	ldr	r3, [r7, #8]
 800d9c2:	3302      	adds	r3, #2
 800d9c4:	222f      	movs	r2, #47	; 0x2f
 800d9c6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d9c8:	68bb      	ldr	r3, [r7, #8]
 800d9ca:	3303      	adds	r3, #3
 800d9cc:	2200      	movs	r2, #0
 800d9ce:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d9d0:	2300      	movs	r3, #0
 800d9d2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d9d4:	7dfb      	ldrb	r3, [r7, #23]
}
 800d9d6:	4618      	mov	r0, r3
 800d9d8:	371c      	adds	r7, #28
 800d9da:	46bd      	mov	sp, r7
 800d9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9e0:	4770      	bx	lr
 800d9e2:	bf00      	nop
 800d9e4:	20000888 	.word	0x20000888

0800d9e8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d9e8:	b580      	push	{r7, lr}
 800d9ea:	b082      	sub	sp, #8
 800d9ec:	af00      	add	r7, sp, #0
 800d9ee:	6078      	str	r0, [r7, #4]
 800d9f0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d9f2:	2200      	movs	r2, #0
 800d9f4:	6839      	ldr	r1, [r7, #0]
 800d9f6:	6878      	ldr	r0, [r7, #4]
 800d9f8:	f7ff ffaa 	bl	800d950 <FATFS_LinkDriverEx>
 800d9fc:	4603      	mov	r3, r0
}
 800d9fe:	4618      	mov	r0, r3
 800da00:	3708      	adds	r7, #8
 800da02:	46bd      	mov	sp, r7
 800da04:	bd80      	pop	{r7, pc}
	...

0800da08 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800da08:	b580      	push	{r7, lr}
 800da0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800da0c:	2200      	movs	r2, #0
 800da0e:	490e      	ldr	r1, [pc, #56]	; (800da48 <MX_USB_DEVICE_Init+0x40>)
 800da10:	480e      	ldr	r0, [pc, #56]	; (800da4c <MX_USB_DEVICE_Init+0x44>)
 800da12:	f7fc f995 	bl	8009d40 <USBD_Init>
 800da16:	4603      	mov	r3, r0
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d001      	beq.n	800da20 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800da1c:	f7f4 f94f 	bl	8001cbe <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 800da20:	490b      	ldr	r1, [pc, #44]	; (800da50 <MX_USB_DEVICE_Init+0x48>)
 800da22:	480a      	ldr	r0, [pc, #40]	; (800da4c <MX_USB_DEVICE_Init+0x44>)
 800da24:	f7fc f9bc 	bl	8009da0 <USBD_RegisterClass>
 800da28:	4603      	mov	r3, r0
 800da2a:	2b00      	cmp	r3, #0
 800da2c:	d001      	beq.n	800da32 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800da2e:	f7f4 f946 	bl	8001cbe <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800da32:	4806      	ldr	r0, [pc, #24]	; (800da4c <MX_USB_DEVICE_Init+0x44>)
 800da34:	f7fc f9ea 	bl	8009e0c <USBD_Start>
 800da38:	4603      	mov	r3, r0
 800da3a:	2b00      	cmp	r3, #0
 800da3c:	d001      	beq.n	800da42 <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 800da3e:	f7f4 f93e 	bl	8001cbe <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800da42:	bf00      	nop
 800da44:	bd80      	pop	{r7, pc}
 800da46:	bf00      	nop
 800da48:	200000e0 	.word	0x200000e0
 800da4c:	20000894 	.word	0x20000894
 800da50:	20000048 	.word	0x20000048

0800da54 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800da54:	b480      	push	{r7}
 800da56:	b083      	sub	sp, #12
 800da58:	af00      	add	r7, sp, #0
 800da5a:	4603      	mov	r3, r0
 800da5c:	6039      	str	r1, [r7, #0]
 800da5e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800da60:	683b      	ldr	r3, [r7, #0]
 800da62:	2212      	movs	r2, #18
 800da64:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800da66:	4b03      	ldr	r3, [pc, #12]	; (800da74 <USBD_FS_DeviceDescriptor+0x20>)
}
 800da68:	4618      	mov	r0, r3
 800da6a:	370c      	adds	r7, #12
 800da6c:	46bd      	mov	sp, r7
 800da6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da72:	4770      	bx	lr
 800da74:	200000fc 	.word	0x200000fc

0800da78 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800da78:	b480      	push	{r7}
 800da7a:	b083      	sub	sp, #12
 800da7c:	af00      	add	r7, sp, #0
 800da7e:	4603      	mov	r3, r0
 800da80:	6039      	str	r1, [r7, #0]
 800da82:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800da84:	683b      	ldr	r3, [r7, #0]
 800da86:	2204      	movs	r2, #4
 800da88:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800da8a:	4b03      	ldr	r3, [pc, #12]	; (800da98 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800da8c:	4618      	mov	r0, r3
 800da8e:	370c      	adds	r7, #12
 800da90:	46bd      	mov	sp, r7
 800da92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da96:	4770      	bx	lr
 800da98:	20000110 	.word	0x20000110

0800da9c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800da9c:	b580      	push	{r7, lr}
 800da9e:	b082      	sub	sp, #8
 800daa0:	af00      	add	r7, sp, #0
 800daa2:	4603      	mov	r3, r0
 800daa4:	6039      	str	r1, [r7, #0]
 800daa6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800daa8:	79fb      	ldrb	r3, [r7, #7]
 800daaa:	2b00      	cmp	r3, #0
 800daac:	d105      	bne.n	800daba <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800daae:	683a      	ldr	r2, [r7, #0]
 800dab0:	4907      	ldr	r1, [pc, #28]	; (800dad0 <USBD_FS_ProductStrDescriptor+0x34>)
 800dab2:	4808      	ldr	r0, [pc, #32]	; (800dad4 <USBD_FS_ProductStrDescriptor+0x38>)
 800dab4:	f7fd fb56 	bl	800b164 <USBD_GetString>
 800dab8:	e004      	b.n	800dac4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800daba:	683a      	ldr	r2, [r7, #0]
 800dabc:	4904      	ldr	r1, [pc, #16]	; (800dad0 <USBD_FS_ProductStrDescriptor+0x34>)
 800dabe:	4805      	ldr	r0, [pc, #20]	; (800dad4 <USBD_FS_ProductStrDescriptor+0x38>)
 800dac0:	f7fd fb50 	bl	800b164 <USBD_GetString>
  }
  return USBD_StrDesc;
 800dac4:	4b02      	ldr	r3, [pc, #8]	; (800dad0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800dac6:	4618      	mov	r0, r3
 800dac8:	3708      	adds	r7, #8
 800daca:	46bd      	mov	sp, r7
 800dacc:	bd80      	pop	{r7, pc}
 800dace:	bf00      	nop
 800dad0:	20000b70 	.word	0x20000b70
 800dad4:	0800f968 	.word	0x0800f968

0800dad8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dad8:	b580      	push	{r7, lr}
 800dada:	b082      	sub	sp, #8
 800dadc:	af00      	add	r7, sp, #0
 800dade:	4603      	mov	r3, r0
 800dae0:	6039      	str	r1, [r7, #0]
 800dae2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800dae4:	683a      	ldr	r2, [r7, #0]
 800dae6:	4904      	ldr	r1, [pc, #16]	; (800daf8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800dae8:	4804      	ldr	r0, [pc, #16]	; (800dafc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800daea:	f7fd fb3b 	bl	800b164 <USBD_GetString>
  return USBD_StrDesc;
 800daee:	4b02      	ldr	r3, [pc, #8]	; (800daf8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800daf0:	4618      	mov	r0, r3
 800daf2:	3708      	adds	r7, #8
 800daf4:	46bd      	mov	sp, r7
 800daf6:	bd80      	pop	{r7, pc}
 800daf8:	20000b70 	.word	0x20000b70
 800dafc:	0800f978 	.word	0x0800f978

0800db00 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db00:	b580      	push	{r7, lr}
 800db02:	b082      	sub	sp, #8
 800db04:	af00      	add	r7, sp, #0
 800db06:	4603      	mov	r3, r0
 800db08:	6039      	str	r1, [r7, #0]
 800db0a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800db0c:	683b      	ldr	r3, [r7, #0]
 800db0e:	221a      	movs	r2, #26
 800db10:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800db12:	f000 f843 	bl	800db9c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800db16:	4b02      	ldr	r3, [pc, #8]	; (800db20 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800db18:	4618      	mov	r0, r3
 800db1a:	3708      	adds	r7, #8
 800db1c:	46bd      	mov	sp, r7
 800db1e:	bd80      	pop	{r7, pc}
 800db20:	20000114 	.word	0x20000114

0800db24 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db24:	b580      	push	{r7, lr}
 800db26:	b082      	sub	sp, #8
 800db28:	af00      	add	r7, sp, #0
 800db2a:	4603      	mov	r3, r0
 800db2c:	6039      	str	r1, [r7, #0]
 800db2e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800db30:	79fb      	ldrb	r3, [r7, #7]
 800db32:	2b00      	cmp	r3, #0
 800db34:	d105      	bne.n	800db42 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800db36:	683a      	ldr	r2, [r7, #0]
 800db38:	4907      	ldr	r1, [pc, #28]	; (800db58 <USBD_FS_ConfigStrDescriptor+0x34>)
 800db3a:	4808      	ldr	r0, [pc, #32]	; (800db5c <USBD_FS_ConfigStrDescriptor+0x38>)
 800db3c:	f7fd fb12 	bl	800b164 <USBD_GetString>
 800db40:	e004      	b.n	800db4c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800db42:	683a      	ldr	r2, [r7, #0]
 800db44:	4904      	ldr	r1, [pc, #16]	; (800db58 <USBD_FS_ConfigStrDescriptor+0x34>)
 800db46:	4805      	ldr	r0, [pc, #20]	; (800db5c <USBD_FS_ConfigStrDescriptor+0x38>)
 800db48:	f7fd fb0c 	bl	800b164 <USBD_GetString>
  }
  return USBD_StrDesc;
 800db4c:	4b02      	ldr	r3, [pc, #8]	; (800db58 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800db4e:	4618      	mov	r0, r3
 800db50:	3708      	adds	r7, #8
 800db52:	46bd      	mov	sp, r7
 800db54:	bd80      	pop	{r7, pc}
 800db56:	bf00      	nop
 800db58:	20000b70 	.word	0x20000b70
 800db5c:	0800f980 	.word	0x0800f980

0800db60 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800db60:	b580      	push	{r7, lr}
 800db62:	b082      	sub	sp, #8
 800db64:	af00      	add	r7, sp, #0
 800db66:	4603      	mov	r3, r0
 800db68:	6039      	str	r1, [r7, #0]
 800db6a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800db6c:	79fb      	ldrb	r3, [r7, #7]
 800db6e:	2b00      	cmp	r3, #0
 800db70:	d105      	bne.n	800db7e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800db72:	683a      	ldr	r2, [r7, #0]
 800db74:	4907      	ldr	r1, [pc, #28]	; (800db94 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800db76:	4808      	ldr	r0, [pc, #32]	; (800db98 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800db78:	f7fd faf4 	bl	800b164 <USBD_GetString>
 800db7c:	e004      	b.n	800db88 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800db7e:	683a      	ldr	r2, [r7, #0]
 800db80:	4904      	ldr	r1, [pc, #16]	; (800db94 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800db82:	4805      	ldr	r0, [pc, #20]	; (800db98 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800db84:	f7fd faee 	bl	800b164 <USBD_GetString>
  }
  return USBD_StrDesc;
 800db88:	4b02      	ldr	r3, [pc, #8]	; (800db94 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800db8a:	4618      	mov	r0, r3
 800db8c:	3708      	adds	r7, #8
 800db8e:	46bd      	mov	sp, r7
 800db90:	bd80      	pop	{r7, pc}
 800db92:	bf00      	nop
 800db94:	20000b70 	.word	0x20000b70
 800db98:	0800f98c 	.word	0x0800f98c

0800db9c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800db9c:	b580      	push	{r7, lr}
 800db9e:	b084      	sub	sp, #16
 800dba0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800dba2:	4b0f      	ldr	r3, [pc, #60]	; (800dbe0 <Get_SerialNum+0x44>)
 800dba4:	681b      	ldr	r3, [r3, #0]
 800dba6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800dba8:	4b0e      	ldr	r3, [pc, #56]	; (800dbe4 <Get_SerialNum+0x48>)
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800dbae:	4b0e      	ldr	r3, [pc, #56]	; (800dbe8 <Get_SerialNum+0x4c>)
 800dbb0:	681b      	ldr	r3, [r3, #0]
 800dbb2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800dbb4:	68fa      	ldr	r2, [r7, #12]
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	4413      	add	r3, r2
 800dbba:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800dbbc:	68fb      	ldr	r3, [r7, #12]
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d009      	beq.n	800dbd6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800dbc2:	2208      	movs	r2, #8
 800dbc4:	4909      	ldr	r1, [pc, #36]	; (800dbec <Get_SerialNum+0x50>)
 800dbc6:	68f8      	ldr	r0, [r7, #12]
 800dbc8:	f000 f814 	bl	800dbf4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800dbcc:	2204      	movs	r2, #4
 800dbce:	4908      	ldr	r1, [pc, #32]	; (800dbf0 <Get_SerialNum+0x54>)
 800dbd0:	68b8      	ldr	r0, [r7, #8]
 800dbd2:	f000 f80f 	bl	800dbf4 <IntToUnicode>
  }
}
 800dbd6:	bf00      	nop
 800dbd8:	3710      	adds	r7, #16
 800dbda:	46bd      	mov	sp, r7
 800dbdc:	bd80      	pop	{r7, pc}
 800dbde:	bf00      	nop
 800dbe0:	1fff7a10 	.word	0x1fff7a10
 800dbe4:	1fff7a14 	.word	0x1fff7a14
 800dbe8:	1fff7a18 	.word	0x1fff7a18
 800dbec:	20000116 	.word	0x20000116
 800dbf0:	20000126 	.word	0x20000126

0800dbf4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800dbf4:	b480      	push	{r7}
 800dbf6:	b087      	sub	sp, #28
 800dbf8:	af00      	add	r7, sp, #0
 800dbfa:	60f8      	str	r0, [r7, #12]
 800dbfc:	60b9      	str	r1, [r7, #8]
 800dbfe:	4613      	mov	r3, r2
 800dc00:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800dc02:	2300      	movs	r3, #0
 800dc04:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800dc06:	2300      	movs	r3, #0
 800dc08:	75fb      	strb	r3, [r7, #23]
 800dc0a:	e027      	b.n	800dc5c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	0f1b      	lsrs	r3, r3, #28
 800dc10:	2b09      	cmp	r3, #9
 800dc12:	d80b      	bhi.n	800dc2c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800dc14:	68fb      	ldr	r3, [r7, #12]
 800dc16:	0f1b      	lsrs	r3, r3, #28
 800dc18:	b2da      	uxtb	r2, r3
 800dc1a:	7dfb      	ldrb	r3, [r7, #23]
 800dc1c:	005b      	lsls	r3, r3, #1
 800dc1e:	4619      	mov	r1, r3
 800dc20:	68bb      	ldr	r3, [r7, #8]
 800dc22:	440b      	add	r3, r1
 800dc24:	3230      	adds	r2, #48	; 0x30
 800dc26:	b2d2      	uxtb	r2, r2
 800dc28:	701a      	strb	r2, [r3, #0]
 800dc2a:	e00a      	b.n	800dc42 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800dc2c:	68fb      	ldr	r3, [r7, #12]
 800dc2e:	0f1b      	lsrs	r3, r3, #28
 800dc30:	b2da      	uxtb	r2, r3
 800dc32:	7dfb      	ldrb	r3, [r7, #23]
 800dc34:	005b      	lsls	r3, r3, #1
 800dc36:	4619      	mov	r1, r3
 800dc38:	68bb      	ldr	r3, [r7, #8]
 800dc3a:	440b      	add	r3, r1
 800dc3c:	3237      	adds	r2, #55	; 0x37
 800dc3e:	b2d2      	uxtb	r2, r2
 800dc40:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	011b      	lsls	r3, r3, #4
 800dc46:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800dc48:	7dfb      	ldrb	r3, [r7, #23]
 800dc4a:	005b      	lsls	r3, r3, #1
 800dc4c:	3301      	adds	r3, #1
 800dc4e:	68ba      	ldr	r2, [r7, #8]
 800dc50:	4413      	add	r3, r2
 800dc52:	2200      	movs	r2, #0
 800dc54:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800dc56:	7dfb      	ldrb	r3, [r7, #23]
 800dc58:	3301      	adds	r3, #1
 800dc5a:	75fb      	strb	r3, [r7, #23]
 800dc5c:	7dfa      	ldrb	r2, [r7, #23]
 800dc5e:	79fb      	ldrb	r3, [r7, #7]
 800dc60:	429a      	cmp	r2, r3
 800dc62:	d3d3      	bcc.n	800dc0c <IntToUnicode+0x18>
  }
}
 800dc64:	bf00      	nop
 800dc66:	bf00      	nop
 800dc68:	371c      	adds	r7, #28
 800dc6a:	46bd      	mov	sp, r7
 800dc6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc70:	4770      	bx	lr
	...

0800dc74 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800dc74:	b580      	push	{r7, lr}
 800dc76:	b08a      	sub	sp, #40	; 0x28
 800dc78:	af00      	add	r7, sp, #0
 800dc7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800dc7c:	f107 0314 	add.w	r3, r7, #20
 800dc80:	2200      	movs	r2, #0
 800dc82:	601a      	str	r2, [r3, #0]
 800dc84:	605a      	str	r2, [r3, #4]
 800dc86:	609a      	str	r2, [r3, #8]
 800dc88:	60da      	str	r2, [r3, #12]
 800dc8a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800dc94:	d13a      	bne.n	800dd0c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800dc96:	2300      	movs	r3, #0
 800dc98:	613b      	str	r3, [r7, #16]
 800dc9a:	4b1e      	ldr	r3, [pc, #120]	; (800dd14 <HAL_PCD_MspInit+0xa0>)
 800dc9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc9e:	4a1d      	ldr	r2, [pc, #116]	; (800dd14 <HAL_PCD_MspInit+0xa0>)
 800dca0:	f043 0301 	orr.w	r3, r3, #1
 800dca4:	6313      	str	r3, [r2, #48]	; 0x30
 800dca6:	4b1b      	ldr	r3, [pc, #108]	; (800dd14 <HAL_PCD_MspInit+0xa0>)
 800dca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dcaa:	f003 0301 	and.w	r3, r3, #1
 800dcae:	613b      	str	r3, [r7, #16]
 800dcb0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_DM_Pin|USB_DP_Pin;
 800dcb2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800dcb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800dcb8:	2302      	movs	r3, #2
 800dcba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800dcbc:	2300      	movs	r3, #0
 800dcbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800dcc0:	2303      	movs	r3, #3
 800dcc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800dcc4:	230a      	movs	r3, #10
 800dcc6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800dcc8:	f107 0314 	add.w	r3, r7, #20
 800dccc:	4619      	mov	r1, r3
 800dcce:	4812      	ldr	r0, [pc, #72]	; (800dd18 <HAL_PCD_MspInit+0xa4>)
 800dcd0:	f7f4 fc88 	bl	80025e4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800dcd4:	4b0f      	ldr	r3, [pc, #60]	; (800dd14 <HAL_PCD_MspInit+0xa0>)
 800dcd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dcd8:	4a0e      	ldr	r2, [pc, #56]	; (800dd14 <HAL_PCD_MspInit+0xa0>)
 800dcda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dcde:	6353      	str	r3, [r2, #52]	; 0x34
 800dce0:	2300      	movs	r3, #0
 800dce2:	60fb      	str	r3, [r7, #12]
 800dce4:	4b0b      	ldr	r3, [pc, #44]	; (800dd14 <HAL_PCD_MspInit+0xa0>)
 800dce6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dce8:	4a0a      	ldr	r2, [pc, #40]	; (800dd14 <HAL_PCD_MspInit+0xa0>)
 800dcea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800dcee:	6453      	str	r3, [r2, #68]	; 0x44
 800dcf0:	4b08      	ldr	r3, [pc, #32]	; (800dd14 <HAL_PCD_MspInit+0xa0>)
 800dcf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800dcf4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800dcf8:	60fb      	str	r3, [r7, #12]
 800dcfa:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800dcfc:	2200      	movs	r2, #0
 800dcfe:	2100      	movs	r1, #0
 800dd00:	2043      	movs	r0, #67	; 0x43
 800dd02:	f7f4 fc38 	bl	8002576 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800dd06:	2043      	movs	r0, #67	; 0x43
 800dd08:	f7f4 fc51 	bl	80025ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800dd0c:	bf00      	nop
 800dd0e:	3728      	adds	r7, #40	; 0x28
 800dd10:	46bd      	mov	sp, r7
 800dd12:	bd80      	pop	{r7, pc}
 800dd14:	40023800 	.word	0x40023800
 800dd18:	40020000 	.word	0x40020000

0800dd1c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd1c:	b580      	push	{r7, lr}
 800dd1e:	b082      	sub	sp, #8
 800dd20:	af00      	add	r7, sp, #0
 800dd22:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800dd24:	687b      	ldr	r3, [r7, #4]
 800dd26:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800dd30:	4619      	mov	r1, r3
 800dd32:	4610      	mov	r0, r2
 800dd34:	f7fc f8b7 	bl	8009ea6 <USBD_LL_SetupStage>
}
 800dd38:	bf00      	nop
 800dd3a:	3708      	adds	r7, #8
 800dd3c:	46bd      	mov	sp, r7
 800dd3e:	bd80      	pop	{r7, pc}

0800dd40 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd40:	b580      	push	{r7, lr}
 800dd42:	b082      	sub	sp, #8
 800dd44:	af00      	add	r7, sp, #0
 800dd46:	6078      	str	r0, [r7, #4]
 800dd48:	460b      	mov	r3, r1
 800dd4a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800dd52:	78fa      	ldrb	r2, [r7, #3]
 800dd54:	6879      	ldr	r1, [r7, #4]
 800dd56:	4613      	mov	r3, r2
 800dd58:	00db      	lsls	r3, r3, #3
 800dd5a:	4413      	add	r3, r2
 800dd5c:	009b      	lsls	r3, r3, #2
 800dd5e:	440b      	add	r3, r1
 800dd60:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800dd64:	681a      	ldr	r2, [r3, #0]
 800dd66:	78fb      	ldrb	r3, [r7, #3]
 800dd68:	4619      	mov	r1, r3
 800dd6a:	f7fc f8f1 	bl	8009f50 <USBD_LL_DataOutStage>
}
 800dd6e:	bf00      	nop
 800dd70:	3708      	adds	r7, #8
 800dd72:	46bd      	mov	sp, r7
 800dd74:	bd80      	pop	{r7, pc}

0800dd76 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dd76:	b580      	push	{r7, lr}
 800dd78:	b082      	sub	sp, #8
 800dd7a:	af00      	add	r7, sp, #0
 800dd7c:	6078      	str	r0, [r7, #4]
 800dd7e:	460b      	mov	r3, r1
 800dd80:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800dd88:	78fa      	ldrb	r2, [r7, #3]
 800dd8a:	6879      	ldr	r1, [r7, #4]
 800dd8c:	4613      	mov	r3, r2
 800dd8e:	00db      	lsls	r3, r3, #3
 800dd90:	4413      	add	r3, r2
 800dd92:	009b      	lsls	r3, r3, #2
 800dd94:	440b      	add	r3, r1
 800dd96:	334c      	adds	r3, #76	; 0x4c
 800dd98:	681a      	ldr	r2, [r3, #0]
 800dd9a:	78fb      	ldrb	r3, [r7, #3]
 800dd9c:	4619      	mov	r1, r3
 800dd9e:	f7fc f98a 	bl	800a0b6 <USBD_LL_DataInStage>
}
 800dda2:	bf00      	nop
 800dda4:	3708      	adds	r7, #8
 800dda6:	46bd      	mov	sp, r7
 800dda8:	bd80      	pop	{r7, pc}

0800ddaa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ddaa:	b580      	push	{r7, lr}
 800ddac:	b082      	sub	sp, #8
 800ddae:	af00      	add	r7, sp, #0
 800ddb0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ddb8:	4618      	mov	r0, r3
 800ddba:	f7fc fabe 	bl	800a33a <USBD_LL_SOF>
}
 800ddbe:	bf00      	nop
 800ddc0:	3708      	adds	r7, #8
 800ddc2:	46bd      	mov	sp, r7
 800ddc4:	bd80      	pop	{r7, pc}

0800ddc6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ddc6:	b580      	push	{r7, lr}
 800ddc8:	b084      	sub	sp, #16
 800ddca:	af00      	add	r7, sp, #0
 800ddcc:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ddce:	2301      	movs	r3, #1
 800ddd0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	68db      	ldr	r3, [r3, #12]
 800ddd6:	2b02      	cmp	r3, #2
 800ddd8:	d001      	beq.n	800ddde <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800ddda:	f7f3 ff70 	bl	8001cbe <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800dde4:	7bfa      	ldrb	r2, [r7, #15]
 800dde6:	4611      	mov	r1, r2
 800dde8:	4618      	mov	r0, r3
 800ddea:	f7fc fa68 	bl	800a2be <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800ddf4:	4618      	mov	r0, r3
 800ddf6:	f7fc fa10 	bl	800a21a <USBD_LL_Reset>
}
 800ddfa:	bf00      	nop
 800ddfc:	3710      	adds	r7, #16
 800ddfe:	46bd      	mov	sp, r7
 800de00:	bd80      	pop	{r7, pc}
	...

0800de04 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de04:	b580      	push	{r7, lr}
 800de06:	b082      	sub	sp, #8
 800de08:	af00      	add	r7, sp, #0
 800de0a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800de12:	4618      	mov	r0, r3
 800de14:	f7fc fa63 	bl	800a2de <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	681b      	ldr	r3, [r3, #0]
 800de1c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800de20:	681b      	ldr	r3, [r3, #0]
 800de22:	687a      	ldr	r2, [r7, #4]
 800de24:	6812      	ldr	r2, [r2, #0]
 800de26:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800de2a:	f043 0301 	orr.w	r3, r3, #1
 800de2e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	6a1b      	ldr	r3, [r3, #32]
 800de34:	2b00      	cmp	r3, #0
 800de36:	d005      	beq.n	800de44 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800de38:	4b04      	ldr	r3, [pc, #16]	; (800de4c <HAL_PCD_SuspendCallback+0x48>)
 800de3a:	691b      	ldr	r3, [r3, #16]
 800de3c:	4a03      	ldr	r2, [pc, #12]	; (800de4c <HAL_PCD_SuspendCallback+0x48>)
 800de3e:	f043 0306 	orr.w	r3, r3, #6
 800de42:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800de44:	bf00      	nop
 800de46:	3708      	adds	r7, #8
 800de48:	46bd      	mov	sp, r7
 800de4a:	bd80      	pop	{r7, pc}
 800de4c:	e000ed00 	.word	0xe000ed00

0800de50 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de50:	b580      	push	{r7, lr}
 800de52:	b082      	sub	sp, #8
 800de54:	af00      	add	r7, sp, #0
 800de56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800de5e:	4618      	mov	r0, r3
 800de60:	f7fc fa53 	bl	800a30a <USBD_LL_Resume>
}
 800de64:	bf00      	nop
 800de66:	3708      	adds	r7, #8
 800de68:	46bd      	mov	sp, r7
 800de6a:	bd80      	pop	{r7, pc}

0800de6c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de6c:	b580      	push	{r7, lr}
 800de6e:	b082      	sub	sp, #8
 800de70:	af00      	add	r7, sp, #0
 800de72:	6078      	str	r0, [r7, #4]
 800de74:	460b      	mov	r3, r1
 800de76:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800de7e:	78fa      	ldrb	r2, [r7, #3]
 800de80:	4611      	mov	r1, r2
 800de82:	4618      	mov	r0, r3
 800de84:	f7fc faab 	bl	800a3de <USBD_LL_IsoOUTIncomplete>
}
 800de88:	bf00      	nop
 800de8a:	3708      	adds	r7, #8
 800de8c:	46bd      	mov	sp, r7
 800de8e:	bd80      	pop	{r7, pc}

0800de90 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800de90:	b580      	push	{r7, lr}
 800de92:	b082      	sub	sp, #8
 800de94:	af00      	add	r7, sp, #0
 800de96:	6078      	str	r0, [r7, #4]
 800de98:	460b      	mov	r3, r1
 800de9a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800dea2:	78fa      	ldrb	r2, [r7, #3]
 800dea4:	4611      	mov	r1, r2
 800dea6:	4618      	mov	r0, r3
 800dea8:	f7fc fa67 	bl	800a37a <USBD_LL_IsoINIncomplete>
}
 800deac:	bf00      	nop
 800deae:	3708      	adds	r7, #8
 800deb0:	46bd      	mov	sp, r7
 800deb2:	bd80      	pop	{r7, pc}

0800deb4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800deb4:	b580      	push	{r7, lr}
 800deb6:	b082      	sub	sp, #8
 800deb8:	af00      	add	r7, sp, #0
 800deba:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800dec2:	4618      	mov	r0, r3
 800dec4:	f7fc fabd 	bl	800a442 <USBD_LL_DevConnected>
}
 800dec8:	bf00      	nop
 800deca:	3708      	adds	r7, #8
 800decc:	46bd      	mov	sp, r7
 800dece:	bd80      	pop	{r7, pc}

0800ded0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ded0:	b580      	push	{r7, lr}
 800ded2:	b082      	sub	sp, #8
 800ded4:	af00      	add	r7, sp, #0
 800ded6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800dede:	4618      	mov	r0, r3
 800dee0:	f7fc faba 	bl	800a458 <USBD_LL_DevDisconnected>
}
 800dee4:	bf00      	nop
 800dee6:	3708      	adds	r7, #8
 800dee8:	46bd      	mov	sp, r7
 800deea:	bd80      	pop	{r7, pc}

0800deec <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800deec:	b580      	push	{r7, lr}
 800deee:	b082      	sub	sp, #8
 800def0:	af00      	add	r7, sp, #0
 800def2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	781b      	ldrb	r3, [r3, #0]
 800def8:	2b00      	cmp	r3, #0
 800defa:	d13c      	bne.n	800df76 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800defc:	4a20      	ldr	r2, [pc, #128]	; (800df80 <USBD_LL_Init+0x94>)
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	4a1e      	ldr	r2, [pc, #120]	; (800df80 <USBD_LL_Init+0x94>)
 800df08:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800df0c:	4b1c      	ldr	r3, [pc, #112]	; (800df80 <USBD_LL_Init+0x94>)
 800df0e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800df12:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800df14:	4b1a      	ldr	r3, [pc, #104]	; (800df80 <USBD_LL_Init+0x94>)
 800df16:	2204      	movs	r2, #4
 800df18:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800df1a:	4b19      	ldr	r3, [pc, #100]	; (800df80 <USBD_LL_Init+0x94>)
 800df1c:	2202      	movs	r2, #2
 800df1e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800df20:	4b17      	ldr	r3, [pc, #92]	; (800df80 <USBD_LL_Init+0x94>)
 800df22:	2200      	movs	r2, #0
 800df24:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800df26:	4b16      	ldr	r3, [pc, #88]	; (800df80 <USBD_LL_Init+0x94>)
 800df28:	2202      	movs	r2, #2
 800df2a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800df2c:	4b14      	ldr	r3, [pc, #80]	; (800df80 <USBD_LL_Init+0x94>)
 800df2e:	2200      	movs	r2, #0
 800df30:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800df32:	4b13      	ldr	r3, [pc, #76]	; (800df80 <USBD_LL_Init+0x94>)
 800df34:	2200      	movs	r2, #0
 800df36:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800df38:	4b11      	ldr	r3, [pc, #68]	; (800df80 <USBD_LL_Init+0x94>)
 800df3a:	2200      	movs	r2, #0
 800df3c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800df3e:	4b10      	ldr	r3, [pc, #64]	; (800df80 <USBD_LL_Init+0x94>)
 800df40:	2200      	movs	r2, #0
 800df42:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800df44:	4b0e      	ldr	r3, [pc, #56]	; (800df80 <USBD_LL_Init+0x94>)
 800df46:	2200      	movs	r2, #0
 800df48:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800df4a:	480d      	ldr	r0, [pc, #52]	; (800df80 <USBD_LL_Init+0x94>)
 800df4c:	f7f5 ffcb 	bl	8003ee6 <HAL_PCD_Init>
 800df50:	4603      	mov	r3, r0
 800df52:	2b00      	cmp	r3, #0
 800df54:	d001      	beq.n	800df5a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800df56:	f7f3 feb2 	bl	8001cbe <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800df5a:	2180      	movs	r1, #128	; 0x80
 800df5c:	4808      	ldr	r0, [pc, #32]	; (800df80 <USBD_LL_Init+0x94>)
 800df5e:	f7f7 fa0a 	bl	8005376 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800df62:	2240      	movs	r2, #64	; 0x40
 800df64:	2100      	movs	r1, #0
 800df66:	4806      	ldr	r0, [pc, #24]	; (800df80 <USBD_LL_Init+0x94>)
 800df68:	f7f7 f9be 	bl	80052e8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800df6c:	2280      	movs	r2, #128	; 0x80
 800df6e:	2101      	movs	r1, #1
 800df70:	4803      	ldr	r0, [pc, #12]	; (800df80 <USBD_LL_Init+0x94>)
 800df72:	f7f7 f9b9 	bl	80052e8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800df76:	2300      	movs	r3, #0
}
 800df78:	4618      	mov	r0, r3
 800df7a:	3708      	adds	r7, #8
 800df7c:	46bd      	mov	sp, r7
 800df7e:	bd80      	pop	{r7, pc}
 800df80:	20000d70 	.word	0x20000d70

0800df84 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800df84:	b580      	push	{r7, lr}
 800df86:	b084      	sub	sp, #16
 800df88:	af00      	add	r7, sp, #0
 800df8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800df8c:	2300      	movs	r3, #0
 800df8e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800df90:	2300      	movs	r3, #0
 800df92:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800df9a:	4618      	mov	r0, r3
 800df9c:	f7f6 f8c0 	bl	8004120 <HAL_PCD_Start>
 800dfa0:	4603      	mov	r3, r0
 800dfa2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dfa4:	7bfb      	ldrb	r3, [r7, #15]
 800dfa6:	4618      	mov	r0, r3
 800dfa8:	f000 f930 	bl	800e20c <USBD_Get_USB_Status>
 800dfac:	4603      	mov	r3, r0
 800dfae:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dfb0:	7bbb      	ldrb	r3, [r7, #14]
}
 800dfb2:	4618      	mov	r0, r3
 800dfb4:	3710      	adds	r7, #16
 800dfb6:	46bd      	mov	sp, r7
 800dfb8:	bd80      	pop	{r7, pc}

0800dfba <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800dfba:	b580      	push	{r7, lr}
 800dfbc:	b084      	sub	sp, #16
 800dfbe:	af00      	add	r7, sp, #0
 800dfc0:	6078      	str	r0, [r7, #4]
 800dfc2:	4608      	mov	r0, r1
 800dfc4:	4611      	mov	r1, r2
 800dfc6:	461a      	mov	r2, r3
 800dfc8:	4603      	mov	r3, r0
 800dfca:	70fb      	strb	r3, [r7, #3]
 800dfcc:	460b      	mov	r3, r1
 800dfce:	70bb      	strb	r3, [r7, #2]
 800dfd0:	4613      	mov	r3, r2
 800dfd2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dfd4:	2300      	movs	r3, #0
 800dfd6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dfd8:	2300      	movs	r3, #0
 800dfda:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800dfe2:	78bb      	ldrb	r3, [r7, #2]
 800dfe4:	883a      	ldrh	r2, [r7, #0]
 800dfe6:	78f9      	ldrb	r1, [r7, #3]
 800dfe8:	f7f6 fd91 	bl	8004b0e <HAL_PCD_EP_Open>
 800dfec:	4603      	mov	r3, r0
 800dfee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800dff0:	7bfb      	ldrb	r3, [r7, #15]
 800dff2:	4618      	mov	r0, r3
 800dff4:	f000 f90a 	bl	800e20c <USBD_Get_USB_Status>
 800dff8:	4603      	mov	r3, r0
 800dffa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800dffc:	7bbb      	ldrb	r3, [r7, #14]
}
 800dffe:	4618      	mov	r0, r3
 800e000:	3710      	adds	r7, #16
 800e002:	46bd      	mov	sp, r7
 800e004:	bd80      	pop	{r7, pc}

0800e006 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e006:	b580      	push	{r7, lr}
 800e008:	b084      	sub	sp, #16
 800e00a:	af00      	add	r7, sp, #0
 800e00c:	6078      	str	r0, [r7, #4]
 800e00e:	460b      	mov	r3, r1
 800e010:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e012:	2300      	movs	r3, #0
 800e014:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e016:	2300      	movs	r3, #0
 800e018:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e01a:	687b      	ldr	r3, [r7, #4]
 800e01c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e020:	78fa      	ldrb	r2, [r7, #3]
 800e022:	4611      	mov	r1, r2
 800e024:	4618      	mov	r0, r3
 800e026:	f7f6 fdda 	bl	8004bde <HAL_PCD_EP_Close>
 800e02a:	4603      	mov	r3, r0
 800e02c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e02e:	7bfb      	ldrb	r3, [r7, #15]
 800e030:	4618      	mov	r0, r3
 800e032:	f000 f8eb 	bl	800e20c <USBD_Get_USB_Status>
 800e036:	4603      	mov	r3, r0
 800e038:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e03a:	7bbb      	ldrb	r3, [r7, #14]
}
 800e03c:	4618      	mov	r0, r3
 800e03e:	3710      	adds	r7, #16
 800e040:	46bd      	mov	sp, r7
 800e042:	bd80      	pop	{r7, pc}

0800e044 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e044:	b580      	push	{r7, lr}
 800e046:	b084      	sub	sp, #16
 800e048:	af00      	add	r7, sp, #0
 800e04a:	6078      	str	r0, [r7, #4]
 800e04c:	460b      	mov	r3, r1
 800e04e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e050:	2300      	movs	r3, #0
 800e052:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e054:	2300      	movs	r3, #0
 800e056:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e05e:	78fa      	ldrb	r2, [r7, #3]
 800e060:	4611      	mov	r1, r2
 800e062:	4618      	mov	r0, r3
 800e064:	f7f6 fe9a 	bl	8004d9c <HAL_PCD_EP_SetStall>
 800e068:	4603      	mov	r3, r0
 800e06a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e06c:	7bfb      	ldrb	r3, [r7, #15]
 800e06e:	4618      	mov	r0, r3
 800e070:	f000 f8cc 	bl	800e20c <USBD_Get_USB_Status>
 800e074:	4603      	mov	r3, r0
 800e076:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e078:	7bbb      	ldrb	r3, [r7, #14]
}
 800e07a:	4618      	mov	r0, r3
 800e07c:	3710      	adds	r7, #16
 800e07e:	46bd      	mov	sp, r7
 800e080:	bd80      	pop	{r7, pc}

0800e082 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e082:	b580      	push	{r7, lr}
 800e084:	b084      	sub	sp, #16
 800e086:	af00      	add	r7, sp, #0
 800e088:	6078      	str	r0, [r7, #4]
 800e08a:	460b      	mov	r3, r1
 800e08c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e08e:	2300      	movs	r3, #0
 800e090:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e092:	2300      	movs	r3, #0
 800e094:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e09c:	78fa      	ldrb	r2, [r7, #3]
 800e09e:	4611      	mov	r1, r2
 800e0a0:	4618      	mov	r0, r3
 800e0a2:	f7f6 fedf 	bl	8004e64 <HAL_PCD_EP_ClrStall>
 800e0a6:	4603      	mov	r3, r0
 800e0a8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e0aa:	7bfb      	ldrb	r3, [r7, #15]
 800e0ac:	4618      	mov	r0, r3
 800e0ae:	f000 f8ad 	bl	800e20c <USBD_Get_USB_Status>
 800e0b2:	4603      	mov	r3, r0
 800e0b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e0b6:	7bbb      	ldrb	r3, [r7, #14]
}
 800e0b8:	4618      	mov	r0, r3
 800e0ba:	3710      	adds	r7, #16
 800e0bc:	46bd      	mov	sp, r7
 800e0be:	bd80      	pop	{r7, pc}

0800e0c0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e0c0:	b480      	push	{r7}
 800e0c2:	b085      	sub	sp, #20
 800e0c4:	af00      	add	r7, sp, #0
 800e0c6:	6078      	str	r0, [r7, #4]
 800e0c8:	460b      	mov	r3, r1
 800e0ca:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e0cc:	687b      	ldr	r3, [r7, #4]
 800e0ce:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e0d2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e0d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	da0b      	bge.n	800e0f4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e0dc:	78fb      	ldrb	r3, [r7, #3]
 800e0de:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e0e2:	68f9      	ldr	r1, [r7, #12]
 800e0e4:	4613      	mov	r3, r2
 800e0e6:	00db      	lsls	r3, r3, #3
 800e0e8:	4413      	add	r3, r2
 800e0ea:	009b      	lsls	r3, r3, #2
 800e0ec:	440b      	add	r3, r1
 800e0ee:	333e      	adds	r3, #62	; 0x3e
 800e0f0:	781b      	ldrb	r3, [r3, #0]
 800e0f2:	e00b      	b.n	800e10c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e0f4:	78fb      	ldrb	r3, [r7, #3]
 800e0f6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e0fa:	68f9      	ldr	r1, [r7, #12]
 800e0fc:	4613      	mov	r3, r2
 800e0fe:	00db      	lsls	r3, r3, #3
 800e100:	4413      	add	r3, r2
 800e102:	009b      	lsls	r3, r3, #2
 800e104:	440b      	add	r3, r1
 800e106:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800e10a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e10c:	4618      	mov	r0, r3
 800e10e:	3714      	adds	r7, #20
 800e110:	46bd      	mov	sp, r7
 800e112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e116:	4770      	bx	lr

0800e118 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e118:	b580      	push	{r7, lr}
 800e11a:	b084      	sub	sp, #16
 800e11c:	af00      	add	r7, sp, #0
 800e11e:	6078      	str	r0, [r7, #4]
 800e120:	460b      	mov	r3, r1
 800e122:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e124:	2300      	movs	r3, #0
 800e126:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e128:	2300      	movs	r3, #0
 800e12a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800e132:	78fa      	ldrb	r2, [r7, #3]
 800e134:	4611      	mov	r1, r2
 800e136:	4618      	mov	r0, r3
 800e138:	f7f6 fcc4 	bl	8004ac4 <HAL_PCD_SetAddress>
 800e13c:	4603      	mov	r3, r0
 800e13e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e140:	7bfb      	ldrb	r3, [r7, #15]
 800e142:	4618      	mov	r0, r3
 800e144:	f000 f862 	bl	800e20c <USBD_Get_USB_Status>
 800e148:	4603      	mov	r3, r0
 800e14a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e14c:	7bbb      	ldrb	r3, [r7, #14]
}
 800e14e:	4618      	mov	r0, r3
 800e150:	3710      	adds	r7, #16
 800e152:	46bd      	mov	sp, r7
 800e154:	bd80      	pop	{r7, pc}

0800e156 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e156:	b580      	push	{r7, lr}
 800e158:	b086      	sub	sp, #24
 800e15a:	af00      	add	r7, sp, #0
 800e15c:	60f8      	str	r0, [r7, #12]
 800e15e:	607a      	str	r2, [r7, #4]
 800e160:	603b      	str	r3, [r7, #0]
 800e162:	460b      	mov	r3, r1
 800e164:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e166:	2300      	movs	r3, #0
 800e168:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e16a:	2300      	movs	r3, #0
 800e16c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e16e:	68fb      	ldr	r3, [r7, #12]
 800e170:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e174:	7af9      	ldrb	r1, [r7, #11]
 800e176:	683b      	ldr	r3, [r7, #0]
 800e178:	687a      	ldr	r2, [r7, #4]
 800e17a:	f7f6 fdc5 	bl	8004d08 <HAL_PCD_EP_Transmit>
 800e17e:	4603      	mov	r3, r0
 800e180:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e182:	7dfb      	ldrb	r3, [r7, #23]
 800e184:	4618      	mov	r0, r3
 800e186:	f000 f841 	bl	800e20c <USBD_Get_USB_Status>
 800e18a:	4603      	mov	r3, r0
 800e18c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e18e:	7dbb      	ldrb	r3, [r7, #22]
}
 800e190:	4618      	mov	r0, r3
 800e192:	3718      	adds	r7, #24
 800e194:	46bd      	mov	sp, r7
 800e196:	bd80      	pop	{r7, pc}

0800e198 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e198:	b580      	push	{r7, lr}
 800e19a:	b086      	sub	sp, #24
 800e19c:	af00      	add	r7, sp, #0
 800e19e:	60f8      	str	r0, [r7, #12]
 800e1a0:	607a      	str	r2, [r7, #4]
 800e1a2:	603b      	str	r3, [r7, #0]
 800e1a4:	460b      	mov	r3, r1
 800e1a6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e1a8:	2300      	movs	r3, #0
 800e1aa:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e1ac:	2300      	movs	r3, #0
 800e1ae:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e1b0:	68fb      	ldr	r3, [r7, #12]
 800e1b2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800e1b6:	7af9      	ldrb	r1, [r7, #11]
 800e1b8:	683b      	ldr	r3, [r7, #0]
 800e1ba:	687a      	ldr	r2, [r7, #4]
 800e1bc:	f7f6 fd59 	bl	8004c72 <HAL_PCD_EP_Receive>
 800e1c0:	4603      	mov	r3, r0
 800e1c2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e1c4:	7dfb      	ldrb	r3, [r7, #23]
 800e1c6:	4618      	mov	r0, r3
 800e1c8:	f000 f820 	bl	800e20c <USBD_Get_USB_Status>
 800e1cc:	4603      	mov	r3, r0
 800e1ce:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e1d0:	7dbb      	ldrb	r3, [r7, #22]
}
 800e1d2:	4618      	mov	r0, r3
 800e1d4:	3718      	adds	r7, #24
 800e1d6:	46bd      	mov	sp, r7
 800e1d8:	bd80      	pop	{r7, pc}
	...

0800e1dc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e1dc:	b480      	push	{r7}
 800e1de:	b083      	sub	sp, #12
 800e1e0:	af00      	add	r7, sp, #0
 800e1e2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e1e4:	4b03      	ldr	r3, [pc, #12]	; (800e1f4 <USBD_static_malloc+0x18>)
}
 800e1e6:	4618      	mov	r0, r3
 800e1e8:	370c      	adds	r7, #12
 800e1ea:	46bd      	mov	sp, r7
 800e1ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1f0:	4770      	bx	lr
 800e1f2:	bf00      	nop
 800e1f4:	2000127c 	.word	0x2000127c

0800e1f8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e1f8:	b480      	push	{r7}
 800e1fa:	b083      	sub	sp, #12
 800e1fc:	af00      	add	r7, sp, #0
 800e1fe:	6078      	str	r0, [r7, #4]

}
 800e200:	bf00      	nop
 800e202:	370c      	adds	r7, #12
 800e204:	46bd      	mov	sp, r7
 800e206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e20a:	4770      	bx	lr

0800e20c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e20c:	b480      	push	{r7}
 800e20e:	b085      	sub	sp, #20
 800e210:	af00      	add	r7, sp, #0
 800e212:	4603      	mov	r3, r0
 800e214:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e216:	2300      	movs	r3, #0
 800e218:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e21a:	79fb      	ldrb	r3, [r7, #7]
 800e21c:	2b03      	cmp	r3, #3
 800e21e:	d817      	bhi.n	800e250 <USBD_Get_USB_Status+0x44>
 800e220:	a201      	add	r2, pc, #4	; (adr r2, 800e228 <USBD_Get_USB_Status+0x1c>)
 800e222:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e226:	bf00      	nop
 800e228:	0800e239 	.word	0x0800e239
 800e22c:	0800e23f 	.word	0x0800e23f
 800e230:	0800e245 	.word	0x0800e245
 800e234:	0800e24b 	.word	0x0800e24b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e238:	2300      	movs	r3, #0
 800e23a:	73fb      	strb	r3, [r7, #15]
    break;
 800e23c:	e00b      	b.n	800e256 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e23e:	2303      	movs	r3, #3
 800e240:	73fb      	strb	r3, [r7, #15]
    break;
 800e242:	e008      	b.n	800e256 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e244:	2301      	movs	r3, #1
 800e246:	73fb      	strb	r3, [r7, #15]
    break;
 800e248:	e005      	b.n	800e256 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e24a:	2303      	movs	r3, #3
 800e24c:	73fb      	strb	r3, [r7, #15]
    break;
 800e24e:	e002      	b.n	800e256 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e250:	2303      	movs	r3, #3
 800e252:	73fb      	strb	r3, [r7, #15]
    break;
 800e254:	bf00      	nop
  }
  return usb_status;
 800e256:	7bfb      	ldrb	r3, [r7, #15]
}
 800e258:	4618      	mov	r0, r3
 800e25a:	3714      	adds	r7, #20
 800e25c:	46bd      	mov	sp, r7
 800e25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e262:	4770      	bx	lr

0800e264 <__errno>:
 800e264:	4b01      	ldr	r3, [pc, #4]	; (800e26c <__errno+0x8>)
 800e266:	6818      	ldr	r0, [r3, #0]
 800e268:	4770      	bx	lr
 800e26a:	bf00      	nop
 800e26c:	20000130 	.word	0x20000130

0800e270 <__libc_init_array>:
 800e270:	b570      	push	{r4, r5, r6, lr}
 800e272:	4d0d      	ldr	r5, [pc, #52]	; (800e2a8 <__libc_init_array+0x38>)
 800e274:	4c0d      	ldr	r4, [pc, #52]	; (800e2ac <__libc_init_array+0x3c>)
 800e276:	1b64      	subs	r4, r4, r5
 800e278:	10a4      	asrs	r4, r4, #2
 800e27a:	2600      	movs	r6, #0
 800e27c:	42a6      	cmp	r6, r4
 800e27e:	d109      	bne.n	800e294 <__libc_init_array+0x24>
 800e280:	4d0b      	ldr	r5, [pc, #44]	; (800e2b0 <__libc_init_array+0x40>)
 800e282:	4c0c      	ldr	r4, [pc, #48]	; (800e2b4 <__libc_init_array+0x44>)
 800e284:	f001 fa14 	bl	800f6b0 <_init>
 800e288:	1b64      	subs	r4, r4, r5
 800e28a:	10a4      	asrs	r4, r4, #2
 800e28c:	2600      	movs	r6, #0
 800e28e:	42a6      	cmp	r6, r4
 800e290:	d105      	bne.n	800e29e <__libc_init_array+0x2e>
 800e292:	bd70      	pop	{r4, r5, r6, pc}
 800e294:	f855 3b04 	ldr.w	r3, [r5], #4
 800e298:	4798      	blx	r3
 800e29a:	3601      	adds	r6, #1
 800e29c:	e7ee      	b.n	800e27c <__libc_init_array+0xc>
 800e29e:	f855 3b04 	ldr.w	r3, [r5], #4
 800e2a2:	4798      	blx	r3
 800e2a4:	3601      	adds	r6, #1
 800e2a6:	e7f2      	b.n	800e28e <__libc_init_array+0x1e>
 800e2a8:	080122e8 	.word	0x080122e8
 800e2ac:	080122e8 	.word	0x080122e8
 800e2b0:	080122e8 	.word	0x080122e8
 800e2b4:	080122ec 	.word	0x080122ec

0800e2b8 <memset>:
 800e2b8:	4402      	add	r2, r0
 800e2ba:	4603      	mov	r3, r0
 800e2bc:	4293      	cmp	r3, r2
 800e2be:	d100      	bne.n	800e2c2 <memset+0xa>
 800e2c0:	4770      	bx	lr
 800e2c2:	f803 1b01 	strb.w	r1, [r3], #1
 800e2c6:	e7f9      	b.n	800e2bc <memset+0x4>

0800e2c8 <iprintf>:
 800e2c8:	b40f      	push	{r0, r1, r2, r3}
 800e2ca:	4b0a      	ldr	r3, [pc, #40]	; (800e2f4 <iprintf+0x2c>)
 800e2cc:	b513      	push	{r0, r1, r4, lr}
 800e2ce:	681c      	ldr	r4, [r3, #0]
 800e2d0:	b124      	cbz	r4, 800e2dc <iprintf+0x14>
 800e2d2:	69a3      	ldr	r3, [r4, #24]
 800e2d4:	b913      	cbnz	r3, 800e2dc <iprintf+0x14>
 800e2d6:	4620      	mov	r0, r4
 800e2d8:	f000 fa92 	bl	800e800 <__sinit>
 800e2dc:	ab05      	add	r3, sp, #20
 800e2de:	9a04      	ldr	r2, [sp, #16]
 800e2e0:	68a1      	ldr	r1, [r4, #8]
 800e2e2:	9301      	str	r3, [sp, #4]
 800e2e4:	4620      	mov	r0, r4
 800e2e6:	f000 fdf7 	bl	800eed8 <_vfiprintf_r>
 800e2ea:	b002      	add	sp, #8
 800e2ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e2f0:	b004      	add	sp, #16
 800e2f2:	4770      	bx	lr
 800e2f4:	20000130 	.word	0x20000130

0800e2f8 <_puts_r>:
 800e2f8:	b570      	push	{r4, r5, r6, lr}
 800e2fa:	460e      	mov	r6, r1
 800e2fc:	4605      	mov	r5, r0
 800e2fe:	b118      	cbz	r0, 800e308 <_puts_r+0x10>
 800e300:	6983      	ldr	r3, [r0, #24]
 800e302:	b90b      	cbnz	r3, 800e308 <_puts_r+0x10>
 800e304:	f000 fa7c 	bl	800e800 <__sinit>
 800e308:	69ab      	ldr	r3, [r5, #24]
 800e30a:	68ac      	ldr	r4, [r5, #8]
 800e30c:	b913      	cbnz	r3, 800e314 <_puts_r+0x1c>
 800e30e:	4628      	mov	r0, r5
 800e310:	f000 fa76 	bl	800e800 <__sinit>
 800e314:	4b2c      	ldr	r3, [pc, #176]	; (800e3c8 <_puts_r+0xd0>)
 800e316:	429c      	cmp	r4, r3
 800e318:	d120      	bne.n	800e35c <_puts_r+0x64>
 800e31a:	686c      	ldr	r4, [r5, #4]
 800e31c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e31e:	07db      	lsls	r3, r3, #31
 800e320:	d405      	bmi.n	800e32e <_puts_r+0x36>
 800e322:	89a3      	ldrh	r3, [r4, #12]
 800e324:	0598      	lsls	r0, r3, #22
 800e326:	d402      	bmi.n	800e32e <_puts_r+0x36>
 800e328:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e32a:	f000 fb07 	bl	800e93c <__retarget_lock_acquire_recursive>
 800e32e:	89a3      	ldrh	r3, [r4, #12]
 800e330:	0719      	lsls	r1, r3, #28
 800e332:	d51d      	bpl.n	800e370 <_puts_r+0x78>
 800e334:	6923      	ldr	r3, [r4, #16]
 800e336:	b1db      	cbz	r3, 800e370 <_puts_r+0x78>
 800e338:	3e01      	subs	r6, #1
 800e33a:	68a3      	ldr	r3, [r4, #8]
 800e33c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e340:	3b01      	subs	r3, #1
 800e342:	60a3      	str	r3, [r4, #8]
 800e344:	bb39      	cbnz	r1, 800e396 <_puts_r+0x9e>
 800e346:	2b00      	cmp	r3, #0
 800e348:	da38      	bge.n	800e3bc <_puts_r+0xc4>
 800e34a:	4622      	mov	r2, r4
 800e34c:	210a      	movs	r1, #10
 800e34e:	4628      	mov	r0, r5
 800e350:	f000 f87c 	bl	800e44c <__swbuf_r>
 800e354:	3001      	adds	r0, #1
 800e356:	d011      	beq.n	800e37c <_puts_r+0x84>
 800e358:	250a      	movs	r5, #10
 800e35a:	e011      	b.n	800e380 <_puts_r+0x88>
 800e35c:	4b1b      	ldr	r3, [pc, #108]	; (800e3cc <_puts_r+0xd4>)
 800e35e:	429c      	cmp	r4, r3
 800e360:	d101      	bne.n	800e366 <_puts_r+0x6e>
 800e362:	68ac      	ldr	r4, [r5, #8]
 800e364:	e7da      	b.n	800e31c <_puts_r+0x24>
 800e366:	4b1a      	ldr	r3, [pc, #104]	; (800e3d0 <_puts_r+0xd8>)
 800e368:	429c      	cmp	r4, r3
 800e36a:	bf08      	it	eq
 800e36c:	68ec      	ldreq	r4, [r5, #12]
 800e36e:	e7d5      	b.n	800e31c <_puts_r+0x24>
 800e370:	4621      	mov	r1, r4
 800e372:	4628      	mov	r0, r5
 800e374:	f000 f8bc 	bl	800e4f0 <__swsetup_r>
 800e378:	2800      	cmp	r0, #0
 800e37a:	d0dd      	beq.n	800e338 <_puts_r+0x40>
 800e37c:	f04f 35ff 	mov.w	r5, #4294967295
 800e380:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e382:	07da      	lsls	r2, r3, #31
 800e384:	d405      	bmi.n	800e392 <_puts_r+0x9a>
 800e386:	89a3      	ldrh	r3, [r4, #12]
 800e388:	059b      	lsls	r3, r3, #22
 800e38a:	d402      	bmi.n	800e392 <_puts_r+0x9a>
 800e38c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e38e:	f000 fad6 	bl	800e93e <__retarget_lock_release_recursive>
 800e392:	4628      	mov	r0, r5
 800e394:	bd70      	pop	{r4, r5, r6, pc}
 800e396:	2b00      	cmp	r3, #0
 800e398:	da04      	bge.n	800e3a4 <_puts_r+0xac>
 800e39a:	69a2      	ldr	r2, [r4, #24]
 800e39c:	429a      	cmp	r2, r3
 800e39e:	dc06      	bgt.n	800e3ae <_puts_r+0xb6>
 800e3a0:	290a      	cmp	r1, #10
 800e3a2:	d004      	beq.n	800e3ae <_puts_r+0xb6>
 800e3a4:	6823      	ldr	r3, [r4, #0]
 800e3a6:	1c5a      	adds	r2, r3, #1
 800e3a8:	6022      	str	r2, [r4, #0]
 800e3aa:	7019      	strb	r1, [r3, #0]
 800e3ac:	e7c5      	b.n	800e33a <_puts_r+0x42>
 800e3ae:	4622      	mov	r2, r4
 800e3b0:	4628      	mov	r0, r5
 800e3b2:	f000 f84b 	bl	800e44c <__swbuf_r>
 800e3b6:	3001      	adds	r0, #1
 800e3b8:	d1bf      	bne.n	800e33a <_puts_r+0x42>
 800e3ba:	e7df      	b.n	800e37c <_puts_r+0x84>
 800e3bc:	6823      	ldr	r3, [r4, #0]
 800e3be:	250a      	movs	r5, #10
 800e3c0:	1c5a      	adds	r2, r3, #1
 800e3c2:	6022      	str	r2, [r4, #0]
 800e3c4:	701d      	strb	r5, [r3, #0]
 800e3c6:	e7db      	b.n	800e380 <_puts_r+0x88>
 800e3c8:	0801226c 	.word	0x0801226c
 800e3cc:	0801228c 	.word	0x0801228c
 800e3d0:	0801224c 	.word	0x0801224c

0800e3d4 <puts>:
 800e3d4:	4b02      	ldr	r3, [pc, #8]	; (800e3e0 <puts+0xc>)
 800e3d6:	4601      	mov	r1, r0
 800e3d8:	6818      	ldr	r0, [r3, #0]
 800e3da:	f7ff bf8d 	b.w	800e2f8 <_puts_r>
 800e3de:	bf00      	nop
 800e3e0:	20000130 	.word	0x20000130

0800e3e4 <sniprintf>:
 800e3e4:	b40c      	push	{r2, r3}
 800e3e6:	b530      	push	{r4, r5, lr}
 800e3e8:	4b17      	ldr	r3, [pc, #92]	; (800e448 <sniprintf+0x64>)
 800e3ea:	1e0c      	subs	r4, r1, #0
 800e3ec:	681d      	ldr	r5, [r3, #0]
 800e3ee:	b09d      	sub	sp, #116	; 0x74
 800e3f0:	da08      	bge.n	800e404 <sniprintf+0x20>
 800e3f2:	238b      	movs	r3, #139	; 0x8b
 800e3f4:	602b      	str	r3, [r5, #0]
 800e3f6:	f04f 30ff 	mov.w	r0, #4294967295
 800e3fa:	b01d      	add	sp, #116	; 0x74
 800e3fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800e400:	b002      	add	sp, #8
 800e402:	4770      	bx	lr
 800e404:	f44f 7302 	mov.w	r3, #520	; 0x208
 800e408:	f8ad 3014 	strh.w	r3, [sp, #20]
 800e40c:	bf14      	ite	ne
 800e40e:	f104 33ff 	addne.w	r3, r4, #4294967295
 800e412:	4623      	moveq	r3, r4
 800e414:	9304      	str	r3, [sp, #16]
 800e416:	9307      	str	r3, [sp, #28]
 800e418:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800e41c:	9002      	str	r0, [sp, #8]
 800e41e:	9006      	str	r0, [sp, #24]
 800e420:	f8ad 3016 	strh.w	r3, [sp, #22]
 800e424:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800e426:	ab21      	add	r3, sp, #132	; 0x84
 800e428:	a902      	add	r1, sp, #8
 800e42a:	4628      	mov	r0, r5
 800e42c:	9301      	str	r3, [sp, #4]
 800e42e:	f000 fc29 	bl	800ec84 <_svfiprintf_r>
 800e432:	1c43      	adds	r3, r0, #1
 800e434:	bfbc      	itt	lt
 800e436:	238b      	movlt	r3, #139	; 0x8b
 800e438:	602b      	strlt	r3, [r5, #0]
 800e43a:	2c00      	cmp	r4, #0
 800e43c:	d0dd      	beq.n	800e3fa <sniprintf+0x16>
 800e43e:	9b02      	ldr	r3, [sp, #8]
 800e440:	2200      	movs	r2, #0
 800e442:	701a      	strb	r2, [r3, #0]
 800e444:	e7d9      	b.n	800e3fa <sniprintf+0x16>
 800e446:	bf00      	nop
 800e448:	20000130 	.word	0x20000130

0800e44c <__swbuf_r>:
 800e44c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e44e:	460e      	mov	r6, r1
 800e450:	4614      	mov	r4, r2
 800e452:	4605      	mov	r5, r0
 800e454:	b118      	cbz	r0, 800e45e <__swbuf_r+0x12>
 800e456:	6983      	ldr	r3, [r0, #24]
 800e458:	b90b      	cbnz	r3, 800e45e <__swbuf_r+0x12>
 800e45a:	f000 f9d1 	bl	800e800 <__sinit>
 800e45e:	4b21      	ldr	r3, [pc, #132]	; (800e4e4 <__swbuf_r+0x98>)
 800e460:	429c      	cmp	r4, r3
 800e462:	d12b      	bne.n	800e4bc <__swbuf_r+0x70>
 800e464:	686c      	ldr	r4, [r5, #4]
 800e466:	69a3      	ldr	r3, [r4, #24]
 800e468:	60a3      	str	r3, [r4, #8]
 800e46a:	89a3      	ldrh	r3, [r4, #12]
 800e46c:	071a      	lsls	r2, r3, #28
 800e46e:	d52f      	bpl.n	800e4d0 <__swbuf_r+0x84>
 800e470:	6923      	ldr	r3, [r4, #16]
 800e472:	b36b      	cbz	r3, 800e4d0 <__swbuf_r+0x84>
 800e474:	6923      	ldr	r3, [r4, #16]
 800e476:	6820      	ldr	r0, [r4, #0]
 800e478:	1ac0      	subs	r0, r0, r3
 800e47a:	6963      	ldr	r3, [r4, #20]
 800e47c:	b2f6      	uxtb	r6, r6
 800e47e:	4283      	cmp	r3, r0
 800e480:	4637      	mov	r7, r6
 800e482:	dc04      	bgt.n	800e48e <__swbuf_r+0x42>
 800e484:	4621      	mov	r1, r4
 800e486:	4628      	mov	r0, r5
 800e488:	f000 f926 	bl	800e6d8 <_fflush_r>
 800e48c:	bb30      	cbnz	r0, 800e4dc <__swbuf_r+0x90>
 800e48e:	68a3      	ldr	r3, [r4, #8]
 800e490:	3b01      	subs	r3, #1
 800e492:	60a3      	str	r3, [r4, #8]
 800e494:	6823      	ldr	r3, [r4, #0]
 800e496:	1c5a      	adds	r2, r3, #1
 800e498:	6022      	str	r2, [r4, #0]
 800e49a:	701e      	strb	r6, [r3, #0]
 800e49c:	6963      	ldr	r3, [r4, #20]
 800e49e:	3001      	adds	r0, #1
 800e4a0:	4283      	cmp	r3, r0
 800e4a2:	d004      	beq.n	800e4ae <__swbuf_r+0x62>
 800e4a4:	89a3      	ldrh	r3, [r4, #12]
 800e4a6:	07db      	lsls	r3, r3, #31
 800e4a8:	d506      	bpl.n	800e4b8 <__swbuf_r+0x6c>
 800e4aa:	2e0a      	cmp	r6, #10
 800e4ac:	d104      	bne.n	800e4b8 <__swbuf_r+0x6c>
 800e4ae:	4621      	mov	r1, r4
 800e4b0:	4628      	mov	r0, r5
 800e4b2:	f000 f911 	bl	800e6d8 <_fflush_r>
 800e4b6:	b988      	cbnz	r0, 800e4dc <__swbuf_r+0x90>
 800e4b8:	4638      	mov	r0, r7
 800e4ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e4bc:	4b0a      	ldr	r3, [pc, #40]	; (800e4e8 <__swbuf_r+0x9c>)
 800e4be:	429c      	cmp	r4, r3
 800e4c0:	d101      	bne.n	800e4c6 <__swbuf_r+0x7a>
 800e4c2:	68ac      	ldr	r4, [r5, #8]
 800e4c4:	e7cf      	b.n	800e466 <__swbuf_r+0x1a>
 800e4c6:	4b09      	ldr	r3, [pc, #36]	; (800e4ec <__swbuf_r+0xa0>)
 800e4c8:	429c      	cmp	r4, r3
 800e4ca:	bf08      	it	eq
 800e4cc:	68ec      	ldreq	r4, [r5, #12]
 800e4ce:	e7ca      	b.n	800e466 <__swbuf_r+0x1a>
 800e4d0:	4621      	mov	r1, r4
 800e4d2:	4628      	mov	r0, r5
 800e4d4:	f000 f80c 	bl	800e4f0 <__swsetup_r>
 800e4d8:	2800      	cmp	r0, #0
 800e4da:	d0cb      	beq.n	800e474 <__swbuf_r+0x28>
 800e4dc:	f04f 37ff 	mov.w	r7, #4294967295
 800e4e0:	e7ea      	b.n	800e4b8 <__swbuf_r+0x6c>
 800e4e2:	bf00      	nop
 800e4e4:	0801226c 	.word	0x0801226c
 800e4e8:	0801228c 	.word	0x0801228c
 800e4ec:	0801224c 	.word	0x0801224c

0800e4f0 <__swsetup_r>:
 800e4f0:	4b32      	ldr	r3, [pc, #200]	; (800e5bc <__swsetup_r+0xcc>)
 800e4f2:	b570      	push	{r4, r5, r6, lr}
 800e4f4:	681d      	ldr	r5, [r3, #0]
 800e4f6:	4606      	mov	r6, r0
 800e4f8:	460c      	mov	r4, r1
 800e4fa:	b125      	cbz	r5, 800e506 <__swsetup_r+0x16>
 800e4fc:	69ab      	ldr	r3, [r5, #24]
 800e4fe:	b913      	cbnz	r3, 800e506 <__swsetup_r+0x16>
 800e500:	4628      	mov	r0, r5
 800e502:	f000 f97d 	bl	800e800 <__sinit>
 800e506:	4b2e      	ldr	r3, [pc, #184]	; (800e5c0 <__swsetup_r+0xd0>)
 800e508:	429c      	cmp	r4, r3
 800e50a:	d10f      	bne.n	800e52c <__swsetup_r+0x3c>
 800e50c:	686c      	ldr	r4, [r5, #4]
 800e50e:	89a3      	ldrh	r3, [r4, #12]
 800e510:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e514:	0719      	lsls	r1, r3, #28
 800e516:	d42c      	bmi.n	800e572 <__swsetup_r+0x82>
 800e518:	06dd      	lsls	r5, r3, #27
 800e51a:	d411      	bmi.n	800e540 <__swsetup_r+0x50>
 800e51c:	2309      	movs	r3, #9
 800e51e:	6033      	str	r3, [r6, #0]
 800e520:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e524:	81a3      	strh	r3, [r4, #12]
 800e526:	f04f 30ff 	mov.w	r0, #4294967295
 800e52a:	e03e      	b.n	800e5aa <__swsetup_r+0xba>
 800e52c:	4b25      	ldr	r3, [pc, #148]	; (800e5c4 <__swsetup_r+0xd4>)
 800e52e:	429c      	cmp	r4, r3
 800e530:	d101      	bne.n	800e536 <__swsetup_r+0x46>
 800e532:	68ac      	ldr	r4, [r5, #8]
 800e534:	e7eb      	b.n	800e50e <__swsetup_r+0x1e>
 800e536:	4b24      	ldr	r3, [pc, #144]	; (800e5c8 <__swsetup_r+0xd8>)
 800e538:	429c      	cmp	r4, r3
 800e53a:	bf08      	it	eq
 800e53c:	68ec      	ldreq	r4, [r5, #12]
 800e53e:	e7e6      	b.n	800e50e <__swsetup_r+0x1e>
 800e540:	0758      	lsls	r0, r3, #29
 800e542:	d512      	bpl.n	800e56a <__swsetup_r+0x7a>
 800e544:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e546:	b141      	cbz	r1, 800e55a <__swsetup_r+0x6a>
 800e548:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e54c:	4299      	cmp	r1, r3
 800e54e:	d002      	beq.n	800e556 <__swsetup_r+0x66>
 800e550:	4630      	mov	r0, r6
 800e552:	f000 fa5b 	bl	800ea0c <_free_r>
 800e556:	2300      	movs	r3, #0
 800e558:	6363      	str	r3, [r4, #52]	; 0x34
 800e55a:	89a3      	ldrh	r3, [r4, #12]
 800e55c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e560:	81a3      	strh	r3, [r4, #12]
 800e562:	2300      	movs	r3, #0
 800e564:	6063      	str	r3, [r4, #4]
 800e566:	6923      	ldr	r3, [r4, #16]
 800e568:	6023      	str	r3, [r4, #0]
 800e56a:	89a3      	ldrh	r3, [r4, #12]
 800e56c:	f043 0308 	orr.w	r3, r3, #8
 800e570:	81a3      	strh	r3, [r4, #12]
 800e572:	6923      	ldr	r3, [r4, #16]
 800e574:	b94b      	cbnz	r3, 800e58a <__swsetup_r+0x9a>
 800e576:	89a3      	ldrh	r3, [r4, #12]
 800e578:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e57c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e580:	d003      	beq.n	800e58a <__swsetup_r+0x9a>
 800e582:	4621      	mov	r1, r4
 800e584:	4630      	mov	r0, r6
 800e586:	f000 fa01 	bl	800e98c <__smakebuf_r>
 800e58a:	89a0      	ldrh	r0, [r4, #12]
 800e58c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e590:	f010 0301 	ands.w	r3, r0, #1
 800e594:	d00a      	beq.n	800e5ac <__swsetup_r+0xbc>
 800e596:	2300      	movs	r3, #0
 800e598:	60a3      	str	r3, [r4, #8]
 800e59a:	6963      	ldr	r3, [r4, #20]
 800e59c:	425b      	negs	r3, r3
 800e59e:	61a3      	str	r3, [r4, #24]
 800e5a0:	6923      	ldr	r3, [r4, #16]
 800e5a2:	b943      	cbnz	r3, 800e5b6 <__swsetup_r+0xc6>
 800e5a4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e5a8:	d1ba      	bne.n	800e520 <__swsetup_r+0x30>
 800e5aa:	bd70      	pop	{r4, r5, r6, pc}
 800e5ac:	0781      	lsls	r1, r0, #30
 800e5ae:	bf58      	it	pl
 800e5b0:	6963      	ldrpl	r3, [r4, #20]
 800e5b2:	60a3      	str	r3, [r4, #8]
 800e5b4:	e7f4      	b.n	800e5a0 <__swsetup_r+0xb0>
 800e5b6:	2000      	movs	r0, #0
 800e5b8:	e7f7      	b.n	800e5aa <__swsetup_r+0xba>
 800e5ba:	bf00      	nop
 800e5bc:	20000130 	.word	0x20000130
 800e5c0:	0801226c 	.word	0x0801226c
 800e5c4:	0801228c 	.word	0x0801228c
 800e5c8:	0801224c 	.word	0x0801224c

0800e5cc <__sflush_r>:
 800e5cc:	898a      	ldrh	r2, [r1, #12]
 800e5ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e5d2:	4605      	mov	r5, r0
 800e5d4:	0710      	lsls	r0, r2, #28
 800e5d6:	460c      	mov	r4, r1
 800e5d8:	d458      	bmi.n	800e68c <__sflush_r+0xc0>
 800e5da:	684b      	ldr	r3, [r1, #4]
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	dc05      	bgt.n	800e5ec <__sflush_r+0x20>
 800e5e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	dc02      	bgt.n	800e5ec <__sflush_r+0x20>
 800e5e6:	2000      	movs	r0, #0
 800e5e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e5ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e5ee:	2e00      	cmp	r6, #0
 800e5f0:	d0f9      	beq.n	800e5e6 <__sflush_r+0x1a>
 800e5f2:	2300      	movs	r3, #0
 800e5f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e5f8:	682f      	ldr	r7, [r5, #0]
 800e5fa:	602b      	str	r3, [r5, #0]
 800e5fc:	d032      	beq.n	800e664 <__sflush_r+0x98>
 800e5fe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e600:	89a3      	ldrh	r3, [r4, #12]
 800e602:	075a      	lsls	r2, r3, #29
 800e604:	d505      	bpl.n	800e612 <__sflush_r+0x46>
 800e606:	6863      	ldr	r3, [r4, #4]
 800e608:	1ac0      	subs	r0, r0, r3
 800e60a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e60c:	b10b      	cbz	r3, 800e612 <__sflush_r+0x46>
 800e60e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e610:	1ac0      	subs	r0, r0, r3
 800e612:	2300      	movs	r3, #0
 800e614:	4602      	mov	r2, r0
 800e616:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e618:	6a21      	ldr	r1, [r4, #32]
 800e61a:	4628      	mov	r0, r5
 800e61c:	47b0      	blx	r6
 800e61e:	1c43      	adds	r3, r0, #1
 800e620:	89a3      	ldrh	r3, [r4, #12]
 800e622:	d106      	bne.n	800e632 <__sflush_r+0x66>
 800e624:	6829      	ldr	r1, [r5, #0]
 800e626:	291d      	cmp	r1, #29
 800e628:	d82c      	bhi.n	800e684 <__sflush_r+0xb8>
 800e62a:	4a2a      	ldr	r2, [pc, #168]	; (800e6d4 <__sflush_r+0x108>)
 800e62c:	40ca      	lsrs	r2, r1
 800e62e:	07d6      	lsls	r6, r2, #31
 800e630:	d528      	bpl.n	800e684 <__sflush_r+0xb8>
 800e632:	2200      	movs	r2, #0
 800e634:	6062      	str	r2, [r4, #4]
 800e636:	04d9      	lsls	r1, r3, #19
 800e638:	6922      	ldr	r2, [r4, #16]
 800e63a:	6022      	str	r2, [r4, #0]
 800e63c:	d504      	bpl.n	800e648 <__sflush_r+0x7c>
 800e63e:	1c42      	adds	r2, r0, #1
 800e640:	d101      	bne.n	800e646 <__sflush_r+0x7a>
 800e642:	682b      	ldr	r3, [r5, #0]
 800e644:	b903      	cbnz	r3, 800e648 <__sflush_r+0x7c>
 800e646:	6560      	str	r0, [r4, #84]	; 0x54
 800e648:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e64a:	602f      	str	r7, [r5, #0]
 800e64c:	2900      	cmp	r1, #0
 800e64e:	d0ca      	beq.n	800e5e6 <__sflush_r+0x1a>
 800e650:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e654:	4299      	cmp	r1, r3
 800e656:	d002      	beq.n	800e65e <__sflush_r+0x92>
 800e658:	4628      	mov	r0, r5
 800e65a:	f000 f9d7 	bl	800ea0c <_free_r>
 800e65e:	2000      	movs	r0, #0
 800e660:	6360      	str	r0, [r4, #52]	; 0x34
 800e662:	e7c1      	b.n	800e5e8 <__sflush_r+0x1c>
 800e664:	6a21      	ldr	r1, [r4, #32]
 800e666:	2301      	movs	r3, #1
 800e668:	4628      	mov	r0, r5
 800e66a:	47b0      	blx	r6
 800e66c:	1c41      	adds	r1, r0, #1
 800e66e:	d1c7      	bne.n	800e600 <__sflush_r+0x34>
 800e670:	682b      	ldr	r3, [r5, #0]
 800e672:	2b00      	cmp	r3, #0
 800e674:	d0c4      	beq.n	800e600 <__sflush_r+0x34>
 800e676:	2b1d      	cmp	r3, #29
 800e678:	d001      	beq.n	800e67e <__sflush_r+0xb2>
 800e67a:	2b16      	cmp	r3, #22
 800e67c:	d101      	bne.n	800e682 <__sflush_r+0xb6>
 800e67e:	602f      	str	r7, [r5, #0]
 800e680:	e7b1      	b.n	800e5e6 <__sflush_r+0x1a>
 800e682:	89a3      	ldrh	r3, [r4, #12]
 800e684:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e688:	81a3      	strh	r3, [r4, #12]
 800e68a:	e7ad      	b.n	800e5e8 <__sflush_r+0x1c>
 800e68c:	690f      	ldr	r7, [r1, #16]
 800e68e:	2f00      	cmp	r7, #0
 800e690:	d0a9      	beq.n	800e5e6 <__sflush_r+0x1a>
 800e692:	0793      	lsls	r3, r2, #30
 800e694:	680e      	ldr	r6, [r1, #0]
 800e696:	bf08      	it	eq
 800e698:	694b      	ldreq	r3, [r1, #20]
 800e69a:	600f      	str	r7, [r1, #0]
 800e69c:	bf18      	it	ne
 800e69e:	2300      	movne	r3, #0
 800e6a0:	eba6 0807 	sub.w	r8, r6, r7
 800e6a4:	608b      	str	r3, [r1, #8]
 800e6a6:	f1b8 0f00 	cmp.w	r8, #0
 800e6aa:	dd9c      	ble.n	800e5e6 <__sflush_r+0x1a>
 800e6ac:	6a21      	ldr	r1, [r4, #32]
 800e6ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e6b0:	4643      	mov	r3, r8
 800e6b2:	463a      	mov	r2, r7
 800e6b4:	4628      	mov	r0, r5
 800e6b6:	47b0      	blx	r6
 800e6b8:	2800      	cmp	r0, #0
 800e6ba:	dc06      	bgt.n	800e6ca <__sflush_r+0xfe>
 800e6bc:	89a3      	ldrh	r3, [r4, #12]
 800e6be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e6c2:	81a3      	strh	r3, [r4, #12]
 800e6c4:	f04f 30ff 	mov.w	r0, #4294967295
 800e6c8:	e78e      	b.n	800e5e8 <__sflush_r+0x1c>
 800e6ca:	4407      	add	r7, r0
 800e6cc:	eba8 0800 	sub.w	r8, r8, r0
 800e6d0:	e7e9      	b.n	800e6a6 <__sflush_r+0xda>
 800e6d2:	bf00      	nop
 800e6d4:	20400001 	.word	0x20400001

0800e6d8 <_fflush_r>:
 800e6d8:	b538      	push	{r3, r4, r5, lr}
 800e6da:	690b      	ldr	r3, [r1, #16]
 800e6dc:	4605      	mov	r5, r0
 800e6de:	460c      	mov	r4, r1
 800e6e0:	b913      	cbnz	r3, 800e6e8 <_fflush_r+0x10>
 800e6e2:	2500      	movs	r5, #0
 800e6e4:	4628      	mov	r0, r5
 800e6e6:	bd38      	pop	{r3, r4, r5, pc}
 800e6e8:	b118      	cbz	r0, 800e6f2 <_fflush_r+0x1a>
 800e6ea:	6983      	ldr	r3, [r0, #24]
 800e6ec:	b90b      	cbnz	r3, 800e6f2 <_fflush_r+0x1a>
 800e6ee:	f000 f887 	bl	800e800 <__sinit>
 800e6f2:	4b14      	ldr	r3, [pc, #80]	; (800e744 <_fflush_r+0x6c>)
 800e6f4:	429c      	cmp	r4, r3
 800e6f6:	d11b      	bne.n	800e730 <_fflush_r+0x58>
 800e6f8:	686c      	ldr	r4, [r5, #4]
 800e6fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	d0ef      	beq.n	800e6e2 <_fflush_r+0xa>
 800e702:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e704:	07d0      	lsls	r0, r2, #31
 800e706:	d404      	bmi.n	800e712 <_fflush_r+0x3a>
 800e708:	0599      	lsls	r1, r3, #22
 800e70a:	d402      	bmi.n	800e712 <_fflush_r+0x3a>
 800e70c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e70e:	f000 f915 	bl	800e93c <__retarget_lock_acquire_recursive>
 800e712:	4628      	mov	r0, r5
 800e714:	4621      	mov	r1, r4
 800e716:	f7ff ff59 	bl	800e5cc <__sflush_r>
 800e71a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e71c:	07da      	lsls	r2, r3, #31
 800e71e:	4605      	mov	r5, r0
 800e720:	d4e0      	bmi.n	800e6e4 <_fflush_r+0xc>
 800e722:	89a3      	ldrh	r3, [r4, #12]
 800e724:	059b      	lsls	r3, r3, #22
 800e726:	d4dd      	bmi.n	800e6e4 <_fflush_r+0xc>
 800e728:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e72a:	f000 f908 	bl	800e93e <__retarget_lock_release_recursive>
 800e72e:	e7d9      	b.n	800e6e4 <_fflush_r+0xc>
 800e730:	4b05      	ldr	r3, [pc, #20]	; (800e748 <_fflush_r+0x70>)
 800e732:	429c      	cmp	r4, r3
 800e734:	d101      	bne.n	800e73a <_fflush_r+0x62>
 800e736:	68ac      	ldr	r4, [r5, #8]
 800e738:	e7df      	b.n	800e6fa <_fflush_r+0x22>
 800e73a:	4b04      	ldr	r3, [pc, #16]	; (800e74c <_fflush_r+0x74>)
 800e73c:	429c      	cmp	r4, r3
 800e73e:	bf08      	it	eq
 800e740:	68ec      	ldreq	r4, [r5, #12]
 800e742:	e7da      	b.n	800e6fa <_fflush_r+0x22>
 800e744:	0801226c 	.word	0x0801226c
 800e748:	0801228c 	.word	0x0801228c
 800e74c:	0801224c 	.word	0x0801224c

0800e750 <std>:
 800e750:	2300      	movs	r3, #0
 800e752:	b510      	push	{r4, lr}
 800e754:	4604      	mov	r4, r0
 800e756:	e9c0 3300 	strd	r3, r3, [r0]
 800e75a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e75e:	6083      	str	r3, [r0, #8]
 800e760:	8181      	strh	r1, [r0, #12]
 800e762:	6643      	str	r3, [r0, #100]	; 0x64
 800e764:	81c2      	strh	r2, [r0, #14]
 800e766:	6183      	str	r3, [r0, #24]
 800e768:	4619      	mov	r1, r3
 800e76a:	2208      	movs	r2, #8
 800e76c:	305c      	adds	r0, #92	; 0x5c
 800e76e:	f7ff fda3 	bl	800e2b8 <memset>
 800e772:	4b05      	ldr	r3, [pc, #20]	; (800e788 <std+0x38>)
 800e774:	6263      	str	r3, [r4, #36]	; 0x24
 800e776:	4b05      	ldr	r3, [pc, #20]	; (800e78c <std+0x3c>)
 800e778:	62a3      	str	r3, [r4, #40]	; 0x28
 800e77a:	4b05      	ldr	r3, [pc, #20]	; (800e790 <std+0x40>)
 800e77c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e77e:	4b05      	ldr	r3, [pc, #20]	; (800e794 <std+0x44>)
 800e780:	6224      	str	r4, [r4, #32]
 800e782:	6323      	str	r3, [r4, #48]	; 0x30
 800e784:	bd10      	pop	{r4, pc}
 800e786:	bf00      	nop
 800e788:	0800f481 	.word	0x0800f481
 800e78c:	0800f4a3 	.word	0x0800f4a3
 800e790:	0800f4db 	.word	0x0800f4db
 800e794:	0800f4ff 	.word	0x0800f4ff

0800e798 <_cleanup_r>:
 800e798:	4901      	ldr	r1, [pc, #4]	; (800e7a0 <_cleanup_r+0x8>)
 800e79a:	f000 b8af 	b.w	800e8fc <_fwalk_reent>
 800e79e:	bf00      	nop
 800e7a0:	0800e6d9 	.word	0x0800e6d9

0800e7a4 <__sfmoreglue>:
 800e7a4:	b570      	push	{r4, r5, r6, lr}
 800e7a6:	2268      	movs	r2, #104	; 0x68
 800e7a8:	1e4d      	subs	r5, r1, #1
 800e7aa:	4355      	muls	r5, r2
 800e7ac:	460e      	mov	r6, r1
 800e7ae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e7b2:	f000 f997 	bl	800eae4 <_malloc_r>
 800e7b6:	4604      	mov	r4, r0
 800e7b8:	b140      	cbz	r0, 800e7cc <__sfmoreglue+0x28>
 800e7ba:	2100      	movs	r1, #0
 800e7bc:	e9c0 1600 	strd	r1, r6, [r0]
 800e7c0:	300c      	adds	r0, #12
 800e7c2:	60a0      	str	r0, [r4, #8]
 800e7c4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e7c8:	f7ff fd76 	bl	800e2b8 <memset>
 800e7cc:	4620      	mov	r0, r4
 800e7ce:	bd70      	pop	{r4, r5, r6, pc}

0800e7d0 <__sfp_lock_acquire>:
 800e7d0:	4801      	ldr	r0, [pc, #4]	; (800e7d8 <__sfp_lock_acquire+0x8>)
 800e7d2:	f000 b8b3 	b.w	800e93c <__retarget_lock_acquire_recursive>
 800e7d6:	bf00      	nop
 800e7d8:	20001291 	.word	0x20001291

0800e7dc <__sfp_lock_release>:
 800e7dc:	4801      	ldr	r0, [pc, #4]	; (800e7e4 <__sfp_lock_release+0x8>)
 800e7de:	f000 b8ae 	b.w	800e93e <__retarget_lock_release_recursive>
 800e7e2:	bf00      	nop
 800e7e4:	20001291 	.word	0x20001291

0800e7e8 <__sinit_lock_acquire>:
 800e7e8:	4801      	ldr	r0, [pc, #4]	; (800e7f0 <__sinit_lock_acquire+0x8>)
 800e7ea:	f000 b8a7 	b.w	800e93c <__retarget_lock_acquire_recursive>
 800e7ee:	bf00      	nop
 800e7f0:	20001292 	.word	0x20001292

0800e7f4 <__sinit_lock_release>:
 800e7f4:	4801      	ldr	r0, [pc, #4]	; (800e7fc <__sinit_lock_release+0x8>)
 800e7f6:	f000 b8a2 	b.w	800e93e <__retarget_lock_release_recursive>
 800e7fa:	bf00      	nop
 800e7fc:	20001292 	.word	0x20001292

0800e800 <__sinit>:
 800e800:	b510      	push	{r4, lr}
 800e802:	4604      	mov	r4, r0
 800e804:	f7ff fff0 	bl	800e7e8 <__sinit_lock_acquire>
 800e808:	69a3      	ldr	r3, [r4, #24]
 800e80a:	b11b      	cbz	r3, 800e814 <__sinit+0x14>
 800e80c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e810:	f7ff bff0 	b.w	800e7f4 <__sinit_lock_release>
 800e814:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e818:	6523      	str	r3, [r4, #80]	; 0x50
 800e81a:	4b13      	ldr	r3, [pc, #76]	; (800e868 <__sinit+0x68>)
 800e81c:	4a13      	ldr	r2, [pc, #76]	; (800e86c <__sinit+0x6c>)
 800e81e:	681b      	ldr	r3, [r3, #0]
 800e820:	62a2      	str	r2, [r4, #40]	; 0x28
 800e822:	42a3      	cmp	r3, r4
 800e824:	bf04      	itt	eq
 800e826:	2301      	moveq	r3, #1
 800e828:	61a3      	streq	r3, [r4, #24]
 800e82a:	4620      	mov	r0, r4
 800e82c:	f000 f820 	bl	800e870 <__sfp>
 800e830:	6060      	str	r0, [r4, #4]
 800e832:	4620      	mov	r0, r4
 800e834:	f000 f81c 	bl	800e870 <__sfp>
 800e838:	60a0      	str	r0, [r4, #8]
 800e83a:	4620      	mov	r0, r4
 800e83c:	f000 f818 	bl	800e870 <__sfp>
 800e840:	2200      	movs	r2, #0
 800e842:	60e0      	str	r0, [r4, #12]
 800e844:	2104      	movs	r1, #4
 800e846:	6860      	ldr	r0, [r4, #4]
 800e848:	f7ff ff82 	bl	800e750 <std>
 800e84c:	68a0      	ldr	r0, [r4, #8]
 800e84e:	2201      	movs	r2, #1
 800e850:	2109      	movs	r1, #9
 800e852:	f7ff ff7d 	bl	800e750 <std>
 800e856:	68e0      	ldr	r0, [r4, #12]
 800e858:	2202      	movs	r2, #2
 800e85a:	2112      	movs	r1, #18
 800e85c:	f7ff ff78 	bl	800e750 <std>
 800e860:	2301      	movs	r3, #1
 800e862:	61a3      	str	r3, [r4, #24]
 800e864:	e7d2      	b.n	800e80c <__sinit+0xc>
 800e866:	bf00      	nop
 800e868:	08012248 	.word	0x08012248
 800e86c:	0800e799 	.word	0x0800e799

0800e870 <__sfp>:
 800e870:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e872:	4607      	mov	r7, r0
 800e874:	f7ff ffac 	bl	800e7d0 <__sfp_lock_acquire>
 800e878:	4b1e      	ldr	r3, [pc, #120]	; (800e8f4 <__sfp+0x84>)
 800e87a:	681e      	ldr	r6, [r3, #0]
 800e87c:	69b3      	ldr	r3, [r6, #24]
 800e87e:	b913      	cbnz	r3, 800e886 <__sfp+0x16>
 800e880:	4630      	mov	r0, r6
 800e882:	f7ff ffbd 	bl	800e800 <__sinit>
 800e886:	3648      	adds	r6, #72	; 0x48
 800e888:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e88c:	3b01      	subs	r3, #1
 800e88e:	d503      	bpl.n	800e898 <__sfp+0x28>
 800e890:	6833      	ldr	r3, [r6, #0]
 800e892:	b30b      	cbz	r3, 800e8d8 <__sfp+0x68>
 800e894:	6836      	ldr	r6, [r6, #0]
 800e896:	e7f7      	b.n	800e888 <__sfp+0x18>
 800e898:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e89c:	b9d5      	cbnz	r5, 800e8d4 <__sfp+0x64>
 800e89e:	4b16      	ldr	r3, [pc, #88]	; (800e8f8 <__sfp+0x88>)
 800e8a0:	60e3      	str	r3, [r4, #12]
 800e8a2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e8a6:	6665      	str	r5, [r4, #100]	; 0x64
 800e8a8:	f000 f847 	bl	800e93a <__retarget_lock_init_recursive>
 800e8ac:	f7ff ff96 	bl	800e7dc <__sfp_lock_release>
 800e8b0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e8b4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e8b8:	6025      	str	r5, [r4, #0]
 800e8ba:	61a5      	str	r5, [r4, #24]
 800e8bc:	2208      	movs	r2, #8
 800e8be:	4629      	mov	r1, r5
 800e8c0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e8c4:	f7ff fcf8 	bl	800e2b8 <memset>
 800e8c8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e8cc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e8d0:	4620      	mov	r0, r4
 800e8d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e8d4:	3468      	adds	r4, #104	; 0x68
 800e8d6:	e7d9      	b.n	800e88c <__sfp+0x1c>
 800e8d8:	2104      	movs	r1, #4
 800e8da:	4638      	mov	r0, r7
 800e8dc:	f7ff ff62 	bl	800e7a4 <__sfmoreglue>
 800e8e0:	4604      	mov	r4, r0
 800e8e2:	6030      	str	r0, [r6, #0]
 800e8e4:	2800      	cmp	r0, #0
 800e8e6:	d1d5      	bne.n	800e894 <__sfp+0x24>
 800e8e8:	f7ff ff78 	bl	800e7dc <__sfp_lock_release>
 800e8ec:	230c      	movs	r3, #12
 800e8ee:	603b      	str	r3, [r7, #0]
 800e8f0:	e7ee      	b.n	800e8d0 <__sfp+0x60>
 800e8f2:	bf00      	nop
 800e8f4:	08012248 	.word	0x08012248
 800e8f8:	ffff0001 	.word	0xffff0001

0800e8fc <_fwalk_reent>:
 800e8fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e900:	4606      	mov	r6, r0
 800e902:	4688      	mov	r8, r1
 800e904:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e908:	2700      	movs	r7, #0
 800e90a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e90e:	f1b9 0901 	subs.w	r9, r9, #1
 800e912:	d505      	bpl.n	800e920 <_fwalk_reent+0x24>
 800e914:	6824      	ldr	r4, [r4, #0]
 800e916:	2c00      	cmp	r4, #0
 800e918:	d1f7      	bne.n	800e90a <_fwalk_reent+0xe>
 800e91a:	4638      	mov	r0, r7
 800e91c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e920:	89ab      	ldrh	r3, [r5, #12]
 800e922:	2b01      	cmp	r3, #1
 800e924:	d907      	bls.n	800e936 <_fwalk_reent+0x3a>
 800e926:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e92a:	3301      	adds	r3, #1
 800e92c:	d003      	beq.n	800e936 <_fwalk_reent+0x3a>
 800e92e:	4629      	mov	r1, r5
 800e930:	4630      	mov	r0, r6
 800e932:	47c0      	blx	r8
 800e934:	4307      	orrs	r7, r0
 800e936:	3568      	adds	r5, #104	; 0x68
 800e938:	e7e9      	b.n	800e90e <_fwalk_reent+0x12>

0800e93a <__retarget_lock_init_recursive>:
 800e93a:	4770      	bx	lr

0800e93c <__retarget_lock_acquire_recursive>:
 800e93c:	4770      	bx	lr

0800e93e <__retarget_lock_release_recursive>:
 800e93e:	4770      	bx	lr

0800e940 <__swhatbuf_r>:
 800e940:	b570      	push	{r4, r5, r6, lr}
 800e942:	460e      	mov	r6, r1
 800e944:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e948:	2900      	cmp	r1, #0
 800e94a:	b096      	sub	sp, #88	; 0x58
 800e94c:	4614      	mov	r4, r2
 800e94e:	461d      	mov	r5, r3
 800e950:	da08      	bge.n	800e964 <__swhatbuf_r+0x24>
 800e952:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800e956:	2200      	movs	r2, #0
 800e958:	602a      	str	r2, [r5, #0]
 800e95a:	061a      	lsls	r2, r3, #24
 800e95c:	d410      	bmi.n	800e980 <__swhatbuf_r+0x40>
 800e95e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e962:	e00e      	b.n	800e982 <__swhatbuf_r+0x42>
 800e964:	466a      	mov	r2, sp
 800e966:	f000 fdf1 	bl	800f54c <_fstat_r>
 800e96a:	2800      	cmp	r0, #0
 800e96c:	dbf1      	blt.n	800e952 <__swhatbuf_r+0x12>
 800e96e:	9a01      	ldr	r2, [sp, #4]
 800e970:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e974:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e978:	425a      	negs	r2, r3
 800e97a:	415a      	adcs	r2, r3
 800e97c:	602a      	str	r2, [r5, #0]
 800e97e:	e7ee      	b.n	800e95e <__swhatbuf_r+0x1e>
 800e980:	2340      	movs	r3, #64	; 0x40
 800e982:	2000      	movs	r0, #0
 800e984:	6023      	str	r3, [r4, #0]
 800e986:	b016      	add	sp, #88	; 0x58
 800e988:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e98c <__smakebuf_r>:
 800e98c:	898b      	ldrh	r3, [r1, #12]
 800e98e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e990:	079d      	lsls	r5, r3, #30
 800e992:	4606      	mov	r6, r0
 800e994:	460c      	mov	r4, r1
 800e996:	d507      	bpl.n	800e9a8 <__smakebuf_r+0x1c>
 800e998:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e99c:	6023      	str	r3, [r4, #0]
 800e99e:	6123      	str	r3, [r4, #16]
 800e9a0:	2301      	movs	r3, #1
 800e9a2:	6163      	str	r3, [r4, #20]
 800e9a4:	b002      	add	sp, #8
 800e9a6:	bd70      	pop	{r4, r5, r6, pc}
 800e9a8:	ab01      	add	r3, sp, #4
 800e9aa:	466a      	mov	r2, sp
 800e9ac:	f7ff ffc8 	bl	800e940 <__swhatbuf_r>
 800e9b0:	9900      	ldr	r1, [sp, #0]
 800e9b2:	4605      	mov	r5, r0
 800e9b4:	4630      	mov	r0, r6
 800e9b6:	f000 f895 	bl	800eae4 <_malloc_r>
 800e9ba:	b948      	cbnz	r0, 800e9d0 <__smakebuf_r+0x44>
 800e9bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e9c0:	059a      	lsls	r2, r3, #22
 800e9c2:	d4ef      	bmi.n	800e9a4 <__smakebuf_r+0x18>
 800e9c4:	f023 0303 	bic.w	r3, r3, #3
 800e9c8:	f043 0302 	orr.w	r3, r3, #2
 800e9cc:	81a3      	strh	r3, [r4, #12]
 800e9ce:	e7e3      	b.n	800e998 <__smakebuf_r+0xc>
 800e9d0:	4b0d      	ldr	r3, [pc, #52]	; (800ea08 <__smakebuf_r+0x7c>)
 800e9d2:	62b3      	str	r3, [r6, #40]	; 0x28
 800e9d4:	89a3      	ldrh	r3, [r4, #12]
 800e9d6:	6020      	str	r0, [r4, #0]
 800e9d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e9dc:	81a3      	strh	r3, [r4, #12]
 800e9de:	9b00      	ldr	r3, [sp, #0]
 800e9e0:	6163      	str	r3, [r4, #20]
 800e9e2:	9b01      	ldr	r3, [sp, #4]
 800e9e4:	6120      	str	r0, [r4, #16]
 800e9e6:	b15b      	cbz	r3, 800ea00 <__smakebuf_r+0x74>
 800e9e8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e9ec:	4630      	mov	r0, r6
 800e9ee:	f000 fdbf 	bl	800f570 <_isatty_r>
 800e9f2:	b128      	cbz	r0, 800ea00 <__smakebuf_r+0x74>
 800e9f4:	89a3      	ldrh	r3, [r4, #12]
 800e9f6:	f023 0303 	bic.w	r3, r3, #3
 800e9fa:	f043 0301 	orr.w	r3, r3, #1
 800e9fe:	81a3      	strh	r3, [r4, #12]
 800ea00:	89a0      	ldrh	r0, [r4, #12]
 800ea02:	4305      	orrs	r5, r0
 800ea04:	81a5      	strh	r5, [r4, #12]
 800ea06:	e7cd      	b.n	800e9a4 <__smakebuf_r+0x18>
 800ea08:	0800e799 	.word	0x0800e799

0800ea0c <_free_r>:
 800ea0c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ea0e:	2900      	cmp	r1, #0
 800ea10:	d044      	beq.n	800ea9c <_free_r+0x90>
 800ea12:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ea16:	9001      	str	r0, [sp, #4]
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	f1a1 0404 	sub.w	r4, r1, #4
 800ea1e:	bfb8      	it	lt
 800ea20:	18e4      	addlt	r4, r4, r3
 800ea22:	f000 fdef 	bl	800f604 <__malloc_lock>
 800ea26:	4a1e      	ldr	r2, [pc, #120]	; (800eaa0 <_free_r+0x94>)
 800ea28:	9801      	ldr	r0, [sp, #4]
 800ea2a:	6813      	ldr	r3, [r2, #0]
 800ea2c:	b933      	cbnz	r3, 800ea3c <_free_r+0x30>
 800ea2e:	6063      	str	r3, [r4, #4]
 800ea30:	6014      	str	r4, [r2, #0]
 800ea32:	b003      	add	sp, #12
 800ea34:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ea38:	f000 bdea 	b.w	800f610 <__malloc_unlock>
 800ea3c:	42a3      	cmp	r3, r4
 800ea3e:	d908      	bls.n	800ea52 <_free_r+0x46>
 800ea40:	6825      	ldr	r5, [r4, #0]
 800ea42:	1961      	adds	r1, r4, r5
 800ea44:	428b      	cmp	r3, r1
 800ea46:	bf01      	itttt	eq
 800ea48:	6819      	ldreq	r1, [r3, #0]
 800ea4a:	685b      	ldreq	r3, [r3, #4]
 800ea4c:	1949      	addeq	r1, r1, r5
 800ea4e:	6021      	streq	r1, [r4, #0]
 800ea50:	e7ed      	b.n	800ea2e <_free_r+0x22>
 800ea52:	461a      	mov	r2, r3
 800ea54:	685b      	ldr	r3, [r3, #4]
 800ea56:	b10b      	cbz	r3, 800ea5c <_free_r+0x50>
 800ea58:	42a3      	cmp	r3, r4
 800ea5a:	d9fa      	bls.n	800ea52 <_free_r+0x46>
 800ea5c:	6811      	ldr	r1, [r2, #0]
 800ea5e:	1855      	adds	r5, r2, r1
 800ea60:	42a5      	cmp	r5, r4
 800ea62:	d10b      	bne.n	800ea7c <_free_r+0x70>
 800ea64:	6824      	ldr	r4, [r4, #0]
 800ea66:	4421      	add	r1, r4
 800ea68:	1854      	adds	r4, r2, r1
 800ea6a:	42a3      	cmp	r3, r4
 800ea6c:	6011      	str	r1, [r2, #0]
 800ea6e:	d1e0      	bne.n	800ea32 <_free_r+0x26>
 800ea70:	681c      	ldr	r4, [r3, #0]
 800ea72:	685b      	ldr	r3, [r3, #4]
 800ea74:	6053      	str	r3, [r2, #4]
 800ea76:	4421      	add	r1, r4
 800ea78:	6011      	str	r1, [r2, #0]
 800ea7a:	e7da      	b.n	800ea32 <_free_r+0x26>
 800ea7c:	d902      	bls.n	800ea84 <_free_r+0x78>
 800ea7e:	230c      	movs	r3, #12
 800ea80:	6003      	str	r3, [r0, #0]
 800ea82:	e7d6      	b.n	800ea32 <_free_r+0x26>
 800ea84:	6825      	ldr	r5, [r4, #0]
 800ea86:	1961      	adds	r1, r4, r5
 800ea88:	428b      	cmp	r3, r1
 800ea8a:	bf04      	itt	eq
 800ea8c:	6819      	ldreq	r1, [r3, #0]
 800ea8e:	685b      	ldreq	r3, [r3, #4]
 800ea90:	6063      	str	r3, [r4, #4]
 800ea92:	bf04      	itt	eq
 800ea94:	1949      	addeq	r1, r1, r5
 800ea96:	6021      	streq	r1, [r4, #0]
 800ea98:	6054      	str	r4, [r2, #4]
 800ea9a:	e7ca      	b.n	800ea32 <_free_r+0x26>
 800ea9c:	b003      	add	sp, #12
 800ea9e:	bd30      	pop	{r4, r5, pc}
 800eaa0:	20001294 	.word	0x20001294

0800eaa4 <sbrk_aligned>:
 800eaa4:	b570      	push	{r4, r5, r6, lr}
 800eaa6:	4e0e      	ldr	r6, [pc, #56]	; (800eae0 <sbrk_aligned+0x3c>)
 800eaa8:	460c      	mov	r4, r1
 800eaaa:	6831      	ldr	r1, [r6, #0]
 800eaac:	4605      	mov	r5, r0
 800eaae:	b911      	cbnz	r1, 800eab6 <sbrk_aligned+0x12>
 800eab0:	f000 fcd6 	bl	800f460 <_sbrk_r>
 800eab4:	6030      	str	r0, [r6, #0]
 800eab6:	4621      	mov	r1, r4
 800eab8:	4628      	mov	r0, r5
 800eaba:	f000 fcd1 	bl	800f460 <_sbrk_r>
 800eabe:	1c43      	adds	r3, r0, #1
 800eac0:	d00a      	beq.n	800ead8 <sbrk_aligned+0x34>
 800eac2:	1cc4      	adds	r4, r0, #3
 800eac4:	f024 0403 	bic.w	r4, r4, #3
 800eac8:	42a0      	cmp	r0, r4
 800eaca:	d007      	beq.n	800eadc <sbrk_aligned+0x38>
 800eacc:	1a21      	subs	r1, r4, r0
 800eace:	4628      	mov	r0, r5
 800ead0:	f000 fcc6 	bl	800f460 <_sbrk_r>
 800ead4:	3001      	adds	r0, #1
 800ead6:	d101      	bne.n	800eadc <sbrk_aligned+0x38>
 800ead8:	f04f 34ff 	mov.w	r4, #4294967295
 800eadc:	4620      	mov	r0, r4
 800eade:	bd70      	pop	{r4, r5, r6, pc}
 800eae0:	20001298 	.word	0x20001298

0800eae4 <_malloc_r>:
 800eae4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eae8:	1ccd      	adds	r5, r1, #3
 800eaea:	f025 0503 	bic.w	r5, r5, #3
 800eaee:	3508      	adds	r5, #8
 800eaf0:	2d0c      	cmp	r5, #12
 800eaf2:	bf38      	it	cc
 800eaf4:	250c      	movcc	r5, #12
 800eaf6:	2d00      	cmp	r5, #0
 800eaf8:	4607      	mov	r7, r0
 800eafa:	db01      	blt.n	800eb00 <_malloc_r+0x1c>
 800eafc:	42a9      	cmp	r1, r5
 800eafe:	d905      	bls.n	800eb0c <_malloc_r+0x28>
 800eb00:	230c      	movs	r3, #12
 800eb02:	603b      	str	r3, [r7, #0]
 800eb04:	2600      	movs	r6, #0
 800eb06:	4630      	mov	r0, r6
 800eb08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb0c:	4e2e      	ldr	r6, [pc, #184]	; (800ebc8 <_malloc_r+0xe4>)
 800eb0e:	f000 fd79 	bl	800f604 <__malloc_lock>
 800eb12:	6833      	ldr	r3, [r6, #0]
 800eb14:	461c      	mov	r4, r3
 800eb16:	bb34      	cbnz	r4, 800eb66 <_malloc_r+0x82>
 800eb18:	4629      	mov	r1, r5
 800eb1a:	4638      	mov	r0, r7
 800eb1c:	f7ff ffc2 	bl	800eaa4 <sbrk_aligned>
 800eb20:	1c43      	adds	r3, r0, #1
 800eb22:	4604      	mov	r4, r0
 800eb24:	d14d      	bne.n	800ebc2 <_malloc_r+0xde>
 800eb26:	6834      	ldr	r4, [r6, #0]
 800eb28:	4626      	mov	r6, r4
 800eb2a:	2e00      	cmp	r6, #0
 800eb2c:	d140      	bne.n	800ebb0 <_malloc_r+0xcc>
 800eb2e:	6823      	ldr	r3, [r4, #0]
 800eb30:	4631      	mov	r1, r6
 800eb32:	4638      	mov	r0, r7
 800eb34:	eb04 0803 	add.w	r8, r4, r3
 800eb38:	f000 fc92 	bl	800f460 <_sbrk_r>
 800eb3c:	4580      	cmp	r8, r0
 800eb3e:	d13a      	bne.n	800ebb6 <_malloc_r+0xd2>
 800eb40:	6821      	ldr	r1, [r4, #0]
 800eb42:	3503      	adds	r5, #3
 800eb44:	1a6d      	subs	r5, r5, r1
 800eb46:	f025 0503 	bic.w	r5, r5, #3
 800eb4a:	3508      	adds	r5, #8
 800eb4c:	2d0c      	cmp	r5, #12
 800eb4e:	bf38      	it	cc
 800eb50:	250c      	movcc	r5, #12
 800eb52:	4629      	mov	r1, r5
 800eb54:	4638      	mov	r0, r7
 800eb56:	f7ff ffa5 	bl	800eaa4 <sbrk_aligned>
 800eb5a:	3001      	adds	r0, #1
 800eb5c:	d02b      	beq.n	800ebb6 <_malloc_r+0xd2>
 800eb5e:	6823      	ldr	r3, [r4, #0]
 800eb60:	442b      	add	r3, r5
 800eb62:	6023      	str	r3, [r4, #0]
 800eb64:	e00e      	b.n	800eb84 <_malloc_r+0xa0>
 800eb66:	6822      	ldr	r2, [r4, #0]
 800eb68:	1b52      	subs	r2, r2, r5
 800eb6a:	d41e      	bmi.n	800ebaa <_malloc_r+0xc6>
 800eb6c:	2a0b      	cmp	r2, #11
 800eb6e:	d916      	bls.n	800eb9e <_malloc_r+0xba>
 800eb70:	1961      	adds	r1, r4, r5
 800eb72:	42a3      	cmp	r3, r4
 800eb74:	6025      	str	r5, [r4, #0]
 800eb76:	bf18      	it	ne
 800eb78:	6059      	strne	r1, [r3, #4]
 800eb7a:	6863      	ldr	r3, [r4, #4]
 800eb7c:	bf08      	it	eq
 800eb7e:	6031      	streq	r1, [r6, #0]
 800eb80:	5162      	str	r2, [r4, r5]
 800eb82:	604b      	str	r3, [r1, #4]
 800eb84:	4638      	mov	r0, r7
 800eb86:	f104 060b 	add.w	r6, r4, #11
 800eb8a:	f000 fd41 	bl	800f610 <__malloc_unlock>
 800eb8e:	f026 0607 	bic.w	r6, r6, #7
 800eb92:	1d23      	adds	r3, r4, #4
 800eb94:	1af2      	subs	r2, r6, r3
 800eb96:	d0b6      	beq.n	800eb06 <_malloc_r+0x22>
 800eb98:	1b9b      	subs	r3, r3, r6
 800eb9a:	50a3      	str	r3, [r4, r2]
 800eb9c:	e7b3      	b.n	800eb06 <_malloc_r+0x22>
 800eb9e:	6862      	ldr	r2, [r4, #4]
 800eba0:	42a3      	cmp	r3, r4
 800eba2:	bf0c      	ite	eq
 800eba4:	6032      	streq	r2, [r6, #0]
 800eba6:	605a      	strne	r2, [r3, #4]
 800eba8:	e7ec      	b.n	800eb84 <_malloc_r+0xa0>
 800ebaa:	4623      	mov	r3, r4
 800ebac:	6864      	ldr	r4, [r4, #4]
 800ebae:	e7b2      	b.n	800eb16 <_malloc_r+0x32>
 800ebb0:	4634      	mov	r4, r6
 800ebb2:	6876      	ldr	r6, [r6, #4]
 800ebb4:	e7b9      	b.n	800eb2a <_malloc_r+0x46>
 800ebb6:	230c      	movs	r3, #12
 800ebb8:	603b      	str	r3, [r7, #0]
 800ebba:	4638      	mov	r0, r7
 800ebbc:	f000 fd28 	bl	800f610 <__malloc_unlock>
 800ebc0:	e7a1      	b.n	800eb06 <_malloc_r+0x22>
 800ebc2:	6025      	str	r5, [r4, #0]
 800ebc4:	e7de      	b.n	800eb84 <_malloc_r+0xa0>
 800ebc6:	bf00      	nop
 800ebc8:	20001294 	.word	0x20001294

0800ebcc <__ssputs_r>:
 800ebcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ebd0:	688e      	ldr	r6, [r1, #8]
 800ebd2:	429e      	cmp	r6, r3
 800ebd4:	4682      	mov	sl, r0
 800ebd6:	460c      	mov	r4, r1
 800ebd8:	4690      	mov	r8, r2
 800ebda:	461f      	mov	r7, r3
 800ebdc:	d838      	bhi.n	800ec50 <__ssputs_r+0x84>
 800ebde:	898a      	ldrh	r2, [r1, #12]
 800ebe0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ebe4:	d032      	beq.n	800ec4c <__ssputs_r+0x80>
 800ebe6:	6825      	ldr	r5, [r4, #0]
 800ebe8:	6909      	ldr	r1, [r1, #16]
 800ebea:	eba5 0901 	sub.w	r9, r5, r1
 800ebee:	6965      	ldr	r5, [r4, #20]
 800ebf0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ebf4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ebf8:	3301      	adds	r3, #1
 800ebfa:	444b      	add	r3, r9
 800ebfc:	106d      	asrs	r5, r5, #1
 800ebfe:	429d      	cmp	r5, r3
 800ec00:	bf38      	it	cc
 800ec02:	461d      	movcc	r5, r3
 800ec04:	0553      	lsls	r3, r2, #21
 800ec06:	d531      	bpl.n	800ec6c <__ssputs_r+0xa0>
 800ec08:	4629      	mov	r1, r5
 800ec0a:	f7ff ff6b 	bl	800eae4 <_malloc_r>
 800ec0e:	4606      	mov	r6, r0
 800ec10:	b950      	cbnz	r0, 800ec28 <__ssputs_r+0x5c>
 800ec12:	230c      	movs	r3, #12
 800ec14:	f8ca 3000 	str.w	r3, [sl]
 800ec18:	89a3      	ldrh	r3, [r4, #12]
 800ec1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ec1e:	81a3      	strh	r3, [r4, #12]
 800ec20:	f04f 30ff 	mov.w	r0, #4294967295
 800ec24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec28:	6921      	ldr	r1, [r4, #16]
 800ec2a:	464a      	mov	r2, r9
 800ec2c:	f000 fcc2 	bl	800f5b4 <memcpy>
 800ec30:	89a3      	ldrh	r3, [r4, #12]
 800ec32:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ec36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ec3a:	81a3      	strh	r3, [r4, #12]
 800ec3c:	6126      	str	r6, [r4, #16]
 800ec3e:	6165      	str	r5, [r4, #20]
 800ec40:	444e      	add	r6, r9
 800ec42:	eba5 0509 	sub.w	r5, r5, r9
 800ec46:	6026      	str	r6, [r4, #0]
 800ec48:	60a5      	str	r5, [r4, #8]
 800ec4a:	463e      	mov	r6, r7
 800ec4c:	42be      	cmp	r6, r7
 800ec4e:	d900      	bls.n	800ec52 <__ssputs_r+0x86>
 800ec50:	463e      	mov	r6, r7
 800ec52:	6820      	ldr	r0, [r4, #0]
 800ec54:	4632      	mov	r2, r6
 800ec56:	4641      	mov	r1, r8
 800ec58:	f000 fcba 	bl	800f5d0 <memmove>
 800ec5c:	68a3      	ldr	r3, [r4, #8]
 800ec5e:	1b9b      	subs	r3, r3, r6
 800ec60:	60a3      	str	r3, [r4, #8]
 800ec62:	6823      	ldr	r3, [r4, #0]
 800ec64:	4433      	add	r3, r6
 800ec66:	6023      	str	r3, [r4, #0]
 800ec68:	2000      	movs	r0, #0
 800ec6a:	e7db      	b.n	800ec24 <__ssputs_r+0x58>
 800ec6c:	462a      	mov	r2, r5
 800ec6e:	f000 fcd5 	bl	800f61c <_realloc_r>
 800ec72:	4606      	mov	r6, r0
 800ec74:	2800      	cmp	r0, #0
 800ec76:	d1e1      	bne.n	800ec3c <__ssputs_r+0x70>
 800ec78:	6921      	ldr	r1, [r4, #16]
 800ec7a:	4650      	mov	r0, sl
 800ec7c:	f7ff fec6 	bl	800ea0c <_free_r>
 800ec80:	e7c7      	b.n	800ec12 <__ssputs_r+0x46>
	...

0800ec84 <_svfiprintf_r>:
 800ec84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec88:	4698      	mov	r8, r3
 800ec8a:	898b      	ldrh	r3, [r1, #12]
 800ec8c:	061b      	lsls	r3, r3, #24
 800ec8e:	b09d      	sub	sp, #116	; 0x74
 800ec90:	4607      	mov	r7, r0
 800ec92:	460d      	mov	r5, r1
 800ec94:	4614      	mov	r4, r2
 800ec96:	d50e      	bpl.n	800ecb6 <_svfiprintf_r+0x32>
 800ec98:	690b      	ldr	r3, [r1, #16]
 800ec9a:	b963      	cbnz	r3, 800ecb6 <_svfiprintf_r+0x32>
 800ec9c:	2140      	movs	r1, #64	; 0x40
 800ec9e:	f7ff ff21 	bl	800eae4 <_malloc_r>
 800eca2:	6028      	str	r0, [r5, #0]
 800eca4:	6128      	str	r0, [r5, #16]
 800eca6:	b920      	cbnz	r0, 800ecb2 <_svfiprintf_r+0x2e>
 800eca8:	230c      	movs	r3, #12
 800ecaa:	603b      	str	r3, [r7, #0]
 800ecac:	f04f 30ff 	mov.w	r0, #4294967295
 800ecb0:	e0d1      	b.n	800ee56 <_svfiprintf_r+0x1d2>
 800ecb2:	2340      	movs	r3, #64	; 0x40
 800ecb4:	616b      	str	r3, [r5, #20]
 800ecb6:	2300      	movs	r3, #0
 800ecb8:	9309      	str	r3, [sp, #36]	; 0x24
 800ecba:	2320      	movs	r3, #32
 800ecbc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ecc0:	f8cd 800c 	str.w	r8, [sp, #12]
 800ecc4:	2330      	movs	r3, #48	; 0x30
 800ecc6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ee70 <_svfiprintf_r+0x1ec>
 800ecca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ecce:	f04f 0901 	mov.w	r9, #1
 800ecd2:	4623      	mov	r3, r4
 800ecd4:	469a      	mov	sl, r3
 800ecd6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ecda:	b10a      	cbz	r2, 800ece0 <_svfiprintf_r+0x5c>
 800ecdc:	2a25      	cmp	r2, #37	; 0x25
 800ecde:	d1f9      	bne.n	800ecd4 <_svfiprintf_r+0x50>
 800ece0:	ebba 0b04 	subs.w	fp, sl, r4
 800ece4:	d00b      	beq.n	800ecfe <_svfiprintf_r+0x7a>
 800ece6:	465b      	mov	r3, fp
 800ece8:	4622      	mov	r2, r4
 800ecea:	4629      	mov	r1, r5
 800ecec:	4638      	mov	r0, r7
 800ecee:	f7ff ff6d 	bl	800ebcc <__ssputs_r>
 800ecf2:	3001      	adds	r0, #1
 800ecf4:	f000 80aa 	beq.w	800ee4c <_svfiprintf_r+0x1c8>
 800ecf8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ecfa:	445a      	add	r2, fp
 800ecfc:	9209      	str	r2, [sp, #36]	; 0x24
 800ecfe:	f89a 3000 	ldrb.w	r3, [sl]
 800ed02:	2b00      	cmp	r3, #0
 800ed04:	f000 80a2 	beq.w	800ee4c <_svfiprintf_r+0x1c8>
 800ed08:	2300      	movs	r3, #0
 800ed0a:	f04f 32ff 	mov.w	r2, #4294967295
 800ed0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ed12:	f10a 0a01 	add.w	sl, sl, #1
 800ed16:	9304      	str	r3, [sp, #16]
 800ed18:	9307      	str	r3, [sp, #28]
 800ed1a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ed1e:	931a      	str	r3, [sp, #104]	; 0x68
 800ed20:	4654      	mov	r4, sl
 800ed22:	2205      	movs	r2, #5
 800ed24:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed28:	4851      	ldr	r0, [pc, #324]	; (800ee70 <_svfiprintf_r+0x1ec>)
 800ed2a:	f7f1 fa59 	bl	80001e0 <memchr>
 800ed2e:	9a04      	ldr	r2, [sp, #16]
 800ed30:	b9d8      	cbnz	r0, 800ed6a <_svfiprintf_r+0xe6>
 800ed32:	06d0      	lsls	r0, r2, #27
 800ed34:	bf44      	itt	mi
 800ed36:	2320      	movmi	r3, #32
 800ed38:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ed3c:	0711      	lsls	r1, r2, #28
 800ed3e:	bf44      	itt	mi
 800ed40:	232b      	movmi	r3, #43	; 0x2b
 800ed42:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ed46:	f89a 3000 	ldrb.w	r3, [sl]
 800ed4a:	2b2a      	cmp	r3, #42	; 0x2a
 800ed4c:	d015      	beq.n	800ed7a <_svfiprintf_r+0xf6>
 800ed4e:	9a07      	ldr	r2, [sp, #28]
 800ed50:	4654      	mov	r4, sl
 800ed52:	2000      	movs	r0, #0
 800ed54:	f04f 0c0a 	mov.w	ip, #10
 800ed58:	4621      	mov	r1, r4
 800ed5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ed5e:	3b30      	subs	r3, #48	; 0x30
 800ed60:	2b09      	cmp	r3, #9
 800ed62:	d94e      	bls.n	800ee02 <_svfiprintf_r+0x17e>
 800ed64:	b1b0      	cbz	r0, 800ed94 <_svfiprintf_r+0x110>
 800ed66:	9207      	str	r2, [sp, #28]
 800ed68:	e014      	b.n	800ed94 <_svfiprintf_r+0x110>
 800ed6a:	eba0 0308 	sub.w	r3, r0, r8
 800ed6e:	fa09 f303 	lsl.w	r3, r9, r3
 800ed72:	4313      	orrs	r3, r2
 800ed74:	9304      	str	r3, [sp, #16]
 800ed76:	46a2      	mov	sl, r4
 800ed78:	e7d2      	b.n	800ed20 <_svfiprintf_r+0x9c>
 800ed7a:	9b03      	ldr	r3, [sp, #12]
 800ed7c:	1d19      	adds	r1, r3, #4
 800ed7e:	681b      	ldr	r3, [r3, #0]
 800ed80:	9103      	str	r1, [sp, #12]
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	bfbb      	ittet	lt
 800ed86:	425b      	neglt	r3, r3
 800ed88:	f042 0202 	orrlt.w	r2, r2, #2
 800ed8c:	9307      	strge	r3, [sp, #28]
 800ed8e:	9307      	strlt	r3, [sp, #28]
 800ed90:	bfb8      	it	lt
 800ed92:	9204      	strlt	r2, [sp, #16]
 800ed94:	7823      	ldrb	r3, [r4, #0]
 800ed96:	2b2e      	cmp	r3, #46	; 0x2e
 800ed98:	d10c      	bne.n	800edb4 <_svfiprintf_r+0x130>
 800ed9a:	7863      	ldrb	r3, [r4, #1]
 800ed9c:	2b2a      	cmp	r3, #42	; 0x2a
 800ed9e:	d135      	bne.n	800ee0c <_svfiprintf_r+0x188>
 800eda0:	9b03      	ldr	r3, [sp, #12]
 800eda2:	1d1a      	adds	r2, r3, #4
 800eda4:	681b      	ldr	r3, [r3, #0]
 800eda6:	9203      	str	r2, [sp, #12]
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	bfb8      	it	lt
 800edac:	f04f 33ff 	movlt.w	r3, #4294967295
 800edb0:	3402      	adds	r4, #2
 800edb2:	9305      	str	r3, [sp, #20]
 800edb4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ee80 <_svfiprintf_r+0x1fc>
 800edb8:	7821      	ldrb	r1, [r4, #0]
 800edba:	2203      	movs	r2, #3
 800edbc:	4650      	mov	r0, sl
 800edbe:	f7f1 fa0f 	bl	80001e0 <memchr>
 800edc2:	b140      	cbz	r0, 800edd6 <_svfiprintf_r+0x152>
 800edc4:	2340      	movs	r3, #64	; 0x40
 800edc6:	eba0 000a 	sub.w	r0, r0, sl
 800edca:	fa03 f000 	lsl.w	r0, r3, r0
 800edce:	9b04      	ldr	r3, [sp, #16]
 800edd0:	4303      	orrs	r3, r0
 800edd2:	3401      	adds	r4, #1
 800edd4:	9304      	str	r3, [sp, #16]
 800edd6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800edda:	4826      	ldr	r0, [pc, #152]	; (800ee74 <_svfiprintf_r+0x1f0>)
 800eddc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ede0:	2206      	movs	r2, #6
 800ede2:	f7f1 f9fd 	bl	80001e0 <memchr>
 800ede6:	2800      	cmp	r0, #0
 800ede8:	d038      	beq.n	800ee5c <_svfiprintf_r+0x1d8>
 800edea:	4b23      	ldr	r3, [pc, #140]	; (800ee78 <_svfiprintf_r+0x1f4>)
 800edec:	bb1b      	cbnz	r3, 800ee36 <_svfiprintf_r+0x1b2>
 800edee:	9b03      	ldr	r3, [sp, #12]
 800edf0:	3307      	adds	r3, #7
 800edf2:	f023 0307 	bic.w	r3, r3, #7
 800edf6:	3308      	adds	r3, #8
 800edf8:	9303      	str	r3, [sp, #12]
 800edfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800edfc:	4433      	add	r3, r6
 800edfe:	9309      	str	r3, [sp, #36]	; 0x24
 800ee00:	e767      	b.n	800ecd2 <_svfiprintf_r+0x4e>
 800ee02:	fb0c 3202 	mla	r2, ip, r2, r3
 800ee06:	460c      	mov	r4, r1
 800ee08:	2001      	movs	r0, #1
 800ee0a:	e7a5      	b.n	800ed58 <_svfiprintf_r+0xd4>
 800ee0c:	2300      	movs	r3, #0
 800ee0e:	3401      	adds	r4, #1
 800ee10:	9305      	str	r3, [sp, #20]
 800ee12:	4619      	mov	r1, r3
 800ee14:	f04f 0c0a 	mov.w	ip, #10
 800ee18:	4620      	mov	r0, r4
 800ee1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ee1e:	3a30      	subs	r2, #48	; 0x30
 800ee20:	2a09      	cmp	r2, #9
 800ee22:	d903      	bls.n	800ee2c <_svfiprintf_r+0x1a8>
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	d0c5      	beq.n	800edb4 <_svfiprintf_r+0x130>
 800ee28:	9105      	str	r1, [sp, #20]
 800ee2a:	e7c3      	b.n	800edb4 <_svfiprintf_r+0x130>
 800ee2c:	fb0c 2101 	mla	r1, ip, r1, r2
 800ee30:	4604      	mov	r4, r0
 800ee32:	2301      	movs	r3, #1
 800ee34:	e7f0      	b.n	800ee18 <_svfiprintf_r+0x194>
 800ee36:	ab03      	add	r3, sp, #12
 800ee38:	9300      	str	r3, [sp, #0]
 800ee3a:	462a      	mov	r2, r5
 800ee3c:	4b0f      	ldr	r3, [pc, #60]	; (800ee7c <_svfiprintf_r+0x1f8>)
 800ee3e:	a904      	add	r1, sp, #16
 800ee40:	4638      	mov	r0, r7
 800ee42:	f3af 8000 	nop.w
 800ee46:	1c42      	adds	r2, r0, #1
 800ee48:	4606      	mov	r6, r0
 800ee4a:	d1d6      	bne.n	800edfa <_svfiprintf_r+0x176>
 800ee4c:	89ab      	ldrh	r3, [r5, #12]
 800ee4e:	065b      	lsls	r3, r3, #25
 800ee50:	f53f af2c 	bmi.w	800ecac <_svfiprintf_r+0x28>
 800ee54:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ee56:	b01d      	add	sp, #116	; 0x74
 800ee58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee5c:	ab03      	add	r3, sp, #12
 800ee5e:	9300      	str	r3, [sp, #0]
 800ee60:	462a      	mov	r2, r5
 800ee62:	4b06      	ldr	r3, [pc, #24]	; (800ee7c <_svfiprintf_r+0x1f8>)
 800ee64:	a904      	add	r1, sp, #16
 800ee66:	4638      	mov	r0, r7
 800ee68:	f000 f9d4 	bl	800f214 <_printf_i>
 800ee6c:	e7eb      	b.n	800ee46 <_svfiprintf_r+0x1c2>
 800ee6e:	bf00      	nop
 800ee70:	080122ac 	.word	0x080122ac
 800ee74:	080122b6 	.word	0x080122b6
 800ee78:	00000000 	.word	0x00000000
 800ee7c:	0800ebcd 	.word	0x0800ebcd
 800ee80:	080122b2 	.word	0x080122b2

0800ee84 <__sfputc_r>:
 800ee84:	6893      	ldr	r3, [r2, #8]
 800ee86:	3b01      	subs	r3, #1
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	b410      	push	{r4}
 800ee8c:	6093      	str	r3, [r2, #8]
 800ee8e:	da08      	bge.n	800eea2 <__sfputc_r+0x1e>
 800ee90:	6994      	ldr	r4, [r2, #24]
 800ee92:	42a3      	cmp	r3, r4
 800ee94:	db01      	blt.n	800ee9a <__sfputc_r+0x16>
 800ee96:	290a      	cmp	r1, #10
 800ee98:	d103      	bne.n	800eea2 <__sfputc_r+0x1e>
 800ee9a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ee9e:	f7ff bad5 	b.w	800e44c <__swbuf_r>
 800eea2:	6813      	ldr	r3, [r2, #0]
 800eea4:	1c58      	adds	r0, r3, #1
 800eea6:	6010      	str	r0, [r2, #0]
 800eea8:	7019      	strb	r1, [r3, #0]
 800eeaa:	4608      	mov	r0, r1
 800eeac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800eeb0:	4770      	bx	lr

0800eeb2 <__sfputs_r>:
 800eeb2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eeb4:	4606      	mov	r6, r0
 800eeb6:	460f      	mov	r7, r1
 800eeb8:	4614      	mov	r4, r2
 800eeba:	18d5      	adds	r5, r2, r3
 800eebc:	42ac      	cmp	r4, r5
 800eebe:	d101      	bne.n	800eec4 <__sfputs_r+0x12>
 800eec0:	2000      	movs	r0, #0
 800eec2:	e007      	b.n	800eed4 <__sfputs_r+0x22>
 800eec4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eec8:	463a      	mov	r2, r7
 800eeca:	4630      	mov	r0, r6
 800eecc:	f7ff ffda 	bl	800ee84 <__sfputc_r>
 800eed0:	1c43      	adds	r3, r0, #1
 800eed2:	d1f3      	bne.n	800eebc <__sfputs_r+0xa>
 800eed4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800eed8 <_vfiprintf_r>:
 800eed8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eedc:	460d      	mov	r5, r1
 800eede:	b09d      	sub	sp, #116	; 0x74
 800eee0:	4614      	mov	r4, r2
 800eee2:	4698      	mov	r8, r3
 800eee4:	4606      	mov	r6, r0
 800eee6:	b118      	cbz	r0, 800eef0 <_vfiprintf_r+0x18>
 800eee8:	6983      	ldr	r3, [r0, #24]
 800eeea:	b90b      	cbnz	r3, 800eef0 <_vfiprintf_r+0x18>
 800eeec:	f7ff fc88 	bl	800e800 <__sinit>
 800eef0:	4b89      	ldr	r3, [pc, #548]	; (800f118 <_vfiprintf_r+0x240>)
 800eef2:	429d      	cmp	r5, r3
 800eef4:	d11b      	bne.n	800ef2e <_vfiprintf_r+0x56>
 800eef6:	6875      	ldr	r5, [r6, #4]
 800eef8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800eefa:	07d9      	lsls	r1, r3, #31
 800eefc:	d405      	bmi.n	800ef0a <_vfiprintf_r+0x32>
 800eefe:	89ab      	ldrh	r3, [r5, #12]
 800ef00:	059a      	lsls	r2, r3, #22
 800ef02:	d402      	bmi.n	800ef0a <_vfiprintf_r+0x32>
 800ef04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ef06:	f7ff fd19 	bl	800e93c <__retarget_lock_acquire_recursive>
 800ef0a:	89ab      	ldrh	r3, [r5, #12]
 800ef0c:	071b      	lsls	r3, r3, #28
 800ef0e:	d501      	bpl.n	800ef14 <_vfiprintf_r+0x3c>
 800ef10:	692b      	ldr	r3, [r5, #16]
 800ef12:	b9eb      	cbnz	r3, 800ef50 <_vfiprintf_r+0x78>
 800ef14:	4629      	mov	r1, r5
 800ef16:	4630      	mov	r0, r6
 800ef18:	f7ff faea 	bl	800e4f0 <__swsetup_r>
 800ef1c:	b1c0      	cbz	r0, 800ef50 <_vfiprintf_r+0x78>
 800ef1e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ef20:	07dc      	lsls	r4, r3, #31
 800ef22:	d50e      	bpl.n	800ef42 <_vfiprintf_r+0x6a>
 800ef24:	f04f 30ff 	mov.w	r0, #4294967295
 800ef28:	b01d      	add	sp, #116	; 0x74
 800ef2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef2e:	4b7b      	ldr	r3, [pc, #492]	; (800f11c <_vfiprintf_r+0x244>)
 800ef30:	429d      	cmp	r5, r3
 800ef32:	d101      	bne.n	800ef38 <_vfiprintf_r+0x60>
 800ef34:	68b5      	ldr	r5, [r6, #8]
 800ef36:	e7df      	b.n	800eef8 <_vfiprintf_r+0x20>
 800ef38:	4b79      	ldr	r3, [pc, #484]	; (800f120 <_vfiprintf_r+0x248>)
 800ef3a:	429d      	cmp	r5, r3
 800ef3c:	bf08      	it	eq
 800ef3e:	68f5      	ldreq	r5, [r6, #12]
 800ef40:	e7da      	b.n	800eef8 <_vfiprintf_r+0x20>
 800ef42:	89ab      	ldrh	r3, [r5, #12]
 800ef44:	0598      	lsls	r0, r3, #22
 800ef46:	d4ed      	bmi.n	800ef24 <_vfiprintf_r+0x4c>
 800ef48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ef4a:	f7ff fcf8 	bl	800e93e <__retarget_lock_release_recursive>
 800ef4e:	e7e9      	b.n	800ef24 <_vfiprintf_r+0x4c>
 800ef50:	2300      	movs	r3, #0
 800ef52:	9309      	str	r3, [sp, #36]	; 0x24
 800ef54:	2320      	movs	r3, #32
 800ef56:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ef5a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ef5e:	2330      	movs	r3, #48	; 0x30
 800ef60:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800f124 <_vfiprintf_r+0x24c>
 800ef64:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ef68:	f04f 0901 	mov.w	r9, #1
 800ef6c:	4623      	mov	r3, r4
 800ef6e:	469a      	mov	sl, r3
 800ef70:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ef74:	b10a      	cbz	r2, 800ef7a <_vfiprintf_r+0xa2>
 800ef76:	2a25      	cmp	r2, #37	; 0x25
 800ef78:	d1f9      	bne.n	800ef6e <_vfiprintf_r+0x96>
 800ef7a:	ebba 0b04 	subs.w	fp, sl, r4
 800ef7e:	d00b      	beq.n	800ef98 <_vfiprintf_r+0xc0>
 800ef80:	465b      	mov	r3, fp
 800ef82:	4622      	mov	r2, r4
 800ef84:	4629      	mov	r1, r5
 800ef86:	4630      	mov	r0, r6
 800ef88:	f7ff ff93 	bl	800eeb2 <__sfputs_r>
 800ef8c:	3001      	adds	r0, #1
 800ef8e:	f000 80aa 	beq.w	800f0e6 <_vfiprintf_r+0x20e>
 800ef92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ef94:	445a      	add	r2, fp
 800ef96:	9209      	str	r2, [sp, #36]	; 0x24
 800ef98:	f89a 3000 	ldrb.w	r3, [sl]
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	f000 80a2 	beq.w	800f0e6 <_vfiprintf_r+0x20e>
 800efa2:	2300      	movs	r3, #0
 800efa4:	f04f 32ff 	mov.w	r2, #4294967295
 800efa8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800efac:	f10a 0a01 	add.w	sl, sl, #1
 800efb0:	9304      	str	r3, [sp, #16]
 800efb2:	9307      	str	r3, [sp, #28]
 800efb4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800efb8:	931a      	str	r3, [sp, #104]	; 0x68
 800efba:	4654      	mov	r4, sl
 800efbc:	2205      	movs	r2, #5
 800efbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800efc2:	4858      	ldr	r0, [pc, #352]	; (800f124 <_vfiprintf_r+0x24c>)
 800efc4:	f7f1 f90c 	bl	80001e0 <memchr>
 800efc8:	9a04      	ldr	r2, [sp, #16]
 800efca:	b9d8      	cbnz	r0, 800f004 <_vfiprintf_r+0x12c>
 800efcc:	06d1      	lsls	r1, r2, #27
 800efce:	bf44      	itt	mi
 800efd0:	2320      	movmi	r3, #32
 800efd2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800efd6:	0713      	lsls	r3, r2, #28
 800efd8:	bf44      	itt	mi
 800efda:	232b      	movmi	r3, #43	; 0x2b
 800efdc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800efe0:	f89a 3000 	ldrb.w	r3, [sl]
 800efe4:	2b2a      	cmp	r3, #42	; 0x2a
 800efe6:	d015      	beq.n	800f014 <_vfiprintf_r+0x13c>
 800efe8:	9a07      	ldr	r2, [sp, #28]
 800efea:	4654      	mov	r4, sl
 800efec:	2000      	movs	r0, #0
 800efee:	f04f 0c0a 	mov.w	ip, #10
 800eff2:	4621      	mov	r1, r4
 800eff4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eff8:	3b30      	subs	r3, #48	; 0x30
 800effa:	2b09      	cmp	r3, #9
 800effc:	d94e      	bls.n	800f09c <_vfiprintf_r+0x1c4>
 800effe:	b1b0      	cbz	r0, 800f02e <_vfiprintf_r+0x156>
 800f000:	9207      	str	r2, [sp, #28]
 800f002:	e014      	b.n	800f02e <_vfiprintf_r+0x156>
 800f004:	eba0 0308 	sub.w	r3, r0, r8
 800f008:	fa09 f303 	lsl.w	r3, r9, r3
 800f00c:	4313      	orrs	r3, r2
 800f00e:	9304      	str	r3, [sp, #16]
 800f010:	46a2      	mov	sl, r4
 800f012:	e7d2      	b.n	800efba <_vfiprintf_r+0xe2>
 800f014:	9b03      	ldr	r3, [sp, #12]
 800f016:	1d19      	adds	r1, r3, #4
 800f018:	681b      	ldr	r3, [r3, #0]
 800f01a:	9103      	str	r1, [sp, #12]
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	bfbb      	ittet	lt
 800f020:	425b      	neglt	r3, r3
 800f022:	f042 0202 	orrlt.w	r2, r2, #2
 800f026:	9307      	strge	r3, [sp, #28]
 800f028:	9307      	strlt	r3, [sp, #28]
 800f02a:	bfb8      	it	lt
 800f02c:	9204      	strlt	r2, [sp, #16]
 800f02e:	7823      	ldrb	r3, [r4, #0]
 800f030:	2b2e      	cmp	r3, #46	; 0x2e
 800f032:	d10c      	bne.n	800f04e <_vfiprintf_r+0x176>
 800f034:	7863      	ldrb	r3, [r4, #1]
 800f036:	2b2a      	cmp	r3, #42	; 0x2a
 800f038:	d135      	bne.n	800f0a6 <_vfiprintf_r+0x1ce>
 800f03a:	9b03      	ldr	r3, [sp, #12]
 800f03c:	1d1a      	adds	r2, r3, #4
 800f03e:	681b      	ldr	r3, [r3, #0]
 800f040:	9203      	str	r2, [sp, #12]
 800f042:	2b00      	cmp	r3, #0
 800f044:	bfb8      	it	lt
 800f046:	f04f 33ff 	movlt.w	r3, #4294967295
 800f04a:	3402      	adds	r4, #2
 800f04c:	9305      	str	r3, [sp, #20]
 800f04e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f134 <_vfiprintf_r+0x25c>
 800f052:	7821      	ldrb	r1, [r4, #0]
 800f054:	2203      	movs	r2, #3
 800f056:	4650      	mov	r0, sl
 800f058:	f7f1 f8c2 	bl	80001e0 <memchr>
 800f05c:	b140      	cbz	r0, 800f070 <_vfiprintf_r+0x198>
 800f05e:	2340      	movs	r3, #64	; 0x40
 800f060:	eba0 000a 	sub.w	r0, r0, sl
 800f064:	fa03 f000 	lsl.w	r0, r3, r0
 800f068:	9b04      	ldr	r3, [sp, #16]
 800f06a:	4303      	orrs	r3, r0
 800f06c:	3401      	adds	r4, #1
 800f06e:	9304      	str	r3, [sp, #16]
 800f070:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f074:	482c      	ldr	r0, [pc, #176]	; (800f128 <_vfiprintf_r+0x250>)
 800f076:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f07a:	2206      	movs	r2, #6
 800f07c:	f7f1 f8b0 	bl	80001e0 <memchr>
 800f080:	2800      	cmp	r0, #0
 800f082:	d03f      	beq.n	800f104 <_vfiprintf_r+0x22c>
 800f084:	4b29      	ldr	r3, [pc, #164]	; (800f12c <_vfiprintf_r+0x254>)
 800f086:	bb1b      	cbnz	r3, 800f0d0 <_vfiprintf_r+0x1f8>
 800f088:	9b03      	ldr	r3, [sp, #12]
 800f08a:	3307      	adds	r3, #7
 800f08c:	f023 0307 	bic.w	r3, r3, #7
 800f090:	3308      	adds	r3, #8
 800f092:	9303      	str	r3, [sp, #12]
 800f094:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f096:	443b      	add	r3, r7
 800f098:	9309      	str	r3, [sp, #36]	; 0x24
 800f09a:	e767      	b.n	800ef6c <_vfiprintf_r+0x94>
 800f09c:	fb0c 3202 	mla	r2, ip, r2, r3
 800f0a0:	460c      	mov	r4, r1
 800f0a2:	2001      	movs	r0, #1
 800f0a4:	e7a5      	b.n	800eff2 <_vfiprintf_r+0x11a>
 800f0a6:	2300      	movs	r3, #0
 800f0a8:	3401      	adds	r4, #1
 800f0aa:	9305      	str	r3, [sp, #20]
 800f0ac:	4619      	mov	r1, r3
 800f0ae:	f04f 0c0a 	mov.w	ip, #10
 800f0b2:	4620      	mov	r0, r4
 800f0b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f0b8:	3a30      	subs	r2, #48	; 0x30
 800f0ba:	2a09      	cmp	r2, #9
 800f0bc:	d903      	bls.n	800f0c6 <_vfiprintf_r+0x1ee>
 800f0be:	2b00      	cmp	r3, #0
 800f0c0:	d0c5      	beq.n	800f04e <_vfiprintf_r+0x176>
 800f0c2:	9105      	str	r1, [sp, #20]
 800f0c4:	e7c3      	b.n	800f04e <_vfiprintf_r+0x176>
 800f0c6:	fb0c 2101 	mla	r1, ip, r1, r2
 800f0ca:	4604      	mov	r4, r0
 800f0cc:	2301      	movs	r3, #1
 800f0ce:	e7f0      	b.n	800f0b2 <_vfiprintf_r+0x1da>
 800f0d0:	ab03      	add	r3, sp, #12
 800f0d2:	9300      	str	r3, [sp, #0]
 800f0d4:	462a      	mov	r2, r5
 800f0d6:	4b16      	ldr	r3, [pc, #88]	; (800f130 <_vfiprintf_r+0x258>)
 800f0d8:	a904      	add	r1, sp, #16
 800f0da:	4630      	mov	r0, r6
 800f0dc:	f3af 8000 	nop.w
 800f0e0:	4607      	mov	r7, r0
 800f0e2:	1c78      	adds	r0, r7, #1
 800f0e4:	d1d6      	bne.n	800f094 <_vfiprintf_r+0x1bc>
 800f0e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f0e8:	07d9      	lsls	r1, r3, #31
 800f0ea:	d405      	bmi.n	800f0f8 <_vfiprintf_r+0x220>
 800f0ec:	89ab      	ldrh	r3, [r5, #12]
 800f0ee:	059a      	lsls	r2, r3, #22
 800f0f0:	d402      	bmi.n	800f0f8 <_vfiprintf_r+0x220>
 800f0f2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f0f4:	f7ff fc23 	bl	800e93e <__retarget_lock_release_recursive>
 800f0f8:	89ab      	ldrh	r3, [r5, #12]
 800f0fa:	065b      	lsls	r3, r3, #25
 800f0fc:	f53f af12 	bmi.w	800ef24 <_vfiprintf_r+0x4c>
 800f100:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f102:	e711      	b.n	800ef28 <_vfiprintf_r+0x50>
 800f104:	ab03      	add	r3, sp, #12
 800f106:	9300      	str	r3, [sp, #0]
 800f108:	462a      	mov	r2, r5
 800f10a:	4b09      	ldr	r3, [pc, #36]	; (800f130 <_vfiprintf_r+0x258>)
 800f10c:	a904      	add	r1, sp, #16
 800f10e:	4630      	mov	r0, r6
 800f110:	f000 f880 	bl	800f214 <_printf_i>
 800f114:	e7e4      	b.n	800f0e0 <_vfiprintf_r+0x208>
 800f116:	bf00      	nop
 800f118:	0801226c 	.word	0x0801226c
 800f11c:	0801228c 	.word	0x0801228c
 800f120:	0801224c 	.word	0x0801224c
 800f124:	080122ac 	.word	0x080122ac
 800f128:	080122b6 	.word	0x080122b6
 800f12c:	00000000 	.word	0x00000000
 800f130:	0800eeb3 	.word	0x0800eeb3
 800f134:	080122b2 	.word	0x080122b2

0800f138 <_printf_common>:
 800f138:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f13c:	4616      	mov	r6, r2
 800f13e:	4699      	mov	r9, r3
 800f140:	688a      	ldr	r2, [r1, #8]
 800f142:	690b      	ldr	r3, [r1, #16]
 800f144:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f148:	4293      	cmp	r3, r2
 800f14a:	bfb8      	it	lt
 800f14c:	4613      	movlt	r3, r2
 800f14e:	6033      	str	r3, [r6, #0]
 800f150:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f154:	4607      	mov	r7, r0
 800f156:	460c      	mov	r4, r1
 800f158:	b10a      	cbz	r2, 800f15e <_printf_common+0x26>
 800f15a:	3301      	adds	r3, #1
 800f15c:	6033      	str	r3, [r6, #0]
 800f15e:	6823      	ldr	r3, [r4, #0]
 800f160:	0699      	lsls	r1, r3, #26
 800f162:	bf42      	ittt	mi
 800f164:	6833      	ldrmi	r3, [r6, #0]
 800f166:	3302      	addmi	r3, #2
 800f168:	6033      	strmi	r3, [r6, #0]
 800f16a:	6825      	ldr	r5, [r4, #0]
 800f16c:	f015 0506 	ands.w	r5, r5, #6
 800f170:	d106      	bne.n	800f180 <_printf_common+0x48>
 800f172:	f104 0a19 	add.w	sl, r4, #25
 800f176:	68e3      	ldr	r3, [r4, #12]
 800f178:	6832      	ldr	r2, [r6, #0]
 800f17a:	1a9b      	subs	r3, r3, r2
 800f17c:	42ab      	cmp	r3, r5
 800f17e:	dc26      	bgt.n	800f1ce <_printf_common+0x96>
 800f180:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800f184:	1e13      	subs	r3, r2, #0
 800f186:	6822      	ldr	r2, [r4, #0]
 800f188:	bf18      	it	ne
 800f18a:	2301      	movne	r3, #1
 800f18c:	0692      	lsls	r2, r2, #26
 800f18e:	d42b      	bmi.n	800f1e8 <_printf_common+0xb0>
 800f190:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f194:	4649      	mov	r1, r9
 800f196:	4638      	mov	r0, r7
 800f198:	47c0      	blx	r8
 800f19a:	3001      	adds	r0, #1
 800f19c:	d01e      	beq.n	800f1dc <_printf_common+0xa4>
 800f19e:	6823      	ldr	r3, [r4, #0]
 800f1a0:	68e5      	ldr	r5, [r4, #12]
 800f1a2:	6832      	ldr	r2, [r6, #0]
 800f1a4:	f003 0306 	and.w	r3, r3, #6
 800f1a8:	2b04      	cmp	r3, #4
 800f1aa:	bf08      	it	eq
 800f1ac:	1aad      	subeq	r5, r5, r2
 800f1ae:	68a3      	ldr	r3, [r4, #8]
 800f1b0:	6922      	ldr	r2, [r4, #16]
 800f1b2:	bf0c      	ite	eq
 800f1b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f1b8:	2500      	movne	r5, #0
 800f1ba:	4293      	cmp	r3, r2
 800f1bc:	bfc4      	itt	gt
 800f1be:	1a9b      	subgt	r3, r3, r2
 800f1c0:	18ed      	addgt	r5, r5, r3
 800f1c2:	2600      	movs	r6, #0
 800f1c4:	341a      	adds	r4, #26
 800f1c6:	42b5      	cmp	r5, r6
 800f1c8:	d11a      	bne.n	800f200 <_printf_common+0xc8>
 800f1ca:	2000      	movs	r0, #0
 800f1cc:	e008      	b.n	800f1e0 <_printf_common+0xa8>
 800f1ce:	2301      	movs	r3, #1
 800f1d0:	4652      	mov	r2, sl
 800f1d2:	4649      	mov	r1, r9
 800f1d4:	4638      	mov	r0, r7
 800f1d6:	47c0      	blx	r8
 800f1d8:	3001      	adds	r0, #1
 800f1da:	d103      	bne.n	800f1e4 <_printf_common+0xac>
 800f1dc:	f04f 30ff 	mov.w	r0, #4294967295
 800f1e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f1e4:	3501      	adds	r5, #1
 800f1e6:	e7c6      	b.n	800f176 <_printf_common+0x3e>
 800f1e8:	18e1      	adds	r1, r4, r3
 800f1ea:	1c5a      	adds	r2, r3, #1
 800f1ec:	2030      	movs	r0, #48	; 0x30
 800f1ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f1f2:	4422      	add	r2, r4
 800f1f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f1f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f1fc:	3302      	adds	r3, #2
 800f1fe:	e7c7      	b.n	800f190 <_printf_common+0x58>
 800f200:	2301      	movs	r3, #1
 800f202:	4622      	mov	r2, r4
 800f204:	4649      	mov	r1, r9
 800f206:	4638      	mov	r0, r7
 800f208:	47c0      	blx	r8
 800f20a:	3001      	adds	r0, #1
 800f20c:	d0e6      	beq.n	800f1dc <_printf_common+0xa4>
 800f20e:	3601      	adds	r6, #1
 800f210:	e7d9      	b.n	800f1c6 <_printf_common+0x8e>
	...

0800f214 <_printf_i>:
 800f214:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f218:	7e0f      	ldrb	r7, [r1, #24]
 800f21a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800f21c:	2f78      	cmp	r7, #120	; 0x78
 800f21e:	4691      	mov	r9, r2
 800f220:	4680      	mov	r8, r0
 800f222:	460c      	mov	r4, r1
 800f224:	469a      	mov	sl, r3
 800f226:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800f22a:	d807      	bhi.n	800f23c <_printf_i+0x28>
 800f22c:	2f62      	cmp	r7, #98	; 0x62
 800f22e:	d80a      	bhi.n	800f246 <_printf_i+0x32>
 800f230:	2f00      	cmp	r7, #0
 800f232:	f000 80d8 	beq.w	800f3e6 <_printf_i+0x1d2>
 800f236:	2f58      	cmp	r7, #88	; 0x58
 800f238:	f000 80a3 	beq.w	800f382 <_printf_i+0x16e>
 800f23c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f240:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800f244:	e03a      	b.n	800f2bc <_printf_i+0xa8>
 800f246:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800f24a:	2b15      	cmp	r3, #21
 800f24c:	d8f6      	bhi.n	800f23c <_printf_i+0x28>
 800f24e:	a101      	add	r1, pc, #4	; (adr r1, 800f254 <_printf_i+0x40>)
 800f250:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f254:	0800f2ad 	.word	0x0800f2ad
 800f258:	0800f2c1 	.word	0x0800f2c1
 800f25c:	0800f23d 	.word	0x0800f23d
 800f260:	0800f23d 	.word	0x0800f23d
 800f264:	0800f23d 	.word	0x0800f23d
 800f268:	0800f23d 	.word	0x0800f23d
 800f26c:	0800f2c1 	.word	0x0800f2c1
 800f270:	0800f23d 	.word	0x0800f23d
 800f274:	0800f23d 	.word	0x0800f23d
 800f278:	0800f23d 	.word	0x0800f23d
 800f27c:	0800f23d 	.word	0x0800f23d
 800f280:	0800f3cd 	.word	0x0800f3cd
 800f284:	0800f2f1 	.word	0x0800f2f1
 800f288:	0800f3af 	.word	0x0800f3af
 800f28c:	0800f23d 	.word	0x0800f23d
 800f290:	0800f23d 	.word	0x0800f23d
 800f294:	0800f3ef 	.word	0x0800f3ef
 800f298:	0800f23d 	.word	0x0800f23d
 800f29c:	0800f2f1 	.word	0x0800f2f1
 800f2a0:	0800f23d 	.word	0x0800f23d
 800f2a4:	0800f23d 	.word	0x0800f23d
 800f2a8:	0800f3b7 	.word	0x0800f3b7
 800f2ac:	682b      	ldr	r3, [r5, #0]
 800f2ae:	1d1a      	adds	r2, r3, #4
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	602a      	str	r2, [r5, #0]
 800f2b4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f2b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800f2bc:	2301      	movs	r3, #1
 800f2be:	e0a3      	b.n	800f408 <_printf_i+0x1f4>
 800f2c0:	6820      	ldr	r0, [r4, #0]
 800f2c2:	6829      	ldr	r1, [r5, #0]
 800f2c4:	0606      	lsls	r6, r0, #24
 800f2c6:	f101 0304 	add.w	r3, r1, #4
 800f2ca:	d50a      	bpl.n	800f2e2 <_printf_i+0xce>
 800f2cc:	680e      	ldr	r6, [r1, #0]
 800f2ce:	602b      	str	r3, [r5, #0]
 800f2d0:	2e00      	cmp	r6, #0
 800f2d2:	da03      	bge.n	800f2dc <_printf_i+0xc8>
 800f2d4:	232d      	movs	r3, #45	; 0x2d
 800f2d6:	4276      	negs	r6, r6
 800f2d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f2dc:	485e      	ldr	r0, [pc, #376]	; (800f458 <_printf_i+0x244>)
 800f2de:	230a      	movs	r3, #10
 800f2e0:	e019      	b.n	800f316 <_printf_i+0x102>
 800f2e2:	680e      	ldr	r6, [r1, #0]
 800f2e4:	602b      	str	r3, [r5, #0]
 800f2e6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800f2ea:	bf18      	it	ne
 800f2ec:	b236      	sxthne	r6, r6
 800f2ee:	e7ef      	b.n	800f2d0 <_printf_i+0xbc>
 800f2f0:	682b      	ldr	r3, [r5, #0]
 800f2f2:	6820      	ldr	r0, [r4, #0]
 800f2f4:	1d19      	adds	r1, r3, #4
 800f2f6:	6029      	str	r1, [r5, #0]
 800f2f8:	0601      	lsls	r1, r0, #24
 800f2fa:	d501      	bpl.n	800f300 <_printf_i+0xec>
 800f2fc:	681e      	ldr	r6, [r3, #0]
 800f2fe:	e002      	b.n	800f306 <_printf_i+0xf2>
 800f300:	0646      	lsls	r6, r0, #25
 800f302:	d5fb      	bpl.n	800f2fc <_printf_i+0xe8>
 800f304:	881e      	ldrh	r6, [r3, #0]
 800f306:	4854      	ldr	r0, [pc, #336]	; (800f458 <_printf_i+0x244>)
 800f308:	2f6f      	cmp	r7, #111	; 0x6f
 800f30a:	bf0c      	ite	eq
 800f30c:	2308      	moveq	r3, #8
 800f30e:	230a      	movne	r3, #10
 800f310:	2100      	movs	r1, #0
 800f312:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800f316:	6865      	ldr	r5, [r4, #4]
 800f318:	60a5      	str	r5, [r4, #8]
 800f31a:	2d00      	cmp	r5, #0
 800f31c:	bfa2      	ittt	ge
 800f31e:	6821      	ldrge	r1, [r4, #0]
 800f320:	f021 0104 	bicge.w	r1, r1, #4
 800f324:	6021      	strge	r1, [r4, #0]
 800f326:	b90e      	cbnz	r6, 800f32c <_printf_i+0x118>
 800f328:	2d00      	cmp	r5, #0
 800f32a:	d04d      	beq.n	800f3c8 <_printf_i+0x1b4>
 800f32c:	4615      	mov	r5, r2
 800f32e:	fbb6 f1f3 	udiv	r1, r6, r3
 800f332:	fb03 6711 	mls	r7, r3, r1, r6
 800f336:	5dc7      	ldrb	r7, [r0, r7]
 800f338:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800f33c:	4637      	mov	r7, r6
 800f33e:	42bb      	cmp	r3, r7
 800f340:	460e      	mov	r6, r1
 800f342:	d9f4      	bls.n	800f32e <_printf_i+0x11a>
 800f344:	2b08      	cmp	r3, #8
 800f346:	d10b      	bne.n	800f360 <_printf_i+0x14c>
 800f348:	6823      	ldr	r3, [r4, #0]
 800f34a:	07de      	lsls	r6, r3, #31
 800f34c:	d508      	bpl.n	800f360 <_printf_i+0x14c>
 800f34e:	6923      	ldr	r3, [r4, #16]
 800f350:	6861      	ldr	r1, [r4, #4]
 800f352:	4299      	cmp	r1, r3
 800f354:	bfde      	ittt	le
 800f356:	2330      	movle	r3, #48	; 0x30
 800f358:	f805 3c01 	strble.w	r3, [r5, #-1]
 800f35c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800f360:	1b52      	subs	r2, r2, r5
 800f362:	6122      	str	r2, [r4, #16]
 800f364:	f8cd a000 	str.w	sl, [sp]
 800f368:	464b      	mov	r3, r9
 800f36a:	aa03      	add	r2, sp, #12
 800f36c:	4621      	mov	r1, r4
 800f36e:	4640      	mov	r0, r8
 800f370:	f7ff fee2 	bl	800f138 <_printf_common>
 800f374:	3001      	adds	r0, #1
 800f376:	d14c      	bne.n	800f412 <_printf_i+0x1fe>
 800f378:	f04f 30ff 	mov.w	r0, #4294967295
 800f37c:	b004      	add	sp, #16
 800f37e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f382:	4835      	ldr	r0, [pc, #212]	; (800f458 <_printf_i+0x244>)
 800f384:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800f388:	6829      	ldr	r1, [r5, #0]
 800f38a:	6823      	ldr	r3, [r4, #0]
 800f38c:	f851 6b04 	ldr.w	r6, [r1], #4
 800f390:	6029      	str	r1, [r5, #0]
 800f392:	061d      	lsls	r5, r3, #24
 800f394:	d514      	bpl.n	800f3c0 <_printf_i+0x1ac>
 800f396:	07df      	lsls	r7, r3, #31
 800f398:	bf44      	itt	mi
 800f39a:	f043 0320 	orrmi.w	r3, r3, #32
 800f39e:	6023      	strmi	r3, [r4, #0]
 800f3a0:	b91e      	cbnz	r6, 800f3aa <_printf_i+0x196>
 800f3a2:	6823      	ldr	r3, [r4, #0]
 800f3a4:	f023 0320 	bic.w	r3, r3, #32
 800f3a8:	6023      	str	r3, [r4, #0]
 800f3aa:	2310      	movs	r3, #16
 800f3ac:	e7b0      	b.n	800f310 <_printf_i+0xfc>
 800f3ae:	6823      	ldr	r3, [r4, #0]
 800f3b0:	f043 0320 	orr.w	r3, r3, #32
 800f3b4:	6023      	str	r3, [r4, #0]
 800f3b6:	2378      	movs	r3, #120	; 0x78
 800f3b8:	4828      	ldr	r0, [pc, #160]	; (800f45c <_printf_i+0x248>)
 800f3ba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800f3be:	e7e3      	b.n	800f388 <_printf_i+0x174>
 800f3c0:	0659      	lsls	r1, r3, #25
 800f3c2:	bf48      	it	mi
 800f3c4:	b2b6      	uxthmi	r6, r6
 800f3c6:	e7e6      	b.n	800f396 <_printf_i+0x182>
 800f3c8:	4615      	mov	r5, r2
 800f3ca:	e7bb      	b.n	800f344 <_printf_i+0x130>
 800f3cc:	682b      	ldr	r3, [r5, #0]
 800f3ce:	6826      	ldr	r6, [r4, #0]
 800f3d0:	6961      	ldr	r1, [r4, #20]
 800f3d2:	1d18      	adds	r0, r3, #4
 800f3d4:	6028      	str	r0, [r5, #0]
 800f3d6:	0635      	lsls	r5, r6, #24
 800f3d8:	681b      	ldr	r3, [r3, #0]
 800f3da:	d501      	bpl.n	800f3e0 <_printf_i+0x1cc>
 800f3dc:	6019      	str	r1, [r3, #0]
 800f3de:	e002      	b.n	800f3e6 <_printf_i+0x1d2>
 800f3e0:	0670      	lsls	r0, r6, #25
 800f3e2:	d5fb      	bpl.n	800f3dc <_printf_i+0x1c8>
 800f3e4:	8019      	strh	r1, [r3, #0]
 800f3e6:	2300      	movs	r3, #0
 800f3e8:	6123      	str	r3, [r4, #16]
 800f3ea:	4615      	mov	r5, r2
 800f3ec:	e7ba      	b.n	800f364 <_printf_i+0x150>
 800f3ee:	682b      	ldr	r3, [r5, #0]
 800f3f0:	1d1a      	adds	r2, r3, #4
 800f3f2:	602a      	str	r2, [r5, #0]
 800f3f4:	681d      	ldr	r5, [r3, #0]
 800f3f6:	6862      	ldr	r2, [r4, #4]
 800f3f8:	2100      	movs	r1, #0
 800f3fa:	4628      	mov	r0, r5
 800f3fc:	f7f0 fef0 	bl	80001e0 <memchr>
 800f400:	b108      	cbz	r0, 800f406 <_printf_i+0x1f2>
 800f402:	1b40      	subs	r0, r0, r5
 800f404:	6060      	str	r0, [r4, #4]
 800f406:	6863      	ldr	r3, [r4, #4]
 800f408:	6123      	str	r3, [r4, #16]
 800f40a:	2300      	movs	r3, #0
 800f40c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f410:	e7a8      	b.n	800f364 <_printf_i+0x150>
 800f412:	6923      	ldr	r3, [r4, #16]
 800f414:	462a      	mov	r2, r5
 800f416:	4649      	mov	r1, r9
 800f418:	4640      	mov	r0, r8
 800f41a:	47d0      	blx	sl
 800f41c:	3001      	adds	r0, #1
 800f41e:	d0ab      	beq.n	800f378 <_printf_i+0x164>
 800f420:	6823      	ldr	r3, [r4, #0]
 800f422:	079b      	lsls	r3, r3, #30
 800f424:	d413      	bmi.n	800f44e <_printf_i+0x23a>
 800f426:	68e0      	ldr	r0, [r4, #12]
 800f428:	9b03      	ldr	r3, [sp, #12]
 800f42a:	4298      	cmp	r0, r3
 800f42c:	bfb8      	it	lt
 800f42e:	4618      	movlt	r0, r3
 800f430:	e7a4      	b.n	800f37c <_printf_i+0x168>
 800f432:	2301      	movs	r3, #1
 800f434:	4632      	mov	r2, r6
 800f436:	4649      	mov	r1, r9
 800f438:	4640      	mov	r0, r8
 800f43a:	47d0      	blx	sl
 800f43c:	3001      	adds	r0, #1
 800f43e:	d09b      	beq.n	800f378 <_printf_i+0x164>
 800f440:	3501      	adds	r5, #1
 800f442:	68e3      	ldr	r3, [r4, #12]
 800f444:	9903      	ldr	r1, [sp, #12]
 800f446:	1a5b      	subs	r3, r3, r1
 800f448:	42ab      	cmp	r3, r5
 800f44a:	dcf2      	bgt.n	800f432 <_printf_i+0x21e>
 800f44c:	e7eb      	b.n	800f426 <_printf_i+0x212>
 800f44e:	2500      	movs	r5, #0
 800f450:	f104 0619 	add.w	r6, r4, #25
 800f454:	e7f5      	b.n	800f442 <_printf_i+0x22e>
 800f456:	bf00      	nop
 800f458:	080122bd 	.word	0x080122bd
 800f45c:	080122ce 	.word	0x080122ce

0800f460 <_sbrk_r>:
 800f460:	b538      	push	{r3, r4, r5, lr}
 800f462:	4d06      	ldr	r5, [pc, #24]	; (800f47c <_sbrk_r+0x1c>)
 800f464:	2300      	movs	r3, #0
 800f466:	4604      	mov	r4, r0
 800f468:	4608      	mov	r0, r1
 800f46a:	602b      	str	r3, [r5, #0]
 800f46c:	f7f2 fea0 	bl	80021b0 <_sbrk>
 800f470:	1c43      	adds	r3, r0, #1
 800f472:	d102      	bne.n	800f47a <_sbrk_r+0x1a>
 800f474:	682b      	ldr	r3, [r5, #0]
 800f476:	b103      	cbz	r3, 800f47a <_sbrk_r+0x1a>
 800f478:	6023      	str	r3, [r4, #0]
 800f47a:	bd38      	pop	{r3, r4, r5, pc}
 800f47c:	2000129c 	.word	0x2000129c

0800f480 <__sread>:
 800f480:	b510      	push	{r4, lr}
 800f482:	460c      	mov	r4, r1
 800f484:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f488:	f000 f8f8 	bl	800f67c <_read_r>
 800f48c:	2800      	cmp	r0, #0
 800f48e:	bfab      	itete	ge
 800f490:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f492:	89a3      	ldrhlt	r3, [r4, #12]
 800f494:	181b      	addge	r3, r3, r0
 800f496:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f49a:	bfac      	ite	ge
 800f49c:	6563      	strge	r3, [r4, #84]	; 0x54
 800f49e:	81a3      	strhlt	r3, [r4, #12]
 800f4a0:	bd10      	pop	{r4, pc}

0800f4a2 <__swrite>:
 800f4a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f4a6:	461f      	mov	r7, r3
 800f4a8:	898b      	ldrh	r3, [r1, #12]
 800f4aa:	05db      	lsls	r3, r3, #23
 800f4ac:	4605      	mov	r5, r0
 800f4ae:	460c      	mov	r4, r1
 800f4b0:	4616      	mov	r6, r2
 800f4b2:	d505      	bpl.n	800f4c0 <__swrite+0x1e>
 800f4b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f4b8:	2302      	movs	r3, #2
 800f4ba:	2200      	movs	r2, #0
 800f4bc:	f000 f868 	bl	800f590 <_lseek_r>
 800f4c0:	89a3      	ldrh	r3, [r4, #12]
 800f4c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f4c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f4ca:	81a3      	strh	r3, [r4, #12]
 800f4cc:	4632      	mov	r2, r6
 800f4ce:	463b      	mov	r3, r7
 800f4d0:	4628      	mov	r0, r5
 800f4d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f4d6:	f000 b817 	b.w	800f508 <_write_r>

0800f4da <__sseek>:
 800f4da:	b510      	push	{r4, lr}
 800f4dc:	460c      	mov	r4, r1
 800f4de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f4e2:	f000 f855 	bl	800f590 <_lseek_r>
 800f4e6:	1c43      	adds	r3, r0, #1
 800f4e8:	89a3      	ldrh	r3, [r4, #12]
 800f4ea:	bf15      	itete	ne
 800f4ec:	6560      	strne	r0, [r4, #84]	; 0x54
 800f4ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f4f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f4f6:	81a3      	strheq	r3, [r4, #12]
 800f4f8:	bf18      	it	ne
 800f4fa:	81a3      	strhne	r3, [r4, #12]
 800f4fc:	bd10      	pop	{r4, pc}

0800f4fe <__sclose>:
 800f4fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f502:	f000 b813 	b.w	800f52c <_close_r>
	...

0800f508 <_write_r>:
 800f508:	b538      	push	{r3, r4, r5, lr}
 800f50a:	4d07      	ldr	r5, [pc, #28]	; (800f528 <_write_r+0x20>)
 800f50c:	4604      	mov	r4, r0
 800f50e:	4608      	mov	r0, r1
 800f510:	4611      	mov	r1, r2
 800f512:	2200      	movs	r2, #0
 800f514:	602a      	str	r2, [r5, #0]
 800f516:	461a      	mov	r2, r3
 800f518:	f7f2 fdf9 	bl	800210e <_write>
 800f51c:	1c43      	adds	r3, r0, #1
 800f51e:	d102      	bne.n	800f526 <_write_r+0x1e>
 800f520:	682b      	ldr	r3, [r5, #0]
 800f522:	b103      	cbz	r3, 800f526 <_write_r+0x1e>
 800f524:	6023      	str	r3, [r4, #0]
 800f526:	bd38      	pop	{r3, r4, r5, pc}
 800f528:	2000129c 	.word	0x2000129c

0800f52c <_close_r>:
 800f52c:	b538      	push	{r3, r4, r5, lr}
 800f52e:	4d06      	ldr	r5, [pc, #24]	; (800f548 <_close_r+0x1c>)
 800f530:	2300      	movs	r3, #0
 800f532:	4604      	mov	r4, r0
 800f534:	4608      	mov	r0, r1
 800f536:	602b      	str	r3, [r5, #0]
 800f538:	f7f2 fe05 	bl	8002146 <_close>
 800f53c:	1c43      	adds	r3, r0, #1
 800f53e:	d102      	bne.n	800f546 <_close_r+0x1a>
 800f540:	682b      	ldr	r3, [r5, #0]
 800f542:	b103      	cbz	r3, 800f546 <_close_r+0x1a>
 800f544:	6023      	str	r3, [r4, #0]
 800f546:	bd38      	pop	{r3, r4, r5, pc}
 800f548:	2000129c 	.word	0x2000129c

0800f54c <_fstat_r>:
 800f54c:	b538      	push	{r3, r4, r5, lr}
 800f54e:	4d07      	ldr	r5, [pc, #28]	; (800f56c <_fstat_r+0x20>)
 800f550:	2300      	movs	r3, #0
 800f552:	4604      	mov	r4, r0
 800f554:	4608      	mov	r0, r1
 800f556:	4611      	mov	r1, r2
 800f558:	602b      	str	r3, [r5, #0]
 800f55a:	f7f2 fe00 	bl	800215e <_fstat>
 800f55e:	1c43      	adds	r3, r0, #1
 800f560:	d102      	bne.n	800f568 <_fstat_r+0x1c>
 800f562:	682b      	ldr	r3, [r5, #0]
 800f564:	b103      	cbz	r3, 800f568 <_fstat_r+0x1c>
 800f566:	6023      	str	r3, [r4, #0]
 800f568:	bd38      	pop	{r3, r4, r5, pc}
 800f56a:	bf00      	nop
 800f56c:	2000129c 	.word	0x2000129c

0800f570 <_isatty_r>:
 800f570:	b538      	push	{r3, r4, r5, lr}
 800f572:	4d06      	ldr	r5, [pc, #24]	; (800f58c <_isatty_r+0x1c>)
 800f574:	2300      	movs	r3, #0
 800f576:	4604      	mov	r4, r0
 800f578:	4608      	mov	r0, r1
 800f57a:	602b      	str	r3, [r5, #0]
 800f57c:	f7f2 fdff 	bl	800217e <_isatty>
 800f580:	1c43      	adds	r3, r0, #1
 800f582:	d102      	bne.n	800f58a <_isatty_r+0x1a>
 800f584:	682b      	ldr	r3, [r5, #0]
 800f586:	b103      	cbz	r3, 800f58a <_isatty_r+0x1a>
 800f588:	6023      	str	r3, [r4, #0]
 800f58a:	bd38      	pop	{r3, r4, r5, pc}
 800f58c:	2000129c 	.word	0x2000129c

0800f590 <_lseek_r>:
 800f590:	b538      	push	{r3, r4, r5, lr}
 800f592:	4d07      	ldr	r5, [pc, #28]	; (800f5b0 <_lseek_r+0x20>)
 800f594:	4604      	mov	r4, r0
 800f596:	4608      	mov	r0, r1
 800f598:	4611      	mov	r1, r2
 800f59a:	2200      	movs	r2, #0
 800f59c:	602a      	str	r2, [r5, #0]
 800f59e:	461a      	mov	r2, r3
 800f5a0:	f7f2 fdf8 	bl	8002194 <_lseek>
 800f5a4:	1c43      	adds	r3, r0, #1
 800f5a6:	d102      	bne.n	800f5ae <_lseek_r+0x1e>
 800f5a8:	682b      	ldr	r3, [r5, #0]
 800f5aa:	b103      	cbz	r3, 800f5ae <_lseek_r+0x1e>
 800f5ac:	6023      	str	r3, [r4, #0]
 800f5ae:	bd38      	pop	{r3, r4, r5, pc}
 800f5b0:	2000129c 	.word	0x2000129c

0800f5b4 <memcpy>:
 800f5b4:	440a      	add	r2, r1
 800f5b6:	4291      	cmp	r1, r2
 800f5b8:	f100 33ff 	add.w	r3, r0, #4294967295
 800f5bc:	d100      	bne.n	800f5c0 <memcpy+0xc>
 800f5be:	4770      	bx	lr
 800f5c0:	b510      	push	{r4, lr}
 800f5c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f5c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f5ca:	4291      	cmp	r1, r2
 800f5cc:	d1f9      	bne.n	800f5c2 <memcpy+0xe>
 800f5ce:	bd10      	pop	{r4, pc}

0800f5d0 <memmove>:
 800f5d0:	4288      	cmp	r0, r1
 800f5d2:	b510      	push	{r4, lr}
 800f5d4:	eb01 0402 	add.w	r4, r1, r2
 800f5d8:	d902      	bls.n	800f5e0 <memmove+0x10>
 800f5da:	4284      	cmp	r4, r0
 800f5dc:	4623      	mov	r3, r4
 800f5de:	d807      	bhi.n	800f5f0 <memmove+0x20>
 800f5e0:	1e43      	subs	r3, r0, #1
 800f5e2:	42a1      	cmp	r1, r4
 800f5e4:	d008      	beq.n	800f5f8 <memmove+0x28>
 800f5e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f5ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f5ee:	e7f8      	b.n	800f5e2 <memmove+0x12>
 800f5f0:	4402      	add	r2, r0
 800f5f2:	4601      	mov	r1, r0
 800f5f4:	428a      	cmp	r2, r1
 800f5f6:	d100      	bne.n	800f5fa <memmove+0x2a>
 800f5f8:	bd10      	pop	{r4, pc}
 800f5fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f5fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f602:	e7f7      	b.n	800f5f4 <memmove+0x24>

0800f604 <__malloc_lock>:
 800f604:	4801      	ldr	r0, [pc, #4]	; (800f60c <__malloc_lock+0x8>)
 800f606:	f7ff b999 	b.w	800e93c <__retarget_lock_acquire_recursive>
 800f60a:	bf00      	nop
 800f60c:	20001290 	.word	0x20001290

0800f610 <__malloc_unlock>:
 800f610:	4801      	ldr	r0, [pc, #4]	; (800f618 <__malloc_unlock+0x8>)
 800f612:	f7ff b994 	b.w	800e93e <__retarget_lock_release_recursive>
 800f616:	bf00      	nop
 800f618:	20001290 	.word	0x20001290

0800f61c <_realloc_r>:
 800f61c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f620:	4680      	mov	r8, r0
 800f622:	4614      	mov	r4, r2
 800f624:	460e      	mov	r6, r1
 800f626:	b921      	cbnz	r1, 800f632 <_realloc_r+0x16>
 800f628:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f62c:	4611      	mov	r1, r2
 800f62e:	f7ff ba59 	b.w	800eae4 <_malloc_r>
 800f632:	b92a      	cbnz	r2, 800f640 <_realloc_r+0x24>
 800f634:	f7ff f9ea 	bl	800ea0c <_free_r>
 800f638:	4625      	mov	r5, r4
 800f63a:	4628      	mov	r0, r5
 800f63c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f640:	f000 f82e 	bl	800f6a0 <_malloc_usable_size_r>
 800f644:	4284      	cmp	r4, r0
 800f646:	4607      	mov	r7, r0
 800f648:	d802      	bhi.n	800f650 <_realloc_r+0x34>
 800f64a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f64e:	d812      	bhi.n	800f676 <_realloc_r+0x5a>
 800f650:	4621      	mov	r1, r4
 800f652:	4640      	mov	r0, r8
 800f654:	f7ff fa46 	bl	800eae4 <_malloc_r>
 800f658:	4605      	mov	r5, r0
 800f65a:	2800      	cmp	r0, #0
 800f65c:	d0ed      	beq.n	800f63a <_realloc_r+0x1e>
 800f65e:	42bc      	cmp	r4, r7
 800f660:	4622      	mov	r2, r4
 800f662:	4631      	mov	r1, r6
 800f664:	bf28      	it	cs
 800f666:	463a      	movcs	r2, r7
 800f668:	f7ff ffa4 	bl	800f5b4 <memcpy>
 800f66c:	4631      	mov	r1, r6
 800f66e:	4640      	mov	r0, r8
 800f670:	f7ff f9cc 	bl	800ea0c <_free_r>
 800f674:	e7e1      	b.n	800f63a <_realloc_r+0x1e>
 800f676:	4635      	mov	r5, r6
 800f678:	e7df      	b.n	800f63a <_realloc_r+0x1e>
	...

0800f67c <_read_r>:
 800f67c:	b538      	push	{r3, r4, r5, lr}
 800f67e:	4d07      	ldr	r5, [pc, #28]	; (800f69c <_read_r+0x20>)
 800f680:	4604      	mov	r4, r0
 800f682:	4608      	mov	r0, r1
 800f684:	4611      	mov	r1, r2
 800f686:	2200      	movs	r2, #0
 800f688:	602a      	str	r2, [r5, #0]
 800f68a:	461a      	mov	r2, r3
 800f68c:	f7f2 fd22 	bl	80020d4 <_read>
 800f690:	1c43      	adds	r3, r0, #1
 800f692:	d102      	bne.n	800f69a <_read_r+0x1e>
 800f694:	682b      	ldr	r3, [r5, #0]
 800f696:	b103      	cbz	r3, 800f69a <_read_r+0x1e>
 800f698:	6023      	str	r3, [r4, #0]
 800f69a:	bd38      	pop	{r3, r4, r5, pc}
 800f69c:	2000129c 	.word	0x2000129c

0800f6a0 <_malloc_usable_size_r>:
 800f6a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f6a4:	1f18      	subs	r0, r3, #4
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	bfbc      	itt	lt
 800f6aa:	580b      	ldrlt	r3, [r1, r0]
 800f6ac:	18c0      	addlt	r0, r0, r3
 800f6ae:	4770      	bx	lr

0800f6b0 <_init>:
 800f6b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f6b2:	bf00      	nop
 800f6b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f6b6:	bc08      	pop	{r3}
 800f6b8:	469e      	mov	lr, r3
 800f6ba:	4770      	bx	lr

0800f6bc <_fini>:
 800f6bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f6be:	bf00      	nop
 800f6c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f6c2:	bc08      	pop	{r3}
 800f6c4:	469e      	mov	lr, r3
 800f6c6:	4770      	bx	lr
