OpenROAD 8d53e9b018dec98fa63e907ddeb6c5406f035361 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/wrapped_instrumented_adder/runs/RUN_2022.05.18_14.08.09/tmp/merged_unpadded.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/wrapped_instrumented_adder/runs/RUN_2022.05.18_14.08.09/tmp/merged_unpadded.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/wrapped_instrumented_adder/runs/RUN_2022.05.18_14.08.09/results/placement/instrumented_adder.def
[INFO ODB-0128] Design: instrumented_adder
[INFO ODB-0130]     Created 9 pins.
[INFO ODB-0131]     Created 60 components and 296 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 216 connections.
[INFO ODB-0133]     Created 30 nets and 80 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/wrapped_instrumented_adder/runs/RUN_2022.05.18_14.08.09/results/placement/instrumented_adder.def
###############################################################################
# Created by write_sdc
# Wed May 18 14:08:15 2022
###############################################################################
current_design instrumented_adder
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {chain}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {outputs[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {outputs[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {outputs[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {outputs[3]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {chain}]
set_load -pin_load 0.0334 [get_ports {outputs[3]}]
set_load -pin_load 0.0334 [get_ports {outputs[2]}]
set_load -pin_load 0.0334 [get_ports {outputs[1]}]
set_load -pin_load 0.0334 [get_ports {outputs[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {reset}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[INFO]: Setting RC values...
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): clk
[INFO]: Running Clock Tree Synthesis...
[INFO CTS-0038] Number of created patterns = 50000.
[INFO CTS-0038] Number of created patterns = 100000.
[INFO CTS-0039] Number of created patterns = 137808.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           36          1           150         
[WARNING CTS-0043] 4752 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 136611.
[INFO CTS-0047]     Number of keys in characterization LUT: 1923.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 4 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 3 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 4.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13000  dbu (13 um).
[INFO CTS-0023]  Original sink region: [(12685, 15020), (28325, 23060)].
[INFO CTS-0024]  Normalized sink region: [(0.975769, 1.15538), (2.17885, 1.77385)].
[INFO CTS-0025]     Width:  1.2031.
[INFO CTS-0026]     Height: 0.6185.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 2
    Sub-region size: 0.6015 X 0.6185
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 136701 outSlew: 7 load: 1 length: 1 isBuffered: true
 Out of 4 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 4.
[INFO CTS-0036]  Average source sink dist: 10781.00 dbu.
[INFO CTS-0037]  Number of outlier sinks: 0.
[INFO CTS-0018]     Created 3 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 3 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:2..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 4
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.10 um
[INFO CTS-0102]  Path depth 2 - 2
[INFO]: Repairing long wires on clock nets...
[INFO RSZ-0058] Using max wire length 2319um.
[INFO]: Legalizing...
Placement Analysis
---------------------------------
total displacement         12.2 u
average displacement        0.2 u
max displacement            6.0 u
original HPWL             488.2 u
legalized HPWL            501.8 u
delta HPWL                    3 %

[INFO DPL-0020] Mirrored 18 instances
[INFO DPL-0021] HPWL before             501.8 u
[INFO DPL-0022] HPWL after              477.5 u
[INFO DPL-0023] HPWL delta               -4.8 %
cts_report
[INFO CTS-0003] Total number of Clock Roots: 1.
[INFO CTS-0004] Total number of Buffers Inserted: 3.
[INFO CTS-0005] Total number of Clock Subnets: 3.
[INFO CTS-0006] Total number of Sinks: 4.
cts_report_end
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _27_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _27_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.06    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.06    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.15 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.09    0.24 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.04    0.00    0.24 ^ _27_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.08    0.37    0.61 v _27_/Q (sky130_fd_sc_hd__dfxtp_4)
     5    0.04                           outputs[2] (net)
                  0.08    0.00    0.61 v _18_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.10    0.12    0.74 ^ _18_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _07_ (net)
                  0.10    0.00    0.74 ^ _20_/A (sky130_fd_sc_hd__nor2_1)
                  0.02    0.05    0.79 v _20_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.00                           _02_ (net)
                  0.02    0.00    0.79 v _27_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.79   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.06    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.06    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.13    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.17 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.27 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.04    0.00    0.27 ^ _27_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.25    0.52   clock uncertainty
                         -0.03    0.49   clock reconvergence pessimism
                         -0.03    0.46   library hold time
                                  0.46   data required time
-----------------------------------------------------------------------------
                                  0.46   data required time
                                 -0.79   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: _25_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _25_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.06    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.06    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.15 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    0.24 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.05    0.00    0.25 ^ _25_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.08    0.37    0.61 v _25_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.04                           outputs[0] (net)
                  0.08    0.00    0.61 v _13_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.09    0.19    0.80 v _13_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02                           _04_ (net)
                  0.09    0.00    0.80 v _14_/B (sky130_fd_sc_hd__nor2_1)
                  0.08    0.09    0.89 ^ _14_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.00                           _00_ (net)
                  0.08    0.00    0.89 ^ _25_/D (sky130_fd_sc_hd__dfxtp_4)
                                  0.89   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.06    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.06    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.13    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.17 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11    0.27 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.05    0.00    0.27 ^ _25_/CLK (sky130_fd_sc_hd__dfxtp_4)
                          0.25    0.52   clock uncertainty
                         -0.03    0.50   clock reconvergence pessimism
                         -0.04    0.46   library hold time
                                  0.46   data required time
-----------------------------------------------------------------------------
                                  0.46   data required time
                                 -0.89   data arrival time
-----------------------------------------------------------------------------
                                  0.44   slack (MET)


Startpoint: _25_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _28_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.06    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.06    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.15 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    0.24 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.05    0.00    0.25 ^ _25_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.14    0.40    0.64 ^ _25_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.04                           outputs[0] (net)
                  0.14    0.00    0.64 ^ _22_/A1 (sky130_fd_sc_hd__a31o_1)
                  0.04    0.14    0.78 ^ _22_/X (sky130_fd_sc_hd__a31o_1)
     1    0.00                           _10_ (net)
                  0.04    0.00    0.78 ^ _23_/B (sky130_fd_sc_hd__and2b_1)
                  0.04    0.10    0.88 ^ _23_/X (sky130_fd_sc_hd__and2b_1)
     1    0.00                           _11_ (net)
                  0.04    0.00    0.88 ^ _24_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.04    0.07    0.95 ^ _24_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _03_ (net)
                  0.04    0.00    0.95 ^ _28_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.95   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.06    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.06    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.13    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.17 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11    0.27 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.05    0.00    0.27 ^ _28_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    0.52   clock uncertainty
                         -0.03    0.50   clock reconvergence pessimism
                         -0.03    0.47   library hold time
                                  0.47   data required time
-----------------------------------------------------------------------------
                                  0.47   data required time
                                 -0.95   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)


Startpoint: _25_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _26_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.06    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.06    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.15 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.10    0.24 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.05    0.00    0.25 ^ _25_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.14    0.40    0.64 ^ _25_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.04                           outputs[0] (net)
                  0.14    0.00    0.64 ^ _13_/A (sky130_fd_sc_hd__dlymetal6s2s_1)
                  0.19    0.20    0.84 ^ _13_/X (sky130_fd_sc_hd__dlymetal6s2s_1)
     5    0.02                           _04_ (net)
                  0.19    0.00    0.84 ^ _17_/A1 (sky130_fd_sc_hd__o21a_1)
                  0.04    0.14    0.98 ^ _17_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _01_ (net)
                  0.04    0.00    0.98 ^ _26_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.98   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.06    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.06    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.13    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.17 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.27 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.04    0.00    0.27 ^ _26_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    0.52   clock uncertainty
                         -0.02    0.50   clock reconvergence pessimism
                         -0.03    0.47   library hold time
                                  0.47   data required time
-----------------------------------------------------------------------------
                                  0.47   data required time
                                 -0.98   data arrival time
-----------------------------------------------------------------------------
                                  0.51   slack (MET)


Startpoint: _26_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: outputs[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.06    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.06    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.15 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.15 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.09    0.24 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.04    0.00    0.24 ^ _26_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.11    0.36    0.61 v _26_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.04                           outputs[1] (net)
                  0.11    0.00    0.61 v outputs[1] (out)
                                  0.61   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  2.36   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: reset (input port clocked by clk)
Endpoint: chain (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00    2.01 v input1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.15    2.15 v input1/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net1 (net)
                  0.09    0.00    2.15 v _12_/A (sky130_fd_sc_hd__nor2_1)
                  0.12    0.15    2.30 ^ _12_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.01                           buffers_in[0] (net)
                  0.12    0.00    2.30 ^ buffers[0]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    2.35 v buffers[0]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[1] (net)
                  0.03    0.00    2.35 v buffers[1]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    2.39 ^ buffers[1]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[2] (net)
                  0.03    0.00    2.39 ^ buffers[2]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.42 v buffers[2]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[3] (net)
                  0.02    0.00    2.42 v buffers[3]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.46 ^ buffers[3]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[4] (net)
                  0.03    0.00    2.46 ^ buffers[4]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.49 v buffers[4]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[5] (net)
                  0.02    0.00    2.49 v buffers[5]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.53 ^ buffers[5]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[6] (net)
                  0.03    0.00    2.53 ^ buffers[6]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.56 v buffers[6]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[7] (net)
                  0.02    0.00    2.56 v buffers[7]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.60 ^ buffers[7]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[8] (net)
                  0.03    0.00    2.60 ^ buffers[8]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.63 v buffers[8]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[9] (net)
                  0.02    0.00    2.63 v buffers[9]/A (sky130_fd_sc_hd__inv_2)
                  0.18    0.15    2.78 ^ buffers[9]/Y (sky130_fd_sc_hd__inv_2)
     2    0.04                           chain (net)
                  0.18    0.00    2.78 ^ chain (out)
                                  2.78   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.78   data arrival time
-----------------------------------------------------------------------------
                                  4.97   slack (MET)


Startpoint: _28_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: outputs[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.06    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.06    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.13    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.17 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11    0.27 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.05    0.00    0.27 ^ _28_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.23    0.48    0.75 ^ _28_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.04                           outputs[3] (net)
                  0.23    0.00    0.75 ^ outputs[3] (out)
                                  0.75   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  7.00   slack (MET)


Startpoint: _26_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: outputs[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.06    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.06    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.13    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.17 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.27 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.04    0.00    0.27 ^ _26_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.22    0.47    0.74 ^ _26_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.04                           outputs[1] (net)
                  0.22    0.00    0.74 ^ outputs[1] (out)
                                  0.74   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  7.01   slack (MET)


Startpoint: _27_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: outputs[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.06    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.06    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.13    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.17 ^ clkbuf_1_0_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.04    0.10    0.27 ^ clkbuf_1_0_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_0_0_clk (net)
                  0.04    0.00    0.27 ^ _27_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.15    0.44    0.71 ^ _27_/Q (sky130_fd_sc_hd__dfxtp_4)
     5    0.04                           outputs[2] (net)
                  0.15    0.00    0.72 ^ outputs[2] (out)
                                  0.72   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  7.03   slack (MET)


Startpoint: _25_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: outputs[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.06    0.04    0.04 ^ clk (in)
     1    0.01                           clk (net)
                  0.06    0.00    0.04 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.13    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_0_clk (net)
                  0.03    0.00    0.17 ^ clkbuf_1_1_0_clk/A (sky130_fd_sc_hd__clkbuf_2)
                  0.05    0.11    0.27 ^ clkbuf_1_1_0_clk/X (sky130_fd_sc_hd__clkbuf_2)
     2    0.01                           clknet_1_1_0_clk (net)
                  0.05    0.00    0.27 ^ _25_/CLK (sky130_fd_sc_hd__dfxtp_4)
                  0.14    0.44    0.71 ^ _25_/Q (sky130_fd_sc_hd__dfxtp_4)
     4    0.04                           outputs[0] (net)
                  0.14    0.00    0.71 ^ outputs[0] (out)
                                  0.71   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  7.04   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: reset (input port clocked by clk)
Endpoint: chain (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v reset (in)
     1    0.00                           reset (net)
                  0.01    0.00    2.01 v input1/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.15    2.15 v input1/X (sky130_fd_sc_hd__clkbuf_2)
     5    0.02                           net1 (net)
                  0.09    0.00    2.15 v _12_/A (sky130_fd_sc_hd__nor2_1)
                  0.12    0.15    2.30 ^ _12_/Y (sky130_fd_sc_hd__nor2_1)
     1    0.01                           buffers_in[0] (net)
                  0.12    0.00    2.30 ^ buffers[0]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    2.35 v buffers[0]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[1] (net)
                  0.03    0.00    2.35 v buffers[1]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.05    2.39 ^ buffers[1]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[2] (net)
                  0.03    0.00    2.39 ^ buffers[2]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.42 v buffers[2]/Y (sky130_fd_sc_hd__inv_2)
     1    0.00                           buffers_in[3] (net)
                  0.02    0.00    2.42 v buffers[3]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.46 ^ buffers[3]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[4] (net)
                  0.03    0.00    2.46 ^ buffers[4]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.49 v buffers[4]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[5] (net)
                  0.02    0.00    2.49 v buffers[5]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.53 ^ buffers[5]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[6] (net)
                  0.03    0.00    2.53 ^ buffers[6]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.56 v buffers[6]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[7] (net)
                  0.02    0.00    2.56 v buffers[7]/A (sky130_fd_sc_hd__inv_2)
                  0.03    0.04    2.60 ^ buffers[7]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[8] (net)
                  0.03    0.00    2.60 ^ buffers[8]/A (sky130_fd_sc_hd__inv_2)
                  0.02    0.03    2.63 v buffers[8]/Y (sky130_fd_sc_hd__inv_2)
     1    0.01                           buffers_in[9] (net)
                  0.02    0.00    2.63 v buffers[9]/A (sky130_fd_sc_hd__inv_2)
                  0.18    0.15    2.78 ^ buffers[9]/Y (sky130_fd_sc_hd__inv_2)
     2    0.04                           chain (net)
                  0.18    0.00    2.78 ^ chain (out)
                                  2.78   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -2.78   data arrival time
-----------------------------------------------------------------------------
                                  4.97   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 4.97

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.33
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
_25_/CLK ^
   0.27
_26_/CLK ^
   0.24     -0.02       0.01

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             1.71e-05   3.18e-06   3.45e-11   2.03e-05  36.4%
Combinational          2.50e-05   1.03e-05   1.87e-10   3.54e-05  63.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.21e-05   1.35e-05   2.22e-10   5.56e-05 100.0%
                          75.7%      24.3%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 350 u^2 33% utilization.
area_report_end
