INFO:sim:172 - Generating IP...
Resolving generics for 'line_orders'...
Applying external generics to 'line_orders'...
Delivering associated files for 'line_orders'...
Delivering EJava files for 'line_orders'...
Generating implementation netlist for 'line_orders'...
INFO:sim - Pre-processing HDL files for 'line_orders'...
Running synthesis for 'line_orders'
Running ngcbuild...
Writing VHO instantiation template for 'line_orders'...
Writing VHDL behavioral simulation model for 'line_orders'...
WARNING:sim - Overwriting existing file
   /home/yukiimai/Sandbox/2015_winter/Aquila/core/ipcore_dir/tmp/_cg/line_orders
   /doc/blk_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/yukiimai/Sandbox/2015_winter/Aquila/core/ipcore_dir/tmp/_cg/line_orders
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'line_orders'...
Generating metadata file...
Generating ISE project file for 'line_orders'...
Generating ISE project...
XCO file found: line_orders.xco
XMDF file found: line_orders_xmdf.tcl
Adding
/home/yukiimai/Sandbox/2015_winter/Aquila/core/ipcore_dir/tmp/_cg/line_orders.as
y -view all -origin_type imported
Adding
/home/yukiimai/Sandbox/2015_winter/Aquila/core/ipcore_dir/tmp/_cg/line_orders.ng
c -view all -origin_type created
WARNING: ja is not supported as a language.  Using usenglish.
Checking file
"/home/yukiimai/Sandbox/2015_winter/Aquila/core/ipcore_dir/tmp/_cg/line_orders.n
gc" for project device match ...
File
"/home/yukiimai/Sandbox/2015_winter/Aquila/core/ipcore_dir/tmp/_cg/line_orders.n
gc" device information matches project device.
Adding
/home/yukiimai/Sandbox/2015_winter/Aquila/core/ipcore_dir/tmp/_cg/line_orders.sy
m -view all -origin_type imported
Adding
/home/yukiimai/Sandbox/2015_winter/Aquila/core/ipcore_dir/tmp/_cg/line_orders.vh
d -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/yukiimai/Sandbox/2015_winter/Aquila/core/ipcore_dir/tmp/_cg/line_order
   s.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/yukiimai/Sandbox/2015_winter/Aquila/core/ipcore_dir/tmp/_cg/line_orders.vh
o -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/line_orders"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'line_orders'.
