

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Fri Dec  8 10:34:33 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       Col_pipeline_nf_1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    31.903|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7137|  7137|  7137|  7137|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop  |  7136|  7136|       223|          -|          -|    32|    no    |
        | + Row_Loop    |   221|   221|        17|          -|          -|    13|    no    |
        |  ++ Col_Loop  |    14|    14|         3|          1|          1|    13|    yes   |
        +---------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    559|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     264|    956|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     96|    -|
|Register         |        -|      -|     146|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     410|   1611|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    |max_pool_1_fcmp_3bkb_U2  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    |max_pool_1_fcmp_3bkb_U3  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    |max_pool_1_fcmp_3bkb_U4  |max_pool_1_fcmp_3bkb  |        0|      0|  66|  239|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0| 264|  956|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln13_1_fu_262_p2     |     +    |      0|  0|  15|           9|           5|
    |add_ln13_fu_256_p2       |     +    |      0|  0|  15|           8|           4|
    |add_ln28_1_fu_420_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln28_2_fu_438_p2     |     +    |      0|  0|  21|          15|          15|
    |add_ln28_fu_304_p2       |     +    |      0|  0|  15|           9|           9|
    |add_ln35_1_fu_737_p2     |     +    |      0|  0|  19|          14|          14|
    |add_ln35_fu_355_p2       |     +    |      0|  0|  15|           8|           8|
    |c_fu_286_p2              |     +    |      0|  0|  13|           4|           1|
    |f_fu_242_p2              |     +    |      0|  0|  15|           6|           1|
    |r_fu_274_p2              |     +    |      0|  0|  13|           4|           1|
    |and_ln28_1_fu_520_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_526_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_612_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_4_fu_618_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_5_fu_705_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_6_fu_711_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_397_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_236_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln13_fu_268_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln16_fu_280_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln28_10_fu_669_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_11_fu_675_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_12_fu_687_p2   |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_13_fu_693_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_1_fu_385_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_484_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_490_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_502_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_508_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_576_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_582_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_8_fu_594_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_9_fu_600_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_379_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln26_fu_411_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln28_1_fu_496_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_514_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_588_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_4_fu_606_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_5_fu_681_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_6_fu_699_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_7_fu_322_p2      |    or    |      0|  0|   6|           6|           6|
    |or_ln28_fu_391_p2        |    or    |      0|  0|   2|           1|           1|
    |max_pool_1_out_d0        |  select  |      0|  0|  32|           1|          32|
    |select_ln28_1_fu_532_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_2_fu_624_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_fu_403_p3    |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 559|         349|         253|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |c_0_reg_204              |   9|          2|    4|          8|
    |f_0_reg_157              |   9|          2|    6|         12|
    |phi_mul1_reg_192         |   9|          2|    8|         16|
    |phi_mul_reg_180          |   9|          2|    9|         18|
    |r_0_reg_169              |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  96|         20|   34|         72|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln13_1_reg_770               |   9|   0|    9|          0|
    |add_ln13_reg_765                 |   8|   0|    8|          0|
    |add_ln35_reg_808                 |   8|   0|    8|          0|
    |add_ln35_reg_808_pp0_iter1_reg   |   8|   0|    8|          0|
    |ap_CS_fsm                        |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |c_0_reg_204                      |   4|   0|    4|          0|
    |f_0_reg_157                      |   6|   0|    6|          0|
    |f_reg_750                        |   6|   0|    6|          0|
    |icmp_ln16_reg_784                |   1|   0|    1|          0|
    |icmp_ln16_reg_784_pp0_iter1_reg  |   1|   0|    1|          0|
    |phi_mul1_reg_192                 |   8|   0|    8|          0|
    |phi_mul_reg_180                  |   9|   0|    9|          0|
    |r_0_reg_169                      |   4|   0|    4|          0|
    |r_reg_779                        |   4|   0|    4|          0|
    |select_ln28_reg_818              |  32|   0|   32|          0|
    |shl_ln_reg_793                   |   4|   0|    5|          1|
    |zext_ln13_1_reg_760              |   6|   0|   15|          9|
    |zext_ln13_reg_755                |   6|   0|   14|          8|
    |zext_ln28_1_reg_798              |  14|   0|   64|         50|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 146|   0|  214|         68|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_0_address0    | out |   14|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_ce0         | out |    1|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_q0          |  in |   32|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_address1    | out |   14|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_ce1         | out |    1|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_0_q1          |  in |   32|  ap_memory |  conv_1_out_0  |     array    |
|conv_1_out_1_address0    | out |   14|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_ce0         | out |    1|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_q0          |  in |   32|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_address1    | out |   14|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_ce1         | out |    1|  ap_memory |  conv_1_out_1  |     array    |
|conv_1_out_1_q1          |  in |   32|  ap_memory |  conv_1_out_1  |     array    |
|max_pool_1_out_address0  | out |   13|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

