module seg1( data_in, reset, clk, data_1, data_2);
input [10:0]data_in;
input reset;
input clk;
output data_1;
output data_2;

reg [3:0]temp1;
reg [3:0]temp2;
reg [6:0]data_1;
reg [6:0]data_2;
  

always @ (data_in)  
	begin
		temp1=data_in[8:5];
      temp2=data_in[4:1];
		case(temp1)
			4'b0001: data_1=7'b1000000;
			4'b0010: data_1=7'b1111001;
			4'b0011: data_1=7'b0100100;
			4'b0100: data_1=7'b0110000;
			4'b0101: data_1=7'b0011001;
			4'b0110: data_1=7'b0010010;
			4'b0111: data_1=7'b1111000;
			4'b1000: data_1=7'b0000000;
			4'b1001: data_1=7'b0010000;
			4'b1010: data_1=7'b0001000;
			4'b1011: data_1=7'b0000011;
			4'b1100: data_1=7'b1000110;
			4'b1101: data_1=7'b0100001;
			4'b1110: data_1=7'b0000110;
			4'b1111: data_1=7'b0001110;
		endcase
		
		case(temp2)
			4'b0001: data_2=7'b1000000;
			4'b0010: data_2=7'b1111001;
			4'b0011: data_2=7'b0100100;
			4'b0100: data_2=7'b0110000;
			4'b0101: data_2=7'b0011001;
			4'b0110: data_2=7'b0010010;
			4'b0111: data_2=7'b1111000;
			4'b1000: data_2=7'b0000000;
			4'b1001: data_2=7'b0010000;
			4'b1010: data_2=7'b0001000;
			4'b1011: data_2=7'b0000011;
			4'b1100: data_2=7'b1000110;
			4'b1101: data_2=7'b0100001;
			4'b1110: data_2=7'b0000110;
			4'b1111: data_2=7'b0001110;
		endcase
	end
endmodule


