module top_module (
	input [2:0] a, 
	output reg [15:0] q
);
   always @(*) begin
      case (a)
         3'b000: q = 16'b0100100010110010;
         3'b001: q = 16'b1010111001100000;
         3'b010: q = 16'b0010100001001100;
         3'b011: q = 16'b0101101110101110;
         3'b100: q = 16'b0010000010001010;
         3'b101: q = 16'b0110010110101110;
         3'b110: q = 16'b1100001010010110;
         3'b111: q = 16'b0010110100001001;
      endcase
   end
endmodule
