<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: 43. MICRO 2010</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/micro/micro2010">43. MICRO 2010:
Atlanta, Georgia, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/micro/micro2010">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/micro/micro2010">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/micro/micro2010">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/micro/micro2010">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/micro/index.html">back to MICRO</a></p> 
<ul>
</ul>

 

<h2>Transactional Systems</h2>
 

<ul>
<li id="KimRLLA10"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Hanjun">Hanjun Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Raman:Arun">Arun Raman</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Liu:Feng">Feng Liu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Jae_W=">Jae W. Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/August:David_I=">David I. August</a>:<br /><b>Scalable Speculative Parallelization on Commodity Clusters.</b> 3-14<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.19"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/KimRLLA10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/KimRLLA10.xml">XML</a></small></small></li>
<li id="AydonatA10"><a href="http://dblp.dagstuhl.de/pers/hc/a/Aydonat:Utku">Utku Aydonat</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Abdelrahman:Tarek_S=">Tarek S. Abdelrahman</a>:<br /><b>Hardware Support for Relaxed Concurrency Control in Transactional Memory.</b> 15-26<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.25"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/AydonatA10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/AydonatA10.xml">XML</a></small></small></li>
<li id="LuponMG10"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lupon:Marc">Marc Lupon</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Magklis:Grigorios">Grigorios Magklis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gonz=aacute=lez:Antonio">Antonio Gonz&#225;lez</a>:<br /><b>A Dynamically Adaptable Hardware Transactional Memory.</b> 27-38<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.23"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LuponMG10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LuponMG10.xml">XML</a></small></small></li>
<li id="ChungYDPHCG10"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chung:Jae=Woong">Jae-Woong Chung</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yen:Luke">Luke Yen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Diestelhorst:Stephan">Stephan Diestelhorst</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Pohlack:Martin">Martin Pohlack</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hohmuth:Michael">Michael Hohmuth</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Christie:David">David Christie</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Grossman:Dan">Dan Grossman</a>:<br /><b>ASF: AMD64 Extension for Lock-Free Data Structures and Transactional Memory.</b> 39-50<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.40"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ChungYDPHCG10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ChungYDPHCG10.xml">XML</a></small></small></li>
</ul>



<h2>Scheduling</h2>
 

<ul>
<li id="ChengLLY10"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cheng:Hsiang=Yun">Hsiang-Yun Cheng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lin:Chung=Hsiang">Chung-Hsiang Lin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Jian">Jian Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yang:Chia=Lin">Chia-Lin Yang</a>:<br /><b>Memory Latency Reduction via Thread Throttling.</b> 53-64<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.39"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ChengLLY10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ChengLLY10.xml">XML</a></small></small></li>
<li id="KimPMH10"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Yoongu">Yoongu Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Papamichael:Michael">Michael Papamichael</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mutlu:Onur">Onur Mutlu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Harchol=Balter:Mor">Mor Harchol-Balter</a>:<br /><b>Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior.</b> 65-76<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.51"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/KimPMH10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/KimPMH10.xml">XML</a></small></small></li>
<li id="ReddiKKCSWB10"><a href="http://dblp.dagstuhl.de/pers/hc/r/Reddi:Vijay_Janapa">Vijay Janapa Reddi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kanev:Svilen">Svilen Kanev</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Wonyoung">Wonyoung Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Campanoni:Simone">Simone Campanoni</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smith:Michael_D=">Michael D. Smith</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wei:Gu=Yeon">Gu-Yeon Wei</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brooks:David_M=">David M. Brooks</a>:<br /><b>Voltage Smoothing: Characterizing and Mitigating Voltage Noise in Production Processors via Software-Guided Thread Scheduling.</b> 77-88<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.35"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ReddiKKCSWB10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ReddiKKCSWB10.xml">XML</a></small></small></li>
<li id="EtsionCRRBALV10"><a href="http://dblp.dagstuhl.de/pers/hc/e/Etsion:Yoav">Yoav Etsion</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cabarcas:Felipe">Felipe Cabarcas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rico:Alejandro">Alejandro Rico</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ram=iacute=rez:Alex">Alex Ram&#237;rez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Badia:Rosa_M=">Rosa M. Badia</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ayguad=eacute=:Eduard">Eduard Ayguad&#233;</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Labarta:Jes=uacute=s">Jes&#250;s Labarta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>Task Superscalar: An Out-of-Order Task Pipeline.</b> 89-100<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.13"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/EtsionCRRBALV10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/EtsionCRRBALV10.xml">XML</a></small></small></li>
</ul>



<h2>Reliability/Scheduling</h2>
 

<ul>
<li id="GunadiSKL10"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gunadi:Erika">Erika Gunadi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sinkar:Abhishek_A=">Abhishek A. Sinkar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Nam_Sung">Nam Sung Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lipasti:Mikko_H=">Mikko H. Lipasti</a>:<br /><b>Combating Aging with the Colt Duty Cycle Equalizer.</b> 103-114<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.37"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/GunadiSKL10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/GunadiSKL10.xml">XML</a></small></small></li>
<li id="SeongWSRL10"><a href="http://dblp.dagstuhl.de/pers/hc/s/Seong:Nak_Hee">Nak Hee Seong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Woo:Dong_Hyuk">Dong Hyuk Woo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Srinivasan:Vijayalakshmi">Vijayalakshmi Srinivasan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rivers:Jude_A=">Jude A. Rivers</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Hsien=Hsin_S=">Hsien-Hsin S. Lee</a>:<br /><b>SAFER: Stuck-At-Fault Error Recovery for Memories.</b> 115-124<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.46"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/SeongWSRL10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/SeongWSRL10.xml">XML</a></small></small></li>
<li id="NairJE10"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nair:Arun_A=">Arun A. Nair</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/John:Lizy_Kurian">Lizy Kurian John</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Eeckhout:Lieven">Lieven Eeckhout</a>:<br /><b>AVF Stressmark: Towards an Automated Methodology for Bounding the Worst-Case Vulnerability to Soft Errors.</b> 125-136<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.34"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/NairJE10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/NairJE10.xml">XML</a></small></small></li>
<li id="DengLMSS10"><a href="http://dblp.dagstuhl.de/pers/hc/d/Deng:Daniel_Y=">Daniel Y. Deng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lo:Daniel">Daniel Lo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Malysa:Greg">Greg Malysa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schneider:Skyler">Skyler Schneider</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Suh:G=_Edward">G. Edward Suh</a>:<br /><b>Flexible and Efficient Instruction-Grained Run-Time Monitoring Using On-Chip Reconfigurable Fabric.</b> 137-148<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.17"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/DengLMSS10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/DengLMSS10.xml">XML</a></small></small></li>
</ul>



<h2>Caching</h2>
 

<ul>
<li id="JaleelBBSE10"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jaleel:Aamer">Aamer Jaleel</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Borch:Eric">Eric Borch</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bhandaru:Malini">Malini Bhandaru</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Steely_Jr=:Simon_C=">Simon C. Steely Jr.</a>, <a href="http://dblp.dagstuhl.de/pers/hc/e/Emer:Joel_S=">Joel S. Emer</a>:<br /><b>Achieving Non-Inclusive Cache Performance with Inclusive Caches: Temporal Locality Aware (TLA) Cache Management Policies.</b> 151-162<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.52"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/JaleelBBSE10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/JaleelBBSE10.xml">XML</a></small></small></li>
<li id="ZhanJS10"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhan:Dongyuan">Dongyuan Zhan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jiang:Hong">Hong Jiang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Seth:Sharad_C=">Sharad C. Seth</a>:<br /><b>STEM: Spatiotemporal Management of Capacity for Intra-core Last Level Caches.</b> 163-174<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.31"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ZhanJS10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ZhanJS10.xml">XML</a></small></small></li>
<li id="KhanTJ10"><a href="http://dblp.dagstuhl.de/pers/hc/k/Khan:Samira_Manabi">Samira Manabi Khan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Tian:Yingying">Yingying Tian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jim=eacute=nez:Daniel_A=">Daniel A. Jim&#233;nez</a>:<br /><b>Sampling Dead Block Prediction for Last-Level Caches.</b> 175-186<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.24"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/KhanTJ10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/KhanTJ10.xml">XML</a></small></small></li>
<li id="SanchezK10"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sanchez:Daniel">Daniel Sanchez</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kozyrakis:Christos">Christos Kozyrakis</a>:<br /><b>The ZCache: Decoupling Ways and Associativity.</b> 187-198<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.20"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/SanchezK10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/SanchezK10.xml">XML</a></small></small></li>
</ul>



<h2>Data Parallelism</h2>
 

<ul>
<li id="BarikZS10"><a href="http://dblp.dagstuhl.de/pers/hc/b/Barik:Rajkishore">Rajkishore Barik</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zhao:Jisheng">Jisheng Zhao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sarkar:Vivek">Vivek Sarkar</a>:<br /><b>Efficient Selection of Vector Instructions Using Dynamic Programming.</b> 201-212<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.38"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/BarikZS10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/BarikZS10.xml">XML</a></small></small></li>
<li id="LeeLKV10"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Jaekyu">Jaekyu Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lakshminarayana:Nagesh_B=">Nagesh B. Lakshminarayana</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Hyesoon">Hyesoon Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vuduc:Richard_W=">Richard W. Vuduc</a>:<br /><b>Many-Thread Aware Prefetching Mechanisms for GPGPU Applications.</b> 213-224<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.44"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LeeLKV10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LeeLKV10.xml">XML</a></small></small></li>
<li id="ChungMHM10"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chung:Eric_S=">Eric S. Chung</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Milder:Peter_A=">Peter A. Milder</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hoe:James_C=">James C. Hoe</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mai:Ken">Ken Mai</a>:<br /><b>Single-Chip Heterogeneous Computing: Does the Future Include Custom Logic, FPGAs, and GPGPUs?</b> 225-236<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.36"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ChungMHM10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ChungMHM10.xml">XML</a></small></small></li>
<li id="SteffenZ10"><a href="http://dblp.dagstuhl.de/pers/hc/s/Steffen:Michael">Michael Steffen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/z/Zambreno:Joseph">Joseph Zambreno</a>:<br /><b>Improving SIMT Efficiency of Global Rendering Algorithms with Architectural Support for Dynamic Micro-Kernels.</b> 237-248<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.45"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/SteffenZ10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/SteffenZ10.xml">XML</a></small></small></li>
</ul>



<h2>Concurrency</h2>
 

<ul>
<li id="NistorMT10"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nistor:Adrian">Adrian Nistor</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Marinov:Darko">Darko Marinov</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>InstantCheck: Checking the Determinism of Parallel Programs Using On-the-Fly Incremental Hashing.</b> 251-262<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.55"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/NistorMT10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/NistorMT10.xml">XML</a></small></small></li>
<li id="YuN10"><a href="http://dblp.dagstuhl.de/pers/hc/y/Yu:Jie">Jie Yu</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Narayanasamy:Satish">Satish Narayanasamy</a>:<br /><b>Tolerating Concurrency Bugs Using Transactions as Lifeguards.</b> 263-274<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.56"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/YuN10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/YuN10.xml">XML</a></small></small></li>
<li id="VallejoBCHVUV10"><a href="http://dblp.dagstuhl.de/pers/hc/v/Vallejo_0001:Enrique">Enrique Vallejo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Beivide:Ram=oacute=n">Ram&#243;n Beivide</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Cristal:Adri=aacute=n">Adri&#225;n Cristal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Harris:Tim">Tim Harris</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vallejo:Fernando">Fernando Vallejo</a>, <a href="http://dblp.dagstuhl.de/pers/hc/u/Unsal:Osman_S=">Osman S. Unsal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>:<br /><b>Architectural Support for Fair Reader-Writer Locking.</b> 275-286<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.12"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/VallejoBCHVUV10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/VallejoBCHVUV10.xml">XML</a></small></small></li>
<li id="MuzahidOT10"><a href="http://dblp.dagstuhl.de/pers/hc/m/Muzahid:Abdullah">Abdullah Muzahid</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Otsuki:Norimasa">Norimasa Otsuki</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>AtomTracker: A Comprehensive Approach to Atomic Region Inference and Violation Detection.</b> 287-297<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.32"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/MuzahidOT10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/MuzahidOT10.xml">XML</a></small></small></li>
</ul>



<h2>Microarchitecture I</h2>
 

<ul>
<li id="ShioyaHGS10"><a href="http://dblp.dagstuhl.de/pers/hc/s/Shioya:Ryota">Ryota Shioya</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Horio:Kazuo">Kazuo Horio</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Goshima:Masahiro">Masahiro Goshima</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sakai:Shuichi">Shuichi Sakai</a>:<br /><b>Register Cache System Not for Latency Reduction Purpose.</b> 301-312<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.43"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ShioyaHGS10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ShioyaHGS10.xml">XML</a></small></small></li>
<li id="SrikantaiahK10"><a href="http://dblp.dagstuhl.de/pers/hc/s/Srikantaiah:Shekhar">Shekhar Srikantaiah</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kandemir:Mahmut_T=">Mahmut T. Kandemir</a>:<br /><b>Synergistic TLBs for High Performance Address Translation in Chip Multiprocessors.</b> 313-324<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.26"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/SrikantaiahK10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/SrikantaiahK10.xml">XML</a></small></small></li>
<li id="GuptaFAM10"><a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Shantanu">Shantanu Gupta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Feng:Shuguang">Shuguang Feng</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ansari:Amin">Amin Ansari</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mahlke:Scott_A=">Scott A. Mahlke</a>:<br /><b>Erasing Core Boundaries for Robust and Configurable Performance.</b> 325-336<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.30"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/GuptaFAM10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/GuptaFAM10.xml">XML</a></small></small></li>
<li id="LongFBOOFC10"><a href="http://dblp.dagstuhl.de/pers/hc/l/Long:Guoping">Guoping Long</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Franklin:Diana">Diana Franklin</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Biswas:Susmit">Susmit Biswas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Ortiz:Pablo_J=">Pablo J. Ortiz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Oberg:Jason">Jason Oberg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fan:Dongrui">Dongrui Fan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chong:Frederic_T=">Frederic T. Chong</a>:<br /><b>Minimal Multi-threading: Finding and Removing Redundant Instructions in Multi-threaded Processors.</b> 337-348<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.41"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LongFBOOFC10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LongFBOOFC10.xml">XML</a></small></small></li>
</ul>



<h2>Memories</h2>
 

<ul>
<li id="MillerTDAT10"><a href="http://dblp.dagstuhl.de/pers/hc/m/Miller:Timothy_N=">Timothy N. Miller</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Thomas:Renji">Renji Thomas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dinan:James">James Dinan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Adcock:Bruce_M=">Bruce M. Adcock</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Teodorescu:Radu">Radu Teodorescu</a>:<br /><b>Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches.</b> 351-362<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.28"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/MillerTDAT10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/MillerTDAT10.xml">XML</a></small></small></li>
<li id="Vogelsang10"><a href="http://dblp.dagstuhl.de/pers/hc/v/Vogelsang:Thomas">Thomas Vogelsang</a>:<br /><b>Understanding the Energy Consumption of Dynamic Random Access Memories.</b> 363-374<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.42"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/Vogelsang10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/Vogelsang10.xml">XML</a></small></small></li>
<li id="StuecheliKHJ10"><a href="http://dblp.dagstuhl.de/pers/hc/s/Stuecheli:Jeffrey">Jeffrey Stuecheli</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kaseridis:Dimitris">Dimitris Kaseridis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hunter:Hillery_C=">Hillery C. Hunter</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/John:Lizy_K=">Lizy K. John</a>:<br /><b>Elastic Refresh: Techniques to Mitigate Refresh Penalties in High Density Memory.</b> 375-384<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.22"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/StuecheliKHJ10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/StuecheliKHJ10.xml">XML</a></small></small></li>
<li id="CaulfieldDCMGS10"><a href="http://dblp.dagstuhl.de/pers/hc/c/Caulfield:Adrian_M=">Adrian M. Caulfield</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/De:Arup">Arup De</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Coburn:Joel">Joel Coburn</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mollow:Todor_I=">Todor I. Mollow</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gupta:Rajesh_K=">Rajesh K. Gupta</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Swanson:Steven">Steven Swanson</a>:<br /><b>Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories.</b> 385-395<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.33"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/CaulfieldDCMGS10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/CaulfieldDCMGS10.xml">XML</a></small></small></li>
</ul>



<h2>NoCs</h2>
 

<ul>
<li id="AhnK10"><a href="http://dblp.dagstuhl.de/pers/hc/a/Ahn:Minseon">Minseon Ahn</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim_0001:Eun_Jung">Eun Jung Kim</a>:<br /><b>Pseudo-Circuit: Accelerating Communication for On-Chip Interconnection Networks.</b> 399-408<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.10"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/AhnK10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/AhnK10.xml">XML</a></small></small></li>
<li id="OuyangX10"><a href="http://dblp.dagstuhl.de/pers/hc/o/Ouyang:Jin">Jin Ouyang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/x/Xie_0001:Yuan">Yuan Xie</a>:<br /><b>LOFT: A High Performance Network-on-Chip Providing Quality-of-Service Support.</b> 409-420<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.21"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/OuyangX10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/OuyangX10.xml">XML</a></small></small></li>
<li id="BakhodaKA10"><a href="http://dblp.dagstuhl.de/pers/hc/b/Bakhoda:Ali">Ali Bakhoda</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:John">John Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Aamodt:Tor_M=">Tor M. Aamodt</a>:<br /><b>Throughput-Effective On-Chip Networks for Manycore Accelerators.</b> 421-432<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.50"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/BakhodaKA10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/BakhodaKA10.xml">XML</a></small></small></li>
<li id="JafriHTV10"><a href="http://dblp.dagstuhl.de/pers/hc/j/Jafri:Syed_Ali_Raza">Syed Ali Raza Jafri</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hong:Yu=Ju">Yu-Ju Hong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Thottethodi:Mithuna">Mithuna Thottethodi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Vijaykumar:T=_N=">T. N. Vijaykumar</a>:<br /><b>Adaptive Flow Control for Robust Performance and Energy.</b> 433-444<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.48"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/JafriHTV10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/JafriHTV10.xml">XML</a></small></small></li>
</ul>



<h2>Coherence</h2>
 

<ul>
<li id="QianAT10"><a href="http://dblp.dagstuhl.de/pers/hc/q/Qian:Xuehai">Xuehai Qian</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ahn:Wonsun">Wonsun Ahn</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>:<br /><b>ScalableBulk: Scalable Cache Coherence for Atomic Blocks in a Lazy Environment.</b> 447-458<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.29"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/QianAT10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/QianAT10.xml">XML</a></small></small></li>
<li id="KimKH10"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Daehoon">Daehoon Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Hwanju">Hwanju Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Huh:Jaehyuk">Jaehyuk Huh</a>:<br /><b>Virtual Snooping: Filtering Snoops in Virtualized Multi-cores.</b> 459-470<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.16"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/KimKH10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/KimKH10.xml">XML</a></small></small></li>
<li id="ZhangLS10"><a href="http://dblp.dagstuhl.de/pers/hc/z/Zhang:Meng">Meng Zhang</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lebeck:Alvin_R=">Alvin R. Lebeck</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Sorin:Daniel_J=">Daniel J. Sorin</a>:<br /><b>Fractal Coherence: Scalably Verifiable Cache Coherence.</b> 471-482<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.11"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ZhangLS10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ZhangLS10.xml">XML</a></small></small></li>
</ul>



<h2>Microarchitecture II</h2>
 

<ul>
<li id="DubachJBO10"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dubach:Christophe">Christophe Dubach</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jones:Timothy_M=">Timothy M. Jones</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Bonilla:Edwin_V=">Edwin V. Bonilla</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/O=Boyle:Michael_F=_P=">Michael F. P. O'Boyle</a>:<br /><b>A Predictive Model for Dynamic Microarchitectural Adaptivity Control.</b> 485-496<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.14"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/DubachJBO10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/DubachJBO10.xml">XML</a></small></small></li>
<li id="WatkinsA10"><a href="http://dblp.dagstuhl.de/pers/hc/w/Watkins:Matthew_A=">Matthew A. Watkins</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Albonesi:David_H=">David H. Albonesi</a>:<br /><b>ReMAP: A Reconfigurable Heterogeneous Multicore Architecture.</b> 497-508<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.15"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/WatkinsA10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/WatkinsA10.xml">XML</a></small></small></li>
<li id="LeeKAML10"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Michael_Mihn=Jong">Michael Mihn-Jong Lee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:John">John Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Abts:Dennis">Dennis Abts</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Marty:Michael_R=">Michael R. Marty</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:Jae_W=">Jae W. Lee</a>:<br /><b>Probabilistic Distance-Based Arbitration: Providing Equality of Service for Many-Core CMPs.</b> 509-519<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.18"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/LeeKAML10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/LeeKAML10.xml">XML</a></small></small></li>
</ul>



<h2>Tools</h2>
 

<ul>
<li id="ChenDWAD10"><a href="http://dblp.dagstuhl.de/pers/hc/c/Chen:Jianwei">Jianwei Chen</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dabbiru:Lakshmi_Kumar">Lakshmi Kumar Dabbiru</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wong_0001:Daniel">Daniel Wong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Annavaram:Murali">Murali Annavaram</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dubois:Michel">Michel Dubois</a>:<br /><b>Adaptive and Speculative Slack Simulations of CMPs on CMPs.</b> 523-534<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.47"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/ChenDWAD10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/ChenDWAD10.xml">XML</a></small></small></li>
<li id="KimKL10"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Minjang">Minjang Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Hyesoon">Hyesoon Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Luk:Chi=Keung">Chi-Keung Luk</a>:<br /><b>SD3: A Scalable Approach to Dynamic Data-Dependence Profiling.</b> 535-546<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.49"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/KimKL10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/KimKL10.xml">XML</a></small></small></li>
<li id="KothaASYB10"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kotha:Aparna">Aparna Kotha</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Anand:Kapil">Kapil Anand</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Smithson:Matthew">Matthew Smithson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/y/Yellareddy:Greeshma">Greeshma Yellareddy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Barua:Rajeev">Rajeev Barua</a>:<br /><b>Automatic Parallelization in a Binary Rewriter.</b> 547-557<br /><small><a href="http://dx.doi.org/10.1109/MICRO.2010.27"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/micro/KothaASYB10.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/micro/KothaASYB10.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
