---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
---

{% if author.googlescholar %}
  You can also find my articles on <u><a href="{{author.googlescholar}}">my Google Scholar profile</a>.</u>
{% endif %}

{% include base_path %}

In a thousand years nothing will be left of all that's been written this century.  
They'll read loose sentences, traces of lost women, fragments of motionless children,  
your slow green eyes simply will not exist.  
--- Roberto Bola√±o

1. Minimum-Cost Network Flow with Dual Predictions  
**Zhiyang Chen**, Hailong Yao, Xia Yin.  
In *Proceedings of AAAI Conference on Artificial Intelligence* (AAAI), 2026.

1. Generalization Bounds for Model-based Algorithm Configuration  
**Zhiyang Chen**, Hailong Yao, Xia Yin.  
In *Advances in Neural Information Processing Systems* (NeurIPS), 2025. ([OpenReview](https://openreview.net/pdf?id=bAJCfIywYl)) ([poster](https://chen-zhi-yang.github.io/files/neurips25-poster.pdf))

1. [Learning Configurations for Data-Driven Multi-Objective Optimization](https://proceedings.mlr.press/v267/chen25ce.html)  
**Zhiyang Chen**, Hailong Yao, Xia Yin.  
In *Proceedings of International Conference on Machine Learning* (ICML), 2025. ([OpenReview](https://openreview.net/pdf?id=1fUJk8viuw))

1. [PatLabor: Pareto Optimization of Timing-Driven Routing Trees](https://ieeexplore.ieee.org/document/11133098)  
**Zhiyang Chen**, Hailong Yao, Xia Yin.  
In *Proceedings of Design Automation Conference* (DAC), 2025. ([preprint](https://chen-zhi-yang.github.io/files/Pareto_Optimization_of_Timing_Driven_Routing_Trees.pdf)) ([poster](https://chen-zhi-yang.github.io/files/patlabor-poster.pdf))

1. [Mr.TPL: A Method for Multi-Pin Net Router in Triple Patterning Lithography](https://ieeexplore.ieee.org/document/11132965)  
Chengkai Wang, Weiqing Ji, Mingyang Kou, **Zhiyang Chen**, Fei Li, Nengyong Zhu, Hailong Yao.  
In *Proceedings of Design Automation Conference* (DAC), 2025. ([arXiv](https://arxiv.org/abs/2412.02703))  

1. [Differentiable Rectilinear Steiner Trees for Analytical Placement](https://ieeexplore.ieee.org/document/10617497)  
**Zhiyang Chen**, Hailong Yao, Tsung-Yi Ho, Ulf Schlichtmann, Xia Yin.  
In *Proceedings of International Symposium of Electronic Design Automation* (ISEDA), 2024.

1. [NeuroEscape: Ordered Escape Routing via Monte-Carlo Tree Search and Neural Network](https://ieeexplore.ieee.org/abstract/document/10323718)  
**Zhiyang Chen**, Tsung-Yi Ho, Ulf Schlichtmann, Datao Chen, Mingyu Liu, Hailong Yao, Xia Yin.  
In *Proceedings of International Conference on Computer-Aided Design* (ICCAD), 2023.

1. [Learning a Provably Good Wirelength Model for Analytical Placement](https://ieeexplore.ieee.org/document/10218451)  
**Zhiyang Chen**, Hailong Yao, Xia Yin.  
In *Proceedings of International Symposium of Electronic Design Automation* (ISEDA), 2023.  
**Honorable Paper**

1. [Contamination-Aware Synthesis for Programmable Microfluidic Devices](https://ieeexplore.ieee.org/document/9647006)  
Hui-Chieh Yu, Yu-Huei Lin, **Zhiyang Chen**, Bing Li, Xing Huang, Ulf Schlichtmann, Tsung-Yi Ho, Hailong Yao.  
In *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems* (TCAD), 2021.

1. [Machine Learning Based Acceleration Method for Ordered Escape Routing](https://dl.acm.org/doi/10.1145/3453688.3461483)  
**Zhiyang Chen**, Weiqing Ji, Yihao Peng, Datao Chen, Mingyu Liu, Hailong Yao.  
In *Proceedings of Great Lakes Symposium on VLSI* (GLSVLSI), 2021.  
**Best Paper Candidate**
