// Seed: 23752621
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  inout id_2;
  input id_1;
  logic id_4;
  type_12(
      1, 1, 1'b0, id_1
  );
  logic id_5;
  logic id_6;
  assign id_2 = {1, 1, id_1};
  logic id_7;
  type_16(
      id_4 * {id_6, 1}, id_3[1 : 1'b0], "", 1
  );
  always @(posedge id_5 or posedge 1'd0) begin
    id_5 = 1;
  end
  logic id_8;
  logic id_9;
  logic id_10;
endmodule
