Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Osmane\Documents\GitHub\Projet-Rubik-s-Cube\Quartus\HPS_TEST\osmanip_hps.qsys --block-symbol-file --output-directory=C:\Users\Osmane\Documents\GitHub\Projet-Rubik-s-Cube\Quartus\HPS_TEST\osmanip_hps --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading HPS_TEST/osmanip_hps.qsys
Progress: Reading input file
Progress: Adding Osmanip_0 [Osmanip 2.0]
Progress: Parameterizing module Osmanip_0
Progress: Adding clk_0 [clock_source 24.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 24.1]
Progress: Parameterizing module hps_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 24.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: osmanip_hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: osmanip_hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: osmanip_hps.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: osmanip_hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: osmanip_hps.hps_0: HPS model no longer supports simulation for HPS FPGA Bridges.
Warning: osmanip_hps.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Osmane\Documents\GitHub\Projet-Rubik-s-Cube\Quartus\HPS_TEST\osmanip_hps.qsys --synthesis=VHDL --output-directory=C:\Users\Osmane\Documents\GitHub\Projet-Rubik-s-Cube\Quartus\HPS_TEST\osmanip_hps\synthesis --family="Cyclone V" --part=5CSEMA4U23C6
Progress: Loading HPS_TEST/osmanip_hps.qsys
Progress: Reading input file
Progress: Adding Osmanip_0 [Osmanip 2.0]
Progress: Parameterizing module Osmanip_0
Progress: Adding clk_0 [clock_source 24.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 24.1]
Progress: Parameterizing module hps_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 24.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: osmanip_hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: osmanip_hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: osmanip_hps.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: osmanip_hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: osmanip_hps.hps_0: HPS model no longer supports simulation for HPS FPGA Bridges.
Warning: osmanip_hps.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: osmanip_hps: Generating "osmanip_hps" for QUARTUS_SYNTH
Info: Osmanip_0: "osmanip_hps" instantiated Osmanip "Osmanip_0"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_0: HPS model no longer supports simulation for HPS FPGA Bridges.
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "osmanip_hps" instantiated altera_hps "hps_0"
Info: onchip_memory2_0: Starting RTL generation for module 'osmanip_hps_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec cmd /c {set LC_ALL=C&& C:/intelfpga_lite/24.1std/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/24.1std/quartus/bin64/perl/lib -I C:/intelfpga_lite/24.1std/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/24.1std/quartus/sopc_builder/bin -I C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=osmanip_hps_onchip_memory2_0 --dir=C:/Users/Osmane/AppData/Local/Temp/alt0501_5551323419573617574.dir/0079_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/24.1std/quartus --verilog --config=C:/Users/Osmane/AppData/Local/Temp/alt0501_5551323419573617574.dir/0079_onchip_memory2_0_gen//osmanip_hps_onchip_memory2_0_component_configuration.pl --do_build_sim=0}]
Info: onchip_memory2_0: Done RTL generation for module 'osmanip_hps_onchip_memory2_0'
Info: onchip_memory2_0: "osmanip_hps" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "osmanip_hps" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "osmanip_hps" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: Osmanip_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "Osmanip_0_s1_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: Osmanip_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "Osmanip_0_s1_agent"
Info: Osmanip_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "Osmanip_0_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info: Reusing file C:/Users/Osmane/Documents/GitHub/Projet-Rubik-s-Cube/Quartus/HPS_TEST/osmanip_hps/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Osmanip_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "Osmanip_0_s1_burst_adapter"
Info: Reusing file C:/Users/Osmane/Documents/GitHub/Projet-Rubik-s-Cube/Quartus/HPS_TEST/osmanip_hps/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Osmane/Documents/GitHub/Projet-Rubik-s-Cube/Quartus/HPS_TEST/osmanip_hps/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Osmane/Documents/GitHub/Projet-Rubik-s-Cube/Quartus/HPS_TEST/osmanip_hps/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Osmanip_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "Osmanip_0_s1_rsp_width_adapter"
Info: Reusing file C:/Users/Osmane/Documents/GitHub/Projet-Rubik-s-Cube/Quartus/HPS_TEST/osmanip_hps/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Osmane/Documents/GitHub/Projet-Rubik-s-Cube/Quartus/HPS_TEST/osmanip_hps/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Error during execution of "{C:/intelfpga_lite/24.1std/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Execution of command "{C:/intelfpga_lite/24.1std/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt" failed
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run.
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: Please install WSL and try again.
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: child process exited abnormally
Error: border: Error during execution of script generate_hps_sdram.tcl: seq: add_fileset_file: No such file C:/Users/Osmane/AppData/Local/Temp/alt0501_4940480254711944546.dir/0004_seq_gen/hps_AC_ROM.hex
Error: border: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 3 or more modules remaining
Error: border: Execution of script generate_hps_sdram.tcl failed
Error: border: 2026.02.17.16:31:04 Info:
Error: border: ********************************************************************************************************************
Error: border: 
Error: border: Use qsys-generate for a simpler command-line interface for generating IP.
Error: border: 
Error: border: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs.
Error: border: 
Error: border: ********************************************************************************************************************
Error: border: 2026.02.17.16:31:06 Warning: Ignored parameter assignment device=5CSEMA4U23C6
Error: border: 2026.02.17.16:31:06 Warning: Ignored parameter assignment extended_family_support=true
Error: border: 2026.02.17.16:31:09 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors
Error: border: 2026.02.17.16:31:09 Warning: hps_sdram.seq: This module has no ports or interfaces
Error: border: 2026.02.17.16:31:09 Warning: hps_sdram.p0: p0.scc must be exported, or connected to a matching conduit.
Error: border: 2026.02.17.16:31:09 Warning: hps_sdram.as: as.afi_init_cal_req must be exported, or connected to a matching conduit.
Error: border: 2026.02.17.16:31:09 Warning: hps_sdram.as: as.tracking must be exported, or connected to a matching conduit.
Error: border: 2026.02.17.16:31:09 Warning: hps_sdram.c0: c0.status must be exported, or connected to a matching conduit.
Error: border: 2026.02.17.16:31:09 Warning: hps_sdram.p0: p0.avl must be connected to an Avalon-MM master
Error: border: 2026.02.17.16:31:09 Info: hps_sdram: Generating "hps_sdram" for QUARTUS_SYNTH
Error: border: 2026.02.17.16:31:10 Info: pll: "hps_sdram" instantiated altera_mem_if_hps_pll "pll"
Error: border: 2026.02.17.16:31:10 Info: p0: Generating clock pair generator
Error: border: 2026.02.17.16:31:11 Info: p0: Generating hps_sdram_p0_altdqdqs
Error: border: 2026.02.17.16:31:15 Info: p0:
Error: border: 2026.02.17.16:31:15 Info: p0: *****************************
Error: border: 2026.02.17.16:31:15 Info: p0:
Error: border: 2026.02.17.16:31:15 Info: p0: Remember to run the hps_sdram_p0_pin_assignments.tcl
Error: border: 2026.02.17.16:31:15 Info: p0: script after running Synthesis and before Fitting.
Error: border: 2026.02.17.16:31:15 Info: p0:
Error: border: 2026.02.17.16:31:15 Info: p0: *****************************
Error: border: 2026.02.17.16:31:15 Info: p0:
Error: border: 2026.02.17.16:31:15 Info: p0: "hps_sdram" instantiated altera_mem_if_ddr3_hard_phy_core "p0"
Error: border: 2026.02.17.16:31:15 Error: seq: Error during execution of "{C:/intelfpga_lite/24.1std/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally
Error: border: 2026.02.17.16:31:15 Error: seq: Execution of command "{C:/intelfpga_lite/24.1std/quartus/../nios2eds/Nios II Command Shell.bat} make all 2>> stderr.txt" failed
Error: border: 2026.02.17.16:31:15 Error: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run.
Error: border: 2026.02.17.16:31:15 Error: seq: Please install WSL and try again.
Error: border: 2026.02.17.16:31:15 Error: seq: child process exited abnormally
Error: border: 2026.02.17.16:31:15 Error: seq: add_fileset_file: No such file C:/Users/Osmane/AppData/Local/Temp/alt0501_4940480254711944546.dir/0004_seq_gen/hps_AC_ROM.hex
Error: border: while executing
Error: border: "add_fileset_file $file_name [::alt_mem_if::util::hwtcl_utils::get_file_type $file_name 0] PATH $file_pathname"
Error: border: ("foreach" body line 4)
Error: border: invoked from within
Error: border: "foreach file_pathname $return_files_sw {
Error: border: 		_dprint 1 "Preparing to add $file_pathname"
Error: border: 		set file_name [file tail $file_pathname]
Error: border: 		add_fileset_file $..."
Error: border: (procedure "generate_sw" line 18)
Error: border: invoked from within
Error: border: "generate_sw $name $fileset"
Error: border: ("if" then script line 4)
Error: border: invoked from within
Error: border: "if {[string compare -nocase $fileset QUARTUS_SYNTH] == 0} {
Error: border: 		set top_level_file "altera_mem_if_hhp_qseq_synth_top.v"
Error: border: 		add_fileset_file $top_level_fi..."
Error: border: (procedure "generate_files" line 4)
Error: border: invoked from within
Error: border: "generate_files $name QUARTUS_SYNTH"
Error: border: (procedure "generate_synth" line 3)
Error: border: invoked from within
Error: border: "generate_synth altera_mem_if_hhp_qseq_synth_top"
Error: border: 2026.02.17.16:31:15 Info: seq: "hps_sdram" instantiated altera_mem_if_hhp_ddr3_qseq "seq"
Error: border: 2026.02.17.16:31:15 Error: Generation stopped, 3 or more modules remaining
Error: border: 2026.02.17.16:31:15 Info: hps_sdram: Done "hps_sdram" with 7 modules, 33 files
Info: border: "hps_io" instantiated altera_interface_generator "border"
Error: Generation stopped, 2 or more modules remaining
Info: osmanip_hps: Done "osmanip_hps" with 27 modules, 76 files
Error: qsys-generate failed with exit code 1: 70 Errors, 8 Warnings
Info: Finished: Create HDL design files for synthesis
