#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000002848eb7f940 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002848eb876b0 .scope module, "tb_vga_ram_display" "tb_vga_ram_display" 3 3;
 .timescale -9 -12;
v000002848ebeb630_0 .net "blue", 1 0, v000002848ebeb450_0;  1 drivers
v000002848ebeb6d0_0 .var "clk", 0 0;
v000002848ebeb1d0_0 .net "green", 1 0, v000002848ebeb770_0;  1 drivers
v000002848ebeb590_0 .net "red", 1 0, v000002848ebeb310_0;  1 drivers
v000002848ebeb810_0 .var "rst_n", 0 0;
v000002848ebeb8b0_0 .var "videodata_in", 0 0;
v000002848ebeb950_0 .var "write_enable", 0 0;
v000002848ebeba90_0 .var "xcoor", 9 0;
v000002848ebeb9f0_0 .var "ycoor", 9 0;
S_000002848eb87840 .scope module, "uut" "vga_ram_display" 3 18, 4 3 0, S_000002848eb876b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 10 "xcoor";
    .port_info 3 /INPUT 10 "ycoor";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 1 "write_data";
    .port_info 6 /OUTPUT 2 "red";
    .port_info 7 /OUTPUT 2 "green";
    .port_info 8 /OUTPUT 2 "blue";
v000002848ebeb450_0 .var "blue", 1 0;
v000002848ebebbd0_0 .net "clk", 0 0, v000002848ebeb6d0_0;  1 drivers
v000002848ebeb770_0 .var "green", 1 0;
v000002848ebebe50_0 .net "read_data", 0 0, v000002848eb879d0_0;  1 drivers
v000002848ebeb310_0 .var "red", 1 0;
v000002848ebebb30_0 .net "rst_n", 0 0, v000002848ebeb810_0;  1 drivers
v000002848ebeb130_0 .net "write_data", 0 0, v000002848ebeb8b0_0;  1 drivers
v000002848ebebf90_0 .net "write_enable", 0 0, v000002848ebeb950_0;  1 drivers
v000002848ebeb4f0_0 .var "x_ram", 3 0;
v000002848ebeb3b0_0 .net "xcoor", 9 0, v000002848ebeba90_0;  1 drivers
v000002848ebeb270_0 .var "y_ram", 3 0;
v000002848ebeb090_0 .net "ycoor", 9 0, v000002848ebeb9f0_0;  1 drivers
S_000002848eb90690 .scope module, "ram_inst" "ram_16x16" 4 23, 5 3 0, S_000002848eb87840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 4 "x";
    .port_info 3 /INPUT 4 "y";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /INPUT 1 "write_data";
    .port_info 6 /OUTPUT 1 "read_data";
v000002848eb909b0_0 .net "clk", 0 0, v000002848ebeb6d0_0;  alias, 1 drivers
v000002848eb90a50 .array "ram", 255 0, 0 0;
v000002848eb879d0_0 .var "read_data", 0 0;
v000002848eb87a70_0 .net "rst_n", 0 0, v000002848ebeb810_0;  alias, 1 drivers
v000002848eb84af0_0 .net "write_data", 0 0, v000002848ebeb8b0_0;  alias, 1 drivers
v000002848eb84b90_0 .net "write_enable", 0 0, v000002848ebeb950_0;  alias, 1 drivers
v000002848eb84c30_0 .net "x", 3 0, v000002848ebeb4f0_0;  1 drivers
v000002848eb80e30_0 .net "y", 3 0, v000002848ebeb270_0;  1 drivers
E_000002848eb7cb00 .event posedge, v000002848eb909b0_0;
E_000002848eb7d040/0 .event negedge, v000002848eb87a70_0;
E_000002848eb7d040/1 .event posedge, v000002848eb909b0_0;
E_000002848eb7d040 .event/or E_000002848eb7d040/0, E_000002848eb7d040/1;
S_000002848eb90820 .scope begin, "$unm_blk_2" "$unm_blk_2" 5 18, 5 18 0, S_000002848eb90690;
 .timescale -9 -12;
v000002848eb7fad0_0 .var/i "i", 31 0;
v000002848eb52f50_0 .var/i "j", 31 0;
    .scope S_000002848eb90690;
T_0 ;
    %wait E_000002848eb7d040;
    %load/vec4 v000002848eb87a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %fork t_1, S_000002848eb90820;
    %jmp t_0;
    .scope S_000002848eb90820;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002848eb7fad0_0, 0, 32;
T_0.2 ;
    %load/vec4 v000002848eb7fad0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002848eb52f50_0, 0, 32;
T_0.4 ;
    %load/vec4 v000002848eb52f50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002848eb7fad0_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v000002848eb52f50_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002848eb90a50, 0, 4;
    %load/vec4 v000002848eb52f50_0;
    %addi 1, 0, 32;
    %store/vec4 v000002848eb52f50_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v000002848eb7fad0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002848eb7fad0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_000002848eb90690;
t_0 %join;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002848eb84b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v000002848eb84af0_0;
    %load/vec4 v000002848eb84c30_0;
    %pad/u 11;
    %pad/u 15;
    %muli 16, 0, 15;
    %pad/u 16;
    %load/vec4 v000002848eb80e30_0;
    %pad/u 6;
    %pad/u 16;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002848eb90a50, 0, 4;
T_0.6 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002848eb90690;
T_1 ;
    %wait E_000002848eb7cb00;
    %load/vec4 v000002848eb84c30_0;
    %pad/u 11;
    %pad/u 15;
    %muli 16, 0, 15;
    %pad/u 16;
    %load/vec4 v000002848eb80e30_0;
    %pad/u 6;
    %pad/u 16;
    %add;
    %ix/vec4 4;
    %load/vec4a v000002848eb90a50, 4;
    %assign/vec4 v000002848eb879d0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000002848eb87840;
T_2 ;
    %wait E_000002848eb7cb00;
    %load/vec4 v000002848ebeb3b0_0;
    %pad/u 32;
    %cmpi/u 192, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_2.4, 5;
    %load/vec4 v000002848ebeb3b0_0;
    %pad/u 32;
    %cmpi/u 448, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.3, 10;
    %pushi/vec4 112, 0, 32;
    %load/vec4 v000002848ebeb090_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_2.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v000002848ebeb090_0;
    %pad/u 32;
    %cmpi/u 368, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000002848ebeb3b0_0;
    %pad/u 32;
    %subi 120, 0, 32;
    %pushi/vec4 16, 0, 32;
    %div;
    %pad/u 4;
    %assign/vec4 v000002848ebeb4f0_0, 0;
    %load/vec4 v000002848ebeb090_0;
    %pad/u 32;
    %subi 40, 0, 32;
    %pushi/vec4 16, 0, 32;
    %div;
    %pad/u 4;
    %assign/vec4 v000002848ebeb270_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002848eb87840;
T_3 ;
    %wait E_000002848eb7cb00;
    %load/vec4 v000002848ebeb3b0_0;
    %pad/u 32;
    %cmpi/u 120, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_3.4, 5;
    %load/vec4 v000002848ebeb3b0_0;
    %pad/u 32;
    %cmpi/u 520, 0, 32;
    %flag_get/vec4 5;
    %and;
T_3.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.3, 10;
    %pushi/vec4 40, 0, 32;
    %load/vec4 v000002848ebeb090_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_3.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v000002848ebeb090_0;
    %pad/u 32;
    %cmpi/u 440, 0, 32;
    %flag_get/vec4 5;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000002848ebebe50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002848ebeb310_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002848ebeb770_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002848ebeb450_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002848ebeb310_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002848ebeb770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002848ebeb450_0, 0;
T_3.6 ;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002848ebeb310_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002848ebeb770_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000002848ebeb450_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002848eb876b0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002848ebeb950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002848ebeb8b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_000002848eb876b0;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v000002848ebeb6d0_0;
    %inv;
    %store/vec4 v000002848ebeb6d0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000002848eb876b0;
T_6 ;
    %vpi_call/w 3 37 "$dumpfile", "vga_ram_display.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002848eb876b0 {0 0 0};
    %delay 1000, 0;
    %end;
    .thread T_6;
    .scope S_000002848eb876b0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002848ebeb6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002848ebeb810_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000002848ebeba90_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000002848ebeb9f0_0, 0, 10;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002848ebeb810_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002848ebeb810_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002848ebeb810_0, 0, 1;
    %pushi/vec4 130, 0, 10;
    %store/vec4 v000002848ebeba90_0, 0, 10;
    %pushi/vec4 50, 0, 10;
    %store/vec4 v000002848ebeb9f0_0, 0, 10;
    %delay 10000, 0;
    %vpi_call/w 3 58 "$display", "Inside square: Red=%b, Green=%b, Blue=%b", v000002848ebeb590_0, v000002848ebeb1d0_0, v000002848ebeb630_0 {0 0 0};
    %pushi/vec4 600, 0, 10;
    %store/vec4 v000002848ebeba90_0, 0, 10;
    %pushi/vec4 450, 0, 10;
    %store/vec4 v000002848ebeb9f0_0, 0, 10;
    %delay 10000, 0;
    %vpi_call/w 3 63 "$display", "Outside square: Red=%b, Green=%b, Blue=%b", v000002848ebeb590_0, v000002848ebeb1d0_0, v000002848ebeb630_0 {0 0 0};
    %vpi_call/w 3 66 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim\tb_vga_ram_display.v";
    "..\src\vga_ram_display.v";
    "..\src\video_memory.v";
