Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Jan  2 21:54:11 2021
| Host         : VirtualBox-Ubuntu-20 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_control_sets -verbose -file riscv_top_control_sets_placed.rpt
| Design       : riscv_top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   328 |
|    Minimum number of control sets                        |   328 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   614 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   328 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    72 |
| >= 6 to < 8        |    19 |
| >= 8 to < 10       |    15 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |    32 |
| >= 14 to < 16      |     1 |
| >= 16              |   182 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              57 |           37 |
| No           | No                    | Yes                    |              31 |           14 |
| No           | Yes                   | No                     |             956 |          328 |
| Yes          | No                    | No                     |            3883 |         1700 |
| Yes          | No                    | Yes                    |              34 |           11 |
| Yes          | Yes                   | No                     |            2977 |         1419 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|       Clock Signal       |                            Enable Signal                            |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------+---------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+
|  NEW_CLOCK/inst/clk_out1 |                                                                     | btnC_IBUF                                         |                1 |              2 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/rob_regfile_d_out_reg[1][0]                          | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/rob_regfile_d_out_reg[3][0]                          | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                3 |              4 |         1.33 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/rob_regfile_d_out_reg[2]_3[0]                        | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/rob_regfile_d_out_reg[2]_2[0]                        | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/rob_regfile_d_out_reg[2]_1[0]                        | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/rob_regfile_d_out_reg[2]_0[0]                        | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/rob_regfile_d_out_reg[2][0]                          | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/rob_regfile_d_out_reg[1]_0[0]                        | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/rob_regfile_d_out_reg[4][0]                          | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/rob_regfile_d_out_reg[0]_3[0]                        | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                3 |              4 |         1.33 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/rob_regfile_d_out_reg[0]_2[0]                        | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/rob_regfile_d_out_reg[0]_1[0]                        | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/rob_regfile_d_out_reg[0]_0[0]                        | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/rob_regfile_d_out_reg[0][0]                          | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qj                                                          | cpu0/RS/qj[15][3]_i_1_n_0                         |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qj[10][3]_i_2_n_0                                           | cpu0/ROB/rob_rst_out_reg_rep__0_3[0]              |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/rob_regfile_d_out_reg[3]_0[0]                        | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qj[12][3]_i_2_n_0                                           | cpu0/ROB/rob_rst_out_reg_rep__0_6[0]              |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/rob_regfile_d_out_reg[4]_0[0]                        | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/rob_regfile_d_out_reg[4]_1[0]                        | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/rob_regfile_d_out_reg[4]_2[0]                        | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/rob_regfile_en_out_reg[0]                            | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/rob_regfile_en_out_reg_0[0]                          | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/rob_regfile_h_out_reg[3][0]                          | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/lbuffer/head__0                                                | hci0/uart_blk/uart_tx_fifo/tail__0                |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/instqueue_decoder_inst_out_reg[10]_1[0]              | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/instqueue_decoder_en_out_reg_rep_1[0]                | hci0/uart_blk/uart_tx_fifo/in_LS_queue            |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_h_out_reg[3]_4[0]                              | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_h_out_reg[3]_3[0]                              | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_h_out_reg[3]_2[0]                              | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_h_out_reg[3]_1[0]                              | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/head__0                                  | hci0/uart_blk/uart_tx_fifo/in_LS_queue            |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qk[12][3]_i_2_n_0                                           | cpu0/RS/qk[12][3]_i_1_n_0                         |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/instqueue_decoder_inst_out_reg[7]_2[0]               | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                3 |              4 |         1.33 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/instqueue_decoder_inst_out_reg[7]_3[0]               | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/instqueue_decoder_inst_out_reg[9]_8[0]               | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/instqueue_decoder_inst_out_reg[9]_9[0]               | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qk[9][3]_i_2_n_0                                            | cpu0/RS/qk[9][3]_i_1_n_0                          |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qk[8][3]_i_2_n_0                                            | cpu0/RS/qk[8][3]_i_1_n_0                          |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qk[7][3]_i_2_n_0                                            | cpu0/RS/qk[7][3]_i_1_n_0                          |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qk[6][3]_i_2_n_0                                            | cpu0/RS/qk[6][3]_i_1_n_0                          |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qk[5][3]_i_2_n_0                                            | cpu0/ROB/SR[0]                                    |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qk[4][3]_i_2_n_0                                            | cpu0/RS/qk[4][3]_i_1_n_0                          |                3 |              4 |         1.33 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qk[3][3]_i_2_n_0                                            | cpu0/RS/qk[3][3]_i_1_n_0                          |                3 |              4 |         1.33 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qk[2][3]_i_2_n_0                                            | cpu0/ROB/rob_rst_out_reg_rep__0_7[0]              |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qk[1][3]_i_2_n_0                                            | cpu0/ROB/rob_rst_out_reg_rep__0_10[0]             |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qk[14][3]_i_2_n_0                                           | cpu0/RS/qk[14][3]_i_1_n_0                         |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qk[13][3]_i_2_n_0                                           | cpu0/lbuffer/SR[0]                                |                3 |              4 |         1.33 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qj[11][3]_i_2_n_0                                           | cpu0/ROB/rob_rst_out_reg_rep__0_9[0]              |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qk[11][3]_i_2_n_0                                           | cpu0/ROB/rob_rst_out_reg_rep__0_8[0]              |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qk[10][3]_i_2_n_0                                           | cpu0/RS/qk[10][3]_i_1_n_0                         |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qk                                                          | cpu0/RS/qk[15][3]_i_1_n_0                         |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qj[9][3]_i_2_n_0                                            | cpu0/RS/qj[9][3]_i_1_n_0                          |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qj[8][3]_i_2_n_0                                            | cpu0/ROB/rob_rst_out_reg_rep__0_4[0]              |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qj[7][3]_i_2_n_0                                            | cpu0/RS/qj[7][3]_i_1_n_0                          |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qj[6][3]_i_2_n_0                                            | cpu0/ROB/rob_rst_out_reg_rep__0_11[0]             |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qj[5][3]_i_2_n_0                                            | cpu0/RS/qj[5][3]_i_1_n_0                          |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qj[4][3]_i_2_n_0                                            | cpu0/RS/qj[4][3]_i_1_n_0                          |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qj[3][3]_i_2_n_0                                            | cpu0/RS/qj[3][3]_i_1_n_0                          |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qj[2][3]_i_2_n_0                                            | cpu0/RS/qj[2][3]_i_1_n_0                          |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qj[1][3]_i_2_n_0                                            | cpu0/RS/qj[1][3]_i_1_n_0                          |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qj[14][3]_i_2_n_0                                           | cpu0/ROB/rob_rst_out_reg_rep__0_5[0]              |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/qj[13][3]_i_2_n_0                                           | cpu0/ROB/rob_rst_out_reg_rep__0_2[0]              |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/E[0]                                                        | hci0/uart_blk/uart_tx_fifo/tail__0                |                4 |              4 |         1.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_rx_fifo/q_execute_cnt_reg[8][0]                  | rst                                               |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_blk/d_baud_clk_tick_cnt                       | rst                                               |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 |                                                                     | cpu0/lbuffer/lbuffer_rob_h_out[3]_i_1_n_0         |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/E[0]                                     |                                                   |                1 |              4 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/E[0]                                                 | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |                3 |              4 |         1.33 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_rx_blk/d_oversample_tick_cnt                     | rst                                               |                2 |              4 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_blk/q_state[4]_i_1_n_0                        | rst                                               |                1 |              5 |         5.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_rx_blk/q_state[4]_i_1__0_n_0                     | rst                                               |                2 |              5 |         2.50 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/opcode[9][5]_i_1_n_0                                       |                                                   |                1 |              6 |         6.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/opcode[13][5]_i_1_n_0                                      |                                                   |                1 |              6 |         6.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/opcode[8][5]_i_1_n_0                                       |                                                   |                3 |              6 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/opcode[7][5]_i_1_n_0                                       |                                                   |                3 |              6 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/opcode[6][5]_i_1_n_0                                       |                                                   |                3 |              6 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/opcode[5][5]_i_1_n_0                                       |                                                   |                1 |              6 |         6.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/opcode[4][5]_i_1_n_0                                       |                                                   |                1 |              6 |         6.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/opcode[3][5]_i_1_n_0                                       |                                                   |                4 |              6 |         1.50 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/opcode[2][5]_i_1_n_0                                       |                                                   |                4 |              6 |         1.50 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/opcode[1][5]_i_1_n_0                                       |                                                   |                4 |              6 |         1.50 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/opcode[15][5]_i_1_n_0                                      |                                                   |                1 |              6 |         6.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/opcode[14][5]_i_1_n_0                                      |                                                   |                1 |              6 |         6.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/opcode[12][5]_i_1_n_0                                      |                                                   |                2 |              6 |         3.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/opcode[11][5]_i_1_n_0                                      |                                                   |                2 |              6 |         3.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/opcode[10][5]_i_1_n_0                                      |                                                   |                2 |              6 |         3.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/opcode[0][5]_i_1__0_n_0                                    |                                                   |                2 |              6 |         3.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/opcode[0][5]_i_1_n_0                                        |                                                   |                3 |              6 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_full_reg_7[0]                          | cpu0/ram_controller/data_data_out[14]_i_1_n_0     |                3 |              7 |         2.33 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ram_controller/FSM_onehot_current_stage[6]_i_1_n_0             | hci0/program_finish_reg_0                         |                2 |              7 |         3.50 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_rx_fifo/q_empty_reg_2                            | rst                                               |                5 |              8 |         1.60 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/tail[3]_i_1__0_n_0                                         |                                                   |                5 |              8 |         1.60 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_rx_fifo/q_decode_cnt_reg[0]                      | rst                                               |                5 |              8 |         1.60 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_bp_correct_out160_out                                  |                                                   |                6 |              8 |         1.33 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_rx_fifo/FSM_sequential_q_state_reg[2][0]         | rst                                               |                4 |              8 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_rx_blk/d_data                                    | rst                                               |                2 |              8 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_blk/d_data                                    | rst                                               |                2 |              8 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/rob_rst_out_reg                                      |                                                   |                1 |              8 |         8.00 |
|  NEW_CLOCK/inst/clk_out1 |                                                                     | cpu0/ram_controller/q_io_en_reg_2[0]              |                1 |              8 |         8.00 |
|  NEW_CLOCK/inst/clk_out1 |                                                                     | cpu0/ram_controller/q_io_en_reg_1[0]              |                4 |              8 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 |                                                                     | cpu0/ram_controller/SR[0]                         |                3 |              8 |         2.67 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ram_controller/data[7]_i_1_n_0                                 |                                                   |                1 |              8 |         8.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ram_controller/data[23]_i_1_n_0                                |                                                   |                1 |              8 |         8.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ram_controller/data[15]_i_1_n_0                                |                                                   |                2 |              8 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_rx_fifo/FSM_sequential_q_state_reg[2][1]         | rst                                               |                3 |              9 |         3.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ram_controller/rd_en_prot_0                                    | rst                                               |                4 |             10 |         2.50 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/wr_en_prot                                          | rst                                               |                5 |             10 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_blk/rd_en_prot                                | rst                                               |                4 |             10 |         2.50 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/p_0_in__0                                                  |                                                   |                2 |             10 |         5.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_full_reg_7[0]                          |                                                   |                3 |             10 |         3.33 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/wr_en_prot                               | rst                                               |                5 |             10 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_640_703_0_2_i_1_n_0                |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_128_191_0_2_i_1_n_0                |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_192_255_0_2_i_1_n_0                |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_256_319_0_2_i_1_n_0                |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_320_383_0_2_i_1_n_0                |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_384_447_0_2_i_1_n_0                |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_448_511_0_2_i_1_n_0                |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_512_575_0_2_i_1_n_0                |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_576_639_0_2_i_1_n_0                |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2_i_1__0_n_0  |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_64_127_0_2_i_1_n_0                 |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_704_767_0_2_i_1_n_0                |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_768_831_0_2_i_1_n_0                |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_832_895_0_2_i_1_n_0                |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2_i_1__0_n_0  |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_896_959_0_2_i_1_n_0                |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_960_1023_0_2_i_1_n_0               |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_0_2_i_1__0_n_0  |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_0_2_i_1__0_n_0  |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_0_2_i_1__0_n_0  |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_0_2_i_1__0_n_0   |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2_i_1__0_n_0  |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_0_2_i_1__0_n_0  |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_0_2_i_1__0_n_0  |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2_i_1__0_n_0  |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2_i_1__0_n_0  |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2_i_1__0_n_0     |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2_i_1__0_n_0 |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_0_2_i_1__0_n_0  |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_0_63_0_2_i_1_n_0                   |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_0_2_i_1__0_n_0  |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2_i_1__0_n_0  |                                                   |                3 |             12 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_full_reg_7[0]                          | cpu0/ram_controller/data_data_out[30]_i_1_n_0     |                4 |             15 |         3.75 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_rx_blk/p_0_in                                    |                                                   |                2 |             16 |         8.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/p_0_in0_out                                                 |                                                   |                2 |             16 |         8.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/datactrl/datactrl_ramctrl_data_width_out[2]_i_1_n_0            |                                                   |               11 |             21 |         1.91 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_full_reg_1                             | hci0/uart_blk/uart_tx_fifo/in_LS_queue            |                5 |             23 |         4.60 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/head_rep[3]_i_2_n_0                                        | cpu0/ROB/head_rep[3]_i_1_n_0                      |               15 |             23 |         1.53 |
|  NEW_CLOCK/inst/clk_out1 |                                                                     | cpu0/instqueue/head                               |               12 |             24 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_rst_out_reg_rep__0_1                                   |                                                   |                3 |             24 |         8.00 |
|  NEW_CLOCK/inst/clk_out1 |                                                                     | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep__0 |               16 |             27 |         1.69 |
|  NEW_CLOCK/inst/clk_out1 |                                                                     | hci0/uart_blk/uart_tx_fifo/rob_rst_out_reg_rep_0  |               17 |             31 |         1.82 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_addrunit_dest_out_reg[1]_0[0]                            |                                                   |               14 |             32 |         2.29 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_addrunit_dest_out_reg[1]_7[0]                            |                                                   |               11 |             32 |         2.91 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_addrunit_dest_out_reg[1]_6[0]                            |                                                   |               13 |             32 |         2.46 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_addrunit_dest_out_reg[1]_5[0]                            |                                                   |               14 |             32 |         2.29 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_addrunit_dest_out_reg[1]_4[0]                            |                                                   |               11 |             32 |         2.91 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_addrunit_dest_out_reg[1]_3[0]                            |                                                   |               11 |             32 |         2.91 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_addrunit_dest_out_reg[1]_2[0]                            |                                                   |                8 |             32 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_addrunit_dest_out_reg[1]_10[0]                           |                                                   |               15 |             32 |         2.13 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_addrunit_dest_out_reg[1]_1[0]                            |                                                   |               14 |             32 |         2.29 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/lbuffer_rob_h_out_reg[3][0]                                 |                                                   |               11 |             32 |         2.91 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_addrunit_dest_out_reg[0]_1[0]                            |                                                   |               14 |             32 |         2.29 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_addrunit_dest_out_reg[0]_0[0]                            |                                                   |               13 |             32 |         2.46 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/lbuffer_rob_h_out_reg[1]_4[0]                               |                                                   |                9 |             32 |         3.56 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/lbuffer_rob_h_out_reg[3]_0[0]                               |                                                   |               15 |             32 |         2.13 |
|  NEW_CLOCK/inst/clk_out1 | hci0/FSM_sequential_q_state_reg[1]_0                                | rst                                               |                8 |             32 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_addrunit_dest_out_reg[1]_8[0]                            |                                                   |               12 |             32 |         2.67 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_addrunit_dest_out_reg[1]_9[0]                            |                                                   |               15 |             32 |         2.13 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_addrunit_dest_out_reg[3]_0[0]                            |                                                   |               17 |             32 |         1.88 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_addrunit_dest_out_reg[3]_2[0]                            |                                                   |               14 |             32 |         2.29 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_rob_h_out_reg[0]_0[0]                                    |                                                   |               17 |             32 |         1.88 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_rob_h_out_reg[1]_1[0]                                    |                                                   |               15 |             32 |         2.13 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_rob_h_out_reg[1]_2[0]                                    |                                                   |               13 |             32 |         2.46 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_rob_h_out_reg[2]_3[0]                                    |                                                   |               13 |             32 |         2.46 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_rob_h_out_reg[2]_4[0]                                    |                                                   |               14 |             32 |         2.29 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_rob_h_out_reg[2]_5[0]                                    |                                                   |               15 |             32 |         2.13 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_rob_h_out_reg[3]_0[0]                                    |                                                   |               11 |             32 |         2.91 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_rob_h_out_reg[3]_1[0]                                    |                                                   |               13 |             32 |         2.46 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/datactrl/datactrl_lbuffer_en_out8_out                          |                                                   |                8 |             32 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/datactrl/datactrl_ramctrl_data_data_out[31]_i_1_n_0            |                                                   |               18 |             32 |         1.78 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/lbuffer/lbuffer_rob_result_out[31]_i_1_n_0                     |                                                   |               23 |             32 |         1.39 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ram_controller/inst_inst_out[31]_i_1_n_0                       |                                                   |                5 |             32 |         6.40 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/pc[2][31]_i_1_n_0                                           | hci0/uart_blk/uart_tx_fifo/in_LS_queue            |               16 |             32 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[0]_5[0]                              | hci0/program_finish_reg_0                         |               15 |             32 |         2.13 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[0]_4[0]                              | hci0/program_finish_reg_0                         |               17 |             32 |         1.88 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[0]_3[0]                              | hci0/program_finish_reg_0                         |               18 |             32 |         1.78 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[0]_2[0]                              | hci0/program_finish_reg_0                         |               15 |             32 |         2.13 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/lbuffer_rob_h_out_reg[1]_3[0]                               |                                                   |               13 |             32 |         2.46 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/pc[10][31]_i_1_n_0                                          | hci0/uart_blk/uart_tx_fifo/in_LS_queue            |               21 |             32 |         1.52 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/pc[11][31]_i_1_n_0                                          | hci0/uart_blk/uart_tx_fifo/in_LS_queue            |               19 |             32 |         1.68 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/pc[12][31]_i_1_n_0                                          | hci0/uart_blk/uart_tx_fifo/in_LS_queue            |               16 |             32 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/pc[13][31]_i_1_n_0                                          | hci0/uart_blk/uart_tx_fifo/in_LS_queue            |               16 |             32 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/pc[14][31]_i_1_n_0                                          | hci0/uart_blk/uart_tx_fifo/in_LS_queue            |               16 |             32 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/pc[15][31]_i_1_n_0                                          | hci0/uart_blk/uart_tx_fifo/in_LS_queue            |               14 |             32 |         2.29 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/pc[1][31]_i_1_n_0                                           | hci0/uart_blk/uart_tx_fifo/in_LS_queue            |               17 |             32 |         1.88 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[1]_0[0]                              | hci0/program_finish_reg_0                         |               20 |             32 |         1.60 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/pc[3][31]_i_1_n_0                                           | hci0/uart_blk/uart_tx_fifo/in_LS_queue            |               21 |             32 |         1.52 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/pc[4][31]_i_1_n_0                                           | hci0/uart_blk/uart_tx_fifo/in_LS_queue            |               13 |             32 |         2.46 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/pc[5][31]_i_1_n_0                                           | hci0/uart_blk/uart_tx_fifo/in_LS_queue            |               13 |             32 |         2.46 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/pc[6][31]_i_1_n_0                                           | hci0/uart_blk/uart_tx_fifo/in_LS_queue            |               14 |             32 |         2.29 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/pc[7][31]_i_1_n_0                                           | hci0/uart_blk/uart_tx_fifo/in_LS_queue            |               19 |             32 |         1.68 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/pc[8][31]_i_1_n_0                                           | hci0/uart_blk/uart_tx_fifo/in_LS_queue            |               19 |             32 |         1.68 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/pc[9][31]_i_1_n_0                                           | hci0/uart_blk/uart_tx_fifo/in_LS_queue            |               18 |             32 |         1.78 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[0]_1[0]                              | hci0/program_finish_reg_0                         |               16 |             32 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[0]_0[0]                              | hci0/program_finish_reg_0                         |               18 |             32 |         1.78 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_alu_vk_out[31]_i_1_n_0                                   |                                                   |               22 |             32 |         1.45 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_rob_result_out[31]_i_1_n_0                               |                                                   |               23 |             32 |         1.39 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vj[10][31]_i_1_n_0                                          |                                                   |               13 |             32 |         2.46 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_en_out_reg_0[0]                                | hci0/program_finish_reg_0                         |               16 |             32 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[3]_1[0]                              | hci0/program_finish_reg_0                         |               16 |             32 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[3]_2[0]                              | hci0/program_finish_reg_0                         |               17 |             32 |         1.88 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[3]_3[0]                              | hci0/program_finish_reg_0                         |               19 |             32 |         1.68 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[3]_4[0]                              | hci0/program_finish_reg_0                         |               19 |             32 |         1.68 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[3]_5[0]                              | hci0/program_finish_reg_0                         |               18 |             32 |         1.78 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[4]_1[0]                              | hci0/program_finish_reg_0                         |               21 |             32 |         1.52 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[4]_2[0]                              | hci0/program_finish_reg_0                         |               15 |             32 |         2.13 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[4]_3[0]                              | hci0/program_finish_reg_0                         |               14 |             32 |         2.29 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[4]_4[0]                              | hci0/program_finish_reg_0                         |               19 |             32 |         1.68 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[4]_5[0]                              | hci0/program_finish_reg_0                         |               16 |             32 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[4]_6[0]                              | hci0/program_finish_reg_0                         |               14 |             32 |         2.29 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[4]_7[0]                              | hci0/program_finish_reg_0                         |               17 |             32 |         1.88 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vj[11][31]_i_1_n_0                                          |                                                   |               11 |             32 |         2.91 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_en_out_reg_1[0]                                | hci0/program_finish_reg_0                         |               15 |             32 |         2.13 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[3]_0[0]                              | hci0/program_finish_reg_0                         |               19 |             32 |         1.68 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[2]_5[0]                              | hci0/program_finish_reg_0                         |               16 |             32 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[2]_4[0]                              | hci0/program_finish_reg_0                         |               18 |             32 |         1.78 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[2]_3[0]                              | hci0/program_finish_reg_0                         |               13 |             32 |         2.46 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[2]_2[0]                              | hci0/program_finish_reg_0                         |               19 |             32 |         1.68 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[2]_1[0]                              | hci0/program_finish_reg_0                         |               22 |             32 |         1.45 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[2]_0[0]                              | hci0/program_finish_reg_0                         |               20 |             32 |         1.60 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[1]_3[0]                              | hci0/program_finish_reg_0                         |               18 |             32 |         1.78 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[1]_2[0]                              | hci0/program_finish_reg_0                         |               21 |             32 |         1.52 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out_reg[1]_1[0]                              | hci0/program_finish_reg_0                         |               18 |             32 |         1.78 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vk[1][31]_i_1_n_0                                           |                                                   |               13 |             32 |         2.46 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vj[4][31]_i_1_n_0                                           |                                                   |               13 |             32 |         2.46 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vj[5][31]_i_1_n_0                                           |                                                   |               14 |             32 |         2.29 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vj[6][31]_i_1_n_0                                           |                                                   |               15 |             32 |         2.13 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vj[7][31]_i_1_n_0                                           |                                                   |               11 |             32 |         2.91 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vj[8][31]_i_1_n_0                                           |                                                   |               14 |             32 |         2.29 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vj[9][31]_i_1_n_0                                           |                                                   |               16 |             32 |         2.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vk[10][31]_i_1_n_0                                          |                                                   |               14 |             32 |         2.29 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vk[11][31]_i_1_n_0                                          |                                                   |               13 |             32 |         2.46 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vk[12][31]_i_1_n_0                                          |                                                   |               15 |             32 |         2.13 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vk[13][31]_i_1_n_0                                          |                                                   |               13 |             32 |         2.46 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vk[14][31]_i_1_n_0                                          |                                                   |               14 |             32 |         2.29 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vk[15][31]_i_1_n_0                                          |                                                   |               11 |             32 |         2.91 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vj[3][31]_i_1_n_0                                           |                                                   |               11 |             32 |         2.91 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vk[2][31]_i_1_n_0                                           |                                                   |               15 |             32 |         2.13 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vk[3][31]_i_1_n_0                                           |                                                   |               13 |             32 |         2.46 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vk[4][31]_i_1_n_0                                           |                                                   |               13 |             32 |         2.46 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vk[5][31]_i_1_n_0                                           |                                                   |               14 |             32 |         2.29 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vk[6][31]_i_1_n_0                                           |                                                   |               13 |             32 |         2.46 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vk[7][31]_i_1_n_0                                           |                                                   |               18 |             32 |         1.78 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vk[8][31]_i_1_n_0                                           |                                                   |               14 |             32 |         2.29 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vk[9][31]_i_1_n_0                                           |                                                   |               14 |             32 |         2.29 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/lbuffer_rob_h_out_reg[0]_0[0]                               |                                                   |               13 |             32 |         2.46 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/lbuffer_rob_h_out_reg[1][0]                                 |                                                   |               11 |             32 |         2.91 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/lbuffer_rob_h_out_reg[1]_0[0]                               |                                                   |               11 |             32 |         2.91 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vj[2][31]_i_1_n_0                                           |                                                   |               11 |             32 |         2.91 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vj[12][31]_i_1_n_0                                          |                                                   |               19 |             32 |         1.68 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vj[13][31]_i_1_n_0                                          |                                                   |               12 |             32 |         2.67 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_if_pc_out[31]_i_1_n_0                                  |                                                   |               12 |             32 |         2.67 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/pc[0][31]_i_1_n_0                                          |                                                   |               13 |             32 |         2.46 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vj[1][31]_i_1_n_0                                           |                                                   |               14 |             32 |         2.29 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vj[14][31]_i_1_n_0                                          |                                                   |               13 |             32 |         2.46 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/vj[15][31]_i_1_n_0                                          |                                                   |               13 |             32 |         2.46 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/head_reg[3]_rep__1_0                                       | hci0/program_finish_reg_1                         |               21 |             33 |         1.57 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/pc[9][31]_i_1__0_n_0                                       | hci0/program_finish_reg_0                         |               18 |             33 |         1.83 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/pc[8][31]_i_1__0_n_0                                       | hci0/program_finish_reg_0                         |               17 |             33 |         1.94 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/pc[7][31]_i_1__0_n_0                                       | hci0/program_finish_reg_0                         |               16 |             33 |         2.06 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/pc[6][31]_i_1__0_n_0                                       | hci0/program_finish_reg_0                         |               14 |             33 |         2.36 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/pc[4][31]_i_1__0_n_0                                       | hci0/program_finish_reg_0                         |               17 |             33 |         1.94 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/pc[3][31]_i_1__0_n_0                                       | hci0/program_finish_reg_0                         |               17 |             33 |         1.94 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/pc[2][31]_i_1__0_n_0                                       | hci0/program_finish_reg_0                         |               16 |             33 |         2.06 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/pc[15][31]_i_2__0_n_0                                      | hci0/program_finish_reg_0                         |               19 |             33 |         1.74 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/pc[14][31]_i_1__0_n_0                                      | hci0/program_finish_reg_0                         |               15 |             33 |         2.20 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/pc[13][31]_i_1__0_n_0                                      | hci0/program_finish_reg_0                         |               18 |             33 |         1.83 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/pc[12][31]_i_1__0_n_0                                      | hci0/program_finish_reg_0                         |               18 |             33 |         1.83 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/pc[11][31]_i_1__0_n_0                                      | hci0/program_finish_reg_0                         |               18 |             33 |         1.83 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/pc[10][31]_i_1__0_n_0                                      | hci0/program_finish_reg_0                         |               13 |             33 |         2.54 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/head_reg[1]_rep__2_0                                       | hci0/program_finish_reg_2                         |               11 |             33 |         3.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ROB/rob_regfile_d_out[4]_i_1_n_0                               |                                                   |               22 |             41 |         1.86 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/a[9][31]_i_1_n_0                                            |                                                   |               23 |             42 |         1.83 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/a[10][31]_i_1_n_0                                           |                                                   |               26 |             42 |         1.62 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/a[8][31]_i_1_n_0                                            |                                                   |               23 |             42 |         1.83 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/a[7][31]_i_1_n_0                                            |                                                   |               24 |             42 |         1.75 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/a[6][31]_i_1_n_0                                            |                                                   |               26 |             42 |         1.62 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/a[5][31]_i_1_n_0                                            |                                                   |               23 |             42 |         1.83 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/a[4][31]_i_1_n_0                                            |                                                   |               23 |             42 |         1.83 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/a                                                           |                                                   |               22 |             42 |         1.91 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/a[3][31]_i_1_n_0                                            |                                                   |               24 |             42 |         1.75 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/a[2][31]_i_1_n_0                                            |                                                   |               22 |             42 |         1.91 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/a[1][31]_i_1_n_0                                            |                                                   |               23 |             42 |         1.83 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/a[14][31]_i_1_n_0                                           |                                                   |               18 |             42 |         2.33 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/a[13][31]_i_1_n_0                                           |                                                   |               19 |             42 |         2.21 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/a[12][31]_i_1_n_0                                           |                                                   |               20 |             42 |         2.10 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/a[11][31]_i_1_n_0                                           |                                                   |               22 |             42 |         1.91 |
|  NEW_CLOCK/inst/clk_out1 |                                                                     | hci0/uart_blk/uart_tx_fifo/in_LS_queue            |               27 |             48 |         1.78 |
|  NEW_CLOCK/inst/clk_out1 |                                                                     | rst                                               |               27 |             49 |         1.81 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/state_reg                                |                                                   |               20 |             51 |         2.55 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/pc                                                   | hci0/program_finish_reg_0                         |               26 |             54 |         2.08 |
|  NEW_CLOCK/inst/clk_out1 |                                                                     |                                                   |               37 |             57 |         1.54 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/rob_rst_out_reg_rep[0]                               |                                                   |               22 |             64 |         2.91 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/instqueue_decoder_inst_out[31]_i_1_n_0               |                                                   |               36 |             64 |         1.78 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/inst[6][31]_i_1_n_0                                  | cpu0/instqueue/head                               |               19 |             64 |         3.37 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/inst[5][31]_i_1_n_0                                  | cpu0/instqueue/head                               |               24 |             64 |         2.67 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/inst[4][31]_i_1_n_0                                  | cpu0/instqueue/head                               |               20 |             64 |         3.20 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/inst[3][31]_i_1_n_0                                  | cpu0/instqueue/head                               |               20 |             64 |         3.20 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/inst[2][31]_i_1_n_0                                  | cpu0/instqueue/head                               |               23 |             64 |         2.78 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/inst[1][31]_i_1_n_0                                  | cpu0/instqueue/head                               |               21 |             64 |         3.05 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/inst[0][31]_i_1_n_0                                  | cpu0/instqueue/head                               |               21 |             64 |         3.05 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/instqueue/inst[7][31]_i_1_n_0                                  | cpu0/instqueue/head                               |               22 |             64 |         2.91 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_addrunit_vj_out[31]_i_1_n_0                              |                                                   |               59 |             68 |         1.15 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/icache/tag_reg_448_511_0_2_i_1_n_0                             |                                                   |               18 |             72 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/icache/tag_reg_0_63_0_2_i_1_n_0                                |                                                   |               18 |             72 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/icache/tag_reg_128_191_0_2_i_1_n_0                             |                                                   |               18 |             72 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/icache/tag_reg_192_255_0_2_i_1_n_0                             |                                                   |               18 |             72 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/icache/tag_reg_256_319_0_2_i_1_n_0                             |                                                   |               18 |             72 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/icache/tag_reg_320_383_0_2_i_1_n_0                             |                                                   |               18 |             72 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/icache/tag_reg_384_447_0_2_i_1_n_0                             |                                                   |               18 |             72 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/icache/tag_reg_64_127_0_2_i_1_n_0                              |                                                   |               18 |             72 |         4.00 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/RS/rs_alu_vj_out[31]_i_1_n_0                                   |                                                   |               56 |            100 |         1.79 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_full_reg_2                             |                                                   |              158 |            512 |         3.24 |
|  NEW_CLOCK/inst/clk_out1 |                                                                     | hci0/program_finish_reg_0                         |              233 |            778 |         3.34 |
+--------------------------+---------------------------------------------------------------------+---------------------------------------------------+------------------+----------------+--------------+


