Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 24 14:41:01 2020
| Host         : DESKTOP-9OGL4CH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file undertale_timing_summary_routed.rpt -pb undertale_timing_summary_routed.pb -rpx undertale_timing_summary_routed.rpx -warn_on_violation
| Design       : undertale
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: controller/page_num_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: rgb_buffer_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: rgb_buffer_reg[2]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/h_val_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/h_val_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/h_val_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/h_val_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/h_val_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/h_val_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/h_val_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/h_val_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/h_val_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/h_val_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/line_clk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga/pix_stb_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/v_val_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/v_val_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/v_val_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/v_val_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/v_val_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/v_val_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/v_val_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/v_val_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/v_val_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 130 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.557      -22.780                     22                  106        0.246        0.000                      0                  106        4.500        0.000                       0                    72  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.557      -22.780                     22                  106        0.246        0.000                      0                  106        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           22  Failing Endpoints,  Worst Slack       -4.557ns,  Total Violation      -22.780ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.557ns  (required time - arrival time)
  Source:                 game_page/pos_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_buffer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.534ns  (logic 10.025ns (68.977%)  route 4.509ns (31.023%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.549     5.070    game_page/CLK
    SLICE_X15Y24         FDRE                                         r  game_page/pos_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  game_page/pos_y_reg[0]/Q
                         net (fo=5, routed)           0.430     5.957    vga/Q[0]
    SLICE_X12Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.081 r  vga/rgb4_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    game_page/S[0]
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  game_page/rgb4_carry/CO[3]
                         net (fo=1, routed)           0.009     6.603    game_page/rgb4_carry_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.720 r  game_page/rgb4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.720    game_page/rgb4_carry__0_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.837 r  game_page/rgb4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.837    game_page/rgb4_carry__1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.056 r  game_page/rgb4_carry__2/O[0]
                         net (fo=50, routed)          0.709     7.764    game_page/rgb4_carry__2_n_7
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.207    11.971 r  game_page/rgb3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.973    game_page/rgb3__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    13.491 r  game_page/rgb3__1/P[4]
                         net (fo=2, routed)           0.958    14.449    game_page/rgb3__1_n_101
    SLICE_X11Y27         LUT2 (Prop_lut2_I0_O)        0.124    14.573 r  game_page/rgb3_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.573    game_page/rgb3_carry__0_i_3_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.123 r  game_page/rgb3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.123    game_page/rgb3_carry__0_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.457 r  game_page/rgb3_carry__1/O[1]
                         net (fo=1, routed)           0.726    16.183    game_page/rgb3_carry__1_n_6
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.303    16.486 r  game_page/rgb2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    16.486    game_page/rgb2_carry__5_i_3_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.036 r  game_page/rgb2_carry__5/CO[3]
                         net (fo=1, routed)           0.009    17.045    game_page/rgb2_carry__5_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.267 f  game_page/rgb2_carry__6/O[0]
                         net (fo=1, routed)           0.415    17.683    game_page/rgb2[28]
    SLICE_X9Y25          LUT6 (Prop_lut6_I0_O)        0.299    17.982 f  game_page/rgb_buffer[2]_i_14/O
                         net (fo=1, routed)           0.359    18.340    game_page/rgb_buffer[2]_i_14_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I0_O)        0.124    18.464 f  game_page/rgb_buffer[2]_i_6/O
                         net (fo=2, routed)           0.587    19.051    game_page/rgb_buffer[2]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    19.175 r  game_page/rgb_buffer[2]_i_2/O
                         net (fo=2, routed)           0.305    19.480    intro_page/rgb_buffer_reg[1]
    SLICE_X13Y23         LUT6 (Prop_lut6_I0_O)        0.124    19.604 r  intro_page/rgb_buffer[2]_i_1/O
                         net (fo=1, routed)           0.000    19.604    intro_page_n_0
    SLICE_X13Y23         FDRE                                         r  rgb_buffer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  rgb_buffer_reg[2]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X13Y23         FDRE (Setup_fdre_C_D)        0.032    15.047    rgb_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -19.604    
  -------------------------------------------------------------------
                         slack                                 -4.557    

Slack (VIOLATED) :        -4.553ns  (required time - arrival time)
  Source:                 game_page/pos_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_buffer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.529ns  (logic 10.025ns (69.001%)  route 4.504ns (30.999%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.549     5.070    game_page/CLK
    SLICE_X15Y24         FDRE                                         r  game_page/pos_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  game_page/pos_y_reg[0]/Q
                         net (fo=5, routed)           0.430     5.957    vga/Q[0]
    SLICE_X12Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.081 r  vga/rgb4_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    game_page/S[0]
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  game_page/rgb4_carry/CO[3]
                         net (fo=1, routed)           0.009     6.603    game_page/rgb4_carry_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.720 r  game_page/rgb4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.720    game_page/rgb4_carry__0_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.837 r  game_page/rgb4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.837    game_page/rgb4_carry__1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.056 r  game_page/rgb4_carry__2/O[0]
                         net (fo=50, routed)          0.709     7.764    game_page/rgb4_carry__2_n_7
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.207    11.971 r  game_page/rgb3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.973    game_page/rgb3__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    13.491 r  game_page/rgb3__1/P[4]
                         net (fo=2, routed)           0.958    14.449    game_page/rgb3__1_n_101
    SLICE_X11Y27         LUT2 (Prop_lut2_I0_O)        0.124    14.573 r  game_page/rgb3_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.573    game_page/rgb3_carry__0_i_3_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.123 r  game_page/rgb3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.123    game_page/rgb3_carry__0_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.457 r  game_page/rgb3_carry__1/O[1]
                         net (fo=1, routed)           0.726    16.183    game_page/rgb3_carry__1_n_6
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.303    16.486 r  game_page/rgb2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    16.486    game_page/rgb2_carry__5_i_3_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.036 r  game_page/rgb2_carry__5/CO[3]
                         net (fo=1, routed)           0.009    17.045    game_page/rgb2_carry__5_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.267 f  game_page/rgb2_carry__6/O[0]
                         net (fo=1, routed)           0.415    17.683    game_page/rgb2[28]
    SLICE_X9Y25          LUT6 (Prop_lut6_I0_O)        0.299    17.982 f  game_page/rgb_buffer[2]_i_14/O
                         net (fo=1, routed)           0.359    18.340    game_page/rgb_buffer[2]_i_14_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I0_O)        0.124    18.464 f  game_page/rgb_buffer[2]_i_6/O
                         net (fo=2, routed)           0.587    19.051    game_page/rgb_buffer[2]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    19.175 r  game_page/rgb_buffer[2]_i_2/O
                         net (fo=2, routed)           0.300    19.475    intro_page/rgb_buffer_reg[1]
    SLICE_X13Y23         LUT6 (Prop_lut6_I0_O)        0.124    19.599 r  intro_page/rgb_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000    19.599    intro_page_n_1
    SLICE_X13Y23         FDRE                                         r  rgb_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X13Y23         FDRE                                         r  rgb_buffer_reg[1]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X13Y23         FDRE (Setup_fdre_C_D)        0.031    15.046    rgb_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -19.599    
  -------------------------------------------------------------------
                         slack                                 -4.553    

Slack (VIOLATED) :        -4.368ns  (required time - arrival time)
  Source:                 game_page/pos_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.390ns  (logic 10.025ns (69.668%)  route 4.365ns (30.332%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.549     5.070    game_page/CLK
    SLICE_X15Y24         FDRE                                         r  game_page/pos_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  game_page/pos_y_reg[0]/Q
                         net (fo=5, routed)           0.430     5.957    vga/Q[0]
    SLICE_X12Y24         LUT3 (Prop_lut3_I2_O)        0.124     6.081 r  vga/rgb4_carry_i_4/O
                         net (fo=1, routed)           0.000     6.081    game_page/S[0]
    SLICE_X12Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.594 r  game_page/rgb4_carry/CO[3]
                         net (fo=1, routed)           0.009     6.603    game_page/rgb4_carry_n_0
    SLICE_X12Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.720 r  game_page/rgb4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.720    game_page/rgb4_carry__0_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.837 r  game_page/rgb4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.837    game_page/rgb4_carry__1_n_0
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.056 r  game_page/rgb4_carry__2/O[0]
                         net (fo=50, routed)          0.709     7.764    game_page/rgb4_carry__2_n_7
    DSP48_X0Y11          DSP48E1 (Prop_dsp48e1_A[12]_PCOUT[47])
                                                      4.207    11.971 r  game_page/rgb3__0/PCOUT[47]
                         net (fo=1, routed)           0.002    11.973    game_page/rgb3__0_n_106
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    13.491 r  game_page/rgb3__1/P[4]
                         net (fo=2, routed)           0.958    14.449    game_page/rgb3__1_n_101
    SLICE_X11Y27         LUT2 (Prop_lut2_I0_O)        0.124    14.573 r  game_page/rgb3_carry__0_i_3/O
                         net (fo=1, routed)           0.000    14.573    game_page/rgb3_carry__0_i_3_n_0
    SLICE_X11Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.123 r  game_page/rgb3_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.123    game_page/rgb3_carry__0_n_0
    SLICE_X11Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.457 r  game_page/rgb3_carry__1/O[1]
                         net (fo=1, routed)           0.726    16.183    game_page/rgb3_carry__1_n_6
    SLICE_X11Y24         LUT2 (Prop_lut2_I1_O)        0.303    16.486 r  game_page/rgb2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    16.486    game_page/rgb2_carry__5_i_3_n_0
    SLICE_X11Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.036 r  game_page/rgb2_carry__5/CO[3]
                         net (fo=1, routed)           0.009    17.045    game_page/rgb2_carry__5_n_0
    SLICE_X11Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.267 r  game_page/rgb2_carry__6/O[0]
                         net (fo=1, routed)           0.415    17.683    game_page/rgb2[28]
    SLICE_X9Y25          LUT6 (Prop_lut6_I0_O)        0.299    17.982 r  game_page/rgb_buffer[2]_i_14/O
                         net (fo=1, routed)           0.359    18.340    game_page/rgb_buffer[2]_i_14_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I0_O)        0.124    18.464 r  game_page/rgb_buffer[2]_i_6/O
                         net (fo=2, routed)           0.583    19.047    game_page/rgb_buffer[2]_i_6_n_0
    SLICE_X12Y23         LUT5 (Prop_lut5_I2_O)        0.124    19.171 r  game_page/rgb_buffer[0]_i_4/O
                         net (fo=1, routed)           0.165    19.336    intro_page/rgb_buffer_reg[0]
    SLICE_X12Y23         LUT6 (Prop_lut6_I5_O)        0.124    19.460 r  intro_page/rgb_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000    19.460    intro_page_n_2
    SLICE_X12Y23         FDRE                                         r  rgb_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X12Y23         FDRE                                         r  rgb_buffer_reg[0]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X12Y23         FDRE (Setup_fdre_C_D)        0.077    15.092    rgb_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -19.460    
  -------------------------------------------------------------------
                         slack                                 -4.368    

Slack (VIOLATED) :        -0.789ns  (required time - arrival time)
  Source:                 game_page/pos_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.444ns  (logic 5.323ns (50.967%)  route 5.121ns (49.033%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.558     5.079    game_page/CLK
    SLICE_X15Y18         FDRE                                         r  game_page/pos_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  game_page/pos_x_reg[0]/Q
                         net (fo=5, routed)           0.496     6.032    game_page/pos_x_reg[9]_0[0]
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.688 r  game_page/pos_x3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.688    game_page/pos_x3_carry_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.802 r  game_page/pos_x3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.802    game_page/pos_x3_carry__0_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.041 r  game_page/pos_x3_carry__1/O[2]
                         net (fo=1, routed)           0.946     7.986    game_page/pos_x3_carry__1_n_5
    SLICE_X13Y16         LUT5 (Prop_lut5_I2_O)        0.302     8.288 r  game_page/pos_x1__0_carry_i_7/O
                         net (fo=1, routed)           0.151     8.440    game_page/pos_x1__0_carry_i_7_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.564 r  game_page/pos_x1__0_carry_i_6/O
                         net (fo=15, routed)          0.610     9.174    game_page/pos_x1__0_carry_i_6_n_0
    SLICE_X11Y15         LUT3 (Prop_lut3_I0_O)        0.124     9.298 r  game_page/pos_x1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.298    game_page/pos_x1__0_carry_i_4_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.848 r  game_page/pos_x1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.848    game_page/pos_x1__0_carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.182 r  game_page/pos_x1__0_carry__0/O[1]
                         net (fo=3, routed)           0.607    10.789    game_page/pos_x[6]
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    11.490 r  game_page/pos_x_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.490    game_page/pos_x_reg[11]_i_9_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.803 f  game_page/pos_x_reg[11]_i_10/O[3]
                         net (fo=1, routed)           0.795    12.597    game_page/pos_x3[11]
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.306    12.903 f  game_page/pos_x[11]_i_12/O
                         net (fo=1, routed)           0.403    13.307    game_page/pos_x[11]_i_12_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    13.431 r  game_page/pos_x[11]_i_7/O
                         net (fo=11, routed)          0.343    13.773    game_page/pos_x[11]_i_7_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I4_O)        0.124    13.897 r  game_page/pos_x[3]_i_4/O
                         net (fo=1, routed)           0.000    13.897    game_page/pos_x[3]_i_4_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.430 r  game_page/pos_x_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.430    game_page/pos_x_reg[3]_i_1_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.753 r  game_page/pos_x_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.770    15.523    game_page/pos_x_reg[7]_i_1_n_6
    SLICE_X13Y19         FDRE                                         r  game_page/pos_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.439    14.780    game_page/CLK
    SLICE_X13Y19         FDRE                                         r  game_page/pos_x_reg[5]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X13Y19         FDRE (Setup_fdre_C_D)       -0.285    14.734    game_page/pos_x_reg[5]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                         -15.523    
  -------------------------------------------------------------------
                         slack                                 -0.789    

Slack (VIOLATED) :        -0.740ns  (required time - arrival time)
  Source:                 game_page/pos_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.416ns  (logic 5.315ns (51.028%)  route 5.101ns (48.972%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.558     5.079    game_page/CLK
    SLICE_X15Y18         FDRE                                         r  game_page/pos_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  game_page/pos_x_reg[0]/Q
                         net (fo=5, routed)           0.496     6.032    game_page/pos_x_reg[9]_0[0]
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.688 r  game_page/pos_x3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.688    game_page/pos_x3_carry_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.802 r  game_page/pos_x3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.802    game_page/pos_x3_carry__0_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.041 r  game_page/pos_x3_carry__1/O[2]
                         net (fo=1, routed)           0.946     7.986    game_page/pos_x3_carry__1_n_5
    SLICE_X13Y16         LUT5 (Prop_lut5_I2_O)        0.302     8.288 r  game_page/pos_x1__0_carry_i_7/O
                         net (fo=1, routed)           0.151     8.440    game_page/pos_x1__0_carry_i_7_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.564 r  game_page/pos_x1__0_carry_i_6/O
                         net (fo=15, routed)          0.610     9.174    game_page/pos_x1__0_carry_i_6_n_0
    SLICE_X11Y15         LUT3 (Prop_lut3_I0_O)        0.124     9.298 r  game_page/pos_x1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.298    game_page/pos_x1__0_carry_i_4_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.848 r  game_page/pos_x1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.848    game_page/pos_x1__0_carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.182 r  game_page/pos_x1__0_carry__0/O[1]
                         net (fo=3, routed)           0.607    10.789    game_page/pos_x[6]
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    11.490 r  game_page/pos_x_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.490    game_page/pos_x_reg[11]_i_9_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.803 f  game_page/pos_x_reg[11]_i_10/O[3]
                         net (fo=1, routed)           0.795    12.597    game_page/pos_x3[11]
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.306    12.903 f  game_page/pos_x[11]_i_12/O
                         net (fo=1, routed)           0.403    13.307    game_page/pos_x[11]_i_12_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    13.431 r  game_page/pos_x[11]_i_7/O
                         net (fo=11, routed)          0.483    13.913    game_page/pos_x[11]_i_7_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.037 r  game_page/pos_x[7]_i_4/O
                         net (fo=1, routed)           0.000    14.037    game_page/pos_x[7]_i_4_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.570 r  game_page/pos_x_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.570    game_page/pos_x_reg[7]_i_1_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.885 r  game_page/pos_x_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.610    15.495    game_page/pos_x_reg[11]_i_1_n_4
    SLICE_X15Y20         FDRE                                         r  game_page/pos_x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.439    14.780    game_page/CLK
    SLICE_X15Y20         FDRE                                         r  game_page/pos_x_reg[11]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X15Y20         FDRE (Setup_fdre_C_D)       -0.264    14.755    game_page/pos_x_reg[11]
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -15.495    
  -------------------------------------------------------------------
                         slack                                 -0.740    

Slack (VIOLATED) :        -0.725ns  (required time - arrival time)
  Source:                 game_page/pos_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.412ns  (logic 5.323ns (51.124%)  route 5.089ns (48.876%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.558     5.079    game_page/CLK
    SLICE_X15Y18         FDRE                                         r  game_page/pos_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  game_page/pos_x_reg[0]/Q
                         net (fo=5, routed)           0.496     6.032    game_page/pos_x_reg[9]_0[0]
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.688 r  game_page/pos_x3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.688    game_page/pos_x3_carry_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.802 r  game_page/pos_x3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.802    game_page/pos_x3_carry__0_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.041 r  game_page/pos_x3_carry__1/O[2]
                         net (fo=1, routed)           0.946     7.986    game_page/pos_x3_carry__1_n_5
    SLICE_X13Y16         LUT5 (Prop_lut5_I2_O)        0.302     8.288 r  game_page/pos_x1__0_carry_i_7/O
                         net (fo=1, routed)           0.151     8.440    game_page/pos_x1__0_carry_i_7_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.564 r  game_page/pos_x1__0_carry_i_6/O
                         net (fo=15, routed)          0.610     9.174    game_page/pos_x1__0_carry_i_6_n_0
    SLICE_X11Y15         LUT3 (Prop_lut3_I0_O)        0.124     9.298 r  game_page/pos_x1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.298    game_page/pos_x1__0_carry_i_4_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.848 r  game_page/pos_x1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.848    game_page/pos_x1__0_carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.182 r  game_page/pos_x1__0_carry__0/O[1]
                         net (fo=3, routed)           0.607    10.789    game_page/pos_x[6]
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    11.490 r  game_page/pos_x_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.490    game_page/pos_x_reg[11]_i_9_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.803 f  game_page/pos_x_reg[11]_i_10/O[3]
                         net (fo=1, routed)           0.795    12.597    game_page/pos_x3[11]
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.306    12.903 f  game_page/pos_x[11]_i_12/O
                         net (fo=1, routed)           0.403    13.307    game_page/pos_x[11]_i_12_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    13.431 r  game_page/pos_x[11]_i_7/O
                         net (fo=11, routed)          0.483    13.913    game_page/pos_x[11]_i_7_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.037 r  game_page/pos_x[7]_i_4/O
                         net (fo=1, routed)           0.000    14.037    game_page/pos_x[7]_i_4_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.570 r  game_page/pos_x_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.570    game_page/pos_x_reg[7]_i_1_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.893 r  game_page/pos_x_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.598    15.491    game_page/pos_x_reg[11]_i_1_n_6
    SLICE_X13Y20         FDRE                                         r  game_page/pos_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.439    14.780    game_page/CLK
    SLICE_X13Y20         FDRE                                         r  game_page/pos_x_reg[9]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X13Y20         FDRE (Setup_fdre_C_D)       -0.253    14.766    game_page/pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                         -15.491    
  -------------------------------------------------------------------
                         slack                                 -0.725    

Slack (VIOLATED) :        -0.670ns  (required time - arrival time)
  Source:                 game_page/pos_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.379ns  (logic 5.219ns (50.283%)  route 5.160ns (49.717%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.558     5.079    game_page/CLK
    SLICE_X15Y18         FDRE                                         r  game_page/pos_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  game_page/pos_x_reg[0]/Q
                         net (fo=5, routed)           0.496     6.032    game_page/pos_x_reg[9]_0[0]
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.688 r  game_page/pos_x3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.688    game_page/pos_x3_carry_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.802 r  game_page/pos_x3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.802    game_page/pos_x3_carry__0_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.041 r  game_page/pos_x3_carry__1/O[2]
                         net (fo=1, routed)           0.946     7.986    game_page/pos_x3_carry__1_n_5
    SLICE_X13Y16         LUT5 (Prop_lut5_I2_O)        0.302     8.288 r  game_page/pos_x1__0_carry_i_7/O
                         net (fo=1, routed)           0.151     8.440    game_page/pos_x1__0_carry_i_7_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.564 r  game_page/pos_x1__0_carry_i_6/O
                         net (fo=15, routed)          0.610     9.174    game_page/pos_x1__0_carry_i_6_n_0
    SLICE_X11Y15         LUT3 (Prop_lut3_I0_O)        0.124     9.298 r  game_page/pos_x1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.298    game_page/pos_x1__0_carry_i_4_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.848 r  game_page/pos_x1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.848    game_page/pos_x1__0_carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.182 r  game_page/pos_x1__0_carry__0/O[1]
                         net (fo=3, routed)           0.607    10.789    game_page/pos_x[6]
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    11.490 r  game_page/pos_x_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.490    game_page/pos_x_reg[11]_i_9_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.803 f  game_page/pos_x_reg[11]_i_10/O[3]
                         net (fo=1, routed)           0.795    12.597    game_page/pos_x3[11]
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.306    12.903 f  game_page/pos_x[11]_i_12/O
                         net (fo=1, routed)           0.403    13.307    game_page/pos_x[11]_i_12_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    13.431 r  game_page/pos_x[11]_i_7/O
                         net (fo=11, routed)          0.483    13.913    game_page/pos_x[11]_i_7_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.037 r  game_page/pos_x[7]_i_4/O
                         net (fo=1, routed)           0.000    14.037    game_page/pos_x[7]_i_4_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.570 r  game_page/pos_x_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.570    game_page/pos_x_reg[7]_i_1_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.789 r  game_page/pos_x_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.669    15.459    game_page/pos_x_reg[11]_i_1_n_7
    SLICE_X13Y21         FDRE                                         r  game_page/pos_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.438    14.779    game_page/CLK
    SLICE_X13Y21         FDRE                                         r  game_page/pos_x_reg[8]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X13Y21         FDRE (Setup_fdre_C_D)       -0.229    14.789    game_page/pos_x_reg[8]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -15.459    
  -------------------------------------------------------------------
                         slack                                 -0.670    

Slack (VIOLATED) :        -0.593ns  (required time - arrival time)
  Source:                 game_page/pos_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.286ns  (logic 5.288ns (51.407%)  route 4.998ns (48.593%))
  Logic Levels:           16  (CARRY4=10 LUT1=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.549     5.070    game_page/CLK
    SLICE_X15Y25         FDRE                                         r  game_page/pos_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.456     5.526 f  game_page/pos_y_reg[5]/Q
                         net (fo=7, routed)           0.654     6.180    game_page/Q[5]
    SLICE_X14Y24         LUT1 (Prop_lut1_I0_O)        0.124     6.304 r  game_page/pos_y3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.304    game_page/pos_y3_carry__0_i_3_n_0
    SLICE_X14Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.837 r  game_page/pos_y3_carry__0/CO[3]
                         net (fo=1, routed)           0.009     6.846    game_page/pos_y3_carry__0_n_0
    SLICE_X14Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.963 r  game_page/pos_y3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.963    game_page/pos_y3_carry__1_n_0
    SLICE_X14Y26         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.217 r  game_page/pos_y1__0_carry_i_7/CO[0]
                         net (fo=1, routed)           0.840     8.057    game_page/pos_y1__0_carry_i_7_n_3
    SLICE_X15Y24         LUT6 (Prop_lut6_I3_O)        0.367     8.424 r  game_page/pos_y1__0_carry_i_6/O
                         net (fo=4, routed)           0.608     9.032    game_page/pos_y_reg[11]_0
    SLICE_X14Y27         LUT4 (Prop_lut4_I1_O)        0.124     9.156 r  game_page/pos_y1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.156    game_page/pos_y1__0_carry_i_4_n_0
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.689 r  game_page/pos_y1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.689    game_page/pos_y1__0_carry_n_0
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.908 r  game_page/pos_y1__0_carry__0/O[0]
                         net (fo=3, routed)           0.784    10.692    game_page/pos_y[5]
    SLICE_X15Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845    11.537 r  game_page/pos_y_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.537    game_page/pos_y_reg[11]_i_10_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.850 f  game_page/pos_y_reg[11]_i_11/O[3]
                         net (fo=1, routed)           0.881    12.731    game_page/pos_y3[11]
    SLICE_X15Y24         LUT4 (Prop_lut4_I1_O)        0.306    13.037 f  game_page/pos_y[11]_i_12/O
                         net (fo=1, routed)           0.151    13.188    game_page/pos_y[11]_i_12_n_0
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.124    13.312 r  game_page/pos_y[11]_i_7/O
                         net (fo=11, routed)          0.519    13.831    game_page/pos_y[11]_i_7_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I4_O)        0.124    13.955 r  game_page/pos_y[3]_i_2/O
                         net (fo=1, routed)           0.000    13.955    game_page/pos_y[3]_i_2_n_0
    SLICE_X13Y24         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.356 r  game_page/pos_y_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.009    14.365    game_page/pos_y_reg[3]_i_1_n_0
    SLICE_X13Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.479 r  game_page/pos_y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.479    game_page/pos_y_reg[7]_i_1_n_0
    SLICE_X13Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.813 r  game_page/pos_y_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.544    15.357    game_page/pos_y_reg[11]_i_1_n_6
    SLICE_X15Y26         FDRE                                         r  game_page/pos_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.435    14.776    game_page/CLK
    SLICE_X15Y26         FDRE                                         r  game_page/pos_y_reg[9]/C
                         clock pessimism              0.274    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X15Y26         FDRE (Setup_fdre_C_D)       -0.251    14.764    game_page/pos_y_reg[9]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -15.357    
  -------------------------------------------------------------------
                         slack                                 -0.593    

Slack (VIOLATED) :        -0.592ns  (required time - arrival time)
  Source:                 game_page/pos_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.283ns  (logic 5.239ns (50.948%)  route 5.044ns (49.052%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.558     5.079    game_page/CLK
    SLICE_X15Y18         FDRE                                         r  game_page/pos_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  game_page/pos_x_reg[0]/Q
                         net (fo=5, routed)           0.496     6.032    game_page/pos_x_reg[9]_0[0]
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.688 r  game_page/pos_x3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.688    game_page/pos_x3_carry_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.802 r  game_page/pos_x3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.802    game_page/pos_x3_carry__0_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.041 r  game_page/pos_x3_carry__1/O[2]
                         net (fo=1, routed)           0.946     7.986    game_page/pos_x3_carry__1_n_5
    SLICE_X13Y16         LUT5 (Prop_lut5_I2_O)        0.302     8.288 r  game_page/pos_x1__0_carry_i_7/O
                         net (fo=1, routed)           0.151     8.440    game_page/pos_x1__0_carry_i_7_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.564 r  game_page/pos_x1__0_carry_i_6/O
                         net (fo=15, routed)          0.610     9.174    game_page/pos_x1__0_carry_i_6_n_0
    SLICE_X11Y15         LUT3 (Prop_lut3_I0_O)        0.124     9.298 r  game_page/pos_x1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.298    game_page/pos_x1__0_carry_i_4_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.848 r  game_page/pos_x1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.848    game_page/pos_x1__0_carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.182 r  game_page/pos_x1__0_carry__0/O[1]
                         net (fo=3, routed)           0.607    10.789    game_page/pos_x[6]
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    11.490 r  game_page/pos_x_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.490    game_page/pos_x_reg[11]_i_9_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.803 f  game_page/pos_x_reg[11]_i_10/O[3]
                         net (fo=1, routed)           0.795    12.597    game_page/pos_x3[11]
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.306    12.903 f  game_page/pos_x[11]_i_12/O
                         net (fo=1, routed)           0.403    13.307    game_page/pos_x[11]_i_12_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    13.431 r  game_page/pos_x[11]_i_7/O
                         net (fo=11, routed)          0.483    13.913    game_page/pos_x[11]_i_7_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I4_O)        0.124    14.037 r  game_page/pos_x[7]_i_4/O
                         net (fo=1, routed)           0.000    14.037    game_page/pos_x[7]_i_4_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.570 r  game_page/pos_x_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.570    game_page/pos_x_reg[7]_i_1_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.809 r  game_page/pos_x_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.553    15.362    game_page/pos_x_reg[11]_i_1_n_5
    SLICE_X13Y20         FDRE                                         r  game_page/pos_x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.439    14.780    game_page/CLK
    SLICE_X13Y20         FDRE                                         r  game_page/pos_x_reg[10]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X13Y20         FDRE (Setup_fdre_C_D)       -0.249    14.770    game_page/pos_x_reg[10]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -15.362    
  -------------------------------------------------------------------
                         slack                                 -0.592    

Slack (VIOLATED) :        -0.586ns  (required time - arrival time)
  Source:                 game_page/pos_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.280ns  (logic 5.239ns (50.964%)  route 5.041ns (49.036%))
  Logic Levels:           15  (CARRY4=9 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.558     5.079    game_page/CLK
    SLICE_X15Y18         FDRE                                         r  game_page/pos_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y18         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  game_page/pos_x_reg[0]/Q
                         net (fo=5, routed)           0.496     6.032    game_page/pos_x_reg[9]_0[0]
    SLICE_X13Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.688 r  game_page/pos_x3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.688    game_page/pos_x3_carry_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.802 r  game_page/pos_x3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.802    game_page/pos_x3_carry__0_n_0
    SLICE_X13Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.041 r  game_page/pos_x3_carry__1/O[2]
                         net (fo=1, routed)           0.946     7.986    game_page/pos_x3_carry__1_n_5
    SLICE_X13Y16         LUT5 (Prop_lut5_I2_O)        0.302     8.288 r  game_page/pos_x1__0_carry_i_7/O
                         net (fo=1, routed)           0.151     8.440    game_page/pos_x1__0_carry_i_7_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I1_O)        0.124     8.564 r  game_page/pos_x1__0_carry_i_6/O
                         net (fo=15, routed)          0.610     9.174    game_page/pos_x1__0_carry_i_6_n_0
    SLICE_X11Y15         LUT3 (Prop_lut3_I0_O)        0.124     9.298 r  game_page/pos_x1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     9.298    game_page/pos_x1__0_carry_i_4_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.848 r  game_page/pos_x1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.848    game_page/pos_x1__0_carry_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.182 r  game_page/pos_x1__0_carry__0/O[1]
                         net (fo=3, routed)           0.607    10.789    game_page/pos_x[6]
    SLICE_X15Y15         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.701    11.490 r  game_page/pos_x_reg[11]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.490    game_page/pos_x_reg[11]_i_9_n_0
    SLICE_X15Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.803 f  game_page/pos_x_reg[11]_i_10/O[3]
                         net (fo=1, routed)           0.795    12.597    game_page/pos_x3[11]
    SLICE_X13Y16         LUT4 (Prop_lut4_I3_O)        0.306    12.903 f  game_page/pos_x[11]_i_12/O
                         net (fo=1, routed)           0.403    13.307    game_page/pos_x[11]_i_12_n_0
    SLICE_X13Y14         LUT5 (Prop_lut5_I4_O)        0.124    13.431 r  game_page/pos_x[11]_i_7/O
                         net (fo=11, routed)          0.343    13.773    game_page/pos_x[11]_i_7_n_0
    SLICE_X12Y15         LUT6 (Prop_lut6_I4_O)        0.124    13.897 r  game_page/pos_x[3]_i_4/O
                         net (fo=1, routed)           0.000    13.897    game_page/pos_x[3]_i_4_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.430 r  game_page/pos_x_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.430    game_page/pos_x_reg[3]_i_1_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.669 r  game_page/pos_x_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.690    15.359    game_page/pos_x_reg[7]_i_1_n_5
    SLICE_X13Y19         FDRE                                         r  game_page/pos_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.439    14.780    game_page/CLK
    SLICE_X13Y19         FDRE                                         r  game_page/pos_x_reg[6]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X13Y19         FDRE (Setup_fdre_C_D)       -0.246    14.773    game_page/pos_x_reg[6]
  -------------------------------------------------------------------
                         required time                         14.773    
                         arrival time                         -15.359    
  -------------------------------------------------------------------
                         slack                                 -0.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.313ns (82.368%)  route 0.067ns (17.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.560     1.443    vga/cnt_reg[15]_0
    SLICE_X8Y17          FDRE                                         r  vga/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164     1.607 r  vga/cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.674    vga/cnt[14]
    SLICE_X8Y17          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     1.823 r  vga/cnt_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.823    vga/cnt_reg[15]_i_1_n_5
    SLICE_X8Y17          FDRE                                         r  vga/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.828     1.955    vga/cnt_reg[15]_0
    SLICE_X8Y17          FDRE                                         r  vga/cnt_reg[15]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.134     1.577    vga/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.562     1.445    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrate_gen/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.705    uart/baudrate_gen/counter_reg[19]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  uart/baudrate_gen/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    uart/baudrate_gen/counter_reg[16]_i_1_n_4
    SLICE_X35Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.831     1.958    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y43         FDRE                                         r  uart/baudrate_gen/counter_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrate_gen/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.562     1.445    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrate_gen/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.705    uart/baudrate_gen/counter_reg[23]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  uart/baudrate_gen/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    uart/baudrate_gen/counter_reg[20]_i_1_n_4
    SLICE_X35Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.831     1.958    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y44         FDRE                                         r  uart/baudrate_gen/counter_reg[23]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrate_gen/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.562     1.445    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y45         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.705    uart/baudrate_gen/counter_reg[27]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  uart/baudrate_gen/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    uart/baudrate_gen/counter_reg[24]_i_1_n_4
    SLICE_X35Y45         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.831     1.958    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y45         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrate_gen/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.562     1.445    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart/baudrate_gen/counter_reg[31]/Q
                         net (fo=2, routed)           0.119     1.705    uart/baudrate_gen/counter_reg[31]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  uart/baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    uart/baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X35Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.831     1.958    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y46         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    uart/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.560     1.443    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  uart/baudrate_gen/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.703    uart/baudrate_gen/counter_reg[3]
    SLICE_X35Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  uart/baudrate_gen/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.811    uart/baudrate_gen/counter_reg[0]_i_2_n_4
    SLICE_X35Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.829     1.956    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y39         FDRE                                         r  uart/baudrate_gen/counter_reg[3]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X35Y39         FDRE (Hold_fdre_C_D)         0.105     1.548    uart/baudrate_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.561     1.444    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y41         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart/baudrate_gen/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.704    uart/baudrate_gen/counter_reg[11]
    SLICE_X35Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  uart/baudrate_gen/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    uart/baudrate_gen/counter_reg[8]_i_1_n_4
    SLICE_X35Y41         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.830     1.957    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y41         FDRE                                         r  uart/baudrate_gen/counter_reg[11]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.105     1.549    uart/baudrate_gen/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.561     1.444    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart/baudrate_gen/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.704    uart/baudrate_gen/counter_reg[15]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  uart/baudrate_gen/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    uart/baudrate_gen/counter_reg[12]_i_1_n_4
    SLICE_X35Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.830     1.957    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y42         FDRE                                         r  uart/baudrate_gen/counter_reg[15]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.105     1.549    uart/baudrate_gen/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.561     1.444    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart/baudrate_gen/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.704    uart/baudrate_gen/counter_reg[7]
    SLICE_X35Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  uart/baudrate_gen/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    uart/baudrate_gen/counter_reg[4]_i_1_n_4
    SLICE_X35Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.830     1.957    uart/baudrate_gen/baud_reg_0
    SLICE_X35Y40         FDRE                                         r  uart/baudrate_gen/counter_reg[7]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y40         FDRE (Hold_fdre_C_D)         0.105     1.549    uart/baudrate_gen/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 controller/change_page_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/change_page_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.585     1.468    controller/CLK
    SLICE_X6Y19          FDRE                                         r  controller/change_page_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  controller/change_page_reg/Q
                         net (fo=2, routed)           0.174     1.806    uart/change_page_reg
    SLICE_X6Y19          LUT6 (Prop_lut6_I4_O)        0.045     1.851 r  uart/change_page_i_1/O
                         net (fo=1, routed)           0.000     1.851    controller/change_page_reg_1
    SLICE_X6Y19          FDRE                                         r  controller/change_page_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.854     1.981    controller/CLK
    SLICE_X6Y19          FDRE                                         r  controller/change_page_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X6Y19          FDRE (Hold_fdre_C_D)         0.120     1.588    controller/change_page_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y19    controller/change_page_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y19    controller/down_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y18    controller/left_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y19    controller/page_num_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y19    controller/push_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y18    controller/right_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y19    controller/up_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y18   game_page/pos_x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y20   game_page/pos_x_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   uart/baudrate_gen/baud_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19    controller/change_page_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y19    controller/down_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y18    controller/left_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19    controller/page_num_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y19    controller/push_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y18    controller/right_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y19    controller/up_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y21   game_page/pos_x_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y24   game_page/pos_y_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y18   game_page/pos_x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   game_page/pos_x_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y20   game_page/pos_x_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y18   game_page/pos_x_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y18   game_page/pos_x_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y18   game_page/pos_x_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y19   game_page/pos_x_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y19   game_page/pos_x_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y19   game_page/pos_x_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y19   game_page/pos_x_reg[7]/C



