module module_0 (
    output id_1,
    input [id_1 : id_1] id_2,
    input id_3,
    input logic id_4
);
  logic id_5 (
      id_3,
      id_2,
      id_4,
      id_3
  );
endmodule
