Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar 30 03:03:58 2023
| Host         : DESKTOP-NI32BUM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk6p25m_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: gesound/clock_50mHz/slow_clock_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: gesound/test_out/clk_counter_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_20KHz_clk/my_clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: my_audio_input/sclk_reg/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: naz/my_20KHz_clk/my_clk_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: naz/naz_ld_display/my_20KHz_clk/my_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: naz/naz_seg_display/my_1KHz_clk/my_clk_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: naz/naz_seg_display/my_20KHz_clk/my_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pts/clock_50mHz/slow_clock_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: pts/test_out/clk_counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: szj/clock_50mHz/slow_clock_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: szj/my_1KHz_clk/my_clk_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: szj/test_out/clk_counter_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: team/my_20KHz_clk/my_clk_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: team/team_ld_display/my_20KHz_clk/my_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: team/team_seg_display/my_1KHz_clk/my_clk_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: team/team_seg_display/my_20KHz_clk/my_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 649 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -12.094    -1834.082                    308                 5194        0.036        0.000                      0                 5194        4.500        0.000                       0                  2649  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -12.094    -1834.082                    308                 5194        0.036        0.000                      0                 5194        4.500        0.000                       0                  2649  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          308  Failing Endpoints,  Worst Slack      -12.094ns,  Total Violation    -1834.082ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -12.094ns  (required time - arrival time)
  Source:                 win_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.957ns  (logic 9.910ns (45.134%)  route 12.047ns (54.866%))
  Logic Levels:           33  (CARRY4=16 LUT1=1 LUT3=6 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.568     5.089    clock_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  win_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  win_row_reg[2]/Q
                         net (fo=3, routed)           0.795     6.340    win_row[2]
    SLICE_X46Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.860 r  win_row_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.860    win_row_reg[2]_i_12_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.977 r  win_row_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.978    win_row_reg[1]_i_9_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.293 f  win_row_reg[1]_i_8/O[3]
                         net (fo=9, routed)           0.499     7.792    in[12]
    SLICE_X45Y50         LUT1 (Prop_lut1_I0_O)        0.307     8.099 r  win_row[2]_i_173/O
                         net (fo=1, routed)           0.000     8.099    win_row[2]_i_173_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.631 r  win_row_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.631    win_row_reg[2]_i_127_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.944 r  win_row_reg[2]_i_265/O[3]
                         net (fo=4, routed)           0.848     9.791    win_row4[19]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.306    10.097 r  win_row[2]_i_266/O
                         net (fo=8, routed)           0.631    10.728    win_row[2]_i_266_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.852 r  win_row[2]_i_191/O
                         net (fo=6, routed)           0.719    11.571    win_row[2]_i_191_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.956 r  win_row_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.956    win_row_reg[2]_i_239_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.178 r  win_row_reg[2]_i_163/O[0]
                         net (fo=2, routed)           0.796    12.974    win_row_reg[2]_i_163_n_7
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.299    13.273 r  win_row[2]_i_116/O
                         net (fo=2, routed)           0.521    13.794    win_row[2]_i_116_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.344 r  win_row_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.344    win_row_reg[2]_i_55_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.667 r  win_row_reg[2]_i_42/O[1]
                         net (fo=2, routed)           0.447    15.115    win_row_reg[2]_i_42_n_6
    SLICE_X40Y53         LUT3 (Prop_lut3_I2_O)        0.306    15.421 r  win_row[2]_i_31/O
                         net (fo=2, routed)           0.580    16.001    win_row[2]_i_31_n_0
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.124    16.125 r  win_row[2]_i_35/O
                         net (fo=1, routed)           0.000    16.125    win_row[2]_i_35_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.523 r  win_row_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.523    win_row_reg[2]_i_21_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.857 r  win_row_reg[2]_i_20/O[1]
                         net (fo=2, routed)           0.526    17.382    win_row_reg[2]_i_20_n_6
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.555    17.937 r  win_row_reg[2]_i_13/O[0]
                         net (fo=1, routed)           0.722    18.659    win_row_reg[2]_i_13_n_7
    SLICE_X38Y51         LUT4 (Prop_lut4_I3_O)        0.295    18.954 r  win_row[2]_i_9/O
                         net (fo=1, routed)           0.000    18.954    win_row[2]_i_9_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.597 r  win_row_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.602    20.200    win_row_reg[2]_i_3_n_4
    SLICE_X40Y49         LUT3 (Prop_lut3_I2_O)        0.307    20.507 r  win_row[1]_i_2/O
                         net (fo=1, routed)           0.158    20.665    win_row[1]_i_2_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I1_O)        0.124    20.789 r  win_row[1]_i_1/O
                         net (fo=13, routed)          0.839    21.628    win_row[1]_i_1_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.124    21.752 r  state[3][0][1]_i_17/O
                         net (fo=1, routed)           0.000    21.752    state[3][0][1]_i_17_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.284 r  state_reg[3][0][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.284    state_reg[3][0][1]_i_9_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.398 r  state_reg[3][0][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.398    state_reg[3][0][1]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.626 r  state_reg[3][0][1]_i_4/CO[2]
                         net (fo=9, routed)           0.828    23.454    nolabel_line438/win_row_reg[30]_1[0]
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.313    23.767 f  nolabel_line438/state[3][0][0]_i_2/O
                         net (fo=8, routed)           0.741    24.508    nolabel_line438/state[3][0][0]_i_2_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    24.632 f  nolabel_line438/seg_active[2]_i_9/O
                         net (fo=1, routed)           0.149    24.781    nolabel_line438/seg_active[2]_i_9_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    24.905 f  nolabel_line438/seg_active[2]_i_4/O
                         net (fo=4, routed)           0.475    25.380    nolabel_line438/seg_active[2]_i_4_n_0
    SLICE_X39Y60         LUT3 (Prop_lut3_I2_O)        0.124    25.504 f  nolabel_line438/seg_active[9]_i_4/O
                         net (fo=12, routed)          0.520    26.024    nolabel_line438/seg_active[9]_i_4_n_0
    SLICE_X45Y60         LUT5 (Prop_lut5_I2_O)        0.124    26.148 r  nolabel_line438/seg_active[6]_i_6/O
                         net (fo=1, routed)           0.154    26.302    nolabel_line438/seg_active[6]_i_6_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I3_O)        0.124    26.426 r  nolabel_line438/seg_active[6]_i_2/O
                         net (fo=1, routed)           0.496    26.922    nolabel_line438/seg_active[6]_i_2_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124    27.046 r  nolabel_line438/seg_active[6]_i_1/O
                         net (fo=1, routed)           0.000    27.046    nolabel_line438_n_8
    SLICE_X47Y60         FDRE                                         r  seg_active_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.436    14.777    clock_IBUF_BUFG
    SLICE_X47Y60         FDRE                                         r  seg_active_reg[6]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X47Y60         FDRE (Setup_fdre_C_D)        0.031    14.952    seg_active_reg[6]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -27.046    
  -------------------------------------------------------------------
                         slack                                -12.094    

Slack (VIOLATED) :        -12.042ns  (required time - arrival time)
  Source:                 win_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.902ns  (logic 9.910ns (45.246%)  route 11.992ns (54.754%))
  Logic Levels:           33  (CARRY4=16 LUT1=1 LUT3=6 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.568     5.089    clock_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  win_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  win_row_reg[2]/Q
                         net (fo=3, routed)           0.795     6.340    win_row[2]
    SLICE_X46Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.860 r  win_row_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.860    win_row_reg[2]_i_12_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.977 r  win_row_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.978    win_row_reg[1]_i_9_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.293 f  win_row_reg[1]_i_8/O[3]
                         net (fo=9, routed)           0.499     7.792    in[12]
    SLICE_X45Y50         LUT1 (Prop_lut1_I0_O)        0.307     8.099 r  win_row[2]_i_173/O
                         net (fo=1, routed)           0.000     8.099    win_row[2]_i_173_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.631 r  win_row_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.631    win_row_reg[2]_i_127_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.944 r  win_row_reg[2]_i_265/O[3]
                         net (fo=4, routed)           0.848     9.791    win_row4[19]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.306    10.097 r  win_row[2]_i_266/O
                         net (fo=8, routed)           0.631    10.728    win_row[2]_i_266_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.852 r  win_row[2]_i_191/O
                         net (fo=6, routed)           0.719    11.571    win_row[2]_i_191_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.956 r  win_row_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.956    win_row_reg[2]_i_239_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.178 r  win_row_reg[2]_i_163/O[0]
                         net (fo=2, routed)           0.796    12.974    win_row_reg[2]_i_163_n_7
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.299    13.273 r  win_row[2]_i_116/O
                         net (fo=2, routed)           0.521    13.794    win_row[2]_i_116_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.344 r  win_row_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.344    win_row_reg[2]_i_55_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.667 r  win_row_reg[2]_i_42/O[1]
                         net (fo=2, routed)           0.447    15.115    win_row_reg[2]_i_42_n_6
    SLICE_X40Y53         LUT3 (Prop_lut3_I2_O)        0.306    15.421 r  win_row[2]_i_31/O
                         net (fo=2, routed)           0.580    16.001    win_row[2]_i_31_n_0
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.124    16.125 r  win_row[2]_i_35/O
                         net (fo=1, routed)           0.000    16.125    win_row[2]_i_35_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.523 r  win_row_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.523    win_row_reg[2]_i_21_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.857 r  win_row_reg[2]_i_20/O[1]
                         net (fo=2, routed)           0.526    17.382    win_row_reg[2]_i_20_n_6
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.555    17.937 r  win_row_reg[2]_i_13/O[0]
                         net (fo=1, routed)           0.722    18.659    win_row_reg[2]_i_13_n_7
    SLICE_X38Y51         LUT4 (Prop_lut4_I3_O)        0.295    18.954 r  win_row[2]_i_9/O
                         net (fo=1, routed)           0.000    18.954    win_row[2]_i_9_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.597 r  win_row_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.602    20.200    win_row_reg[2]_i_3_n_4
    SLICE_X40Y49         LUT3 (Prop_lut3_I2_O)        0.307    20.507 r  win_row[1]_i_2/O
                         net (fo=1, routed)           0.158    20.665    win_row[1]_i_2_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I1_O)        0.124    20.789 r  win_row[1]_i_1/O
                         net (fo=13, routed)          0.839    21.628    win_row[1]_i_1_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.124    21.752 r  state[3][0][1]_i_17/O
                         net (fo=1, routed)           0.000    21.752    state[3][0][1]_i_17_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.284 r  state_reg[3][0][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.284    state_reg[3][0][1]_i_9_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.398 r  state_reg[3][0][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.398    state_reg[3][0][1]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.626 f  state_reg[3][0][1]_i_4/CO[2]
                         net (fo=9, routed)           0.828    23.454    nolabel_line438/win_row_reg[30]_1[0]
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.313    23.767 r  nolabel_line438/state[3][0][0]_i_2/O
                         net (fo=8, routed)           0.741    24.508    nolabel_line438/state[3][0][0]_i_2_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    24.632 r  nolabel_line438/seg_active[2]_i_9/O
                         net (fo=1, routed)           0.149    24.781    nolabel_line438/seg_active[2]_i_9_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    24.905 r  nolabel_line438/seg_active[2]_i_4/O
                         net (fo=4, routed)           0.475    25.380    nolabel_line438/seg_active[2]_i_4_n_0
    SLICE_X39Y60         LUT3 (Prop_lut3_I2_O)        0.124    25.504 r  nolabel_line438/seg_active[9]_i_4/O
                         net (fo=12, routed)          0.452    25.956    nolabel_line438/seg_active[9]_i_4_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I3_O)        0.124    26.080 f  nolabel_line438/seg_active[8]_i_6/O
                         net (fo=1, routed)           0.502    26.582    nolabel_line438/seg_active[8]_i_6_n_0
    SLICE_X40Y59         LUT5 (Prop_lut5_I3_O)        0.124    26.706 r  nolabel_line438/seg_active[8]_i_2/O
                         net (fo=1, routed)           0.162    26.868    nolabel_line438/seg_active[8]_i_2_n_0
    SLICE_X40Y59         LUT6 (Prop_lut6_I0_O)        0.124    26.992 r  nolabel_line438/seg_active[8]_i_1/O
                         net (fo=1, routed)           0.000    26.992    nolabel_line438_n_6
    SLICE_X40Y59         FDRE                                         r  seg_active_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.435    14.776    clock_IBUF_BUFG
    SLICE_X40Y59         FDRE                                         r  seg_active_reg[8]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X40Y59         FDRE (Setup_fdre_C_D)        0.029    14.949    seg_active_reg[8]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -26.992    
  -------------------------------------------------------------------
                         slack                                -12.042    

Slack (VIOLATED) :        -11.936ns  (required time - arrival time)
  Source:                 win_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.798ns  (logic 9.910ns (45.463%)  route 11.888ns (54.537%))
  Logic Levels:           33  (CARRY4=16 LUT1=1 LUT3=6 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.568     5.089    clock_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  win_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  win_row_reg[2]/Q
                         net (fo=3, routed)           0.795     6.340    win_row[2]
    SLICE_X46Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.860 r  win_row_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.860    win_row_reg[2]_i_12_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.977 r  win_row_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.978    win_row_reg[1]_i_9_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.293 f  win_row_reg[1]_i_8/O[3]
                         net (fo=9, routed)           0.499     7.792    in[12]
    SLICE_X45Y50         LUT1 (Prop_lut1_I0_O)        0.307     8.099 r  win_row[2]_i_173/O
                         net (fo=1, routed)           0.000     8.099    win_row[2]_i_173_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.631 r  win_row_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.631    win_row_reg[2]_i_127_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.944 r  win_row_reg[2]_i_265/O[3]
                         net (fo=4, routed)           0.848     9.791    win_row4[19]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.306    10.097 r  win_row[2]_i_266/O
                         net (fo=8, routed)           0.631    10.728    win_row[2]_i_266_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.852 r  win_row[2]_i_191/O
                         net (fo=6, routed)           0.719    11.571    win_row[2]_i_191_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.956 r  win_row_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.956    win_row_reg[2]_i_239_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.178 r  win_row_reg[2]_i_163/O[0]
                         net (fo=2, routed)           0.796    12.974    win_row_reg[2]_i_163_n_7
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.299    13.273 r  win_row[2]_i_116/O
                         net (fo=2, routed)           0.521    13.794    win_row[2]_i_116_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.344 r  win_row_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.344    win_row_reg[2]_i_55_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.667 r  win_row_reg[2]_i_42/O[1]
                         net (fo=2, routed)           0.447    15.115    win_row_reg[2]_i_42_n_6
    SLICE_X40Y53         LUT3 (Prop_lut3_I2_O)        0.306    15.421 r  win_row[2]_i_31/O
                         net (fo=2, routed)           0.580    16.001    win_row[2]_i_31_n_0
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.124    16.125 r  win_row[2]_i_35/O
                         net (fo=1, routed)           0.000    16.125    win_row[2]_i_35_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.523 r  win_row_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.523    win_row_reg[2]_i_21_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.857 r  win_row_reg[2]_i_20/O[1]
                         net (fo=2, routed)           0.526    17.382    win_row_reg[2]_i_20_n_6
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.555    17.937 r  win_row_reg[2]_i_13/O[0]
                         net (fo=1, routed)           0.722    18.659    win_row_reg[2]_i_13_n_7
    SLICE_X38Y51         LUT4 (Prop_lut4_I3_O)        0.295    18.954 r  win_row[2]_i_9/O
                         net (fo=1, routed)           0.000    18.954    win_row[2]_i_9_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.597 r  win_row_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.602    20.200    win_row_reg[2]_i_3_n_4
    SLICE_X40Y49         LUT3 (Prop_lut3_I2_O)        0.307    20.507 r  win_row[1]_i_2/O
                         net (fo=1, routed)           0.158    20.665    win_row[1]_i_2_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I1_O)        0.124    20.789 r  win_row[1]_i_1/O
                         net (fo=13, routed)          0.839    21.628    win_row[1]_i_1_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.124    21.752 r  state[3][0][1]_i_17/O
                         net (fo=1, routed)           0.000    21.752    state[3][0][1]_i_17_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.284 r  state_reg[3][0][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.284    state_reg[3][0][1]_i_9_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.398 r  state_reg[3][0][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.398    state_reg[3][0][1]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.626 f  state_reg[3][0][1]_i_4/CO[2]
                         net (fo=9, routed)           0.828    23.454    nolabel_line438/win_row_reg[30]_1[0]
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.313    23.767 r  nolabel_line438/state[3][0][0]_i_2/O
                         net (fo=8, routed)           0.741    24.508    nolabel_line438/state[3][0][0]_i_2_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    24.632 r  nolabel_line438/seg_active[2]_i_9/O
                         net (fo=1, routed)           0.149    24.781    nolabel_line438/seg_active[2]_i_9_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    24.905 r  nolabel_line438/seg_active[2]_i_4/O
                         net (fo=4, routed)           0.475    25.380    nolabel_line438/seg_active[2]_i_4_n_0
    SLICE_X39Y60         LUT3 (Prop_lut3_I2_O)        0.124    25.504 r  nolabel_line438/seg_active[9]_i_4/O
                         net (fo=12, routed)          0.551    26.056    nolabel_line438/seg_active[9]_i_4_n_0
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.124    26.180 r  nolabel_line438/seg_active[3]_i_6/O
                         net (fo=1, routed)           0.151    26.331    nolabel_line438/seg_active[3]_i_6_n_0
    SLICE_X43Y60         LUT5 (Prop_lut5_I4_O)        0.124    26.455 r  nolabel_line438/seg_active[3]_i_2/O
                         net (fo=1, routed)           0.308    26.763    nolabel_line438/seg_active[3]_i_2_n_0
    SLICE_X45Y61         LUT6 (Prop_lut6_I0_O)        0.124    26.887 r  nolabel_line438/seg_active[3]_i_1/O
                         net (fo=1, routed)           0.000    26.887    nolabel_line438_n_11
    SLICE_X45Y61         FDRE                                         r  seg_active_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.435    14.776    clock_IBUF_BUFG
    SLICE_X45Y61         FDRE                                         r  seg_active_reg[3]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X45Y61         FDRE (Setup_fdre_C_D)        0.031    14.951    seg_active_reg[3]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -26.887    
  -------------------------------------------------------------------
                         slack                                -11.936    

Slack (VIOLATED) :        -11.901ns  (required time - arrival time)
  Source:                 win_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.765ns  (logic 9.910ns (45.532%)  route 11.855ns (54.468%))
  Logic Levels:           33  (CARRY4=16 LUT1=1 LUT3=6 LUT4=2 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.568     5.089    clock_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  win_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  win_row_reg[2]/Q
                         net (fo=3, routed)           0.795     6.340    win_row[2]
    SLICE_X46Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.860 r  win_row_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.860    win_row_reg[2]_i_12_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.977 r  win_row_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.978    win_row_reg[1]_i_9_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.293 f  win_row_reg[1]_i_8/O[3]
                         net (fo=9, routed)           0.499     7.792    in[12]
    SLICE_X45Y50         LUT1 (Prop_lut1_I0_O)        0.307     8.099 r  win_row[2]_i_173/O
                         net (fo=1, routed)           0.000     8.099    win_row[2]_i_173_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.631 r  win_row_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.631    win_row_reg[2]_i_127_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.944 r  win_row_reg[2]_i_265/O[3]
                         net (fo=4, routed)           0.848     9.791    win_row4[19]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.306    10.097 r  win_row[2]_i_266/O
                         net (fo=8, routed)           0.631    10.728    win_row[2]_i_266_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.852 r  win_row[2]_i_191/O
                         net (fo=6, routed)           0.719    11.571    win_row[2]_i_191_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.956 r  win_row_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.956    win_row_reg[2]_i_239_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.178 r  win_row_reg[2]_i_163/O[0]
                         net (fo=2, routed)           0.796    12.974    win_row_reg[2]_i_163_n_7
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.299    13.273 r  win_row[2]_i_116/O
                         net (fo=2, routed)           0.521    13.794    win_row[2]_i_116_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.344 r  win_row_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.344    win_row_reg[2]_i_55_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.667 r  win_row_reg[2]_i_42/O[1]
                         net (fo=2, routed)           0.447    15.115    win_row_reg[2]_i_42_n_6
    SLICE_X40Y53         LUT3 (Prop_lut3_I2_O)        0.306    15.421 r  win_row[2]_i_31/O
                         net (fo=2, routed)           0.580    16.001    win_row[2]_i_31_n_0
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.124    16.125 r  win_row[2]_i_35/O
                         net (fo=1, routed)           0.000    16.125    win_row[2]_i_35_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.523 r  win_row_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.523    win_row_reg[2]_i_21_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.857 r  win_row_reg[2]_i_20/O[1]
                         net (fo=2, routed)           0.526    17.382    win_row_reg[2]_i_20_n_6
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.555    17.937 r  win_row_reg[2]_i_13/O[0]
                         net (fo=1, routed)           0.722    18.659    win_row_reg[2]_i_13_n_7
    SLICE_X38Y51         LUT4 (Prop_lut4_I3_O)        0.295    18.954 r  win_row[2]_i_9/O
                         net (fo=1, routed)           0.000    18.954    win_row[2]_i_9_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.597 r  win_row_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.602    20.200    win_row_reg[2]_i_3_n_4
    SLICE_X40Y49         LUT3 (Prop_lut3_I2_O)        0.307    20.507 r  win_row[1]_i_2/O
                         net (fo=1, routed)           0.158    20.665    win_row[1]_i_2_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I1_O)        0.124    20.789 r  win_row[1]_i_1/O
                         net (fo=13, routed)          0.839    21.628    win_row[1]_i_1_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.124    21.752 r  state[3][0][1]_i_17/O
                         net (fo=1, routed)           0.000    21.752    state[3][0][1]_i_17_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.284 r  state_reg[3][0][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.284    state_reg[3][0][1]_i_9_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.398 r  state_reg[3][0][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.398    state_reg[3][0][1]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.626 f  state_reg[3][0][1]_i_4/CO[2]
                         net (fo=9, routed)           0.828    23.454    nolabel_line438/win_row_reg[30]_1[0]
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.313    23.767 r  nolabel_line438/state[3][0][0]_i_2/O
                         net (fo=8, routed)           0.741    24.508    nolabel_line438/state[3][0][0]_i_2_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    24.632 r  nolabel_line438/seg_active[2]_i_9/O
                         net (fo=1, routed)           0.149    24.781    nolabel_line438/seg_active[2]_i_9_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    24.905 r  nolabel_line438/seg_active[2]_i_4/O
                         net (fo=4, routed)           0.475    25.380    nolabel_line438/seg_active[2]_i_4_n_0
    SLICE_X39Y60         LUT3 (Prop_lut3_I2_O)        0.124    25.504 r  nolabel_line438/seg_active[9]_i_4/O
                         net (fo=12, routed)          0.529    26.033    nolabel_line438/seg_active[9]_i_4_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I0_O)        0.124    26.157 r  nolabel_line438/seg_active[5]_i_5/O
                         net (fo=1, routed)           0.162    26.319    nolabel_line438/seg_active[5]_i_5_n_0
    SLICE_X44Y60         LUT5 (Prop_lut5_I3_O)        0.124    26.443 r  nolabel_line438/seg_active[5]_i_2/O
                         net (fo=1, routed)           0.287    26.730    nolabel_line438/seg_active[5]_i_2_n_0
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.124    26.854 r  nolabel_line438/seg_active[5]_i_1/O
                         net (fo=1, routed)           0.000    26.854    nolabel_line438_n_9
    SLICE_X47Y60         FDRE                                         r  seg_active_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.436    14.777    clock_IBUF_BUFG
    SLICE_X47Y60         FDRE                                         r  seg_active_reg[5]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X47Y60         FDRE (Setup_fdre_C_D)        0.032    14.953    seg_active_reg[5]
  -------------------------------------------------------------------
                         required time                         14.953    
                         arrival time                         -26.854    
  -------------------------------------------------------------------
                         slack                                -11.901    

Slack (VIOLATED) :        -11.830ns  (required time - arrival time)
  Source:                 win_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.742ns  (logic 9.910ns (45.580%)  route 11.832ns (54.420%))
  Logic Levels:           33  (CARRY4=16 LUT1=1 LUT3=6 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.568     5.089    clock_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  win_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  win_row_reg[2]/Q
                         net (fo=3, routed)           0.795     6.340    win_row[2]
    SLICE_X46Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.860 r  win_row_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.860    win_row_reg[2]_i_12_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.977 r  win_row_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.978    win_row_reg[1]_i_9_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.293 f  win_row_reg[1]_i_8/O[3]
                         net (fo=9, routed)           0.499     7.792    in[12]
    SLICE_X45Y50         LUT1 (Prop_lut1_I0_O)        0.307     8.099 r  win_row[2]_i_173/O
                         net (fo=1, routed)           0.000     8.099    win_row[2]_i_173_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.631 r  win_row_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.631    win_row_reg[2]_i_127_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.944 r  win_row_reg[2]_i_265/O[3]
                         net (fo=4, routed)           0.848     9.791    win_row4[19]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.306    10.097 r  win_row[2]_i_266/O
                         net (fo=8, routed)           0.631    10.728    win_row[2]_i_266_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.852 r  win_row[2]_i_191/O
                         net (fo=6, routed)           0.719    11.571    win_row[2]_i_191_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.956 r  win_row_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.956    win_row_reg[2]_i_239_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.178 r  win_row_reg[2]_i_163/O[0]
                         net (fo=2, routed)           0.796    12.974    win_row_reg[2]_i_163_n_7
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.299    13.273 r  win_row[2]_i_116/O
                         net (fo=2, routed)           0.521    13.794    win_row[2]_i_116_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.344 r  win_row_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.344    win_row_reg[2]_i_55_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.667 r  win_row_reg[2]_i_42/O[1]
                         net (fo=2, routed)           0.447    15.115    win_row_reg[2]_i_42_n_6
    SLICE_X40Y53         LUT3 (Prop_lut3_I2_O)        0.306    15.421 r  win_row[2]_i_31/O
                         net (fo=2, routed)           0.580    16.001    win_row[2]_i_31_n_0
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.124    16.125 r  win_row[2]_i_35/O
                         net (fo=1, routed)           0.000    16.125    win_row[2]_i_35_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.523 r  win_row_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.523    win_row_reg[2]_i_21_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.857 r  win_row_reg[2]_i_20/O[1]
                         net (fo=2, routed)           0.526    17.382    win_row_reg[2]_i_20_n_6
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.555    17.937 r  win_row_reg[2]_i_13/O[0]
                         net (fo=1, routed)           0.722    18.659    win_row_reg[2]_i_13_n_7
    SLICE_X38Y51         LUT4 (Prop_lut4_I3_O)        0.295    18.954 r  win_row[2]_i_9/O
                         net (fo=1, routed)           0.000    18.954    win_row[2]_i_9_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.597 r  win_row_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.602    20.200    win_row_reg[2]_i_3_n_4
    SLICE_X40Y49         LUT3 (Prop_lut3_I2_O)        0.307    20.507 r  win_row[1]_i_2/O
                         net (fo=1, routed)           0.158    20.665    win_row[1]_i_2_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I1_O)        0.124    20.789 r  win_row[1]_i_1/O
                         net (fo=13, routed)          0.839    21.628    win_row[1]_i_1_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.124    21.752 r  state[3][0][1]_i_17/O
                         net (fo=1, routed)           0.000    21.752    state[3][0][1]_i_17_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.284 r  state_reg[3][0][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.284    state_reg[3][0][1]_i_9_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.398 r  state_reg[3][0][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.398    state_reg[3][0][1]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.626 r  state_reg[3][0][1]_i_4/CO[2]
                         net (fo=9, routed)           0.828    23.454    nolabel_line438/win_row_reg[30]_1[0]
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.313    23.767 f  nolabel_line438/state[3][0][0]_i_2/O
                         net (fo=8, routed)           0.741    24.508    nolabel_line438/state[3][0][0]_i_2_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    24.632 f  nolabel_line438/seg_active[2]_i_9/O
                         net (fo=1, routed)           0.149    24.781    nolabel_line438/seg_active[2]_i_9_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    24.905 f  nolabel_line438/seg_active[2]_i_4/O
                         net (fo=4, routed)           0.475    25.380    nolabel_line438/seg_active[2]_i_4_n_0
    SLICE_X39Y60         LUT3 (Prop_lut3_I2_O)        0.124    25.504 f  nolabel_line438/seg_active[9]_i_4/O
                         net (fo=12, routed)          0.511    26.015    nolabel_line438/seg_active[9]_i_4_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.124    26.139 r  nolabel_line438/seg_active[1]_i_7/O
                         net (fo=1, routed)           0.282    26.421    nolabel_line438/seg_active[1]_i_7_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I4_O)        0.124    26.545 r  nolabel_line438/seg_active[1]_i_2/O
                         net (fo=1, routed)           0.162    26.707    nolabel_line438/seg_active[1]_i_2_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I0_O)        0.124    26.831 r  nolabel_line438/seg_active[1]_i_1/O
                         net (fo=1, routed)           0.000    26.831    nolabel_line438_n_13
    SLICE_X42Y59         FDRE                                         r  seg_active_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.435    14.776    clock_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  seg_active_reg[1]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X42Y59         FDRE (Setup_fdre_C_D)        0.081    15.001    seg_active_reg[1]
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -26.831    
  -------------------------------------------------------------------
                         slack                                -11.830    

Slack (VIOLATED) :        -11.775ns  (required time - arrival time)
  Source:                 win_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            win_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.638ns  (logic 9.786ns (45.226%)  route 11.852ns (54.774%))
  Logic Levels:           32  (CARRY4=16 LUT1=1 LUT3=5 LUT4=2 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.568     5.089    clock_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  win_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  win_row_reg[2]/Q
                         net (fo=3, routed)           0.795     6.340    win_row[2]
    SLICE_X46Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.860 r  win_row_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.860    win_row_reg[2]_i_12_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.977 r  win_row_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.978    win_row_reg[1]_i_9_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.293 f  win_row_reg[1]_i_8/O[3]
                         net (fo=9, routed)           0.499     7.792    in[12]
    SLICE_X45Y50         LUT1 (Prop_lut1_I0_O)        0.307     8.099 r  win_row[2]_i_173/O
                         net (fo=1, routed)           0.000     8.099    win_row[2]_i_173_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.631 r  win_row_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.631    win_row_reg[2]_i_127_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.944 r  win_row_reg[2]_i_265/O[3]
                         net (fo=4, routed)           0.848     9.791    win_row4[19]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.306    10.097 r  win_row[2]_i_266/O
                         net (fo=8, routed)           0.631    10.728    win_row[2]_i_266_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.852 r  win_row[2]_i_191/O
                         net (fo=6, routed)           0.719    11.571    win_row[2]_i_191_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.956 r  win_row_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.956    win_row_reg[2]_i_239_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.178 r  win_row_reg[2]_i_163/O[0]
                         net (fo=2, routed)           0.796    12.974    win_row_reg[2]_i_163_n_7
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.299    13.273 r  win_row[2]_i_116/O
                         net (fo=2, routed)           0.521    13.794    win_row[2]_i_116_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.344 r  win_row_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.344    win_row_reg[2]_i_55_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.667 r  win_row_reg[2]_i_42/O[1]
                         net (fo=2, routed)           0.447    15.115    win_row_reg[2]_i_42_n_6
    SLICE_X40Y53         LUT3 (Prop_lut3_I2_O)        0.306    15.421 r  win_row[2]_i_31/O
                         net (fo=2, routed)           0.580    16.001    win_row[2]_i_31_n_0
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.124    16.125 r  win_row[2]_i_35/O
                         net (fo=1, routed)           0.000    16.125    win_row[2]_i_35_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.523 r  win_row_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.523    win_row_reg[2]_i_21_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.857 r  win_row_reg[2]_i_20/O[1]
                         net (fo=2, routed)           0.526    17.382    win_row_reg[2]_i_20_n_6
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.555    17.937 r  win_row_reg[2]_i_13/O[0]
                         net (fo=1, routed)           0.722    18.659    win_row_reg[2]_i_13_n_7
    SLICE_X38Y51         LUT4 (Prop_lut4_I3_O)        0.295    18.954 r  win_row[2]_i_9/O
                         net (fo=1, routed)           0.000    18.954    win_row[2]_i_9_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.597 r  win_row_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.602    20.200    win_row_reg[2]_i_3_n_4
    SLICE_X40Y49         LUT3 (Prop_lut3_I2_O)        0.307    20.507 r  win_row[1]_i_2/O
                         net (fo=1, routed)           0.158    20.665    win_row[1]_i_2_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I1_O)        0.124    20.789 r  win_row[1]_i_1/O
                         net (fo=13, routed)          0.839    21.628    win_row[1]_i_1_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.124    21.752 r  state[3][0][1]_i_17/O
                         net (fo=1, routed)           0.000    21.752    state[3][0][1]_i_17_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.284 r  state_reg[3][0][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.284    state_reg[3][0][1]_i_9_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.398 r  state_reg[3][0][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.398    state_reg[3][0][1]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.626 f  state_reg[3][0][1]_i_4/CO[2]
                         net (fo=9, routed)           1.098    23.724    nolabel_line438/win_row_reg[30]_1[0]
    SLICE_X40Y57         LUT6 (Prop_lut6_I4_O)        0.313    24.037 f  nolabel_line438/win_state[1]_i_23/O
                         net (fo=1, routed)           0.304    24.341    nolabel_line438/win_state[1]_i_23_n_0
    SLICE_X42Y57         LUT6 (Prop_lut6_I5_O)        0.124    24.465 f  nolabel_line438/win_state[1]_i_16/O
                         net (fo=1, routed)           0.582    25.048    nolabel_line438/win_state[1]_i_16_n_0
    SLICE_X44Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.172 r  nolabel_line438/win_state[1]_i_7/O
                         net (fo=3, routed)           0.490    25.662    nolabel_line438/win_state[1]_i_7_n_0
    SLICE_X44Y58         LUT5 (Prop_lut5_I0_O)        0.124    25.786 r  nolabel_line438/win_state[0]_i_5/O
                         net (fo=1, routed)           0.402    26.188    nolabel_line438/win_state[0]_i_5_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I5_O)        0.124    26.312 r  nolabel_line438/win_state[0]_i_2/O
                         net (fo=1, routed)           0.291    26.603    nolabel_line438/win_state[0]_i_2_n_0
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.124    26.727 r  nolabel_line438/win_state[0]_i_1/O
                         net (fo=1, routed)           0.000    26.727    nolabel_line438_n_52
    SLICE_X45Y59         FDRE                                         r  win_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.436    14.777    clock_IBUF_BUFG
    SLICE_X45Y59         FDRE                                         r  win_state_reg[0]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X45Y59         FDRE (Setup_fdre_C_D)        0.031    14.952    win_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -26.727    
  -------------------------------------------------------------------
                         slack                                -11.775    

Slack (VIOLATED) :        -11.727ns  (required time - arrival time)
  Source:                 win_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.587ns  (logic 9.786ns (45.333%)  route 11.801ns (54.667%))
  Logic Levels:           32  (CARRY4=16 LUT1=1 LUT3=6 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.568     5.089    clock_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  win_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  win_row_reg[2]/Q
                         net (fo=3, routed)           0.795     6.340    win_row[2]
    SLICE_X46Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.860 r  win_row_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.860    win_row_reg[2]_i_12_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.977 r  win_row_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.978    win_row_reg[1]_i_9_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.293 f  win_row_reg[1]_i_8/O[3]
                         net (fo=9, routed)           0.499     7.792    in[12]
    SLICE_X45Y50         LUT1 (Prop_lut1_I0_O)        0.307     8.099 r  win_row[2]_i_173/O
                         net (fo=1, routed)           0.000     8.099    win_row[2]_i_173_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.631 r  win_row_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.631    win_row_reg[2]_i_127_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.944 r  win_row_reg[2]_i_265/O[3]
                         net (fo=4, routed)           0.848     9.791    win_row4[19]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.306    10.097 r  win_row[2]_i_266/O
                         net (fo=8, routed)           0.631    10.728    win_row[2]_i_266_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.852 r  win_row[2]_i_191/O
                         net (fo=6, routed)           0.719    11.571    win_row[2]_i_191_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.956 r  win_row_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.956    win_row_reg[2]_i_239_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.178 r  win_row_reg[2]_i_163/O[0]
                         net (fo=2, routed)           0.796    12.974    win_row_reg[2]_i_163_n_7
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.299    13.273 r  win_row[2]_i_116/O
                         net (fo=2, routed)           0.521    13.794    win_row[2]_i_116_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.344 r  win_row_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.344    win_row_reg[2]_i_55_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.667 r  win_row_reg[2]_i_42/O[1]
                         net (fo=2, routed)           0.447    15.115    win_row_reg[2]_i_42_n_6
    SLICE_X40Y53         LUT3 (Prop_lut3_I2_O)        0.306    15.421 r  win_row[2]_i_31/O
                         net (fo=2, routed)           0.580    16.001    win_row[2]_i_31_n_0
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.124    16.125 r  win_row[2]_i_35/O
                         net (fo=1, routed)           0.000    16.125    win_row[2]_i_35_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.523 r  win_row_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.523    win_row_reg[2]_i_21_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.857 r  win_row_reg[2]_i_20/O[1]
                         net (fo=2, routed)           0.526    17.382    win_row_reg[2]_i_20_n_6
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.555    17.937 r  win_row_reg[2]_i_13/O[0]
                         net (fo=1, routed)           0.722    18.659    win_row_reg[2]_i_13_n_7
    SLICE_X38Y51         LUT4 (Prop_lut4_I3_O)        0.295    18.954 r  win_row[2]_i_9/O
                         net (fo=1, routed)           0.000    18.954    win_row[2]_i_9_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.597 r  win_row_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.602    20.200    win_row_reg[2]_i_3_n_4
    SLICE_X40Y49         LUT3 (Prop_lut3_I2_O)        0.307    20.507 r  win_row[1]_i_2/O
                         net (fo=1, routed)           0.158    20.665    win_row[1]_i_2_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I1_O)        0.124    20.789 r  win_row[1]_i_1/O
                         net (fo=13, routed)          0.839    21.628    win_row[1]_i_1_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.124    21.752 r  state[3][0][1]_i_17/O
                         net (fo=1, routed)           0.000    21.752    state[3][0][1]_i_17_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.284 r  state_reg[3][0][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.284    state_reg[3][0][1]_i_9_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.398 r  state_reg[3][0][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.398    state_reg[3][0][1]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.626 f  state_reg[3][0][1]_i_4/CO[2]
                         net (fo=9, routed)           0.828    23.454    nolabel_line438/win_row_reg[30]_1[0]
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.313    23.767 r  nolabel_line438/state[3][0][0]_i_2/O
                         net (fo=8, routed)           0.741    24.508    nolabel_line438/state[3][0][0]_i_2_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    24.632 r  nolabel_line438/seg_active[2]_i_9/O
                         net (fo=1, routed)           0.149    24.781    nolabel_line438/seg_active[2]_i_9_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    24.905 r  nolabel_line438/seg_active[2]_i_4/O
                         net (fo=4, routed)           0.475    25.380    nolabel_line438/seg_active[2]_i_4_n_0
    SLICE_X39Y60         LUT3 (Prop_lut3_I2_O)        0.124    25.504 r  nolabel_line438/seg_active[9]_i_4/O
                         net (fo=12, routed)          0.491    25.995    nolabel_line438/seg_active[9]_i_4_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I0_O)        0.124    26.119 r  nolabel_line438/seg_active[9]_i_2/O
                         net (fo=1, routed)           0.433    26.552    nolabel_line438/seg_active[9]_i_2_n_0
    SLICE_X43Y59         LUT6 (Prop_lut6_I0_O)        0.124    26.676 r  nolabel_line438/seg_active[9]_i_1/O
                         net (fo=1, routed)           0.000    26.676    nolabel_line438_n_5
    SLICE_X43Y59         FDRE                                         r  seg_active_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.435    14.776    clock_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  seg_active_reg[9]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X43Y59         FDRE (Setup_fdre_C_D)        0.029    14.949    seg_active_reg[9]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -26.676    
  -------------------------------------------------------------------
                         slack                                -11.727    

Slack (VIOLATED) :        -11.698ns  (required time - arrival time)
  Source:                 win_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.559ns  (logic 9.910ns (45.967%)  route 11.649ns (54.033%))
  Logic Levels:           33  (CARRY4=16 LUT1=1 LUT2=1 LUT3=6 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.568     5.089    clock_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  win_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  win_row_reg[2]/Q
                         net (fo=3, routed)           0.795     6.340    win_row[2]
    SLICE_X46Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.860 r  win_row_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.860    win_row_reg[2]_i_12_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.977 r  win_row_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.978    win_row_reg[1]_i_9_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.293 f  win_row_reg[1]_i_8/O[3]
                         net (fo=9, routed)           0.499     7.792    in[12]
    SLICE_X45Y50         LUT1 (Prop_lut1_I0_O)        0.307     8.099 r  win_row[2]_i_173/O
                         net (fo=1, routed)           0.000     8.099    win_row[2]_i_173_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.631 r  win_row_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.631    win_row_reg[2]_i_127_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.944 r  win_row_reg[2]_i_265/O[3]
                         net (fo=4, routed)           0.848     9.791    win_row4[19]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.306    10.097 r  win_row[2]_i_266/O
                         net (fo=8, routed)           0.631    10.728    win_row[2]_i_266_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.852 r  win_row[2]_i_191/O
                         net (fo=6, routed)           0.719    11.571    win_row[2]_i_191_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.956 r  win_row_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.956    win_row_reg[2]_i_239_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.178 r  win_row_reg[2]_i_163/O[0]
                         net (fo=2, routed)           0.796    12.974    win_row_reg[2]_i_163_n_7
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.299    13.273 r  win_row[2]_i_116/O
                         net (fo=2, routed)           0.521    13.794    win_row[2]_i_116_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.344 r  win_row_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.344    win_row_reg[2]_i_55_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.667 r  win_row_reg[2]_i_42/O[1]
                         net (fo=2, routed)           0.447    15.115    win_row_reg[2]_i_42_n_6
    SLICE_X40Y53         LUT3 (Prop_lut3_I2_O)        0.306    15.421 r  win_row[2]_i_31/O
                         net (fo=2, routed)           0.580    16.001    win_row[2]_i_31_n_0
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.124    16.125 r  win_row[2]_i_35/O
                         net (fo=1, routed)           0.000    16.125    win_row[2]_i_35_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.523 r  win_row_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.523    win_row_reg[2]_i_21_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.857 r  win_row_reg[2]_i_20/O[1]
                         net (fo=2, routed)           0.526    17.382    win_row_reg[2]_i_20_n_6
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.555    17.937 r  win_row_reg[2]_i_13/O[0]
                         net (fo=1, routed)           0.722    18.659    win_row_reg[2]_i_13_n_7
    SLICE_X38Y51         LUT4 (Prop_lut4_I3_O)        0.295    18.954 r  win_row[2]_i_9/O
                         net (fo=1, routed)           0.000    18.954    win_row[2]_i_9_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.597 r  win_row_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.602    20.200    win_row_reg[2]_i_3_n_4
    SLICE_X40Y49         LUT3 (Prop_lut3_I2_O)        0.307    20.507 r  win_row[1]_i_2/O
                         net (fo=1, routed)           0.158    20.665    win_row[1]_i_2_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I1_O)        0.124    20.789 r  win_row[1]_i_1/O
                         net (fo=13, routed)          0.839    21.628    win_row[1]_i_1_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.124    21.752 r  state[3][0][1]_i_17/O
                         net (fo=1, routed)           0.000    21.752    state[3][0][1]_i_17_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.284 r  state_reg[3][0][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.284    state_reg[3][0][1]_i_9_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.398 r  state_reg[3][0][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.398    state_reg[3][0][1]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.626 f  state_reg[3][0][1]_i_4/CO[2]
                         net (fo=9, routed)           0.828    23.454    nolabel_line438/win_row_reg[30]_1[0]
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.313    23.767 r  nolabel_line438/state[3][0][0]_i_2/O
                         net (fo=8, routed)           0.741    24.508    nolabel_line438/state[3][0][0]_i_2_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    24.632 r  nolabel_line438/seg_active[2]_i_9/O
                         net (fo=1, routed)           0.149    24.781    nolabel_line438/seg_active[2]_i_9_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    24.905 r  nolabel_line438/seg_active[2]_i_4/O
                         net (fo=4, routed)           0.475    25.380    nolabel_line438/seg_active[2]_i_4_n_0
    SLICE_X39Y60         LUT3 (Prop_lut3_I2_O)        0.124    25.504 r  nolabel_line438/seg_active[9]_i_4/O
                         net (fo=12, routed)          0.298    25.803    nolabel_line438/seg_active[9]_i_4_n_0
    SLICE_X39Y60         LUT2 (Prop_lut2_I1_O)        0.124    25.927 f  nolabel_line438/seg_active[12]_i_7/O
                         net (fo=2, routed)           0.322    26.249    nolabel_line438/seg_active[12]_i_7_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I0_O)        0.124    26.373 r  nolabel_line438/seg_active[12]_i_2/O
                         net (fo=1, routed)           0.151    26.524    nolabel_line438/seg_active[12]_i_2_n_0
    SLICE_X41Y61         LUT6 (Prop_lut6_I0_O)        0.124    26.648 r  nolabel_line438/seg_active[12]_i_1/O
                         net (fo=1, routed)           0.000    26.648    nolabel_line438_n_2
    SLICE_X41Y61         FDRE                                         r  seg_active_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.434    14.775    clock_IBUF_BUFG
    SLICE_X41Y61         FDRE                                         r  seg_active_reg[12]/C
                         clock pessimism              0.180    14.955    
                         clock uncertainty           -0.035    14.919    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)        0.031    14.950    seg_active_reg[12]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -26.648    
  -------------------------------------------------------------------
                         slack                                -11.698    

Slack (VIOLATED) :        -11.697ns  (required time - arrival time)
  Source:                 win_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.556ns  (logic 9.786ns (45.398%)  route 11.770ns (54.602%))
  Logic Levels:           32  (CARRY4=16 LUT1=1 LUT3=6 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.568     5.089    clock_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  win_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  win_row_reg[2]/Q
                         net (fo=3, routed)           0.795     6.340    win_row[2]
    SLICE_X46Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.860 r  win_row_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.860    win_row_reg[2]_i_12_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.977 r  win_row_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.978    win_row_reg[1]_i_9_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.293 f  win_row_reg[1]_i_8/O[3]
                         net (fo=9, routed)           0.499     7.792    in[12]
    SLICE_X45Y50         LUT1 (Prop_lut1_I0_O)        0.307     8.099 r  win_row[2]_i_173/O
                         net (fo=1, routed)           0.000     8.099    win_row[2]_i_173_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.631 r  win_row_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.631    win_row_reg[2]_i_127_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.944 r  win_row_reg[2]_i_265/O[3]
                         net (fo=4, routed)           0.848     9.791    win_row4[19]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.306    10.097 r  win_row[2]_i_266/O
                         net (fo=8, routed)           0.631    10.728    win_row[2]_i_266_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.852 r  win_row[2]_i_191/O
                         net (fo=6, routed)           0.719    11.571    win_row[2]_i_191_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.956 r  win_row_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.956    win_row_reg[2]_i_239_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.178 r  win_row_reg[2]_i_163/O[0]
                         net (fo=2, routed)           0.796    12.974    win_row_reg[2]_i_163_n_7
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.299    13.273 r  win_row[2]_i_116/O
                         net (fo=2, routed)           0.521    13.794    win_row[2]_i_116_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.344 r  win_row_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.344    win_row_reg[2]_i_55_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.667 r  win_row_reg[2]_i_42/O[1]
                         net (fo=2, routed)           0.447    15.115    win_row_reg[2]_i_42_n_6
    SLICE_X40Y53         LUT3 (Prop_lut3_I2_O)        0.306    15.421 r  win_row[2]_i_31/O
                         net (fo=2, routed)           0.580    16.001    win_row[2]_i_31_n_0
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.124    16.125 r  win_row[2]_i_35/O
                         net (fo=1, routed)           0.000    16.125    win_row[2]_i_35_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.523 r  win_row_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.523    win_row_reg[2]_i_21_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.857 r  win_row_reg[2]_i_20/O[1]
                         net (fo=2, routed)           0.526    17.382    win_row_reg[2]_i_20_n_6
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.555    17.937 r  win_row_reg[2]_i_13/O[0]
                         net (fo=1, routed)           0.722    18.659    win_row_reg[2]_i_13_n_7
    SLICE_X38Y51         LUT4 (Prop_lut4_I3_O)        0.295    18.954 r  win_row[2]_i_9/O
                         net (fo=1, routed)           0.000    18.954    win_row[2]_i_9_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.597 r  win_row_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.602    20.200    win_row_reg[2]_i_3_n_4
    SLICE_X40Y49         LUT3 (Prop_lut3_I2_O)        0.307    20.507 r  win_row[1]_i_2/O
                         net (fo=1, routed)           0.158    20.665    win_row[1]_i_2_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I1_O)        0.124    20.789 r  win_row[1]_i_1/O
                         net (fo=13, routed)          0.839    21.628    win_row[1]_i_1_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.124    21.752 r  state[3][0][1]_i_17/O
                         net (fo=1, routed)           0.000    21.752    state[3][0][1]_i_17_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.284 r  state_reg[3][0][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.284    state_reg[3][0][1]_i_9_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.398 r  state_reg[3][0][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.398    state_reg[3][0][1]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.626 f  state_reg[3][0][1]_i_4/CO[2]
                         net (fo=9, routed)           0.828    23.454    nolabel_line438/win_row_reg[30]_1[0]
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.313    23.767 r  nolabel_line438/state[3][0][0]_i_2/O
                         net (fo=8, routed)           0.741    24.508    nolabel_line438/state[3][0][0]_i_2_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    24.632 r  nolabel_line438/seg_active[2]_i_9/O
                         net (fo=1, routed)           0.149    24.781    nolabel_line438/seg_active[2]_i_9_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    24.905 r  nolabel_line438/seg_active[2]_i_4/O
                         net (fo=4, routed)           0.311    25.216    nolabel_line438/seg_active[2]_i_4_n_0
    SLICE_X37Y59         LUT6 (Prop_lut6_I5_O)        0.124    25.340 f  nolabel_line438/seg_active[11]_i_18/O
                         net (fo=2, routed)           0.417    25.757    nolabel_line438/seg_active[11]_i_18_n_0
    SLICE_X37Y61         LUT3 (Prop_lut3_I1_O)        0.124    25.881 r  nolabel_line438/seg_active[10]_i_6/O
                         net (fo=1, routed)           0.640    26.521    nolabel_line438/seg_active[10]_i_6_n_0
    SLICE_X36Y61         LUT6 (Prop_lut6_I4_O)        0.124    26.645 r  nolabel_line438/seg_active[10]_i_1/O
                         net (fo=1, routed)           0.000    26.645    nolabel_line438_n_4
    SLICE_X36Y61         FDRE                                         r  seg_active_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.432    14.773    clock_IBUF_BUFG
    SLICE_X36Y61         FDRE                                         r  seg_active_reg[10]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X36Y61         FDRE (Setup_fdre_C_D)        0.031    14.948    seg_active_reg[10]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -26.645    
  -------------------------------------------------------------------
                         slack                                -11.697    

Slack (VIOLATED) :        -11.695ns  (required time - arrival time)
  Source:                 win_row_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_active_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.558ns  (logic 9.786ns (45.393%)  route 11.772ns (54.607%))
  Logic Levels:           32  (CARRY4=16 LUT1=1 LUT3=6 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.568     5.089    clock_IBUF_BUFG
    SLICE_X47Y48         FDRE                                         r  win_row_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y48         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  win_row_reg[2]/Q
                         net (fo=3, routed)           0.795     6.340    win_row[2]
    SLICE_X46Y48         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.860 r  win_row_reg[2]_i_12/CO[3]
                         net (fo=1, routed)           0.000     6.860    win_row_reg[2]_i_12_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.977 r  win_row_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.001     6.978    win_row_reg[1]_i_9_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.293 f  win_row_reg[1]_i_8/O[3]
                         net (fo=9, routed)           0.499     7.792    in[12]
    SLICE_X45Y50         LUT1 (Prop_lut1_I0_O)        0.307     8.099 r  win_row[2]_i_173/O
                         net (fo=1, routed)           0.000     8.099    win_row[2]_i_173_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.631 r  win_row_reg[2]_i_127/CO[3]
                         net (fo=1, routed)           0.000     8.631    win_row_reg[2]_i_127_n_0
    SLICE_X45Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.944 r  win_row_reg[2]_i_265/O[3]
                         net (fo=4, routed)           0.848     9.791    win_row4[19]
    SLICE_X49Y51         LUT3 (Prop_lut3_I0_O)        0.306    10.097 r  win_row[2]_i_266/O
                         net (fo=8, routed)           0.631    10.728    win_row[2]_i_266_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.124    10.852 r  win_row[2]_i_191/O
                         net (fo=6, routed)           0.719    11.571    win_row[2]_i_191_n_0
    SLICE_X44Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    11.956 r  win_row_reg[2]_i_239/CO[3]
                         net (fo=1, routed)           0.000    11.956    win_row_reg[2]_i_239_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.178 r  win_row_reg[2]_i_163/O[0]
                         net (fo=2, routed)           0.796    12.974    win_row_reg[2]_i_163_n_7
    SLICE_X40Y53         LUT3 (Prop_lut3_I1_O)        0.299    13.273 r  win_row[2]_i_116/O
                         net (fo=2, routed)           0.521    13.794    win_row[2]_i_116_n_0
    SLICE_X42Y53         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.344 r  win_row_reg[2]_i_55/CO[3]
                         net (fo=1, routed)           0.000    14.344    win_row_reg[2]_i_55_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.667 r  win_row_reg[2]_i_42/O[1]
                         net (fo=2, routed)           0.447    15.115    win_row_reg[2]_i_42_n_6
    SLICE_X40Y53         LUT3 (Prop_lut3_I2_O)        0.306    15.421 r  win_row[2]_i_31/O
                         net (fo=2, routed)           0.580    16.001    win_row[2]_i_31_n_0
    SLICE_X41Y54         LUT4 (Prop_lut4_I3_O)        0.124    16.125 r  win_row[2]_i_35/O
                         net (fo=1, routed)           0.000    16.125    win_row[2]_i_35_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.523 r  win_row_reg[2]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.523    win_row_reg[2]_i_21_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.857 r  win_row_reg[2]_i_20/O[1]
                         net (fo=2, routed)           0.526    17.382    win_row_reg[2]_i_20_n_6
    SLICE_X38Y55         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.555    17.937 r  win_row_reg[2]_i_13/O[0]
                         net (fo=1, routed)           0.722    18.659    win_row_reg[2]_i_13_n_7
    SLICE_X38Y51         LUT4 (Prop_lut4_I3_O)        0.295    18.954 r  win_row[2]_i_9/O
                         net (fo=1, routed)           0.000    18.954    win_row[2]_i_9_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    19.597 r  win_row_reg[2]_i_3/O[3]
                         net (fo=4, routed)           0.602    20.200    win_row_reg[2]_i_3_n_4
    SLICE_X40Y49         LUT3 (Prop_lut3_I2_O)        0.307    20.507 r  win_row[1]_i_2/O
                         net (fo=1, routed)           0.158    20.665    win_row[1]_i_2_n_0
    SLICE_X40Y49         LUT5 (Prop_lut5_I1_O)        0.124    20.789 r  win_row[1]_i_1/O
                         net (fo=13, routed)          0.839    21.628    win_row[1]_i_1_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I3_O)        0.124    21.752 r  state[3][0][1]_i_17/O
                         net (fo=1, routed)           0.000    21.752    state[3][0][1]_i_17_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.284 r  state_reg[3][0][1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.284    state_reg[3][0][1]_i_9_n_0
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.398 r  state_reg[3][0][1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    22.398    state_reg[3][0][1]_i_5_n_0
    SLICE_X36Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    22.626 f  state_reg[3][0][1]_i_4/CO[2]
                         net (fo=9, routed)           0.828    23.454    nolabel_line438/win_row_reg[30]_1[0]
    SLICE_X39Y59         LUT3 (Prop_lut3_I1_O)        0.313    23.767 r  nolabel_line438/state[3][0][0]_i_2/O
                         net (fo=8, routed)           0.741    24.508    nolabel_line438/state[3][0][0]_i_2_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    24.632 r  nolabel_line438/seg_active[2]_i_9/O
                         net (fo=1, routed)           0.149    24.781    nolabel_line438/seg_active[2]_i_9_n_0
    SLICE_X39Y59         LUT6 (Prop_lut6_I0_O)        0.124    24.905 r  nolabel_line438/seg_active[2]_i_4/O
                         net (fo=4, routed)           0.475    25.380    nolabel_line438/seg_active[2]_i_4_n_0
    SLICE_X39Y60         LUT3 (Prop_lut3_I2_O)        0.124    25.504 r  nolabel_line438/seg_active[9]_i_4/O
                         net (fo=12, routed)          0.616    26.121    nolabel_line438/seg_active[9]_i_4_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I0_O)        0.124    26.245 r  nolabel_line438/seg_active[4]_i_2/O
                         net (fo=1, routed)           0.279    26.524    nolabel_line438/seg_active[4]_i_2_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I0_O)        0.124    26.648 r  nolabel_line438/seg_active[4]_i_1/O
                         net (fo=1, routed)           0.000    26.648    nolabel_line438_n_10
    SLICE_X40Y57         FDRE                                         r  seg_active_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        1.436    14.777    clock_IBUF_BUFG
    SLICE_X40Y57         FDRE                                         r  seg_active_reg[4]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X40Y57         FDRE (Setup_fdre_C_D)        0.031    14.952    seg_active_reg[4]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -26.648    
  -------------------------------------------------------------------
                         slack                                -11.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 nolabel_line438/y_pos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line438/ypos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.583%)  route 0.234ns (62.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.557     1.440    nolabel_line438/clock_IBUF_BUFG
    SLICE_X32Y63         FDRE                                         r  nolabel_line438/y_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  nolabel_line438/y_pos_reg[7]/Q
                         net (fo=5, routed)           0.234     1.815    nolabel_line438/y_pos[7]
    SLICE_X37Y62         FDRE                                         r  nolabel_line438/ypos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.825     1.953    nolabel_line438/clock_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  nolabel_line438/ypos_reg[7]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y62         FDRE (Hold_fdre_C_D)         0.075     1.779    nolabel_line438/ypos_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 szj/pbo/sound_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            szj/pbo/audio_out_it_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.698%)  route 0.260ns (58.302%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.563     1.446    szj/pbo/clock_IBUF_BUFG
    SLICE_X37Y5          FDRE                                         r  szj/pbo/sound_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  szj/pbo/sound_reg/Q
                         net (fo=3, routed)           0.260     1.847    szj/pbo/clock_250Hz/sound_reg
    SLICE_X30Y9          LUT4 (Prop_lut4_I0_O)        0.045     1.892 r  szj/pbo/clock_250Hz/audio_out_it[11]_i_1/O
                         net (fo=1, routed)           0.000     1.892    szj/pbo/clock_250Hz_n_0
    SLICE_X30Y9          FDRE                                         r  szj/pbo/audio_out_it_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.831     1.958    szj/pbo/clock_IBUF_BUFG
    SLICE_X30Y9          FDRE                                         r  szj/pbo/audio_out_it_reg[11]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X30Y9          FDRE (Hold_fdre_C_D)         0.121     1.830    szj/pbo/audio_out_it_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nolabel_line438/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line438/periodic_check_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.519%)  route 0.199ns (58.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.554     1.437    nolabel_line438/clock_IBUF_BUFG
    SLICE_X35Y67         FDRE                                         r  nolabel_line438/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line438/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.199     1.777    nolabel_line438/reset_periodic_check_cnt__0
    SLICE_X38Y67         FDRE                                         r  nolabel_line438/periodic_check_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.821     1.949    nolabel_line438/clock_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  nolabel_line438/periodic_check_cnt_reg[0]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X38Y67         FDRE (Hold_fdre_C_R)         0.009     1.709    nolabel_line438/periodic_check_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nolabel_line438/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line438/periodic_check_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.519%)  route 0.199ns (58.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.554     1.437    nolabel_line438/clock_IBUF_BUFG
    SLICE_X35Y67         FDRE                                         r  nolabel_line438/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line438/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.199     1.777    nolabel_line438/reset_periodic_check_cnt__0
    SLICE_X38Y67         FDRE                                         r  nolabel_line438/periodic_check_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.821     1.949    nolabel_line438/clock_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  nolabel_line438/periodic_check_cnt_reg[1]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X38Y67         FDRE (Hold_fdre_C_R)         0.009     1.709    nolabel_line438/periodic_check_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nolabel_line438/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line438/periodic_check_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.519%)  route 0.199ns (58.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.554     1.437    nolabel_line438/clock_IBUF_BUFG
    SLICE_X35Y67         FDRE                                         r  nolabel_line438/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line438/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.199     1.777    nolabel_line438/reset_periodic_check_cnt__0
    SLICE_X38Y67         FDRE                                         r  nolabel_line438/periodic_check_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.821     1.949    nolabel_line438/clock_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  nolabel_line438/periodic_check_cnt_reg[3]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X38Y67         FDRE (Hold_fdre_C_R)         0.009     1.709    nolabel_line438/periodic_check_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 nolabel_line438/reset_periodic_check_cnt_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line438/periodic_check_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.519%)  route 0.199ns (58.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.554     1.437    nolabel_line438/clock_IBUF_BUFG
    SLICE_X35Y67         FDRE                                         r  nolabel_line438/reset_periodic_check_cnt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line438/reset_periodic_check_cnt_reg/Q
                         net (fo=27, routed)          0.199     1.777    nolabel_line438/reset_periodic_check_cnt__0
    SLICE_X38Y67         FDRE                                         r  nolabel_line438/periodic_check_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.821     1.949    nolabel_line438/clock_IBUF_BUFG
    SLICE_X38Y67         FDRE                                         r  nolabel_line438/periodic_check_cnt_reg[4]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X38Y67         FDRE (Hold_fdre_C_R)         0.009     1.709    nolabel_line438/periodic_check_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 nolabel_line438/y_pos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line438/ypos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.836%)  route 0.252ns (64.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.557     1.440    nolabel_line438/clock_IBUF_BUFG
    SLICE_X32Y63         FDRE                                         r  nolabel_line438/y_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y63         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  nolabel_line438/y_pos_reg[5]/Q
                         net (fo=5, routed)           0.252     1.834    nolabel_line438/y_pos[5]
    SLICE_X38Y63         FDRE                                         r  nolabel_line438/ypos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.824     1.952    nolabel_line438/clock_IBUF_BUFG
    SLICE_X38Y63         FDRE                                         r  nolabel_line438/ypos_reg[5]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.059     1.762    nolabel_line438/ypos_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 nolabel_line438/y_pos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line438/ypos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.139%)  route 0.255ns (60.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.556     1.439    nolabel_line438/clock_IBUF_BUFG
    SLICE_X34Y65         FDRE                                         r  nolabel_line438/y_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y65         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  nolabel_line438/y_pos_reg[8]/Q
                         net (fo=5, routed)           0.255     1.858    nolabel_line438/y_pos[8]
    SLICE_X38Y62         FDRE                                         r  nolabel_line438/ypos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.825     1.953    nolabel_line438/clock_IBUF_BUFG
    SLICE_X38Y62         FDRE                                         r  nolabel_line438/ypos_reg[8]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X38Y62         FDRE (Hold_fdre_C_D)         0.059     1.763    nolabel_line438/ypos_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 nolabel_line438/Inst_Ps2Interface/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line438/x_sign_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.322%)  route 0.275ns (59.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.554     1.437    nolabel_line438/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X33Y68         FDRE                                         r  nolabel_line438/Inst_Ps2Interface/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  nolabel_line438/Inst_Ps2Interface/rx_data_reg[4]/Q
                         net (fo=11, routed)          0.275     1.854    nolabel_line438/Inst_Ps2Interface/rx_data_reg_n_0_[4]
    SLICE_X36Y66         LUT2 (Prop_lut2_I1_O)        0.045     1.899 r  nolabel_line438/Inst_Ps2Interface/x_sign_i_1/O
                         net (fo=1, routed)           0.000     1.899    nolabel_line438/x_sign
    SLICE_X36Y66         FDRE                                         r  nolabel_line438/x_sign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.822     1.950    nolabel_line438/clock_IBUF_BUFG
    SLICE_X36Y66         FDRE                                         r  nolabel_line438/x_sign_reg/C
                         clock pessimism             -0.249     1.701    
    SLICE_X36Y66         FDRE (Hold_fdre_C_D)         0.092     1.793    nolabel_line438/x_sign_reg
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line438/Inst_Ps2Interface/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line438/x_inc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.326%)  route 0.299ns (61.674%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.556     1.439    nolabel_line438/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X31Y66         FDRE                                         r  nolabel_line438/Inst_Ps2Interface/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  nolabel_line438/Inst_Ps2Interface/rx_data_reg[0]/Q
                         net (fo=12, routed)          0.299     1.880    nolabel_line438/Inst_Ps2Interface/rx_data_reg_n_0_[0]
    SLICE_X36Y65         LUT2 (Prop_lut2_I1_O)        0.045     1.925 r  nolabel_line438/Inst_Ps2Interface/x_inc[0]_i_1/O
                         net (fo=1, routed)           0.000     1.925    nolabel_line438/Inst_Ps2Interface_n_66
    SLICE_X36Y65         FDRE                                         r  nolabel_line438/x_inc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=2648, routed)        0.823     1.951    nolabel_line438/clock_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  nolabel_line438/x_inc_reg[0]/C
                         clock pessimism             -0.249     1.702    
    SLICE_X36Y65         FDRE (Hold_fdre_C_D)         0.092     1.794    nolabel_line438/x_inc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y62   JA_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y62   JA_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y62   JA_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y25   JB1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y25   JB4_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    szj/mscb/clock_n4/count_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y16    szj/mscb/clock_n4/slow_clock_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    szj/mscb/clock_n5/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y20    szj/mscb/clock_n5/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   team/my_20KHz_clk/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y47   team/my_20KHz_clk/count_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   team/my_20KHz_clk/count_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   team/my_20KHz_clk/count_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   team/my_20KHz_clk/count_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y48   team/my_20KHz_clk/count_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   team/my_20KHz_clk/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y43   team/my_20KHz_clk/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y45   team/my_20KHz_clk/my_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y42   win_col_reg[0]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y62   JA_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y62   JA_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y62   JA_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y25   JB1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y25   JB4_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    szj/mscb/clock_n4/count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y5    arty/lost_reg_rep__2_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y48   win_row_reg[0]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   an_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y16   an_reg[0]/C



