//-----------------------------------------------
// System Verilog run file for lab01
//------------------------------------------------

register.sv // compile src file
register_test.sv            // compile top level module
