// Seed: 2520247602
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input  wire  id_2,
    input  wor   id_3,
    input  tri0  id_4,
    input  wor   id_5
);
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri1  id_0,
    output tri1  id_1,
    input  tri0  id_2
    , id_6,
    input  uwire id_3,
    input  wand  id_4
);
  always @(posedge -1) begin : LABEL_0
    $clog2(21);
    ;
    disable id_7;
  end
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_3,
      id_2,
      id_3
  );
endmodule
module module_2 (
    output wire id_0,
    input  tri0 id_1,
    output tri1 id_2,
    output tri  id_3
);
  integer id_5, id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
