# Reading pref.tcl
vlib work
vlog -reportprogress 300 -work work {C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Structures.v}
# ** Note: (vlog-1901) OptionFile "C:/Users/Dayalan Nair/OneDrive - University of Cape Town/LATTICE/Simulation/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 10:34:01 on May 11,2022
# vlog -reportprogress 300 -work work C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/Structures.v 
# -- Compiling package Structures
# 
# Top level modules:
# 	--none--
# End time: 10:34:01 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART.v}
# ** Note: (vlog-1901) OptionFile "C:/Users/Dayalan Nair/OneDrive - University of Cape Town/LATTICE/Simulation/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 10:34:06 on May 11,2022
# vlog -reportprogress 300 -work work C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART.v 
# -- Compiling module UART
# 
# Top level modules:
# 	UART
# End time: 10:34:06 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_Packets.v}
# ** Note: (vlog-1901) OptionFile "C:/Users/Dayalan Nair/OneDrive - University of Cape Town/LATTICE/Simulation/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 10:34:12 on May 11,2022
# vlog -reportprogress 300 -work work C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_Packets.v 
# ** Warning: C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_Packets.v(23): (vlog-13314) Defaulting port 'ipTxStream' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# -- Compiling package UART_Packets_v_unit
# -- Importing package Structures
# -- Compiling module UART_Packets
# ** Warning: C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_Packets.v(23): (vlog-13314) Defaulting port 'ipTxStream' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	UART_Packets
# End time: 10:34:12 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vlog -reportprogress 300 -work work {C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_packetiser_TB.v}
# ** Note: (vlog-1901) OptionFile "C:/Users/Dayalan Nair/OneDrive - University of Cape Town/LATTICE/Simulation/vlog.opt" not found. Ignored.
# Model Technology ModelSim - Lattice FPGA Edition vlog 2020.3 Compiler 2020.10 Oct 14 2020
# Start time: 10:34:19 on May 11,2022
# vlog -reportprogress 300 -work work C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Counter/UART_packetiser_TB.v 
# -- Compiling package UART_packetiser_TB_v_unit
# -- Importing package Structures
# -- Compiling module UART_packetiser_TB
# 
# Top level modules:
# 	UART_packetiser_TB
# End time: 10:34:19 on May 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.UART_packetiser_TB
# vsim work.UART_packetiser_TB 
# Start time: 10:34:26 on May 11,2022
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.Structures
# Loading work.UART_packetiser_TB_v_unit
# Loading work.UART_packetiser_TB
# Loading work.UART_Packets_v_unit
# Loading work.UART_Packets
# Loading work.UART
do {C:/Users/Dayalan Nair/Desktop/UCT-FPGA-Course-2022/dnair_practicals/Simulation/pktsr_rx.do}
restart
run
add wave -position 1  sim:/UART_packetiser_TB/packetiser/ipTxStream
restart
run
add wave -position end  sim:/UART_packetiser_TB/opTxReady
restart
run
add wave -position end  sim:/UART_packetiser_TB/opTxBusy
restart
run
add wave -position end  sim:/UART_packetiser_TB/packetiser/UART_Inst/tx_state
restart
run
restart
run
restart
run
quit -sim
# End time: 15:51:04 on May 11,2022, Elapsed time: 5:16:38
# Errors: 0, Warnings: 0
# Loading project UART_wrapper_sim
quit
