
*** Running vivado
    with args -log vi_sys_axi_switch_db_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vi_sys_axi_switch_db_0_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source vi_sys_axi_switch_db_0_0.tcl -notrace
Command: synth_design -top vi_sys_axi_switch_db_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13940 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 446.531 ; gain = 100.402
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vi_sys_axi_switch_db_0_0' [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_axi_switch_db_0_0/synth/vi_sys_axi_switch_db_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'axi_switch_db_v1_0' [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/fd14/hdl/axi_switch_db_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_switch_db_v1_0_S00_AXI' [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/fd14/hdl/axi_switch_db_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/fd14/hdl/axi_switch_db_v1_0_S00_AXI.v:383]
INFO: [Synth 8-6155] done synthesizing module 'axi_switch_db_v1_0_S00_AXI' (1#1) [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/fd14/hdl/axi_switch_db_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'axi_switch_db_v1_0' (2#1) [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ipshared/fd14/hdl/axi_switch_db_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'vi_sys_axi_switch_db_0_0' (3#1) [e:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.srcs/sources_1/bd/vi_sys/ip/vi_sys_axi_switch_db_0_0/synth/vi_sys_axi_switch_db_0_0.v:57]
WARNING: [Synth 8-3331] design axi_switch_db_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design axi_switch_db_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design axi_switch_db_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design axi_switch_db_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design axi_switch_db_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design axi_switch_db_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 501.074 ; gain = 154.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 501.074 ; gain = 154.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 501.074 ; gain = 154.945
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 831.961 ; gain = 0.191
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 831.961 ; gain = 485.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 831.961 ; gain = 485.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 831.961 ; gain = 485.832
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "db_cntr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 831.961 ; gain = 485.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_switch_db_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "inst/axi_switch_db_v1_0_S00_AXI_inst/db_cntr" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design vi_sys_axi_switch_db_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design vi_sys_axi_switch_db_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design vi_sys_axi_switch_db_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design vi_sys_axi_switch_db_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design vi_sys_axi_switch_db_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design vi_sys_axi_switch_db_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/axi_switch_db_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/axi_switch_db_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/axi_switch_db_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/axi_switch_db_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/axi_switch_db_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[31]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[30]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[29]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[28]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[27]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[26]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[25]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[24]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[23]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[22]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[21]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[20]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[19]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[18]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[17]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[16]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[15]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[14]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[13]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[12]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[11]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[10]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[9]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[8]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[7]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[6]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[5]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[4]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[3]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[2]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/slv_reg0_reg[1]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
INFO: [Synth 8-3332] Sequential element (inst/axi_switch_db_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module vi_sys_axi_switch_db_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 831.961 ; gain = 485.832
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 834.648 ; gain = 488.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 834.797 ; gain = 488.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 855.734 ; gain = 509.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 855.734 ; gain = 509.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 855.734 ; gain = 509.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 855.734 ; gain = 509.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 855.734 ; gain = 509.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 855.734 ; gain = 509.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 855.734 ; gain = 509.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |    32|
|3     |LUT2   |     1|
|4     |LUT3   |     1|
|5     |LUT4   |    17|
|6     |LUT5   |    74|
|7     |LUT6   |    18|
|8     |FDRE   |   170|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------------+---------------------------+------+
|      |Instance                            |Module                     |Cells |
+------+------------------------------------+---------------------------+------+
|1     |top                                 |                           |   322|
|2     |  inst                              |axi_switch_db_v1_0         |   322|
|3     |    axi_switch_db_v1_0_S00_AXI_inst |axi_switch_db_v1_0_S00_AXI |   322|
+------+------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 855.734 ; gain = 509.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 855.734 ; gain = 178.719
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 855.734 ; gain = 509.605
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
92 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 860.086 ; gain = 525.430
INFO: [Common 17-1381] The checkpoint 'E:/ECE532/WorkSpace/IPU_proj/Verification/MB_Validation/MB_Validation.runs/vi_sys_axi_switch_db_0_0_synth_1/vi_sys_axi_switch_db_0_0.dcp' has been generated.
