<!doctype html>
<html>
<head>
<title>GPI1_ENABLE (PMU_LOCAL) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___pmu_local.html")>PMU_LOCAL Module</a> &gt; GPI1_ENABLE (PMU_LOCAL) Register</p><h1>GPI1_ENABLE (PMU_LOCAL) Register</h1>
<h2>GPI1_ENABLE (PMU_LOCAL) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>GPI1_ENABLE</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000224</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FFD60224 (PMU_LOCAL)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Enable Events on PMU GPI1 Input Register.</td></tr>
</table>
<p>Enable the propagation of events to the GPI1 interface of the PMU. 0: disable. 1: enable. GPI1 interrupt will be generated by all events that are enabled in this register.</p>
<h2>GPI1_ENABLE (PMU_LOCAL) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>APB_AIB_Error</td><td class="center">31</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>APB AIB isolation access error. A powered-down block is accessed through APB.</td></tr>
<tr valign=top><td>AXI_AIB_Error</td><td class="center">30</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>AXI AIB isolation access error. A powered-down block is accessed through AXI.</td></tr>
<tr valign=top><td>Error_Reg2_Int</td><td class="center">29</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>PMU signal to show an unmasked error in ERROR_STATUS_2 register.</td></tr>
<tr valign=top><td>Error_Reg1_Int</td><td class="center">28</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>PMU signal to show an unmasked error in ERROR_STATUS_1 register.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">27:24</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>Dbg_ACPU3_Pwrup_Req</td><td class="center">23</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Debug Powerup request for APU core 3.</td></tr>
<tr valign=top><td>Dbg_ACPU2_Pwrup_Req</td><td class="center">22</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Debug Powerup request for APU core 2.</td></tr>
<tr valign=top><td>Dbg_ACPU1_Pwrup_Req</td><td class="center">21</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Debug Powerup request for APU core 1.</td></tr>
<tr valign=top><td>Dbg_ACPU0_Pwrup_Req</td><td class="center">20</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Debug Powerup request for APU core 0.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">19:17</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>reserved</td></tr>
<tr valign=top><td>FPD_Wake_GIC_Prox</td><td class="center">16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>FPD wake-up directed by the GIC Proxy interrupt controller.</td></tr>
<tr valign=top><td>MIO_Wake</td><td class="center">15:10</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>General-Purpose wake-up signals from MIO.</td></tr>
<tr valign=top><td>DAP_RPU_Wake</td><td class="center"> 9</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DAP controller RPU wake-up request.</td></tr>
<tr valign=top><td>DAP_FP_Wake</td><td class="center"> 8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DAP controller FPD wake-up request.</td></tr>
<tr valign=top><td>USB1_Wake</td><td class="center"> 7</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>USB controller 1 wake</td></tr>
<tr valign=top><td>USB0_Wake</td><td class="center"> 6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>USB controller 0 wake.</td></tr>
<tr valign=top><td>R5_1_Wake</td><td class="center"> 5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>RPU core 1 wake from LPD GIC interrupt controller.</td></tr>
<tr valign=top><td>R5_0_Wake</td><td class="center"> 4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>RPU core 0 wake from LPD GIC interrupt controller.</td></tr>
<tr valign=top><td>ACPU3_Wake</td><td class="center"> 3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>APU core 3 wake from FPD GIC interrupt controller.</td></tr>
<tr valign=top><td>ACPU2_Wake</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>APU core 2 wake from FPD GIC interrupt controller.</td></tr>
<tr valign=top><td>ACPU1_Wake</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>APU core 1 wake from FPD GIC interrupt controller.</td></tr>
<tr valign=top><td>ACPU0_Wake</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>APU core 0 wake from FPD GIC interrupt controller.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>