

================================================================
== Vitis HLS Report for 'krnl_stream_vmult_Pipeline_vmult'
================================================================
* Date:           Wed Jan 26 14:22:12 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        krnl_stream_vmult
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        6|        ?|  24.000 ns|         ?|    6|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- vmult   |        4|        ?|         5|          1|          1|  1 ~ ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       77|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      165|       49|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|      265|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      430|      253|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U1  |mul_32s_32s_32_2_1  |        0|   3|  165|  49|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   3|  165|  49|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln32_fu_137_p2                |         +|   0|  0|  38|          31|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_cur_n             |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_cur_n             |       and|   0|  0|   2|           1|           0|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           1|           2|
    |icmp_ln32_fu_131_p2               |      icmp|   0|  0|  19|          31|          31|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  77|          73|          45|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|   31|         62|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |gmem_blk_n_W             |   9|          2|    1|          2|
    |i_fu_68                  |   9|          2|   31|         62|
    |in2_TDATA_blk_n          |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   67|        134|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_193          |  32|   0|   32|          0|
    |i_fu_68                           |  31|   0|   31|          0|
    |icmp_ln32_reg_184                 |   1|   0|    1|          0|
    |mul_ln35_reg_203                  |  32|   0|   32|          0|
    |v2_reg_188                        |  32|   0|   32|          0|
    |icmp_ln32_reg_184                 |  64|  32|    1|          0|
    |v2_reg_188                        |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 265|  64|  170|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  krnl_stream_vmult_Pipeline_vmult|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  krnl_stream_vmult_Pipeline_vmult|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  krnl_stream_vmult_Pipeline_vmult|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  krnl_stream_vmult_Pipeline_vmult|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  krnl_stream_vmult_Pipeline_vmult|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  krnl_stream_vmult_Pipeline_vmult|  return value|
|ap_ext_blocking_n    |  out|    1|  ap_ctrl_hs|  krnl_stream_vmult_Pipeline_vmult|  return value|
|ap_str_blocking_n    |  out|    1|  ap_ctrl_hs|  krnl_stream_vmult_Pipeline_vmult|  return value|
|ap_int_blocking_n    |  out|    1|  ap_ctrl_hs|  krnl_stream_vmult_Pipeline_vmult|  return value|
|in2_TVALID           |   in|    1|        axis|                      in2_V_data_V|       pointer|
|in2_TDATA            |   in|   32|        axis|                      in2_V_data_V|       pointer|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                              gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                              gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                              gmem|       pointer|
|sext_ln32_1          |   in|   62|     ap_none|                       sext_ln32_1|        scalar|
|sext_ln32            |   in|   62|     ap_none|                         sext_ln32|        scalar|
|trunc_ln32_2         |   in|   31|     ap_none|                      trunc_ln32_2|        scalar|
|in2_TREADY           |  out|    1|        axis|                      in2_V_last_V|       pointer|
|in2_TLAST            |   in|    1|        axis|                      in2_V_last_V|       pointer|
|in2_TKEEP            |   in|    4|        axis|                      in2_V_keep_V|       pointer|
|in2_TSTRB            |   in|    4|        axis|                      in2_V_strb_V|       pointer|
+---------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln32_2_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %trunc_ln32_2"   --->   Operation 9 'read' 'trunc_ln32_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln32_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln32"   --->   Operation 10 'read' 'sext_ln32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln32_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln32_1"   --->   Operation 11 'read' 'sext_ln32_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln32_cast = sext i62 %sext_ln32_read"   --->   Operation 12 'sext' 'sext_ln32_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln32_1_cast = sext i62 %sext_ln32_1_read"   --->   Operation 13 'sext' 'sext_ln32_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %in2_V_last_V, i4 %in2_V_strb_V, i4 %in2_V_keep_V, i32 %in2_V_data_V, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_13, i32 64, i32 0, void @empty_0, void @empty_1, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_1 = load i31 %i" [/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32]   --->   Operation 18 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.84ns)   --->   "%icmp_ln32 = icmp_eq  i31 %i_1, i31 %trunc_ln32_2_read" [/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32]   --->   Operation 19 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.87ns)   --->   "%add_ln32 = add i31 %i_1, i31 1" [/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32]   --->   Operation 20 'add' 'add_ln32' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %.split, void %._crit_edge.loopexit.exitStub" [/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32]   --->   Operation 21 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_20 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %in2_V_data_V, i4 %in2_V_keep_V, i4 %in2_V_strb_V, i1 %in2_V_last_V"   --->   Operation 22 'read' 'empty_20' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%v2 = extractvalue i41 %empty_20"   --->   Operation 23 'extractvalue' 'v2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln32 = store i31 %add_ln32, i31 %i" [/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32]   --->   Operation 24 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln32_cast" [/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32]   --->   Operation 25 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (2.92ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem_addr_1" [/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:35]   --->   Operation 26 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln32)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 27 [2/2] (2.29ns)   --->   "%mul_ln35 = mul i32 %v2, i32 %gmem_addr_1_read" [/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:35]   --->   Operation 27 'mul' 'mul_ln35' <Predicate = (!icmp_ln32)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.29>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln32_1_cast" [/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32]   --->   Operation 28 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/2] (2.29ns)   --->   "%mul_ln35 = mul i32 %v2, i32 %gmem_addr_1_read" [/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:35]   --->   Operation 30 'mul' 'mul_ln35' <Predicate = (!icmp_ln32)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32]   --->   Operation 31 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:32]   --->   Operation 32 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (2.92ns)   --->   "%write_ln35 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr, i32 %mul_ln35, i4 15" [/home/centos/workspace/Pipe_kernels/src/krnl_stream_vmult.cpp:35]   --->   Operation 33 'write' 'write_ln35' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln32_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln32]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln32_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in2_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in2_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in2_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in2_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 010000]
trunc_ln32_2_read (read             ) [ 000000]
sext_ln32_read    (read             ) [ 000000]
sext_ln32_1_read  (read             ) [ 000000]
sext_ln32_cast    (sext             ) [ 011000]
sext_ln32_1_cast  (sext             ) [ 011110]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
store_ln0         (store            ) [ 000000]
br_ln0            (br               ) [ 000000]
i_1               (load             ) [ 000000]
icmp_ln32         (icmp             ) [ 011110]
add_ln32          (add              ) [ 000000]
br_ln32           (br               ) [ 000000]
empty_20          (read             ) [ 000000]
v2                (extractvalue     ) [ 011110]
store_ln32        (store            ) [ 000000]
gmem_addr_1       (getelementptr    ) [ 000000]
gmem_addr_1_read  (read             ) [ 010110]
gmem_addr         (getelementptr    ) [ 010001]
empty             (speclooptripcount) [ 000000]
mul_ln35          (mul              ) [ 010001]
specpipeline_ln32 (specpipeline     ) [ 000000]
specloopname_ln32 (specloopname     ) [ 000000]
write_ln35        (write            ) [ 000000]
br_ln0            (br               ) [ 000000]
ret_ln0           (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln32_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln32_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln32">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln32_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln32_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in2_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in2_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in2_V_strb_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in2_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="trunc_ln32_2_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="31" slack="0"/>
<pin id="74" dir="0" index="1" bw="31" slack="0"/>
<pin id="75" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln32_2_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sext_ln32_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="62" slack="0"/>
<pin id="80" dir="0" index="1" bw="62" slack="0"/>
<pin id="81" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln32_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sext_ln32_1_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="62" slack="0"/>
<pin id="86" dir="0" index="1" bw="62" slack="0"/>
<pin id="87" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln32_1_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="empty_20_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="41" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="0" index="3" bw="4" slack="0"/>
<pin id="95" dir="0" index="4" bw="1" slack="0"/>
<pin id="96" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_20/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="gmem_addr_1_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="write_ln35_write_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="1"/>
<pin id="110" dir="0" index="2" bw="32" slack="1"/>
<pin id="111" dir="0" index="3" bw="1" slack="0"/>
<pin id="112" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln35/5 "/>
</bind>
</comp>

<comp id="115" class="1004" name="sext_ln32_cast_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="62" slack="0"/>
<pin id="117" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_cast/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="sext_ln32_1_cast_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="62" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32_1_cast/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln0_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="31" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_1_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="31" slack="0"/>
<pin id="130" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln32_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="31" slack="0"/>
<pin id="133" dir="0" index="1" bw="31" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln32_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="31" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="v2_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="41" slack="0"/>
<pin id="145" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="v2/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln32_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="31" slack="0"/>
<pin id="149" dir="0" index="1" bw="31" slack="0"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="gmem_addr_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="64" slack="1"/>
<pin id="155" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="2"/>
<pin id="160" dir="0" index="1" bw="32" slack="1"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln35/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="gmem_addr_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="3"/>
<pin id="165" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/4 "/>
</bind>
</comp>

<comp id="167" class="1005" name="i_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="31" slack="0"/>
<pin id="169" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="174" class="1005" name="sext_ln32_cast_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="1"/>
<pin id="176" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln32_cast "/>
</bind>
</comp>

<comp id="179" class="1005" name="sext_ln32_1_cast_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="64" slack="3"/>
<pin id="181" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln32_1_cast "/>
</bind>
</comp>

<comp id="184" class="1005" name="icmp_ln32_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="188" class="1005" name="v2_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="2"/>
<pin id="190" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="v2 "/>
</bind>
</comp>

<comp id="193" class="1005" name="gmem_addr_1_read_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="198" class="1005" name="gmem_addr_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="203" class="1005" name="mul_ln35_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln35 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="97"><net_src comp="46" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="106"><net_src comp="48" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="113"><net_src comp="64" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="66" pin="0"/><net_sink comp="107" pin=3"/></net>

<net id="118"><net_src comp="78" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="84" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="42" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="135"><net_src comp="128" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="72" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="128" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="44" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="90" pin="5"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="137" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="152" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="166"><net_src comp="0" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="68" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="172"><net_src comp="167" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="173"><net_src comp="167" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="177"><net_src comp="115" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="182"><net_src comp="119" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="187"><net_src comp="131" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="143" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="196"><net_src comp="102" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="201"><net_src comp="162" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="206"><net_src comp="158" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="107" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {5 }
	Port: in2_V_data_V | {}
	Port: in2_V_keep_V | {}
	Port: in2_V_strb_V | {}
	Port: in2_V_last_V | {}
 - Input state : 
	Port: krnl_stream_vmult_Pipeline_vmult : gmem | {2 }
	Port: krnl_stream_vmult_Pipeline_vmult : sext_ln32_1 | {1 }
	Port: krnl_stream_vmult_Pipeline_vmult : sext_ln32 | {1 }
	Port: krnl_stream_vmult_Pipeline_vmult : trunc_ln32_2 | {1 }
	Port: krnl_stream_vmult_Pipeline_vmult : in2_V_data_V | {1 }
	Port: krnl_stream_vmult_Pipeline_vmult : in2_V_keep_V | {1 }
	Port: krnl_stream_vmult_Pipeline_vmult : in2_V_strb_V | {1 }
	Port: krnl_stream_vmult_Pipeline_vmult : in2_V_last_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln32 : 2
		add_ln32 : 2
		br_ln32 : 3
		store_ln32 : 3
	State 2
		gmem_addr_1_read : 1
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|    mul   |          grp_fu_158          |    3    |   165   |    49   |
|----------|------------------------------|---------|---------|---------|
|    add   |        add_ln32_fu_137       |    0    |    0    |    38   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln32_fu_131       |    0    |    0    |    19   |
|----------|------------------------------|---------|---------|---------|
|          | trunc_ln32_2_read_read_fu_72 |    0    |    0    |    0    |
|          |   sext_ln32_read_read_fu_78  |    0    |    0    |    0    |
|   read   |  sext_ln32_1_read_read_fu_84 |    0    |    0    |    0    |
|          |      empty_20_read_fu_90     |    0    |    0    |    0    |
|          | gmem_addr_1_read_read_fu_102 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |    write_ln35_write_fu_107   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |     sext_ln32_cast_fu_115    |    0    |    0    |    0    |
|          |    sext_ln32_1_cast_fu_119   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|extractvalue|           v2_fu_143          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    3    |   165   |   106   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|gmem_addr_1_read_reg_193|   32   |
|    gmem_addr_reg_198   |   32   |
|        i_reg_167       |   31   |
|    icmp_ln32_reg_184   |    1   |
|    mul_ln35_reg_203    |   32   |
|sext_ln32_1_cast_reg_179|   64   |
| sext_ln32_cast_reg_174 |   64   |
|       v2_reg_188       |   32   |
+------------------------+--------+
|          Total         |   288  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   165  |   106  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   288  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   453  |   106  |
+-----------+--------+--------+--------+
